Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Sep 17 19:25:17 2023
| Host         : LAPTOP-QUANG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2411 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.102        0.000                      0                 6895        0.060        0.000                      0                 6895        3.000        0.000                       0                  2413  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk    {0.000 6.250}      12.500          80.000          
  clkfbout_sys_clk    {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk_1  {0.000 6.250}      12.500          80.000          
  clkfbout_sys_clk_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk          0.102        0.000                      0                 6895        0.137        0.000                      0                 6895        5.750        0.000                       0                  2409  
  clkfbout_sys_clk                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1        0.103        0.000                      0                 6895        0.137        0.000                      0                 6895        5.750        0.000                       0                  2409  
  clkfbout_sys_clk_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk          0.102        0.000                      0                 6895        0.060        0.000                      0                 6895  
clk_out1_sys_clk    clk_out1_sys_clk_1        0.102        0.000                      0                 6895        0.060        0.000                      0                 6895  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.273ns  (logic 3.494ns (28.469%)  route 8.779ns (71.531%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT6=10)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 11.703 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.826    11.373    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X52Y120        LUT4 (Prop_lut4_I1_O)        0.099    11.472 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][15]_i_4/O
                         net (fo=1, routed)           0.190    11.662    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][15]_i_4_n_0
    SLICE_X52Y120        LUT6 (Prop_lut6_I2_O)        0.240    11.902 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][15]_i_1/O
                         net (fo=1, routed)           0.000    11.902    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][15]
    SLICE_X52Y120        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.107    11.703    sigma/sigma_tile/riscv/clk_out1
    SLICE_X52Y120        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][15]/C
                         clock pessimism              0.346    12.049    
                         clock uncertainty           -0.077    11.972    
    SLICE_X52Y120        FDRE (Setup_fdre_C_D)        0.032    12.004    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][15]
  -------------------------------------------------------------------
                         required time                         12.004    
                         arrival time                         -11.902    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.270ns  (logic 3.507ns (28.581%)  route 8.763ns (71.419%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT6=10)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 11.710 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.589    11.135    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X55Y117        LUT4 (Prop_lut4_I1_O)        0.113    11.248 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][12]_i_3/O
                         net (fo=1, routed)           0.412    11.660    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][12]_i_3_n_0
    SLICE_X59Y117        LUT6 (Prop_lut6_I2_O)        0.239    11.899 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][12]_i_1/O
                         net (fo=1, routed)           0.000    11.899    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][12]
    SLICE_X59Y117        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.114    11.710    sigma/sigma_tile/riscv/clk_out1
    SLICE_X59Y117        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][12]/C
                         clock pessimism              0.346    12.056    
                         clock uncertainty           -0.077    11.979    
    SLICE_X59Y117        FDRE (Setup_fdre_C_D)        0.033    12.012    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][12]
  -------------------------------------------------------------------
                         required time                         12.012    
                         arrival time                         -11.899    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.224ns  (logic 3.507ns (28.690%)  route 8.717ns (71.310%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT6=10)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.799ns = ( 11.701 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.485    11.032    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X52Y118        LUT4 (Prop_lut4_I0_O)        0.113    11.145 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2/O
                         net (fo=9, routed)           0.469    11.613    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2_n_0
    SLICE_X52Y121        LUT6 (Prop_lut6_I1_O)        0.239    11.852 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_1/O
                         net (fo=1, routed)           0.000    11.852    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][31]
    SLICE_X52Y121        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.105    11.701    sigma/sigma_tile/riscv/clk_out1
    SLICE_X52Y121        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][31]/C
                         clock pessimism              0.346    12.047    
                         clock uncertainty           -0.077    11.970    
    SLICE_X52Y121        FDRE (Setup_fdre_C_D)        0.032    12.002    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][31]
  -------------------------------------------------------------------
                         required time                         12.002    
                         arrival time                         -11.852    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.136ns  (logic 3.507ns (28.897%)  route 8.629ns (71.103%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT6=10)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 11.709 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.485    11.032    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X52Y118        LUT4 (Prop_lut4_I0_O)        0.113    11.145 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2/O
                         net (fo=9, routed)           0.382    11.526    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2_n_0
    SLICE_X51Y119        LUT6 (Prop_lut6_I2_O)        0.239    11.765 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_1/O
                         net (fo=1, routed)           0.000    11.765    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][21]
    SLICE_X51Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.113    11.709    sigma/sigma_tile/riscv/clk_out1
    SLICE_X51Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][21]/C
                         clock pessimism              0.292    12.001    
                         clock uncertainty           -0.077    11.924    
    SLICE_X51Y119        FDRE (Setup_fdre_C_D)        0.030    11.954    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][21]
  -------------------------------------------------------------------
                         required time                         11.954    
                         arrival time                         -11.765    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.153ns  (logic 3.507ns (28.858%)  route 8.646ns (71.142%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT6=10)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.799ns = ( 11.701 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.485    11.032    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X52Y118        LUT4 (Prop_lut4_I0_O)        0.113    11.145 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2/O
                         net (fo=9, routed)           0.398    11.543    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2_n_0
    SLICE_X52Y121        LUT6 (Prop_lut6_I2_O)        0.239    11.782 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][16]_i_1/O
                         net (fo=1, routed)           0.000    11.782    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][16]
    SLICE_X52Y121        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.105    11.701    sigma/sigma_tile/riscv/clk_out1
    SLICE_X52Y121        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][16]/C
                         clock pessimism              0.346    12.047    
                         clock uncertainty           -0.077    11.970    
    SLICE_X52Y121        FDRE (Setup_fdre_C_D)        0.030    12.000    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][16]
  -------------------------------------------------------------------
                         required time                         12.000    
                         arrival time                         -11.782    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.153ns  (logic 3.507ns (28.858%)  route 8.646ns (71.142%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT6=10)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.799ns = ( 11.701 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.485    11.032    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X52Y118        LUT4 (Prop_lut4_I0_O)        0.113    11.145 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2/O
                         net (fo=9, routed)           0.398    11.543    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2_n_0
    SLICE_X52Y122        LUT6 (Prop_lut6_I1_O)        0.239    11.782 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_1/O
                         net (fo=1, routed)           0.000    11.782    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][0]
    SLICE_X52Y122        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.105    11.701    sigma/sigma_tile/riscv/clk_out1
    SLICE_X52Y122        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][0]/C
                         clock pessimism              0.346    12.047    
                         clock uncertainty           -0.077    11.970    
    SLICE_X52Y122        FDRE (Setup_fdre_C_D)        0.030    12.000    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][0]
  -------------------------------------------------------------------
                         required time                         12.000    
                         arrival time                         -11.782    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.152ns  (logic 3.507ns (28.858%)  route 8.645ns (71.142%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT6=10)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.799ns = ( 11.701 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.485    11.032    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X52Y118        LUT4 (Prop_lut4_I0_O)        0.113    11.145 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2/O
                         net (fo=9, routed)           0.398    11.542    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2_n_0
    SLICE_X52Y121        LUT6 (Prop_lut6_I2_O)        0.239    11.781 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][28]_i_1/O
                         net (fo=1, routed)           0.000    11.781    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][28]
    SLICE_X52Y121        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.105    11.701    sigma/sigma_tile/riscv/clk_out1
    SLICE_X52Y121        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][28]/C
                         clock pessimism              0.346    12.047    
                         clock uncertainty           -0.077    11.970    
    SLICE_X52Y121        FDRE (Setup_fdre_C_D)        0.032    12.002    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][28]
  -------------------------------------------------------------------
                         required time                         12.002    
                         arrival time                         -11.781    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_req][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.137ns  (logic 3.507ns (28.895%)  route 8.630ns (71.105%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 11.711 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.485    11.032    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X52Y118        LUT4 (Prop_lut4_I0_O)        0.113    11.145 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2/O
                         net (fo=9, routed)           0.383    11.527    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2_n_0
    SLICE_X50Y117        LUT5 (Prop_lut5_I1_O)        0.239    11.766 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_1/O
                         net (fo=1, routed)           0.000    11.766    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_1_n_0
    SLICE_X50Y117        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_req][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.115    11.711    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y117        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_req][0]/C
                         clock pessimism              0.292    12.003    
                         clock uncertainty           -0.077    11.926    
    SLICE_X50Y117        FDRE (Setup_fdre_C_D)        0.072    11.998    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_req][0]
  -------------------------------------------------------------------
                         required time                         11.998    
                         arrival time                         -11.766    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.133ns  (logic 3.507ns (28.904%)  route 8.626ns (71.096%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT6=10)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.795ns = ( 11.705 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.485    11.032    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X52Y118        LUT4 (Prop_lut4_I0_O)        0.113    11.145 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2/O
                         net (fo=9, routed)           0.378    11.523    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2_n_0
    SLICE_X52Y118        LUT6 (Prop_lut6_I2_O)        0.239    11.762 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_1/O
                         net (fo=1, routed)           0.000    11.762    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][18]
    SLICE_X52Y118        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.109    11.705    sigma/sigma_tile/riscv/clk_out1
    SLICE_X52Y118        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][18]/C
                         clock pessimism              0.346    12.051    
                         clock uncertainty           -0.077    11.974    
    SLICE_X52Y118        FDRE (Setup_fdre_C_D)        0.032    12.006    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][18]
  -------------------------------------------------------------------
                         required time                         12.006    
                         arrival time                         -11.762    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.120ns  (logic 3.349ns (27.631%)  route 8.771ns (72.369%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=2 LUT6=10)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 11.706 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.485    11.032    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X52Y118        LUT2 (Prop_lut2_I0_O)        0.097    11.129 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3/O
                         net (fo=8, routed)           0.524    11.652    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3_n_0
    SLICE_X52Y117        LUT6 (Prop_lut6_I2_O)        0.097    11.749 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][3]_i_1/O
                         net (fo=1, routed)           0.000    11.749    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][3]
    SLICE_X52Y117        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.110    11.706    sigma/sigma_tile/riscv/clk_out1
    SLICE_X52Y117        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][3]/C
                         clock pessimism              0.346    12.052    
                         clock uncertainty           -0.077    11.975    
    SLICE_X52Y117        FDRE (Setup_fdre_C_D)        0.032    12.007    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][3]
  -------------------------------------------------------------------
                         required time                         12.007    
                         arrival time                         -11.749    
  -------------------------------------------------------------------
                         slack                                  0.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.146%)  route 0.055ns (22.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.565    -0.599    sigma/udm/udm_controller/clk_out1
    SLICE_X33Y106        FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[3]/Q
                         net (fo=1, routed)           0.055    -0.403    sigma/udm/udm_controller/tx_sendbyte_ff[3]
    SLICE_X32Y106        LUT6 (Prop_lut6_I3_O)        0.045    -0.358 r  sigma/udm/udm_controller/tx_dout_bo[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    sigma/udm/udm_controller/p_1_in[3]
    SLICE_X32Y106        FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.836    -0.837    sigma/udm/udm_controller/clk_out1
    SLICE_X32Y106        FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X32Y106        FDRE (Hold_fdre_C_D)         0.091    -0.495    sigma/udm/udm_controller/tx_dout_bo_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.559    -0.605    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y116        FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/udm/udm_controller/RD_DATA_reg_reg[24]/Q
                         net (fo=1, routed)           0.086    -0.378    sigma/udm/udm_controller/in45[16]
    SLICE_X34Y116        LUT6 (Prop_lut6_I0_O)        0.045    -0.333 r  sigma/udm/udm_controller/RD_DATA_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    sigma/udm/udm_controller/RD_DATA_reg[16]
    SLICE_X34Y116        FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.828    -0.845    sigma/udm/udm_controller/clk_out1
    SLICE_X34Y116        FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[16]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X34Y116        FDRE (Hold_fdre_C_D)         0.120    -0.472    sigma/udm/udm_controller/RD_DATA_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.674%)  route 0.097ns (34.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.587    -0.577    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X75Y115        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[0]/Q
                         net (fo=2, routed)           0.097    -0.339    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[0]
    SLICE_X74Y115        LUT2 (Prop_lut2_I0_O)        0.045    -0.294 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[0]_i_1_n_0
    SLICE_X74Y115        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.858    -0.815    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X74Y115        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/C
                         clock pessimism              0.251    -0.564    
    SLICE_X74Y115        FDRE (Hold_fdre_C_D)         0.120    -0.444    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][mem_wdata][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/ram/bus1_wdata_buf_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.362%)  route 0.099ns (34.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.557    -0.607    sigma/sigma_tile/riscv/clk_out1
    SLICE_X51Y111        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][mem_wdata][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][mem_wdata][7]/Q
                         net (fo=5, routed)           0.099    -0.368    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][mem_wdata][7]
    SLICE_X50Y111        LUT5 (Prop_lut5_I1_O)        0.045    -0.323 r  sigma/sigma_tile/riscv/bus1_wdata_buf[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    sigma/sigma_tile/ram/bus1_wdata_buf_reg[31]_0[7]
    SLICE_X50Y111        FDRE                                         r  sigma/sigma_tile/ram/bus1_wdata_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.827    -0.846    sigma/sigma_tile/ram/clk_out1
    SLICE_X50Y111        FDRE                                         r  sigma/sigma_tile/ram/bus1_wdata_buf_reg[7]/C
                         clock pessimism              0.252    -0.594    
    SLICE_X50Y111        FDRE (Hold_fdre_C_D)         0.120    -0.474    sigma/sigma_tile/ram/bus1_wdata_buf_reg[7]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_req][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.546%)  route 0.132ns (41.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.557    -0.607    sigma/sigma_tile/sfr/clk_out1
    SLICE_X49Y112        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.466 f  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=176, routed)         0.132    -0.334    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X50Y112        LUT6 (Prop_lut6_I5_O)        0.045    -0.289 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_req][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_req][0]_i_1_n_0
    SLICE_X50Y112        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_req][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.825    -0.848    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y112        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_req][0]/C
                         clock pessimism              0.275    -0.573    
    SLICE_X50Y112        FDRE (Hold_fdre_C_D)         0.120    -0.453    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_req][0]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/online_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (61.045%)  route 0.121ns (38.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.558    -0.606    sigma/sigma_tile/genexu_MUL_DIV/clk_out1
    SLICE_X71Y114        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/Q
                         net (fo=41, routed)          0.121    -0.345    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/Q[0]
    SLICE_X70Y114        LUT4 (Prop_lut4_I2_O)        0.048    -0.297 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/online_i_1/O
                         net (fo=1, routed)           0.000    -0.297    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider_n_46
    SLICE_X70Y114        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/online_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.829    -0.844    sigma/sigma_tile/genexu_MUL_DIV/clk_out1
    SLICE_X70Y114        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/online_reg/C
                         clock pessimism              0.251    -0.593    
    SLICE_X70Y114        FDRE (Hold_fdre_C_D)         0.131    -0.462    sigma/sigma_tile/genexu_MUL_DIV/online_reg
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.059%)  route 0.115ns (44.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.555    -0.609    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X71Y118        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[11]/Q
                         net (fo=5, routed)           0.115    -0.353    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/p_2_in[10]
    SLICE_X69Y117        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.826    -0.847    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X69Y117        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[10]/C
                         clock pessimism              0.253    -0.594    
    SLICE_X69Y117        FDRE (Hold_fdre_C_D)         0.070    -0.524    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.664%)  route 0.121ns (39.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.558    -0.606    sigma/sigma_tile/genexu_MUL_DIV/clk_out1
    SLICE_X71Y114        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/Q
                         net (fo=41, routed)          0.121    -0.345    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/Q[0]
    SLICE_X70Y114        LUT5 (Prop_lut5_I1_O)        0.045    -0.300 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/mult_req_buf[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    sigma/sigma_tile/genexu_MUL_DIV/mult_req9_out
    SLICE_X70Y114        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.829    -0.844    sigma/sigma_tile/genexu_MUL_DIV/clk_out1
    SLICE_X70Y114        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[1]/C
                         clock pessimism              0.251    -0.593    
    SLICE_X70Y114        FDRE (Hold_fdre_C_D)         0.120    -0.473    sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/csr_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.870%)  route 0.119ns (42.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.560    -0.604    sigma/clk_out1
    SLICE_X34Y114        FDRE                                         r  sigma/gpio_bo_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  sigma/gpio_bo_reg_reg[3]/Q
                         net (fo=1, routed)           0.119    -0.321    sigma/Q[3]
    SLICE_X32Y115        FDRE                                         r  sigma/csr_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.830    -0.843    sigma/clk_out1
    SLICE_X32Y115        FDRE                                         r  sigma/csr_rdata_reg[3]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X32Y115        FDRE (Hold_fdre_C_D)         0.072    -0.496    sigma/csr_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.845%)  route 0.121ns (46.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.555    -0.609    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X71Y118        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[24]/Q
                         net (fo=5, routed)           0.121    -0.347    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/p_2_in[23]
    SLICE_X69Y118        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.825    -0.848    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X69Y118        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[23]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X69Y118        FDRE (Hold_fdre_C_D)         0.072    -0.523    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[23]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         12.500      10.266     RAMB36_X2Y22     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         12.500      10.266     RAMB36_X2Y22     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         12.500      10.266     RAMB36_X2Y24     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         12.500      10.266     RAMB36_X2Y24     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         12.500      10.266     RAMB36_X1Y22     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         12.500      10.266     RAMB36_X1Y22     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         12.500      10.266     RAMB36_X1Y21     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         12.500      10.266     RAMB36_X1Y21     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         12.500      10.266     RAMB36_X1Y24     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         12.500      10.266     RAMB36_X1Y24     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X67Y118    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X67Y118    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X67Y118    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X67Y118    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X71Y120    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X71Y120    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X71Y120    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X71Y120    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X69Y120    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[46]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X70Y120    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[47]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X34Y111    sigma/csr_rdata_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X31Y107    sigma/csr_rdata_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X31Y107    sigma/csr_rdata_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X30Y116    sigma/csr_rdata_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X30Y116    sigma/csr_rdata_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X32Y115    sigma/csr_rdata_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X37Y110    sigma/csr_rdata_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X37Y110    sigma/csr_rdata_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X32Y115    sigma/csr_rdata_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y114    sigma/csr_rdata_reg[26]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.273ns  (logic 3.494ns (28.469%)  route 8.779ns (71.531%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT6=10)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 11.703 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.826    11.373    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X52Y120        LUT4 (Prop_lut4_I1_O)        0.099    11.472 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][15]_i_4/O
                         net (fo=1, routed)           0.190    11.662    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][15]_i_4_n_0
    SLICE_X52Y120        LUT6 (Prop_lut6_I2_O)        0.240    11.902 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][15]_i_1/O
                         net (fo=1, routed)           0.000    11.902    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][15]
    SLICE_X52Y120        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.107    11.703    sigma/sigma_tile/riscv/clk_out1
    SLICE_X52Y120        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][15]/C
                         clock pessimism              0.346    12.049    
                         clock uncertainty           -0.076    11.973    
    SLICE_X52Y120        FDRE (Setup_fdre_C_D)        0.032    12.005    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][15]
  -------------------------------------------------------------------
                         required time                         12.005    
                         arrival time                         -11.902    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.270ns  (logic 3.507ns (28.581%)  route 8.763ns (71.419%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT6=10)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 11.710 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.589    11.135    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X55Y117        LUT4 (Prop_lut4_I1_O)        0.113    11.248 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][12]_i_3/O
                         net (fo=1, routed)           0.412    11.660    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][12]_i_3_n_0
    SLICE_X59Y117        LUT6 (Prop_lut6_I2_O)        0.239    11.899 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][12]_i_1/O
                         net (fo=1, routed)           0.000    11.899    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][12]
    SLICE_X59Y117        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.114    11.710    sigma/sigma_tile/riscv/clk_out1
    SLICE_X59Y117        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][12]/C
                         clock pessimism              0.346    12.056    
                         clock uncertainty           -0.076    11.980    
    SLICE_X59Y117        FDRE (Setup_fdre_C_D)        0.033    12.013    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][12]
  -------------------------------------------------------------------
                         required time                         12.013    
                         arrival time                         -11.899    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.224ns  (logic 3.507ns (28.690%)  route 8.717ns (71.310%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT6=10)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.799ns = ( 11.701 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.485    11.032    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X52Y118        LUT4 (Prop_lut4_I0_O)        0.113    11.145 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2/O
                         net (fo=9, routed)           0.469    11.613    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2_n_0
    SLICE_X52Y121        LUT6 (Prop_lut6_I1_O)        0.239    11.852 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_1/O
                         net (fo=1, routed)           0.000    11.852    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][31]
    SLICE_X52Y121        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.105    11.701    sigma/sigma_tile/riscv/clk_out1
    SLICE_X52Y121        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][31]/C
                         clock pessimism              0.346    12.047    
                         clock uncertainty           -0.076    11.971    
    SLICE_X52Y121        FDRE (Setup_fdre_C_D)        0.032    12.003    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][31]
  -------------------------------------------------------------------
                         required time                         12.003    
                         arrival time                         -11.852    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.136ns  (logic 3.507ns (28.897%)  route 8.629ns (71.103%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT6=10)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 11.709 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.485    11.032    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X52Y118        LUT4 (Prop_lut4_I0_O)        0.113    11.145 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2/O
                         net (fo=9, routed)           0.382    11.526    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2_n_0
    SLICE_X51Y119        LUT6 (Prop_lut6_I2_O)        0.239    11.765 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_1/O
                         net (fo=1, routed)           0.000    11.765    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][21]
    SLICE_X51Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.113    11.709    sigma/sigma_tile/riscv/clk_out1
    SLICE_X51Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][21]/C
                         clock pessimism              0.292    12.001    
                         clock uncertainty           -0.076    11.925    
    SLICE_X51Y119        FDRE (Setup_fdre_C_D)        0.030    11.955    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][21]
  -------------------------------------------------------------------
                         required time                         11.955    
                         arrival time                         -11.765    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.153ns  (logic 3.507ns (28.858%)  route 8.646ns (71.142%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT6=10)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.799ns = ( 11.701 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.485    11.032    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X52Y118        LUT4 (Prop_lut4_I0_O)        0.113    11.145 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2/O
                         net (fo=9, routed)           0.398    11.543    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2_n_0
    SLICE_X52Y121        LUT6 (Prop_lut6_I2_O)        0.239    11.782 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][16]_i_1/O
                         net (fo=1, routed)           0.000    11.782    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][16]
    SLICE_X52Y121        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.105    11.701    sigma/sigma_tile/riscv/clk_out1
    SLICE_X52Y121        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][16]/C
                         clock pessimism              0.346    12.047    
                         clock uncertainty           -0.076    11.971    
    SLICE_X52Y121        FDRE (Setup_fdre_C_D)        0.030    12.001    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][16]
  -------------------------------------------------------------------
                         required time                         12.001    
                         arrival time                         -11.782    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.153ns  (logic 3.507ns (28.858%)  route 8.646ns (71.142%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT6=10)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.799ns = ( 11.701 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.485    11.032    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X52Y118        LUT4 (Prop_lut4_I0_O)        0.113    11.145 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2/O
                         net (fo=9, routed)           0.398    11.543    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2_n_0
    SLICE_X52Y122        LUT6 (Prop_lut6_I1_O)        0.239    11.782 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_1/O
                         net (fo=1, routed)           0.000    11.782    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][0]
    SLICE_X52Y122        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.105    11.701    sigma/sigma_tile/riscv/clk_out1
    SLICE_X52Y122        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][0]/C
                         clock pessimism              0.346    12.047    
                         clock uncertainty           -0.076    11.971    
    SLICE_X52Y122        FDRE (Setup_fdre_C_D)        0.030    12.001    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][0]
  -------------------------------------------------------------------
                         required time                         12.001    
                         arrival time                         -11.782    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.152ns  (logic 3.507ns (28.858%)  route 8.645ns (71.142%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT6=10)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.799ns = ( 11.701 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.485    11.032    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X52Y118        LUT4 (Prop_lut4_I0_O)        0.113    11.145 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2/O
                         net (fo=9, routed)           0.398    11.542    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2_n_0
    SLICE_X52Y121        LUT6 (Prop_lut6_I2_O)        0.239    11.781 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][28]_i_1/O
                         net (fo=1, routed)           0.000    11.781    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][28]
    SLICE_X52Y121        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.105    11.701    sigma/sigma_tile/riscv/clk_out1
    SLICE_X52Y121        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][28]/C
                         clock pessimism              0.346    12.047    
                         clock uncertainty           -0.076    11.971    
    SLICE_X52Y121        FDRE (Setup_fdre_C_D)        0.032    12.003    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][28]
  -------------------------------------------------------------------
                         required time                         12.003    
                         arrival time                         -11.781    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_req][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.137ns  (logic 3.507ns (28.895%)  route 8.630ns (71.105%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 11.711 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.485    11.032    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X52Y118        LUT4 (Prop_lut4_I0_O)        0.113    11.145 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2/O
                         net (fo=9, routed)           0.383    11.527    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2_n_0
    SLICE_X50Y117        LUT5 (Prop_lut5_I1_O)        0.239    11.766 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_1/O
                         net (fo=1, routed)           0.000    11.766    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_1_n_0
    SLICE_X50Y117        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_req][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.115    11.711    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y117        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_req][0]/C
                         clock pessimism              0.292    12.003    
                         clock uncertainty           -0.076    11.927    
    SLICE_X50Y117        FDRE (Setup_fdre_C_D)        0.072    11.999    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_req][0]
  -------------------------------------------------------------------
                         required time                         11.999    
                         arrival time                         -11.766    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.133ns  (logic 3.507ns (28.904%)  route 8.626ns (71.096%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT6=10)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.795ns = ( 11.705 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.485    11.032    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X52Y118        LUT4 (Prop_lut4_I0_O)        0.113    11.145 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2/O
                         net (fo=9, routed)           0.378    11.523    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2_n_0
    SLICE_X52Y118        LUT6 (Prop_lut6_I2_O)        0.239    11.762 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_1/O
                         net (fo=1, routed)           0.000    11.762    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][18]
    SLICE_X52Y118        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.109    11.705    sigma/sigma_tile/riscv/clk_out1
    SLICE_X52Y118        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][18]/C
                         clock pessimism              0.346    12.051    
                         clock uncertainty           -0.076    11.975    
    SLICE_X52Y118        FDRE (Setup_fdre_C_D)        0.032    12.007    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][18]
  -------------------------------------------------------------------
                         required time                         12.007    
                         arrival time                         -11.762    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.120ns  (logic 3.349ns (27.631%)  route 8.771ns (72.369%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=2 LUT6=10)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 11.706 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.485    11.032    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X52Y118        LUT2 (Prop_lut2_I0_O)        0.097    11.129 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3/O
                         net (fo=8, routed)           0.524    11.652    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3_n_0
    SLICE_X52Y117        LUT6 (Prop_lut6_I2_O)        0.097    11.749 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][3]_i_1/O
                         net (fo=1, routed)           0.000    11.749    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][3]
    SLICE_X52Y117        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.110    11.706    sigma/sigma_tile/riscv/clk_out1
    SLICE_X52Y117        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][3]/C
                         clock pessimism              0.346    12.052    
                         clock uncertainty           -0.076    11.976    
    SLICE_X52Y117        FDRE (Setup_fdre_C_D)        0.032    12.008    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][3]
  -------------------------------------------------------------------
                         required time                         12.008    
                         arrival time                         -11.749    
  -------------------------------------------------------------------
                         slack                                  0.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.146%)  route 0.055ns (22.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.565    -0.599    sigma/udm/udm_controller/clk_out1
    SLICE_X33Y106        FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[3]/Q
                         net (fo=1, routed)           0.055    -0.403    sigma/udm/udm_controller/tx_sendbyte_ff[3]
    SLICE_X32Y106        LUT6 (Prop_lut6_I3_O)        0.045    -0.358 r  sigma/udm/udm_controller/tx_dout_bo[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    sigma/udm/udm_controller/p_1_in[3]
    SLICE_X32Y106        FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.836    -0.837    sigma/udm/udm_controller/clk_out1
    SLICE_X32Y106        FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X32Y106        FDRE (Hold_fdre_C_D)         0.091    -0.495    sigma/udm/udm_controller/tx_dout_bo_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.559    -0.605    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y116        FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/udm/udm_controller/RD_DATA_reg_reg[24]/Q
                         net (fo=1, routed)           0.086    -0.378    sigma/udm/udm_controller/in45[16]
    SLICE_X34Y116        LUT6 (Prop_lut6_I0_O)        0.045    -0.333 r  sigma/udm/udm_controller/RD_DATA_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    sigma/udm/udm_controller/RD_DATA_reg[16]
    SLICE_X34Y116        FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.828    -0.845    sigma/udm/udm_controller/clk_out1
    SLICE_X34Y116        FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[16]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X34Y116        FDRE (Hold_fdre_C_D)         0.120    -0.472    sigma/udm/udm_controller/RD_DATA_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.674%)  route 0.097ns (34.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.587    -0.577    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X75Y115        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[0]/Q
                         net (fo=2, routed)           0.097    -0.339    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[0]
    SLICE_X74Y115        LUT2 (Prop_lut2_I0_O)        0.045    -0.294 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[0]_i_1_n_0
    SLICE_X74Y115        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.858    -0.815    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X74Y115        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/C
                         clock pessimism              0.251    -0.564    
    SLICE_X74Y115        FDRE (Hold_fdre_C_D)         0.120    -0.444    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][mem_wdata][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/ram/bus1_wdata_buf_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.362%)  route 0.099ns (34.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.557    -0.607    sigma/sigma_tile/riscv/clk_out1
    SLICE_X51Y111        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][mem_wdata][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][mem_wdata][7]/Q
                         net (fo=5, routed)           0.099    -0.368    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][mem_wdata][7]
    SLICE_X50Y111        LUT5 (Prop_lut5_I1_O)        0.045    -0.323 r  sigma/sigma_tile/riscv/bus1_wdata_buf[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    sigma/sigma_tile/ram/bus1_wdata_buf_reg[31]_0[7]
    SLICE_X50Y111        FDRE                                         r  sigma/sigma_tile/ram/bus1_wdata_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.827    -0.846    sigma/sigma_tile/ram/clk_out1
    SLICE_X50Y111        FDRE                                         r  sigma/sigma_tile/ram/bus1_wdata_buf_reg[7]/C
                         clock pessimism              0.252    -0.594    
    SLICE_X50Y111        FDRE (Hold_fdre_C_D)         0.120    -0.474    sigma/sigma_tile/ram/bus1_wdata_buf_reg[7]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_req][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.546%)  route 0.132ns (41.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.557    -0.607    sigma/sigma_tile/sfr/clk_out1
    SLICE_X49Y112        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.466 f  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=176, routed)         0.132    -0.334    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X50Y112        LUT6 (Prop_lut6_I5_O)        0.045    -0.289 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_req][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_req][0]_i_1_n_0
    SLICE_X50Y112        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_req][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.825    -0.848    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y112        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_req][0]/C
                         clock pessimism              0.275    -0.573    
    SLICE_X50Y112        FDRE (Hold_fdre_C_D)         0.120    -0.453    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_req][0]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/online_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (61.045%)  route 0.121ns (38.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.558    -0.606    sigma/sigma_tile/genexu_MUL_DIV/clk_out1
    SLICE_X71Y114        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/Q
                         net (fo=41, routed)          0.121    -0.345    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/Q[0]
    SLICE_X70Y114        LUT4 (Prop_lut4_I2_O)        0.048    -0.297 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/online_i_1/O
                         net (fo=1, routed)           0.000    -0.297    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider_n_46
    SLICE_X70Y114        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/online_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.829    -0.844    sigma/sigma_tile/genexu_MUL_DIV/clk_out1
    SLICE_X70Y114        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/online_reg/C
                         clock pessimism              0.251    -0.593    
    SLICE_X70Y114        FDRE (Hold_fdre_C_D)         0.131    -0.462    sigma/sigma_tile/genexu_MUL_DIV/online_reg
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.059%)  route 0.115ns (44.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.555    -0.609    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X71Y118        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[11]/Q
                         net (fo=5, routed)           0.115    -0.353    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/p_2_in[10]
    SLICE_X69Y117        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.826    -0.847    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X69Y117        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[10]/C
                         clock pessimism              0.253    -0.594    
    SLICE_X69Y117        FDRE (Hold_fdre_C_D)         0.070    -0.524    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.664%)  route 0.121ns (39.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.558    -0.606    sigma/sigma_tile/genexu_MUL_DIV/clk_out1
    SLICE_X71Y114        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/Q
                         net (fo=41, routed)          0.121    -0.345    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/Q[0]
    SLICE_X70Y114        LUT5 (Prop_lut5_I1_O)        0.045    -0.300 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/mult_req_buf[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    sigma/sigma_tile/genexu_MUL_DIV/mult_req9_out
    SLICE_X70Y114        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.829    -0.844    sigma/sigma_tile/genexu_MUL_DIV/clk_out1
    SLICE_X70Y114        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[1]/C
                         clock pessimism              0.251    -0.593    
    SLICE_X70Y114        FDRE (Hold_fdre_C_D)         0.120    -0.473    sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/csr_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.870%)  route 0.119ns (42.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.560    -0.604    sigma/clk_out1
    SLICE_X34Y114        FDRE                                         r  sigma/gpio_bo_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  sigma/gpio_bo_reg_reg[3]/Q
                         net (fo=1, routed)           0.119    -0.321    sigma/Q[3]
    SLICE_X32Y115        FDRE                                         r  sigma/csr_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.830    -0.843    sigma/clk_out1
    SLICE_X32Y115        FDRE                                         r  sigma/csr_rdata_reg[3]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X32Y115        FDRE (Hold_fdre_C_D)         0.072    -0.496    sigma/csr_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.845%)  route 0.121ns (46.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.555    -0.609    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X71Y118        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[24]/Q
                         net (fo=5, routed)           0.121    -0.347    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/p_2_in[23]
    SLICE_X69Y118        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.825    -0.848    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X69Y118        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[23]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X69Y118        FDRE (Hold_fdre_C_D)         0.072    -0.523    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[23]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         12.500      10.266     RAMB36_X2Y22     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         12.500      10.266     RAMB36_X2Y22     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         12.500      10.266     RAMB36_X2Y24     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         12.500      10.266     RAMB36_X2Y24     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         12.500      10.266     RAMB36_X1Y22     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         12.500      10.266     RAMB36_X1Y22     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         12.500      10.266     RAMB36_X1Y21     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         12.500      10.266     RAMB36_X1Y21     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         12.500      10.266     RAMB36_X1Y24     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         12.500      10.266     RAMB36_X1Y24     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X67Y118    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X67Y118    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X67Y118    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X67Y118    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X71Y120    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X71Y120    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X71Y120    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X71Y120    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X69Y120    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[46]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X70Y120    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[47]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X34Y111    sigma/csr_rdata_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X31Y107    sigma/csr_rdata_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X31Y107    sigma/csr_rdata_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X30Y116    sigma/csr_rdata_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X30Y116    sigma/csr_rdata_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X32Y115    sigma/csr_rdata_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X37Y110    sigma/csr_rdata_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X37Y110    sigma/csr_rdata_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X32Y115    sigma/csr_rdata_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y114    sigma/csr_rdata_reg[26]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.273ns  (logic 3.494ns (28.469%)  route 8.779ns (71.531%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT6=10)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 11.703 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.826    11.373    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X52Y120        LUT4 (Prop_lut4_I1_O)        0.099    11.472 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][15]_i_4/O
                         net (fo=1, routed)           0.190    11.662    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][15]_i_4_n_0
    SLICE_X52Y120        LUT6 (Prop_lut6_I2_O)        0.240    11.902 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][15]_i_1/O
                         net (fo=1, routed)           0.000    11.902    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][15]
    SLICE_X52Y120        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.107    11.703    sigma/sigma_tile/riscv/clk_out1
    SLICE_X52Y120        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][15]/C
                         clock pessimism              0.346    12.049    
                         clock uncertainty           -0.077    11.972    
    SLICE_X52Y120        FDRE (Setup_fdre_C_D)        0.032    12.004    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][15]
  -------------------------------------------------------------------
                         required time                         12.004    
                         arrival time                         -11.902    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.270ns  (logic 3.507ns (28.581%)  route 8.763ns (71.419%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT6=10)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 11.710 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.589    11.135    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X55Y117        LUT4 (Prop_lut4_I1_O)        0.113    11.248 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][12]_i_3/O
                         net (fo=1, routed)           0.412    11.660    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][12]_i_3_n_0
    SLICE_X59Y117        LUT6 (Prop_lut6_I2_O)        0.239    11.899 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][12]_i_1/O
                         net (fo=1, routed)           0.000    11.899    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][12]
    SLICE_X59Y117        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.114    11.710    sigma/sigma_tile/riscv/clk_out1
    SLICE_X59Y117        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][12]/C
                         clock pessimism              0.346    12.056    
                         clock uncertainty           -0.077    11.979    
    SLICE_X59Y117        FDRE (Setup_fdre_C_D)        0.033    12.012    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][12]
  -------------------------------------------------------------------
                         required time                         12.012    
                         arrival time                         -11.899    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.224ns  (logic 3.507ns (28.690%)  route 8.717ns (71.310%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT6=10)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.799ns = ( 11.701 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.485    11.032    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X52Y118        LUT4 (Prop_lut4_I0_O)        0.113    11.145 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2/O
                         net (fo=9, routed)           0.469    11.613    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2_n_0
    SLICE_X52Y121        LUT6 (Prop_lut6_I1_O)        0.239    11.852 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_1/O
                         net (fo=1, routed)           0.000    11.852    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][31]
    SLICE_X52Y121        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.105    11.701    sigma/sigma_tile/riscv/clk_out1
    SLICE_X52Y121        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][31]/C
                         clock pessimism              0.346    12.047    
                         clock uncertainty           -0.077    11.970    
    SLICE_X52Y121        FDRE (Setup_fdre_C_D)        0.032    12.002    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][31]
  -------------------------------------------------------------------
                         required time                         12.002    
                         arrival time                         -11.852    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.136ns  (logic 3.507ns (28.897%)  route 8.629ns (71.103%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT6=10)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 11.709 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.485    11.032    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X52Y118        LUT4 (Prop_lut4_I0_O)        0.113    11.145 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2/O
                         net (fo=9, routed)           0.382    11.526    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2_n_0
    SLICE_X51Y119        LUT6 (Prop_lut6_I2_O)        0.239    11.765 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_1/O
                         net (fo=1, routed)           0.000    11.765    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][21]
    SLICE_X51Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.113    11.709    sigma/sigma_tile/riscv/clk_out1
    SLICE_X51Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][21]/C
                         clock pessimism              0.292    12.001    
                         clock uncertainty           -0.077    11.924    
    SLICE_X51Y119        FDRE (Setup_fdre_C_D)        0.030    11.954    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][21]
  -------------------------------------------------------------------
                         required time                         11.954    
                         arrival time                         -11.765    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.153ns  (logic 3.507ns (28.858%)  route 8.646ns (71.142%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT6=10)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.799ns = ( 11.701 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.485    11.032    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X52Y118        LUT4 (Prop_lut4_I0_O)        0.113    11.145 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2/O
                         net (fo=9, routed)           0.398    11.543    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2_n_0
    SLICE_X52Y121        LUT6 (Prop_lut6_I2_O)        0.239    11.782 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][16]_i_1/O
                         net (fo=1, routed)           0.000    11.782    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][16]
    SLICE_X52Y121        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.105    11.701    sigma/sigma_tile/riscv/clk_out1
    SLICE_X52Y121        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][16]/C
                         clock pessimism              0.346    12.047    
                         clock uncertainty           -0.077    11.970    
    SLICE_X52Y121        FDRE (Setup_fdre_C_D)        0.030    12.000    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][16]
  -------------------------------------------------------------------
                         required time                         12.000    
                         arrival time                         -11.782    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.153ns  (logic 3.507ns (28.858%)  route 8.646ns (71.142%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT6=10)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.799ns = ( 11.701 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.485    11.032    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X52Y118        LUT4 (Prop_lut4_I0_O)        0.113    11.145 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2/O
                         net (fo=9, routed)           0.398    11.543    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2_n_0
    SLICE_X52Y122        LUT6 (Prop_lut6_I1_O)        0.239    11.782 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_1/O
                         net (fo=1, routed)           0.000    11.782    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][0]
    SLICE_X52Y122        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.105    11.701    sigma/sigma_tile/riscv/clk_out1
    SLICE_X52Y122        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][0]/C
                         clock pessimism              0.346    12.047    
                         clock uncertainty           -0.077    11.970    
    SLICE_X52Y122        FDRE (Setup_fdre_C_D)        0.030    12.000    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][0]
  -------------------------------------------------------------------
                         required time                         12.000    
                         arrival time                         -11.782    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.152ns  (logic 3.507ns (28.858%)  route 8.645ns (71.142%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT6=10)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.799ns = ( 11.701 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.485    11.032    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X52Y118        LUT4 (Prop_lut4_I0_O)        0.113    11.145 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2/O
                         net (fo=9, routed)           0.398    11.542    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2_n_0
    SLICE_X52Y121        LUT6 (Prop_lut6_I2_O)        0.239    11.781 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][28]_i_1/O
                         net (fo=1, routed)           0.000    11.781    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][28]
    SLICE_X52Y121        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.105    11.701    sigma/sigma_tile/riscv/clk_out1
    SLICE_X52Y121        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][28]/C
                         clock pessimism              0.346    12.047    
                         clock uncertainty           -0.077    11.970    
    SLICE_X52Y121        FDRE (Setup_fdre_C_D)        0.032    12.002    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][28]
  -------------------------------------------------------------------
                         required time                         12.002    
                         arrival time                         -11.781    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_req][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.137ns  (logic 3.507ns (28.895%)  route 8.630ns (71.105%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 11.711 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.485    11.032    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X52Y118        LUT4 (Prop_lut4_I0_O)        0.113    11.145 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2/O
                         net (fo=9, routed)           0.383    11.527    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2_n_0
    SLICE_X50Y117        LUT5 (Prop_lut5_I1_O)        0.239    11.766 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_1/O
                         net (fo=1, routed)           0.000    11.766    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_1_n_0
    SLICE_X50Y117        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_req][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.115    11.711    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y117        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_req][0]/C
                         clock pessimism              0.292    12.003    
                         clock uncertainty           -0.077    11.926    
    SLICE_X50Y117        FDRE (Setup_fdre_C_D)        0.072    11.998    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_req][0]
  -------------------------------------------------------------------
                         required time                         11.998    
                         arrival time                         -11.766    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.133ns  (logic 3.507ns (28.904%)  route 8.626ns (71.096%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT6=10)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.795ns = ( 11.705 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.485    11.032    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X52Y118        LUT4 (Prop_lut4_I0_O)        0.113    11.145 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2/O
                         net (fo=9, routed)           0.378    11.523    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2_n_0
    SLICE_X52Y118        LUT6 (Prop_lut6_I2_O)        0.239    11.762 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_1/O
                         net (fo=1, routed)           0.000    11.762    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][18]
    SLICE_X52Y118        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.109    11.705    sigma/sigma_tile/riscv/clk_out1
    SLICE_X52Y118        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][18]/C
                         clock pessimism              0.346    12.051    
                         clock uncertainty           -0.077    11.974    
    SLICE_X52Y118        FDRE (Setup_fdre_C_D)        0.032    12.006    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][18]
  -------------------------------------------------------------------
                         required time                         12.006    
                         arrival time                         -11.762    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.120ns  (logic 3.349ns (27.631%)  route 8.771ns (72.369%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=2 LUT6=10)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 11.706 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.485    11.032    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X52Y118        LUT2 (Prop_lut2_I0_O)        0.097    11.129 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3/O
                         net (fo=8, routed)           0.524    11.652    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3_n_0
    SLICE_X52Y117        LUT6 (Prop_lut6_I2_O)        0.097    11.749 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][3]_i_1/O
                         net (fo=1, routed)           0.000    11.749    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][3]
    SLICE_X52Y117        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.110    11.706    sigma/sigma_tile/riscv/clk_out1
    SLICE_X52Y117        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][3]/C
                         clock pessimism              0.346    12.052    
                         clock uncertainty           -0.077    11.975    
    SLICE_X52Y117        FDRE (Setup_fdre_C_D)        0.032    12.007    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][3]
  -------------------------------------------------------------------
                         required time                         12.007    
                         arrival time                         -11.749    
  -------------------------------------------------------------------
                         slack                                  0.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.146%)  route 0.055ns (22.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.565    -0.599    sigma/udm/udm_controller/clk_out1
    SLICE_X33Y106        FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[3]/Q
                         net (fo=1, routed)           0.055    -0.403    sigma/udm/udm_controller/tx_sendbyte_ff[3]
    SLICE_X32Y106        LUT6 (Prop_lut6_I3_O)        0.045    -0.358 r  sigma/udm/udm_controller/tx_dout_bo[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    sigma/udm/udm_controller/p_1_in[3]
    SLICE_X32Y106        FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.836    -0.837    sigma/udm/udm_controller/clk_out1
    SLICE_X32Y106        FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.077    -0.509    
    SLICE_X32Y106        FDRE (Hold_fdre_C_D)         0.091    -0.418    sigma/udm/udm_controller/tx_dout_bo_reg[3]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.559    -0.605    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y116        FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/udm/udm_controller/RD_DATA_reg_reg[24]/Q
                         net (fo=1, routed)           0.086    -0.378    sigma/udm/udm_controller/in45[16]
    SLICE_X34Y116        LUT6 (Prop_lut6_I0_O)        0.045    -0.333 r  sigma/udm/udm_controller/RD_DATA_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    sigma/udm/udm_controller/RD_DATA_reg[16]
    SLICE_X34Y116        FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.828    -0.845    sigma/udm/udm_controller/clk_out1
    SLICE_X34Y116        FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[16]/C
                         clock pessimism              0.253    -0.592    
                         clock uncertainty            0.077    -0.515    
    SLICE_X34Y116        FDRE (Hold_fdre_C_D)         0.120    -0.395    sigma/udm/udm_controller/RD_DATA_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.674%)  route 0.097ns (34.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.587    -0.577    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X75Y115        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[0]/Q
                         net (fo=2, routed)           0.097    -0.339    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[0]
    SLICE_X74Y115        LUT2 (Prop_lut2_I0_O)        0.045    -0.294 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[0]_i_1_n_0
    SLICE_X74Y115        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.858    -0.815    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X74Y115        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/C
                         clock pessimism              0.251    -0.564    
                         clock uncertainty            0.077    -0.487    
    SLICE_X74Y115        FDRE (Hold_fdre_C_D)         0.120    -0.367    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][mem_wdata][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/ram/bus1_wdata_buf_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.362%)  route 0.099ns (34.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.557    -0.607    sigma/sigma_tile/riscv/clk_out1
    SLICE_X51Y111        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][mem_wdata][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][mem_wdata][7]/Q
                         net (fo=5, routed)           0.099    -0.368    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][mem_wdata][7]
    SLICE_X50Y111        LUT5 (Prop_lut5_I1_O)        0.045    -0.323 r  sigma/sigma_tile/riscv/bus1_wdata_buf[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    sigma/sigma_tile/ram/bus1_wdata_buf_reg[31]_0[7]
    SLICE_X50Y111        FDRE                                         r  sigma/sigma_tile/ram/bus1_wdata_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.827    -0.846    sigma/sigma_tile/ram/clk_out1
    SLICE_X50Y111        FDRE                                         r  sigma/sigma_tile/ram/bus1_wdata_buf_reg[7]/C
                         clock pessimism              0.252    -0.594    
                         clock uncertainty            0.077    -0.517    
    SLICE_X50Y111        FDRE (Hold_fdre_C_D)         0.120    -0.397    sigma/sigma_tile/ram/bus1_wdata_buf_reg[7]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_req][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.546%)  route 0.132ns (41.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.557    -0.607    sigma/sigma_tile/sfr/clk_out1
    SLICE_X49Y112        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.466 f  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=176, routed)         0.132    -0.334    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X50Y112        LUT6 (Prop_lut6_I5_O)        0.045    -0.289 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_req][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_req][0]_i_1_n_0
    SLICE_X50Y112        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_req][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.825    -0.848    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y112        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_req][0]/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.077    -0.496    
    SLICE_X50Y112        FDRE (Hold_fdre_C_D)         0.120    -0.376    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_req][0]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/online_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (61.045%)  route 0.121ns (38.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.558    -0.606    sigma/sigma_tile/genexu_MUL_DIV/clk_out1
    SLICE_X71Y114        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/Q
                         net (fo=41, routed)          0.121    -0.345    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/Q[0]
    SLICE_X70Y114        LUT4 (Prop_lut4_I2_O)        0.048    -0.297 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/online_i_1/O
                         net (fo=1, routed)           0.000    -0.297    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider_n_46
    SLICE_X70Y114        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/online_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.829    -0.844    sigma/sigma_tile/genexu_MUL_DIV/clk_out1
    SLICE_X70Y114        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/online_reg/C
                         clock pessimism              0.251    -0.593    
                         clock uncertainty            0.077    -0.516    
    SLICE_X70Y114        FDRE (Hold_fdre_C_D)         0.131    -0.385    sigma/sigma_tile/genexu_MUL_DIV/online_reg
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.059%)  route 0.115ns (44.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.555    -0.609    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X71Y118        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[11]/Q
                         net (fo=5, routed)           0.115    -0.353    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/p_2_in[10]
    SLICE_X69Y117        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.826    -0.847    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X69Y117        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[10]/C
                         clock pessimism              0.253    -0.594    
                         clock uncertainty            0.077    -0.517    
    SLICE_X69Y117        FDRE (Hold_fdre_C_D)         0.070    -0.447    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.664%)  route 0.121ns (39.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.558    -0.606    sigma/sigma_tile/genexu_MUL_DIV/clk_out1
    SLICE_X71Y114        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/Q
                         net (fo=41, routed)          0.121    -0.345    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/Q[0]
    SLICE_X70Y114        LUT5 (Prop_lut5_I1_O)        0.045    -0.300 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/mult_req_buf[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    sigma/sigma_tile/genexu_MUL_DIV/mult_req9_out
    SLICE_X70Y114        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.829    -0.844    sigma/sigma_tile/genexu_MUL_DIV/clk_out1
    SLICE_X70Y114        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[1]/C
                         clock pessimism              0.251    -0.593    
                         clock uncertainty            0.077    -0.516    
    SLICE_X70Y114        FDRE (Hold_fdre_C_D)         0.120    -0.396    sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/csr_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.870%)  route 0.119ns (42.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.560    -0.604    sigma/clk_out1
    SLICE_X34Y114        FDRE                                         r  sigma/gpio_bo_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  sigma/gpio_bo_reg_reg[3]/Q
                         net (fo=1, routed)           0.119    -0.321    sigma/Q[3]
    SLICE_X32Y115        FDRE                                         r  sigma/csr_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.830    -0.843    sigma/clk_out1
    SLICE_X32Y115        FDRE                                         r  sigma/csr_rdata_reg[3]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.077    -0.491    
    SLICE_X32Y115        FDRE (Hold_fdre_C_D)         0.072    -0.419    sigma/csr_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.845%)  route 0.121ns (46.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.555    -0.609    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X71Y118        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[24]/Q
                         net (fo=5, routed)           0.121    -0.347    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/p_2_in[23]
    SLICE_X69Y118        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.825    -0.848    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X69Y118        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[23]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.077    -0.518    
    SLICE_X69Y118        FDRE (Hold_fdre_C_D)         0.072    -0.446    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[23]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.273ns  (logic 3.494ns (28.469%)  route 8.779ns (71.531%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT6=10)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 11.703 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.826    11.373    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X52Y120        LUT4 (Prop_lut4_I1_O)        0.099    11.472 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][15]_i_4/O
                         net (fo=1, routed)           0.190    11.662    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][15]_i_4_n_0
    SLICE_X52Y120        LUT6 (Prop_lut6_I2_O)        0.240    11.902 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][15]_i_1/O
                         net (fo=1, routed)           0.000    11.902    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][15]
    SLICE_X52Y120        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.107    11.703    sigma/sigma_tile/riscv/clk_out1
    SLICE_X52Y120        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][15]/C
                         clock pessimism              0.346    12.049    
                         clock uncertainty           -0.077    11.972    
    SLICE_X52Y120        FDRE (Setup_fdre_C_D)        0.032    12.004    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][15]
  -------------------------------------------------------------------
                         required time                         12.004    
                         arrival time                         -11.902    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.270ns  (logic 3.507ns (28.581%)  route 8.763ns (71.419%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT6=10)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 11.710 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.589    11.135    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X55Y117        LUT4 (Prop_lut4_I1_O)        0.113    11.248 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][12]_i_3/O
                         net (fo=1, routed)           0.412    11.660    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][12]_i_3_n_0
    SLICE_X59Y117        LUT6 (Prop_lut6_I2_O)        0.239    11.899 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][12]_i_1/O
                         net (fo=1, routed)           0.000    11.899    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][12]
    SLICE_X59Y117        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.114    11.710    sigma/sigma_tile/riscv/clk_out1
    SLICE_X59Y117        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][12]/C
                         clock pessimism              0.346    12.056    
                         clock uncertainty           -0.077    11.979    
    SLICE_X59Y117        FDRE (Setup_fdre_C_D)        0.033    12.012    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][12]
  -------------------------------------------------------------------
                         required time                         12.012    
                         arrival time                         -11.899    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.224ns  (logic 3.507ns (28.690%)  route 8.717ns (71.310%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT6=10)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.799ns = ( 11.701 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.485    11.032    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X52Y118        LUT4 (Prop_lut4_I0_O)        0.113    11.145 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2/O
                         net (fo=9, routed)           0.469    11.613    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2_n_0
    SLICE_X52Y121        LUT6 (Prop_lut6_I1_O)        0.239    11.852 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_1/O
                         net (fo=1, routed)           0.000    11.852    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][31]
    SLICE_X52Y121        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.105    11.701    sigma/sigma_tile/riscv/clk_out1
    SLICE_X52Y121        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][31]/C
                         clock pessimism              0.346    12.047    
                         clock uncertainty           -0.077    11.970    
    SLICE_X52Y121        FDRE (Setup_fdre_C_D)        0.032    12.002    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][31]
  -------------------------------------------------------------------
                         required time                         12.002    
                         arrival time                         -11.852    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.136ns  (logic 3.507ns (28.897%)  route 8.629ns (71.103%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT6=10)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 11.709 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.485    11.032    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X52Y118        LUT4 (Prop_lut4_I0_O)        0.113    11.145 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2/O
                         net (fo=9, routed)           0.382    11.526    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2_n_0
    SLICE_X51Y119        LUT6 (Prop_lut6_I2_O)        0.239    11.765 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_1/O
                         net (fo=1, routed)           0.000    11.765    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][21]
    SLICE_X51Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.113    11.709    sigma/sigma_tile/riscv/clk_out1
    SLICE_X51Y119        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][21]/C
                         clock pessimism              0.292    12.001    
                         clock uncertainty           -0.077    11.924    
    SLICE_X51Y119        FDRE (Setup_fdre_C_D)        0.030    11.954    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][21]
  -------------------------------------------------------------------
                         required time                         11.954    
                         arrival time                         -11.765    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.153ns  (logic 3.507ns (28.858%)  route 8.646ns (71.142%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT6=10)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.799ns = ( 11.701 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.485    11.032    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X52Y118        LUT4 (Prop_lut4_I0_O)        0.113    11.145 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2/O
                         net (fo=9, routed)           0.398    11.543    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2_n_0
    SLICE_X52Y121        LUT6 (Prop_lut6_I2_O)        0.239    11.782 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][16]_i_1/O
                         net (fo=1, routed)           0.000    11.782    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][16]
    SLICE_X52Y121        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.105    11.701    sigma/sigma_tile/riscv/clk_out1
    SLICE_X52Y121        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][16]/C
                         clock pessimism              0.346    12.047    
                         clock uncertainty           -0.077    11.970    
    SLICE_X52Y121        FDRE (Setup_fdre_C_D)        0.030    12.000    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][16]
  -------------------------------------------------------------------
                         required time                         12.000    
                         arrival time                         -11.782    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.153ns  (logic 3.507ns (28.858%)  route 8.646ns (71.142%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT6=10)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.799ns = ( 11.701 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.485    11.032    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X52Y118        LUT4 (Prop_lut4_I0_O)        0.113    11.145 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2/O
                         net (fo=9, routed)           0.398    11.543    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2_n_0
    SLICE_X52Y122        LUT6 (Prop_lut6_I1_O)        0.239    11.782 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_1/O
                         net (fo=1, routed)           0.000    11.782    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][0]
    SLICE_X52Y122        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.105    11.701    sigma/sigma_tile/riscv/clk_out1
    SLICE_X52Y122        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][0]/C
                         clock pessimism              0.346    12.047    
                         clock uncertainty           -0.077    11.970    
    SLICE_X52Y122        FDRE (Setup_fdre_C_D)        0.030    12.000    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][0]
  -------------------------------------------------------------------
                         required time                         12.000    
                         arrival time                         -11.782    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.152ns  (logic 3.507ns (28.858%)  route 8.645ns (71.142%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT6=10)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.799ns = ( 11.701 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.485    11.032    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X52Y118        LUT4 (Prop_lut4_I0_O)        0.113    11.145 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2/O
                         net (fo=9, routed)           0.398    11.542    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2_n_0
    SLICE_X52Y121        LUT6 (Prop_lut6_I2_O)        0.239    11.781 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][28]_i_1/O
                         net (fo=1, routed)           0.000    11.781    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][28]
    SLICE_X52Y121        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.105    11.701    sigma/sigma_tile/riscv/clk_out1
    SLICE_X52Y121        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][28]/C
                         clock pessimism              0.346    12.047    
                         clock uncertainty           -0.077    11.970    
    SLICE_X52Y121        FDRE (Setup_fdre_C_D)        0.032    12.002    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][28]
  -------------------------------------------------------------------
                         required time                         12.002    
                         arrival time                         -11.781    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_req][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.137ns  (logic 3.507ns (28.895%)  route 8.630ns (71.105%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 11.711 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.485    11.032    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X52Y118        LUT4 (Prop_lut4_I0_O)        0.113    11.145 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2/O
                         net (fo=9, routed)           0.383    11.527    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2_n_0
    SLICE_X50Y117        LUT5 (Prop_lut5_I1_O)        0.239    11.766 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_1/O
                         net (fo=1, routed)           0.000    11.766    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_1_n_0
    SLICE_X50Y117        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_req][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.115    11.711    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y117        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_req][0]/C
                         clock pessimism              0.292    12.003    
                         clock uncertainty           -0.077    11.926    
    SLICE_X50Y117        FDRE (Setup_fdre_C_D)        0.072    11.998    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_req][0]
  -------------------------------------------------------------------
                         required time                         11.998    
                         arrival time                         -11.766    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.133ns  (logic 3.507ns (28.904%)  route 8.626ns (71.096%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT6=10)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.795ns = ( 11.705 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.485    11.032    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X52Y118        LUT4 (Prop_lut4_I0_O)        0.113    11.145 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2/O
                         net (fo=9, routed)           0.378    11.523    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_2_n_0
    SLICE_X52Y118        LUT6 (Prop_lut6_I2_O)        0.239    11.762 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_1/O
                         net (fo=1, routed)           0.000    11.762    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][18]
    SLICE_X52Y118        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.109    11.705    sigma/sigma_tile/riscv/clk_out1
    SLICE_X52Y118        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][18]/C
                         clock pessimism              0.346    12.051    
                         clock uncertainty           -0.077    11.974    
    SLICE_X52Y118        FDRE (Setup_fdre_C_D)        0.032    12.006    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][18]
  -------------------------------------------------------------------
                         required time                         12.006    
                         arrival time                         -11.762    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.120ns  (logic 3.349ns (27.631%)  route 8.771ns (72.369%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=2 LUT6=10)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 11.706 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.246    -0.371    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.475 f  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[1]
                         net (fo=5, routed)           0.926     2.401    sigma/sigma_tile/riscv/dat0_o[17]
    SLICE_X50Y120        LUT4 (Prop_lut4_I1_O)        0.097     2.498 f  sigma/sigma_tile/riscv/mult_result_w__1_i_66/O
                         net (fo=70, routed)          0.689     3.187    sigma/sigma_tile/riscv/mult_result_w__1_i_66_n_0
    SLICE_X47Y123        LUT3 (Prop_lut3_I0_O)        0.097     3.284 r  sigma/sigma_tile/riscv/mult_result_w__1_i_124/O
                         net (fo=32, routed)          0.898     4.182    sigma/sigma_tile/riscv/mult_result_w__1_i_124_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.279 f  sigma/sigma_tile/riscv/mult_result_w_i_148/O
                         net (fo=1, routed)           0.446     4.725    sigma/sigma_tile/riscv/mult_result_w_i_148_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.822 f  sigma/sigma_tile/riscv/mult_result_w_i_100/O
                         net (fo=1, routed)           0.829     5.650    sigma/sigma_tile/riscv/mult_result_w_i_100_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.097     5.747 r  sigma/sigma_tile/riscv/mult_result_w_i_80/O
                         net (fo=14, routed)          0.870     6.617    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_45_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     6.714 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40/O
                         net (fo=4, routed)           0.624     7.338    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][21]_i_40_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.097     7.435 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35/O
                         net (fo=2, routed)           0.872     8.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][18]_i_35_n_0
    SLICE_X58Y121        LUT4 (Prop_lut4_I2_O)        0.100     8.407 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8/O
                         net (fo=1, routed)           0.457     8.863    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_8_n_0
    SLICE_X56Y120        LUT6 (Prop_lut6_I3_O)        0.239     9.102 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5/O
                         net (fo=2, routed)           0.221     9.323    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][19]_i_5_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.097     9.420 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44/O
                         net (fo=1, routed)           0.661    10.082    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_44_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I3_O)        0.097    10.179 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21/O
                         net (fo=1, routed)           0.271    10.450    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_21_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.097    10.547 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.485    11.032    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X52Y118        LUT2 (Prop_lut2_I0_O)        0.097    11.129 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3/O
                         net (fo=8, routed)           0.524    11.652    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3_n_0
    SLICE_X52Y117        LUT6 (Prop_lut6_I2_O)        0.097    11.749 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][3]_i_1/O
                         net (fo=1, routed)           0.000    11.749    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][3]
    SLICE_X52Y117        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        1.110    11.706    sigma/sigma_tile/riscv/clk_out1
    SLICE_X52Y117        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][3]/C
                         clock pessimism              0.346    12.052    
                         clock uncertainty           -0.077    11.975    
    SLICE_X52Y117        FDRE (Setup_fdre_C_D)        0.032    12.007    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][3]
  -------------------------------------------------------------------
                         required time                         12.007    
                         arrival time                         -11.749    
  -------------------------------------------------------------------
                         slack                                  0.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.146%)  route 0.055ns (22.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.565    -0.599    sigma/udm/udm_controller/clk_out1
    SLICE_X33Y106        FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[3]/Q
                         net (fo=1, routed)           0.055    -0.403    sigma/udm/udm_controller/tx_sendbyte_ff[3]
    SLICE_X32Y106        LUT6 (Prop_lut6_I3_O)        0.045    -0.358 r  sigma/udm/udm_controller/tx_dout_bo[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    sigma/udm/udm_controller/p_1_in[3]
    SLICE_X32Y106        FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.836    -0.837    sigma/udm/udm_controller/clk_out1
    SLICE_X32Y106        FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.077    -0.509    
    SLICE_X32Y106        FDRE (Hold_fdre_C_D)         0.091    -0.418    sigma/udm/udm_controller/tx_dout_bo_reg[3]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.559    -0.605    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y116        FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/udm/udm_controller/RD_DATA_reg_reg[24]/Q
                         net (fo=1, routed)           0.086    -0.378    sigma/udm/udm_controller/in45[16]
    SLICE_X34Y116        LUT6 (Prop_lut6_I0_O)        0.045    -0.333 r  sigma/udm/udm_controller/RD_DATA_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    sigma/udm/udm_controller/RD_DATA_reg[16]
    SLICE_X34Y116        FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.828    -0.845    sigma/udm/udm_controller/clk_out1
    SLICE_X34Y116        FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[16]/C
                         clock pessimism              0.253    -0.592    
                         clock uncertainty            0.077    -0.515    
    SLICE_X34Y116        FDRE (Hold_fdre_C_D)         0.120    -0.395    sigma/udm/udm_controller/RD_DATA_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.674%)  route 0.097ns (34.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.587    -0.577    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X75Y115        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[0]/Q
                         net (fo=2, routed)           0.097    -0.339    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[0]
    SLICE_X74Y115        LUT2 (Prop_lut2_I0_O)        0.045    -0.294 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[0]_i_1_n_0
    SLICE_X74Y115        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.858    -0.815    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X74Y115        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/C
                         clock pessimism              0.251    -0.564    
                         clock uncertainty            0.077    -0.487    
    SLICE_X74Y115        FDRE (Hold_fdre_C_D)         0.120    -0.367    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][mem_wdata][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/ram/bus1_wdata_buf_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.362%)  route 0.099ns (34.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.557    -0.607    sigma/sigma_tile/riscv/clk_out1
    SLICE_X51Y111        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][mem_wdata][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][mem_wdata][7]/Q
                         net (fo=5, routed)           0.099    -0.368    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][mem_wdata][7]
    SLICE_X50Y111        LUT5 (Prop_lut5_I1_O)        0.045    -0.323 r  sigma/sigma_tile/riscv/bus1_wdata_buf[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    sigma/sigma_tile/ram/bus1_wdata_buf_reg[31]_0[7]
    SLICE_X50Y111        FDRE                                         r  sigma/sigma_tile/ram/bus1_wdata_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.827    -0.846    sigma/sigma_tile/ram/clk_out1
    SLICE_X50Y111        FDRE                                         r  sigma/sigma_tile/ram/bus1_wdata_buf_reg[7]/C
                         clock pessimism              0.252    -0.594    
                         clock uncertainty            0.077    -0.517    
    SLICE_X50Y111        FDRE (Hold_fdre_C_D)         0.120    -0.397    sigma/sigma_tile/ram/bus1_wdata_buf_reg[7]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_req][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.546%)  route 0.132ns (41.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.557    -0.607    sigma/sigma_tile/sfr/clk_out1
    SLICE_X49Y112        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.466 f  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=176, routed)         0.132    -0.334    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X50Y112        LUT6 (Prop_lut6_I5_O)        0.045    -0.289 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_req][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_req][0]_i_1_n_0
    SLICE_X50Y112        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_req][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.825    -0.848    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y112        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_req][0]/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.077    -0.496    
    SLICE_X50Y112        FDRE (Hold_fdre_C_D)         0.120    -0.376    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][rd_req][0]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/online_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (61.045%)  route 0.121ns (38.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.558    -0.606    sigma/sigma_tile/genexu_MUL_DIV/clk_out1
    SLICE_X71Y114        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/Q
                         net (fo=41, routed)          0.121    -0.345    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/Q[0]
    SLICE_X70Y114        LUT4 (Prop_lut4_I2_O)        0.048    -0.297 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/online_i_1/O
                         net (fo=1, routed)           0.000    -0.297    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider_n_46
    SLICE_X70Y114        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/online_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.829    -0.844    sigma/sigma_tile/genexu_MUL_DIV/clk_out1
    SLICE_X70Y114        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/online_reg/C
                         clock pessimism              0.251    -0.593    
                         clock uncertainty            0.077    -0.516    
    SLICE_X70Y114        FDRE (Hold_fdre_C_D)         0.131    -0.385    sigma/sigma_tile/genexu_MUL_DIV/online_reg
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.059%)  route 0.115ns (44.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.555    -0.609    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X71Y118        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[11]/Q
                         net (fo=5, routed)           0.115    -0.353    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/p_2_in[10]
    SLICE_X69Y117        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.826    -0.847    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X69Y117        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[10]/C
                         clock pessimism              0.253    -0.594    
                         clock uncertainty            0.077    -0.517    
    SLICE_X69Y117        FDRE (Hold_fdre_C_D)         0.070    -0.447    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.664%)  route 0.121ns (39.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.558    -0.606    sigma/sigma_tile/genexu_MUL_DIV/clk_out1
    SLICE_X71Y114        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/Q
                         net (fo=41, routed)          0.121    -0.345    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/Q[0]
    SLICE_X70Y114        LUT5 (Prop_lut5_I1_O)        0.045    -0.300 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/mult_req_buf[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    sigma/sigma_tile/genexu_MUL_DIV/mult_req9_out
    SLICE_X70Y114        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.829    -0.844    sigma/sigma_tile/genexu_MUL_DIV/clk_out1
    SLICE_X70Y114        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[1]/C
                         clock pessimism              0.251    -0.593    
                         clock uncertainty            0.077    -0.516    
    SLICE_X70Y114        FDRE (Hold_fdre_C_D)         0.120    -0.396    sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/csr_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.870%)  route 0.119ns (42.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.560    -0.604    sigma/clk_out1
    SLICE_X34Y114        FDRE                                         r  sigma/gpio_bo_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  sigma/gpio_bo_reg_reg[3]/Q
                         net (fo=1, routed)           0.119    -0.321    sigma/Q[3]
    SLICE_X32Y115        FDRE                                         r  sigma/csr_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.830    -0.843    sigma/clk_out1
    SLICE_X32Y115        FDRE                                         r  sigma/csr_rdata_reg[3]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.077    -0.491    
    SLICE_X32Y115        FDRE (Hold_fdre_C_D)         0.072    -0.419    sigma/csr_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.845%)  route 0.121ns (46.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.555    -0.609    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X71Y118        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[24]/Q
                         net (fo=5, routed)           0.121    -0.347    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/p_2_in[23]
    SLICE_X69Y118        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2411, routed)        0.825    -0.848    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X69Y118        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[23]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.077    -0.518    
    SLICE_X69Y118        FDRE (Hold_fdre_C_D)         0.072    -0.446    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[23]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.099    





