library IEEE;
use IEEE.std_logic_1164.ALL;

entity pix_comp is
	port (	x_tank 		: in std_logic_vector (3 downto 0);
		y_tank		: in std_logic_vector (3 downto 0);
		x_video		: in std_logic_vector (3 downto 0);
		y_video		: in std_logic_vector (3 downto 0);
		intersect	: out std_logic
		);
end pix_comp;


