[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  18813       tick       1965611        805626        760173       1965611 
      2  18813       tick       4859415       2201256       2183514       4859415 
      3  18813       tick       4844232       2195494       2176199       4844232 
      4  18813       tick       4820248       2184533       2163372       4820248 
      5  18813       tick       4809747       2182344       2136323       4809747 
      6  18813       tick       4840580       2192435       2160446       4840580 
      7  18813       tick       4850423       2196686       2180864       4850423 
      8  18813       tick       4838193       2194158       2175150       4838193 
      9  18813       tick       4842535       2193124       2170365       4842535 
     10  18813       tick       4842228       2194616       2174798       4842228 
     11  18813       tick       4844338       2194654       2177008       4844338 
     12  18813       tick       4867666       2198768       2179237       4867666 
     13  18813       tick       4838466       2193019       2172244       4838466 
     14  18813       tick       4840310       2194868       2179438       4840310 
     15  18813       tick       4862550       2199616       2184043       4862550 
     16  18813       tick       4850358       2196554       2180605       4850358 
     17  18813       tick       4854034       2197772       2182253       4854034 
     18  18813       tick       4847096       2194999       2178278       4847096 
     19  18813       tick       4841559       2194101       2177740       4841559 
     20  18813       tick       4844061       2195490       2175990       4844061 
     21  18813       tick       4842448       2195036       2174987       4842448 
     22  18813       exit        904996        410429        403210        904996 
