|ProjectMid
C_output <= alu:inst.C
Reset => Reg4:PS_the_gate.reset
Reset => controlUnit:inst2.reset
Reset => Reg24:Instruction_Register.reset
Reset => reg16NoEnable:RB.reset
Reset => registersnewtype:inst3.Reset
Reset => reg16NoEnable:RY.reset
Reset => reg16NoEnable:RZ.reset
Reset => reg16NoEnable:RA.reset
Reset => reg16NoEnable:RM.reset
Clock => Reg4:PS_the_gate.Clock
Clock => controlUnit:inst2.clock
Clock => Reg24:Instruction_Register.Clock
Clock => reg16NoEnable:RB.Clock
Clock => registersnewtype:inst3.Clock
Clock => reg16NoEnable:RY.Clock
Clock => reg16NoEnable:RZ.Clock
Clock => reg16NoEnable:RA.Clock
Clock => reg16NoEnable:RM.Clock
IR_input[0] => Reg24:Instruction_Register.data[0]
IR_input[1] => Reg24:Instruction_Register.data[1]
IR_input[2] => Reg24:Instruction_Register.data[2]
IR_input[3] => Reg24:Instruction_Register.data[3]
IR_input[4] => Reg24:Instruction_Register.data[4]
IR_input[5] => Reg24:Instruction_Register.data[5]
IR_input[6] => Reg24:Instruction_Register.data[6]
IR_input[7] => Reg24:Instruction_Register.data[7]
IR_input[8] => Reg24:Instruction_Register.data[8]
IR_input[9] => Reg24:Instruction_Register.data[9]
IR_input[10] => Reg24:Instruction_Register.data[10]
IR_input[11] => Reg24:Instruction_Register.data[11]
IR_input[12] => Reg24:Instruction_Register.data[12]
IR_input[13] => Reg24:Instruction_Register.data[13]
IR_input[14] => Reg24:Instruction_Register.data[14]
IR_input[15] => Reg24:Instruction_Register.data[15]
IR_input[16] => Reg24:Instruction_Register.data[16]
IR_input[17] => Reg24:Instruction_Register.data[17]
IR_input[18] => Reg24:Instruction_Register.data[18]
IR_input[19] => Reg24:Instruction_Register.data[19]
IR_input[20] => Reg24:Instruction_Register.data[20]
IR_input[21] => Reg24:Instruction_Register.data[21]
IR_input[22] => Reg24:Instruction_Register.data[22]
IR_input[23] => Reg24:Instruction_Register.data[23]
V_output <= alu:inst.V
ZERO_output <= alu:inst.Zero
N_output <= alu:inst.N
a_inv <= controlUnit:inst2.a_inv
b_inv <= controlUnit:inst2.b_inv
ALU_OP[0] <= controlUnit:inst2.alu_op[0]
ALU_OP[1] <= controlUnit:inst2.alu_op[1]
IR_output[0] <= IR[0].DB_MAX_OUTPUT_PORT_TYPE
IR_output[1] <= IR[1].DB_MAX_OUTPUT_PORT_TYPE
IR_output[2] <= IR[2].DB_MAX_OUTPUT_PORT_TYPE
IR_output[3] <= IR[3].DB_MAX_OUTPUT_PORT_TYPE
IR_output[4] <= IR[4].DB_MAX_OUTPUT_PORT_TYPE
IR_output[5] <= IR[5].DB_MAX_OUTPUT_PORT_TYPE
IR_output[6] <= IR[6].DB_MAX_OUTPUT_PORT_TYPE
IR_output[7] <= IR[7].DB_MAX_OUTPUT_PORT_TYPE
IR_output[8] <= IR[8].DB_MAX_OUTPUT_PORT_TYPE
IR_output[9] <= IR[9].DB_MAX_OUTPUT_PORT_TYPE
IR_output[10] <= IR[10].DB_MAX_OUTPUT_PORT_TYPE
IR_output[11] <= IR[11].DB_MAX_OUTPUT_PORT_TYPE
IR_output[12] <= IR[12].DB_MAX_OUTPUT_PORT_TYPE
IR_output[13] <= IR[13].DB_MAX_OUTPUT_PORT_TYPE
IR_output[14] <= IR[14].DB_MAX_OUTPUT_PORT_TYPE
IR_output[15] <= IR[15].DB_MAX_OUTPUT_PORT_TYPE
IR_output[16] <= IR[16].DB_MAX_OUTPUT_PORT_TYPE
IR_output[17] <= IR[17].DB_MAX_OUTPUT_PORT_TYPE
IR_output[18] <= IR[18].DB_MAX_OUTPUT_PORT_TYPE
IR_output[19] <= IR[19].DB_MAX_OUTPUT_PORT_TYPE
IR_output[20] <= IR[20].DB_MAX_OUTPUT_PORT_TYPE
IR_output[21] <= IR[21].DB_MAX_OUTPUT_PORT_TYPE
IR_output[22] <= IR[22].DB_MAX_OUTPUT_PORT_TYPE
IR_output[23] <= IR[23].DB_MAX_OUTPUT_PORT_TYPE
RA_output42[0] <= reg16NoEnable:RA.output[0]
RA_output42[1] <= reg16NoEnable:RA.output[1]
RA_output42[2] <= reg16NoEnable:RA.output[2]
RA_output42[3] <= reg16NoEnable:RA.output[3]
RA_output42[4] <= reg16NoEnable:RA.output[4]
RA_output42[5] <= reg16NoEnable:RA.output[5]
RA_output42[6] <= reg16NoEnable:RA.output[6]
RA_output42[7] <= reg16NoEnable:RA.output[7]
RA_output42[8] <= reg16NoEnable:RA.output[8]
RA_output42[9] <= reg16NoEnable:RA.output[9]
RA_output42[10] <= reg16NoEnable:RA.output[10]
RA_output42[11] <= reg16NoEnable:RA.output[11]
RA_output42[12] <= reg16NoEnable:RA.output[12]
RA_output42[13] <= reg16NoEnable:RA.output[13]
RA_output42[14] <= reg16NoEnable:RA.output[14]
RA_output42[15] <= reg16NoEnable:RA.output[15]
RA_output43[0] <= registersnewtype:inst3.DataT[0]
RA_output43[1] <= registersnewtype:inst3.DataT[1]
RA_output43[2] <= registersnewtype:inst3.DataT[2]
RA_output43[3] <= registersnewtype:inst3.DataT[3]
RA_output43[4] <= registersnewtype:inst3.DataT[4]
RA_output43[5] <= registersnewtype:inst3.DataT[5]
RA_output43[6] <= registersnewtype:inst3.DataT[6]
RA_output43[7] <= registersnewtype:inst3.DataT[7]
RA_output43[8] <= registersnewtype:inst3.DataT[8]
RA_output43[9] <= registersnewtype:inst3.DataT[9]
RA_output43[10] <= registersnewtype:inst3.DataT[10]
RA_output43[11] <= registersnewtype:inst3.DataT[11]
RA_output43[12] <= registersnewtype:inst3.DataT[12]
RA_output43[13] <= registersnewtype:inst3.DataT[13]
RA_output43[14] <= registersnewtype:inst3.DataT[14]
RA_output43[15] <= registersnewtype:inst3.DataT[15]
RB_output[0] <= reg16NoEnable:RB.output[0]
RB_output[1] <= reg16NoEnable:RB.output[1]
RB_output[2] <= reg16NoEnable:RB.output[2]
RB_output[3] <= reg16NoEnable:RB.output[3]
RB_output[4] <= reg16NoEnable:RB.output[4]
RB_output[5] <= reg16NoEnable:RB.output[5]
RB_output[6] <= reg16NoEnable:RB.output[6]
RB_output[7] <= reg16NoEnable:RB.output[7]
RB_output[8] <= reg16NoEnable:RB.output[8]
RB_output[9] <= reg16NoEnable:RB.output[9]
RB_output[10] <= reg16NoEnable:RB.output[10]
RB_output[11] <= reg16NoEnable:RB.output[11]
RB_output[12] <= reg16NoEnable:RB.output[12]
RB_output[13] <= reg16NoEnable:RB.output[13]
RB_output[14] <= reg16NoEnable:RB.output[14]
RB_output[15] <= reg16NoEnable:RB.output[15]
reg0[0] <= reg0out[0].DB_MAX_OUTPUT_PORT_TYPE
reg0[1] <= reg0out[1].DB_MAX_OUTPUT_PORT_TYPE
reg0[2] <= reg0out[2].DB_MAX_OUTPUT_PORT_TYPE
reg0[3] <= reg0out[3].DB_MAX_OUTPUT_PORT_TYPE
reg0[4] <= reg0out[4].DB_MAX_OUTPUT_PORT_TYPE
reg0[5] <= reg0out[5].DB_MAX_OUTPUT_PORT_TYPE
reg0[6] <= reg0out[6].DB_MAX_OUTPUT_PORT_TYPE
reg0[7] <= reg0out[7].DB_MAX_OUTPUT_PORT_TYPE
reg0[8] <= reg0out[8].DB_MAX_OUTPUT_PORT_TYPE
reg0[9] <= reg0out[9].DB_MAX_OUTPUT_PORT_TYPE
reg0[10] <= reg0out[10].DB_MAX_OUTPUT_PORT_TYPE
reg0[11] <= reg0out[11].DB_MAX_OUTPUT_PORT_TYPE
reg0[12] <= reg0out[12].DB_MAX_OUTPUT_PORT_TYPE
reg0[13] <= reg0out[13].DB_MAX_OUTPUT_PORT_TYPE
reg0[14] <= reg0out[14].DB_MAX_OUTPUT_PORT_TYPE
reg0[15] <= reg0out[15].DB_MAX_OUTPUT_PORT_TYPE
reg1[0] <= reg1out[0].DB_MAX_OUTPUT_PORT_TYPE
reg1[1] <= reg1out[1].DB_MAX_OUTPUT_PORT_TYPE
reg1[2] <= reg1out[2].DB_MAX_OUTPUT_PORT_TYPE
reg1[3] <= reg1out[3].DB_MAX_OUTPUT_PORT_TYPE
reg1[4] <= reg1out[4].DB_MAX_OUTPUT_PORT_TYPE
reg1[5] <= reg1out[5].DB_MAX_OUTPUT_PORT_TYPE
reg1[6] <= reg1out[6].DB_MAX_OUTPUT_PORT_TYPE
reg1[7] <= reg1out[7].DB_MAX_OUTPUT_PORT_TYPE
reg1[8] <= reg1out[8].DB_MAX_OUTPUT_PORT_TYPE
reg1[9] <= reg1out[9].DB_MAX_OUTPUT_PORT_TYPE
reg1[10] <= reg1out[10].DB_MAX_OUTPUT_PORT_TYPE
reg1[11] <= reg1out[11].DB_MAX_OUTPUT_PORT_TYPE
reg1[12] <= reg1out[12].DB_MAX_OUTPUT_PORT_TYPE
reg1[13] <= reg1out[13].DB_MAX_OUTPUT_PORT_TYPE
reg1[14] <= reg1out[14].DB_MAX_OUTPUT_PORT_TYPE
reg1[15] <= reg1out[15].DB_MAX_OUTPUT_PORT_TYPE
reg2[0] <= reg2out[0].DB_MAX_OUTPUT_PORT_TYPE
reg2[1] <= reg2out[1].DB_MAX_OUTPUT_PORT_TYPE
reg2[2] <= reg2out[2].DB_MAX_OUTPUT_PORT_TYPE
reg2[3] <= reg2out[3].DB_MAX_OUTPUT_PORT_TYPE
reg2[4] <= reg2out[4].DB_MAX_OUTPUT_PORT_TYPE
reg2[5] <= reg2out[5].DB_MAX_OUTPUT_PORT_TYPE
reg2[6] <= reg2out[6].DB_MAX_OUTPUT_PORT_TYPE
reg2[7] <= reg2out[7].DB_MAX_OUTPUT_PORT_TYPE
reg2[8] <= reg2out[8].DB_MAX_OUTPUT_PORT_TYPE
reg2[9] <= reg2out[9].DB_MAX_OUTPUT_PORT_TYPE
reg2[10] <= reg2out[10].DB_MAX_OUTPUT_PORT_TYPE
reg2[11] <= reg2out[11].DB_MAX_OUTPUT_PORT_TYPE
reg2[12] <= reg2out[12].DB_MAX_OUTPUT_PORT_TYPE
reg2[13] <= reg2out[13].DB_MAX_OUTPUT_PORT_TYPE
reg2[14] <= reg2out[14].DB_MAX_OUTPUT_PORT_TYPE
reg2[15] <= reg2out[15].DB_MAX_OUTPUT_PORT_TYPE
reg3[0] <= reg3out[0].DB_MAX_OUTPUT_PORT_TYPE
reg3[1] <= reg3out[1].DB_MAX_OUTPUT_PORT_TYPE
reg3[2] <= reg3out[2].DB_MAX_OUTPUT_PORT_TYPE
reg3[3] <= reg3out[3].DB_MAX_OUTPUT_PORT_TYPE
reg3[4] <= reg3out[4].DB_MAX_OUTPUT_PORT_TYPE
reg3[5] <= reg3out[5].DB_MAX_OUTPUT_PORT_TYPE
reg3[6] <= reg3out[6].DB_MAX_OUTPUT_PORT_TYPE
reg3[7] <= reg3out[7].DB_MAX_OUTPUT_PORT_TYPE
reg3[8] <= reg3out[8].DB_MAX_OUTPUT_PORT_TYPE
reg3[9] <= reg3out[9].DB_MAX_OUTPUT_PORT_TYPE
reg3[10] <= reg3out[10].DB_MAX_OUTPUT_PORT_TYPE
reg3[11] <= reg3out[11].DB_MAX_OUTPUT_PORT_TYPE
reg3[12] <= reg3out[12].DB_MAX_OUTPUT_PORT_TYPE
reg3[13] <= reg3out[13].DB_MAX_OUTPUT_PORT_TYPE
reg3[14] <= reg3out[14].DB_MAX_OUTPUT_PORT_TYPE
reg3[15] <= reg3out[15].DB_MAX_OUTPUT_PORT_TYPE
reg4[0] <= reg4out[0].DB_MAX_OUTPUT_PORT_TYPE
reg4[1] <= reg4out[1].DB_MAX_OUTPUT_PORT_TYPE
reg4[2] <= reg4out[2].DB_MAX_OUTPUT_PORT_TYPE
reg4[3] <= reg4out[3].DB_MAX_OUTPUT_PORT_TYPE
reg4[4] <= reg4out[4].DB_MAX_OUTPUT_PORT_TYPE
reg4[5] <= reg4out[5].DB_MAX_OUTPUT_PORT_TYPE
reg4[6] <= reg4out[6].DB_MAX_OUTPUT_PORT_TYPE
reg4[7] <= reg4out[7].DB_MAX_OUTPUT_PORT_TYPE
reg4[8] <= reg4out[8].DB_MAX_OUTPUT_PORT_TYPE
reg4[9] <= reg4out[9].DB_MAX_OUTPUT_PORT_TYPE
reg4[10] <= reg4out[10].DB_MAX_OUTPUT_PORT_TYPE
reg4[11] <= reg4out[11].DB_MAX_OUTPUT_PORT_TYPE
reg4[12] <= reg4out[12].DB_MAX_OUTPUT_PORT_TYPE
reg4[13] <= reg4out[13].DB_MAX_OUTPUT_PORT_TYPE
reg4[14] <= reg4out[14].DB_MAX_OUTPUT_PORT_TYPE
reg4[15] <= reg4out[15].DB_MAX_OUTPUT_PORT_TYPE
RM_output[0] <= reg16NoEnable:RM.output[0]
RM_output[1] <= reg16NoEnable:RM.output[1]
RM_output[2] <= reg16NoEnable:RM.output[2]
RM_output[3] <= reg16NoEnable:RM.output[3]
RM_output[4] <= reg16NoEnable:RM.output[4]
RM_output[5] <= reg16NoEnable:RM.output[5]
RM_output[6] <= reg16NoEnable:RM.output[6]
RM_output[7] <= reg16NoEnable:RM.output[7]
RM_output[8] <= reg16NoEnable:RM.output[8]
RM_output[9] <= reg16NoEnable:RM.output[9]
RM_output[10] <= reg16NoEnable:RM.output[10]
RM_output[11] <= reg16NoEnable:RM.output[11]
RM_output[12] <= reg16NoEnable:RM.output[12]
RM_output[13] <= reg16NoEnable:RM.output[13]
RM_output[14] <= reg16NoEnable:RM.output[14]
RM_output[15] <= reg16NoEnable:RM.output[15]
RY_output[0] <= reg16NoEnable:RY.output[0]
RY_output[1] <= reg16NoEnable:RY.output[1]
RY_output[2] <= reg16NoEnable:RY.output[2]
RY_output[3] <= reg16NoEnable:RY.output[3]
RY_output[4] <= reg16NoEnable:RY.output[4]
RY_output[5] <= reg16NoEnable:RY.output[5]
RY_output[6] <= reg16NoEnable:RY.output[6]
RY_output[7] <= reg16NoEnable:RY.output[7]
RY_output[8] <= reg16NoEnable:RY.output[8]
RY_output[9] <= reg16NoEnable:RY.output[9]
RY_output[10] <= reg16NoEnable:RY.output[10]
RY_output[11] <= reg16NoEnable:RY.output[11]
RY_output[12] <= reg16NoEnable:RY.output[12]
RY_output[13] <= reg16NoEnable:RY.output[13]
RY_output[14] <= reg16NoEnable:RY.output[14]
RY_output[15] <= reg16NoEnable:RY.output[15]
RZ_output[0] <= reg16NoEnable:RZ.output[0]
RZ_output[1] <= reg16NoEnable:RZ.output[1]
RZ_output[2] <= reg16NoEnable:RZ.output[2]
RZ_output[3] <= reg16NoEnable:RZ.output[3]
RZ_output[4] <= reg16NoEnable:RZ.output[4]
RZ_output[5] <= reg16NoEnable:RZ.output[5]
RZ_output[6] <= reg16NoEnable:RZ.output[6]
RZ_output[7] <= reg16NoEnable:RZ.output[7]
RZ_output[8] <= reg16NoEnable:RZ.output[8]
RZ_output[9] <= reg16NoEnable:RZ.output[9]
RZ_output[10] <= reg16NoEnable:RZ.output[10]
RZ_output[11] <= reg16NoEnable:RZ.output[11]
RZ_output[12] <= reg16NoEnable:RZ.output[12]
RZ_output[13] <= reg16NoEnable:RZ.output[13]
RZ_output[14] <= reg16NoEnable:RZ.output[14]
RZ_output[15] <= reg16NoEnable:RZ.output[15]


|ProjectMid|alu:inst
V <= inst18.DB_MAX_OUTPUT_PORT_TYPE
B_inv => inst9.IN0
B_inv => newmux:inst1.sel
A_inv => inst9.IN1
A_inv => newmux:inst8.sel
Z[0] => newmux:inst8.data0x[0]
Z[0] => not16:inst3.A[0]
Z[1] => newmux:inst8.data0x[1]
Z[1] => not16:inst3.A[1]
Z[2] => newmux:inst8.data0x[2]
Z[2] => not16:inst3.A[2]
Z[3] => newmux:inst8.data0x[3]
Z[3] => not16:inst3.A[3]
Z[4] => newmux:inst8.data0x[4]
Z[4] => not16:inst3.A[4]
Z[5] => newmux:inst8.data0x[5]
Z[5] => not16:inst3.A[5]
Z[6] => newmux:inst8.data0x[6]
Z[6] => not16:inst3.A[6]
Z[7] => newmux:inst8.data0x[7]
Z[7] => not16:inst3.A[7]
Z[8] => newmux:inst8.data0x[8]
Z[8] => not16:inst3.A[8]
Z[9] => newmux:inst8.data0x[9]
Z[9] => not16:inst3.A[9]
Z[10] => newmux:inst8.data0x[10]
Z[10] => not16:inst3.A[10]
Z[11] => newmux:inst8.data0x[11]
Z[11] => not16:inst3.A[11]
Z[12] => newmux:inst8.data0x[12]
Z[12] => not16:inst3.A[12]
Z[13] => newmux:inst8.data0x[13]
Z[13] => not16:inst3.A[13]
Z[14] => newmux:inst8.data0x[14]
Z[14] => not16:inst3.A[14]
Z[15] => newmux:inst8.data0x[15]
Z[15] => not16:inst3.A[15]
Y[0] => newmux:inst1.data0x[0]
Y[0] => not16:inst4.A[0]
Y[1] => newmux:inst1.data0x[1]
Y[1] => not16:inst4.A[1]
Y[2] => newmux:inst1.data0x[2]
Y[2] => not16:inst4.A[2]
Y[3] => newmux:inst1.data0x[3]
Y[3] => not16:inst4.A[3]
Y[4] => newmux:inst1.data0x[4]
Y[4] => not16:inst4.A[4]
Y[5] => newmux:inst1.data0x[5]
Y[5] => not16:inst4.A[5]
Y[6] => newmux:inst1.data0x[6]
Y[6] => not16:inst4.A[6]
Y[7] => newmux:inst1.data0x[7]
Y[7] => not16:inst4.A[7]
Y[8] => newmux:inst1.data0x[8]
Y[8] => not16:inst4.A[8]
Y[9] => newmux:inst1.data0x[9]
Y[9] => not16:inst4.A[9]
Y[10] => newmux:inst1.data0x[10]
Y[10] => not16:inst4.A[10]
Y[11] => newmux:inst1.data0x[11]
Y[11] => not16:inst4.A[11]
Y[12] => newmux:inst1.data0x[12]
Y[12] => not16:inst4.A[12]
Y[13] => newmux:inst1.data0x[13]
Y[13] => not16:inst4.A[13]
Y[14] => newmux:inst1.data0x[14]
Y[14] => not16:inst4.A[14]
Y[15] => newmux:inst1.data0x[15]
Y[15] => not16:inst4.A[15]
N <= S[15].DB_MAX_OUTPUT_PORT_TYPE
C <= Cout15.DB_MAX_OUTPUT_PORT_TYPE
Zero <= inst15.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[0] <= 16bitMux4to1:inst10.result[0]
ALU_out[1] <= 16bitMux4to1:inst10.result[1]
ALU_out[2] <= 16bitMux4to1:inst10.result[2]
ALU_out[3] <= 16bitMux4to1:inst10.result[3]
ALU_out[4] <= 16bitMux4to1:inst10.result[4]
ALU_out[5] <= 16bitMux4to1:inst10.result[5]
ALU_out[6] <= 16bitMux4to1:inst10.result[6]
ALU_out[7] <= 16bitMux4to1:inst10.result[7]
ALU_out[8] <= 16bitMux4to1:inst10.result[8]
ALU_out[9] <= 16bitMux4to1:inst10.result[9]
ALU_out[10] <= 16bitMux4to1:inst10.result[10]
ALU_out[11] <= 16bitMux4to1:inst10.result[11]
ALU_out[12] <= 16bitMux4to1:inst10.result[12]
ALU_out[13] <= 16bitMux4to1:inst10.result[13]
ALU_out[14] <= 16bitMux4to1:inst10.result[14]
ALU_out[15] <= 16bitMux4to1:inst10.result[15]
alu_op[0] => 16bitMux4to1:inst10.sel[0]
alu_op[1] => 16bitMux4to1:inst10.sel[1]


|ProjectMid|alu:inst|16BitFullAdder:inst
Cout15 <= Block1:inst6.Cout
Cin => 4BitFullAdder:inst.Cin
A[0] => 4BitFullAdder:inst.A[0]
A[1] => 4BitFullAdder:inst.A[1]
A[2] => 4BitFullAdder:inst.A[2]
A[3] => 4BitFullAdder:inst.A[3]
A[4] => 4BitFullAdder:inst1.A[0]
A[5] => 4BitFullAdder:inst1.A[1]
A[6] => 4BitFullAdder:inst1.A[2]
A[7] => 4BitFullAdder:inst1.A[3]
A[8] => 4BitFullAdder:inst2.A[0]
A[9] => 4BitFullAdder:inst2.A[1]
A[10] => 4BitFullAdder:inst2.A[2]
A[11] => 4BitFullAdder:inst2.A[3]
A[12] => Block1:inst3.A
A[13] => Block1:inst4.A
A[14] => Block1:inst5.A
A[15] => Block1:inst6.A
B[0] => 4BitFullAdder:inst.B[0]
B[1] => 4BitFullAdder:inst.B[1]
B[2] => 4BitFullAdder:inst.B[2]
B[3] => 4BitFullAdder:inst.B[3]
B[4] => 4BitFullAdder:inst1.B[0]
B[5] => 4BitFullAdder:inst1.B[1]
B[6] => 4BitFullAdder:inst1.B[2]
B[7] => 4BitFullAdder:inst1.B[3]
B[8] => 4BitFullAdder:inst2.B[0]
B[9] => 4BitFullAdder:inst2.B[1]
B[10] => 4BitFullAdder:inst2.B[2]
B[11] => 4BitFullAdder:inst2.B[3]
B[12] => Block1:inst3.B
B[13] => Block1:inst4.B
B[14] => Block1:inst5.B
B[15] => Block1:inst6.B
Cout14 <= Block1:inst5.Cout
S[0] <= 4BitFullAdder:inst.S[0]
S[1] <= 4BitFullAdder:inst.S[1]
S[2] <= 4BitFullAdder:inst.S[2]
S[3] <= 4BitFullAdder:inst.S[3]
S[4] <= 4BitFullAdder:inst1.S[0]
S[5] <= 4BitFullAdder:inst1.S[1]
S[6] <= 4BitFullAdder:inst1.S[2]
S[7] <= 4BitFullAdder:inst1.S[3]
S[8] <= 4BitFullAdder:inst2.S[0]
S[9] <= 4BitFullAdder:inst2.S[1]
S[10] <= 4BitFullAdder:inst2.S[2]
S[11] <= 4BitFullAdder:inst2.S[3]
S[12] <= Block1:inst3.S
S[13] <= Block1:inst4.S
S[14] <= Block1:inst5.S
S[15] <= Block1:inst6.S


|ProjectMid|alu:inst|16BitFullAdder:inst|Block1:inst6
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst.IN0
Cin => inst2.IN0
A => inst1.IN0
A => inst3.IN0
B => inst1.IN1
B => inst3.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|alu:inst|16BitFullAdder:inst|Block1:inst5
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst.IN0
Cin => inst2.IN0
A => inst1.IN0
A => inst3.IN0
B => inst1.IN1
B => inst3.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|alu:inst|16BitFullAdder:inst|Block1:inst4
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst.IN0
Cin => inst2.IN0
A => inst1.IN0
A => inst3.IN0
B => inst1.IN1
B => inst3.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|alu:inst|16BitFullAdder:inst|Block1:inst3
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst.IN0
Cin => inst2.IN0
A => inst1.IN0
A => inst3.IN0
B => inst1.IN1
B => inst3.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|alu:inst|16BitFullAdder:inst|4BitFullAdder:inst2
Cout <= Block1:inst3.Cout
Cin => Block1:inst.Cin
A[0] => Block1:inst.A
A[1] => Block1:inst1.A
A[2] => Block1:inst2.A
A[3] => Block1:inst3.A
B[0] => Block1:inst.B
B[1] => Block1:inst1.B
B[2] => Block1:inst2.B
B[3] => Block1:inst3.B
S[0] <= Block1:inst.S
S[1] <= Block1:inst1.S
S[2] <= Block1:inst2.S
S[3] <= Block1:inst3.S


|ProjectMid|alu:inst|16BitFullAdder:inst|4BitFullAdder:inst2|Block1:inst3
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst.IN0
Cin => inst2.IN0
A => inst1.IN0
A => inst3.IN0
B => inst1.IN1
B => inst3.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|alu:inst|16BitFullAdder:inst|4BitFullAdder:inst2|Block1:inst2
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst.IN0
Cin => inst2.IN0
A => inst1.IN0
A => inst3.IN0
B => inst1.IN1
B => inst3.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|alu:inst|16BitFullAdder:inst|4BitFullAdder:inst2|Block1:inst1
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst.IN0
Cin => inst2.IN0
A => inst1.IN0
A => inst3.IN0
B => inst1.IN1
B => inst3.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|alu:inst|16BitFullAdder:inst|4BitFullAdder:inst2|Block1:inst
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst.IN0
Cin => inst2.IN0
A => inst1.IN0
A => inst3.IN0
B => inst1.IN1
B => inst3.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|alu:inst|16BitFullAdder:inst|4BitFullAdder:inst1
Cout <= Block1:inst3.Cout
Cin => Block1:inst.Cin
A[0] => Block1:inst.A
A[1] => Block1:inst1.A
A[2] => Block1:inst2.A
A[3] => Block1:inst3.A
B[0] => Block1:inst.B
B[1] => Block1:inst1.B
B[2] => Block1:inst2.B
B[3] => Block1:inst3.B
S[0] <= Block1:inst.S
S[1] <= Block1:inst1.S
S[2] <= Block1:inst2.S
S[3] <= Block1:inst3.S


|ProjectMid|alu:inst|16BitFullAdder:inst|4BitFullAdder:inst1|Block1:inst3
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst.IN0
Cin => inst2.IN0
A => inst1.IN0
A => inst3.IN0
B => inst1.IN1
B => inst3.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|alu:inst|16BitFullAdder:inst|4BitFullAdder:inst1|Block1:inst2
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst.IN0
Cin => inst2.IN0
A => inst1.IN0
A => inst3.IN0
B => inst1.IN1
B => inst3.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|alu:inst|16BitFullAdder:inst|4BitFullAdder:inst1|Block1:inst1
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst.IN0
Cin => inst2.IN0
A => inst1.IN0
A => inst3.IN0
B => inst1.IN1
B => inst3.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|alu:inst|16BitFullAdder:inst|4BitFullAdder:inst1|Block1:inst
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst.IN0
Cin => inst2.IN0
A => inst1.IN0
A => inst3.IN0
B => inst1.IN1
B => inst3.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|alu:inst|16BitFullAdder:inst|4BitFullAdder:inst
Cout <= Block1:inst3.Cout
Cin => Block1:inst.Cin
A[0] => Block1:inst.A
A[1] => Block1:inst1.A
A[2] => Block1:inst2.A
A[3] => Block1:inst3.A
B[0] => Block1:inst.B
B[1] => Block1:inst1.B
B[2] => Block1:inst2.B
B[3] => Block1:inst3.B
S[0] <= Block1:inst.S
S[1] <= Block1:inst1.S
S[2] <= Block1:inst2.S
S[3] <= Block1:inst3.S


|ProjectMid|alu:inst|16BitFullAdder:inst|4BitFullAdder:inst|Block1:inst3
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst.IN0
Cin => inst2.IN0
A => inst1.IN0
A => inst3.IN0
B => inst1.IN1
B => inst3.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|alu:inst|16BitFullAdder:inst|4BitFullAdder:inst|Block1:inst2
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst.IN0
Cin => inst2.IN0
A => inst1.IN0
A => inst3.IN0
B => inst1.IN1
B => inst3.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|alu:inst|16BitFullAdder:inst|4BitFullAdder:inst|Block1:inst1
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst.IN0
Cin => inst2.IN0
A => inst1.IN0
A => inst3.IN0
B => inst1.IN1
B => inst3.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|alu:inst|16BitFullAdder:inst|4BitFullAdder:inst|Block1:inst
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst.IN0
Cin => inst2.IN0
A => inst1.IN0
A => inst3.IN0
B => inst1.IN1
B => inst3.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|alu:inst|newmux:inst8
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data0x[8] => lpm_mux:lpm_mux_component.data[0][8]
data0x[9] => lpm_mux:lpm_mux_component.data[0][9]
data0x[10] => lpm_mux:lpm_mux_component.data[0][10]
data0x[11] => lpm_mux:lpm_mux_component.data[0][11]
data0x[12] => lpm_mux:lpm_mux_component.data[0][12]
data0x[13] => lpm_mux:lpm_mux_component.data[0][13]
data0x[14] => lpm_mux:lpm_mux_component.data[0][14]
data0x[15] => lpm_mux:lpm_mux_component.data[0][15]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
data1x[8] => lpm_mux:lpm_mux_component.data[1][8]
data1x[9] => lpm_mux:lpm_mux_component.data[1][9]
data1x[10] => lpm_mux:lpm_mux_component.data[1][10]
data1x[11] => lpm_mux:lpm_mux_component.data[1][11]
data1x[12] => lpm_mux:lpm_mux_component.data[1][12]
data1x[13] => lpm_mux:lpm_mux_component.data[1][13]
data1x[14] => lpm_mux:lpm_mux_component.data[1][14]
data1x[15] => lpm_mux:lpm_mux_component.data[1][15]
sel => lpm_mux:lpm_mux_component.sel[0]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]
result[8] <= lpm_mux:lpm_mux_component.result[8]
result[9] <= lpm_mux:lpm_mux_component.result[9]
result[10] <= lpm_mux:lpm_mux_component.result[10]
result[11] <= lpm_mux:lpm_mux_component.result[11]
result[12] <= lpm_mux:lpm_mux_component.result[12]
result[13] <= lpm_mux:lpm_mux_component.result[13]
result[14] <= lpm_mux:lpm_mux_component.result[14]
result[15] <= lpm_mux:lpm_mux_component.result[15]


|ProjectMid|alu:inst|newmux:inst8|lpm_mux:lpm_mux_component
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|ProjectMid|alu:inst|newmux:inst8|lpm_mux:lpm_mux_component|mux_boc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ProjectMid|alu:inst|not16:inst3
A[0] => output[0].DATAIN
A[1] => output[1].DATAIN
A[2] => output[2].DATAIN
A[3] => output[3].DATAIN
A[4] => output[4].DATAIN
A[5] => output[5].DATAIN
A[6] => output[6].DATAIN
A[7] => output[7].DATAIN
A[8] => output[8].DATAIN
A[9] => output[9].DATAIN
A[10] => output[10].DATAIN
A[11] => output[11].DATAIN
A[12] => output[12].DATAIN
A[13] => output[13].DATAIN
A[14] => output[14].DATAIN
A[15] => output[15].DATAIN
output[0] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= A[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= A[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= A[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= A[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= A[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= A[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= A[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= A[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= A[15].DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|alu:inst|newmux:inst1
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data0x[8] => lpm_mux:lpm_mux_component.data[0][8]
data0x[9] => lpm_mux:lpm_mux_component.data[0][9]
data0x[10] => lpm_mux:lpm_mux_component.data[0][10]
data0x[11] => lpm_mux:lpm_mux_component.data[0][11]
data0x[12] => lpm_mux:lpm_mux_component.data[0][12]
data0x[13] => lpm_mux:lpm_mux_component.data[0][13]
data0x[14] => lpm_mux:lpm_mux_component.data[0][14]
data0x[15] => lpm_mux:lpm_mux_component.data[0][15]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
data1x[8] => lpm_mux:lpm_mux_component.data[1][8]
data1x[9] => lpm_mux:lpm_mux_component.data[1][9]
data1x[10] => lpm_mux:lpm_mux_component.data[1][10]
data1x[11] => lpm_mux:lpm_mux_component.data[1][11]
data1x[12] => lpm_mux:lpm_mux_component.data[1][12]
data1x[13] => lpm_mux:lpm_mux_component.data[1][13]
data1x[14] => lpm_mux:lpm_mux_component.data[1][14]
data1x[15] => lpm_mux:lpm_mux_component.data[1][15]
sel => lpm_mux:lpm_mux_component.sel[0]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]
result[8] <= lpm_mux:lpm_mux_component.result[8]
result[9] <= lpm_mux:lpm_mux_component.result[9]
result[10] <= lpm_mux:lpm_mux_component.result[10]
result[11] <= lpm_mux:lpm_mux_component.result[11]
result[12] <= lpm_mux:lpm_mux_component.result[12]
result[13] <= lpm_mux:lpm_mux_component.result[13]
result[14] <= lpm_mux:lpm_mux_component.result[14]
result[15] <= lpm_mux:lpm_mux_component.result[15]


|ProjectMid|alu:inst|newmux:inst1|lpm_mux:lpm_mux_component
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|ProjectMid|alu:inst|newmux:inst1|lpm_mux:lpm_mux_component|mux_boc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ProjectMid|alu:inst|not16:inst4
A[0] => output[0].DATAIN
A[1] => output[1].DATAIN
A[2] => output[2].DATAIN
A[3] => output[3].DATAIN
A[4] => output[4].DATAIN
A[5] => output[5].DATAIN
A[6] => output[6].DATAIN
A[7] => output[7].DATAIN
A[8] => output[8].DATAIN
A[9] => output[9].DATAIN
A[10] => output[10].DATAIN
A[11] => output[11].DATAIN
A[12] => output[12].DATAIN
A[13] => output[13].DATAIN
A[14] => output[14].DATAIN
A[15] => output[15].DATAIN
output[0] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= A[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= A[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= A[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= A[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= A[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= A[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= A[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= A[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= A[15].DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|alu:inst|16bitMux4to1:inst10
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data0x[8] => lpm_mux:lpm_mux_component.data[0][8]
data0x[9] => lpm_mux:lpm_mux_component.data[0][9]
data0x[10] => lpm_mux:lpm_mux_component.data[0][10]
data0x[11] => lpm_mux:lpm_mux_component.data[0][11]
data0x[12] => lpm_mux:lpm_mux_component.data[0][12]
data0x[13] => lpm_mux:lpm_mux_component.data[0][13]
data0x[14] => lpm_mux:lpm_mux_component.data[0][14]
data0x[15] => lpm_mux:lpm_mux_component.data[0][15]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
data1x[8] => lpm_mux:lpm_mux_component.data[1][8]
data1x[9] => lpm_mux:lpm_mux_component.data[1][9]
data1x[10] => lpm_mux:lpm_mux_component.data[1][10]
data1x[11] => lpm_mux:lpm_mux_component.data[1][11]
data1x[12] => lpm_mux:lpm_mux_component.data[1][12]
data1x[13] => lpm_mux:lpm_mux_component.data[1][13]
data1x[14] => lpm_mux:lpm_mux_component.data[1][14]
data1x[15] => lpm_mux:lpm_mux_component.data[1][15]
data2x[0] => lpm_mux:lpm_mux_component.data[2][0]
data2x[1] => lpm_mux:lpm_mux_component.data[2][1]
data2x[2] => lpm_mux:lpm_mux_component.data[2][2]
data2x[3] => lpm_mux:lpm_mux_component.data[2][3]
data2x[4] => lpm_mux:lpm_mux_component.data[2][4]
data2x[5] => lpm_mux:lpm_mux_component.data[2][5]
data2x[6] => lpm_mux:lpm_mux_component.data[2][6]
data2x[7] => lpm_mux:lpm_mux_component.data[2][7]
data2x[8] => lpm_mux:lpm_mux_component.data[2][8]
data2x[9] => lpm_mux:lpm_mux_component.data[2][9]
data2x[10] => lpm_mux:lpm_mux_component.data[2][10]
data2x[11] => lpm_mux:lpm_mux_component.data[2][11]
data2x[12] => lpm_mux:lpm_mux_component.data[2][12]
data2x[13] => lpm_mux:lpm_mux_component.data[2][13]
data2x[14] => lpm_mux:lpm_mux_component.data[2][14]
data2x[15] => lpm_mux:lpm_mux_component.data[2][15]
data3x[0] => lpm_mux:lpm_mux_component.data[3][0]
data3x[1] => lpm_mux:lpm_mux_component.data[3][1]
data3x[2] => lpm_mux:lpm_mux_component.data[3][2]
data3x[3] => lpm_mux:lpm_mux_component.data[3][3]
data3x[4] => lpm_mux:lpm_mux_component.data[3][4]
data3x[5] => lpm_mux:lpm_mux_component.data[3][5]
data3x[6] => lpm_mux:lpm_mux_component.data[3][6]
data3x[7] => lpm_mux:lpm_mux_component.data[3][7]
data3x[8] => lpm_mux:lpm_mux_component.data[3][8]
data3x[9] => lpm_mux:lpm_mux_component.data[3][9]
data3x[10] => lpm_mux:lpm_mux_component.data[3][10]
data3x[11] => lpm_mux:lpm_mux_component.data[3][11]
data3x[12] => lpm_mux:lpm_mux_component.data[3][12]
data3x[13] => lpm_mux:lpm_mux_component.data[3][13]
data3x[14] => lpm_mux:lpm_mux_component.data[3][14]
data3x[15] => lpm_mux:lpm_mux_component.data[3][15]
sel[0] => lpm_mux:lpm_mux_component.sel[0]
sel[1] => lpm_mux:lpm_mux_component.sel[1]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]
result[8] <= lpm_mux:lpm_mux_component.result[8]
result[9] <= lpm_mux:lpm_mux_component.result[9]
result[10] <= lpm_mux:lpm_mux_component.result[10]
result[11] <= lpm_mux:lpm_mux_component.result[11]
result[12] <= lpm_mux:lpm_mux_component.result[12]
result[13] <= lpm_mux:lpm_mux_component.result[13]
result[14] <= lpm_mux:lpm_mux_component.result[14]
result[15] <= lpm_mux:lpm_mux_component.result[15]


|ProjectMid|alu:inst|16bitMux4to1:inst10|lpm_mux:lpm_mux_component
data[0][0] => mux_eoc:auto_generated.data[0]
data[0][1] => mux_eoc:auto_generated.data[1]
data[0][2] => mux_eoc:auto_generated.data[2]
data[0][3] => mux_eoc:auto_generated.data[3]
data[0][4] => mux_eoc:auto_generated.data[4]
data[0][5] => mux_eoc:auto_generated.data[5]
data[0][6] => mux_eoc:auto_generated.data[6]
data[0][7] => mux_eoc:auto_generated.data[7]
data[0][8] => mux_eoc:auto_generated.data[8]
data[0][9] => mux_eoc:auto_generated.data[9]
data[0][10] => mux_eoc:auto_generated.data[10]
data[0][11] => mux_eoc:auto_generated.data[11]
data[0][12] => mux_eoc:auto_generated.data[12]
data[0][13] => mux_eoc:auto_generated.data[13]
data[0][14] => mux_eoc:auto_generated.data[14]
data[0][15] => mux_eoc:auto_generated.data[15]
data[1][0] => mux_eoc:auto_generated.data[16]
data[1][1] => mux_eoc:auto_generated.data[17]
data[1][2] => mux_eoc:auto_generated.data[18]
data[1][3] => mux_eoc:auto_generated.data[19]
data[1][4] => mux_eoc:auto_generated.data[20]
data[1][5] => mux_eoc:auto_generated.data[21]
data[1][6] => mux_eoc:auto_generated.data[22]
data[1][7] => mux_eoc:auto_generated.data[23]
data[1][8] => mux_eoc:auto_generated.data[24]
data[1][9] => mux_eoc:auto_generated.data[25]
data[1][10] => mux_eoc:auto_generated.data[26]
data[1][11] => mux_eoc:auto_generated.data[27]
data[1][12] => mux_eoc:auto_generated.data[28]
data[1][13] => mux_eoc:auto_generated.data[29]
data[1][14] => mux_eoc:auto_generated.data[30]
data[1][15] => mux_eoc:auto_generated.data[31]
data[2][0] => mux_eoc:auto_generated.data[32]
data[2][1] => mux_eoc:auto_generated.data[33]
data[2][2] => mux_eoc:auto_generated.data[34]
data[2][3] => mux_eoc:auto_generated.data[35]
data[2][4] => mux_eoc:auto_generated.data[36]
data[2][5] => mux_eoc:auto_generated.data[37]
data[2][6] => mux_eoc:auto_generated.data[38]
data[2][7] => mux_eoc:auto_generated.data[39]
data[2][8] => mux_eoc:auto_generated.data[40]
data[2][9] => mux_eoc:auto_generated.data[41]
data[2][10] => mux_eoc:auto_generated.data[42]
data[2][11] => mux_eoc:auto_generated.data[43]
data[2][12] => mux_eoc:auto_generated.data[44]
data[2][13] => mux_eoc:auto_generated.data[45]
data[2][14] => mux_eoc:auto_generated.data[46]
data[2][15] => mux_eoc:auto_generated.data[47]
data[3][0] => mux_eoc:auto_generated.data[48]
data[3][1] => mux_eoc:auto_generated.data[49]
data[3][2] => mux_eoc:auto_generated.data[50]
data[3][3] => mux_eoc:auto_generated.data[51]
data[3][4] => mux_eoc:auto_generated.data[52]
data[3][5] => mux_eoc:auto_generated.data[53]
data[3][6] => mux_eoc:auto_generated.data[54]
data[3][7] => mux_eoc:auto_generated.data[55]
data[3][8] => mux_eoc:auto_generated.data[56]
data[3][9] => mux_eoc:auto_generated.data[57]
data[3][10] => mux_eoc:auto_generated.data[58]
data[3][11] => mux_eoc:auto_generated.data[59]
data[3][12] => mux_eoc:auto_generated.data[60]
data[3][13] => mux_eoc:auto_generated.data[61]
data[3][14] => mux_eoc:auto_generated.data[62]
data[3][15] => mux_eoc:auto_generated.data[63]
sel[0] => mux_eoc:auto_generated.sel[0]
sel[1] => mux_eoc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_eoc:auto_generated.result[0]
result[1] <= mux_eoc:auto_generated.result[1]
result[2] <= mux_eoc:auto_generated.result[2]
result[3] <= mux_eoc:auto_generated.result[3]
result[4] <= mux_eoc:auto_generated.result[4]
result[5] <= mux_eoc:auto_generated.result[5]
result[6] <= mux_eoc:auto_generated.result[6]
result[7] <= mux_eoc:auto_generated.result[7]
result[8] <= mux_eoc:auto_generated.result[8]
result[9] <= mux_eoc:auto_generated.result[9]
result[10] <= mux_eoc:auto_generated.result[10]
result[11] <= mux_eoc:auto_generated.result[11]
result[12] <= mux_eoc:auto_generated.result[12]
result[13] <= mux_eoc:auto_generated.result[13]
result[14] <= mux_eoc:auto_generated.result[14]
result[15] <= mux_eoc:auto_generated.result[15]


|ProjectMid|alu:inst|16bitMux4to1:inst10|lpm_mux:lpm_mux_component|mux_eoc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ProjectMid|alu:inst|and16:inst14
A[0] => output.IN0
A[1] => output.IN0
A[2] => output.IN0
A[3] => output.IN0
A[4] => output.IN0
A[5] => output.IN0
A[6] => output.IN0
A[7] => output.IN0
A[8] => output.IN0
A[9] => output.IN0
A[10] => output.IN0
A[11] => output.IN0
A[12] => output.IN0
A[13] => output.IN0
A[14] => output.IN0
A[15] => output.IN0
B[0] => output.IN1
B[1] => output.IN1
B[2] => output.IN1
B[3] => output.IN1
B[4] => output.IN1
B[5] => output.IN1
B[6] => output.IN1
B[7] => output.IN1
B[8] => output.IN1
B[9] => output.IN1
B[10] => output.IN1
B[11] => output.IN1
B[12] => output.IN1
B[13] => output.IN1
B[14] => output.IN1
B[15] => output.IN1
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|alu:inst|or16:inst12
A[0] => output.IN0
A[1] => output.IN0
A[2] => output.IN0
A[3] => output.IN0
A[4] => output.IN0
A[5] => output.IN0
A[6] => output.IN0
A[7] => output.IN0
A[8] => output.IN0
A[9] => output.IN0
A[10] => output.IN0
A[11] => output.IN0
A[12] => output.IN0
A[13] => output.IN0
A[14] => output.IN0
A[15] => output.IN0
B[0] => output.IN1
B[1] => output.IN1
B[2] => output.IN1
B[3] => output.IN1
B[4] => output.IN1
B[5] => output.IN1
B[6] => output.IN1
B[7] => output.IN1
B[8] => output.IN1
B[9] => output.IN1
B[10] => output.IN1
B[11] => output.IN1
B[12] => output.IN1
B[13] => output.IN1
B[14] => output.IN1
B[15] => output.IN1
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|alu:inst|xor16:inst13
A[0] => output.IN0
A[1] => output.IN0
A[2] => output.IN0
A[3] => output.IN0
A[4] => output.IN0
A[5] => output.IN0
A[6] => output.IN0
A[7] => output.IN0
A[8] => output.IN0
A[9] => output.IN0
A[10] => output.IN0
A[11] => output.IN0
A[12] => output.IN0
A[13] => output.IN0
A[14] => output.IN0
A[15] => output.IN0
B[0] => output.IN1
B[1] => output.IN1
B[2] => output.IN1
B[3] => output.IN1
B[4] => output.IN1
B[5] => output.IN1
B[6] => output.IN1
B[7] => output.IN1
B[8] => output.IN1
B[9] => output.IN1
B[10] => output.IN1
B[11] => output.IN1
B[12] => output.IN1
B[13] => output.IN1
B[14] => output.IN1
B[15] => output.IN1
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|controlUnit:inst2
opCode[0] => Equal5.IN1
opCode[0] => Equal13.IN1
opCode[1] => Equal5.IN0
opCode[1] => Equal13.IN0
opCode[2] => Equal4.IN1
opCode[3] => Equal4.IN0
cond[0] => ~NO_FANOUT~
cond[1] => ~NO_FANOUT~
cond[2] => ~NO_FANOUT~
cond[3] => ~NO_FANOUT~
opx[0] => Equal6.IN2
opx[0] => Equal7.IN2
opx[0] => Equal8.IN1
opx[0] => Equal9.IN2
opx[0] => Equal10.IN1
opx[1] => Equal6.IN1
opx[1] => Equal7.IN1
opx[1] => Equal8.IN2
opx[1] => Equal9.IN1
opx[1] => Equal10.IN0
opx[2] => Equal6.IN0
opx[2] => Equal7.IN0
opx[2] => Equal8.IN0
opx[2] => Equal9.IN0
opx[2] => Equal10.IN2
n => ~NO_FANOUT~
b => ~NO_FANOUT~
c => ~NO_FANOUT~
z => ~NO_FANOUT~
mfc => process_0.IN1
mfc => pc_enable.DATAB
clock => inc_select~reg0.CLK
clock => pc_enable~reg0.CLK
clock => pc_select~reg0.CLK
clock => mem_write~reg0.CLK
clock => mem_read~reg0.CLK
clock => ma_select~reg0.CLK
clock => ir_enable~reg0.CLK
clock => extend[0]~reg0.CLK
clock => extend[1]~reg0.CLK
clock => b_inv~reg0.CLK
clock => a_inv~reg0.CLK
clock => b_select~reg0.CLK
clock => rf_write~reg0.CLK
clock => y_select[0]~reg0.CLK
clock => y_select[1]~reg0.CLK
clock => c_select[0]~reg0.CLK
clock => c_select[1]~reg0.CLK
clock => alu_op[0]~reg0.CLK
clock => alu_op[1]~reg0.CLK
clock => wmfc.CLK
clock => stage[0].CLK
clock => stage[1].CLK
clock => stage[2].CLK
clock => stage[3].CLK
clock => stage[4].CLK
clock => stage[5].CLK
clock => stage[6].CLK
clock => stage[7].CLK
clock => stage[8].CLK
clock => stage[9].CLK
clock => stage[10].CLK
clock => stage[11].CLK
clock => stage[12].CLK
clock => stage[13].CLK
clock => stage[14].CLK
clock => stage[15].CLK
clock => stage[16].CLK
clock => stage[17].CLK
clock => stage[18].CLK
clock => stage[19].CLK
clock => stage[20].CLK
clock => stage[21].CLK
clock => stage[22].CLK
clock => stage[23].CLK
clock => stage[24].CLK
clock => stage[25].CLK
clock => stage[26].CLK
clock => stage[27].CLK
clock => stage[28].CLK
clock => stage[29].CLK
clock => stage[30].CLK
clock => stage[31].CLK
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
alu_op[0] <= alu_op[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_op[1] <= alu_op[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_select[0] <= c_select[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_select[1] <= c_select[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_select[0] <= y_select[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_select[1] <= y_select[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_write <= rf_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_select <= b_select~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_inv <= a_inv~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_inv <= b_inv~reg0.DB_MAX_OUTPUT_PORT_TYPE
extend[0] <= extend[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
extend[1] <= extend[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_enable <= ir_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
ma_select <= ma_select~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read <= mem_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write <= mem_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_select <= pc_select~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_enable <= pc_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
inc_select <= inc_select~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|Reg4:PS_the_gate
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|anotherconstant1:inst22
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]


|ProjectMid|anotherconstant1:inst22|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>


|ProjectMid|Reg24:Instruction_Register
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
data[16] => output[16]~reg0.DATAIN
data[17] => output[17]~reg0.DATAIN
data[18] => output[18]~reg0.DATAIN
data[19] => output[19]~reg0.DATAIN
data[20] => output[20]~reg0.DATAIN
data[21] => output[21]~reg0.DATAIN
data[22] => output[22]~reg0.DATAIN
data[23] => output[23]~reg0.DATAIN
enable => output[23]~reg0.ENA
enable => output[22]~reg0.ENA
enable => output[21]~reg0.ENA
enable => output[20]~reg0.ENA
enable => output[19]~reg0.ENA
enable => output[18]~reg0.ENA
enable => output[17]~reg0.ENA
enable => output[16]~reg0.ENA
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
reset => output[16]~reg0.ACLR
reset => output[17]~reg0.ACLR
reset => output[18]~reg0.ACLR
reset => output[19]~reg0.ACLR
reset => output[20]~reg0.ACLR
reset => output[21]~reg0.ACLR
reset => output[22]~reg0.ACLR
reset => output[23]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
Clock => output[16]~reg0.CLK
Clock => output[17]~reg0.CLK
Clock => output[18]~reg0.CLK
Clock => output[19]~reg0.CLK
Clock => output[20]~reg0.CLK
Clock => output[21]~reg0.CLK
Clock => output[22]~reg0.CLK
Clock => output[23]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|2to1_16mux:MUXB
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data0x[8] => lpm_mux:lpm_mux_component.data[0][8]
data0x[9] => lpm_mux:lpm_mux_component.data[0][9]
data0x[10] => lpm_mux:lpm_mux_component.data[0][10]
data0x[11] => lpm_mux:lpm_mux_component.data[0][11]
data0x[12] => lpm_mux:lpm_mux_component.data[0][12]
data0x[13] => lpm_mux:lpm_mux_component.data[0][13]
data0x[14] => lpm_mux:lpm_mux_component.data[0][14]
data0x[15] => lpm_mux:lpm_mux_component.data[0][15]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
data1x[8] => lpm_mux:lpm_mux_component.data[1][8]
data1x[9] => lpm_mux:lpm_mux_component.data[1][9]
data1x[10] => lpm_mux:lpm_mux_component.data[1][10]
data1x[11] => lpm_mux:lpm_mux_component.data[1][11]
data1x[12] => lpm_mux:lpm_mux_component.data[1][12]
data1x[13] => lpm_mux:lpm_mux_component.data[1][13]
data1x[14] => lpm_mux:lpm_mux_component.data[1][14]
data1x[15] => lpm_mux:lpm_mux_component.data[1][15]
sel => lpm_mux:lpm_mux_component.sel[0]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]
result[8] <= lpm_mux:lpm_mux_component.result[8]
result[9] <= lpm_mux:lpm_mux_component.result[9]
result[10] <= lpm_mux:lpm_mux_component.result[10]
result[11] <= lpm_mux:lpm_mux_component.result[11]
result[12] <= lpm_mux:lpm_mux_component.result[12]
result[13] <= lpm_mux:lpm_mux_component.result[13]
result[14] <= lpm_mux:lpm_mux_component.result[14]
result[15] <= lpm_mux:lpm_mux_component.result[15]


|ProjectMid|2to1_16mux:MUXB|lpm_mux:lpm_mux_component
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|ProjectMid|2to1_16mux:MUXB|lpm_mux:lpm_mux_component|mux_boc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ProjectMid|reg16NoEnable:RB
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|registersnewtype:inst3
0out[0] <= 0[0].DB_MAX_OUTPUT_PORT_TYPE
0out[1] <= 0[1].DB_MAX_OUTPUT_PORT_TYPE
0out[2] <= 0[2].DB_MAX_OUTPUT_PORT_TYPE
0out[3] <= 0[3].DB_MAX_OUTPUT_PORT_TYPE
0out[4] <= 0[4].DB_MAX_OUTPUT_PORT_TYPE
0out[5] <= 0[5].DB_MAX_OUTPUT_PORT_TYPE
0out[6] <= 0[6].DB_MAX_OUTPUT_PORT_TYPE
0out[7] <= 0[7].DB_MAX_OUTPUT_PORT_TYPE
0out[8] <= 0[8].DB_MAX_OUTPUT_PORT_TYPE
0out[9] <= 0[9].DB_MAX_OUTPUT_PORT_TYPE
0out[10] <= 0[10].DB_MAX_OUTPUT_PORT_TYPE
0out[11] <= 0[11].DB_MAX_OUTPUT_PORT_TYPE
0out[12] <= 0[12].DB_MAX_OUTPUT_PORT_TYPE
0out[13] <= 0[13].DB_MAX_OUTPUT_PORT_TYPE
0out[14] <= 0[14].DB_MAX_OUTPUT_PORT_TYPE
0out[15] <= 0[15].DB_MAX_OUTPUT_PORT_TYPE
DataS[0] <= mux16:inst1.f[0]
DataS[1] <= mux16:inst1.f[1]
DataS[2] <= mux16:inst1.f[2]
DataS[3] <= mux16:inst1.f[3]
DataS[4] <= mux16:inst1.f[4]
DataS[5] <= mux16:inst1.f[5]
DataS[6] <= mux16:inst1.f[6]
DataS[7] <= mux16:inst1.f[7]
DataS[8] <= mux16:inst1.f[8]
DataS[9] <= mux16:inst1.f[9]
DataS[10] <= mux16:inst1.f[10]
DataS[11] <= mux16:inst1.f[11]
DataS[12] <= mux16:inst1.f[12]
DataS[13] <= mux16:inst1.f[13]
DataS[14] <= mux16:inst1.f[14]
DataS[15] <= mux16:inst1.f[15]
regD[0] => decoder16:inst.Sel[0]
regD[1] => decoder16:inst.Sel[1]
regD[2] => decoder16:inst.Sel[2]
regD[3] => decoder16:inst.Sel[3]
WE => inst33.IN1
WE => inst32.IN1
WE => inst31.IN1
WE => inst30.IN1
WE => inst29.IN1
WE => inst28.IN1
WE => inst27.IN1
WE => inst26.IN1
WE => inst25.IN1
WE => inst24.IN1
WE => inst23.IN1
WE => inst22.IN1
WE => inst21.IN1
WE => inst40.IN1
WE => inst19.IN1
Reset => Reg16:inst4.reset
Reset => Reg16:inst5.reset
Reset => Reg16:inst6.reset
Reset => Reg16:inst7.reset
Reset => Reg16:inst8.reset
Reset => Reg16:inst9.reset
Reset => Reg16:inst10.reset
Reset => Reg16:inst11.reset
Reset => Reg16:inst12.reset
Reset => Reg16:inst13.reset
Reset => Reg16:inst14.reset
Reset => Reg16:inst15.reset
Reset => Reg16:inst16.reset
Reset => Reg16:inst17.reset
Reset => Reg16:inst18.reset
Clock => Reg16:inst4.Clock
Clock => Reg16:inst5.Clock
Clock => Reg16:inst6.Clock
Clock => Reg16:inst7.Clock
Clock => Reg16:inst8.Clock
Clock => Reg16:inst9.Clock
Clock => Reg16:inst10.Clock
Clock => Reg16:inst11.Clock
Clock => Reg16:inst12.Clock
Clock => Reg16:inst13.Clock
Clock => Reg16:inst14.Clock
Clock => Reg16:inst15.Clock
Clock => Reg16:inst16.Clock
Clock => Reg16:inst17.Clock
Clock => Reg16:inst18.Clock
DataD[0] => Reg16:inst4.data[0]
DataD[0] => Reg16:inst5.data[0]
DataD[0] => Reg16:inst6.data[0]
DataD[0] => Reg16:inst7.data[0]
DataD[0] => Reg16:inst8.data[0]
DataD[0] => Reg16:inst9.data[0]
DataD[0] => Reg16:inst10.data[0]
DataD[0] => Reg16:inst11.data[0]
DataD[0] => Reg16:inst12.data[0]
DataD[0] => Reg16:inst13.data[0]
DataD[0] => Reg16:inst14.data[0]
DataD[0] => Reg16:inst15.data[0]
DataD[0] => Reg16:inst16.data[0]
DataD[0] => Reg16:inst17.data[0]
DataD[0] => Reg16:inst18.data[0]
DataD[1] => Reg16:inst4.data[1]
DataD[1] => Reg16:inst5.data[1]
DataD[1] => Reg16:inst6.data[1]
DataD[1] => Reg16:inst7.data[1]
DataD[1] => Reg16:inst8.data[1]
DataD[1] => Reg16:inst9.data[1]
DataD[1] => Reg16:inst10.data[1]
DataD[1] => Reg16:inst11.data[1]
DataD[1] => Reg16:inst12.data[1]
DataD[1] => Reg16:inst13.data[1]
DataD[1] => Reg16:inst14.data[1]
DataD[1] => Reg16:inst15.data[1]
DataD[1] => Reg16:inst16.data[1]
DataD[1] => Reg16:inst17.data[1]
DataD[1] => Reg16:inst18.data[1]
DataD[2] => Reg16:inst4.data[2]
DataD[2] => Reg16:inst5.data[2]
DataD[2] => Reg16:inst6.data[2]
DataD[2] => Reg16:inst7.data[2]
DataD[2] => Reg16:inst8.data[2]
DataD[2] => Reg16:inst9.data[2]
DataD[2] => Reg16:inst10.data[2]
DataD[2] => Reg16:inst11.data[2]
DataD[2] => Reg16:inst12.data[2]
DataD[2] => Reg16:inst13.data[2]
DataD[2] => Reg16:inst14.data[2]
DataD[2] => Reg16:inst15.data[2]
DataD[2] => Reg16:inst16.data[2]
DataD[2] => Reg16:inst17.data[2]
DataD[2] => Reg16:inst18.data[2]
DataD[3] => Reg16:inst4.data[3]
DataD[3] => Reg16:inst5.data[3]
DataD[3] => Reg16:inst6.data[3]
DataD[3] => Reg16:inst7.data[3]
DataD[3] => Reg16:inst8.data[3]
DataD[3] => Reg16:inst9.data[3]
DataD[3] => Reg16:inst10.data[3]
DataD[3] => Reg16:inst11.data[3]
DataD[3] => Reg16:inst12.data[3]
DataD[3] => Reg16:inst13.data[3]
DataD[3] => Reg16:inst14.data[3]
DataD[3] => Reg16:inst15.data[3]
DataD[3] => Reg16:inst16.data[3]
DataD[3] => Reg16:inst17.data[3]
DataD[3] => Reg16:inst18.data[3]
DataD[4] => Reg16:inst4.data[4]
DataD[4] => Reg16:inst5.data[4]
DataD[4] => Reg16:inst6.data[4]
DataD[4] => Reg16:inst7.data[4]
DataD[4] => Reg16:inst8.data[4]
DataD[4] => Reg16:inst9.data[4]
DataD[4] => Reg16:inst10.data[4]
DataD[4] => Reg16:inst11.data[4]
DataD[4] => Reg16:inst12.data[4]
DataD[4] => Reg16:inst13.data[4]
DataD[4] => Reg16:inst14.data[4]
DataD[4] => Reg16:inst15.data[4]
DataD[4] => Reg16:inst16.data[4]
DataD[4] => Reg16:inst17.data[4]
DataD[4] => Reg16:inst18.data[4]
DataD[5] => Reg16:inst4.data[5]
DataD[5] => Reg16:inst5.data[5]
DataD[5] => Reg16:inst6.data[5]
DataD[5] => Reg16:inst7.data[5]
DataD[5] => Reg16:inst8.data[5]
DataD[5] => Reg16:inst9.data[5]
DataD[5] => Reg16:inst10.data[5]
DataD[5] => Reg16:inst11.data[5]
DataD[5] => Reg16:inst12.data[5]
DataD[5] => Reg16:inst13.data[5]
DataD[5] => Reg16:inst14.data[5]
DataD[5] => Reg16:inst15.data[5]
DataD[5] => Reg16:inst16.data[5]
DataD[5] => Reg16:inst17.data[5]
DataD[5] => Reg16:inst18.data[5]
DataD[6] => Reg16:inst4.data[6]
DataD[6] => Reg16:inst5.data[6]
DataD[6] => Reg16:inst6.data[6]
DataD[6] => Reg16:inst7.data[6]
DataD[6] => Reg16:inst8.data[6]
DataD[6] => Reg16:inst9.data[6]
DataD[6] => Reg16:inst10.data[6]
DataD[6] => Reg16:inst11.data[6]
DataD[6] => Reg16:inst12.data[6]
DataD[6] => Reg16:inst13.data[6]
DataD[6] => Reg16:inst14.data[6]
DataD[6] => Reg16:inst15.data[6]
DataD[6] => Reg16:inst16.data[6]
DataD[6] => Reg16:inst17.data[6]
DataD[6] => Reg16:inst18.data[6]
DataD[7] => Reg16:inst4.data[7]
DataD[7] => Reg16:inst5.data[7]
DataD[7] => Reg16:inst6.data[7]
DataD[7] => Reg16:inst7.data[7]
DataD[7] => Reg16:inst8.data[7]
DataD[7] => Reg16:inst9.data[7]
DataD[7] => Reg16:inst10.data[7]
DataD[7] => Reg16:inst11.data[7]
DataD[7] => Reg16:inst12.data[7]
DataD[7] => Reg16:inst13.data[7]
DataD[7] => Reg16:inst14.data[7]
DataD[7] => Reg16:inst15.data[7]
DataD[7] => Reg16:inst16.data[7]
DataD[7] => Reg16:inst17.data[7]
DataD[7] => Reg16:inst18.data[7]
DataD[8] => Reg16:inst4.data[8]
DataD[8] => Reg16:inst5.data[8]
DataD[8] => Reg16:inst6.data[8]
DataD[8] => Reg16:inst7.data[8]
DataD[8] => Reg16:inst8.data[8]
DataD[8] => Reg16:inst9.data[8]
DataD[8] => Reg16:inst10.data[8]
DataD[8] => Reg16:inst11.data[8]
DataD[8] => Reg16:inst12.data[8]
DataD[8] => Reg16:inst13.data[8]
DataD[8] => Reg16:inst14.data[8]
DataD[8] => Reg16:inst15.data[8]
DataD[8] => Reg16:inst16.data[8]
DataD[8] => Reg16:inst17.data[8]
DataD[8] => Reg16:inst18.data[8]
DataD[9] => Reg16:inst4.data[9]
DataD[9] => Reg16:inst5.data[9]
DataD[9] => Reg16:inst6.data[9]
DataD[9] => Reg16:inst7.data[9]
DataD[9] => Reg16:inst8.data[9]
DataD[9] => Reg16:inst9.data[9]
DataD[9] => Reg16:inst10.data[9]
DataD[9] => Reg16:inst11.data[9]
DataD[9] => Reg16:inst12.data[9]
DataD[9] => Reg16:inst13.data[9]
DataD[9] => Reg16:inst14.data[9]
DataD[9] => Reg16:inst15.data[9]
DataD[9] => Reg16:inst16.data[9]
DataD[9] => Reg16:inst17.data[9]
DataD[9] => Reg16:inst18.data[9]
DataD[10] => Reg16:inst4.data[10]
DataD[10] => Reg16:inst5.data[10]
DataD[10] => Reg16:inst6.data[10]
DataD[10] => Reg16:inst7.data[10]
DataD[10] => Reg16:inst8.data[10]
DataD[10] => Reg16:inst9.data[10]
DataD[10] => Reg16:inst10.data[10]
DataD[10] => Reg16:inst11.data[10]
DataD[10] => Reg16:inst12.data[10]
DataD[10] => Reg16:inst13.data[10]
DataD[10] => Reg16:inst14.data[10]
DataD[10] => Reg16:inst15.data[10]
DataD[10] => Reg16:inst16.data[10]
DataD[10] => Reg16:inst17.data[10]
DataD[10] => Reg16:inst18.data[10]
DataD[11] => Reg16:inst4.data[11]
DataD[11] => Reg16:inst5.data[11]
DataD[11] => Reg16:inst6.data[11]
DataD[11] => Reg16:inst7.data[11]
DataD[11] => Reg16:inst8.data[11]
DataD[11] => Reg16:inst9.data[11]
DataD[11] => Reg16:inst10.data[11]
DataD[11] => Reg16:inst11.data[11]
DataD[11] => Reg16:inst12.data[11]
DataD[11] => Reg16:inst13.data[11]
DataD[11] => Reg16:inst14.data[11]
DataD[11] => Reg16:inst15.data[11]
DataD[11] => Reg16:inst16.data[11]
DataD[11] => Reg16:inst17.data[11]
DataD[11] => Reg16:inst18.data[11]
DataD[12] => Reg16:inst4.data[12]
DataD[12] => Reg16:inst5.data[12]
DataD[12] => Reg16:inst6.data[12]
DataD[12] => Reg16:inst7.data[12]
DataD[12] => Reg16:inst8.data[12]
DataD[12] => Reg16:inst9.data[12]
DataD[12] => Reg16:inst10.data[12]
DataD[12] => Reg16:inst11.data[12]
DataD[12] => Reg16:inst12.data[12]
DataD[12] => Reg16:inst13.data[12]
DataD[12] => Reg16:inst14.data[12]
DataD[12] => Reg16:inst15.data[12]
DataD[12] => Reg16:inst16.data[12]
DataD[12] => Reg16:inst17.data[12]
DataD[12] => Reg16:inst18.data[12]
DataD[13] => Reg16:inst4.data[13]
DataD[13] => Reg16:inst5.data[13]
DataD[13] => Reg16:inst6.data[13]
DataD[13] => Reg16:inst7.data[13]
DataD[13] => Reg16:inst8.data[13]
DataD[13] => Reg16:inst9.data[13]
DataD[13] => Reg16:inst10.data[13]
DataD[13] => Reg16:inst11.data[13]
DataD[13] => Reg16:inst12.data[13]
DataD[13] => Reg16:inst13.data[13]
DataD[13] => Reg16:inst14.data[13]
DataD[13] => Reg16:inst15.data[13]
DataD[13] => Reg16:inst16.data[13]
DataD[13] => Reg16:inst17.data[13]
DataD[13] => Reg16:inst18.data[13]
DataD[14] => Reg16:inst4.data[14]
DataD[14] => Reg16:inst5.data[14]
DataD[14] => Reg16:inst6.data[14]
DataD[14] => Reg16:inst7.data[14]
DataD[14] => Reg16:inst8.data[14]
DataD[14] => Reg16:inst9.data[14]
DataD[14] => Reg16:inst10.data[14]
DataD[14] => Reg16:inst11.data[14]
DataD[14] => Reg16:inst12.data[14]
DataD[14] => Reg16:inst13.data[14]
DataD[14] => Reg16:inst14.data[14]
DataD[14] => Reg16:inst15.data[14]
DataD[14] => Reg16:inst16.data[14]
DataD[14] => Reg16:inst17.data[14]
DataD[14] => Reg16:inst18.data[14]
DataD[15] => Reg16:inst4.data[15]
DataD[15] => Reg16:inst5.data[15]
DataD[15] => Reg16:inst6.data[15]
DataD[15] => Reg16:inst7.data[15]
DataD[15] => Reg16:inst8.data[15]
DataD[15] => Reg16:inst9.data[15]
DataD[15] => Reg16:inst10.data[15]
DataD[15] => Reg16:inst11.data[15]
DataD[15] => Reg16:inst12.data[15]
DataD[15] => Reg16:inst13.data[15]
DataD[15] => Reg16:inst14.data[15]
DataD[15] => Reg16:inst15.data[15]
DataD[15] => Reg16:inst16.data[15]
DataD[15] => Reg16:inst17.data[15]
DataD[15] => Reg16:inst18.data[15]
regS[0] => mux16:inst1.sel[0]
regS[1] => mux16:inst1.sel[1]
regS[2] => mux16:inst1.sel[2]
regS[3] => mux16:inst1.sel[3]
DataT[0] <= mux16:inst2.f[0]
DataT[1] <= mux16:inst2.f[1]
DataT[2] <= mux16:inst2.f[2]
DataT[3] <= mux16:inst2.f[3]
DataT[4] <= mux16:inst2.f[4]
DataT[5] <= mux16:inst2.f[5]
DataT[6] <= mux16:inst2.f[6]
DataT[7] <= mux16:inst2.f[7]
DataT[8] <= mux16:inst2.f[8]
DataT[9] <= mux16:inst2.f[9]
DataT[10] <= mux16:inst2.f[10]
DataT[11] <= mux16:inst2.f[11]
DataT[12] <= mux16:inst2.f[12]
DataT[13] <= mux16:inst2.f[13]
DataT[14] <= mux16:inst2.f[14]
DataT[15] <= mux16:inst2.f[15]
regT[0] => mux16:inst2.sel[0]
regT[1] => mux16:inst2.sel[1]
regT[2] => mux16:inst2.sel[2]
regT[3] => mux16:inst2.sel[3]
Q1out[0] <= Q1[0].DB_MAX_OUTPUT_PORT_TYPE
Q1out[1] <= Q1[1].DB_MAX_OUTPUT_PORT_TYPE
Q1out[2] <= Q1[2].DB_MAX_OUTPUT_PORT_TYPE
Q1out[3] <= Q1[3].DB_MAX_OUTPUT_PORT_TYPE
Q1out[4] <= Q1[4].DB_MAX_OUTPUT_PORT_TYPE
Q1out[5] <= Q1[5].DB_MAX_OUTPUT_PORT_TYPE
Q1out[6] <= Q1[6].DB_MAX_OUTPUT_PORT_TYPE
Q1out[7] <= Q1[7].DB_MAX_OUTPUT_PORT_TYPE
Q1out[8] <= Q1[8].DB_MAX_OUTPUT_PORT_TYPE
Q1out[9] <= Q1[9].DB_MAX_OUTPUT_PORT_TYPE
Q1out[10] <= Q1[10].DB_MAX_OUTPUT_PORT_TYPE
Q1out[11] <= Q1[11].DB_MAX_OUTPUT_PORT_TYPE
Q1out[12] <= Q1[12].DB_MAX_OUTPUT_PORT_TYPE
Q1out[13] <= Q1[13].DB_MAX_OUTPUT_PORT_TYPE
Q1out[14] <= Q1[14].DB_MAX_OUTPUT_PORT_TYPE
Q1out[15] <= Q1[15].DB_MAX_OUTPUT_PORT_TYPE
Q2out[0] <= Q2[0].DB_MAX_OUTPUT_PORT_TYPE
Q2out[1] <= Q2[1].DB_MAX_OUTPUT_PORT_TYPE
Q2out[2] <= Q2[2].DB_MAX_OUTPUT_PORT_TYPE
Q2out[3] <= Q2[3].DB_MAX_OUTPUT_PORT_TYPE
Q2out[4] <= Q2[4].DB_MAX_OUTPUT_PORT_TYPE
Q2out[5] <= Q2[5].DB_MAX_OUTPUT_PORT_TYPE
Q2out[6] <= Q2[6].DB_MAX_OUTPUT_PORT_TYPE
Q2out[7] <= Q2[7].DB_MAX_OUTPUT_PORT_TYPE
Q2out[8] <= Q2[8].DB_MAX_OUTPUT_PORT_TYPE
Q2out[9] <= Q2[9].DB_MAX_OUTPUT_PORT_TYPE
Q2out[10] <= Q2[10].DB_MAX_OUTPUT_PORT_TYPE
Q2out[11] <= Q2[11].DB_MAX_OUTPUT_PORT_TYPE
Q2out[12] <= Q2[12].DB_MAX_OUTPUT_PORT_TYPE
Q2out[13] <= Q2[13].DB_MAX_OUTPUT_PORT_TYPE
Q2out[14] <= Q2[14].DB_MAX_OUTPUT_PORT_TYPE
Q2out[15] <= Q2[15].DB_MAX_OUTPUT_PORT_TYPE
Q3out[0] <= Q3[0].DB_MAX_OUTPUT_PORT_TYPE
Q3out[1] <= Q3[1].DB_MAX_OUTPUT_PORT_TYPE
Q3out[2] <= Q3[2].DB_MAX_OUTPUT_PORT_TYPE
Q3out[3] <= Q3[3].DB_MAX_OUTPUT_PORT_TYPE
Q3out[4] <= Q3[4].DB_MAX_OUTPUT_PORT_TYPE
Q3out[5] <= Q3[5].DB_MAX_OUTPUT_PORT_TYPE
Q3out[6] <= Q3[6].DB_MAX_OUTPUT_PORT_TYPE
Q3out[7] <= Q3[7].DB_MAX_OUTPUT_PORT_TYPE
Q3out[8] <= Q3[8].DB_MAX_OUTPUT_PORT_TYPE
Q3out[9] <= Q3[9].DB_MAX_OUTPUT_PORT_TYPE
Q3out[10] <= Q3[10].DB_MAX_OUTPUT_PORT_TYPE
Q3out[11] <= Q3[11].DB_MAX_OUTPUT_PORT_TYPE
Q3out[12] <= Q3[12].DB_MAX_OUTPUT_PORT_TYPE
Q3out[13] <= Q3[13].DB_MAX_OUTPUT_PORT_TYPE
Q3out[14] <= Q3[14].DB_MAX_OUTPUT_PORT_TYPE
Q3out[15] <= Q3[15].DB_MAX_OUTPUT_PORT_TYPE
Q4out[0] <= Q4[0].DB_MAX_OUTPUT_PORT_TYPE
Q4out[1] <= Q4[1].DB_MAX_OUTPUT_PORT_TYPE
Q4out[2] <= Q4[2].DB_MAX_OUTPUT_PORT_TYPE
Q4out[3] <= Q4[3].DB_MAX_OUTPUT_PORT_TYPE
Q4out[4] <= Q4[4].DB_MAX_OUTPUT_PORT_TYPE
Q4out[5] <= Q4[5].DB_MAX_OUTPUT_PORT_TYPE
Q4out[6] <= Q4[6].DB_MAX_OUTPUT_PORT_TYPE
Q4out[7] <= Q4[7].DB_MAX_OUTPUT_PORT_TYPE
Q4out[8] <= Q4[8].DB_MAX_OUTPUT_PORT_TYPE
Q4out[9] <= Q4[9].DB_MAX_OUTPUT_PORT_TYPE
Q4out[10] <= Q4[10].DB_MAX_OUTPUT_PORT_TYPE
Q4out[11] <= Q4[11].DB_MAX_OUTPUT_PORT_TYPE
Q4out[12] <= Q4[12].DB_MAX_OUTPUT_PORT_TYPE
Q4out[13] <= Q4[13].DB_MAX_OUTPUT_PORT_TYPE
Q4out[14] <= Q4[14].DB_MAX_OUTPUT_PORT_TYPE
Q4out[15] <= Q4[15].DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|registersnewtype:inst3|const1:ONE
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]
result[5] <= lpm_constant:lpm_constant_component.result[5]
result[6] <= lpm_constant:lpm_constant_component.result[6]
result[7] <= lpm_constant:lpm_constant_component.result[7]
result[8] <= lpm_constant:lpm_constant_component.result[8]
result[9] <= lpm_constant:lpm_constant_component.result[9]
result[10] <= lpm_constant:lpm_constant_component.result[10]
result[11] <= lpm_constant:lpm_constant_component.result[11]
result[12] <= lpm_constant:lpm_constant_component.result[12]
result[13] <= lpm_constant:lpm_constant_component.result[13]
result[14] <= lpm_constant:lpm_constant_component.result[14]
result[15] <= lpm_constant:lpm_constant_component.result[15]


|ProjectMid|registersnewtype:inst3|const1:ONE|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>


|ProjectMid|registersnewtype:inst3|mux16:inst1
d0[0] => Mux15.IN0
d0[1] => Mux14.IN0
d0[2] => Mux13.IN0
d0[3] => Mux12.IN0
d0[4] => Mux11.IN0
d0[5] => Mux10.IN0
d0[6] => Mux9.IN0
d0[7] => Mux8.IN0
d0[8] => Mux7.IN0
d0[9] => Mux6.IN0
d0[10] => Mux5.IN0
d0[11] => Mux4.IN0
d0[12] => Mux3.IN0
d0[13] => Mux2.IN0
d0[14] => Mux1.IN0
d0[15] => Mux0.IN0
d1[0] => Mux15.IN1
d1[1] => Mux14.IN1
d1[2] => Mux13.IN1
d1[3] => Mux12.IN1
d1[4] => Mux11.IN1
d1[5] => Mux10.IN1
d1[6] => Mux9.IN1
d1[7] => Mux8.IN1
d1[8] => Mux7.IN1
d1[9] => Mux6.IN1
d1[10] => Mux5.IN1
d1[11] => Mux4.IN1
d1[12] => Mux3.IN1
d1[13] => Mux2.IN1
d1[14] => Mux1.IN1
d1[15] => Mux0.IN1
d2[0] => Mux15.IN2
d2[1] => Mux14.IN2
d2[2] => Mux13.IN2
d2[3] => Mux12.IN2
d2[4] => Mux11.IN2
d2[5] => Mux10.IN2
d2[6] => Mux9.IN2
d2[7] => Mux8.IN2
d2[8] => Mux7.IN2
d2[9] => Mux6.IN2
d2[10] => Mux5.IN2
d2[11] => Mux4.IN2
d2[12] => Mux3.IN2
d2[13] => Mux2.IN2
d2[14] => Mux1.IN2
d2[15] => Mux0.IN2
d3[0] => Mux15.IN3
d3[1] => Mux14.IN3
d3[2] => Mux13.IN3
d3[3] => Mux12.IN3
d3[4] => Mux11.IN3
d3[5] => Mux10.IN3
d3[6] => Mux9.IN3
d3[7] => Mux8.IN3
d3[8] => Mux7.IN3
d3[9] => Mux6.IN3
d3[10] => Mux5.IN3
d3[11] => Mux4.IN3
d3[12] => Mux3.IN3
d3[13] => Mux2.IN3
d3[14] => Mux1.IN3
d3[15] => Mux0.IN3
d4[0] => Mux15.IN4
d4[1] => Mux14.IN4
d4[2] => Mux13.IN4
d4[3] => Mux12.IN4
d4[4] => Mux11.IN4
d4[5] => Mux10.IN4
d4[6] => Mux9.IN4
d4[7] => Mux8.IN4
d4[8] => Mux7.IN4
d4[9] => Mux6.IN4
d4[10] => Mux5.IN4
d4[11] => Mux4.IN4
d4[12] => Mux3.IN4
d4[13] => Mux2.IN4
d4[14] => Mux1.IN4
d4[15] => Mux0.IN4
d5[0] => Mux15.IN5
d5[1] => Mux14.IN5
d5[2] => Mux13.IN5
d5[3] => Mux12.IN5
d5[4] => Mux11.IN5
d5[5] => Mux10.IN5
d5[6] => Mux9.IN5
d5[7] => Mux8.IN5
d5[8] => Mux7.IN5
d5[9] => Mux6.IN5
d5[10] => Mux5.IN5
d5[11] => Mux4.IN5
d5[12] => Mux3.IN5
d5[13] => Mux2.IN5
d5[14] => Mux1.IN5
d5[15] => Mux0.IN5
d6[0] => Mux15.IN6
d6[1] => Mux14.IN6
d6[2] => Mux13.IN6
d6[3] => Mux12.IN6
d6[4] => Mux11.IN6
d6[5] => Mux10.IN6
d6[6] => Mux9.IN6
d6[7] => Mux8.IN6
d6[8] => Mux7.IN6
d6[9] => Mux6.IN6
d6[10] => Mux5.IN6
d6[11] => Mux4.IN6
d6[12] => Mux3.IN6
d6[13] => Mux2.IN6
d6[14] => Mux1.IN6
d6[15] => Mux0.IN6
d7[0] => Mux15.IN7
d7[1] => Mux14.IN7
d7[2] => Mux13.IN7
d7[3] => Mux12.IN7
d7[4] => Mux11.IN7
d7[5] => Mux10.IN7
d7[6] => Mux9.IN7
d7[7] => Mux8.IN7
d7[8] => Mux7.IN7
d7[9] => Mux6.IN7
d7[10] => Mux5.IN7
d7[11] => Mux4.IN7
d7[12] => Mux3.IN7
d7[13] => Mux2.IN7
d7[14] => Mux1.IN7
d7[15] => Mux0.IN7
d8[0] => Mux15.IN8
d8[1] => Mux14.IN8
d8[2] => Mux13.IN8
d8[3] => Mux12.IN8
d8[4] => Mux11.IN8
d8[5] => Mux10.IN8
d8[6] => Mux9.IN8
d8[7] => Mux8.IN8
d8[8] => Mux7.IN8
d8[9] => Mux6.IN8
d8[10] => Mux5.IN8
d8[11] => Mux4.IN8
d8[12] => Mux3.IN8
d8[13] => Mux2.IN8
d8[14] => Mux1.IN8
d8[15] => Mux0.IN8
d9[0] => Mux15.IN9
d9[1] => Mux14.IN9
d9[2] => Mux13.IN9
d9[3] => Mux12.IN9
d9[4] => Mux11.IN9
d9[5] => Mux10.IN9
d9[6] => Mux9.IN9
d9[7] => Mux8.IN9
d9[8] => Mux7.IN9
d9[9] => Mux6.IN9
d9[10] => Mux5.IN9
d9[11] => Mux4.IN9
d9[12] => Mux3.IN9
d9[13] => Mux2.IN9
d9[14] => Mux1.IN9
d9[15] => Mux0.IN9
dA[0] => Mux15.IN10
dA[1] => Mux14.IN10
dA[2] => Mux13.IN10
dA[3] => Mux12.IN10
dA[4] => Mux11.IN10
dA[5] => Mux10.IN10
dA[6] => Mux9.IN10
dA[7] => Mux8.IN10
dA[8] => Mux7.IN10
dA[9] => Mux6.IN10
dA[10] => Mux5.IN10
dA[11] => Mux4.IN10
dA[12] => Mux3.IN10
dA[13] => Mux2.IN10
dA[14] => Mux1.IN10
dA[15] => Mux0.IN10
dB[0] => Mux15.IN11
dB[1] => Mux14.IN11
dB[2] => Mux13.IN11
dB[3] => Mux12.IN11
dB[4] => Mux11.IN11
dB[5] => Mux10.IN11
dB[6] => Mux9.IN11
dB[7] => Mux8.IN11
dB[8] => Mux7.IN11
dB[9] => Mux6.IN11
dB[10] => Mux5.IN11
dB[11] => Mux4.IN11
dB[12] => Mux3.IN11
dB[13] => Mux2.IN11
dB[14] => Mux1.IN11
dB[15] => Mux0.IN11
dC[0] => Mux15.IN12
dC[1] => Mux14.IN12
dC[2] => Mux13.IN12
dC[3] => Mux12.IN12
dC[4] => Mux11.IN12
dC[5] => Mux10.IN12
dC[6] => Mux9.IN12
dC[7] => Mux8.IN12
dC[8] => Mux7.IN12
dC[9] => Mux6.IN12
dC[10] => Mux5.IN12
dC[11] => Mux4.IN12
dC[12] => Mux3.IN12
dC[13] => Mux2.IN12
dC[14] => Mux1.IN12
dC[15] => Mux0.IN12
dD[0] => Mux15.IN13
dD[1] => Mux14.IN13
dD[2] => Mux13.IN13
dD[3] => Mux12.IN13
dD[4] => Mux11.IN13
dD[5] => Mux10.IN13
dD[6] => Mux9.IN13
dD[7] => Mux8.IN13
dD[8] => Mux7.IN13
dD[9] => Mux6.IN13
dD[10] => Mux5.IN13
dD[11] => Mux4.IN13
dD[12] => Mux3.IN13
dD[13] => Mux2.IN13
dD[14] => Mux1.IN13
dD[15] => Mux0.IN13
dE[0] => Mux15.IN14
dE[1] => Mux14.IN14
dE[2] => Mux13.IN14
dE[3] => Mux12.IN14
dE[4] => Mux11.IN14
dE[5] => Mux10.IN14
dE[6] => Mux9.IN14
dE[7] => Mux8.IN14
dE[8] => Mux7.IN14
dE[9] => Mux6.IN14
dE[10] => Mux5.IN14
dE[11] => Mux4.IN14
dE[12] => Mux3.IN14
dE[13] => Mux2.IN14
dE[14] => Mux1.IN14
dE[15] => Mux0.IN14
dF[0] => Mux15.IN15
dF[1] => Mux14.IN15
dF[2] => Mux13.IN15
dF[3] => Mux12.IN15
dF[4] => Mux11.IN15
dF[5] => Mux10.IN15
dF[6] => Mux9.IN15
dF[7] => Mux8.IN15
dF[8] => Mux7.IN15
dF[9] => Mux6.IN15
dF[10] => Mux5.IN15
dF[11] => Mux4.IN15
dF[12] => Mux3.IN15
dF[13] => Mux2.IN15
dF[14] => Mux1.IN15
dF[15] => Mux0.IN15
sel[0] => Mux0.IN19
sel[0] => Mux1.IN19
sel[0] => Mux2.IN19
sel[0] => Mux3.IN19
sel[0] => Mux4.IN19
sel[0] => Mux5.IN19
sel[0] => Mux6.IN19
sel[0] => Mux7.IN19
sel[0] => Mux8.IN19
sel[0] => Mux9.IN19
sel[0] => Mux10.IN19
sel[0] => Mux11.IN19
sel[0] => Mux12.IN19
sel[0] => Mux13.IN19
sel[0] => Mux14.IN19
sel[0] => Mux15.IN19
sel[1] => Mux0.IN18
sel[1] => Mux1.IN18
sel[1] => Mux2.IN18
sel[1] => Mux3.IN18
sel[1] => Mux4.IN18
sel[1] => Mux5.IN18
sel[1] => Mux6.IN18
sel[1] => Mux7.IN18
sel[1] => Mux8.IN18
sel[1] => Mux9.IN18
sel[1] => Mux10.IN18
sel[1] => Mux11.IN18
sel[1] => Mux12.IN18
sel[1] => Mux13.IN18
sel[1] => Mux14.IN18
sel[1] => Mux15.IN18
sel[2] => Mux0.IN17
sel[2] => Mux1.IN17
sel[2] => Mux2.IN17
sel[2] => Mux3.IN17
sel[2] => Mux4.IN17
sel[2] => Mux5.IN17
sel[2] => Mux6.IN17
sel[2] => Mux7.IN17
sel[2] => Mux8.IN17
sel[2] => Mux9.IN17
sel[2] => Mux10.IN17
sel[2] => Mux11.IN17
sel[2] => Mux12.IN17
sel[2] => Mux13.IN17
sel[2] => Mux14.IN17
sel[2] => Mux15.IN17
sel[3] => Mux0.IN16
sel[3] => Mux1.IN16
sel[3] => Mux2.IN16
sel[3] => Mux3.IN16
sel[3] => Mux4.IN16
sel[3] => Mux5.IN16
sel[3] => Mux6.IN16
sel[3] => Mux7.IN16
sel[3] => Mux8.IN16
sel[3] => Mux9.IN16
sel[3] => Mux10.IN16
sel[3] => Mux11.IN16
sel[3] => Mux12.IN16
sel[3] => Mux13.IN16
sel[3] => Mux14.IN16
sel[3] => Mux15.IN16
f[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|registersnewtype:inst3|Reg16:inst4
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|registersnewtype:inst3|decoder16:inst
Sel[0] => Mux0.IN19
Sel[0] => Mux1.IN19
Sel[0] => Mux2.IN19
Sel[0] => Mux3.IN19
Sel[0] => Mux4.IN19
Sel[0] => Mux5.IN19
Sel[0] => Mux6.IN19
Sel[0] => Mux7.IN19
Sel[0] => Mux8.IN19
Sel[0] => Mux9.IN19
Sel[0] => Mux10.IN19
Sel[0] => Mux11.IN19
Sel[0] => Mux12.IN19
Sel[0] => Mux13.IN19
Sel[0] => Mux14.IN19
Sel[0] => Mux15.IN19
Sel[1] => Mux0.IN18
Sel[1] => Mux1.IN18
Sel[1] => Mux2.IN18
Sel[1] => Mux3.IN18
Sel[1] => Mux4.IN18
Sel[1] => Mux5.IN18
Sel[1] => Mux6.IN18
Sel[1] => Mux7.IN18
Sel[1] => Mux8.IN18
Sel[1] => Mux9.IN18
Sel[1] => Mux10.IN18
Sel[1] => Mux11.IN18
Sel[1] => Mux12.IN18
Sel[1] => Mux13.IN18
Sel[1] => Mux14.IN18
Sel[1] => Mux15.IN18
Sel[2] => Mux0.IN17
Sel[2] => Mux1.IN17
Sel[2] => Mux2.IN17
Sel[2] => Mux3.IN17
Sel[2] => Mux4.IN17
Sel[2] => Mux5.IN17
Sel[2] => Mux6.IN17
Sel[2] => Mux7.IN17
Sel[2] => Mux8.IN17
Sel[2] => Mux9.IN17
Sel[2] => Mux10.IN17
Sel[2] => Mux11.IN17
Sel[2] => Mux12.IN17
Sel[2] => Mux13.IN17
Sel[2] => Mux14.IN17
Sel[2] => Mux15.IN17
Sel[3] => Mux0.IN16
Sel[3] => Mux1.IN16
Sel[3] => Mux2.IN16
Sel[3] => Mux3.IN16
Sel[3] => Mux4.IN16
Sel[3] => Mux5.IN16
Sel[3] => Mux6.IN16
Sel[3] => Mux7.IN16
Sel[3] => Mux8.IN16
Sel[3] => Mux9.IN16
Sel[3] => Mux10.IN16
Sel[3] => Mux11.IN16
Sel[3] => Mux12.IN16
Sel[3] => Mux13.IN16
Sel[3] => Mux14.IN16
Sel[3] => Mux15.IN16
Output[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|registersnewtype:inst3|Reg16:inst5
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|registersnewtype:inst3|Reg16:inst6
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|registersnewtype:inst3|Reg16:inst7
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|registersnewtype:inst3|Reg16:inst8
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|registersnewtype:inst3|Reg16:inst9
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|registersnewtype:inst3|Reg16:inst10
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|registersnewtype:inst3|Reg16:inst11
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|registersnewtype:inst3|Reg16:inst12
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|registersnewtype:inst3|Reg16:inst13
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|registersnewtype:inst3|Reg16:inst14
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|registersnewtype:inst3|Reg16:inst15
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|registersnewtype:inst3|Reg16:inst16
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|registersnewtype:inst3|Reg16:inst17
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|registersnewtype:inst3|Reg16:inst18
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|registersnewtype:inst3|mux16:inst2
d0[0] => Mux15.IN0
d0[1] => Mux14.IN0
d0[2] => Mux13.IN0
d0[3] => Mux12.IN0
d0[4] => Mux11.IN0
d0[5] => Mux10.IN0
d0[6] => Mux9.IN0
d0[7] => Mux8.IN0
d0[8] => Mux7.IN0
d0[9] => Mux6.IN0
d0[10] => Mux5.IN0
d0[11] => Mux4.IN0
d0[12] => Mux3.IN0
d0[13] => Mux2.IN0
d0[14] => Mux1.IN0
d0[15] => Mux0.IN0
d1[0] => Mux15.IN1
d1[1] => Mux14.IN1
d1[2] => Mux13.IN1
d1[3] => Mux12.IN1
d1[4] => Mux11.IN1
d1[5] => Mux10.IN1
d1[6] => Mux9.IN1
d1[7] => Mux8.IN1
d1[8] => Mux7.IN1
d1[9] => Mux6.IN1
d1[10] => Mux5.IN1
d1[11] => Mux4.IN1
d1[12] => Mux3.IN1
d1[13] => Mux2.IN1
d1[14] => Mux1.IN1
d1[15] => Mux0.IN1
d2[0] => Mux15.IN2
d2[1] => Mux14.IN2
d2[2] => Mux13.IN2
d2[3] => Mux12.IN2
d2[4] => Mux11.IN2
d2[5] => Mux10.IN2
d2[6] => Mux9.IN2
d2[7] => Mux8.IN2
d2[8] => Mux7.IN2
d2[9] => Mux6.IN2
d2[10] => Mux5.IN2
d2[11] => Mux4.IN2
d2[12] => Mux3.IN2
d2[13] => Mux2.IN2
d2[14] => Mux1.IN2
d2[15] => Mux0.IN2
d3[0] => Mux15.IN3
d3[1] => Mux14.IN3
d3[2] => Mux13.IN3
d3[3] => Mux12.IN3
d3[4] => Mux11.IN3
d3[5] => Mux10.IN3
d3[6] => Mux9.IN3
d3[7] => Mux8.IN3
d3[8] => Mux7.IN3
d3[9] => Mux6.IN3
d3[10] => Mux5.IN3
d3[11] => Mux4.IN3
d3[12] => Mux3.IN3
d3[13] => Mux2.IN3
d3[14] => Mux1.IN3
d3[15] => Mux0.IN3
d4[0] => Mux15.IN4
d4[1] => Mux14.IN4
d4[2] => Mux13.IN4
d4[3] => Mux12.IN4
d4[4] => Mux11.IN4
d4[5] => Mux10.IN4
d4[6] => Mux9.IN4
d4[7] => Mux8.IN4
d4[8] => Mux7.IN4
d4[9] => Mux6.IN4
d4[10] => Mux5.IN4
d4[11] => Mux4.IN4
d4[12] => Mux3.IN4
d4[13] => Mux2.IN4
d4[14] => Mux1.IN4
d4[15] => Mux0.IN4
d5[0] => Mux15.IN5
d5[1] => Mux14.IN5
d5[2] => Mux13.IN5
d5[3] => Mux12.IN5
d5[4] => Mux11.IN5
d5[5] => Mux10.IN5
d5[6] => Mux9.IN5
d5[7] => Mux8.IN5
d5[8] => Mux7.IN5
d5[9] => Mux6.IN5
d5[10] => Mux5.IN5
d5[11] => Mux4.IN5
d5[12] => Mux3.IN5
d5[13] => Mux2.IN5
d5[14] => Mux1.IN5
d5[15] => Mux0.IN5
d6[0] => Mux15.IN6
d6[1] => Mux14.IN6
d6[2] => Mux13.IN6
d6[3] => Mux12.IN6
d6[4] => Mux11.IN6
d6[5] => Mux10.IN6
d6[6] => Mux9.IN6
d6[7] => Mux8.IN6
d6[8] => Mux7.IN6
d6[9] => Mux6.IN6
d6[10] => Mux5.IN6
d6[11] => Mux4.IN6
d6[12] => Mux3.IN6
d6[13] => Mux2.IN6
d6[14] => Mux1.IN6
d6[15] => Mux0.IN6
d7[0] => Mux15.IN7
d7[1] => Mux14.IN7
d7[2] => Mux13.IN7
d7[3] => Mux12.IN7
d7[4] => Mux11.IN7
d7[5] => Mux10.IN7
d7[6] => Mux9.IN7
d7[7] => Mux8.IN7
d7[8] => Mux7.IN7
d7[9] => Mux6.IN7
d7[10] => Mux5.IN7
d7[11] => Mux4.IN7
d7[12] => Mux3.IN7
d7[13] => Mux2.IN7
d7[14] => Mux1.IN7
d7[15] => Mux0.IN7
d8[0] => Mux15.IN8
d8[1] => Mux14.IN8
d8[2] => Mux13.IN8
d8[3] => Mux12.IN8
d8[4] => Mux11.IN8
d8[5] => Mux10.IN8
d8[6] => Mux9.IN8
d8[7] => Mux8.IN8
d8[8] => Mux7.IN8
d8[9] => Mux6.IN8
d8[10] => Mux5.IN8
d8[11] => Mux4.IN8
d8[12] => Mux3.IN8
d8[13] => Mux2.IN8
d8[14] => Mux1.IN8
d8[15] => Mux0.IN8
d9[0] => Mux15.IN9
d9[1] => Mux14.IN9
d9[2] => Mux13.IN9
d9[3] => Mux12.IN9
d9[4] => Mux11.IN9
d9[5] => Mux10.IN9
d9[6] => Mux9.IN9
d9[7] => Mux8.IN9
d9[8] => Mux7.IN9
d9[9] => Mux6.IN9
d9[10] => Mux5.IN9
d9[11] => Mux4.IN9
d9[12] => Mux3.IN9
d9[13] => Mux2.IN9
d9[14] => Mux1.IN9
d9[15] => Mux0.IN9
dA[0] => Mux15.IN10
dA[1] => Mux14.IN10
dA[2] => Mux13.IN10
dA[3] => Mux12.IN10
dA[4] => Mux11.IN10
dA[5] => Mux10.IN10
dA[6] => Mux9.IN10
dA[7] => Mux8.IN10
dA[8] => Mux7.IN10
dA[9] => Mux6.IN10
dA[10] => Mux5.IN10
dA[11] => Mux4.IN10
dA[12] => Mux3.IN10
dA[13] => Mux2.IN10
dA[14] => Mux1.IN10
dA[15] => Mux0.IN10
dB[0] => Mux15.IN11
dB[1] => Mux14.IN11
dB[2] => Mux13.IN11
dB[3] => Mux12.IN11
dB[4] => Mux11.IN11
dB[5] => Mux10.IN11
dB[6] => Mux9.IN11
dB[7] => Mux8.IN11
dB[8] => Mux7.IN11
dB[9] => Mux6.IN11
dB[10] => Mux5.IN11
dB[11] => Mux4.IN11
dB[12] => Mux3.IN11
dB[13] => Mux2.IN11
dB[14] => Mux1.IN11
dB[15] => Mux0.IN11
dC[0] => Mux15.IN12
dC[1] => Mux14.IN12
dC[2] => Mux13.IN12
dC[3] => Mux12.IN12
dC[4] => Mux11.IN12
dC[5] => Mux10.IN12
dC[6] => Mux9.IN12
dC[7] => Mux8.IN12
dC[8] => Mux7.IN12
dC[9] => Mux6.IN12
dC[10] => Mux5.IN12
dC[11] => Mux4.IN12
dC[12] => Mux3.IN12
dC[13] => Mux2.IN12
dC[14] => Mux1.IN12
dC[15] => Mux0.IN12
dD[0] => Mux15.IN13
dD[1] => Mux14.IN13
dD[2] => Mux13.IN13
dD[3] => Mux12.IN13
dD[4] => Mux11.IN13
dD[5] => Mux10.IN13
dD[6] => Mux9.IN13
dD[7] => Mux8.IN13
dD[8] => Mux7.IN13
dD[9] => Mux6.IN13
dD[10] => Mux5.IN13
dD[11] => Mux4.IN13
dD[12] => Mux3.IN13
dD[13] => Mux2.IN13
dD[14] => Mux1.IN13
dD[15] => Mux0.IN13
dE[0] => Mux15.IN14
dE[1] => Mux14.IN14
dE[2] => Mux13.IN14
dE[3] => Mux12.IN14
dE[4] => Mux11.IN14
dE[5] => Mux10.IN14
dE[6] => Mux9.IN14
dE[7] => Mux8.IN14
dE[8] => Mux7.IN14
dE[9] => Mux6.IN14
dE[10] => Mux5.IN14
dE[11] => Mux4.IN14
dE[12] => Mux3.IN14
dE[13] => Mux2.IN14
dE[14] => Mux1.IN14
dE[15] => Mux0.IN14
dF[0] => Mux15.IN15
dF[1] => Mux14.IN15
dF[2] => Mux13.IN15
dF[3] => Mux12.IN15
dF[4] => Mux11.IN15
dF[5] => Mux10.IN15
dF[6] => Mux9.IN15
dF[7] => Mux8.IN15
dF[8] => Mux7.IN15
dF[9] => Mux6.IN15
dF[10] => Mux5.IN15
dF[11] => Mux4.IN15
dF[12] => Mux3.IN15
dF[13] => Mux2.IN15
dF[14] => Mux1.IN15
dF[15] => Mux0.IN15
sel[0] => Mux0.IN19
sel[0] => Mux1.IN19
sel[0] => Mux2.IN19
sel[0] => Mux3.IN19
sel[0] => Mux4.IN19
sel[0] => Mux5.IN19
sel[0] => Mux6.IN19
sel[0] => Mux7.IN19
sel[0] => Mux8.IN19
sel[0] => Mux9.IN19
sel[0] => Mux10.IN19
sel[0] => Mux11.IN19
sel[0] => Mux12.IN19
sel[0] => Mux13.IN19
sel[0] => Mux14.IN19
sel[0] => Mux15.IN19
sel[1] => Mux0.IN18
sel[1] => Mux1.IN18
sel[1] => Mux2.IN18
sel[1] => Mux3.IN18
sel[1] => Mux4.IN18
sel[1] => Mux5.IN18
sel[1] => Mux6.IN18
sel[1] => Mux7.IN18
sel[1] => Mux8.IN18
sel[1] => Mux9.IN18
sel[1] => Mux10.IN18
sel[1] => Mux11.IN18
sel[1] => Mux12.IN18
sel[1] => Mux13.IN18
sel[1] => Mux14.IN18
sel[1] => Mux15.IN18
sel[2] => Mux0.IN17
sel[2] => Mux1.IN17
sel[2] => Mux2.IN17
sel[2] => Mux3.IN17
sel[2] => Mux4.IN17
sel[2] => Mux5.IN17
sel[2] => Mux6.IN17
sel[2] => Mux7.IN17
sel[2] => Mux8.IN17
sel[2] => Mux9.IN17
sel[2] => Mux10.IN17
sel[2] => Mux11.IN17
sel[2] => Mux12.IN17
sel[2] => Mux13.IN17
sel[2] => Mux14.IN17
sel[2] => Mux15.IN17
sel[3] => Mux0.IN16
sel[3] => Mux1.IN16
sel[3] => Mux2.IN16
sel[3] => Mux3.IN16
sel[3] => Mux4.IN16
sel[3] => Mux5.IN16
sel[3] => Mux6.IN16
sel[3] => Mux7.IN16
sel[3] => Mux8.IN16
sel[3] => Mux9.IN16
sel[3] => Mux10.IN16
sel[3] => Mux11.IN16
sel[3] => Mux12.IN16
sel[3] => Mux13.IN16
sel[3] => Mux14.IN16
sel[3] => Mux15.IN16
f[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|registersnewtype:inst3|ConstantZero:inst43
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]
result[5] <= lpm_constant:lpm_constant_component.result[5]
result[6] <= lpm_constant:lpm_constant_component.result[6]
result[7] <= lpm_constant:lpm_constant_component.result[7]
result[8] <= lpm_constant:lpm_constant_component.result[8]
result[9] <= lpm_constant:lpm_constant_component.result[9]
result[10] <= lpm_constant:lpm_constant_component.result[10]
result[11] <= lpm_constant:lpm_constant_component.result[11]
result[12] <= lpm_constant:lpm_constant_component.result[12]
result[13] <= lpm_constant:lpm_constant_component.result[13]
result[14] <= lpm_constant:lpm_constant_component.result[14]
result[15] <= lpm_constant:lpm_constant_component.result[15]


|ProjectMid|registersnewtype:inst3|ConstantZero:inst43|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>


|ProjectMid|reg16NoEnable:RY
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|3to1_16mux:MUXY
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data0x[8] => lpm_mux:lpm_mux_component.data[0][8]
data0x[9] => lpm_mux:lpm_mux_component.data[0][9]
data0x[10] => lpm_mux:lpm_mux_component.data[0][10]
data0x[11] => lpm_mux:lpm_mux_component.data[0][11]
data0x[12] => lpm_mux:lpm_mux_component.data[0][12]
data0x[13] => lpm_mux:lpm_mux_component.data[0][13]
data0x[14] => lpm_mux:lpm_mux_component.data[0][14]
data0x[15] => lpm_mux:lpm_mux_component.data[0][15]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
data1x[8] => lpm_mux:lpm_mux_component.data[1][8]
data1x[9] => lpm_mux:lpm_mux_component.data[1][9]
data1x[10] => lpm_mux:lpm_mux_component.data[1][10]
data1x[11] => lpm_mux:lpm_mux_component.data[1][11]
data1x[12] => lpm_mux:lpm_mux_component.data[1][12]
data1x[13] => lpm_mux:lpm_mux_component.data[1][13]
data1x[14] => lpm_mux:lpm_mux_component.data[1][14]
data1x[15] => lpm_mux:lpm_mux_component.data[1][15]
data2x[0] => lpm_mux:lpm_mux_component.data[2][0]
data2x[1] => lpm_mux:lpm_mux_component.data[2][1]
data2x[2] => lpm_mux:lpm_mux_component.data[2][2]
data2x[3] => lpm_mux:lpm_mux_component.data[2][3]
data2x[4] => lpm_mux:lpm_mux_component.data[2][4]
data2x[5] => lpm_mux:lpm_mux_component.data[2][5]
data2x[6] => lpm_mux:lpm_mux_component.data[2][6]
data2x[7] => lpm_mux:lpm_mux_component.data[2][7]
data2x[8] => lpm_mux:lpm_mux_component.data[2][8]
data2x[9] => lpm_mux:lpm_mux_component.data[2][9]
data2x[10] => lpm_mux:lpm_mux_component.data[2][10]
data2x[11] => lpm_mux:lpm_mux_component.data[2][11]
data2x[12] => lpm_mux:lpm_mux_component.data[2][12]
data2x[13] => lpm_mux:lpm_mux_component.data[2][13]
data2x[14] => lpm_mux:lpm_mux_component.data[2][14]
data2x[15] => lpm_mux:lpm_mux_component.data[2][15]
sel[0] => lpm_mux:lpm_mux_component.sel[0]
sel[1] => lpm_mux:lpm_mux_component.sel[1]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]
result[8] <= lpm_mux:lpm_mux_component.result[8]
result[9] <= lpm_mux:lpm_mux_component.result[9]
result[10] <= lpm_mux:lpm_mux_component.result[10]
result[11] <= lpm_mux:lpm_mux_component.result[11]
result[12] <= lpm_mux:lpm_mux_component.result[12]
result[13] <= lpm_mux:lpm_mux_component.result[13]
result[14] <= lpm_mux:lpm_mux_component.result[14]
result[15] <= lpm_mux:lpm_mux_component.result[15]


|ProjectMid|3to1_16mux:MUXY|lpm_mux:lpm_mux_component
data[0][0] => mux_doc:auto_generated.data[0]
data[0][1] => mux_doc:auto_generated.data[1]
data[0][2] => mux_doc:auto_generated.data[2]
data[0][3] => mux_doc:auto_generated.data[3]
data[0][4] => mux_doc:auto_generated.data[4]
data[0][5] => mux_doc:auto_generated.data[5]
data[0][6] => mux_doc:auto_generated.data[6]
data[0][7] => mux_doc:auto_generated.data[7]
data[0][8] => mux_doc:auto_generated.data[8]
data[0][9] => mux_doc:auto_generated.data[9]
data[0][10] => mux_doc:auto_generated.data[10]
data[0][11] => mux_doc:auto_generated.data[11]
data[0][12] => mux_doc:auto_generated.data[12]
data[0][13] => mux_doc:auto_generated.data[13]
data[0][14] => mux_doc:auto_generated.data[14]
data[0][15] => mux_doc:auto_generated.data[15]
data[1][0] => mux_doc:auto_generated.data[16]
data[1][1] => mux_doc:auto_generated.data[17]
data[1][2] => mux_doc:auto_generated.data[18]
data[1][3] => mux_doc:auto_generated.data[19]
data[1][4] => mux_doc:auto_generated.data[20]
data[1][5] => mux_doc:auto_generated.data[21]
data[1][6] => mux_doc:auto_generated.data[22]
data[1][7] => mux_doc:auto_generated.data[23]
data[1][8] => mux_doc:auto_generated.data[24]
data[1][9] => mux_doc:auto_generated.data[25]
data[1][10] => mux_doc:auto_generated.data[26]
data[1][11] => mux_doc:auto_generated.data[27]
data[1][12] => mux_doc:auto_generated.data[28]
data[1][13] => mux_doc:auto_generated.data[29]
data[1][14] => mux_doc:auto_generated.data[30]
data[1][15] => mux_doc:auto_generated.data[31]
data[2][0] => mux_doc:auto_generated.data[32]
data[2][1] => mux_doc:auto_generated.data[33]
data[2][2] => mux_doc:auto_generated.data[34]
data[2][3] => mux_doc:auto_generated.data[35]
data[2][4] => mux_doc:auto_generated.data[36]
data[2][5] => mux_doc:auto_generated.data[37]
data[2][6] => mux_doc:auto_generated.data[38]
data[2][7] => mux_doc:auto_generated.data[39]
data[2][8] => mux_doc:auto_generated.data[40]
data[2][9] => mux_doc:auto_generated.data[41]
data[2][10] => mux_doc:auto_generated.data[42]
data[2][11] => mux_doc:auto_generated.data[43]
data[2][12] => mux_doc:auto_generated.data[44]
data[2][13] => mux_doc:auto_generated.data[45]
data[2][14] => mux_doc:auto_generated.data[46]
data[2][15] => mux_doc:auto_generated.data[47]
sel[0] => mux_doc:auto_generated.sel[0]
sel[1] => mux_doc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_doc:auto_generated.result[0]
result[1] <= mux_doc:auto_generated.result[1]
result[2] <= mux_doc:auto_generated.result[2]
result[3] <= mux_doc:auto_generated.result[3]
result[4] <= mux_doc:auto_generated.result[4]
result[5] <= mux_doc:auto_generated.result[5]
result[6] <= mux_doc:auto_generated.result[6]
result[7] <= mux_doc:auto_generated.result[7]
result[8] <= mux_doc:auto_generated.result[8]
result[9] <= mux_doc:auto_generated.result[9]
result[10] <= mux_doc:auto_generated.result[10]
result[11] <= mux_doc:auto_generated.result[11]
result[12] <= mux_doc:auto_generated.result[12]
result[13] <= mux_doc:auto_generated.result[13]
result[14] <= mux_doc:auto_generated.result[14]
result[15] <= mux_doc:auto_generated.result[15]


|ProjectMid|3to1_16mux:MUXY|lpm_mux:lpm_mux_component|mux_doc:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data0_wire[9].IN0
data[10] => data0_wire[10].IN0
data[11] => data0_wire[11].IN0
data[12] => data0_wire[12].IN0
data[13] => data0_wire[13].IN0
data[14] => data0_wire[14].IN0
data[15] => data0_wire[15].IN0
data[16] => data1_wire[0].IN0
data[17] => data1_wire[1].IN0
data[18] => data1_wire[2].IN0
data[19] => data1_wire[3].IN0
data[20] => data1_wire[4].IN0
data[21] => data1_wire[5].IN0
data[22] => data1_wire[6].IN0
data[23] => data1_wire[7].IN0
data[24] => data1_wire[8].IN0
data[25] => data1_wire[9].IN0
data[26] => data1_wire[10].IN0
data[27] => data1_wire[11].IN0
data[28] => data1_wire[12].IN0
data[29] => data1_wire[13].IN0
data[30] => data1_wire[14].IN0
data[31] => data1_wire[15].IN0
data[32] => data2_wire[0].IN0
data[33] => data2_wire[1].IN0
data[34] => data2_wire[2].IN0
data[35] => data2_wire[3].IN0
data[36] => data2_wire[4].IN0
data[37] => data2_wire[5].IN0
data[38] => data2_wire[6].IN0
data[39] => data2_wire[7].IN0
data[40] => data2_wire[8].IN0
data[41] => data2_wire[9].IN0
data[42] => data2_wire[10].IN0
data[43] => data2_wire[11].IN0
data[44] => data2_wire[12].IN0
data[45] => data2_wire[13].IN0
data[46] => data2_wire[14].IN0
data[47] => data2_wire[15].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[15].IN0
sel[0] => data1_wire[15].IN1
sel[0] => data1_wire[14].IN1
sel[0] => data1_wire[13].IN1
sel[0] => data1_wire[12].IN1
sel[0] => data1_wire[11].IN1
sel[0] => data1_wire[10].IN1
sel[0] => data1_wire[9].IN1
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[15].IN1
sel[1] => data2_wire[14].IN1
sel[1] => data2_wire[13].IN1
sel[1] => data2_wire[12].IN1
sel[1] => data2_wire[11].IN1
sel[1] => data2_wire[10].IN1
sel[1] => data2_wire[9].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|ProjectMid|reg16NoEnable:RZ
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|zeroconstant16bitswide:inst14
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]
result[7] <= lpm_constant:LPM_CONSTANT_component.result[7]
result[8] <= lpm_constant:LPM_CONSTANT_component.result[8]
result[9] <= lpm_constant:LPM_CONSTANT_component.result[9]
result[10] <= lpm_constant:LPM_CONSTANT_component.result[10]
result[11] <= lpm_constant:LPM_CONSTANT_component.result[11]
result[12] <= lpm_constant:LPM_CONSTANT_component.result[12]
result[13] <= lpm_constant:LPM_CONSTANT_component.result[13]
result[14] <= lpm_constant:LPM_CONSTANT_component.result[14]
result[15] <= lpm_constant:LPM_CONSTANT_component.result[15]


|ProjectMid|zeroconstant16bitswide:inst14|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>


|ProjectMid|immediate:inst10
immed[0] => immedEx[0].DATAIN
immed[1] => immedEx[1].DATAIN
immed[2] => immedEx[2].DATAIN
immed[3] => immedEx[3].DATAIN
immed[4] => immedEx[4].DATAIN
immed[5] => immedEx[5].DATAIN
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx[6].DATAIN
extend[0] => Equal0.IN1
extend[1] => Equal0.IN0
immedEx[0] <= immed[0].DB_MAX_OUTPUT_PORT_TYPE
immedEx[1] <= immed[1].DB_MAX_OUTPUT_PORT_TYPE
immedEx[2] <= immed[2].DB_MAX_OUTPUT_PORT_TYPE
immedEx[3] <= immed[3].DB_MAX_OUTPUT_PORT_TYPE
immedEx[4] <= immed[4].DB_MAX_OUTPUT_PORT_TYPE
immedEx[5] <= immed[5].DB_MAX_OUTPUT_PORT_TYPE
immedEx[6] <= immed[6].DB_MAX_OUTPUT_PORT_TYPE
immedEx[7] <= immedEx.DB_MAX_OUTPUT_PORT_TYPE
immedEx[8] <= immedEx.DB_MAX_OUTPUT_PORT_TYPE
immedEx[9] <= immedEx.DB_MAX_OUTPUT_PORT_TYPE
immedEx[10] <= immedEx.DB_MAX_OUTPUT_PORT_TYPE
immedEx[11] <= immedEx.DB_MAX_OUTPUT_PORT_TYPE
immedEx[12] <= immedEx.DB_MAX_OUTPUT_PORT_TYPE
immedEx[13] <= immedEx.DB_MAX_OUTPUT_PORT_TYPE
immedEx[14] <= immedEx.DB_MAX_OUTPUT_PORT_TYPE
immedEx[15] <= immedEx.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|reg16NoEnable:RA
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProjectMid|reg16NoEnable:RM
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


