<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='14534' type='14519'/>
<use f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='712'/>
<use f='llvm/llvm/lib/Target/X86/X86EvexToVex.cpp' l='212' c='_ZL24performCustomAdjustmentsRN4llvm12MachineInstrEjPKNS_12X86SubtargetE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='68180' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='68180' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='68616' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='68616' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='2882'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5165' c='_ZL17hasUndefRegUpdatejjb'/>
