

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Fri May 10 12:47:34 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_35 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.447 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |       12|       12|        10|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln30_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln30_1"   --->   Operation 14 'read' 'zext_ln30_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%conv17_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv17"   --->   Operation 15 'read' 'conv17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg1_r_2_2_0252_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_2_0252_reload"   --->   Operation 16 'read' 'arg1_r_2_2_0252_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg1_r_2_1_0251_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_1_0251_reload"   --->   Operation 17 'read' 'arg1_r_2_1_0251_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arg1_r_2_0_0250_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_0_0250_reload"   --->   Operation 18 'read' 'arg1_r_2_0_0250_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg1_r_1_2_0249_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_2_0249_reload"   --->   Operation 19 'read' 'arg1_r_1_2_0249_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arg1_r_1_1_0248_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_1_0248_reload"   --->   Operation 20 'read' 'arg1_r_1_1_0248_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arg1_r_1_0_0247_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_0_0247_reload"   --->   Operation 21 'read' 'arg1_r_1_0_0247_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arg1_r_0_0243_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_0243_reload"   --->   Operation 22 'read' 'arg1_r_0_0243_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arg1_r_229_0245_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_229_0245_reload"   --->   Operation 23 'read' 'arg1_r_229_0245_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%arg1_r_128_0244_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_128_0244_reload"   --->   Operation 24 'read' 'arg1_r_128_0244_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln30_1_cast = zext i32 %zext_ln30_1_read"   --->   Operation 25 'zext' 'zext_ln30_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%conv17_cast = zext i32 %conv17_read"   --->   Operation 26 'zext' 'conv17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 1, i4 %i"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc25"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [d3.cpp:23]   --->   Operation 29 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%icmp_ln23 = icmp_ult  i4 %i_1, i4 9" [d3.cpp:23]   --->   Operation 30 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %VITIS_LOOP_34_3.exitStub, void %for.inc25.split" [d3.cpp:23]   --->   Operation 31 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [8/8] (0.78ns)   --->   "%urem_ln22 = urem i4 %i_1, i4 3" [d3.cpp:22]   --->   Operation 32 'urem' 'urem_ln22' <Predicate = (icmp_ln23)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%add_ln23 = add i4 %i_1, i4 2" [d3.cpp:23]   --->   Operation 33 'add' 'add_ln23' <Predicate = (icmp_ln23)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln23 = store i4 %add_ln23, i4 %i" [d3.cpp:23]   --->   Operation 34 'store' 'store_ln23' <Predicate = (icmp_ln23)> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc25" [d3.cpp:23]   --->   Operation 35 'br' 'br_ln23' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.78>
ST_2 : Operation 36 [7/8] (0.78ns)   --->   "%urem_ln22 = urem i4 %i_1, i4 3" [d3.cpp:22]   --->   Operation 36 'urem' 'urem_ln22' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.68>
ST_3 : Operation 37 [6/8] (0.78ns)   --->   "%urem_ln22 = urem i4 %i_1, i4 3" [d3.cpp:22]   --->   Operation 37 'urem' 'urem_ln22' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.79ns)   --->   "%empty = sub i4 9, i4 %i_1" [d3.cpp:23]   --->   Operation 38 'sub' 'empty' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i4 %empty" [d3.cpp:26]   --->   Operation 39 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i4 %empty" [d3.cpp:26]   --->   Operation 40 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.23ns)   --->   "%mul_ln26 = mul i9 %zext_ln26, i9 22" [d3.cpp:26]   --->   Operation 41 'mul' 'mul_ln26' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [8/8] (0.78ns)   --->   "%urem_ln26 = urem i4 %empty, i4 3" [d3.cpp:26]   --->   Operation 42 'urem' 'urem_ln26' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i2 @_ssdm_op_PartSelect.i2.i9.i32.i32, i9 %mul_ln26, i32 6, i32 7" [d3.cpp:30]   --->   Operation 43 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.67ns)   --->   "%add_ln30_1 = add i3 %trunc_ln26, i3 7" [d3.cpp:30]   --->   Operation 44 'add' 'add_ln30_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln30_4 = zext i3 %add_ln30_1" [d3.cpp:30]   --->   Operation 45 'zext' 'zext_ln30_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.22ns)   --->   "%mul_ln30_2 = mul i7 %zext_ln30_4, i7 11" [d3.cpp:30]   --->   Operation 46 'mul' 'mul_ln30_2' <Predicate = true> <Delay = 1.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln30_2 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %mul_ln30_2, i32 5, i32 6" [d3.cpp:30]   --->   Operation 47 'partselect' 'trunc_ln30_2' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.78>
ST_4 : Operation 48 [5/8] (0.78ns)   --->   "%urem_ln22 = urem i4 %i_1, i4 3" [d3.cpp:22]   --->   Operation 48 'urem' 'urem_ln22' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [7/8] (0.78ns)   --->   "%urem_ln26 = urem i4 %empty, i4 3" [d3.cpp:26]   --->   Operation 49 'urem' 'urem_ln26' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.78>
ST_5 : Operation 50 [4/8] (0.78ns)   --->   "%urem_ln22 = urem i4 %i_1, i4 3" [d3.cpp:22]   --->   Operation 50 'urem' 'urem_ln22' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [6/8] (0.78ns)   --->   "%urem_ln26 = urem i4 %empty, i4 3" [d3.cpp:26]   --->   Operation 51 'urem' 'urem_ln26' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.78>
ST_6 : Operation 52 [3/8] (0.78ns)   --->   "%urem_ln22 = urem i4 %i_1, i4 3" [d3.cpp:22]   --->   Operation 52 'urem' 'urem_ln22' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [5/8] (0.78ns)   --->   "%urem_ln26 = urem i4 %empty, i4 3" [d3.cpp:26]   --->   Operation 53 'urem' 'urem_ln26' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 0.78>
ST_7 : Operation 54 [2/8] (0.78ns)   --->   "%urem_ln22 = urem i4 %i_1, i4 3" [d3.cpp:22]   --->   Operation 54 'urem' 'urem_ln22' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [4/8] (0.78ns)   --->   "%urem_ln26 = urem i4 %empty, i4 3" [d3.cpp:26]   --->   Operation 55 'urem' 'urem_ln26' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.52>
ST_8 : Operation 56 [1/8] (0.78ns)   --->   "%urem_ln22 = urem i4 %i_1, i4 3" [d3.cpp:22]   --->   Operation 56 'urem' 'urem_ln22' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i2 %urem_ln22" [d3.cpp:22]   --->   Operation 57 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [3/8] (0.78ns)   --->   "%urem_ln26 = urem i4 %empty, i4 3" [d3.cpp:26]   --->   Operation 58 'urem' 'urem_ln26' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 59 [1/1] (0.73ns)   --->   "%switch_ln30 = switch i2 %trunc_ln22, void %arrayidx23.1.case.0, i2 0, void %arrayidx23.1.case.1, i2 1, void %arrayidx23.1.case.2" [d3.cpp:30]   --->   Operation 59 'switch' 'switch_ln30' <Predicate = true> <Delay = 0.73>

State 9 <SV = 8> <Delay = 2.70>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i4 %i_1" [d3.cpp:22]   --->   Operation 60 'zext' 'zext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (1.23ns)   --->   "%mul_ln22 = mul i9 %zext_ln22_1, i9 22" [d3.cpp:22]   --->   Operation 61 'mul' 'mul_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %mul_ln22, i32 6, i32 8" [d3.cpp:22]   --->   Operation 62 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i3 %tmp_4" [d3.cpp:22]   --->   Operation 63 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [2/8] (0.78ns)   --->   "%urem_ln26 = urem i4 %empty, i4 3" [d3.cpp:26]   --->   Operation 64 'urem' 'urem_ln26' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 %zext_ln22" [d3.cpp:30]   --->   Operation 65 'getelementptr' 'arr_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 %zext_ln22" [d3.cpp:30]   --->   Operation 66 'getelementptr' 'arr_1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%arr_2_addr = getelementptr i64 %arr_2, i64 0, i64 %zext_ln22" [d3.cpp:30]   --->   Operation 67 'getelementptr' 'arr_2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [2/2] (0.67ns)   --->   "%arr_load = load i2 %arr_addr" [d3.cpp:30]   --->   Operation 68 'load' 'arr_load' <Predicate = (trunc_ln22 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_9 : Operation 69 [2/2] (0.67ns)   --->   "%arr_1_load = load i2 %arr_1_addr" [d3.cpp:30]   --->   Operation 69 'load' 'arr_1_load' <Predicate = (trunc_ln22 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_9 : Operation 70 [2/2] (0.67ns)   --->   "%arr_2_load = load i2 %arr_2_addr" [d3.cpp:30]   --->   Operation 70 'load' 'arr_2_load' <Predicate = (trunc_ln22 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_9 : Operation 71 [1/1] (0.79ns)   --->   "%add_ln29 = add i4 %i_1, i4 1" [d3.cpp:29]   --->   Operation 71 'add' 'add_ln29' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln22_2 = zext i4 %add_ln29" [d3.cpp:22]   --->   Operation 72 'zext' 'zext_ln22_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (1.23ns)   --->   "%mul_ln22_1 = mul i9 %zext_ln22_2, i9 22" [d3.cpp:22]   --->   Operation 73 'mul' 'mul_ln22_1' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %mul_ln22_1, i32 6, i32 8" [d3.cpp:22]   --->   Operation 74 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i3 %tmp_5" [d3.cpp:30]   --->   Operation 75 'zext' 'zext_ln30_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%arr_addr_1 = getelementptr i64 %arr, i64 0, i64 %zext_ln30_3" [d3.cpp:30]   --->   Operation 76 'getelementptr' 'arr_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%arr_1_addr_1 = getelementptr i64 %arr_1, i64 0, i64 %zext_ln30_3" [d3.cpp:30]   --->   Operation 77 'getelementptr' 'arr_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%arr_2_addr_1 = getelementptr i64 %arr_2, i64 0, i64 %zext_ln30_3" [d3.cpp:30]   --->   Operation 78 'getelementptr' 'arr_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [2/2] (0.67ns)   --->   "%arr_load_1 = load i2 %arr_addr_1" [d3.cpp:30]   --->   Operation 79 'load' 'arr_load_1' <Predicate = (trunc_ln22 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_9 : Operation 80 [2/2] (0.67ns)   --->   "%arr_1_load_1 = load i2 %arr_1_addr_1" [d3.cpp:30]   --->   Operation 80 'load' 'arr_1_load_1' <Predicate = (trunc_ln22 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_9 : Operation 81 [2/2] (0.67ns)   --->   "%arr_2_load_1 = load i2 %arr_2_addr_1" [d3.cpp:30]   --->   Operation 81 'load' 'arr_2_load_1' <Predicate = (trunc_ln22 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 119 'ret' 'ret_ln0' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.44>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [d3.cpp:25]   --->   Operation 82 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [d3.cpp:22]   --->   Operation 83 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [d3.cpp:23]   --->   Operation 84 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/8] (0.78ns)   --->   "%urem_ln26 = urem i4 %empty, i4 3" [d3.cpp:26]   --->   Operation 85 'urem' 'urem_ln26' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i2 %urem_ln26" [d3.cpp:30]   --->   Operation 86 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.52ns)   --->   "%phi_ln = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_0_0243_reload_read, i32 %arg1_r_128_0244_reload_read, i32 %arg1_r_229_0245_reload_read, i32 %arg1_r_229_0245_reload_read, i2 %trunc_ln4" [d3.cpp:30]   --->   Operation 87 'mux' 'phi_ln' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 88 [1/1] (0.52ns)   --->   "%phi_ln30_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_1_0_0247_reload_read, i32 %arg1_r_1_1_0248_reload_read, i32 %arg1_r_1_2_0249_reload_read, i32 %arg1_r_1_2_0249_reload_read, i2 %trunc_ln4" [d3.cpp:30]   --->   Operation 88 'mux' 'phi_ln30_1' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/1] (0.52ns)   --->   "%phi_ln30_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_2_0_0250_reload_read, i32 %arg1_r_2_1_0251_reload_read, i32 %arg1_r_2_2_0252_reload_read, i32 %arg1_r_2_2_0252_reload_read, i2 %trunc_ln4" [d3.cpp:30]   --->   Operation 89 'mux' 'phi_ln30_2' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 90 [1/1] (0.47ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %phi_ln, i32 %phi_ln30_1, i32 %phi_ln30_2, i2 %trunc_ln30" [d3.cpp:30]   --->   Operation 90 'mux' 'tmp' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i32 %tmp" [d3.cpp:30]   --->   Operation 91 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_10 : [1/1] (0.82ns)   --->   Input mux for Operation 92 '%mul_ln30 = mul i64 %zext_ln30, i64 %conv17_cast'
ST_10 : Operation 92 [1/1] (2.59ns)   --->   "%mul_ln30 = mul i64 %zext_ln30, i64 %conv17_cast" [d3.cpp:30]   --->   Operation 92 'mul' 'mul_ln30' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/2] (0.67ns)   --->   "%arr_load = load i2 %arr_addr" [d3.cpp:30]   --->   Operation 93 'load' 'arr_load' <Predicate = (trunc_ln22 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_10 : Operation 94 [1/2] (0.67ns)   --->   "%arr_1_load = load i2 %arr_1_addr" [d3.cpp:30]   --->   Operation 94 'load' 'arr_1_load' <Predicate = (trunc_ln22 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_10 : Operation 95 [1/2] (0.67ns)   --->   "%arr_2_load = load i2 %arr_2_addr" [d3.cpp:30]   --->   Operation 95 'load' 'arr_2_load' <Predicate = (trunc_ln22 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_10 : Operation 96 [1/1] (0.47ns)   --->   "%tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.3i64.i2, i64 %arr_load, i64 %arr_1_load, i64 %arr_2_load, i2 %trunc_ln22" [d3.cpp:30]   --->   Operation 96 'mux' 'tmp_1' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (1.08ns)   --->   "%add_ln30 = add i64 %tmp_1, i64 %mul_ln30" [d3.cpp:30]   --->   Operation 97 'add' 'add_ln30' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 98 [1/1] (0.52ns)   --->   "%phi_ln30_3 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_0_0243_reload_read, i32 %arg1_r_128_0244_reload_read, i32 %arg1_r_229_0245_reload_read, i32 0, i2 %trunc_ln30_2" [d3.cpp:30]   --->   Operation 98 'mux' 'phi_ln30_3' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.52ns)   --->   "%phi_ln30_4 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_1_0_0247_reload_read, i32 %arg1_r_1_1_0248_reload_read, i32 %arg1_r_1_2_0249_reload_read, i32 0, i2 %trunc_ln30_2" [d3.cpp:30]   --->   Operation 99 'mux' 'phi_ln30_4' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.52ns)   --->   "%phi_ln30_5 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_2_0_0250_reload_read, i32 %arg1_r_2_1_0251_reload_read, i32 %arg1_r_2_2_0252_reload_read, i32 0, i2 %trunc_ln30_2" [d3.cpp:30]   --->   Operation 100 'mux' 'phi_ln30_5' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.47ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %phi_ln30_5, i32 %phi_ln30_3, i32 %phi_ln30_4, i2 %trunc_ln30" [d3.cpp:30]   --->   Operation 101 'mux' 'tmp_2' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/2] (0.67ns)   --->   "%arr_load_1 = load i2 %arr_addr_1" [d3.cpp:30]   --->   Operation 102 'load' 'arr_load_1' <Predicate = (trunc_ln22 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_10 : Operation 103 [1/2] (0.67ns)   --->   "%arr_1_load_1 = load i2 %arr_1_addr_1" [d3.cpp:30]   --->   Operation 103 'load' 'arr_1_load_1' <Predicate = (trunc_ln22 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_10 : Operation 104 [1/2] (0.67ns)   --->   "%arr_2_load_1 = load i2 %arr_2_addr_1" [d3.cpp:30]   --->   Operation 104 'load' 'arr_2_load_1' <Predicate = (trunc_ln22 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_10 : Operation 105 [1/1] (0.47ns)   --->   "%tmp_3 = mux i64 @_ssdm_op_Mux.ap_auto.3i64.i2, i64 %arr_1_load_1, i64 %arr_2_load_1, i64 %arr_load_1, i2 %trunc_ln22" [d3.cpp:30]   --->   Operation 105 'mux' 'tmp_3' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i32 %tmp_2" [d3.cpp:30]   --->   Operation 106 'zext' 'zext_ln30_2' <Predicate = true> <Delay = 0.00>
ST_10 : [1/1] (0.77ns)   --->   Input mux for Operation 107 '%mul_ln30_1 = mul i63 %zext_ln30_1_cast, i63 %zext_ln30_2'
ST_10 : Operation 107 [1/1] (2.65ns)   --->   "%mul_ln30_1 = mul i63 %zext_ln30_1_cast, i63 %zext_ln30_2" [d3.cpp:30]   --->   Operation 107 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_1, i1 0" [d3.cpp:30]   --->   Operation 108 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (1.08ns)   --->   "%add_ln30_2 = add i64 %tmp_3, i64 %shl_ln" [d3.cpp:30]   --->   Operation 109 'add' 'add_ln30_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30, i2 %arr_1_addr" [d3.cpp:30]   --->   Operation 110 'store' 'store_ln30' <Predicate = (trunc_ln22 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_10 : Operation 111 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_2, i2 %arr_2_addr_1" [d3.cpp:30]   --->   Operation 111 'store' 'store_ln30' <Predicate = (trunc_ln22 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx23.1.exit" [d3.cpp:30]   --->   Operation 112 'br' 'br_ln30' <Predicate = (trunc_ln22 == 1)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30, i2 %arr_addr" [d3.cpp:30]   --->   Operation 113 'store' 'store_ln30' <Predicate = (trunc_ln22 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_10 : Operation 114 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_2, i2 %arr_1_addr_1" [d3.cpp:30]   --->   Operation 114 'store' 'store_ln30' <Predicate = (trunc_ln22 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx23.1.exit" [d3.cpp:30]   --->   Operation 115 'br' 'br_ln30' <Predicate = (trunc_ln22 == 0)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30, i2 %arr_2_addr" [d3.cpp:30]   --->   Operation 116 'store' 'store_ln30' <Predicate = (trunc_ln22 != 0 & trunc_ln22 != 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_10 : Operation 117 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_2, i2 %arr_addr_1" [d3.cpp:30]   --->   Operation 117 'store' 'store_ln30' <Predicate = (trunc_ln22 != 0 & trunc_ln22 != 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx23.1.exit" [d3.cpp:30]   --->   Operation 118 'br' 'br_ln30' <Predicate = (trunc_ln22 != 0 & trunc_ln22 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arg1_r_128_0244_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_229_0245_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_0_0243_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_0_0247_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_1_0248_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_2_0249_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_0_0250_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_1_0251_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_2_0252_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arr_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arr_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ zext_ln30_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                           (alloca           ) [ 01000000000]
zext_ln30_1_read            (read             ) [ 00000000000]
conv17_read                 (read             ) [ 00000000000]
arg1_r_2_2_0252_reload_read (read             ) [ 01111111111]
arg1_r_2_1_0251_reload_read (read             ) [ 01111111111]
arg1_r_2_0_0250_reload_read (read             ) [ 01111111111]
arg1_r_1_2_0249_reload_read (read             ) [ 01111111111]
arg1_r_1_1_0248_reload_read (read             ) [ 01111111111]
arg1_r_1_0_0247_reload_read (read             ) [ 01111111111]
arg1_r_0_0243_reload_read   (read             ) [ 01111111111]
arg1_r_229_0245_reload_read (read             ) [ 01111111111]
arg1_r_128_0244_reload_read (read             ) [ 01111111111]
zext_ln30_1_cast            (zext             ) [ 01111111111]
conv17_cast                 (zext             ) [ 01111111111]
store_ln0                   (store            ) [ 00000000000]
br_ln0                      (br               ) [ 00000000000]
i_1                         (load             ) [ 01111111110]
icmp_ln23                   (icmp             ) [ 01111111110]
br_ln23                     (br               ) [ 00000000000]
add_ln23                    (add              ) [ 00000000000]
store_ln23                  (store            ) [ 00000000000]
br_ln23                     (br               ) [ 00000000000]
empty                       (sub              ) [ 01001111111]
trunc_ln26                  (trunc            ) [ 00000000000]
zext_ln26                   (zext             ) [ 00000000000]
mul_ln26                    (mul              ) [ 00000000000]
trunc_ln4                   (partselect       ) [ 01001111111]
add_ln30_1                  (add              ) [ 00000000000]
zext_ln30_4                 (zext             ) [ 00000000000]
mul_ln30_2                  (mul              ) [ 00000000000]
trunc_ln30_2                (partselect       ) [ 01001111111]
urem_ln22                   (urem             ) [ 00000000000]
trunc_ln22                  (trunc            ) [ 01000000011]
switch_ln30                 (switch           ) [ 00000000000]
zext_ln22_1                 (zext             ) [ 00000000000]
mul_ln22                    (mul              ) [ 00000000000]
tmp_4                       (partselect       ) [ 00000000000]
zext_ln22                   (zext             ) [ 00000000000]
arr_addr                    (getelementptr    ) [ 01000000001]
arr_1_addr                  (getelementptr    ) [ 01000000001]
arr_2_addr                  (getelementptr    ) [ 01000000001]
add_ln29                    (add              ) [ 00000000000]
zext_ln22_2                 (zext             ) [ 00000000000]
mul_ln22_1                  (mul              ) [ 00000000000]
tmp_5                       (partselect       ) [ 00000000000]
zext_ln30_3                 (zext             ) [ 00000000000]
arr_addr_1                  (getelementptr    ) [ 01000000001]
arr_1_addr_1                (getelementptr    ) [ 01000000001]
arr_2_addr_1                (getelementptr    ) [ 01000000001]
specpipeline_ln25           (specpipeline     ) [ 00000000000]
speclooptripcount_ln22      (speclooptripcount) [ 00000000000]
specloopname_ln23           (specloopname     ) [ 00000000000]
urem_ln26                   (urem             ) [ 00000000000]
trunc_ln30                  (trunc            ) [ 00000000000]
phi_ln                      (mux              ) [ 00000000000]
phi_ln30_1                  (mux              ) [ 00000000000]
phi_ln30_2                  (mux              ) [ 00000000000]
tmp                         (mux              ) [ 00000000000]
zext_ln30                   (zext             ) [ 00000000000]
mul_ln30                    (mul              ) [ 00000000000]
arr_load                    (load             ) [ 00000000000]
arr_1_load                  (load             ) [ 00000000000]
arr_2_load                  (load             ) [ 00000000000]
tmp_1                       (mux              ) [ 00000000000]
add_ln30                    (add              ) [ 00000000000]
phi_ln30_3                  (mux              ) [ 00000000000]
phi_ln30_4                  (mux              ) [ 00000000000]
phi_ln30_5                  (mux              ) [ 00000000000]
tmp_2                       (mux              ) [ 00000000000]
arr_load_1                  (load             ) [ 00000000000]
arr_1_load_1                (load             ) [ 00000000000]
arr_2_load_1                (load             ) [ 00000000000]
tmp_3                       (mux              ) [ 00000000000]
zext_ln30_2                 (zext             ) [ 00000000000]
mul_ln30_1                  (mul              ) [ 00000000000]
shl_ln                      (bitconcatenate   ) [ 00000000000]
add_ln30_2                  (add              ) [ 00000000000]
store_ln30                  (store            ) [ 00000000000]
store_ln30                  (store            ) [ 00000000000]
br_ln30                     (br               ) [ 00000000000]
store_ln30                  (store            ) [ 00000000000]
store_ln30                  (store            ) [ 00000000000]
br_ln30                     (br               ) [ 00000000000]
store_ln30                  (store            ) [ 00000000000]
store_ln30                  (store            ) [ 00000000000]
br_ln30                     (br               ) [ 00000000000]
ret_ln0                     (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arg1_r_128_0244_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_128_0244_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arg1_r_229_0245_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_229_0245_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arg1_r_0_0243_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_0243_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arg1_r_1_0_0247_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_0_0247_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_1_1_0248_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_1_0248_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg1_r_1_2_0249_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_2_0249_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_2_0_0250_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_0_0250_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg1_r_2_1_0251_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_1_0251_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg1_r_2_2_0252_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_2_0252_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv17">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv17"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arr">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arr_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="arr_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="zext_ln30_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i32.i2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i64.i2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i63.i1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="i_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="zext_ln30_1_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln30_1_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="conv17_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv17_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="arg1_r_2_2_0252_reload_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_2_0252_reload_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="arg1_r_2_1_0251_reload_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_1_0251_reload_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="arg1_r_2_0_0250_reload_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_0_0250_reload_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="arg1_r_1_2_0249_reload_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_2_0249_reload_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="arg1_r_1_1_0248_reload_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_1_0248_reload_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="arg1_r_1_0_0247_reload_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_0_0247_reload_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="arg1_r_0_0243_reload_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_0243_reload_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="arg1_r_229_0245_reload_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_229_0245_reload_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="arg1_r_128_0244_reload_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_128_0244_reload_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="arr_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="3" slack="0"/>
<pin id="166" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_addr/9 "/>
</bind>
</comp>

<comp id="169" class="1004" name="arr_1_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="3" slack="0"/>
<pin id="173" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_1_addr/9 "/>
</bind>
</comp>

<comp id="176" class="1004" name="arr_2_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="3" slack="0"/>
<pin id="180" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_2_addr/9 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="2" slack="1"/>
<pin id="185" dir="0" index="1" bw="64" slack="0"/>
<pin id="186" dir="0" index="2" bw="0" slack="0"/>
<pin id="188" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="189" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="190" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="191" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_load/9 arr_load_1/9 store_ln30/10 store_ln30/10 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="1"/>
<pin id="195" dir="0" index="1" bw="64" slack="0"/>
<pin id="196" dir="0" index="2" bw="0" slack="0"/>
<pin id="198" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="199" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="200" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="201" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_1_load/9 arr_1_load_1/9 store_ln30/10 store_ln30/10 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="2" slack="1"/>
<pin id="205" dir="0" index="1" bw="64" slack="0"/>
<pin id="206" dir="0" index="2" bw="0" slack="0"/>
<pin id="208" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="209" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="210" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="211" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_2_load/9 arr_2_load_1/9 store_ln30/10 store_ln30/10 "/>
</bind>
</comp>

<comp id="213" class="1004" name="arr_addr_1_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="3" slack="0"/>
<pin id="217" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_addr_1/9 "/>
</bind>
</comp>

<comp id="220" class="1004" name="arr_1_addr_1_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="3" slack="0"/>
<pin id="224" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_1_addr_1/9 "/>
</bind>
</comp>

<comp id="227" class="1004" name="arr_2_addr_1_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="3" slack="0"/>
<pin id="231" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_2_addr_1/9 "/>
</bind>
</comp>

<comp id="237" class="1004" name="mul_ln30_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="9"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30_1/10 "/>
</bind>
</comp>

<comp id="241" class="1004" name="mul_ln30_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="9"/>
<pin id="244" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30/10 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln30_1_cast_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="1" index="1" bw="63" slack="9"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1_cast/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="conv17_cast_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv17_cast/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln0_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="4" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="i_1_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="icmp_ln23_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="0" index="1" bw="4" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="0" index="1" bw="3" slack="0"/>
<pin id="270" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln22/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln23_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="0"/>
<pin id="275" dir="0" index="1" bw="3" slack="0"/>
<pin id="276" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln23_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="0"/>
<pin id="281" dir="0" index="1" bw="4" slack="0"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="empty_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="0" index="1" bw="4" slack="2"/>
<pin id="287" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="trunc_ln26_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="0"/>
<pin id="291" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln26_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="0"/>
<pin id="295" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="mul_ln26_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="0" index="1" bw="6" slack="0"/>
<pin id="300" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln26/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="0"/>
<pin id="305" dir="0" index="1" bw="3" slack="0"/>
<pin id="306" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln26/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="trunc_ln4_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="2" slack="0"/>
<pin id="311" dir="0" index="1" bw="9" slack="0"/>
<pin id="312" dir="0" index="2" bw="4" slack="0"/>
<pin id="313" dir="0" index="3" bw="4" slack="0"/>
<pin id="314" dir="1" index="4" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln30_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="3" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_1/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln30_4_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="3" slack="0"/>
<pin id="327" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_4/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="mul_ln30_2_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="3" slack="0"/>
<pin id="331" dir="0" index="1" bw="5" slack="0"/>
<pin id="332" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30_2/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="trunc_ln30_2_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="2" slack="0"/>
<pin id="337" dir="0" index="1" bw="7" slack="0"/>
<pin id="338" dir="0" index="2" bw="4" slack="0"/>
<pin id="339" dir="0" index="3" bw="4" slack="0"/>
<pin id="340" dir="1" index="4" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_2/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="trunc_ln22_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="2" slack="0"/>
<pin id="347" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22/8 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln22_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="8"/>
<pin id="351" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_1/9 "/>
</bind>
</comp>

<comp id="352" class="1004" name="mul_ln22_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="0"/>
<pin id="354" dir="0" index="1" bw="6" slack="0"/>
<pin id="355" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln22/9 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_4_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="3" slack="0"/>
<pin id="360" dir="0" index="1" bw="9" slack="0"/>
<pin id="361" dir="0" index="2" bw="4" slack="0"/>
<pin id="362" dir="0" index="3" bw="5" slack="0"/>
<pin id="363" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/9 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln22_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="3" slack="0"/>
<pin id="370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/9 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln29_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="4" slack="8"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/9 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln22_2_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="0"/>
<pin id="382" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_2/9 "/>
</bind>
</comp>

<comp id="384" class="1004" name="mul_ln22_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="0"/>
<pin id="386" dir="0" index="1" bw="6" slack="0"/>
<pin id="387" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln22_1/9 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_5_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="3" slack="0"/>
<pin id="392" dir="0" index="1" bw="9" slack="0"/>
<pin id="393" dir="0" index="2" bw="4" slack="0"/>
<pin id="394" dir="0" index="3" bw="5" slack="0"/>
<pin id="395" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln30_3_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="3" slack="0"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_3/9 "/>
</bind>
</comp>

<comp id="407" class="1004" name="trunc_ln30_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="2" slack="0"/>
<pin id="409" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/10 "/>
</bind>
</comp>

<comp id="411" class="1004" name="phi_ln_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="9"/>
<pin id="414" dir="0" index="2" bw="32" slack="9"/>
<pin id="415" dir="0" index="3" bw="32" slack="9"/>
<pin id="416" dir="0" index="4" bw="32" slack="9"/>
<pin id="417" dir="0" index="5" bw="2" slack="7"/>
<pin id="418" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln/10 "/>
</bind>
</comp>

<comp id="420" class="1004" name="phi_ln30_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="9"/>
<pin id="423" dir="0" index="2" bw="32" slack="9"/>
<pin id="424" dir="0" index="3" bw="32" slack="9"/>
<pin id="425" dir="0" index="4" bw="32" slack="9"/>
<pin id="426" dir="0" index="5" bw="2" slack="7"/>
<pin id="427" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln30_1/10 "/>
</bind>
</comp>

<comp id="429" class="1004" name="phi_ln30_2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="9"/>
<pin id="432" dir="0" index="2" bw="32" slack="9"/>
<pin id="433" dir="0" index="3" bw="32" slack="9"/>
<pin id="434" dir="0" index="4" bw="32" slack="9"/>
<pin id="435" dir="0" index="5" bw="2" slack="7"/>
<pin id="436" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln30_2/10 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="0" index="2" bw="32" slack="0"/>
<pin id="442" dir="0" index="3" bw="32" slack="0"/>
<pin id="443" dir="0" index="4" bw="2" slack="0"/>
<pin id="444" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln30_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/10 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="64" slack="0"/>
<pin id="457" dir="0" index="1" bw="64" slack="0"/>
<pin id="458" dir="0" index="2" bw="64" slack="0"/>
<pin id="459" dir="0" index="3" bw="64" slack="0"/>
<pin id="460" dir="0" index="4" bw="2" slack="2"/>
<pin id="461" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/10 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln30_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="0"/>
<pin id="468" dir="0" index="1" bw="64" slack="0"/>
<pin id="469" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/10 "/>
</bind>
</comp>

<comp id="475" class="1004" name="phi_ln30_3_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="9"/>
<pin id="478" dir="0" index="2" bw="32" slack="9"/>
<pin id="479" dir="0" index="3" bw="32" slack="9"/>
<pin id="480" dir="0" index="4" bw="1" slack="0"/>
<pin id="481" dir="0" index="5" bw="2" slack="7"/>
<pin id="482" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln30_3/10 "/>
</bind>
</comp>

<comp id="485" class="1004" name="phi_ln30_4_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="9"/>
<pin id="488" dir="0" index="2" bw="32" slack="9"/>
<pin id="489" dir="0" index="3" bw="32" slack="9"/>
<pin id="490" dir="0" index="4" bw="1" slack="0"/>
<pin id="491" dir="0" index="5" bw="2" slack="7"/>
<pin id="492" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln30_4/10 "/>
</bind>
</comp>

<comp id="495" class="1004" name="phi_ln30_5_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="9"/>
<pin id="498" dir="0" index="2" bw="32" slack="9"/>
<pin id="499" dir="0" index="3" bw="32" slack="9"/>
<pin id="500" dir="0" index="4" bw="1" slack="0"/>
<pin id="501" dir="0" index="5" bw="2" slack="7"/>
<pin id="502" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln30_5/10 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_2_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="0"/>
<pin id="508" dir="0" index="2" bw="32" slack="0"/>
<pin id="509" dir="0" index="3" bw="32" slack="0"/>
<pin id="510" dir="0" index="4" bw="2" slack="0"/>
<pin id="511" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_3_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="64" slack="0"/>
<pin id="519" dir="0" index="1" bw="64" slack="0"/>
<pin id="520" dir="0" index="2" bw="64" slack="0"/>
<pin id="521" dir="0" index="3" bw="64" slack="0"/>
<pin id="522" dir="0" index="4" bw="2" slack="2"/>
<pin id="523" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/10 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln30_2_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_2/10 "/>
</bind>
</comp>

<comp id="533" class="1004" name="shl_ln_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="64" slack="0"/>
<pin id="535" dir="0" index="1" bw="63" slack="0"/>
<pin id="536" dir="0" index="2" bw="1" slack="0"/>
<pin id="537" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/10 "/>
</bind>
</comp>

<comp id="541" class="1004" name="add_ln30_2_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="64" slack="0"/>
<pin id="543" dir="0" index="1" bw="64" slack="0"/>
<pin id="544" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_2/10 "/>
</bind>
</comp>

<comp id="550" class="1005" name="i_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="4" slack="0"/>
<pin id="552" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="557" class="1005" name="arg1_r_2_2_0252_reload_read_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="9"/>
<pin id="559" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_2_2_0252_reload_read "/>
</bind>
</comp>

<comp id="564" class="1005" name="arg1_r_2_1_0251_reload_read_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="9"/>
<pin id="566" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_2_1_0251_reload_read "/>
</bind>
</comp>

<comp id="570" class="1005" name="arg1_r_2_0_0250_reload_read_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="9"/>
<pin id="572" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_2_0_0250_reload_read "/>
</bind>
</comp>

<comp id="576" class="1005" name="arg1_r_1_2_0249_reload_read_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="9"/>
<pin id="578" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_1_2_0249_reload_read "/>
</bind>
</comp>

<comp id="583" class="1005" name="arg1_r_1_1_0248_reload_read_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="9"/>
<pin id="585" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_1_1_0248_reload_read "/>
</bind>
</comp>

<comp id="589" class="1005" name="arg1_r_1_0_0247_reload_read_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="9"/>
<pin id="591" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_1_0_0247_reload_read "/>
</bind>
</comp>

<comp id="595" class="1005" name="arg1_r_0_0243_reload_read_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="9"/>
<pin id="597" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_0_0243_reload_read "/>
</bind>
</comp>

<comp id="601" class="1005" name="arg1_r_229_0245_reload_read_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="9"/>
<pin id="603" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_229_0245_reload_read "/>
</bind>
</comp>

<comp id="608" class="1005" name="arg1_r_128_0244_reload_read_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="9"/>
<pin id="610" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_128_0244_reload_read "/>
</bind>
</comp>

<comp id="614" class="1005" name="zext_ln30_1_cast_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="63" slack="9"/>
<pin id="616" dir="1" index="1" bw="63" slack="9"/>
</pin_list>
<bind>
<opset="zext_ln30_1_cast "/>
</bind>
</comp>

<comp id="619" class="1005" name="conv17_cast_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="64" slack="9"/>
<pin id="621" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="conv17_cast "/>
</bind>
</comp>

<comp id="624" class="1005" name="i_1_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="4" slack="1"/>
<pin id="626" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="632" class="1005" name="icmp_ln23_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="8"/>
<pin id="634" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="636" class="1005" name="empty_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="4" slack="1"/>
<pin id="638" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="641" class="1005" name="trunc_ln4_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="2" slack="7"/>
<pin id="643" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="648" class="1005" name="trunc_ln30_2_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="2" slack="7"/>
<pin id="650" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln30_2 "/>
</bind>
</comp>

<comp id="655" class="1005" name="trunc_ln22_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="2" slack="1"/>
<pin id="657" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln22 "/>
</bind>
</comp>

<comp id="661" class="1005" name="arr_addr_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="2" slack="1"/>
<pin id="663" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_addr "/>
</bind>
</comp>

<comp id="667" class="1005" name="arr_1_addr_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="2" slack="1"/>
<pin id="669" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_1_addr "/>
</bind>
</comp>

<comp id="673" class="1005" name="arr_2_addr_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="2" slack="1"/>
<pin id="675" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_2_addr "/>
</bind>
</comp>

<comp id="679" class="1005" name="arr_addr_1_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="2" slack="1"/>
<pin id="681" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_addr_1 "/>
</bind>
</comp>

<comp id="685" class="1005" name="arr_1_addr_1_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="2" slack="1"/>
<pin id="687" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_1_addr_1 "/>
</bind>
</comp>

<comp id="691" class="1005" name="arr_2_addr_1_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="2" slack="1"/>
<pin id="693" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_2_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="28" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="26" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="30" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="30" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="30" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="30" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="30" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="30" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="30" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="30" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="2" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="30" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="64" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="64" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="64" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="192"><net_src comp="162" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="202"><net_src comp="169" pin="3"/><net_sink comp="193" pin=2"/></net>

<net id="212"><net_src comp="176" pin="3"/><net_sink comp="203" pin=2"/></net>

<net id="218"><net_src comp="20" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="64" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="22" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="64" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="24" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="64" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="213" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="235"><net_src comp="220" pin="3"/><net_sink comp="193" pin=2"/></net>

<net id="236"><net_src comp="227" pin="3"/><net_sink comp="203" pin=2"/></net>

<net id="248"><net_src comp="96" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="102" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="32" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="265"><net_src comp="258" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="34" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="258" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="36" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="258" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="38" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="34" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="284" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="284" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="40" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="284" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="36" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="42" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="297" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="317"><net_src comp="44" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="318"><net_src comp="46" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="323"><net_src comp="289" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="48" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="325" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="50" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="52" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="329" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="54" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="344"><net_src comp="44" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="348"><net_src comp="267" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="356"><net_src comp="349" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="40" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="364"><net_src comp="60" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="352" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="44" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="367"><net_src comp="62" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="371"><net_src comp="358" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="374"><net_src comp="368" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="379"><net_src comp="32" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="383"><net_src comp="375" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="380" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="40" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="396"><net_src comp="60" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="384" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="44" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="399"><net_src comp="62" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="403"><net_src comp="390" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="406"><net_src comp="400" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="410"><net_src comp="303" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="419"><net_src comp="80" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="428"><net_src comp="80" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="437"><net_src comp="80" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="445"><net_src comp="82" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="411" pin="6"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="420" pin="6"/><net_sink comp="438" pin=2"/></net>

<net id="448"><net_src comp="429" pin="6"/><net_sink comp="438" pin=3"/></net>

<net id="449"><net_src comp="407" pin="1"/><net_sink comp="438" pin=4"/></net>

<net id="453"><net_src comp="438" pin="5"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="462"><net_src comp="84" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="183" pin="7"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="193" pin="7"/><net_sink comp="455" pin=2"/></net>

<net id="465"><net_src comp="203" pin="7"/><net_sink comp="455" pin=3"/></net>

<net id="470"><net_src comp="455" pin="5"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="241" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="472"><net_src comp="466" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="473"><net_src comp="466" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="474"><net_src comp="466" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="483"><net_src comp="80" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="484"><net_src comp="86" pin="0"/><net_sink comp="475" pin=4"/></net>

<net id="493"><net_src comp="80" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="86" pin="0"/><net_sink comp="485" pin=4"/></net>

<net id="503"><net_src comp="80" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="504"><net_src comp="86" pin="0"/><net_sink comp="495" pin=4"/></net>

<net id="512"><net_src comp="82" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="513"><net_src comp="495" pin="6"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="475" pin="6"/><net_sink comp="505" pin=2"/></net>

<net id="515"><net_src comp="485" pin="6"/><net_sink comp="505" pin=3"/></net>

<net id="516"><net_src comp="407" pin="1"/><net_sink comp="505" pin=4"/></net>

<net id="524"><net_src comp="84" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="525"><net_src comp="193" pin="7"/><net_sink comp="517" pin=1"/></net>

<net id="526"><net_src comp="203" pin="7"/><net_sink comp="517" pin=2"/></net>

<net id="527"><net_src comp="183" pin="7"/><net_sink comp="517" pin=3"/></net>

<net id="531"><net_src comp="505" pin="5"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="538"><net_src comp="88" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="237" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="90" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="545"><net_src comp="517" pin="5"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="533" pin="3"/><net_sink comp="541" pin=1"/></net>

<net id="547"><net_src comp="541" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="548"><net_src comp="541" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="549"><net_src comp="541" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="553"><net_src comp="92" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="556"><net_src comp="550" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="560"><net_src comp="108" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="429" pin=3"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="429" pin=4"/></net>

<net id="563"><net_src comp="557" pin="1"/><net_sink comp="495" pin=3"/></net>

<net id="567"><net_src comp="114" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="495" pin=2"/></net>

<net id="573"><net_src comp="120" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="579"><net_src comp="126" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="420" pin=3"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="420" pin=4"/></net>

<net id="582"><net_src comp="576" pin="1"/><net_sink comp="485" pin=3"/></net>

<net id="586"><net_src comp="132" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="485" pin=2"/></net>

<net id="592"><net_src comp="138" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="594"><net_src comp="589" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="598"><net_src comp="144" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="604"><net_src comp="150" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="411" pin=3"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="411" pin=4"/></net>

<net id="607"><net_src comp="601" pin="1"/><net_sink comp="475" pin=3"/></net>

<net id="611"><net_src comp="156" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="617"><net_src comp="245" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="622"><net_src comp="249" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="627"><net_src comp="258" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="630"><net_src comp="624" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="631"><net_src comp="624" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="635"><net_src comp="261" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="284" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="644"><net_src comp="309" pin="4"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="411" pin=5"/></net>

<net id="646"><net_src comp="641" pin="1"/><net_sink comp="420" pin=5"/></net>

<net id="647"><net_src comp="641" pin="1"/><net_sink comp="429" pin=5"/></net>

<net id="651"><net_src comp="335" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="475" pin=5"/></net>

<net id="653"><net_src comp="648" pin="1"/><net_sink comp="485" pin=5"/></net>

<net id="654"><net_src comp="648" pin="1"/><net_sink comp="495" pin=5"/></net>

<net id="658"><net_src comp="345" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="455" pin=4"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="517" pin=4"/></net>

<net id="664"><net_src comp="162" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="666"><net_src comp="661" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="670"><net_src comp="169" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="676"><net_src comp="176" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="682"><net_src comp="213" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="688"><net_src comp="220" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="690"><net_src comp="685" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="694"><net_src comp="227" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="203" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr | {10 }
	Port: arr_1 | {10 }
	Port: arr_2 | {10 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_128_0244_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_229_0245_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_0_0243_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_1_0_0247_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_1_1_0248_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_1_2_0249_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_2_0_0250_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_2_1_0251_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_2_2_0252_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : conv17 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arr | {9 10 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arr_1 | {9 10 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arr_2 | {9 10 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : zext_ln30_1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln23 : 2
		br_ln23 : 3
		urem_ln22 : 2
		add_ln23 : 2
		store_ln23 : 3
	State 2
	State 3
		trunc_ln26 : 1
		zext_ln26 : 1
		mul_ln26 : 2
		urem_ln26 : 1
		trunc_ln4 : 3
		add_ln30_1 : 2
		zext_ln30_4 : 3
		mul_ln30_2 : 4
		trunc_ln30_2 : 5
	State 4
	State 5
	State 6
	State 7
	State 8
		trunc_ln22 : 1
		switch_ln30 : 2
	State 9
		mul_ln22 : 1
		tmp_4 : 2
		zext_ln22 : 3
		arr_addr : 4
		arr_1_addr : 4
		arr_2_addr : 4
		arr_load : 5
		arr_1_load : 5
		arr_2_load : 5
		zext_ln22_2 : 1
		mul_ln22_1 : 2
		tmp_5 : 3
		zext_ln30_3 : 4
		arr_addr_1 : 5
		arr_1_addr_1 : 5
		arr_2_addr_1 : 5
		arr_load_1 : 6
		arr_1_load_1 : 6
		arr_2_load_1 : 6
	State 10
		trunc_ln30 : 1
		tmp : 2
		zext_ln30 : 3
		mul_ln30 : 4
		tmp_1 : 1
		add_ln30 : 5
		tmp_2 : 2
		tmp_3 : 1
		zext_ln30_2 : 3
		mul_ln30_1 : 4
		shl_ln : 5
		add_ln30_2 : 6
		store_ln30 : 6
		store_ln30 : 7
		store_ln30 : 6
		store_ln30 : 7
		store_ln30 : 6
		store_ln30 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|
|   urem   |                grp_fu_267               |    0    |    68   |    31   |
|          |                grp_fu_303               |    0    |    68   |    31   |
|----------|-----------------------------------------|---------|---------|---------|
|          |             add_ln23_fu_273             |    0    |    0    |    12   |
|          |            add_ln30_1_fu_319            |    0    |    0    |    10   |
|    add   |             add_ln29_fu_375             |    0    |    0    |    12   |
|          |             add_ln30_fu_466             |    0    |    0    |    71   |
|          |            add_ln30_2_fu_541            |    0    |    0    |    71   |
|----------|-----------------------------------------|---------|---------|---------|
|          |              phi_ln_fu_411              |    0    |    0    |    20   |
|          |            phi_ln30_1_fu_420            |    0    |    0    |    20   |
|          |            phi_ln30_2_fu_429            |    0    |    0    |    20   |
|          |                tmp_fu_438               |    0    |    0    |    14   |
|    mux   |               tmp_1_fu_455              |    0    |    0    |    14   |
|          |            phi_ln30_3_fu_475            |    0    |    0    |    20   |
|          |            phi_ln30_4_fu_485            |    0    |    0    |    20   |
|          |            phi_ln30_5_fu_495            |    0    |    0    |    20   |
|          |               tmp_2_fu_505              |    0    |    0    |    14   |
|          |               tmp_3_fu_517              |    0    |    0    |    14   |
|----------|-----------------------------------------|---------|---------|---------|
|          |            mul_ln30_1_fu_237            |    4    |    0    |    20   |
|          |             mul_ln30_fu_241             |    4    |    0    |    20   |
|    mul   |             mul_ln26_fu_297             |    0    |    0    |    23   |
|          |            mul_ln30_2_fu_329            |    0    |    0    |    17   |
|          |             mul_ln22_fu_352             |    0    |    0    |    23   |
|          |            mul_ln22_1_fu_384            |    0    |    0    |    23   |
|----------|-----------------------------------------|---------|---------|---------|
|   icmp   |             icmp_ln23_fu_261            |    0    |    0    |    12   |
|----------|-----------------------------------------|---------|---------|---------|
|    sub   |               empty_fu_284              |    0    |    0    |    12   |
|----------|-----------------------------------------|---------|---------|---------|
|          |       zext_ln30_1_read_read_fu_96       |    0    |    0    |    0    |
|          |         conv17_read_read_fu_102         |    0    |    0    |    0    |
|          | arg1_r_2_2_0252_reload_read_read_fu_108 |    0    |    0    |    0    |
|          | arg1_r_2_1_0251_reload_read_read_fu_114 |    0    |    0    |    0    |
|          | arg1_r_2_0_0250_reload_read_read_fu_120 |    0    |    0    |    0    |
|   read   | arg1_r_1_2_0249_reload_read_read_fu_126 |    0    |    0    |    0    |
|          | arg1_r_1_1_0248_reload_read_read_fu_132 |    0    |    0    |    0    |
|          | arg1_r_1_0_0247_reload_read_read_fu_138 |    0    |    0    |    0    |
|          |  arg1_r_0_0243_reload_read_read_fu_144  |    0    |    0    |    0    |
|          | arg1_r_229_0245_reload_read_read_fu_150 |    0    |    0    |    0    |
|          | arg1_r_128_0244_reload_read_read_fu_156 |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |         zext_ln30_1_cast_fu_245         |    0    |    0    |    0    |
|          |            conv17_cast_fu_249           |    0    |    0    |    0    |
|          |             zext_ln26_fu_293            |    0    |    0    |    0    |
|          |            zext_ln30_4_fu_325           |    0    |    0    |    0    |
|   zext   |            zext_ln22_1_fu_349           |    0    |    0    |    0    |
|          |             zext_ln22_fu_368            |    0    |    0    |    0    |
|          |            zext_ln22_2_fu_380           |    0    |    0    |    0    |
|          |            zext_ln30_3_fu_400           |    0    |    0    |    0    |
|          |             zext_ln30_fu_450            |    0    |    0    |    0    |
|          |            zext_ln30_2_fu_528           |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |            trunc_ln26_fu_289            |    0    |    0    |    0    |
|   trunc  |            trunc_ln22_fu_345            |    0    |    0    |    0    |
|          |            trunc_ln30_fu_407            |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |             trunc_ln4_fu_309            |    0    |    0    |    0    |
|partselect|           trunc_ln30_2_fu_335           |    0    |    0    |    0    |
|          |               tmp_4_fu_358              |    0    |    0    |    0    |
|          |               tmp_5_fu_390              |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|bitconcatenate|              shl_ln_fu_533              |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   Total  |                                         |    8    |   136   |   564   |
|----------|-----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
| arg1_r_0_0243_reload_read_reg_595 |   32   |
|arg1_r_128_0244_reload_read_reg_608|   32   |
|arg1_r_1_0_0247_reload_read_reg_589|   32   |
|arg1_r_1_1_0248_reload_read_reg_583|   32   |
|arg1_r_1_2_0249_reload_read_reg_576|   32   |
|arg1_r_229_0245_reload_read_reg_601|   32   |
|arg1_r_2_0_0250_reload_read_reg_570|   32   |
|arg1_r_2_1_0251_reload_read_reg_564|   32   |
|arg1_r_2_2_0252_reload_read_reg_557|   32   |
|        arr_1_addr_1_reg_685       |    2   |
|         arr_1_addr_reg_667        |    2   |
|        arr_2_addr_1_reg_691       |    2   |
|         arr_2_addr_reg_673        |    2   |
|         arr_addr_1_reg_679        |    2   |
|          arr_addr_reg_661         |    2   |
|        conv17_cast_reg_619        |   64   |
|           empty_reg_636           |    4   |
|            i_1_reg_624            |    4   |
|             i_reg_550             |    4   |
|         icmp_ln23_reg_632         |    1   |
|         trunc_ln22_reg_655        |    2   |
|        trunc_ln30_2_reg_648       |    2   |
|         trunc_ln4_reg_641         |    2   |
|      zext_ln30_1_cast_reg_614     |   63   |
+-----------------------------------+--------+
|               Total               |   446  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_183 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_183 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_183 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_193 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_193 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_193 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_203 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_203 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_203 |  p2  |   4  |   0  |    0   ||    20   |
|     grp_fu_267    |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_303    |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   412  ||  4.991  ||   132   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   136  |   564  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   132  |
|  Register |    -   |    -   |   446  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    4   |   582  |   696  |
+-----------+--------+--------+--------+--------+
