Saurabh N. Adya , Igor L. Markov, Fixed-outline floorplanning: enabling hierarchical design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.6, p.1120-1135, December 2003[doi>10.1109/TVLSI.2003.817546]
Amba Ahb Interconnection Matrix. 2008. http://www.synopsys.com/products/designware/amba_solutions.html.
Kaustav Banerjee , Amit Mehrotra, Coupled analysis of electromigration reliability and performance in ULSI signal nets, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
L. Benini , A. Macii , M. Poncino , R. Scarsi, Architectures and synthesis algorithms for power-efficient bus interfaces, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.9, p.969-980, November 2006[doi>10.1109/43.863637]
Andrea Bona , Vittorio Zaccaria , Roberto Zafalon, System Level Power Modeling and Simulation of High-End Industrial Network-on-Chip, Proceedings of the conference on Design, automation and test in Europe, p.30318, February 16-20, 2004
Shekhar Borkar , Tanay Karnik , Vivek De, Design and reliability challenges in nanometer technologies, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996588]
Cadence PKS. 2008. www.cadence.com/datasheets/pks_ds.pdf.
M. Caldari , M. Conti , M. Coppola , P. Crippa , S. Orcioni , L. Pieralisi , C. Turchetti, System-Level Power Analysis Methodology Applied to the AMBA AHB Bus, Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum, p.20032, March 03-07, 2003
Nagu Dhanwada , Ing-Chao Lin , Vijay Narayanan, A power estimation methodology for systemC transaction level models, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA[doi>10.1145/1084834.1084874]
Faraway, J. J. 2004. Linear Models with R. CRC Press.
GNU R. 2008. http://www.gnu.org/software/r/R.html.
Ho, R., Mai, K. W., and Horowitz, M. A. 2001. The future of wires. Proc. IEEE 89, 4, 490--504.
JVT ISO/IEC MPEG, ITU-T VCEG. 2003. Final draft international standard of joint video specification (ITU-T Rec. H.264/ISO/IEC 14496-10 AVC). JVT-G050.
Vishal Khandelwal , Ankur Srivastava, A general framework for accurate statistical timing analysis considering correlations, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065607]
Claudia Kretzschmar , André K. Nieuwland , Dietmar Müller, Why Transition Coding for Power Minimization of On-Chip Buses Does Not Work, Proceedings of the conference on Design, automation and test in Europe, p.10512, February 16-20, 2004
Kanishka Lahiri , Anand Raghunathan, Power analysis of system-level on-chip communication architectures, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden[doi>10.1145/1016720.1016777]
Kanishka Lahiri , Sujit Dey , Debashis Panigrahi , Anand Raghunathan, Battery-Driven System Design: A New Frontier in Low Power Design, Proceedings of the 2002 Asia and South Pacific Design Automation Conference, p.261, January 07-11, 2002
Marcello Lajolo , Anand Raghunathan , Sujit Dey , Luciano Lavagno, Cosimulation-based power estimation for system-on-chip design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.3, p.253-266, June 2002[doi>10.1109/TVLSI.2002.1043328]
Jiayong Le , Xin Li , Lawrence T. Pileggi, STAC: statistical timing analysis with correlation, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996665]
Ikhwan Lee , Hyunsuk Kim , Peng Yang , Sungjoo Yoo , Eui-Young Chung , Kyu-Myung Choi , Jeong-Taek Kong , Soo-Kwan Eo, PowerViP: Soc power estimation framework at transaction level, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118431]
Metro IP. http://www.arm.com/products/physicalip/metro.html.
Pasricha, S. 2002. Transaction level modeling of SoC with System C 2.0. In Proceedings of the SNUG Conference.
Sudeep Pasricha , Nikil Dutt, On-Chip Communication Architectures: System on Chip Interconnect, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2008
Sudeep Pasricha , Nikil Dutt , Mohamed Ben-Romdhane, Extending the transaction level modeling approach for fast communication architecture exploration, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996603]
Sudeep Pasricha , Young-Hwan Park , Fadi J. Kurdahi , Nikil Dutt, System-level power-performance trade-offs in bus matrix communication architecture synthesis, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176254.1176327]
Jan M. Rabaey, Digital integrated circuits: a design perspective, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996
Chittarsu Raghunandan , K. S. Sainarayanan , M. B. Srinivas, Process Variation Aware Bus-Coding Scheme for Delay Minimization in VLSI Interconnects, Proceedings of the 9th international symposium on Quality Electronic Design, p.43-46, March 17-19, 2008
Paul P. Sotiriadis , Anantha P. Chandrakasan, A bus energy model for deep submicron technology, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.3, p.341-350, June 2002[doi>10.1109/TVLSI.2002.1043337]
Synopsys CoreTools, PrimeTime PX. 2008. http://www.synopsys.com.
Systemc Initiative. 2008. http://www.systemc.org.
Sampo Tuuna , Jouni Isoaho , Hannu Tenhunen, Analysis of Delay Variation in Encoded On-Chip Bus Signaling under Process Variation, Proceedings of the 21st International Conference on VLSI Design, p.228-234, January 04-08, 2008[doi>10.1109/VLSI.2008.73]
A. Papanikolaou , F. Lobmaier , H. Wang , M. Miranda , F. Catthoor, A system-level methodology for fully compensating process variability impact of memory organizations in periodic applications, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA[doi>10.1145/1084834.1084866]
