set ::env(PROJECT_NAME) I2S_Module
set ::env(DESIGN_TOP) I2S_Master
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/I2S_Module/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/I2S_Module/rtl/I2S_Module.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) Communication
