[2025-09-18 02:05:15] START suite=qualcomm_srv trace=srv195_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv195_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 3307296 heartbeat IPC: 3.024 cumulative IPC: 3.024 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 6129836 heartbeat IPC: 3.543 cumulative IPC: 3.263 (Simulation time: 00 hr 01 min 20 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 6129836 cumulative IPC: 3.263 (Simulation time: 00 hr 01 min 20 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 6129836 cumulative IPC: 3.263 (Simulation time: 00 hr 01 min 20 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 11869362 heartbeat IPC: 1.742 cumulative IPC: 1.742 (Simulation time: 00 hr 02 min 13 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 17821236 heartbeat IPC: 1.68 cumulative IPC: 1.711 (Simulation time: 00 hr 03 min 09 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 23695225 heartbeat IPC: 1.702 cumulative IPC: 1.708 (Simulation time: 00 hr 04 min 08 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 29370986 heartbeat IPC: 1.762 cumulative IPC: 1.721 (Simulation time: 00 hr 05 min 03 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 35233805 heartbeat IPC: 1.706 cumulative IPC: 1.718 (Simulation time: 00 hr 06 min 00 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 40926429 heartbeat IPC: 1.757 cumulative IPC: 1.724 (Simulation time: 00 hr 06 min 54 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 46634059 heartbeat IPC: 1.752 cumulative IPC: 1.728 (Simulation time: 00 hr 07 min 26 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 52430901 heartbeat IPC: 1.725 cumulative IPC: 1.728 (Simulation time: 00 hr 07 min 59 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv195_ap.champsimtrace.xz")
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 110000012 cycles: 58140849 heartbeat IPC: 1.751 cumulative IPC: 1.73 (Simulation time: 00 hr 08 min 31 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 57397469 cumulative IPC: 1.742 (Simulation time: 00 hr 09 min 02 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 57397469 cumulative IPC: 1.742 (Simulation time: 00 hr 09 min 02 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv195_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.742 instructions: 100000001 cycles: 57397469
CPU 0 Branch Prediction Accuracy: 97.07% MPKI: 5.357 Average ROB Occupancy at Mispredict: 85.68
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00108
BRANCH_INDIRECT: 0.00701
BRANCH_CONDITIONAL: 5.345
BRANCH_DIRECT_CALL: 0.00134
BRANCH_INDIRECT_CALL: 0.00149
BRANCH_RETURN: 0.0007


====Backend Stall Breakdown====
ROB_STALL: 782828
LQ_STALL: 0
SQ_STALL: 1218374


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 162.66844
REPLAY_LOAD: 95.33063
NON_REPLAY_LOAD: 11.382142

== Total ==
ADDR_TRANS: 182514
REPLAY_LOAD: 129173
NON_REPLAY_LOAD: 471141

== Counts ==
ADDR_TRANS: 1122
REPLAY_LOAD: 1355
NON_REPLAY_LOAD: 41393

cpu0->cpu0_STLB TOTAL        ACCESS:     939804 HIT:     897312 MISS:      42492 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     939804 HIT:     897312 MISS:      42492 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 223.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     788148 HIT:     392158 MISS:     395990 MSHR_MERGE:      75994
cpu0->cpu0_L2C LOAD         ACCESS:     444290 HIT:     276180 MISS:     168110 MSHR_MERGE:      19694
cpu0->cpu0_L2C RFO          ACCESS:      57169 HIT:       5812 MISS:      51357 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     111369 HIT:      13960 MISS:      97409 MSHR_MERGE:      56300
cpu0->cpu0_L2C WRITE        ACCESS:      79486 HIT:      78843 MISS:        643 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      95834 HIT:      17363 MISS:      78471 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      97072 ISSUED:      96800 USEFUL:      20449 USELESS:       2319
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 94.38 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15004266 HIT:   14617448 MISS:     386818 MSHR_MERGE:     120252
cpu0->cpu0_L1I LOAD         ACCESS:   15004266 HIT:   14617448 MISS:     386818 MSHR_MERGE:     120252
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.61 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27593990 HIT:   26791619 MISS:     802371 MSHR_MERGE:     456765
cpu0->cpu0_L1D LOAD         ACCESS:   14895319 HIT:   14531856 MISS:     363463 MSHR_MERGE:     185738
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     593247 HIT:     555060 MISS:      38187 MSHR_MERGE:      23310
cpu0->cpu0_L1D WRITE        ACCESS:   12003187 HIT:   11698590 MISS:     304597 MSHR_MERGE:     247427
cpu0->cpu0_L1D TRANSLATION  ACCESS:     102237 HIT:       6113 MISS:      96124 MSHR_MERGE:        290
cpu0->cpu0_L1D PREFETCH REQUESTED:    3427302 ISSUED:     593239 USEFUL:       2209 USELESS:       1560
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 92.72 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12813091 HIT:   12713698 MISS:      99393 MSHR_MERGE:      57285
cpu0->cpu0_ITLB LOAD         ACCESS:   12813091 HIT:   12713698 MISS:      99393 MSHR_MERGE:      57285
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 12.62 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24876199 HIT:   23570882 MISS:    1305317 MSHR_MERGE:     407620
cpu0->cpu0_DTLB LOAD         ACCESS:   24876199 HIT:   23570882 MISS:    1305317 MSHR_MERGE:     407620
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 15.08 cycles
cpu0->LLC TOTAL        ACCESS:     389777 HIT:     160413 MISS:     229364 MSHR_MERGE:      11146
cpu0->LLC LOAD         ACCESS:     148416 HIT:      40707 MISS:     107709 MSHR_MERGE:       1779
cpu0->LLC RFO          ACCESS:      51357 HIT:      13900 MISS:      37457 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      41109 HIT:       6610 MISS:      34499 MSHR_MERGE:       9367
cpu0->LLC WRITE        ACCESS:      70424 HIT:      70185 MISS:        239 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      78471 HIT:      29011 MISS:      49460 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.76 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6171
  ROW_BUFFER_MISS:     211751
  AVG DBUS CONGESTED CYCLE: 6.276
Channel 0 WQ ROW_BUFFER_HIT:       9530
  ROW_BUFFER_MISS:      41371
  FULL:          0
Channel 0 REFRESHES ISSUED:       4783

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1028142        10523         7038        25407
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          209          441         2876         7538
  STLB miss resolved @ L2C                0          550         2473         5535        22159
  STLB miss resolved @ LLC                0          823         4322         5456        24840
  STLB miss resolved @ MEM                0         1126         8002        17106        45517

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              27715         1981        48246         2679         1109
---------------------------------------------------------------
  STLB miss resolved @ L1D               29            9           73          609          286
  STLB miss resolved @ L2C               10           36           35          149           60
  STLB miss resolved @ LLC               42           29          142         1701          470
  STLB miss resolved @ MEM               20            5           73          973          718
[2025-09-18 02:14:18] END   suite=qualcomm_srv trace=srv195_ap (rc=0)
