Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : xc6slx9-3tqg144
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : HDMI_test

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ferney/FERNEY/ECCI/proyectos_Inves/kit3/HDMI_test/HDMI_test.v" into library work
Parsing module <HDMI_test>.
Parsing module <TMDS_encoder>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/ferney/FERNEY/ECCI/proyectos_Inves/kit3/HDMI_test/HDMI_test.v" Line 25: Port CLK180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/ferney/FERNEY/ECCI/proyectos_Inves/kit3/HDMI_test/HDMI_test.v" Line 81: Port CLK0 is not connected to this instance

Elaborating module <HDMI_test>.

Elaborating module <DCM_SP(CLKIN_PERIOD=83,CLKFX_MULTIPLY=2,CLKFX_DIVIDE=1)>.
WARNING:HDLCompiler:1127 - "/home/ferney/FERNEY/ECCI/proyectos_Inves/kit3/HDMI_test/HDMI_test.v" Line 37: Assignment to clk_lckd ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:413 - "/home/ferney/FERNEY/ECCI/proyectos_Inves/kit3/HDMI_test/HDMI_test.v" Line 59: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/ferney/FERNEY/ECCI/proyectos_Inves/kit3/HDMI_test/HDMI_test.v" Line 60: Result of 32-bit expression is truncated to fit in 10-bit target.

Elaborating module <TMDS_encoder>.

Elaborating module <DCM_SP(CLKFX_MULTIPLY=10)>.

Elaborating module <OBUFDS>.
WARNING:HDLCompiler:413 - "/home/ferney/FERNEY/ECCI/proyectos_Inves/kit3/HDMI_test/HDMI_test.v" Line 109: Result of 5-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <HDMI_test>.
    Related source file is "/home/ferney/FERNEY/ECCI/proyectos_Inves/kit3/HDMI_test/HDMI_test.v".
        ScreenX = 640
        ScreenY = 480
        BlankingVertical = 44
        BlankingHorizontal = 159
    Found 10-bit register for signal <CounterY>.
    Found 8-bit register for signal <red>.
    Found 8-bit register for signal <green>.
    Found 8-bit register for signal <blue>.
    Found 1-bit register for signal <TMDS_shift_load>.
    Found 10-bit register for signal <TMDS_shift_red>.
    Found 10-bit register for signal <TMDS_shift_green>.
    Found 10-bit register for signal <TMDS_shift_blue>.
    Found 4-bit register for signal <TMDS_mod10>.
    Found 10-bit register for signal <CounterX>.
    Found 11-bit adder for signal <n0103[10:0]> created at line 59.
    Found 11-bit adder for signal <n0105[10:0]> created at line 60.
    Found 4-bit adder for signal <TMDS_mod10[3]_GND_1_o_add_47_OUT> created at line 96.
    Found 10-bit comparator greater for signal <PWR_1_o_CounterX[9]_LessThan_1_o> created at line 53
    Found 10-bit comparator greater for signal <CounterX[9]_PWR_1_o_LessThan_2_o> created at line 53
    Found 10-bit comparator greater for signal <GND_1_o_CounterX[9]_LessThan_4_o> created at line 54
    Found 10-bit comparator greater for signal <CounterX[9]_GND_1_o_LessThan_5_o> created at line 54
    Found 10-bit comparator greater for signal <CounterX[9]_PWR_1_o_LessThan_7_o> created at line 55
    Found 10-bit comparator greater for signal <CounterY[9]_GND_1_o_LessThan_8_o> created at line 55
    Found 8-bit comparator equal for signal <W<7>> created at line 66
    Found 2-bit comparator equal for signal <CounterY[4]_CounterX[4]_equal_25_o> created at line 69
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  79 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <HDMI_test> synthesized.

Synthesizing Unit <TMDS_encoder>.
    Related source file is "/home/ferney/FERNEY/ECCI/proyectos_Inves/kit3/HDMI_test/HDMI_test.v".
    Found 4-bit register for signal <balance_acc>.
    Found 10-bit register for signal <TMDS>.
    Found 4-bit subtractor for signal <balance_acc_inc> created at line 140.
    Found 4-bit subtractor for signal <balance_acc[3]_balance_acc_inc[3]_sub_29_OUT> created at line 141.
    Found 2-bit adder for signal <n0109[1:0]> created at line 132.
    Found 3-bit adder for signal <n0112[2:0]> created at line 132.
    Found 2-bit adder for signal <n0130[1:0]> created at line 137.
    Found 3-bit adder for signal <n0133[2:0]> created at line 137.
    Found 4-bit adder for signal <balance_acc[3]_balance_acc_inc[3]_add_29_OUT> created at line 141.
    Found 4-bit adder for signal <_n0160> created at line 132.
    Found 4-bit adder for signal <_n0161> created at line 132.
    Found 4-bit adder for signal <_n0162> created at line 132.
    Found 4-bit adder for signal <_n0163> created at line 132.
    Found 4-bit adder for signal <Nb1s> created at line 132.
    Found 4-bit adder for signal <_n0165> created at line 137.
    Found 4-bit subtractor for signal <_n0166> created at line 137.
    Found 4-bit adder for signal <_n0167> created at line 137.
    Found 4-bit adder for signal <_n0168> created at line 137.
    Found 4-bit adder for signal <_n0169> created at line 137.
    Found 4-bit adder for signal <balance> created at line 137.
    Found 4-bit comparator greater for signal <GND_4_o_Nb1s[3]_LessThan_8_o> created at line 133
    Found 1-bit comparator equal for signal <balance_sign_eq> created at line 138
    Summary:
	inferred  17 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <TMDS_encoder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 54
 11-bit adder                                          : 2
 2-bit adder                                           : 6
 3-bit adder                                           : 6
 4-bit adder                                           : 31
 4-bit addsub                                          : 3
 4-bit subtractor                                      : 6
# Registers                                            : 16
 1-bit register                                        : 1
 10-bit register                                       : 8
 4-bit register                                        : 4
 8-bit register                                        : 3
# Comparators                                          : 14
 1-bit comparator equal                                : 3
 10-bit comparator greater                             : 6
 2-bit comparator equal                                : 1
 4-bit comparator greater                              : 3
 8-bit comparator equal                                : 1
# Multiplexers                                         : 13
 1-bit 2-to-1 multiplexer                              : 3
 10-bit 2-to-1 multiplexer                             : 9
 32-bit 2-to-1 multiplexer                             : 1
# Xors                                                 : 12
 1-bit xor2                                            : 3
 7-bit xor2                                            : 6
 8-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <HDMI_test>.
The following registers are absorbed into counter <TMDS_mod10>: 1 register on signal <TMDS_mod10>.
The following registers are absorbed into counter <CounterX>: 1 register on signal <CounterX>.
Unit <HDMI_test> synthesized (advanced).

Synthesizing (advanced) Unit <TMDS_encoder>.
The following registers are absorbed into accumulator <balance_acc>: 1 register on signal <balance_acc>.
	The following adders/subtractors are grouped into adder tree <Madd_balance_Madd1> :
 	<Madd__n0169_Madd> in block <TMDS_encoder>, 	<Madd_n0130[1:0]> in block <TMDS_encoder>, 	<Madd_balance_Madd> in block <TMDS_encoder>.
	The following adders/subtractors are grouped into adder tree <Madd_Nb1s_Madd1> :
 	<Madd__n0160> in block <TMDS_encoder>, 	<Madd__n0161> in block <TMDS_encoder>, 	<Madd__n0163_Madd> in block <TMDS_encoder>, 	<Madd_n0109[1:0]> in block <TMDS_encoder>, 	<Madd_Nb1s_Madd> in block <TMDS_encoder>.
Unit <TMDS_encoder> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 11-bit adder                                          : 1
 4-bit adder carry in                                  : 3
 4-bit subtractor                                      : 6
# Adder Trees                                          : 6
 4-bit / 4-inputs adder tree                           : 3
 4-bit / 6-inputs adder tree                           : 3
# Counters                                             : 2
 10-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Accumulators                                         : 3
 4-bit updown accumulator                              : 3
# Registers                                            : 95
 Flip-Flops                                            : 95
# Comparators                                          : 14
 1-bit comparator equal                                : 3
 10-bit comparator greater                             : 6
 2-bit comparator equal                                : 1
 4-bit comparator greater                              : 3
 8-bit comparator equal                                : 1
# Multiplexers                                         : 13
 1-bit 2-to-1 multiplexer                              : 3
 10-bit 2-to-1 multiplexer                             : 9
 32-bit 2-to-1 multiplexer                             : 1
# Xors                                                 : 12
 1-bit xor2                                            : 3
 7-bit xor2                                            : 6
 8-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <red_0> in Unit <HDMI_test> is equivalent to the following FF/Latch, which will be removed : <red_1> 

Optimizing unit <HDMI_test> ...

Optimizing unit <TMDS_encoder> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block HDMI_test, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 120
 Flip-Flops                                            : 120

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : project.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 287
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 18
#      LUT2                        : 25
#      LUT3                        : 48
#      LUT4                        : 18
#      LUT5                        : 36
#      LUT6                        : 99
#      MUXCY                       : 18
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 120
#      FD                          : 56
#      FDE                         : 10
#      FDR                         : 54
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 6
#      IBUFG                       : 1
#      OBUF                        : 1
#      OBUFDS                      : 4
# DCMs                             : 2
#      DCM_SP                      : 2

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             120  out of  11440     1%  
 Number of Slice LUTs:                  247  out of   5720     4%  
    Number used as Logic:               247  out of   5720     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    247
   Number with an unused Flip Flop:     127  out of    247    51%  
   Number with an unused LUT:             0  out of    247     0%  
   Number of fully used LUT-FF pairs:   120  out of    247    48%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    102     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------+-------+
Clock Signal                       | Clock buffer(FF name)    | Load  |
-----------------------------------+--------------------------+-------+
pixclk0                            | DCM_SP:CLKFX             | 85    |
pixclk0                            | DCM_SP:CLKFX+DCM_SP:CLKFX| 35    |
-----------------------------------+--------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 52.876ns (Maximum Frequency: 18.912MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'pixclk0'
  Clock period: 52.876ns (frequency: 18.912MHz)
  Total number of paths / destination ports: 70324 / 184
-------------------------------------------------------------------------
Delay:               2.644ns (Levels of Logic = 1)
  Source:            TMDS_mod10_2 (FF)
  Destination:       TMDS_mod10_2 (FF)
  Source Clock:      pixclk0 rising 20.0X
  Destination Clock: pixclk0 rising 20.0X

  Data Path: TMDS_mod10_2 to TMDS_mod10_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.447   0.912  TMDS_mod10_2 (TMDS_mod10_2)
     LUT4:I1->O            3   0.205   0.650  TMDS_mod10[3]_PWR_1_o_equal_42_o<3>1 (TMDS_mod10[3]_PWR_1_o_equal_42_o)
     FDR:R                     0.430          TMDS_mod10_2
    ----------------------------------------
    Total                      2.644ns (1.082ns logic, 1.562ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pixclk0'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            TMDS_shift_red_0 (FF)
  Destination:       TMDSp<2> (PAD)
  Source Clock:      pixclk0 rising 20.0X

  Data Path: TMDS_shift_red_0 to TMDSp<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  TMDS_shift_red_0 (TMDS_shift_red_0)
     OBUFDS:I->O               2.571          OBUFDS_red (TMDSp<2>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock pixclk0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
pixclk0        |   15.878|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 24.00 secs
Total CPU time to Xst completion: 23.76 secs
 
--> 


Total memory usage is 382080 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    1 (   0 filtered)

