$comment
	File created using the following command:
		vcd file mic1.msim.vcd -direction
$end
$date
	Fri Mar 22 15:42:14 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module decoder3_8_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # C $end
$var wire 1 $ S0 $end
$var wire 1 % S1 $end
$var wire 1 & S2 $end
$var wire 1 ' S3 $end
$var wire 1 ( S4 $end
$var wire 1 ) S5 $end
$var wire 1 * S6 $end
$var wire 1 + S7 $end
$var wire 1 , sampler $end
$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 C~combout $end
$var wire 1 4 A~combout $end
$var wire 1 5 B~combout $end
$var wire 1 6 inst~0_combout $end
$var wire 1 7 inst~1_combout $end
$var wire 1 8 inst~2_combout $end
$var wire 1 9 inst~3_combout $end
$var wire 1 : inst~4_combout $end
$var wire 1 ; inst~5_combout $end
$var wire 1 < inst~6_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
x$
x%
x&
x'
x(
x)
x*
x+
x,
0-
1.
x/
10
11
12
03
04
05
x6
x7
x8
x9
x:
x;
x<
$end
#845
0;
#849
07
#965
0:
#966
08
#969
0<
#1075
16
#1123
09
#3957
0*
#3961
0&
#4493
1$
#4516
0(
#4534
0)
#4640
1%
#4641
0'
#4671
0+
#125000
1#
0,
#125989
13
#127064
06
#127112
19
#130482
0$
#130505
1(
#130629
0%
#250000
1"
0#
1,
#250989
03
15
#251838
17
09
#254950
1&
#255231
0(
#375000
1#
0,
#375989
13
#377059
07
#377075
1;
#380171
0&
#380187
1*
#500000
1!
0"
0#
1,
#500979
14
#500989
03
05
#501948
0;
#505060
0*
#625000
1#
0,
#625989
13
#627107
1:
#630676
1)
#750000
1"
0#
1,
#750989
03
15
#751838
0:
#752059
18
#755407
0)
#755734
1'
#875000
1#
0,
#875989
13
#877059
08
#877081
1<
#880734
0'
#880783
1+
#1000000
