<board schema_version="2.1" vendor="microphase.cn" name="z7_lite_z7020" display_name="MicroPhase Z7 Lite (z7020)" url="www.microphase.cn" preset_file="preset.xml">
<!-- Board file revision -->
<file_version>1.0</file_version>

<!-- Board PCB revision -->
<compatible_board_revisions>
    <revision id="1">1.0</revision>
</compatible_board_revisions>

<images>
    <image name="z7-Lite_board.png" display_name="MicroPhase Z7 Lite (Z7020)" sub_type="board">
        <description>Microphase Z7-Lite Development board (Z7020 Version)</description>
    </image>
</images>

<!-- Board description -->
<description>The Z7-Lite is a development board from MicroPhase Technology. This board features 512MB DDR3 memory, 128MB QSPI Flash memory, 10/100MBit Ethernet and speed grade -2 Zynq 7020.</description>

<!-- Information about board components: fpga part, interfaces, etc. -->
<components>
	
    <!-- FPGA part -->
    <component name="part0" display_name="Z7-Lite" type="fpga" part_name="xc7z020clg400-2" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="www.xilinx.com">
        <description>FPGA part on the board</description>
      	
        <!-- Associated FPGA interfaces and IP cores -->
	<interfaces>

	    <!-- Zynq 7000 processing system -->
	    <interface mode="master" name="ps7_fixedio" type="xilinx.com:display_processing_system7:fixedio_rtl:1.0" of_component="ps7_fixedio" preset_proc="ps7_preset"> 
	        <preferred_ips>
		    <preferred_ip vendor="xilinx.com" library="ip" name="processing_system7" order="0"/>
	        </preferred_ips>
            </interface>

            <!-- User LEDs: Red and Green (LED6) -->
            <interface mode="master" name="leds_2bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="leds_2bits" preset_proc="leds_2bits_preset">
                <preferred_ips>
                    <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
                </preferred_ips>
                <port_maps>
                    <port_map logical_port="TRI_O" physical_port="leds_2bits_tri_o" dir="out"> 
                        <pin_maps>
                            <pin_map port_index="0" component_pin="leds_2bits_tri_o_0"/> 
                            <pin_map port_index="1" component_pin="leds_2bits_tri_o_1"/> 
                        </pin_maps>
                    </port_map>
                </port_maps>
            </interface>
			
			<interface mode="master" name="btns_2bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="btns_2bits" preset_proc="btns_2bits_preset">
                <preferred_ips>
                    <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
                </preferred_ips>
                <port_maps>
                    <port_map logical_port="TRI_I" physical_port="leds_2bits_tri_i" dir="in"> 
                        <pin_maps>
                            <pin_map port_index="0" component_pin="btns_2bits_tri_i_0"/> 
                            <pin_map port_index="1" component_pin="btns_2bits_tri_i_1"/> 
                        </pin_maps>
                    </port_map>
                </port_maps>
            </interface>

        </interfaces>
    </component>

    <!-- Zynq 7000 processing system -->
    <component name="ps7_fixedio" display_name="PS7 fixed IO" type="chip" sub_type="fixed_io" major_group=""/>	

    <!-- User LEDs: Red and Green (LED6) -->
    <component name="leds_2bits" display_name="LEDs" type="chip" sub_type="led" major_group="General Purpose Input or Output">
        <description>LEDs, Active Low</description>
    </component>
	
	<component name="btns_2bits" display_name="BTNs" type="chip" sub_type="btn" major_group="General Purpose Input or Output">
        <description>Buttons, Active Low</description>
    </component>

</components>
<jtag_chains>
  <jtag_chain name="chain1">
    <position name="0" component="part0"/>
  </jtag_chain>
</jtag_chains>
