============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 20 2019  08:44:44 am
  Module:                 FME_INTER_2
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                    Instance                                        Module                      Cells  Cell Area  Net Area   Total Area 
----------------------------------------------------------------------------------------------------------------------------------------
FME_INTER_2                                                                                      4225      23603      9140        32743 
  U_inter                                       interpolation_bit_width10                        2249      12333      4439        16772 
    csa_tree_PUs_0__U_F2_U_S1_add_18_10_groupi  csa_tree_PUs_0__U_F2_U_S1_add_18_10_group_119     115        779       217          997 
    csa_tree_PUs_0__U_F2_U_S21_add_18_10_groupi csa_tree_PUs_0__U_F2_U_S21_add_18_10_group_117    115        749       218          967 
    csa_tree_PUs_1__U_F2_U_S1_add_18_10_groupi  csa_tree_PUs_1__U_F2_U_S1_add_18_10_group_115     115        746       218          964 
    csa_tree_PUs_3__U_F2_U_S21_add_18_10_groupi csa_tree_PUs_3__U_F2_U_S21_add_18_10_group_105    113        682       215          896 
    csa_tree_PUs_3__U_F2_U_S1_add_18_10_groupi  csa_tree_PUs_3__U_F2_U_S1_add_18_10_group_107     113        682       215          896 
    csa_tree_PUs_2__U_F2_U_S21_add_18_10_groupi csa_tree_PUs_2__U_F2_U_S21_add_18_10_group_109    113        682       215          896 
    csa_tree_PUs_2__U_F2_U_S1_add_18_10_groupi  csa_tree_PUs_2__U_F2_U_S1_add_18_10_group_111     113        682       215          896 
    csa_tree_PUs_1__U_F2_U_S21_add_18_10_groupi csa_tree_PUs_1__U_F2_U_S21_add_18_10_group_113    113        682       215          896 
    csa_tree_PUs_4__U_F2_U_S1_add_18_10_groupi  csa_tree_PUs_4__U_F2_U_S1_add_18_10_group_103     113        681       215          896 
    csa_tree_PUs_4__U_F2_U_S21_add_18_10_groupi csa_tree_PUs_4__U_F2_U_S21_add_18_10_group_101    113        665       215          880 
    addinc_PUs[4].U_F2_U_1_U_S0_add_18_16       add_signed_carry_191_798                           82        416       134          550 
    addinc_PUs[3].U_F2_U_1_U_S0_add_18_16       add_signed_carry_191_800                           84        407       139          545 
    addinc_PUs[2].U_F2_U_1_U_S0_add_18_16       add_signed_carry_191_802                           84        407       139          545 
    addinc_PUs[1].U_F2_U_1_U_S0_add_18_16       add_signed_carry_191_804                           84        407       139          545 
    addinc_PUs[0].U_F2_U_1_U_S0_add_18_16       add_signed_carry_191                               84        407       138          545 
    addinc_PUs[1].U_F2_U_1_U_S1_add_18_16       add_signed_carry_795                               80        409       128          537 
    addinc_PUs[0].U_F2_U_1_U_S1_add_18_16       add_signed_carry                                   80        408       128          536 
    addinc_PUs[4].U_F2_U_1_U_S1_add_18_16       add_signed_carry_789                               80        405       128          533 
    addinc_PUs[3].U_F2_U_1_U_S1_add_18_16       add_signed_carry_791                               80        405       128          533 
    addinc_PUs[2].U_F2_U_1_U_S1_add_18_16       add_signed_carry_793                               80        405       128          533 
    addinc_PUs[0].U_F2_U_0_U_S1_add_18_16       add_signed_carry_796                               78        401       125          526 
    addinc_PUs[0].U_F2_U_0_U_S0_add_18_16       add_signed_carry_191_805                           74        387       121          509 
    addinc_PUs[1].U_F2_U_S10_add_41_28          add_unsigned_carry_1276                             3         25         3           28 
    addinc_PUs[0].U_F2_U_S10_add_41_28          add_unsigned_carry                                  3         25         3           28 
    addinc_PUs[4].U_F2_U_S10_add_41_28          add_unsigned_carry_808_1279                         3         24         3           27 
    addinc_PUs[3].U_F2_U_S10_add_41_28          add_unsigned_carry_808_1280                         3         24         3           27 
    addinc_PUs[2].U_F2_U_S10_add_41_28          add_unsigned_carry_808                              3         24         3           27 
  U_buffer                                      buffer_shift                                     1346       7585      2919        10504 
  U_crtl                                        CRTL_bit_width10                                   90        481       172          653 
    inc_add_679_29                              increment_unsigned_22_23                            9         41         9           50 
    inc_add_664_29                              increment_unsigned_19_1273                          8         34         8           42 
    inc_add_649_29                              increment_unsigned_19                               8         34         8           42 
    lt_591_18                                   lt_signed_526                                       2          9         1           11 
    lt_584_18                                   lt_signed_528                                       2          9         1           11 
    lt_577_18                                   lt_signed_530                                       2          9         1           11 
  clipping[3].U_clip                            clip8_bit_width10_204                              15         71        14           85 
    gte_446_34                                  geq_signed_468_1265                                 6         41         7           48 
  clipping[2].U_clip                            clip8_bit_width10_205                              15         71        14           85 
    gte_446_34                                  geq_signed_468_1264                                 6         41         7           48 
  clipping[0].U_clip                            clip8_bit_width10                                  15         71        14           85 
    gte_446_34                                  geq_signed_468_1266                                 6         41         7           48 
  clipping[14].U_clip_gte_446_34                geq_signed_468                                      6         41         7           48 
  clipping[12].U_clip_gte_446_34                geq_signed_468_1272                                 6         41         7           48 
  clipping[11].U_clip_gte_446_34                geq_signed_468_1271                                 6         41         7           48 
  clipping[9].U_clip_gte_446_34                 geq_signed_468_1270                                 6         41         7           48 
  clipping[8].U_clip_gte_446_34                 geq_signed_468_1269                                 6         41         7           48 
  clipping[6].U_clip_gte_446_34                 geq_signed_468_1268                                 6         41         7           48 
  clipping[5].U_clip_gte_446_34                 geq_signed_468_1267                                 6         41         7           48 
  clipping[4].U_clip                            clip8_bit_width10_1_209                             3          9         0            9 
  clipping[1].U_clip                            clip8_bit_width10_1                                 3          9         0            9 
