{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "a8264823",
   "metadata": {},
   "source": [
    "# Develop a new VWR2A kernel using the VWR2A simulator\n",
    "This notebook illustrates how to use the simulator both for decoding existing VWR2A kernels (using isntructions from the morphological filter erosion example), as well as writing your own kernels by translating human-readable variables into hexadacimal ISA instructions for each specialized slot. At the end, we develop a working kernel that adds two vectors together.\n",
    "\n",
    "Note: For now, only one-column kernels are supported."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "5e0a478f",
   "metadata": {},
   "outputs": [],
   "source": [
    "%load_ext autoreload\n",
    "%autoreload 2\n",
    "import numpy as np\n",
    "import pandas as pd \n",
    "import sys, os\n",
    "from src import *\n",
    "from helpers import *"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0b467eeb",
   "metadata": {},
   "source": [
    "# ISAs for specialized slots\n",
    "First, we set up objects for each specialized slot of the VWR2A (i.e. kernel configuration, Load Store Unit, Reconfigurable Cells, etc.) and show how the instructions are decoded and encoded. For detailed descriptions of what function each ISA component does in each specialized slot, please see ``vwr2a_docs/vwr2a_ISA.docx``."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f7918b3b",
   "metadata": {},
   "source": [
    "### KERNEL CONFIGURATION\n",
    "Set up an application to be accelerated by loading the different kernel configurations into the kernel memory"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "81aeaf93",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "This kernel uses 39 instruction words starting at IMEM address 0.\n",
      "It uses column(s): both.\n",
      "The SRF is located in SPM bank 0.\n"
     ]
    }
   ],
   "source": [
    "# Load an existing kernel into memory\n",
    "kmem_pos = 1\n",
    "kmem_word = 0x18026\n",
    "\n",
    "kmem = KER_CONF()\n",
    "kmem.set_word(kmem_word, kmem_pos)\n",
    "kmem.get_kernel_info(kmem_pos)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "80e63aef",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Hex representation: 0x8000\n",
      "This kernel uses 1 instruction words starting at IMEM address 0.\n",
      "It uses column(s): 0.\n",
      "The SRF is located in SPM bank 0.\n"
     ]
    }
   ],
   "source": [
    "# Create a new kernel\n",
    "kmem_pos = 2\n",
    "\n",
    "# Kernel configuration parameters\n",
    "num_instructions=1\n",
    "imem_add_start=0\n",
    "column_usage=1\n",
    "srf_spm_addres=0\n",
    "\n",
    "kmem.set_params(num_instructions, imem_add_start, column_usage, srf_spm_addres, kmem_pos)\n",
    "print(\"Hex representation: \" + kmem.get_word_in_hex(kmem_pos))\n",
    "kmem.get_kernel_info(kmem_pos)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a48be74e",
   "metadata": {},
   "source": [
    "### Loop Control Unit IMEM "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "fce7b90d",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Immediate value: 0\n",
      "LCU is in loop control mode\n",
      "Exiting out of kernel\n",
      "No LCU registers are being written\n"
     ]
    }
   ],
   "source": [
    "# Load an existing imem word and decode it\n",
    "imem_pos = 1\n",
    "imem_word = 0xd9c00\n",
    "\n",
    "lcu_imem = LCU_IMEM()\n",
    "lcu_imem.set_word(imem_word, imem_pos)\n",
    "lcu_imem.get_instruction_info(imem_pos)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "30718751",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Hex representation: 0xdc383\n",
      "Immediate value: 3\n",
      "LCU is in loop control mode\n",
      "Performing ALU operation SADD between operands ZERO and ONE\n",
      "Writing ALU result to LCU register 2\n"
     ]
    }
   ],
   "source": [
    "# Create a new instruction\n",
    "imem_pos = 2\n",
    "\n",
    "# Define instruction parameters\n",
    "imm=3\n",
    "rf_wsel=2\n",
    "rf_we=1\n",
    "alu_op=LCU_ALU_OPS.SADD\n",
    "br_mode=0\n",
    "muxb_sel=LCU_MUXB_SEL.ONE\n",
    "muxa_sel=LCU_MUXA_SEL.ZERO\n",
    "\n",
    "lcu_imem.set_params(imm, rf_wsel, rf_we, alu_op, br_mode, muxb_sel, muxa_sel, imem_pos)\n",
    "print(\"Hex representation: \" + lcu_imem.get_word_in_hex(imem_pos))\n",
    "lcu_imem.get_instruction_info(imem_pos)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "45c184d2",
   "metadata": {},
   "source": [
    "### Load Store Unit IMEM "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "5d24b2de",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Performing LOAD from SPM to VWR_A\n",
      "Performing ALU operation SADD between operands R7 and ONE\n",
      "Writing ALU result to LSU register 7\n"
     ]
    }
   ],
   "source": [
    "# Load an existing imem word and decode it\n",
    "imem_pos = 1\n",
    "imem_word = 0x43d3f\n",
    "\n",
    "lsu_imem = LSU_IMEM()\n",
    "lsu_imem.set_word(imem_word, imem_pos)\n",
    "lsu_imem.get_instruction_info(imem_pos)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "673b45cb",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Hex representation: 0xe5aea\n",
      "Shuffling VWR A and B data into VWR C using operation CONCAT_BITREV_UPPER\n",
      "Performing ALU operation SRL between operands TWO and R5\n",
      "Writing ALU result to LSU register 2\n"
     ]
    }
   ],
   "source": [
    "# Create a new instruction\n",
    "imem_pos = 2\n",
    "\n",
    "# Define instruction parameters\n",
    "rf_wsel=2\n",
    "rf_we=1\n",
    "alu_op=LSU_ALU_OPS.SRL\n",
    "muxb_sel=LSU_MUXA_SEL.R5\n",
    "muxa_sel=LSU_MUXB_SEL.TWO\n",
    "vwr_shuf_op=SHUFFLE_SEL.CONCAT_BITREV_UPPER\n",
    "vwr_shuf_sel=LSU_OP_MODE.SHUFFLE\n",
    "\n",
    "lsu_imem.set_params(rf_wsel, rf_we, alu_op, muxb_sel, muxa_sel, vwr_shuf_op, vwr_shuf_sel, imem_pos)\n",
    "print(\"Hex representation: \" + lsu_imem.get_word_in_hex(imem_pos))\n",
    "lsu_imem.get_instruction_info(imem_pos)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4aa4392c",
   "metadata": {},
   "source": [
    "### Multiplexer Control Unit IMEM"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "41778210",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing to VWR rows [0] of VWR_A\n",
      "Reading from SRF index 0\n",
      "Performing ALU operation NOP between operands R0 and R0\n",
      "No MXCU registers are being written\n"
     ]
    }
   ],
   "source": [
    "# Load an existing imem word and decode it\n",
    "imem_pos = 1\n",
    "imem_word = 0x1\n",
    "\n",
    "mxcu_imem = MXCU_IMEM()\n",
    "mxcu_imem.set_word(imem_word, imem_pos)\n",
    "mxcu_imem.get_instruction_info(imem_pos)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "8d25ddda",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing to VWR rows [0] of VWR_B\n",
      "Writing from MXCU ALU to SRF register 3\n",
      "Performing ALU operation SADD between operands TWO and R0\n",
      "No MXCU registers are being written\n"
     ]
    }
   ],
   "source": [
    "# Create a new instruction\n",
    "imem_pos = 2\n",
    "\n",
    "# Define instruction parameters\n",
    "vwr_row_we = [0, 0, 0, 1]\n",
    "vwr_sel = MXCU_VWR_SEL.VWR_B.value\n",
    "srf_sel = 3\n",
    "alu_srf_write = ALU_SRF_WRITE.MXCU\n",
    "srf_we = 1\n",
    "rf_wsel = 0 \n",
    "rf_we = 0 \n",
    "alu_op =  MXCU_ALU_OPS.SADD\n",
    "muxb_sel = MXCU_MUXB_SEL.R0\n",
    "muxa_sel = MXCU_MUXA_SEL.TWO\n",
    "\n",
    "mxcu_imem.set_params(vwr_row_we, vwr_sel, srf_sel, alu_srf_write, srf_we, rf_wsel, rf_we, alu_op, muxb_sel, muxa_sel, imem_pos)\n",
    "mxcu_imem.get_instruction_info(imem_pos)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cb7c3ea4",
   "metadata": {},
   "source": [
    "### Reconfigurable Cell IMEM"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "a222e214",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Performing ALU operation LOR between operands SRF and ZERO\n",
      "ALU is performing operations with 32-bit precision\n",
      "Writing ALU result to RC register 1\n"
     ]
    }
   ],
   "source": [
    "# Load an existing imem word and decode it\n",
    "imem_pos = 1\n",
    "imem_word = 0xe923\n",
    "\n",
    "rc_imem = RC_IMEM()\n",
    "rc_imem.set_word(imem_word, imem_pos)\n",
    "rc_imem.get_instruction_info(imem_pos)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "b9a334d0",
   "metadata": {},
   "outputs": [
    {
     "ename": "NameError",
     "evalue": "name 'RC_ALU_OPS' is not defined",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mNameError\u001b[0m                                 Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[1], line 8\u001b[0m\n\u001b[1;32m      6\u001b[0m rf_we \u001b[38;5;241m=\u001b[39m \u001b[38;5;241m1\u001b[39m \n\u001b[1;32m      7\u001b[0m muxf_sel \u001b[38;5;241m=\u001b[39m \u001b[38;5;241m5\u001b[39m\n\u001b[0;32m----> 8\u001b[0m alu_op \u001b[38;5;241m=\u001b[39m  \u001b[43mRC_ALU_OPS\u001b[49m\u001b[38;5;241m.\u001b[39mSADD\n\u001b[1;32m      9\u001b[0m op_mode \u001b[38;5;241m=\u001b[39m \u001b[38;5;241m0\u001b[39m \u001b[38;5;66;03m#Always keep this to zero; 16-bit mode is not supported yet\u001b[39;00m\n\u001b[1;32m     10\u001b[0m muxb_sel \u001b[38;5;241m=\u001b[39m  RC_MUXA_SEL\u001b[38;5;241m.\u001b[39mZERO\n",
      "\u001b[0;31mNameError\u001b[0m: name 'RC_ALU_OPS' is not defined"
     ]
    }
   ],
   "source": [
    "# Create a new instruction\n",
    "imem_pos = 2\n",
    "\n",
    "# Define instruction parameters\n",
    "rf_wsel = 1 \n",
    "rf_we = 1 \n",
    "muxf_sel = RC_MUXF_SEL.RCT \n",
    "alu_op =  RC_ALU_OPS.INB_SF_INA\n",
    "op_mode = 0 #Always keep this to zero; 16-bit mode is not supported yet\n",
    "muxb_sel =  RC_MUXA_SEL.VWR_A\n",
    "muxa_sel = RC_MUXA_SEL.VWR_B\n",
    "\n",
    "rc_imem.set_params(rf_wsel, rf_we, muxf_sel, alu_op, op_mode, muxb_sel, muxa_sel, imem_pos)\n",
    "rc_imem.get_instruction_info(imem_pos)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6cb1a0d9",
   "metadata": {},
   "source": [
    "## Putting it all together: Instruction memory"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d55dd3ed",
   "metadata": {},
   "source": [
    "### Process existing kernel\n",
    "Load an existing kernel (in the form of an excel sheet where each row is a clock cycle and each column is a specialized slot) and use the simulator to understand what is going on in each element at a given clock cycle"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "dcff511a",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "The instruction memory has 512 entries.\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>LCU</th>\n",
       "      <th>LSU</th>\n",
       "      <th>MXCU</th>\n",
       "      <th>RC0</th>\n",
       "      <th>RC1</th>\n",
       "      <th>RC2</th>\n",
       "      <th>RC3</th>\n",
       "      <th>KMEM</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x5c49f</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>0x9c500</td>\n",
       "      <td>0x43d3f</td>\n",
       "      <td>0x180</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x802b</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>0x98fc0</td>\n",
       "      <td>0x4bd3f</td>\n",
       "      <td>0x40</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>0xf8f43</td>\n",
       "      <td>0x53c98</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>0xb8f80</td>\n",
       "      <td>0x539</td>\n",
       "      <td>0x4ce9000</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "       LCU      LSU       MXCU  RC0  RC1  RC2  RC3    KMEM\n",
       "0      0x0  0x5c49f        0x0  0x0  0x0  0x0  0x0     0x0\n",
       "1  0x9c500  0x43d3f      0x180  0x0  0x0  0x0  0x0  0x802b\n",
       "2  0x98fc0  0x4bd3f       0x40  0x0  0x0  0x0  0x0     0x0\n",
       "3  0xf8f43  0x53c98        0x0  0x0  0x0  0x0  0x0     0x0\n",
       "4  0xb8f80    0x539  0x4ce9000  0x0  0x0  0x0  0x0     0x0"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "kernel_path = \"kernels/mf_q64_erosion/\"\n",
    "df = pd.read_csv(kernel_path + \"instructions.csv\")\n",
    "print(\"The instruction memory has {0} entries.\".format(len(df)))\n",
    "df.head()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "6ff1ed6c",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Set an IMEM object and load kernel 1\n",
    "imem = IMEM(df)\n",
    "imem.load_kernel(1)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "a2760d60",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Immediate value: 0\n",
      "LCU is in loop control mode\n",
      "Exiting out of kernel\n",
      "No LCU registers are being written\n"
     ]
    }
   ],
   "source": [
    "# Make sure that the last kernel value is the exit instruction\n",
    "n_instr, imem_add, n_col, _ = imem.kmem.get_params(1)\n",
    "if n_col == 3:\n",
    "    lcu_instr = imem.lcu_imem_col0.get_instruction_info(2*n_instr + imem_add)\n",
    "else:\n",
    "    lcu_instr = imem.lcu_imem_col0.get_instruction_info(n_instr + imem_add)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "4b5a7a10",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "****RC0****\n",
      "No ALU operation\n",
      "No RC registers are being written\n",
      "****RC1****\n",
      "No ALU operation\n",
      "No RC registers are being written\n",
      "****RC2****\n",
      "No ALU operation\n",
      "No RC registers are being written\n",
      "****RC3****\n",
      "No ALU operation\n",
      "No RC registers are being written\n",
      "****LSU****\n",
      "Performing LOAD from SPM to SRF\n",
      "Performing ALU operation LOR between operands SRF and ZERO\n",
      "Writing ALU result to LSU register 7\n",
      "****LCU****\n",
      "Immediate value: 0\n",
      "LCU is in loop control mode\n",
      "No LCU ALU Operation is performed\n",
      "No LCU registers are being written\n",
      "****MXCU****\n",
      "Not writing to VWRs\n",
      "Reading from SRF index 0\n",
      "Performing ALU operation NOP between operands R0 and R0\n",
      "No MXCU registers are being written\n"
     ]
    }
   ],
   "source": [
    "# Print what's going on at a given imem position\n",
    "imem.get_pos_summary(imem_pos=0, col_index=0)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8869414c",
   "metadata": {},
   "source": [
    "### Load a 2-column kernel\n",
    "Kernels can use either one column of the CGRA, or both in parallel. The FFT example uses both."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "6fee52e5",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "The instruction memory has 512 entries.\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>LCU</th>\n",
       "      <th>LSU</th>\n",
       "      <th>MXCU</th>\n",
       "      <th>RC0</th>\n",
       "      <th>RC1</th>\n",
       "      <th>RC2</th>\n",
       "      <th>RC3</th>\n",
       "      <th>KMEM</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x5d49e</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>0x9c540</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x18026</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>0x98f00</td>\n",
       "      <td>0x453a</td>\n",
       "      <td>0x40</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x393b0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>0xf8fc8</td>\n",
       "      <td>0x412c</td>\n",
       "      <td>0x353b180</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>0x18f80</td>\n",
       "      <td>0x4c9b</td>\n",
       "      <td>0x31db000</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "       LCU      LSU       MXCU  RC0  RC1  RC2  RC3     KMEM\n",
       "0      0x0  0x5d49e        0x0  0x0  0x0  0x0  0x0      0x0\n",
       "1  0x9c540   0x4c80        0x0  0x0  0x0  0x0  0x0  0x18026\n",
       "2  0x98f00   0x453a       0x40  0x0  0x0  0x0  0x0  0x393b0\n",
       "3  0xf8fc8   0x412c  0x353b180  0x0  0x0  0x0  0x0      0x0\n",
       "4  0x18f80   0x4c9b  0x31db000  0x0  0x0  0x0  0x0      0x0"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "kernel_path = \"kernels/fft/\"\n",
    "df = pd.read_csv(kernel_path + \"instructions.csv\")\n",
    "print(\"The instruction memory has {0} entries.\".format(len(df)))\n",
    "df.head()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "1a0664fe",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "This kernel uses 39 instruction words starting at IMEM address 0.\n",
      "It uses column(s): both.\n",
      "The SRF is located in SPM bank 0.\n"
     ]
    }
   ],
   "source": [
    "# Set an IMEM object and load kernel 1\n",
    "imem = IMEM(df)\n",
    "imem.load_kernel(1)\n",
    "imem.kmem.get_kernel_info(1)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "850abf88",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "****RC0****\n",
      "No ALU operation\n",
      "No RC registers are being written\n",
      "****RC1****\n",
      "No ALU operation\n",
      "No RC registers are being written\n",
      "****RC2****\n",
      "No ALU operation\n",
      "No RC registers are being written\n",
      "****RC3****\n",
      "No ALU operation\n",
      "No RC registers are being written\n",
      "****LSU****\n",
      "No loading, storing, or shuffling taking place\n",
      "Performing ALU operation LAND between operands ZERO and ZERO\n",
      "No LSU registers are being written\n",
      "****LCU****\n",
      "Immediate value: 0\n",
      "LCU is in loop control mode\n",
      "No LCU ALU Operation is performed\n",
      "No LCU registers are being written\n",
      "****MXCU****\n",
      "Not writing to VWRs\n",
      "Reading from SRF index 0\n",
      "Performing ALU operation NOP between operands R0 and R0\n",
      "No MXCU registers are being written\n"
     ]
    }
   ],
   "source": [
    "# Note that now, the second column is populated with non-default instructions\n",
    "imem.get_pos_summary(imem_pos=0, col_index=1)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9d916d8e",
   "metadata": {},
   "source": [
    "### Create a new kernel\n",
    "Write your own kernel by populating the instruction memory of each specialized slot one at a time. In this example, we develop a  very simple kernel whose only instruction is an exit. The resulting ISAs of each element are loaded into a pandas dataframe and saved to a CSV and C header file, which can then be copied into a VWR2A testbench."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 33,
   "id": "afda96ea",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "This kernel uses 1 instruction words starting at IMEM address 0.\n",
      "It uses column(s): 0.\n",
      "The SRF is located in SPM bank 0.\n"
     ]
    }
   ],
   "source": [
    "# Set up kernel\n",
    "imem = IMEM()\n",
    "\n",
    "num_instructions = 1\n",
    "imem_add_start = 0\n",
    "column_usage = 1\n",
    "srf_spm_address = 0\n",
    "pos = 1\n",
    "\n",
    "imem.kmem.set_params(num_instructions, imem_add_start, column_usage, srf_spm_address, pos)\n",
    "imem.kmem.get_kernel_info(pos)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 36,
   "id": "ec16ba0b",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Write LCU instruction\n",
    "imem.lcu_imem_col0.set_params(alu_op=LCU_ALU_OPS.EXIT, pos=0)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 39,
   "id": "2fd36ec2",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>LCU</th>\n",
       "      <th>LSU</th>\n",
       "      <th>MXCU</th>\n",
       "      <th>RC0</th>\n",
       "      <th>RC1</th>\n",
       "      <th>RC2</th>\n",
       "      <th>RC3</th>\n",
       "      <th>KMEM</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>0x1c00</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x8000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "      LCU     LSU MXCU  RC0  RC1  RC2  RC3    KMEM\n",
       "0  0x1c00  0x4c80  0x0  0x0  0x0  0x0  0x0     0x0\n",
       "1     0x0  0x4c80  0x0  0x0  0x0  0x0  0x0  0x8000\n",
       "2     0x0  0x4c80  0x0  0x0  0x0  0x0  0x0     0x0\n",
       "3     0x0  0x4c80  0x0  0x0  0x0  0x0  0x0     0x0\n",
       "4     0x0  0x4c80  0x0  0x0  0x0  0x0  0x0     0x0"
      ]
     },
     "execution_count": 39,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# Get instruction dataframe\n",
    "df_out = imem.get_df()\n",
    "df_out.head()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 40,
   "id": "3334c406",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Save to file\n",
    "kernel_path = 'kernels/exit/'\n",
    "# Save CSV of instructions to be easily re-loaded and fixed\n",
    "df_out.to_csv(kernel_path + 'instructions.csv')\n",
    "# Save header file used to load the instructions into a VWR2A RTL testbench for a functional simulation\n",
    "dataframe_to_header_file(df_out, kernel_path)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f808c400",
   "metadata": {},
   "source": [
    "### A more complicated example\n",
    "Now that we know how to populate the IMEMs of the specialized slots, we will write a more complicated kernel that adds two vectors together. On the host processor side, the SRF is loaded into SPM bank 0. The first vector is loaded into SPM bank 1, the second vector in bank 2, and the result vector will be read from bank 3."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 41,
   "id": "2586b29e",
   "metadata": {},
   "outputs": [],
   "source": [
    "imem = IMEM()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 42,
   "id": "eb7efcf3",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "***LSU***\n",
      "Performing LOAD from SPM to SRF\n",
      "Performing ALU operation LOR between operands ONE and ZERO\n",
      "Writing ALU result to LSU register 7\n"
     ]
    }
   ],
   "source": [
    "##### Instruction 0 #######\n",
    "pos=0\n",
    "\n",
    "# LSU: Load SPM address zero into SRF. Set R7 (the next SPM address) to one.\n",
    "rf_wsel=7\n",
    "rf_we=1\n",
    "alu_op=LSU_ALU_OPS.LOR\n",
    "muxb_sel=LSU_MUXA_SEL.ZERO\n",
    "muxa_sel=LSU_MUXB_SEL.ONE\n",
    "vwr_shuf_op=LSU_VWR_SEL.SRF\n",
    "vwr_shuf_sel=LSU_OP_MODE.LOAD\n",
    "\n",
    "print(\"***LSU***\")\n",
    "imem.lsu_imem_col0.set_params(rf_wsel, rf_we, alu_op, muxb_sel, muxa_sel, vwr_shuf_op, vwr_shuf_sel, pos)\n",
    "imem.lsu_imem_col0.get_instruction_info(pos)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 43,
   "id": "47a62bc4",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "***LSU***\n",
      "Performing LOAD from SPM to VWR_A\n",
      "Performing ALU operation SADD between operands ONE and R7\n",
      "Writing ALU result to LSU register 7\n"
     ]
    }
   ],
   "source": [
    "##### Instruction 1 #######\n",
    "pos=1\n",
    "\n",
    "# LSU: Load SPM address one (vector 1) into VWR_A. Set R7 (the next SPM address) to two.\n",
    "rf_wsel=7\n",
    "rf_we=1\n",
    "alu_op=LSU_ALU_OPS.SADD\n",
    "muxb_sel=LSU_MUXA_SEL.R7\n",
    "muxa_sel=LSU_MUXB_SEL.ONE\n",
    "vwr_shuf_op=LSU_VWR_SEL.VWR_A\n",
    "vwr_shuf_sel=LSU_OP_MODE.LOAD\n",
    "\n",
    "print(\"***LSU***\")\n",
    "imem.lsu_imem_col0.set_params(rf_wsel, rf_we, alu_op, muxb_sel, muxa_sel, vwr_shuf_op, vwr_shuf_sel, pos)\n",
    "imem.lsu_imem_col0.get_instruction_info(pos)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 45,
   "id": "e1402929",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "***LSU***\n",
      "Performing LOAD from SPM to VWR_B\n",
      "Performing ALU operation SADD between operands ONE and R7\n",
      "Writing ALU result to LSU register 7\n",
      "***MXCU***\n",
      "Not writing to VWRs\n",
      "Reading from SRF index 0\n",
      "Performing ALU operation LOR between operands ZERO and ZERO\n",
      "Writing ALU result to MXCU register 0\n"
     ]
    }
   ],
   "source": [
    "##### Instruction 2 #######\n",
    "pos=2\n",
    "\n",
    "# LSU: Load SPM address two (vector 2) into VWR_B. Set R7 (the next SPM address) to three for reading result later.\n",
    "rf_wsel=7\n",
    "rf_we=1\n",
    "alu_op=LSU_ALU_OPS.SADD\n",
    "muxb_sel=LSU_MUXA_SEL.R7\n",
    "muxa_sel=LSU_MUXB_SEL.ONE\n",
    "vwr_shuf_op=LSU_VWR_SEL.VWR_B\n",
    "vwr_shuf_sel=LSU_OP_MODE.LOAD\n",
    "\n",
    "print(\"***LSU***\")\n",
    "imem.lsu_imem_col0.set_params(rf_wsel=rf_wsel, rf_we=rf_we, alu_op=alu_op, muxa_sel=muxa_sel, muxb_sel=muxb_sel, vwr_shuf_op=vwr_shuf_op, vwr_shuf_sel=vwr_shuf_sel, pos=pos)\n",
    "imem.lsu_imem_col0.get_instruction_info(pos)\n",
    "\n",
    "# MXCU: Set R0 to 0 (first index of VWR slice) to begin adding respective vector indices.\n",
    "rf_wsel = 0 \n",
    "rf_we = 1 \n",
    "alu_op =  MXCU_ALU_OPS.LOR\n",
    "muxb_sel = MXCU_MUXB_SEL.ZERO\n",
    "muxa_sel = MXCU_MUXA_SEL.ZERO\n",
    "\n",
    "print(\"***MXCU***\")\n",
    "imem.mxcu_imem_col0.set_params(rf_wsel=rf_wsel, rf_we=rf_we, alu_op=alu_op, muxb_sel=muxb_sel, muxa_sel=muxa_sel, pos=pos)\n",
    "imem.mxcu_imem_col0.get_instruction_info(pos)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 46,
   "id": "ee7ebed1",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "***RC0***\n",
      "Performing ALU operation SADD between operands VWR_A and VWR_B\n",
      "ALU is performing operations with 32-bit precision\n",
      "No RC registers are being written\n",
      "***RC1***\n",
      "Performing ALU operation SADD between operands VWR_A and VWR_B\n",
      "ALU is performing operations with 32-bit precision\n",
      "No RC registers are being written\n",
      "***RC2***\n",
      "Performing ALU operation SADD between operands VWR_A and VWR_B\n",
      "ALU is performing operations with 32-bit precision\n",
      "No RC registers are being written\n",
      "***RC3***\n",
      "Performing ALU operation SADD between operands VWR_A and VWR_B\n",
      "ALU is performing operations with 32-bit precision\n",
      "No RC registers are being written\n",
      "***MXCU***\n",
      "Writing to VWR rows [0 1 2 3] of VWR_C\n",
      "Reading from SRF index 0\n",
      "Performing ALU operation SADD between operands ONE and R0\n",
      "Writing ALU result to MXCU register 0\n"
     ]
    }
   ],
   "source": [
    "##### Instruction 3 #######\n",
    "pos=3\n",
    "\n",
    "# R0: Add VWR A and VWR B\n",
    "alu_op =  RC_ALU_OPS.SADD\n",
    "muxa_sel =  RC_MUXA_SEL.VWR_A\n",
    "muxb_sel = RC_MUXB_SEL.VWR_B\n",
    "\n",
    "print(\"***RC0***\")\n",
    "imem.rc0_imem_col0.set_params(alu_op=alu_op, muxb_sel=muxb_sel, muxa_sel=muxa_sel, pos=pos)\n",
    "imem.rc0_imem_col0.get_instruction_info(pos)\n",
    "\n",
    "# R1: Add VWR A and VWR B\n",
    "print(\"***RC1***\")\n",
    "imem.rc1_imem_col0.set_params(alu_op=alu_op, muxb_sel=muxb_sel, muxa_sel=muxa_sel, pos=pos)\n",
    "imem.rc1_imem_col0.get_instruction_info(pos)\n",
    "\n",
    "# R2: Add VWR A and VWR B\n",
    "print(\"***RC2***\")\n",
    "imem.rc2_imem_col0.set_params(alu_op=alu_op, muxb_sel=muxb_sel, muxa_sel=muxa_sel, pos=pos)\n",
    "imem.rc2_imem_col0.get_instruction_info(pos)\n",
    "\n",
    "# R3: Add VWR A and VWR B\n",
    "print(\"***RC3***\")\n",
    "imem.rc3_imem_col0.set_params(alu_op=alu_op, muxb_sel=muxb_sel, muxa_sel=muxa_sel, pos=pos)\n",
    "imem.rc3_imem_col0.get_instruction_info(pos)\n",
    "\n",
    "# MXCU: Enable writing result to VWR C, increment R0 (index of the VWR slice)\n",
    "vwr_row_we = [1, 1, 1, 1]\n",
    "vwr_sel = MXCU_VWR_SEL.VWR_C\n",
    "srf_sel = 0\n",
    "alu_srf_write = ALU_SRF_WRITE.MXCU\n",
    "srf_we = 0\n",
    "rf_wsel = 0 \n",
    "rf_we = 1 \n",
    "alu_op =  MXCU_ALU_OPS.SADD\n",
    "muxb_sel = MXCU_MUXB_SEL.R0\n",
    "muxa_sel = MXCU_MUXA_SEL.ONE\n",
    "\n",
    "print(\"***MXCU***\")\n",
    "imem.mxcu_imem_col0.set_params(vwr_row_we, vwr_sel, srf_sel, alu_srf_write, srf_we, rf_wsel, rf_we, alu_op, muxb_sel, muxa_sel, pos)\n",
    "imem.mxcu_imem_col0.get_instruction_info(pos)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 47,
   "id": "0f92c80a",
   "metadata": {},
   "outputs": [],
   "source": [
    "##### Instruction 4 ####### (Repeat previous instruction 31 more times)\n",
    "for pos in range(4,35):\n",
    "\n",
    "    # R0: Add VWR A and VWR B\n",
    "    alu_op =  RC_ALU_OPS.SADD\n",
    "    muxa_sel =  RC_MUXA_SEL.VWR_A\n",
    "    muxb_sel = RC_MUXB_SEL.VWR_B\n",
    "\n",
    "    imem.rc0_imem_col0.set_params(alu_op=alu_op, muxb_sel=muxb_sel, muxa_sel=muxa_sel, pos=pos)\n",
    "\n",
    "    # R1: Add VWR A and VWR B\n",
    "    imem.rc1_imem_col0.set_params(alu_op=alu_op, muxb_sel=muxb_sel, muxa_sel=muxa_sel, pos=pos)\n",
    "\n",
    "    # R2: Add VWR A and VWR B\n",
    "    imem.rc2_imem_col0.set_params(alu_op=alu_op, muxb_sel=muxb_sel, muxa_sel=muxa_sel, pos=pos)\n",
    "\n",
    "    # R3: Add VWR A and VWR B\n",
    "    imem.rc3_imem_col0.set_params(alu_op=alu_op, muxb_sel=muxb_sel, muxa_sel=muxa_sel, pos=pos)\n",
    "    # MXCU: Enable writing result to VWR C, increment R0 (index of the VWR slice) and save it in SRF position 1\n",
    "    vwr_row_we = [1, 1, 1, 1]\n",
    "    vwr_sel = MXCU_VWR_SEL.VWR_C\n",
    "    srf_sel = 0\n",
    "    alu_srf_write = ALU_SRF_WRITE.MXCU\n",
    "    srf_we = 0\n",
    "    rf_wsel = 0 \n",
    "    rf_we = 1 \n",
    "    alu_op =  MXCU_ALU_OPS.SADD\n",
    "    muxb_sel = MXCU_MUXB_SEL.R0\n",
    "    muxa_sel = MXCU_MUXA_SEL.ONE\n",
    "\n",
    "    imem.mxcu_imem_col0.set_params(vwr_row_we, vwr_sel, srf_sel, alu_srf_write, srf_we, rf_wsel, rf_we, alu_op, muxb_sel, muxa_sel, pos)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 48,
   "id": "d89b3e27",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "***LSU***\n",
      "Performing STORE to SPM from VWR_C\n",
      "Performing ALU operation LAND between operands R0 and R0\n",
      "No LSU registers are being written\n"
     ]
    }
   ],
   "source": [
    "##### Instruction 35 #######\n",
    "pos=35\n",
    "\n",
    "# LSU: Store VWR_C into SPM address 3 (stored in R7).\n",
    "rf_wsel=0\n",
    "rf_we=0\n",
    "alu_op=LSU_ALU_OPS.LAND\n",
    "muxb_sel=LSU_MUXA_SEL.R0\n",
    "muxa_sel=LSU_MUXB_SEL.R0\n",
    "vwr_shuf_op=LSU_VWR_SEL.VWR_C\n",
    "vwr_shuf_sel=LSU_OP_MODE.STORE\n",
    "\n",
    "print(\"***LSU***\")\n",
    "imem.lsu_imem_col0.set_params(rf_wsel, rf_we, alu_op, muxb_sel, muxa_sel, vwr_shuf_op, vwr_shuf_sel, pos)\n",
    "imem.lsu_imem_col0.get_instruction_info(pos)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 49,
   "id": "32611357",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "***LCU***\n",
      "Immediate value: 0\n",
      "LCU is in loop control mode\n",
      "Exiting out of kernel\n",
      "No LCU registers are being written\n"
     ]
    }
   ],
   "source": [
    "##### Instruction 36 #######\n",
    "pos = 36\n",
    "\n",
    "# LCU: Exit\n",
    "print(\"***LCU***\")\n",
    "imem.lcu_imem_col0.set_params(alu_op=LCU_ALU_OPS.EXIT, pos=pos)\n",
    "imem.lcu_imem_col0.get_instruction_info(pos)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 50,
   "id": "e98a876a",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "This kernel uses 37 instruction words starting at IMEM address 0.\n",
      "It uses column(s): 0.\n",
      "The SRF is located in SPM bank 0.\n"
     ]
    }
   ],
   "source": [
    "#### Kernel configuration ###\n",
    "num_instructions = pos+1\n",
    "imem_add_start = 0\n",
    "column_usage = 1\n",
    "srf_spm_address = 0\n",
    "pos = 1\n",
    "\n",
    "imem.kmem.set_params(num_instructions, imem_add_start, column_usage, srf_spm_address, pos)\n",
    "imem.kmem.get_kernel_info(pos)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 51,
   "id": "d7c6b3ba",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>LCU</th>\n",
       "      <th>LSU</th>\n",
       "      <th>MXCU</th>\n",
       "      <th>RC0</th>\n",
       "      <th>RC1</th>\n",
       "      <th>RC2</th>\n",
       "      <th>RC3</th>\n",
       "      <th>KMEM</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x5d49f</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x453bf</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x8024</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4d3bf</td>\n",
       "      <td>0x4ce8000</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x501842f</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x501842f</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x501842f</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x501842f</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x501842f</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x501842f</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x501842f</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x501842f</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x501842f</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x501842f</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>13</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x501842f</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>14</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x501842f</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>15</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x501842f</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>16</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x501842f</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>17</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x501842f</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>18</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x501842f</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>19</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x501842f</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>20</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x501842f</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>21</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x501842f</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>22</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x501842f</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>23</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x501842f</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>24</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x501842f</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>25</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x501842f</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>26</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x501842f</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>27</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x501842f</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>28</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x501842f</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>29</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x501842f</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>30</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x501842f</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>31</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x501842f</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>32</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x501842f</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>33</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x501842f</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>34</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x501842f</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>0x420</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>35</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x90000</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>36</th>\n",
       "      <td>0x1c00</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "       LCU      LSU       MXCU    RC0    RC1    RC2    RC3    KMEM\n",
       "0      0x0  0x5d49f        0x0    0x0    0x0    0x0    0x0     0x0\n",
       "1      0x0  0x453bf        0x0    0x0    0x0    0x0    0x0  0x8024\n",
       "2      0x0  0x4d3bf  0x4ce8000    0x0    0x0    0x0    0x0     0x0\n",
       "3      0x0   0x4c80  0x501842f  0x420  0x420  0x420  0x420     0x0\n",
       "4      0x0   0x4c80  0x501842f  0x420  0x420  0x420  0x420     0x0\n",
       "5      0x0   0x4c80  0x501842f  0x420  0x420  0x420  0x420     0x0\n",
       "6      0x0   0x4c80  0x501842f  0x420  0x420  0x420  0x420     0x0\n",
       "7      0x0   0x4c80  0x501842f  0x420  0x420  0x420  0x420     0x0\n",
       "8      0x0   0x4c80  0x501842f  0x420  0x420  0x420  0x420     0x0\n",
       "9      0x0   0x4c80  0x501842f  0x420  0x420  0x420  0x420     0x0\n",
       "10     0x0   0x4c80  0x501842f  0x420  0x420  0x420  0x420     0x0\n",
       "11     0x0   0x4c80  0x501842f  0x420  0x420  0x420  0x420     0x0\n",
       "12     0x0   0x4c80  0x501842f  0x420  0x420  0x420  0x420     0x0\n",
       "13     0x0   0x4c80  0x501842f  0x420  0x420  0x420  0x420     0x0\n",
       "14     0x0   0x4c80  0x501842f  0x420  0x420  0x420  0x420     0x0\n",
       "15     0x0   0x4c80  0x501842f  0x420  0x420  0x420  0x420     0x0\n",
       "16     0x0   0x4c80  0x501842f  0x420  0x420  0x420  0x420     NaN\n",
       "17     0x0   0x4c80  0x501842f  0x420  0x420  0x420  0x420     NaN\n",
       "18     0x0   0x4c80  0x501842f  0x420  0x420  0x420  0x420     NaN\n",
       "19     0x0   0x4c80  0x501842f  0x420  0x420  0x420  0x420     NaN\n",
       "20     0x0   0x4c80  0x501842f  0x420  0x420  0x420  0x420     NaN\n",
       "21     0x0   0x4c80  0x501842f  0x420  0x420  0x420  0x420     NaN\n",
       "22     0x0   0x4c80  0x501842f  0x420  0x420  0x420  0x420     NaN\n",
       "23     0x0   0x4c80  0x501842f  0x420  0x420  0x420  0x420     NaN\n",
       "24     0x0   0x4c80  0x501842f  0x420  0x420  0x420  0x420     NaN\n",
       "25     0x0   0x4c80  0x501842f  0x420  0x420  0x420  0x420     NaN\n",
       "26     0x0   0x4c80  0x501842f  0x420  0x420  0x420  0x420     NaN\n",
       "27     0x0   0x4c80  0x501842f  0x420  0x420  0x420  0x420     NaN\n",
       "28     0x0   0x4c80  0x501842f  0x420  0x420  0x420  0x420     NaN\n",
       "29     0x0   0x4c80  0x501842f  0x420  0x420  0x420  0x420     NaN\n",
       "30     0x0   0x4c80  0x501842f  0x420  0x420  0x420  0x420     NaN\n",
       "31     0x0   0x4c80  0x501842f  0x420  0x420  0x420  0x420     NaN\n",
       "32     0x0   0x4c80  0x501842f  0x420  0x420  0x420  0x420     NaN\n",
       "33     0x0   0x4c80  0x501842f  0x420  0x420  0x420  0x420     NaN\n",
       "34     0x0   0x4c80  0x501842f  0x420  0x420  0x420  0x420     NaN\n",
       "35     0x0  0x90000        0x0    0x0    0x0    0x0    0x0     NaN\n",
       "36  0x1c00   0x4c80        0x0    0x0    0x0    0x0    0x0     NaN"
      ]
     },
     "execution_count": 51,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# Get instruction dataframe\n",
    "df_out = imem.get_df()\n",
    "df_out[:num_instructions]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 52,
   "id": "82e71ce3",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Save to file\n",
    "kernel_path = 'kernels/add_vectors/'\n",
    "# Save CSV of instructions to be easily re-loaded and fixed\n",
    "df_out.to_csv(kernel_path + 'instructions.csv')\n",
    "# Save header file used to load the instructions into a VWR2A RTL testbench for a functional simulation\n",
    "dataframe_to_header_file(df_out, kernel_path)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6b3e65c2",
   "metadata": {},
   "source": [
    "### Now, your turn!\n",
    "Either use the example above to make a new kernel, or see how we can optimize this one. Can you think of a way to avoid repeating the add instruction 32 times (HINT: use the LCU)."
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
