// Seed: 1581386613
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  module_0 modCall_1 ();
  output uwire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_6 = id_3 == -1;
endmodule
module module_2 #(
    parameter id_1 = 32'd30
) (
    _id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire _id_1;
  logic [7:0] id_4;
  bit id_5 = id_5;
  logic id_6;
  ;
  module_0 modCall_1 ();
  for (id_7 = id_5; 1; id_5 = id_2) wire id_8, id_9;
  assign id_4 = id_4[-1 :-1];
  wire [~  id_1 : id_1  ==  1 'h0] id_10, id_11, id_12;
endmodule
