

================================================================
== Vivado HLS Report for 'cordic'
================================================================
* Date:           Wed Jun 14 07:23:21 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cordic_optimized_prj
* Solution:       unroll_4
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.255 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17| 0.170 us | 0.170 us |   17|   17|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- for_loop  |       16|       16|         2|          -|          -|     8|    no    |
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12 %theta_V), !map !80"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %s_V), !map !86"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %c_V), !map !90"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @cordic_str) nounwind"   --->   Operation 7 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%theta_V_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %theta_V)" [cordic_fixed.cpp:8]   --->   Operation 8 'read' 'theta_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.75ns)   --->   "br label %0" [cordic_fixed.cpp:17]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 2.53>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%theta_V_buf_0_0 = phi i12 [ %theta_V_read, %ap_fixed_base.exit ], [ %select_ln1496_11, %_ZNK13ap_fixed_baseILi12ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit.0_ifconv ]" [cordic_fixed.cpp:8]   --->   Operation 10 'phi' 'theta_V_buf_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_2_0 = phi i12 [ 0, %ap_fixed_base.exit ], [ %select_ln1496_9, %_ZNK13ap_fixed_baseILi12ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit.0_ifconv ]" [cordic_fixed.cpp:24]   --->   Operation 11 'phi' 'p_Val2_2_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_0 = phi i12 [ 621, %ap_fixed_base.exit ], [ %select_ln1496_10, %_ZNK13ap_fixed_baseILi12ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit.0_ifconv ]" [cordic_fixed.cpp:24]   --->   Operation 12 'phi' 'p_Val2_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%sh_assign_0 = phi i6 [ 0, %ap_fixed_base.exit ], [ %add_ln17, %_ZNK13ap_fixed_baseILi12ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit.0_ifconv ]" [cordic_fixed.cpp:17]   --->   Operation 13 'phi' 'sh_assign_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%sh_assign_0_cast4 = zext i6 %sh_assign_0 to i12" [cordic_fixed.cpp:17]   --->   Operation 14 'zext' 'sh_assign_0_cast4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.87ns)   --->   "%icmp_ln17 = icmp eq i6 %sh_assign_0, -32" [cordic_fixed.cpp:17]   --->   Operation 16 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %1, label %_ZNK13ap_fixed_baseILi12ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit.0_ifconv" [cordic_fixed.cpp:17]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.14ns)   --->   "%ashr_ln1333 = ashr i12 %p_Val2_0, %sh_assign_0_cast4" [cordic_fixed.cpp:20]   --->   Operation 18 'ashr' 'ashr_ln1333' <Predicate = (!icmp_ln17)> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.14ns)   --->   "%ashr_ln1333_1 = ashr i12 %p_Val2_2_0, %sh_assign_0_cast4" [cordic_fixed.cpp:21]   --->   Operation 19 'ashr' 'ashr_ln1333_1' <Predicate = (!icmp_ln17)> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %theta_V_buf_0_0, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 20 'bitselect' 'tmp' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.96ns)   --->   "%sub_ln703 = sub i12 %p_Val2_0, %ashr_ln1333_1" [cordic_fixed.cpp:26]   --->   Operation 21 'sub' 'sub_ln703' <Predicate = (!icmp_ln17)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.96ns)   --->   "%add_ln703 = add i12 %p_Val2_2_0, %ashr_ln1333" [cordic_fixed.cpp:27]   --->   Operation 22 'add' 'add_ln703' <Predicate = (!icmp_ln17)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i6 %sh_assign_0 to i64" [cordic_fixed.cpp:30]   --->   Operation 23 'zext' 'zext_ln30' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%cordic_phase_V_addr = getelementptr [64 x i10]* @cordic_phase_V, i64 0, i64 %zext_ln30" [cordic_fixed.cpp:30]   --->   Operation 24 'getelementptr' 'cordic_phase_V_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (1.35ns)   --->   "%cordic_phase_V_load = load i10* %cordic_phase_V_addr, align 8" [cordic_fixed.cpp:30]   --->   Operation 25 'load' 'cordic_phase_V_load' <Predicate = (!icmp_ln17)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_2 : Operation 26 [1/1] (0.96ns)   --->   "%add_ln703_4 = add i12 %p_Val2_0, %ashr_ln1333_1" [cordic_fixed.cpp:33]   --->   Operation 26 'add' 'add_ln703_4' <Predicate = (!icmp_ln17)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.96ns)   --->   "%sub_ln703_5 = sub i12 %p_Val2_2_0, %ashr_ln1333" [cordic_fixed.cpp:34]   --->   Operation 27 'sub' 'sub_ln703_5' <Predicate = (!icmp_ln17)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.43ns)   --->   "%select_ln1496 = select i1 %tmp, i12 %sub_ln703_5, i12 %add_ln703" [cordic_fixed.cpp:24]   --->   Operation 28 'select' 'select_ln1496' <Predicate = (!icmp_ln17)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.43ns)   --->   "%select_ln1496_1 = select i1 %tmp, i12 %add_ln703_4, i12 %sub_ln703" [cordic_fixed.cpp:24]   --->   Operation 29 'select' 'select_ln1496_1' <Predicate = (!icmp_ln17)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty_2 = trunc i6 %sh_assign_0 to i5" [cordic_fixed.cpp:17]   --->   Operation 30 'trunc' 'empty_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln17 = or i5 %empty_2, 1" [cordic_fixed.cpp:17]   --->   Operation 31 'or' 'or_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i5 %or_ln17 to i64" [cordic_fixed.cpp:30]   --->   Operation 32 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%cordic_phase_V_addr_1 = getelementptr [64 x i10]* @cordic_phase_V, i64 0, i64 %zext_ln30_1" [cordic_fixed.cpp:30]   --->   Operation 33 'getelementptr' 'cordic_phase_V_addr_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (1.35ns)   --->   "%cordic_phase_V_load_1 = load i10* %cordic_phase_V_addr_1, align 2" [cordic_fixed.cpp:30]   --->   Operation 34 'load' 'cordic_phase_V_load_1' <Predicate = (!icmp_ln17)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%or_ln17_1 = or i5 %empty_2, 2" [cordic_fixed.cpp:17]   --->   Operation 35 'or' 'or_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i5 %or_ln17_1 to i64" [cordic_fixed.cpp:30]   --->   Operation 36 'zext' 'zext_ln30_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%cordic_phase_V_addr_2 = getelementptr [64 x i10]* @cordic_phase_V, i64 0, i64 %zext_ln30_2" [cordic_fixed.cpp:30]   --->   Operation 37 'getelementptr' 'cordic_phase_V_addr_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (1.35ns)   --->   "%cordic_phase_V_load_2 = load i10* %cordic_phase_V_addr_2, align 4" [cordic_fixed.cpp:30]   --->   Operation 38 'load' 'cordic_phase_V_load_2' <Predicate = (!icmp_ln17)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%or_ln17_2 = or i5 %empty_2, 3" [cordic_fixed.cpp:17]   --->   Operation 39 'or' 'or_ln17_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i5 %or_ln17_2 to i64" [cordic_fixed.cpp:30]   --->   Operation 40 'zext' 'zext_ln30_3' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%cordic_phase_V_addr_3 = getelementptr [64 x i10]* @cordic_phase_V, i64 0, i64 %zext_ln30_3" [cordic_fixed.cpp:30]   --->   Operation 41 'getelementptr' 'cordic_phase_V_addr_3' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (1.35ns)   --->   "%cordic_phase_V_load_3 = load i10* %cordic_phase_V_addr_3, align 2" [cordic_fixed.cpp:30]   --->   Operation 42 'load' 'cordic_phase_V_load_3' <Predicate = (!icmp_ln17)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_2 : Operation 43 [1/1] (0.88ns)   --->   "%add_ln17 = add i6 4, %sh_assign_0" [cordic_fixed.cpp:17]   --->   Operation 43 'add' 'add_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i12P(i12* %s_V, i12 %p_Val2_2_0)" [cordic_fixed.cpp:42]   --->   Operation 44 'write' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i12P(i12* %c_V, i12 %p_Val2_0)" [cordic_fixed.cpp:42]   --->   Operation 45 'write' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "ret void" [cordic_fixed.cpp:43]   --->   Operation 46 'ret' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.25>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [cordic_fixed.cpp:17]   --->   Operation 47 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/2] (1.35ns)   --->   "%cordic_phase_V_load = load i10* %cordic_phase_V_addr, align 8" [cordic_fixed.cpp:30]   --->   Operation 48 'load' 'cordic_phase_V_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i10 %cordic_phase_V_load to i12" [cordic_fixed.cpp:30]   --->   Operation 49 'zext' 'zext_ln1265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.96ns)   --->   "%sub_ln703_4 = sub i12 %theta_V_buf_0_0, %zext_ln1265" [cordic_fixed.cpp:30]   --->   Operation 50 'sub' 'sub_ln703_4' <Predicate = (!tmp)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.96ns)   --->   "%add_ln703_5 = add i12 %theta_V_buf_0_0, %zext_ln1265" [cordic_fixed.cpp:37]   --->   Operation 51 'add' 'add_ln703_5' <Predicate = (tmp)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.43ns)   --->   "%select_ln1496_2 = select i1 %tmp, i12 %add_ln703_5, i12 %sub_ln703_4" [cordic_fixed.cpp:24]   --->   Operation 52 'select' 'select_ln1496_2' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i5 %or_ln17 to i12" [cordic_fixed.cpp:17]   --->   Operation 53 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.14ns)   --->   "%ashr_ln1333_4 = ashr i12 %select_ln1496_1, %zext_ln17" [cordic_fixed.cpp:20]   --->   Operation 54 'ashr' 'ashr_ln1333_4' <Predicate = true> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (1.14ns)   --->   "%ashr_ln1333_5 = ashr i12 %select_ln1496, %zext_ln17" [cordic_fixed.cpp:21]   --->   Operation 55 'ashr' 'ashr_ln1333_5' <Predicate = true> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_2, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 56 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.96ns)   --->   "%sub_ln703_6 = sub i12 %select_ln1496_1, %ashr_ln1333_5" [cordic_fixed.cpp:26]   --->   Operation 57 'sub' 'sub_ln703_6' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.96ns)   --->   "%add_ln703_6 = add i12 %select_ln1496, %ashr_ln1333_4" [cordic_fixed.cpp:27]   --->   Operation 58 'add' 'add_ln703_6' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/2] (1.35ns)   --->   "%cordic_phase_V_load_1 = load i10* %cordic_phase_V_addr_1, align 2" [cordic_fixed.cpp:30]   --->   Operation 59 'load' 'cordic_phase_V_load_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln1265_1 = zext i10 %cordic_phase_V_load_1 to i12" [cordic_fixed.cpp:30]   --->   Operation 60 'zext' 'zext_ln1265_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.96ns)   --->   "%sub_ln703_1 = sub i12 %select_ln1496_2, %zext_ln1265_1" [cordic_fixed.cpp:30]   --->   Operation 61 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.96ns)   --->   "%add_ln703_7 = add i12 %select_ln1496_1, %ashr_ln1333_5" [cordic_fixed.cpp:33]   --->   Operation 62 'add' 'add_ln703_7' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.96ns)   --->   "%sub_ln703_7 = sub i12 %select_ln1496, %ashr_ln1333_4" [cordic_fixed.cpp:34]   --->   Operation 63 'sub' 'sub_ln703_7' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.96ns)   --->   "%add_ln703_1 = add i12 %select_ln1496_2, %zext_ln1265_1" [cordic_fixed.cpp:37]   --->   Operation 64 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.43ns)   --->   "%select_ln1496_3 = select i1 %tmp_1, i12 %sub_ln703_7, i12 %add_ln703_6" [cordic_fixed.cpp:24]   --->   Operation 65 'select' 'select_ln1496_3' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.43ns)   --->   "%select_ln1496_4 = select i1 %tmp_1, i12 %add_ln703_7, i12 %sub_ln703_6" [cordic_fixed.cpp:24]   --->   Operation 66 'select' 'select_ln1496_4' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.43ns)   --->   "%select_ln1496_5 = select i1 %tmp_1, i12 %add_ln703_1, i12 %sub_ln703_1" [cordic_fixed.cpp:24]   --->   Operation 67 'select' 'select_ln1496_5' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i5 %or_ln17_1 to i12" [cordic_fixed.cpp:17]   --->   Operation 68 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.14ns)   --->   "%ashr_ln1333_2 = ashr i12 %select_ln1496_4, %zext_ln17_1" [cordic_fixed.cpp:20]   --->   Operation 69 'ashr' 'ashr_ln1333_2' <Predicate = true> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (1.14ns)   --->   "%ashr_ln1333_6 = ashr i12 %select_ln1496_3, %zext_ln17_1" [cordic_fixed.cpp:21]   --->   Operation 70 'ashr' 'ashr_ln1333_6' <Predicate = true> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_5, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 71 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.96ns)   --->   "%sub_ln703_8 = sub i12 %select_ln1496_4, %ashr_ln1333_6" [cordic_fixed.cpp:26]   --->   Operation 72 'sub' 'sub_ln703_8' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.96ns)   --->   "%add_ln703_8 = add i12 %select_ln1496_3, %ashr_ln1333_2" [cordic_fixed.cpp:27]   --->   Operation 73 'add' 'add_ln703_8' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/2] (1.35ns)   --->   "%cordic_phase_V_load_2 = load i10* %cordic_phase_V_addr_2, align 4" [cordic_fixed.cpp:30]   --->   Operation 74 'load' 'cordic_phase_V_load_2' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1265_2 = zext i10 %cordic_phase_V_load_2 to i12" [cordic_fixed.cpp:30]   --->   Operation 75 'zext' 'zext_ln1265_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.96ns)   --->   "%sub_ln703_2 = sub i12 %select_ln1496_5, %zext_ln1265_2" [cordic_fixed.cpp:30]   --->   Operation 76 'sub' 'sub_ln703_2' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.96ns)   --->   "%add_ln703_9 = add i12 %select_ln1496_4, %ashr_ln1333_6" [cordic_fixed.cpp:33]   --->   Operation 77 'add' 'add_ln703_9' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.96ns)   --->   "%sub_ln703_9 = sub i12 %select_ln1496_3, %ashr_ln1333_2" [cordic_fixed.cpp:34]   --->   Operation 78 'sub' 'sub_ln703_9' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.96ns)   --->   "%add_ln703_2 = add i12 %select_ln1496_5, %zext_ln1265_2" [cordic_fixed.cpp:37]   --->   Operation 79 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.43ns)   --->   "%select_ln1496_6 = select i1 %tmp_2, i12 %sub_ln703_9, i12 %add_ln703_8" [cordic_fixed.cpp:24]   --->   Operation 80 'select' 'select_ln1496_6' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.43ns)   --->   "%select_ln1496_7 = select i1 %tmp_2, i12 %add_ln703_9, i12 %sub_ln703_8" [cordic_fixed.cpp:24]   --->   Operation 81 'select' 'select_ln1496_7' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.43ns)   --->   "%select_ln1496_8 = select i1 %tmp_2, i12 %add_ln703_2, i12 %sub_ln703_2" [cordic_fixed.cpp:24]   --->   Operation 82 'select' 'select_ln1496_8' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i5 %or_ln17_2 to i12" [cordic_fixed.cpp:17]   --->   Operation 83 'zext' 'zext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.14ns)   --->   "%ashr_ln1333_3 = ashr i12 %select_ln1496_7, %zext_ln17_2" [cordic_fixed.cpp:20]   --->   Operation 84 'ashr' 'ashr_ln1333_3' <Predicate = true> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (1.14ns)   --->   "%ashr_ln1333_7 = ashr i12 %select_ln1496_6, %zext_ln17_2" [cordic_fixed.cpp:21]   --->   Operation 85 'ashr' 'ashr_ln1333_7' <Predicate = true> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_8, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 86 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.96ns)   --->   "%sub_ln703_10 = sub i12 %select_ln1496_7, %ashr_ln1333_7" [cordic_fixed.cpp:26]   --->   Operation 87 'sub' 'sub_ln703_10' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.96ns)   --->   "%add_ln703_10 = add i12 %select_ln1496_6, %ashr_ln1333_3" [cordic_fixed.cpp:27]   --->   Operation 88 'add' 'add_ln703_10' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/2] (1.35ns)   --->   "%cordic_phase_V_load_3 = load i10* %cordic_phase_V_addr_3, align 2" [cordic_fixed.cpp:30]   --->   Operation 89 'load' 'cordic_phase_V_load_3' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln1265_3 = zext i10 %cordic_phase_V_load_3 to i12" [cordic_fixed.cpp:30]   --->   Operation 90 'zext' 'zext_ln1265_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.96ns)   --->   "%sub_ln703_3 = sub i12 %select_ln1496_8, %zext_ln1265_3" [cordic_fixed.cpp:30]   --->   Operation 91 'sub' 'sub_ln703_3' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.96ns)   --->   "%add_ln703_11 = add i12 %select_ln1496_7, %ashr_ln1333_7" [cordic_fixed.cpp:33]   --->   Operation 92 'add' 'add_ln703_11' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.96ns)   --->   "%sub_ln703_11 = sub i12 %select_ln1496_6, %ashr_ln1333_3" [cordic_fixed.cpp:34]   --->   Operation 93 'sub' 'sub_ln703_11' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.96ns)   --->   "%add_ln703_3 = add i12 %select_ln1496_8, %zext_ln1265_3" [cordic_fixed.cpp:37]   --->   Operation 94 'add' 'add_ln703_3' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.43ns)   --->   "%select_ln1496_9 = select i1 %tmp_3, i12 %sub_ln703_11, i12 %add_ln703_10" [cordic_fixed.cpp:24]   --->   Operation 95 'select' 'select_ln1496_9' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.43ns)   --->   "%select_ln1496_10 = select i1 %tmp_3, i12 %add_ln703_11, i12 %sub_ln703_10" [cordic_fixed.cpp:24]   --->   Operation 96 'select' 'select_ln1496_10' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.43ns)   --->   "%select_ln1496_11 = select i1 %tmp_3, i12 %add_ln703_3, i12 %sub_ln703_3" [cordic_fixed.cpp:24]   --->   Operation 97 'select' 'select_ln1496_11' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "br label %0" [cordic_fixed.cpp:17]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('theta_V_buf_0_0', cordic_fixed.cpp:8) with incoming values : ('ssdm_int<12 + 1024 * 0, true>.V', cordic_fixed.cpp:8) ('select_ln1496_11', cordic_fixed.cpp:24) [13]  (0.755 ns)

 <State 2>: 2.54ns
The critical path consists of the following:
	'phi' operation ('p_Val2_2_0', cordic_fixed.cpp:24) with incoming values : ('select_ln1496_9', cordic_fixed.cpp:24) [14]  (0 ns)
	'ashr' operation ('ashr_ln1333_1', cordic_fixed.cpp:21) [24]  (1.15 ns)
	'add' operation ('add_ln703_4', cordic_fixed.cpp:33) [33]  (0.962 ns)
	'select' operation ('select_ln1496_1', cordic_fixed.cpp:24) [37]  (0.431 ns)

 <State 3>: 8.26ns
The critical path consists of the following:
	'load' operation ('cordic_phase_V_load', cordic_fixed.cpp:30) on array 'cordic_phase_V' [30]  (1.35 ns)
	'sub' operation ('sub_ln703_4', cordic_fixed.cpp:30) [32]  (0.962 ns)
	'select' operation ('select_ln1496_2', cordic_fixed.cpp:24) [38]  (0.431 ns)
	'select' operation ('select_ln1496_3', cordic_fixed.cpp:24) [55]  (0.431 ns)
	'ashr' operation ('ashr_ln1333_6', cordic_fixed.cpp:21) [61]  (1.15 ns)
	'add' operation ('add_ln703_9', cordic_fixed.cpp:33) [70]  (0.962 ns)
	'select' operation ('select_ln1496_7', cordic_fixed.cpp:24) [74]  (0.431 ns)
	'ashr' operation ('ashr_ln1333_3', cordic_fixed.cpp:20) [78]  (1.15 ns)
	'add' operation ('add_ln703_10', cordic_fixed.cpp:27) [82]  (0.962 ns)
	'select' operation ('select_ln1496_9', cordic_fixed.cpp:24) [91]  (0.431 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
