**Meeting Held on: 27/02/2024**

**The C code should undergo the simulation of normal GCC X86 Compiler and riscv compiler** (**SPIKE Simulation**) 

**AS PER THE REQUIREMENT OUTPUT OF GCC (F1) SHOULD BE EQUAL = TO OUTPUT OF RISCV GCC (F2)**


![WhatsApp Image 2024-02-28 at 19 31 54_cd846589](https://github.com/Abdulbitm/Abdul/assets/160620896/f054163c-a5ba-464d-9d89-b310052be406)

**Step - 1: To Run the code in the normal GCC Compiler**
            **To compile the code: gcc sum1ton.c -o sum1ton**
            **To Get the output use "./a.out" : Here the output finds to be -Sum of numbers from 1 to 50 is 125250**

            
**Step - 2: To Run the code in the RISC-V GCC Compiler**

 **To compile the code: riscv64-unknown-elf-gcc -o sum1ton sum1ton.c**
  **To Get the output use "./a.out" : Here the output finds to be -Sum of numbers from 1 to 50 is 125250**

  
![WhatsApp Image 2024-02-28 at 19 41 34_c4b142a9]![task4veena1](https://github.com/Veena-04/veena/assets/145828292/92bd1dbf-0252-4c15-a634-b993d06d09ef)
![task4veena2](https://github.com/Veena-04/veena/assets/145828292/9a91654c-a651-4090-b0d1-5f39a11c3769)


![WhatsApp Image 2024-02-28 at 19 41 36_d7540535]![task4veena3](https://github.com/Veena-04/veena/assets/145828292/867ea434-16d2-4f66-895e-bec17ba8ae90)

