# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab2.srcs/sources_1/new/FIFO.v" \
"../../../../Lab2.srcs/sources_1/new/LCU.v" \
"../../../../Lab2.srcs/sources_1/new/SDU.v" \
"../../../../Lab2.srcs/sources_1/new/edge_taker.v" \
"../../../../Lab2.srcs/sources_1/new/register_8x4.v" \
"../../../../Lab2.srcs/sim_1/new/sim_FIFO.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
