[
    {
        "ports": [
            {
                "direction": "Output",
                "name": "cipher_text",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_logic"
            },
            {
                "direction": "Input",
                "name": "clock",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_logic"
            },
            {
                "direction": "Input",
                "name": "init",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_logic"
            },
            {
                "direction": "Input",
                "name": "k",
                "range": {
                    "lsb": 0,
                    "msb": 79
                },
                "type": "std_logic_vector"
            },
            {
                "direction": "Input",
                "name": "iv",
                "range": {
                    "lsb": 0,
                    "msb": 79
                },
                "type": "std_logic_vector"
            },
            {
                "direction": "Input",
                "name": "open_text",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_logic"
            }
        ],
        "topModule": "trivium_module"
    }
]
