#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x1973cb0 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -9;
v0x19a9740_0 .var "A", 3 0;
v0x19a9820_0 .var "B", 3 0;
v0x19a9930_0 .net "RES", 3 0, L_0x19aef80;  1 drivers
v0x19a9a20_0 .var "sel", 0 0;
S_0x1973e40 .scope module, "my_alu" "alu" 2 9, 3 2 0, S_0x1973cb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x19a8eb0_0 .net "A", 3 0, v0x19a9740_0;  1 drivers
v0x19a8f70_0 .net "B", 3 0, v0x19a9820_0;  1 drivers
v0x19a9010_0 .net "RES", 3 0, L_0x19aef80;  alias, 1 drivers
v0x19a90e0_0 .net "W0", 3 0, L_0x19acdc0;  1 drivers
v0x19a91d0_0 .net "W1", 3 0, L_0x19aa500;  1 drivers
v0x19a92c0_0 .net *"_ivl_0", 0 0, L_0x19a9ac0;  1 drivers
v0x19a9380_0 .net *"_ivl_12", 0 0, L_0x19aa6e0;  1 drivers
v0x19a9460_0 .net *"_ivl_4", 0 0, L_0x19a9dd0;  1 drivers
v0x19a9540_0 .net *"_ivl_8", 0 0, L_0x19aa1f0;  1 drivers
v0x19a9620_0 .net "sel", 0 0, v0x19a9a20_0;  1 drivers
L_0x19a9bf0 .part v0x19a9740_0, 3, 1;
L_0x19a9ce0 .part v0x19a9820_0, 3, 1;
L_0x19a9f10 .part v0x19a9740_0, 2, 1;
L_0x19aa090 .part v0x19a9820_0, 2, 1;
L_0x19aa2e0 .part v0x19a9740_0, 1, 1;
L_0x19aa3d0 .part v0x19a9820_0, 1, 1;
L_0x19aa500 .concat8 [ 1 1 1 1], L_0x19aa6e0, L_0x19aa1f0, L_0x19a9dd0, L_0x19a9ac0;
L_0x19aa840 .part v0x19a9740_0, 0, 1;
L_0x19aa980 .part v0x19a9820_0, 0, 1;
S_0x1979ea0 .scope generate, "genblk1[0]" "genblk1[0]" 3 19, 3 19 0, S_0x1973e40;
 .timescale -9 -9;
P_0x197a080 .param/l "i" 0 3 19, +C4<00>;
L_0x19aa6e0/d .functor NAND 1, L_0x19aa840, L_0x19aa980, C4<1>, C4<1>;
L_0x19aa6e0 .delay 1 (2,2,2) L_0x19aa6e0/d;
v0x197a120_0 .net *"_ivl_0", 0 0, L_0x19aa840;  1 drivers
v0x19a2870_0 .net *"_ivl_1", 0 0, L_0x19aa980;  1 drivers
S_0x19a2950 .scope generate, "genblk1[1]" "genblk1[1]" 3 19, 3 19 0, S_0x1973e40;
 .timescale -9 -9;
P_0x19a2b70 .param/l "i" 0 3 19, +C4<01>;
L_0x19aa1f0/d .functor NAND 1, L_0x19aa2e0, L_0x19aa3d0, C4<1>, C4<1>;
L_0x19aa1f0 .delay 1 (2,2,2) L_0x19aa1f0/d;
v0x19a2c30_0 .net *"_ivl_0", 0 0, L_0x19aa2e0;  1 drivers
v0x19a2d10_0 .net *"_ivl_1", 0 0, L_0x19aa3d0;  1 drivers
S_0x19a2df0 .scope generate, "genblk1[2]" "genblk1[2]" 3 19, 3 19 0, S_0x1973e40;
 .timescale -9 -9;
P_0x19a2ff0 .param/l "i" 0 3 19, +C4<010>;
L_0x19a9dd0/d .functor NAND 1, L_0x19a9f10, L_0x19aa090, C4<1>, C4<1>;
L_0x19a9dd0 .delay 1 (2,2,2) L_0x19a9dd0/d;
v0x19a30b0_0 .net *"_ivl_0", 0 0, L_0x19a9f10;  1 drivers
v0x19a3190_0 .net *"_ivl_1", 0 0, L_0x19aa090;  1 drivers
S_0x19a3270 .scope generate, "genblk1[3]" "genblk1[3]" 3 19, 3 19 0, S_0x1973e40;
 .timescale -9 -9;
P_0x19a3470 .param/l "i" 0 3 19, +C4<011>;
L_0x19a9ac0/d .functor NAND 1, L_0x19a9bf0, L_0x19a9ce0, C4<1>, C4<1>;
L_0x19a9ac0 .delay 1 (2,2,2) L_0x19a9ac0/d;
v0x19a3550_0 .net *"_ivl_0", 0 0, L_0x19a9bf0;  1 drivers
v0x19a3630_0 .net *"_ivl_1", 0 0, L_0x19a9ce0;  1 drivers
S_0x19a3710 .scope module, "mux_2_1_4b_0" "mux_2_1_4b" 3 23, 4 2 0, S_0x1973e40;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x19a5c10_0 .net "A", 3 0, L_0x19acdc0;  alias, 1 drivers
v0x19a5d10_0 .net "B", 3 0, L_0x19aa500;  alias, 1 drivers
v0x19a5df0_0 .net "RES", 3 0, L_0x19aef80;  alias, 1 drivers
v0x19a5eb0_0 .net "sel", 0 0, v0x19a9a20_0;  alias, 1 drivers
L_0x19ae750 .part L_0x19acdc0, 0, 1;
L_0x19ae840 .part L_0x19acdc0, 1, 1;
L_0x19ae8e0 .part L_0x19acdc0, 2, 1;
L_0x19ae9d0 .part L_0x19acdc0, 3, 1;
L_0x19aeaf0 .part L_0x19aa500, 0, 1;
L_0x19aebe0 .part L_0x19aa500, 1, 1;
L_0x19aeda0 .part L_0x19aa500, 2, 1;
L_0x19aee40 .part L_0x19aa500, 3, 1;
L_0x19aef80 .concat [ 1 1 1 1], L_0x19ad430, L_0x19ad990, L_0x19adf80, L_0x19ae540;
S_0x19a39b0 .scope module, "mux_2_1_1b_0[0]" "mux_2_1_1b" 4 7, 5 4 0, S_0x19a3710;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19acfa0/d .functor NOT 1, v0x19a9a20_0, C4<0>, C4<0>, C4<0>;
L_0x19acfa0 .delay 1 (1,1,1) L_0x19acfa0/d;
L_0x19ad0b0/d .functor AND 1, L_0x19ae750, L_0x19acfa0, C4<1>, C4<1>;
L_0x19ad0b0 .delay 1 (3,3,3) L_0x19ad0b0/d;
L_0x19ad210/d .functor AND 1, L_0x19aeaf0, v0x19a9a20_0, C4<1>, C4<1>;
L_0x19ad210 .delay 1 (3,3,3) L_0x19ad210/d;
L_0x19ad430/d .functor OR 1, L_0x19ad0b0, L_0x19ad210, C4<0>, C4<0>;
L_0x19ad430 .delay 1 (3,3,3) L_0x19ad430/d;
v0x19a3c40_0 .net "a", 0 0, L_0x19ae750;  1 drivers
v0x19a3d20_0 .net "a_out", 0 0, L_0x19ad0b0;  1 drivers
v0x19a3de0_0 .net "b", 0 0, L_0x19aeaf0;  1 drivers
v0x19a3e80_0 .net "b_out", 0 0, L_0x19ad210;  1 drivers
v0x19a3f40_0 .net "not_sel", 0 0, L_0x19acfa0;  1 drivers
v0x19a4050_0 .net "res", 0 0, L_0x19ad430;  1 drivers
v0x19a4110_0 .net "sel", 0 0, v0x19a9a20_0;  alias, 1 drivers
S_0x19a4250 .scope module, "mux_2_1_1b_0[1]" "mux_2_1_1b" 4 7, 5 4 0, S_0x19a3710;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19ad610/d .functor NOT 1, v0x19a9a20_0, C4<0>, C4<0>, C4<0>;
L_0x19ad610 .delay 1 (1,1,1) L_0x19ad610/d;
L_0x19ad720/d .functor AND 1, L_0x19ae840, L_0x19ad610, C4<1>, C4<1>;
L_0x19ad720 .delay 1 (3,3,3) L_0x19ad720/d;
L_0x19ad880/d .functor AND 1, L_0x19aebe0, v0x19a9a20_0, C4<1>, C4<1>;
L_0x19ad880 .delay 1 (3,3,3) L_0x19ad880/d;
L_0x19ad990/d .functor OR 1, L_0x19ad720, L_0x19ad880, C4<0>, C4<0>;
L_0x19ad990 .delay 1 (3,3,3) L_0x19ad990/d;
v0x19a44e0_0 .net "a", 0 0, L_0x19ae840;  1 drivers
v0x19a45a0_0 .net "a_out", 0 0, L_0x19ad720;  1 drivers
v0x19a4660_0 .net "b", 0 0, L_0x19aebe0;  1 drivers
v0x19a4700_0 .net "b_out", 0 0, L_0x19ad880;  1 drivers
v0x19a47c0_0 .net "not_sel", 0 0, L_0x19ad610;  1 drivers
v0x19a48d0_0 .net "res", 0 0, L_0x19ad990;  1 drivers
v0x19a4990_0 .net "sel", 0 0, v0x19a9a20_0;  alias, 1 drivers
S_0x19a4ac0 .scope module, "mux_2_1_1b_0[2]" "mux_2_1_1b" 4 7, 5 4 0, S_0x19a3710;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19adba0/d .functor NOT 1, v0x19a9a20_0, C4<0>, C4<0>, C4<0>;
L_0x19adba0 .delay 1 (1,1,1) L_0x19adba0/d;
L_0x19adcb0/d .functor AND 1, L_0x19ae8e0, L_0x19adba0, C4<1>, C4<1>;
L_0x19adcb0 .delay 1 (3,3,3) L_0x19adcb0/d;
L_0x19ade40/d .functor AND 1, L_0x19aeda0, v0x19a9a20_0, C4<1>, C4<1>;
L_0x19ade40 .delay 1 (3,3,3) L_0x19ade40/d;
L_0x19adf80/d .functor OR 1, L_0x19adcb0, L_0x19ade40, C4<0>, C4<0>;
L_0x19adf80 .delay 1 (3,3,3) L_0x19adf80/d;
v0x19a4d60_0 .net "a", 0 0, L_0x19ae8e0;  1 drivers
v0x19a4e20_0 .net "a_out", 0 0, L_0x19adcb0;  1 drivers
v0x19a4ee0_0 .net "b", 0 0, L_0x19aeda0;  1 drivers
v0x19a4fb0_0 .net "b_out", 0 0, L_0x19ade40;  1 drivers
v0x19a5070_0 .net "not_sel", 0 0, L_0x19adba0;  1 drivers
v0x19a5180_0 .net "res", 0 0, L_0x19adf80;  1 drivers
v0x19a5240_0 .net "sel", 0 0, v0x19a9a20_0;  alias, 1 drivers
S_0x19a53b0 .scope module, "mux_2_1_1b_0[3]" "mux_2_1_1b" 4 7, 5 4 0, S_0x19a3710;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19ae160/d .functor NOT 1, v0x19a9a20_0, C4<0>, C4<0>, C4<0>;
L_0x19ae160 .delay 1 (1,1,1) L_0x19ae160/d;
L_0x19ae270/d .functor AND 1, L_0x19ae9d0, L_0x19ae160, C4<1>, C4<1>;
L_0x19ae270 .delay 1 (3,3,3) L_0x19ae270/d;
L_0x19ae400/d .functor AND 1, L_0x19aee40, v0x19a9a20_0, C4<1>, C4<1>;
L_0x19ae400 .delay 1 (3,3,3) L_0x19ae400/d;
L_0x19ae540/d .functor OR 1, L_0x19ae270, L_0x19ae400, C4<0>, C4<0>;
L_0x19ae540 .delay 1 (3,3,3) L_0x19ae540/d;
v0x19a5620_0 .net "a", 0 0, L_0x19ae9d0;  1 drivers
v0x19a5700_0 .net "a_out", 0 0, L_0x19ae270;  1 drivers
v0x19a57c0_0 .net "b", 0 0, L_0x19aee40;  1 drivers
v0x19a5860_0 .net "b_out", 0 0, L_0x19ae400;  1 drivers
v0x19a5920_0 .net "not_sel", 0 0, L_0x19ae160;  1 drivers
v0x19a5a30_0 .net "res", 0 0, L_0x19ae540;  1 drivers
v0x19a5af0_0 .net "sel", 0 0, v0x19a9a20_0;  alias, 1 drivers
S_0x19a6000 .scope module, "rca_0" "rca" 3 9, 6 2 0, S_0x1973e40;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "SUM";
v0x19a8800_0 .net "A", 3 0, v0x19a9740_0;  alias, 1 drivers
v0x19a8900_0 .net "B", 3 0, v0x19a9820_0;  alias, 1 drivers
v0x19a89e0_0 .net "SUM", 3 0, L_0x19acdc0;  alias, 1 drivers
v0x19a8ab0_0 .net "c_out0", 0 0, L_0x19ab020;  1 drivers
v0x19a8ba0_0 .net "c_out1", 0 0, L_0x19ab8b0;  1 drivers
v0x19a8ce0_0 .net "c_out2", 0 0, L_0x19ac1f0;  1 drivers
v0x19a8dd0_0 .net "c_out3", 0 0, L_0x19aca30;  1 drivers
L_0x19ab1d0 .part v0x19a9740_0, 0, 1;
L_0x19ab270 .part v0x19a9820_0, 0, 1;
L_0x19aba60 .part v0x19a9740_0, 1, 1;
L_0x19abb00 .part v0x19a9820_0, 1, 1;
L_0x19ac3a0 .part v0x19a9740_0, 2, 1;
L_0x19ac440 .part v0x19a9820_0, 2, 1;
L_0x19acc30 .part v0x19a9740_0, 3, 1;
L_0x19accd0 .part v0x19a9820_0, 3, 1;
L_0x19acdc0 .concat8 [ 1 1 1 1], L_0x19aae90, L_0x19ab770, L_0x19ac0b0, L_0x19ac8f0;
S_0x19a6200 .scope module, "fa0" "fa" 6 7, 7 2 0, S_0x19a6000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x19aaa70/d .functor XOR 1, L_0x19ab1d0, L_0x19ab270, C4<0>, C4<0>;
L_0x19aaa70 .delay 1 (4,4,4) L_0x19aaa70/d;
L_0x19aab80/d .functor AND 1, L_0x19ab1d0, L_0x19ab270, C4<1>, C4<1>;
L_0x19aab80 .delay 1 (3,3,3) L_0x19aab80/d;
L_0x7fa2a7ac6018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x19aad30/d .functor AND 1, L_0x19aaa70, L_0x7fa2a7ac6018, C4<1>, C4<1>;
L_0x19aad30 .delay 1 (3,3,3) L_0x19aad30/d;
L_0x19aae90/d .functor XOR 1, L_0x19aaa70, L_0x7fa2a7ac6018, C4<0>, C4<0>;
L_0x19aae90 .delay 1 (4,4,4) L_0x19aae90/d;
L_0x19ab020/d .functor OR 1, L_0x19aab80, L_0x19aad30, C4<0>, C4<0>;
L_0x19ab020 .delay 1 (3,3,3) L_0x19ab020/d;
v0x19a6480_0 .net "a", 0 0, L_0x19ab1d0;  1 drivers
v0x19a6560_0 .net "b", 0 0, L_0x19ab270;  1 drivers
v0x19a6620_0 .net "c_in", 0 0, L_0x7fa2a7ac6018;  1 drivers
v0x19a66f0_0 .net "c_out", 0 0, L_0x19ab020;  alias, 1 drivers
v0x19a67b0_0 .net "sum", 0 0, L_0x19aae90;  1 drivers
v0x19a68c0_0 .net "w0", 0 0, L_0x19aaa70;  1 drivers
v0x19a6980_0 .net "w1", 0 0, L_0x19aab80;  1 drivers
v0x19a6a40_0 .net "w2", 0 0, L_0x19aad30;  1 drivers
S_0x19a6ba0 .scope module, "fa1" "fa" 6 9, 7 2 0, S_0x19a6000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x19ab310/d .functor XOR 1, L_0x19aba60, L_0x19abb00, C4<0>, C4<0>;
L_0x19ab310 .delay 1 (4,4,4) L_0x19ab310/d;
L_0x19ab420/d .functor AND 1, L_0x19aba60, L_0x19abb00, C4<1>, C4<1>;
L_0x19ab420 .delay 1 (3,3,3) L_0x19ab420/d;
L_0x19ab5d0/d .functor AND 1, L_0x19ab310, L_0x19ab020, C4<1>, C4<1>;
L_0x19ab5d0 .delay 1 (3,3,3) L_0x19ab5d0/d;
L_0x19ab770/d .functor XOR 1, L_0x19ab310, L_0x19ab020, C4<0>, C4<0>;
L_0x19ab770 .delay 1 (4,4,4) L_0x19ab770/d;
L_0x19ab8b0/d .functor OR 1, L_0x19ab420, L_0x19ab5d0, C4<0>, C4<0>;
L_0x19ab8b0 .delay 1 (3,3,3) L_0x19ab8b0/d;
v0x19a6e20_0 .net "a", 0 0, L_0x19aba60;  1 drivers
v0x19a6ee0_0 .net "b", 0 0, L_0x19abb00;  1 drivers
v0x19a6fa0_0 .net "c_in", 0 0, L_0x19ab020;  alias, 1 drivers
v0x19a70a0_0 .net "c_out", 0 0, L_0x19ab8b0;  alias, 1 drivers
v0x19a7140_0 .net "sum", 0 0, L_0x19ab770;  1 drivers
v0x19a7230_0 .net "w0", 0 0, L_0x19ab310;  1 drivers
v0x19a72f0_0 .net "w1", 0 0, L_0x19ab420;  1 drivers
v0x19a73b0_0 .net "w2", 0 0, L_0x19ab5d0;  1 drivers
S_0x19a7510 .scope module, "fa2" "fa" 6 11, 7 2 0, S_0x19a6000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x19abbd0/d .functor XOR 1, L_0x19ac3a0, L_0x19ac440, C4<0>, C4<0>;
L_0x19abbd0 .delay 1 (4,4,4) L_0x19abbd0/d;
L_0x19abdf0/d .functor AND 1, L_0x19ac3a0, L_0x19ac440, C4<1>, C4<1>;
L_0x19abdf0 .delay 1 (3,3,3) L_0x19abdf0/d;
L_0x19abfa0/d .functor AND 1, L_0x19abbd0, L_0x19ab8b0, C4<1>, C4<1>;
L_0x19abfa0 .delay 1 (3,3,3) L_0x19abfa0/d;
L_0x19ac0b0/d .functor XOR 1, L_0x19abbd0, L_0x19ab8b0, C4<0>, C4<0>;
L_0x19ac0b0 .delay 1 (4,4,4) L_0x19ac0b0/d;
L_0x19ac1f0/d .functor OR 1, L_0x19abdf0, L_0x19abfa0, C4<0>, C4<0>;
L_0x19ac1f0 .delay 1 (3,3,3) L_0x19ac1f0/d;
v0x19a77a0_0 .net "a", 0 0, L_0x19ac3a0;  1 drivers
v0x19a7860_0 .net "b", 0 0, L_0x19ac440;  1 drivers
v0x19a7920_0 .net "c_in", 0 0, L_0x19ab8b0;  alias, 1 drivers
v0x19a7a20_0 .net "c_out", 0 0, L_0x19ac1f0;  alias, 1 drivers
v0x19a7ac0_0 .net "sum", 0 0, L_0x19ac0b0;  1 drivers
v0x19a7bb0_0 .net "w0", 0 0, L_0x19abbd0;  1 drivers
v0x19a7c70_0 .net "w1", 0 0, L_0x19abdf0;  1 drivers
v0x19a7d30_0 .net "w2", 0 0, L_0x19abfa0;  1 drivers
S_0x19a7e90 .scope module, "fa3" "fa" 6 13, 7 2 0, S_0x19a6000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x19ac520/d .functor XOR 1, L_0x19acc30, L_0x19accd0, C4<0>, C4<0>;
L_0x19ac520 .delay 1 (4,4,4) L_0x19ac520/d;
L_0x19ac630/d .functor AND 1, L_0x19acc30, L_0x19accd0, C4<1>, C4<1>;
L_0x19ac630 .delay 1 (3,3,3) L_0x19ac630/d;
L_0x19ac7e0/d .functor AND 1, L_0x19ac520, L_0x19ac1f0, C4<1>, C4<1>;
L_0x19ac7e0 .delay 1 (3,3,3) L_0x19ac7e0/d;
L_0x19ac8f0/d .functor XOR 1, L_0x19ac520, L_0x19ac1f0, C4<0>, C4<0>;
L_0x19ac8f0 .delay 1 (4,4,4) L_0x19ac8f0/d;
L_0x19aca30/d .functor OR 1, L_0x19ac630, L_0x19ac7e0, C4<0>, C4<0>;
L_0x19aca30 .delay 1 (3,3,3) L_0x19aca30/d;
v0x19a80f0_0 .net "a", 0 0, L_0x19acc30;  1 drivers
v0x19a81d0_0 .net "b", 0 0, L_0x19accd0;  1 drivers
v0x19a8290_0 .net "c_in", 0 0, L_0x19ac1f0;  alias, 1 drivers
v0x19a8390_0 .net "c_out", 0 0, L_0x19aca30;  alias, 1 drivers
v0x19a8430_0 .net "sum", 0 0, L_0x19ac8f0;  1 drivers
v0x19a8520_0 .net "w0", 0 0, L_0x19ac520;  1 drivers
v0x19a85e0_0 .net "w1", 0 0, L_0x19ac630;  1 drivers
v0x19a86a0_0 .net "w2", 0 0, L_0x19ac7e0;  1 drivers
    .scope S_0x1973cb0;
T_0 ;
    %vpi_call 2 12 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1973cb0 {0 0 0};
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x19a9740_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x19a9820_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19a9a20_0, 0, 1;
    %delay 47, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x19a9740_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x19a9820_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x19a9a20_0, 0, 1;
    %delay 47, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x19a9740_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x19a9820_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19a9a20_0, 0, 1;
    %delay 47, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x19a9740_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x19a9820_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19a9a20_0, 0, 1;
    %delay 47, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x19a9740_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x19a9820_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x19a9a20_0, 0, 1;
    %delay 47, 0;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "testbench.v";
    "alu.v";
    "../mux_2_1_4b/mux_2_1_4b.v";
    "../mux_2_1_1b/mux_2_1_1b.v";
    "../rca/rca.v";
    "../fa/fa.v";
