Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 0 fs : File "/home/princeling/Documents/EELab/Fpga-verilog/LearnBasys3/VGA_PixelGenerate/VGA_PixelGenerate.srcs/sources_1/new/tb_top.v" Line 44
