Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Dec  2 03:20:31 2023
| Host         : mdxps15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hw_top_timing_summary_routed.rpt -pb hw_top_timing_summary_routed.pb -rpx hw_top_timing_summary_routed.rpx -warn_on_violation
| Design       : hw_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[0].debounce_0/clk_divider_0/pos_count_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[0].debounce_0/clk_divider_0/pos_count_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[0].debounce_0/clk_divider_0/pos_count_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[0].debounce_0/clk_divider_0/pos_count_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[0].debounce_0/clk_divider_0/pos_count_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[0].debounce_0/clk_divider_0/pos_count_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[0].debounce_0/clk_divider_0/pos_count_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[0].debounce_0/clk_divider_0/pos_count_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[0].debounce_0/clk_divider_0/pos_count_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[0].debounce_0/clk_divider_0/pos_count_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[0].debounce_0/clk_divider_0/pos_count_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[0].debounce_0/clk_divider_0/pos_count_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[0].debounce_0/clk_divider_0/pos_count_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[0].debounce_0/clk_divider_0/pos_count_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[0].debounce_0/clk_divider_0/pos_count_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[0].debounce_0/clk_divider_0/pos_count_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[0].debounce_0/clk_divider_0/pos_count_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[0].debounce_0/clk_divider_0/pos_count_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[0].debounce_0/clk_divider_0/pos_count_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[0].debounce_0/clk_divider_0/pos_count_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[0].debounce_0/clk_divider_0/pos_count_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[0].debounce_0/clk_divider_0/pos_count_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: genblk1[0].debounce_0/edge_detect_0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: genblk1[0].debounce_0/edge_detect_0/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: genblk1[0].debounce_0/edge_detect_0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: genblk1[0].debounce_0/edge_detect_0/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: genblk1[0].debounce_0/edge_detect_0/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[1].debounce_0/clk_divider_0/pos_count_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[1].debounce_0/clk_divider_0/pos_count_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[1].debounce_0/clk_divider_0/pos_count_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[1].debounce_0/clk_divider_0/pos_count_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[1].debounce_0/clk_divider_0/pos_count_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[1].debounce_0/clk_divider_0/pos_count_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[1].debounce_0/clk_divider_0/pos_count_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[1].debounce_0/clk_divider_0/pos_count_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[1].debounce_0/clk_divider_0/pos_count_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[1].debounce_0/clk_divider_0/pos_count_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[1].debounce_0/clk_divider_0/pos_count_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[1].debounce_0/clk_divider_0/pos_count_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[1].debounce_0/clk_divider_0/pos_count_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[1].debounce_0/clk_divider_0/pos_count_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[1].debounce_0/clk_divider_0/pos_count_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[1].debounce_0/clk_divider_0/pos_count_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[1].debounce_0/clk_divider_0/pos_count_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[1].debounce_0/clk_divider_0/pos_count_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[1].debounce_0/clk_divider_0/pos_count_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[1].debounce_0/clk_divider_0/pos_count_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[1].debounce_0/clk_divider_0/pos_count_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[1].debounce_0/clk_divider_0/pos_count_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: genblk1[1].debounce_0/edge_detect_0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: genblk1[1].debounce_0/edge_detect_0/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: genblk1[1].debounce_0/edge_detect_0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: genblk1[1].debounce_0/edge_detect_0/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: genblk1[1].debounce_0/edge_detect_0/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[2].debounce_0/clk_divider_0/pos_count_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[2].debounce_0/clk_divider_0/pos_count_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[2].debounce_0/clk_divider_0/pos_count_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[2].debounce_0/clk_divider_0/pos_count_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[2].debounce_0/clk_divider_0/pos_count_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[2].debounce_0/clk_divider_0/pos_count_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[2].debounce_0/clk_divider_0/pos_count_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[2].debounce_0/clk_divider_0/pos_count_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[2].debounce_0/clk_divider_0/pos_count_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[2].debounce_0/clk_divider_0/pos_count_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[2].debounce_0/clk_divider_0/pos_count_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[2].debounce_0/clk_divider_0/pos_count_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[2].debounce_0/clk_divider_0/pos_count_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[2].debounce_0/clk_divider_0/pos_count_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[2].debounce_0/clk_divider_0/pos_count_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[2].debounce_0/clk_divider_0/pos_count_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[2].debounce_0/clk_divider_0/pos_count_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[2].debounce_0/clk_divider_0/pos_count_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[2].debounce_0/clk_divider_0/pos_count_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[2].debounce_0/clk_divider_0/pos_count_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[2].debounce_0/clk_divider_0/pos_count_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[2].debounce_0/clk_divider_0/pos_count_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: genblk1[2].debounce_0/edge_detect_0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: genblk1[2].debounce_0/edge_detect_0/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: genblk1[2].debounce_0/edge_detect_0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: genblk1[2].debounce_0/edge_detect_0/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: genblk1[2].debounce_0/edge_detect_0/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[3].debounce_0/clk_divider_0/pos_count_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[3].debounce_0/clk_divider_0/pos_count_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[3].debounce_0/clk_divider_0/pos_count_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[3].debounce_0/clk_divider_0/pos_count_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[3].debounce_0/clk_divider_0/pos_count_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[3].debounce_0/clk_divider_0/pos_count_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[3].debounce_0/clk_divider_0/pos_count_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[3].debounce_0/clk_divider_0/pos_count_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[3].debounce_0/clk_divider_0/pos_count_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[3].debounce_0/clk_divider_0/pos_count_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[3].debounce_0/clk_divider_0/pos_count_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[3].debounce_0/clk_divider_0/pos_count_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[3].debounce_0/clk_divider_0/pos_count_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[3].debounce_0/clk_divider_0/pos_count_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[3].debounce_0/clk_divider_0/pos_count_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[3].debounce_0/clk_divider_0/pos_count_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[3].debounce_0/clk_divider_0/pos_count_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[3].debounce_0/clk_divider_0/pos_count_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[3].debounce_0/clk_divider_0/pos_count_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[3].debounce_0/clk_divider_0/pos_count_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[3].debounce_0/clk_divider_0/pos_count_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1[3].debounce_0/clk_divider_0/pos_count_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: genblk1[3].debounce_0/edge_detect_0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: genblk1[3].debounce_0/edge_detect_0/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: genblk1[3].debounce_0/edge_detect_0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: genblk1[3].debounce_0/edge_detect_0/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: genblk1[3].debounce_0/edge_detect_0/FSM_onehot_state_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.525        0.000                      0                  141        0.236        0.000                      0                  141        3.500        0.000                       0                   146  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.525        0.000                      0                  141        0.236        0.000                      0                  141        3.500        0.000                       0                   146  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.525ns  (required time - arrival time)
  Source:                 genblk1[2].debounce_0/clk_divider_0/pos_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[2].debounce_0/clk_divider_0/pos_count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 2.247ns (50.529%)  route 2.200ns (49.471%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.736     5.405    genblk1[2].debounce_0/clk_divider_0/CLK
    SLICE_X36Y60         FDCE                                         r  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDCE (Prop_fdce_C_Q)         0.419     5.824 r  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[6]/Q
                         net (fo=3, routed)           1.247     7.071    genblk1[2].debounce_0/clk_divider_0/pos_count[6]
    SLICE_X37Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     7.920 r  genblk1[2].debounce_0/clk_divider_0/pos_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.920    genblk1[2].debounce_0/clk_divider_0/pos_count1_carry__0_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.034 r  genblk1[2].debounce_0/clk_divider_0/pos_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.034    genblk1[2].debounce_0/clk_divider_0/pos_count1_carry__1_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.148 r  genblk1[2].debounce_0/clk_divider_0/pos_count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.148    genblk1[2].debounce_0/clk_divider_0/pos_count1_carry__2_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.262 r  genblk1[2].debounce_0/clk_divider_0/pos_count1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.262    genblk1[2].debounce_0/clk_divider_0/pos_count1_carry__3_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.596 r  genblk1[2].debounce_0/clk_divider_0/pos_count1_carry__4/O[1]
                         net (fo=1, routed)           0.953     9.549    genblk1[2].debounce_0/clk_divider_0/data0[22]
    SLICE_X36Y57         LUT2 (Prop_lut2_I0_O)        0.303     9.852 r  genblk1[2].debounce_0/clk_divider_0/pos_count[22]_i_1__1/O
                         net (fo=1, routed)           0.000     9.852    genblk1[2].debounce_0/clk_divider_0/pos_count[22]_i_1__1_n_0
    SLICE_X36Y57         FDCE                                         r  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.561    12.953    genblk1[2].debounce_0/clk_divider_0/CLK
    SLICE_X36Y57         FDCE                                         r  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[22]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.345    
    SLICE_X36Y57         FDCE (Setup_fdce_C_D)        0.031    13.376    genblk1[2].debounce_0/clk_divider_0/pos_count_reg[22]
  -------------------------------------------------------------------
                         required time                         13.376    
                         arrival time                          -9.852    
  -------------------------------------------------------------------
                         slack                                  3.525    

Slack (MET) :             3.560ns  (required time - arrival time)
  Source:                 genblk1[2].debounce_0/clk_divider_0/pos_count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[2].debounce_0/clk_divider_0/pos_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 1.196ns (27.122%)  route 3.214ns (72.878%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.736     5.405    genblk1[2].debounce_0/clk_divider_0/CLK
    SLICE_X36Y59         FDCE                                         r  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDCE (Prop_fdce_C_Q)         0.419     5.824 f  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[20]/Q
                         net (fo=5, routed)           1.259     7.083    genblk1[2].debounce_0/clk_divider_0/pos_count[20]
    SLICE_X36Y57         LUT4 (Prop_lut4_I2_O)        0.327     7.410 r  genblk1[2].debounce_0/clk_divider_0/pos_count[24]_i_4__1/O
                         net (fo=1, routed)           1.104     8.514    genblk1[2].debounce_0/clk_divider_0/pos_count[24]_i_4__1_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I1_O)        0.326     8.840 f  genblk1[2].debounce_0/clk_divider_0/pos_count[24]_i_2__1/O
                         net (fo=24, routed)          0.850     9.690    genblk1[2].debounce_0/clk_divider_0/pos_count[24]_i_2__1_n_0
    SLICE_X36Y58         LUT2 (Prop_lut2_I1_O)        0.124     9.814 r  genblk1[2].debounce_0/clk_divider_0/pos_count[10]_i_1__1/O
                         net (fo=1, routed)           0.000     9.814    genblk1[2].debounce_0/clk_divider_0/pos_count[10]_i_1__1_n_0
    SLICE_X36Y58         FDCE                                         r  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.561    12.953    genblk1[2].debounce_0/clk_divider_0/CLK
    SLICE_X36Y58         FDCE                                         r  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[10]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.345    
    SLICE_X36Y58         FDCE (Setup_fdce_C_D)        0.029    13.374    genblk1[2].debounce_0/clk_divider_0/pos_count_reg[10]
  -------------------------------------------------------------------
                         required time                         13.374    
                         arrival time                          -9.814    
  -------------------------------------------------------------------
                         slack                                  3.560    

Slack (MET) :             3.569ns  (required time - arrival time)
  Source:                 genblk1[2].debounce_0/clk_divider_0/pos_count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[2].debounce_0/clk_divider_0/pos_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 1.196ns (27.167%)  route 3.206ns (72.833%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.736     5.405    genblk1[2].debounce_0/clk_divider_0/CLK
    SLICE_X36Y59         FDCE                                         r  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDCE (Prop_fdce_C_Q)         0.419     5.824 f  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[20]/Q
                         net (fo=5, routed)           1.259     7.083    genblk1[2].debounce_0/clk_divider_0/pos_count[20]
    SLICE_X36Y57         LUT4 (Prop_lut4_I2_O)        0.327     7.410 r  genblk1[2].debounce_0/clk_divider_0/pos_count[24]_i_4__1/O
                         net (fo=1, routed)           1.104     8.514    genblk1[2].debounce_0/clk_divider_0/pos_count[24]_i_4__1_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I1_O)        0.326     8.840 f  genblk1[2].debounce_0/clk_divider_0/pos_count[24]_i_2__1/O
                         net (fo=24, routed)          0.843     9.683    genblk1[2].debounce_0/clk_divider_0/pos_count[24]_i_2__1_n_0
    SLICE_X36Y58         LUT2 (Prop_lut2_I1_O)        0.124     9.807 r  genblk1[2].debounce_0/clk_divider_0/pos_count[16]_i_1__1/O
                         net (fo=1, routed)           0.000     9.807    genblk1[2].debounce_0/clk_divider_0/pos_count[16]_i_1__1_n_0
    SLICE_X36Y58         FDCE                                         r  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.561    12.953    genblk1[2].debounce_0/clk_divider_0/CLK
    SLICE_X36Y58         FDCE                                         r  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[16]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.345    
    SLICE_X36Y58         FDCE (Setup_fdce_C_D)        0.031    13.376    genblk1[2].debounce_0/clk_divider_0/pos_count_reg[16]
  -------------------------------------------------------------------
                         required time                         13.376    
                         arrival time                          -9.807    
  -------------------------------------------------------------------
                         slack                                  3.569    

Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 genblk1[2].debounce_0/clk_divider_0/pos_count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[2].debounce_0/clk_divider_0/pos_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.224ns (27.582%)  route 3.214ns (72.418%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.736     5.405    genblk1[2].debounce_0/clk_divider_0/CLK
    SLICE_X36Y59         FDCE                                         r  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDCE (Prop_fdce_C_Q)         0.419     5.824 f  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[20]/Q
                         net (fo=5, routed)           1.259     7.083    genblk1[2].debounce_0/clk_divider_0/pos_count[20]
    SLICE_X36Y57         LUT4 (Prop_lut4_I2_O)        0.327     7.410 r  genblk1[2].debounce_0/clk_divider_0/pos_count[24]_i_4__1/O
                         net (fo=1, routed)           1.104     8.514    genblk1[2].debounce_0/clk_divider_0/pos_count[24]_i_4__1_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I1_O)        0.326     8.840 f  genblk1[2].debounce_0/clk_divider_0/pos_count[24]_i_2__1/O
                         net (fo=24, routed)          0.850     9.690    genblk1[2].debounce_0/clk_divider_0/pos_count[24]_i_2__1_n_0
    SLICE_X36Y58         LUT2 (Prop_lut2_I1_O)        0.152     9.842 r  genblk1[2].debounce_0/clk_divider_0/pos_count[14]_i_1__1/O
                         net (fo=1, routed)           0.000     9.842    genblk1[2].debounce_0/clk_divider_0/pos_count[14]_i_1__1_n_0
    SLICE_X36Y58         FDCE                                         r  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.561    12.953    genblk1[2].debounce_0/clk_divider_0/CLK
    SLICE_X36Y58         FDCE                                         r  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[14]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.345    
    SLICE_X36Y58         FDCE (Setup_fdce_C_D)        0.075    13.420    genblk1[2].debounce_0/clk_divider_0/pos_count_reg[14]
  -------------------------------------------------------------------
                         required time                         13.420    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.583ns  (required time - arrival time)
  Source:                 genblk1[2].debounce_0/clk_divider_0/pos_count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[2].debounce_0/clk_divider_0/pos_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 1.196ns (27.103%)  route 3.217ns (72.897%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.736     5.405    genblk1[2].debounce_0/clk_divider_0/CLK
    SLICE_X36Y59         FDCE                                         r  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDCE (Prop_fdce_C_Q)         0.419     5.824 f  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[20]/Q
                         net (fo=5, routed)           1.259     7.083    genblk1[2].debounce_0/clk_divider_0/pos_count[20]
    SLICE_X36Y57         LUT4 (Prop_lut4_I2_O)        0.327     7.410 r  genblk1[2].debounce_0/clk_divider_0/pos_count[24]_i_4__1/O
                         net (fo=1, routed)           1.104     8.514    genblk1[2].debounce_0/clk_divider_0/pos_count[24]_i_4__1_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I1_O)        0.326     8.840 f  genblk1[2].debounce_0/clk_divider_0/pos_count[24]_i_2__1/O
                         net (fo=24, routed)          0.854     9.694    genblk1[2].debounce_0/clk_divider_0/pos_count[24]_i_2__1_n_0
    SLICE_X36Y59         LUT2 (Prop_lut2_I1_O)        0.124     9.818 r  genblk1[2].debounce_0/clk_divider_0/pos_count[12]_i_1__1/O
                         net (fo=1, routed)           0.000     9.818    genblk1[2].debounce_0/clk_divider_0/pos_count[12]_i_1__1_n_0
    SLICE_X36Y59         FDCE                                         r  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.560    12.952    genblk1[2].debounce_0/clk_divider_0/CLK
    SLICE_X36Y59         FDCE                                         r  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[12]/C
                         clock pessimism              0.453    13.405    
                         clock uncertainty           -0.035    13.369    
    SLICE_X36Y59         FDCE (Setup_fdce_C_D)        0.031    13.400    genblk1[2].debounce_0/clk_divider_0/pos_count_reg[12]
  -------------------------------------------------------------------
                         required time                         13.400    
                         arrival time                          -9.818    
  -------------------------------------------------------------------
                         slack                                  3.583    

Slack (MET) :             3.585ns  (required time - arrival time)
  Source:                 genblk1[2].debounce_0/clk_divider_0/pos_count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[2].debounce_0/clk_divider_0/pos_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 1.224ns (27.627%)  route 3.206ns (72.373%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.736     5.405    genblk1[2].debounce_0/clk_divider_0/CLK
    SLICE_X36Y59         FDCE                                         r  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDCE (Prop_fdce_C_Q)         0.419     5.824 f  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[20]/Q
                         net (fo=5, routed)           1.259     7.083    genblk1[2].debounce_0/clk_divider_0/pos_count[20]
    SLICE_X36Y57         LUT4 (Prop_lut4_I2_O)        0.327     7.410 r  genblk1[2].debounce_0/clk_divider_0/pos_count[24]_i_4__1/O
                         net (fo=1, routed)           1.104     8.514    genblk1[2].debounce_0/clk_divider_0/pos_count[24]_i_4__1_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I1_O)        0.326     8.840 f  genblk1[2].debounce_0/clk_divider_0/pos_count[24]_i_2__1/O
                         net (fo=24, routed)          0.843     9.683    genblk1[2].debounce_0/clk_divider_0/pos_count[24]_i_2__1_n_0
    SLICE_X36Y58         LUT2 (Prop_lut2_I1_O)        0.152     9.835 r  genblk1[2].debounce_0/clk_divider_0/pos_count[3]_i_1__1/O
                         net (fo=1, routed)           0.000     9.835    genblk1[2].debounce_0/clk_divider_0/pos_count[3]_i_1__1_n_0
    SLICE_X36Y58         FDCE                                         r  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.561    12.953    genblk1[2].debounce_0/clk_divider_0/CLK
    SLICE_X36Y58         FDCE                                         r  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[3]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.345    
    SLICE_X36Y58         FDCE (Setup_fdce_C_D)        0.075    13.420    genblk1[2].debounce_0/clk_divider_0/pos_count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.420    
                         arrival time                          -9.835    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             3.599ns  (required time - arrival time)
  Source:                 genblk1[2].debounce_0/clk_divider_0/pos_count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[2].debounce_0/clk_divider_0/pos_count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 1.224ns (27.562%)  route 3.217ns (72.438%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.736     5.405    genblk1[2].debounce_0/clk_divider_0/CLK
    SLICE_X36Y59         FDCE                                         r  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDCE (Prop_fdce_C_Q)         0.419     5.824 f  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[20]/Q
                         net (fo=5, routed)           1.259     7.083    genblk1[2].debounce_0/clk_divider_0/pos_count[20]
    SLICE_X36Y57         LUT4 (Prop_lut4_I2_O)        0.327     7.410 r  genblk1[2].debounce_0/clk_divider_0/pos_count[24]_i_4__1/O
                         net (fo=1, routed)           1.104     8.514    genblk1[2].debounce_0/clk_divider_0/pos_count[24]_i_4__1_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I1_O)        0.326     8.840 f  genblk1[2].debounce_0/clk_divider_0/pos_count[24]_i_2__1/O
                         net (fo=24, routed)          0.854     9.694    genblk1[2].debounce_0/clk_divider_0/pos_count[24]_i_2__1_n_0
    SLICE_X36Y59         LUT2 (Prop_lut2_I1_O)        0.152     9.846 r  genblk1[2].debounce_0/clk_divider_0/pos_count[17]_i_1__1/O
                         net (fo=1, routed)           0.000     9.846    genblk1[2].debounce_0/clk_divider_0/pos_count[17]_i_1__1_n_0
    SLICE_X36Y59         FDCE                                         r  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.560    12.952    genblk1[2].debounce_0/clk_divider_0/CLK
    SLICE_X36Y59         FDCE                                         r  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[17]/C
                         clock pessimism              0.453    13.405    
                         clock uncertainty           -0.035    13.369    
    SLICE_X36Y59         FDCE (Setup_fdce_C_D)        0.075    13.444    genblk1[2].debounce_0/clk_divider_0/pos_count_reg[17]
  -------------------------------------------------------------------
                         required time                         13.444    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  3.599    

Slack (MET) :             3.599ns  (required time - arrival time)
  Source:                 genblk1[2].debounce_0/clk_divider_0/pos_count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[2].debounce_0/clk_divider_0/pos_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 1.224ns (27.714%)  route 3.193ns (72.286%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.736     5.405    genblk1[2].debounce_0/clk_divider_0/CLK
    SLICE_X36Y59         FDCE                                         r  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDCE (Prop_fdce_C_Q)         0.419     5.824 f  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[20]/Q
                         net (fo=5, routed)           1.259     7.083    genblk1[2].debounce_0/clk_divider_0/pos_count[20]
    SLICE_X36Y57         LUT4 (Prop_lut4_I2_O)        0.327     7.410 r  genblk1[2].debounce_0/clk_divider_0/pos_count[24]_i_4__1/O
                         net (fo=1, routed)           1.104     8.514    genblk1[2].debounce_0/clk_divider_0/pos_count[24]_i_4__1_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I1_O)        0.326     8.840 f  genblk1[2].debounce_0/clk_divider_0/pos_count[24]_i_2__1/O
                         net (fo=24, routed)          0.829     9.669    genblk1[2].debounce_0/clk_divider_0/pos_count[24]_i_2__1_n_0
    SLICE_X36Y57         LUT2 (Prop_lut2_I1_O)        0.152     9.821 r  genblk1[2].debounce_0/clk_divider_0/pos_count[8]_i_1__1/O
                         net (fo=1, routed)           0.000     9.821    genblk1[2].debounce_0/clk_divider_0/pos_count[8]_i_1__1_n_0
    SLICE_X36Y57         FDCE                                         r  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.561    12.953    genblk1[2].debounce_0/clk_divider_0/CLK
    SLICE_X36Y57         FDCE                                         r  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[8]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.345    
    SLICE_X36Y57         FDCE (Setup_fdce_C_D)        0.075    13.420    genblk1[2].debounce_0/clk_divider_0/pos_count_reg[8]
  -------------------------------------------------------------------
                         required time                         13.420    
                         arrival time                          -9.821    
  -------------------------------------------------------------------
                         slack                                  3.599    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 genblk1[2].debounce_0/clk_divider_0/pos_count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[2].debounce_0/clk_divider_0/pos_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 1.196ns (27.078%)  route 3.221ns (72.922%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.736     5.405    genblk1[2].debounce_0/clk_divider_0/CLK
    SLICE_X36Y59         FDCE                                         r  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDCE (Prop_fdce_C_Q)         0.419     5.824 f  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[20]/Q
                         net (fo=5, routed)           1.259     7.083    genblk1[2].debounce_0/clk_divider_0/pos_count[20]
    SLICE_X36Y57         LUT4 (Prop_lut4_I2_O)        0.327     7.410 r  genblk1[2].debounce_0/clk_divider_0/pos_count[24]_i_4__1/O
                         net (fo=1, routed)           1.104     8.514    genblk1[2].debounce_0/clk_divider_0/pos_count[24]_i_4__1_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I1_O)        0.326     8.840 f  genblk1[2].debounce_0/clk_divider_0/pos_count[24]_i_2__1/O
                         net (fo=24, routed)          0.858     9.698    genblk1[2].debounce_0/clk_divider_0/pos_count[24]_i_2__1_n_0
    SLICE_X38Y57         LUT2 (Prop_lut2_I1_O)        0.124     9.822 r  genblk1[2].debounce_0/clk_divider_0/pos_count[15]_i_1__1/O
                         net (fo=1, routed)           0.000     9.822    genblk1[2].debounce_0/clk_divider_0/pos_count[15]_i_1__1_n_0
    SLICE_X38Y57         FDCE                                         r  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.561    12.953    genblk1[2].debounce_0/clk_divider_0/CLK
    SLICE_X38Y57         FDCE                                         r  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[15]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.345    
    SLICE_X38Y57         FDCE (Setup_fdce_C_D)        0.077    13.422    genblk1[2].debounce_0/clk_divider_0/pos_count_reg[15]
  -------------------------------------------------------------------
                         required time                         13.422    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 genblk1[2].debounce_0/clk_divider_0/pos_count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[2].debounce_0/clk_divider_0/pos_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 1.196ns (27.228%)  route 3.197ns (72.772%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.736     5.405    genblk1[2].debounce_0/clk_divider_0/CLK
    SLICE_X36Y59         FDCE                                         r  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDCE (Prop_fdce_C_Q)         0.419     5.824 f  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[20]/Q
                         net (fo=5, routed)           1.259     7.083    genblk1[2].debounce_0/clk_divider_0/pos_count[20]
    SLICE_X36Y57         LUT4 (Prop_lut4_I2_O)        0.327     7.410 r  genblk1[2].debounce_0/clk_divider_0/pos_count[24]_i_4__1/O
                         net (fo=1, routed)           1.104     8.514    genblk1[2].debounce_0/clk_divider_0/pos_count[24]_i_4__1_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I1_O)        0.326     8.840 f  genblk1[2].debounce_0/clk_divider_0/pos_count[24]_i_2__1/O
                         net (fo=24, routed)          0.833     9.673    genblk1[2].debounce_0/clk_divider_0/pos_count[24]_i_2__1_n_0
    SLICE_X36Y59         LUT2 (Prop_lut2_I1_O)        0.124     9.797 r  genblk1[2].debounce_0/clk_divider_0/pos_count[13]_i_1__1/O
                         net (fo=1, routed)           0.000     9.797    genblk1[2].debounce_0/clk_divider_0/pos_count[13]_i_1__1_n_0
    SLICE_X36Y59         FDCE                                         r  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.560    12.952    genblk1[2].debounce_0/clk_divider_0/CLK
    SLICE_X36Y59         FDCE                                         r  genblk1[2].debounce_0/clk_divider_0/pos_count_reg[13]/C
                         clock pessimism              0.453    13.405    
                         clock uncertainty           -0.035    13.369    
    SLICE_X36Y59         FDCE (Setup_fdce_C_D)        0.031    13.400    genblk1[2].debounce_0/clk_divider_0/pos_count_reg[13]
  -------------------------------------------------------------------
                         required time                         13.400    
                         arrival time                          -9.797    
  -------------------------------------------------------------------
                         slack                                  3.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 genblk1[1].debounce_0/edge_detect_0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            alarm_system_0/mem_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.566%)  route 0.198ns (58.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.586     1.498    genblk1[1].debounce_0/edge_detect_0/CLK
    SLICE_X37Y56         FDCE                                         r  genblk1[1].debounce_0/edge_detect_0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDCE (Prop_fdce_C_Q)         0.141     1.639 r  genblk1[1].debounce_0/edge_detect_0/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.198     1.838    alarm_system_0/din_pulse[1]
    SLICE_X40Y57         FDRE                                         r  alarm_system_0/mem_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.857     2.016    alarm_system_0/CLK
    SLICE_X40Y57         FDRE                                         r  alarm_system_0/mem_reg[3][1]/C
                         clock pessimism             -0.481     1.535    
    SLICE_X40Y57         FDRE (Hold_fdre_C_D)         0.066     1.601    alarm_system_0/mem_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 alarm_system_0/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            alarm_system_0/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.623%)  route 0.155ns (45.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.587     1.499    alarm_system_0/CLK
    SLICE_X43Y58         FDCE                                         r  alarm_system_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  alarm_system_0/count_reg[2]/Q
                         net (fo=14, routed)          0.155     1.795    alarm_system_0/count_reg_n_0_[2]
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.045     1.840 r  alarm_system_0/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.840    alarm_system_0/count[2]_i_1_n_0
    SLICE_X43Y58         FDCE                                         r  alarm_system_0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.857     2.016    alarm_system_0/CLK
    SLICE_X43Y58         FDCE                                         r  alarm_system_0/count_reg[2]/C
                         clock pessimism             -0.517     1.499    
    SLICE_X43Y58         FDCE (Hold_fdce_C_D)         0.092     1.591    alarm_system_0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 genblk1[3].debounce_0/edge_detect_0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            alarm_system_0/mem_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.003%)  route 0.203ns (58.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.500    genblk1[3].debounce_0/edge_detect_0/CLK
    SLICE_X41Y56         FDCE                                         r  genblk1[3].debounce_0/edge_detect_0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  genblk1[3].debounce_0/edge_detect_0/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.203     1.844    alarm_system_0/din_pulse[3]
    SLICE_X40Y58         FDRE                                         r  alarm_system_0/mem_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.857     2.016    alarm_system_0/CLK
    SLICE_X40Y58         FDRE                                         r  alarm_system_0/mem_reg[2][3]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X40Y58         FDRE (Hold_fdre_C_D)         0.072     1.587    alarm_system_0/mem_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 alarm_system_0/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            alarm_system_0/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.974%)  route 0.210ns (53.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.587     1.499    alarm_system_0/CLK
    SLICE_X43Y58         FDCE                                         r  alarm_system_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.141     1.640 f  alarm_system_0/count_reg[2]/Q
                         net (fo=14, routed)          0.210     1.850    alarm_system_0/count_reg_n_0_[2]
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.045     1.895 r  alarm_system_0/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.895    alarm_system_0/count[1]_i_1_n_0
    SLICE_X42Y58         FDCE                                         r  alarm_system_0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.857     2.016    alarm_system_0/CLK
    SLICE_X42Y58         FDCE                                         r  alarm_system_0/count_reg[1]/C
                         clock pessimism             -0.504     1.512    
    SLICE_X42Y58         FDCE (Hold_fdce_C_D)         0.120     1.632    alarm_system_0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 genblk1[3].debounce_0/edge_detect_0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            alarm_system_0/mem_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.678%)  route 0.214ns (60.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.500    genblk1[3].debounce_0/edge_detect_0/CLK
    SLICE_X41Y56         FDCE                                         r  genblk1[3].debounce_0/edge_detect_0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  genblk1[3].debounce_0/edge_detect_0/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.214     1.856    alarm_system_0/din_pulse[3]
    SLICE_X41Y57         FDRE                                         r  alarm_system_0/mem_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.857     2.016    alarm_system_0/CLK
    SLICE_X41Y57         FDRE                                         r  alarm_system_0/mem_reg[1][3]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.072     1.587    alarm_system_0/mem_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 genblk1[3].debounce_0/edge_detect_0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            alarm_system_0/mem_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.352%)  route 0.217ns (60.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.500    genblk1[3].debounce_0/edge_detect_0/CLK
    SLICE_X41Y56         FDCE                                         r  genblk1[3].debounce_0/edge_detect_0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  genblk1[3].debounce_0/edge_detect_0/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.217     1.859    alarm_system_0/din_pulse[3]
    SLICE_X40Y57         FDRE                                         r  alarm_system_0/mem_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.857     2.016    alarm_system_0/CLK
    SLICE_X40Y57         FDRE                                         r  alarm_system_0/mem_reg[3][3]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X40Y57         FDRE (Hold_fdre_C_D)         0.072     1.587    alarm_system_0/mem_reg[3][3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 genblk1[1].debounce_0/edge_detect_0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            alarm_system_0/mem_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.805%)  route 0.253ns (64.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.586     1.498    genblk1[1].debounce_0/edge_detect_0/CLK
    SLICE_X37Y56         FDCE                                         r  genblk1[1].debounce_0/edge_detect_0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDCE (Prop_fdce_C_Q)         0.141     1.639 r  genblk1[1].debounce_0/edge_detect_0/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.253     1.892    alarm_system_0/din_pulse[1]
    SLICE_X40Y58         FDRE                                         r  alarm_system_0/mem_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.857     2.016    alarm_system_0/CLK
    SLICE_X40Y58         FDRE                                         r  alarm_system_0/mem_reg[2][1]/C
                         clock pessimism             -0.481     1.535    
    SLICE_X40Y58         FDRE (Hold_fdre_C_D)         0.066     1.601    alarm_system_0/mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 genblk1[1].debounce_0/edge_detect_0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            alarm_system_0/mem_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.295%)  route 0.258ns (64.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.586     1.498    genblk1[1].debounce_0/edge_detect_0/CLK
    SLICE_X37Y56         FDCE                                         r  genblk1[1].debounce_0/edge_detect_0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDCE (Prop_fdce_C_Q)         0.141     1.639 r  genblk1[1].debounce_0/edge_detect_0/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.258     1.898    alarm_system_0/din_pulse[1]
    SLICE_X41Y57         FDRE                                         r  alarm_system_0/mem_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.857     2.016    alarm_system_0/CLK
    SLICE_X41Y57         FDRE                                         r  alarm_system_0/mem_reg[1][1]/C
                         clock pessimism             -0.481     1.535    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.066     1.601    alarm_system_0/mem_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 genblk1[0].debounce_0/edge_detect_0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            alarm_system_0/mem_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.684%)  route 0.266ns (65.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.585     1.497    genblk1[0].debounce_0/edge_detect_0/CLK
    SLICE_X37Y58         FDCE                                         r  genblk1[0].debounce_0/edge_detect_0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDCE (Prop_fdce_C_Q)         0.141     1.638 r  genblk1[0].debounce_0/edge_detect_0/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.266     1.904    alarm_system_0/din_pulse[0]
    SLICE_X40Y58         FDRE                                         r  alarm_system_0/mem_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.857     2.016    alarm_system_0/CLK
    SLICE_X40Y58         FDRE                                         r  alarm_system_0/mem_reg[2][0]/C
                         clock pessimism             -0.481     1.535    
    SLICE_X40Y58         FDRE (Hold_fdre_C_D)         0.070     1.605    alarm_system_0/mem_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 genblk1[2].debounce_0/edge_detect_0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            alarm_system_0/mem_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.669%)  route 0.266ns (65.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.585     1.497    genblk1[2].debounce_0/edge_detect_0/CLK
    SLICE_X37Y58         FDCE                                         r  genblk1[2].debounce_0/edge_detect_0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDCE (Prop_fdce_C_Q)         0.141     1.638 r  genblk1[2].debounce_0/edge_detect_0/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.266     1.904    alarm_system_0/din_pulse[2]
    SLICE_X40Y58         FDRE                                         r  alarm_system_0/mem_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.857     2.016    alarm_system_0/CLK
    SLICE_X40Y58         FDRE                                         r  alarm_system_0/mem_reg[2][2]/C
                         clock pessimism             -0.481     1.535    
    SLICE_X40Y58         FDRE (Hold_fdre_C_D)         0.070     1.605    alarm_system_0/mem_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X43Y57    alarm_system_0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X43Y58    alarm_system_0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y57    alarm_system_0/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y58    alarm_system_0/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y58    alarm_system_0/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y58    alarm_system_0/mem_reg[2][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y58    alarm_system_0/mem_reg[2][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y58    alarm_system_0/mem_reg[2][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y57    alarm_system_0/mem_reg[3][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    genblk1[3].debounce_0/clk_divider_0/pos_count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    genblk1[3].debounce_0/clk_divider_0/pos_count_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    genblk1[3].debounce_0/clk_divider_0/pos_count_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    genblk1[3].debounce_0/clk_divider_0/pos_count_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    genblk1[3].debounce_0/clk_divider_0/pos_count_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    genblk1[3].debounce_0/clk_divider_0/pos_count_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X43Y57    alarm_system_0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X43Y58    alarm_system_0/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y57    alarm_system_0/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y58    alarm_system_0/count_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X43Y57    alarm_system_0/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X43Y58    alarm_system_0/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y57    alarm_system_0/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y58    alarm_system_0/count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y58    alarm_system_0/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y58    alarm_system_0/mem_reg[2][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y58    alarm_system_0/mem_reg[2][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y58    alarm_system_0/mem_reg[2][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y57    alarm_system_0/mem_reg[3][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y57    alarm_system_0/mem_reg[3][1]/C



