#-----------------------------------------------------------
# PlanAhead v14.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
# Start of session at: Tue Mar 28 13:53:18 2017
# Process ID: 7556
# Log file: E:/study/FPGA/clock/planAhead_run_1/planAhead.log
# Journal file: E:/study/FPGA/clock/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source E:/study/FPGA/clock/pa.fromNetlist.tcl
