#[doc = "Register `ACTL` reader"]
pub struct R(crate::R<ACTL_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<ACTL_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<ACTL_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<ACTL_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `ACTL` writer"]
pub struct W(crate::W<ACTL_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<ACTL_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<ACTL_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<ACTL_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `SCE` reader - Software Clear Enable"]
pub type SCE_R = crate::BitReader<bool>;
#[doc = "Field `SCE` writer - Software Clear Enable"]
pub type SCE_W<'a, const O: u8> = crate::BitWriter<'a, u32, ACTL_SPEC, bool, O>;
#[doc = "Field `SMX` reader - AHB Interrupt Mux Enable"]
pub type SMX_R = crate::BitReader<bool>;
#[doc = "Field `SMX` writer - AHB Interrupt Mux Enable"]
pub type SMX_W<'a, const O: u8> = crate::BitWriter<'a, u32, ACTL_SPEC, bool, O>;
#[doc = "Field `DMA_MODE` reader - DMA Mode"]
pub type DMA_MODE_R = crate::BitReader<bool>;
#[doc = "Field `DMA_MODE` writer - DMA Mode"]
pub type DMA_MODE_W<'a, const O: u8> = crate::BitWriter<'a, u32, ACTL_SPEC, bool, O>;
#[doc = "Field `MPB` reader - DMA Packet Buffering Mode"]
pub type MPB_R = crate::BitReader<MPBSELECT_A>;
#[doc = "DMA Packet Buffering Mode\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum MPBSELECT_A {
    #[doc = "0: Single-packet mode"]
    SINGLE_PACKET = 0,
    #[doc = "1: Multiple-packet mode"]
    MULTIPLE_PACKET = 1,
}
impl From<MPBSELECT_A> for bool {
    #[inline(always)]
    fn from(variant: MPBSELECT_A) -> Self {
        variant as u8 != 0
    }
}
impl MPB_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> MPBSELECT_A {
        match self.bits {
            false => MPBSELECT_A::SINGLE_PACKET,
            true => MPBSELECT_A::MULTIPLE_PACKET,
        }
    }
    #[doc = "Checks if the value of the field is `SINGLE_PACKET`"]
    #[inline(always)]
    pub fn is_single_packet(&self) -> bool {
        *self == MPBSELECT_A::SINGLE_PACKET
    }
    #[doc = "Checks if the value of the field is `MULTIPLE_PACKET`"]
    #[inline(always)]
    pub fn is_multiple_packet(&self) -> bool {
        *self == MPBSELECT_A::MULTIPLE_PACKET
    }
}
#[doc = "Field `MPB` writer - DMA Packet Buffering Mode"]
pub type MPB_W<'a, const O: u8> = crate::BitWriter<'a, u32, ACTL_SPEC, MPBSELECT_A, O>;
impl<'a, const O: u8> MPB_W<'a, O> {
    #[doc = "Single-packet mode"]
    #[inline(always)]
    pub fn single_packet(self) -> &'a mut W {
        self.variant(MPBSELECT_A::SINGLE_PACKET)
    }
    #[doc = "Multiple-packet mode"]
    #[inline(always)]
    pub fn multiple_packet(self) -> &'a mut W {
        self.variant(MPBSELECT_A::MULTIPLE_PACKET)
    }
}
impl R {
    #[doc = "Bit 0 - Software Clear Enable"]
    #[inline(always)]
    pub fn sce(&self) -> SCE_R {
        SCE_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - AHB Interrupt Mux Enable"]
    #[inline(always)]
    pub fn smx(&self) -> SMX_R {
        SMX_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - DMA Mode"]
    #[inline(always)]
    pub fn dma_mode(&self) -> DMA_MODE_R {
        DMA_MODE_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 4 - DMA Packet Buffering Mode"]
    #[inline(always)]
    pub fn mpb(&self) -> MPB_R {
        MPB_R::new(((self.bits >> 4) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Software Clear Enable"]
    #[inline(always)]
    pub fn sce(&mut self) -> SCE_W<0> {
        SCE_W::new(self)
    }
    #[doc = "Bit 1 - AHB Interrupt Mux Enable"]
    #[inline(always)]
    pub fn smx(&mut self) -> SMX_W<1> {
        SMX_W::new(self)
    }
    #[doc = "Bit 2 - DMA Mode"]
    #[inline(always)]
    pub fn dma_mode(&mut self) -> DMA_MODE_W<2> {
        DMA_MODE_W::new(self)
    }
    #[doc = "Bit 4 - DMA Packet Buffering Mode"]
    #[inline(always)]
    pub fn mpb(&mut self) -> MPB_W<4> {
        MPB_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "AHB Control Register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [actl](index.html) module"]
pub struct ACTL_SPEC;
impl crate::RegisterSpec for ACTL_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [actl::R](R) reader structure"]
impl crate::Readable for ACTL_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [actl::W](W) writer structure"]
impl crate::Writable for ACTL_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets ACTL to value 0"]
impl crate::Resettable for ACTL_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}
