Info: Starting: Create simulation model
Info: qsys-generate "F:\sim\TSNSwitch_8port\ip core\ram\RAM\asdprf16x8_rq\asdprf16x8_rq.qsys" --simulation=VERILOG --allow-mixed-language-simulation --output-directory="F:\sim\TSNSwitch_8port\ip core\ram\RAM\asdprf16x8_rq\asdprf16x8_rq" --family="Arria 10" --part=10AX048H2F34I2SG
Progress: Loading asdprf16x8_rq/asdprf16x8_rq.qsys
Progress: Reading input file
Progress: Adding ram_2port_0 [ram_2port 19.1]
Progress: Parameterizing module ram_2port_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: asdprf16x8_rq.ram_2port_0: Targeting device family: Arria 10.
: asdprf16x8_rq.ram_2port_0: Tab Output1 is unavailable while using 'Dual clock: use separate read and write clocks'.
: asdprf16x8_rq.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: asdprf16x8_rq: "Transforming system: asdprf16x8_rq"
Info: asdprf16x8_rq: Running transform generation_view_transform
Info: asdprf16x8_rq: Running transform generation_view_transform took 0.000s
Info: ram_2port_0: Running transform generation_view_transform
Info: ram_2port_0: Running transform generation_view_transform took 0.000s
Info: asdprf16x8_rq: Running transform merlin_avalon_transform
Info: asdprf16x8_rq: Running transform merlin_avalon_transform took 0.068s
Info: asdprf16x8_rq: "Naming system components in system: asdprf16x8_rq"
Info: asdprf16x8_rq: "Processing generation queue"
Info: asdprf16x8_rq: "Generating: asdprf16x8_rq"
Info: asdprf16x8_rq: "Generating: asdprf16x8_rq_ram_2port_191_2sgz4hi"
Info: asdprf16x8_rq: Done "asdprf16x8_rq" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd="F:\sim\TSNSwitch_8port\ip core\ram\RAM\asdprf16x8_rq\asdprf16x8_rq\asdprf16x8_rq.spd" --output-directory="F:/sim/TSNSwitch_8port/ip core/ram/RAM/asdprf16x8_rq/asdprf16x8_rq/sim/" --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=F:\sim\TSNSwitch_8port\ip core\ram\RAM\asdprf16x8_rq\asdprf16x8_rq\asdprf16x8_rq.spd --output-directory=F:/sim/TSNSwitch_8port/ip core/ram/RAM/asdprf16x8_rq/asdprf16x8_rq/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in F:/sim/TSNSwitch_8port/ip core/ram/RAM/asdprf16x8_rq/asdprf16x8_rq/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in F:/sim/TSNSwitch_8port/ip core/ram/RAM/asdprf16x8_rq/asdprf16x8_rq/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in F:/sim/TSNSwitch_8port/ip core/ram/RAM/asdprf16x8_rq/asdprf16x8_rq/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in F:/sim/TSNSwitch_8port/ip core/ram/RAM/asdprf16x8_rq/asdprf16x8_rq/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in F:/sim/TSNSwitch_8port/ip core/ram/RAM/asdprf16x8_rq/asdprf16x8_rq/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under F:/sim/TSNSwitch_8port/ip core/ram/RAM/asdprf16x8_rq/asdprf16x8_rq/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "F:\sim\TSNSwitch_8port\ip core\ram\RAM\asdprf16x8_rq\asdprf16x8_rq.qsys" --block-symbol-file --output-directory="F:\sim\TSNSwitch_8port\ip core\ram\RAM\asdprf16x8_rq\asdprf16x8_rq" --family="Arria 10" --part=10AX048H2F34I2SG
Progress: Loading asdprf16x8_rq/asdprf16x8_rq.qsys
Progress: Reading input file
Progress: Adding ram_2port_0 [ram_2port 19.1]
Progress: Parameterizing module ram_2port_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: asdprf16x8_rq.ram_2port_0: Targeting device family: Arria 10.
: asdprf16x8_rq.ram_2port_0: Tab Output1 is unavailable while using 'Dual clock: use separate read and write clocks'.
: asdprf16x8_rq.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "F:\sim\TSNSwitch_8port\ip core\ram\RAM\asdprf16x8_rq\asdprf16x8_rq.qsys" --synthesis=VERILOG --output-directory="F:\sim\TSNSwitch_8port\ip core\ram\RAM\asdprf16x8_rq\asdprf16x8_rq" --family="Arria 10" --part=10AX048H2F34I2SG
Progress: Loading asdprf16x8_rq/asdprf16x8_rq.qsys
Progress: Reading input file
Progress: Adding ram_2port_0 [ram_2port 19.1]
Progress: Parameterizing module ram_2port_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: asdprf16x8_rq.ram_2port_0: Targeting device family: Arria 10.
: asdprf16x8_rq.ram_2port_0: Tab Output1 is unavailable while using 'Dual clock: use separate read and write clocks'.
: asdprf16x8_rq.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: asdprf16x8_rq: "Transforming system: asdprf16x8_rq"
Info: asdprf16x8_rq: Running transform generation_view_transform
Info: asdprf16x8_rq: Running transform generation_view_transform took 0.000s
Info: ram_2port_0: Running transform generation_view_transform
Info: ram_2port_0: Running transform generation_view_transform took 0.000s
Info: asdprf16x8_rq: Running transform merlin_avalon_transform
Info: asdprf16x8_rq: Running transform merlin_avalon_transform took 0.037s
Info: asdprf16x8_rq: "Naming system components in system: asdprf16x8_rq"
Info: asdprf16x8_rq: "Processing generation queue"
Info: asdprf16x8_rq: "Generating: asdprf16x8_rq"
Info: asdprf16x8_rq: "Generating: asdprf16x8_rq_ram_2port_191_2sgz4hi"
Info: asdprf16x8_rq: Done "asdprf16x8_rq" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
