/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [16:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = !(celloutsig_1_12z[13] ? celloutsig_1_0z : celloutsig_1_11z);
  assign celloutsig_0_5z = celloutsig_0_1z ^ celloutsig_0_4z;
  reg [7:0] _02_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _02_ <= 8'h00;
    else _02_ <= { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z };
  assign out_data[7:0] = _02_;
  assign celloutsig_1_8z = { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z } / { 1'h1, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[49:45] / { 1'h1, in_data[29:26] };
  assign celloutsig_1_1z = { in_data[156:151], celloutsig_1_0z } / { 1'h1, in_data[184:179] };
  assign celloutsig_1_9z = { in_data[175:174], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_5z } / { 1'h1, celloutsig_1_4z[2:1], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_12z = { celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_0z } / { 1'h1, in_data[155:144], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_11z, in_data[96] };
  assign celloutsig_0_1z = in_data[90:85] <= in_data[67:62];
  assign celloutsig_1_18z = { in_data[168:144], celloutsig_1_11z } <= { in_data[157:155], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_12z };
  assign celloutsig_1_2z = ! { in_data[154:152], celloutsig_1_0z };
  assign celloutsig_1_3z = ! { celloutsig_1_1z[1:0], celloutsig_1_0z };
  assign celloutsig_1_6z = ! { in_data[116:104], celloutsig_1_0z };
  assign celloutsig_0_2z = ! in_data[69:67];
  assign celloutsig_1_4z = celloutsig_1_1z[5:1] % { 1'h1, celloutsig_1_1z[4:2], in_data[96] };
  assign celloutsig_1_11z = { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_4z } != { celloutsig_1_1z[2], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_4z = & { celloutsig_0_2z, celloutsig_0_1z, in_data[76], celloutsig_0_0z };
  assign celloutsig_1_5z = & { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_3z = & { celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_0z = | in_data[157:154];
  assign celloutsig_1_7z = | { celloutsig_1_5z, in_data[168], in_data[157:154] };
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z };
endmodule
