@W: MT530 :"c:\eda\cpu74hc4511\hdl\hc4511.v":31:4:31:5|Found inferred clock hc4511|LE which controls 7 sequential elements including SM_8S[6:0]. This clock has no specified timing constraint which may adversely impact design performance. 
