Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May 30 19:23:07 2019
| Host         : LAPTOP-T9IKLUT4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file interfaz_UART_VGA_control_sets_placed.rpt
| Design       : interfaz_UART_VGA
| Device       : xc7z010
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      3 |            3 |
|      6 |            1 |
|      7 |            2 |
|     10 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            4 |
| No           | No                    | Yes                    |              67 |           18 |
| No           | Yes                   | No                     |              32 |            9 |
| Yes          | No                    | No                     |              12 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              13 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+----------------------------+--------------------------------------+------------------+----------------+
|                    Clock Signal                   |        Enable Signal       |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+---------------------------------------------------+----------------------------+--------------------------------------+------------------+----------------+
|  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1 | pixel_clock                |                                      |                1 |              2 |
|  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1 |                            |                                      |                2 |              3 |
|  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1 |                            | rst_IBUF                             |                2 |              3 |
|  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1 | VGA/vga_sync_unit/v_count0 |                                      |                1 |              3 |
|  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1 | VGA/vga_sync_unit/v_count0 | VGA/vga_sync_unit/v_count[9]_i_1_n_0 |                3 |              6 |
|  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1 | VGA/font_column[2]_i_1_n_0 |                                      |                2 |              7 |
|  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1 | pixel_clock                | VGA/vga_sync_unit/v_count0           |                3 |              7 |
|  pixel_clock                                      |                            |                                      |                2 |             10 |
|  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1 |                            | VGA/col[0]_i_2_n_0                   |                8 |             32 |
| ~VGA/fil_reg[31]_i_3_n_0                          |                            | VGA/fil_reg[31]_i_2_n_0              |                9 |             32 |
|  pixel_clock                                      |                            | VGA/vga_sync_unit/rst                |                8 |             32 |
+---------------------------------------------------+----------------------------+--------------------------------------+------------------+----------------+


