# Reading F:/Soft/Specific/Quartus/altera_lite/16.0/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do Assignment_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying F:/Soft/Specific/Quartus/altera_lite/16.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/Document/Study/Semester\ 4th/Computer\ Architecture/Assignment_KTMT/Assignment_2 {F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/ALU_CONTROL.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:03:16 on May 14,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2" F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/ALU_CONTROL.v 
# -- Compiling module ALU_CONTROL
# 
# Top level modules:
# 	ALU_CONTROL
# End time: 23:03:16 on May 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Document/Study/Semester\ 4th/Computer\ Architecture/Assignment_KTMT/Assignment_2 {F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:03:16 on May 14,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2" F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 23:03:16 on May 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Document/Study/Semester\ 4th/Computer\ Architecture/Assignment_KTMT/Assignment_2 {F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/IMEM.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:03:16 on May 14,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2" F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/IMEM.v 
# -- Compiling module IMEM
# 
# Top level modules:
# 	IMEM
# End time: 23:03:17 on May 14,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Document/Study/Semester\ 4th/Computer\ Architecture/Assignment_KTMT/Assignment_2 {F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/REG.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:03:17 on May 14,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2" F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/REG.v 
# -- Compiling module REG
# 
# Top level modules:
# 	REG
# End time: 23:03:17 on May 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Document/Study/Semester\ 4th/Computer\ Architecture/Assignment_KTMT/Assignment_2 {F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/MUX.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:03:17 on May 14,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2" F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/MUX.v 
# -- Compiling module MUX
# 
# Top level modules:
# 	MUX
# End time: 23:03:17 on May 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Document/Study/Semester\ 4th/Computer\ Architecture/Assignment_KTMT/Assignment_2 {F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/DMEM.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:03:17 on May 14,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2" F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/DMEM.v 
# -- Compiling module DMEM
# 
# Top level modules:
# 	DMEM
# End time: 23:03:17 on May 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Document/Study/Semester\ 4th/Computer\ Architecture/Assignment_KTMT/Assignment_2 {F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/CONTROL.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:03:17 on May 14,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2" F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/CONTROL.v 
# -- Compiling module CONTROL
# 
# Top level modules:
# 	CONTROL
# End time: 23:03:17 on May 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Document/Study/Semester\ 4th/Computer\ Architecture/Assignment_KTMT/Assignment_2 {F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/ADDER.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:03:17 on May 14,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2" F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/ADDER.v 
# -- Compiling module ADDER
# 
# Top level modules:
# 	ADDER
# End time: 23:03:17 on May 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Document/Study/Semester\ 4th/Computer\ Architecture/Assignment_KTMT/Assignment_2 {F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/SIGN_EXTEND.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:03:17 on May 14,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2" F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/SIGN_EXTEND.v 
# -- Compiling module SIGN_EXTEND
# 
# Top level modules:
# 	SIGN_EXTEND
# End time: 23:03:17 on May 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Document/Study/Semester\ 4th/Computer\ Architecture/Assignment_KTMT/Assignment_2 {F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/SHIFT_LEFT_2.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:03:17 on May 14,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2" F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/SHIFT_LEFT_2.v 
# -- Compiling module SHIFT_LEFT_2
# 
# Top level modules:
# 	SHIFT_LEFT_2
# End time: 23:03:17 on May 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Document/Study/Semester\ 4th/Computer\ Architecture/Assignment_KTMT/Assignment_2 {F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/REG_IF_ID.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:03:17 on May 14,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2" F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/REG_IF_ID.v 
# -- Compiling module REG_IF_ID
# 
# Top level modules:
# 	REG_IF_ID
# End time: 23:03:17 on May 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Document/Study/Semester\ 4th/Computer\ Architecture/Assignment_KTMT/Assignment_2 {F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/REG_ID_EXE.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:03:17 on May 14,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2" F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/REG_ID_EXE.v 
# -- Compiling module REG_ID_EXE
# 
# Top level modules:
# 	REG_ID_EXE
# End time: 23:03:18 on May 14,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Document/Study/Semester\ 4th/Computer\ Architecture/Assignment_KTMT/Assignment_2 {F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/REG_EXE_MEM.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:03:18 on May 14,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2" F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/REG_EXE_MEM.v 
# -- Compiling module REG_EXE_MEM
# 
# Top level modules:
# 	REG_EXE_MEM
# End time: 23:03:18 on May 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Document/Study/Semester\ 4th/Computer\ Architecture/Assignment_KTMT/Assignment_2 {F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/REG_MEM_WB.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:03:18 on May 14,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2" F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/REG_MEM_WB.v 
# -- Compiling module REG_MEM_WB
# 
# Top level modules:
# 	REG_MEM_WB
# End time: 23:03:18 on May 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Document/Study/Semester\ 4th/Computer\ Architecture/Assignment_KTMT/Assignment_2 {F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/EXCEPTION_HANDLE.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:03:18 on May 14,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2" F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/EXCEPTION_HANDLE.v 
# -- Compiling module EXCEPTION_HANDLE
# 
# Top level modules:
# 	EXCEPTION_HANDLE
# End time: 23:03:18 on May 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Document/Study/Semester\ 4th/Computer\ Architecture/Assignment_KTMT/Assignment_2 {F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/SYSTEM.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:03:18 on May 14,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2" F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/SYSTEM.v 
# -- Compiling module SYSTEM
# 
# Top level modules:
# 	SYSTEM
# End time: 23:03:18 on May 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Document/Study/Semester\ 4th/Computer\ Architecture/Assignment_KTMT/Assignment_2 {F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/IMEM_BRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:03:19 on May 14,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2" F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/IMEM_BRAM.v 
# -- Compiling module IMEM_BRAM
# 
# Top level modules:
# 	IMEM_BRAM
# End time: 23:03:19 on May 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Document/Study/Semester\ 4th/Computer\ Architecture/Assignment_KTMT/Assignment_2 {F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/PC.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:03:19 on May 14,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2" F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 23:03:19 on May 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Document/Study/Semester\ 4th/Computer\ Architecture/Assignment_KTMT/Assignment_2 {F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/mux_8.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:03:19 on May 14,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2" F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/mux_8.v 
# -- Compiling module MUX_8
# 
# Top level modules:
# 	MUX_8
# End time: 23:03:19 on May 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Document/Study/Semester\ 4th/Computer\ Architecture/Assignment_KTMT/Assignment_2 {F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/and_branch.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:03:19 on May 14,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2" F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/and_branch.v 
# -- Compiling module AND_BRANCH
# 
# Top level modules:
# 	AND_BRANCH
# End time: 23:03:19 on May 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Document/Study/Semester\ 4th/Computer\ Architecture/Assignment_KTMT/Assignment_2 {F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/epc.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:03:19 on May 14,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2" F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/epc.v 
# -- Compiling module EPC
# 
# Top level modules:
# 	EPC
# End time: 23:03:19 on May 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Document/Study/Semester\ 4th/Computer\ Architecture/Assignment_KTMT/Assignment_2 {F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/hexto7segment.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:03:20 on May 14,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2" F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/hexto7segment.v 
# -- Compiling module hexto7segment
# 
# Top level modules:
# 	hexto7segment
# End time: 23:03:20 on May 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/Document/Study/Semester\ 4th/Computer\ Architecture/Assignment_KTMT/Assignment_2 {F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/t_SYSTEM.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:03:20 on May 14,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2" F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/t_SYSTEM.v 
# -- Compiling module t_SYSTEM
# 
# Top level modules:
# 	t_SYSTEM
# End time: 23:03:20 on May 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  t_SYSTEM
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=""+acc"" t_SYSTEM 
# Start time: 23:03:20 on May 14,2017
# Loading work.t_SYSTEM
# Loading work.SYSTEM
# Loading work.PC
# Loading work.IMEM
# Loading work.IMEM_BRAM
# Loading altera_mf_ver.altsyncram
# Loading work.REG
# Loading work.DMEM
# Loading work.CONTROL
# Loading work.SIGN_EXTEND
# Loading work.ALU
# Loading work.ALU_CONTROL
# Loading work.REG_IF_ID
# Loading work.REG_ID_EXE
# Loading work.REG_EXE_MEM
# Loading work.REG_MEM_WB
# Loading work.EXCEPTION_HANDLE
# Loading work.MUX_8
# Loading work.MUX
# Loading work.SHIFT_LEFT_2
# Loading work.ADDER
# Loading work.AND_BRANCH
# Loading work.EPC
# Loading work.hexto7segment
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/t_SYSTEM.v(18): [PCDPC] - Port size (27) does not match connection size (28) for port 'SYS_leds'. The port definition is at: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/SYSTEM.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /t_SYSTEM/f File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/SYSTEM.v
# ** Warning: (vsim-3015) F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/t_SYSTEM.v(18): [PCDPC] - Port size (5) does not match connection size (4) for port 'w_regDest_wb'. The port definition is at: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/SYSTEM.v(54).
#    Time: 0 ps  Iteration: 0  Instance: /t_SYSTEM/f File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/SYSTEM.v
# ** Warning: (vsim-3015) F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/IMEM.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/IMEM_BRAM.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /t_SYSTEM/f/IMEM/RAM1 File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/IMEM_BRAM.v
# ** Warning: (vsim-3015) F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/IMEM.v(8): [PCDPC] - Port size (32) does not match connection size (8) for port 'q'. The port definition is at: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/IMEM_BRAM.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /t_SYSTEM/f/IMEM/RAM1 File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/IMEM_BRAM.v
# ** Warning: (vsim-3015) F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/IMEM.v(9): [PCDPC] - Port size (8) does not match connection size (32) for port 'address'. The port definition is at: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/IMEM_BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /t_SYSTEM/f/IMEM/RAM2 File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/IMEM_BRAM.v
# ** Warning: (vsim-3015) F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/IMEM.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/IMEM_BRAM.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /t_SYSTEM/f/IMEM/RAM2 File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/IMEM_BRAM.v
# ** Warning: (vsim-3015) F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/IMEM.v(9): [PCDPC] - Port size (32) does not match connection size (8) for port 'q'. The port definition is at: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/IMEM_BRAM.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /t_SYSTEM/f/IMEM/RAM2 File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/IMEM_BRAM.v
# ** Warning: (vsim-3015) F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/IMEM.v(10): [PCDPC] - Port size (8) does not match connection size (32) for port 'address'. The port definition is at: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/IMEM_BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /t_SYSTEM/f/IMEM/RAM3 File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/IMEM_BRAM.v
# ** Warning: (vsim-3015) F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/IMEM.v(10): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/IMEM_BRAM.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /t_SYSTEM/f/IMEM/RAM3 File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/IMEM_BRAM.v
# ** Warning: (vsim-3015) F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/IMEM.v(10): [PCDPC] - Port size (32) does not match connection size (8) for port 'q'. The port definition is at: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/IMEM_BRAM.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /t_SYSTEM/f/IMEM/RAM3 File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/IMEM_BRAM.v
# ** Warning: (vsim-3015) F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/IMEM.v(11): [PCDPC] - Port size (8) does not match connection size (32) for port 'address'. The port definition is at: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/IMEM_BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /t_SYSTEM/f/IMEM/RAM4 File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/IMEM_BRAM.v
# ** Warning: (vsim-3015) F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/IMEM.v(11): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/IMEM_BRAM.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /t_SYSTEM/f/IMEM/RAM4 File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/IMEM_BRAM.v
# ** Warning: (vsim-3015) F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/IMEM.v(11): [PCDPC] - Port size (32) does not match connection size (8) for port 'q'. The port definition is at: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/IMEM_BRAM.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /t_SYSTEM/f/IMEM/RAM4 File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/IMEM_BRAM.v
# ** Warning: (vsim-3017) F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/SYSTEM.v(188): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /t_SYSTEM/f/REG_IF_ID File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/REG_IF_ID.v
# ** Warning: (vsim-3015) F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/SYSTEM.v(188): [PCDPC] - Port size (32) does not match connection size (8) for port 'pc_address_in'. The port definition is at: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/REG_IF_ID.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /t_SYSTEM/f/REG_IF_ID File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/REG_IF_ID.v
# ** Warning: (vsim-3015) F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/SYSTEM.v(188): [PCDPC] - Port size (32) does not match connection size (8) for port 'pc_address_out'. The port definition is at: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/REG_IF_ID.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /t_SYSTEM/f/REG_IF_ID File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/REG_IF_ID.v
# ** Warning: (vsim-3722) F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/SYSTEM.v(188): [TFMPC] - Missing connection for port 'RESET'.
# ** Warning: (vsim-3017) F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/SYSTEM.v(195): [TFMPC] - Too few port connections. Expected 24, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /t_SYSTEM/f/REG_ID_EXE File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/REG_ID_EXE.v
# ** Warning: (vsim-3722) F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/SYSTEM.v(195): [TFMPC] - Missing connection for port 'RESET'.
# ** Warning: (vsim-3015) F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/SYSTEM.v(224): [PCDPC] - Port size (32) does not match connection size (8) for port 'branch_address_in'. The port definition is at: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/REG_EXE_MEM.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /t_SYSTEM/f/REG_EXE_MEM File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/REG_EXE_MEM.v
# ** Warning: (vsim-3015) F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/SYSTEM.v(224): [PCDPC] - Port size (32) does not match connection size (8) for port 'branch_address_out'. The port definition is at: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/REG_EXE_MEM.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /t_SYSTEM/f/REG_EXE_MEM File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/REG_EXE_MEM.v
# ** Warning: (vsim-3015) F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/SYSTEM.v(224): [PCDPC] - Port size (32) does not match connection size (5) for port 'reg_dst_address_out'. The port definition is at: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/REG_EXE_MEM.v(20).
#    Time: 0 ps  Iteration: 0  Instance: /t_SYSTEM/f/REG_EXE_MEM File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/REG_EXE_MEM.v
# ** Warning: (vsim-3017) F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/SYSTEM.v(245): [TFMPC] - Too few port connections. Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /t_SYSTEM/f/REG_MEM_WB File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/REG_MEM_WB.v
# ** Warning: (vsim-3015) F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/SYSTEM.v(245): [PCDPC] - Port size (32) does not match connection size (5) for port 'reg_dst_address_in'. The port definition is at: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/REG_MEM_WB.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /t_SYSTEM/f/REG_MEM_WB File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/REG_MEM_WB.v
# ** Warning: (vsim-3015) F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/SYSTEM.v(245): [PCDPC] - Port size (32) does not match connection size (5) for port 'reg_dst_address_out'. The port definition is at: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/REG_MEM_WB.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /t_SYSTEM/f/REG_MEM_WB File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/REG_MEM_WB.v
# ** Warning: (vsim-3722) F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/SYSTEM.v(245): [TFMPC] - Missing connection for port 'RESET'.
# ** Warning: (vsim-3015) F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/SYSTEM.v(264): [PCDPC] - Port size (8) does not match connection size (32) for port 'in1'. The port definition is at: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/mux_8.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /t_SYSTEM/f/MUX_0 File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/mux_8.v
# ** Warning: (vsim-3015) F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/SYSTEM.v(282): [PCDPC] - Port size (32) does not match connection size (5) for port 'in0'. The port definition is at: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/MUX.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /t_SYSTEM/f/MUX_3 File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/MUX.v
# ** Warning: (vsim-3015) F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/SYSTEM.v(282): [PCDPC] - Port size (32) does not match connection size (5) for port 'in1'. The port definition is at: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/MUX.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /t_SYSTEM/f/MUX_3 File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/MUX.v
# ** Warning: (vsim-3015) F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/SYSTEM.v(294): [PCDPC] - Port size (32) does not match connection size (28) for port 'out'. The port definition is at: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/SHIFT_LEFT_2.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /t_SYSTEM/f/SL_0 File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/SHIFT_LEFT_2.v
# ** Warning: (vsim-3017) F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/SYSTEM.v(318): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /t_SYSTEM/f/EPC File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/epc.v
# ** Warning: (vsim-3015) F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/SYSTEM.v(318): [PCDPC] - Port size (7) does not match connection size (1) for port 'out1'. The port definition is at: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/epc.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /t_SYSTEM/f/EPC File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/epc.v
# ** Warning: (vsim-3015) F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/SYSTEM.v(318): [PCDPC] - Port size (7) does not match connection size (1) for port 'out2'. The port definition is at: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/epc.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /t_SYSTEM/f/EPC File: F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/epc.v
# ** Warning: (vsim-3722) F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/SYSTEM.v(318): [TFMPC] - Missing connection for port 'out3'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-PLI-3412) Memory address read on line 513 of file "mem.ver" is out of bounds specified for readmem command.  (Current address [256], address range [0:255])    : /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v(48558)
#    Time: 0 ps  Iteration: 0  Instance: /t_SYSTEM/f/IMEM/RAM1/altsyncram_component/m_default/altsyncram_inst
# ** Warning: (vsim-PLI-3412) Memory address read on line 513 of file "mem.ver" is out of bounds specified for readmem command.  (Current address [256], address range [0:255])    : /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v(48558)
#    Time: 0 ps  Iteration: 0  Instance: /t_SYSTEM/f/IMEM/RAM2/altsyncram_component/m_default/altsyncram_inst
# ** Warning: (vsim-PLI-3412) Memory address read on line 513 of file "mem.ver" is out of bounds specified for readmem command.  (Current address [256], address range [0:255])    : /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v(48558)
#    Time: 0 ps  Iteration: 0  Instance: /t_SYSTEM/f/IMEM/RAM3/altsyncram_component/m_default/altsyncram_inst
# ** Warning: (vsim-PLI-3412) Memory address read on line 513 of file "mem.ver" is out of bounds specified for readmem command.  (Current address [256], address range [0:255])    : /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v(48558)
#    Time: 0 ps  Iteration: 0  Instance: /t_SYSTEM/f/IMEM/RAM4/altsyncram_component/m_default/altsyncram_inst
# ** Note: $stop    : F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/t_SYSTEM.v(94)
#    Time: 1020 ns  Iteration: 0  Instance: /t_SYSTEM
# Break in Module t_SYSTEM at F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/t_SYSTEM.v line 94
# End time: 23:28:44 on May 14,2017, Elapsed time: 0:25:24
# Errors: 0, Warnings: 38
