





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » MMX » Instruction set</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-367941.html">
    <link rel="next" href="x86-371781.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-367941.html">Previous</a></li>


          

<li><a href="x86-318646.html">Up</a></li>


          

<li><a href="x86-371781.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>CPU</li>
            <ul>
              <li><a href="index.html">Instruction set</a></li>
              <li><a href="x86-175915.html">Registers</a></li>
              <li><a href="x86-190707.html">Protection, privilege</a></li>
              <li><a href="x86-224627.html">Exceptions</a></li>
              <li><a href="x86-225699.html">Addressing modes</a></li>
              <li><a href="x86-229455.html">Opcodes</a></li>
              
            </ul>
            <li>FPU</li>
            <ul>
              <li><a href="x86-245307.html">Instruction set</a></li>
              <li><a href="x86-307843.html">Registers, data types</a></li>
              
            </ul>
            <li>MMX</li>
            <ul>
              <li><a href="x86-318646.html">Instruction set</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"></span><br /><span class="line">    <span class="ngb">Guidelines for developing MMX code</span></span><br /><span class="line"></span><br /><span class="line">    The following guidelines will help you develop fast and efficient</span><br /><span class="line">    MMX code that scales well across all processors with MMX technology.</span><br /><span class="line"></span><br /><span class="line">    Section numbers refer to</span><br /><span class="line">    &lt;URL:http://www.intel.com/drg/manuals/mmx/dg/&gt;</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Rules</span></span><br /><span class="line">    - Use a current generation compiler that will produce an optimized</span><br /><span class="line">      application. This will help you generate good code from the start.</span><br /><span class="line"></span><br /><span class="line">    - Avoid partial register stalls. See Section 3.2.4.</span><br /><span class="line">    - Pay attention to the branch prediction algorithm. See Section</span><br /><span class="line">      3.2.5.</span><br /><span class="line">      This is the most important optimization for dynamic execution</span><br /><span class="line">      (P6-family) processors. By improving branch predictability, your</span><br /><span class="line">      code will spend fewer cycles fetching instructions.</span><br /><span class="line">    - Schedule your code to maximize pairing. See Section 3.3.</span><br /><span class="line"></span><br /><span class="line">    - Make sure all data are aligned. See Section 4.6.</span><br /><span class="line">    - Arrange code to minimize instruction cache misses and optimize</span><br /><span class="line">      prefetch. See Section 3.5.</span><br /><span class="line"></span><br /><span class="line">    - Do not intermix MMX instructions and floating-point instructions.</span><br /><span class="line">      See Section 4.3.1.</span><br /><span class="line">    - Avoid prefixed opcodes other than 0F. See Section 3.2.3.</span><br /><span class="line">    - Avoid small loads after large stores to the same area of memory.</span><br /><span class="line">      Avoid large loads after small stores to the same area of memory.</span><br /><span class="line">      Load and store data to the same area of memory using the same data</span><br /><span class="line">      sizes and addres s alignments. See Section 3.6.1.</span><br /><span class="line"></span><br /><span class="line">    - Use the OP REG, MEM format whenever possible. This format helps</span><br /><span class="line">      to free registers and reduce cycles without generating unnecessary</span><br /><span class="line">      loads. See Section 3.4.1.</span><br /><span class="line"></span><br /><span class="line">    - Always put an EMMS at the end of all sections of MMX instructions.</span><br /><span class="line">      See Section 4.4.</span><br /><span class="line">    - Optimize cache data bandwidth to MMX registers. See Section 3.6.</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Suggestions</span></span><br /><span class="line">    - Arrange code so that forward conditional branches are usually not</span><br /><span class="line">      taken, and backward conditional branches are usually taken.</span><br /><span class="line">    - Align frequently executed branch targets on 16-byte boundaries.</span><br /><span class="line"></span><br /><span class="line">    - Unroll loops to schedule instructions.</span><br /><span class="line">    - Use software pipelining to schedule latencies and functional units.</span><br /><span class="line">    - Always pair CALL and RET (return) instructions.</span><br /><span class="line"></span><br /><span class="line">    - Avoid self-modifying code.</span><br /><span class="line">    - Avoid placing data in the code segment.</span><br /><span class="line">    - Calculate store addresses as soon as possible.</span><br /><span class="line">    - Avoid instructions that contain three or more micro-ops or</span><br /><span class="line">      instructions that are more than 7 bytes long. If possible, use</span><br /><span class="line">      instructions that require one micro-op.</span><br /><span class="line">    - Avoid using two 8-bit loads to produce a 16-bit load.</span><br /><span class="line"></span><br /><span class="line">    - Cleanse partial registers before calling callee-save procedures.</span><br /><span class="line">    - Resolve blocking conditions, such as store addresses, as far as</span><br /><span class="line">      possible away from loads they may block.</span><br /><span class="line"></span><br /><span class="line">    - In general, an N-byte quantity which is directly supported by the</span><br /><span class="line">      processor (8-bit bytes, 16-bit words, 32-bit doublewords, and</span><br /><span class="line">      32-bit, 64-bit, and 80-bit floating-po int numbers) should be</span><br /><span class="line">      aligned on the next highest power-of-two boundary. Avoid</span><br /><span class="line">      misaligned data.</span><br /><span class="line">    -- Align 8-bit data on any boundary.</span><br /><span class="line">    -- Align 16-bit data to be contained within an aligned 4-byteword.</span><br /><span class="line">    -- Align 32-bit data on any boundary which is a multiple of four.</span><br /><span class="line">    -- Align 64-bit data on any boundary which is a multiple of eight.</span><br /><span class="line">    -- Align 80-bit data on a 128-bit boundary (that is, any boundary</span><br /><span class="line">       which is a multiple of 16 bytes).</span><br /></pre>
  
  
  


      </article>

    </section>

  </body>

</html>

