ARM R+dmb+dmb.st
"DMBdWW Wse DMB.STdWR Fre"
Cycle=Fre DMBdWW Wse DMB.STdWR
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Ws Fr
Orig=DMBdWW Wse DMB.STdWR Fre
{
%x0=x; %y0=y;
%y1=y; %x1=x;
}
 P0           | P1           ;
 MOV R0,#1    | MOV R0,#2    ;
 STR R0,[%x0] | STR R0,[%y1] ;
 DMB          | DMB ST       ;
 MOV R1,#1    | LDR R1,[%x1] ;
 STR R1,[%y0] |              ;
exists
(y=2 /\ 1:R1=0)
