
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//recode-sr-latin_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400d88 <.init>:
  400d88:	stp	x29, x30, [sp, #-16]!
  400d8c:	mov	x29, sp
  400d90:	bl	401010 <ferror@plt+0x60>
  400d94:	ldp	x29, x30, [sp], #16
  400d98:	ret

Disassembly of section .plt:

0000000000400da0 <exit@plt-0x20>:
  400da0:	stp	x16, x30, [sp, #-16]!
  400da4:	adrp	x16, 412000 <ferror@plt+0x11050>
  400da8:	ldr	x17, [x16, #4088]
  400dac:	add	x16, x16, #0xff8
  400db0:	br	x17
  400db4:	nop
  400db8:	nop
  400dbc:	nop

0000000000400dc0 <exit@plt>:
  400dc0:	adrp	x16, 413000 <ferror@plt+0x12050>
  400dc4:	ldr	x17, [x16]
  400dc8:	add	x16, x16, #0x0
  400dcc:	br	x17

0000000000400dd0 <error@plt>:
  400dd0:	adrp	x16, 413000 <ferror@plt+0x12050>
  400dd4:	ldr	x17, [x16, #8]
  400dd8:	add	x16, x16, #0x8
  400ddc:	br	x17

0000000000400de0 <iconv_close@plt>:
  400de0:	adrp	x16, 413000 <ferror@plt+0x12050>
  400de4:	ldr	x17, [x16, #16]
  400de8:	add	x16, x16, #0x10
  400dec:	br	x17

0000000000400df0 <set_program_name@plt>:
  400df0:	adrp	x16, 413000 <ferror@plt+0x12050>
  400df4:	ldr	x17, [x16, #24]
  400df8:	add	x16, x16, #0x18
  400dfc:	br	x17

0000000000400e00 <__cxa_atexit@plt>:
  400e00:	adrp	x16, 413000 <ferror@plt+0x12050>
  400e04:	ldr	x17, [x16, #32]
  400e08:	add	x16, x16, #0x20
  400e0c:	br	x17

0000000000400e10 <xrealloc@plt>:
  400e10:	adrp	x16, 413000 <ferror@plt+0x12050>
  400e14:	ldr	x17, [x16, #40]
  400e18:	add	x16, x16, #0x28
  400e1c:	br	x17

0000000000400e20 <bindtextdomain@plt>:
  400e20:	adrp	x16, 413000 <ferror@plt+0x12050>
  400e24:	ldr	x17, [x16, #48]
  400e28:	add	x16, x16, #0x30
  400e2c:	br	x17

0000000000400e30 <__libc_start_main@plt>:
  400e30:	adrp	x16, 413000 <ferror@plt+0x12050>
  400e34:	ldr	x17, [x16, #56]
  400e38:	add	x16, x16, #0x38
  400e3c:	br	x17

0000000000400e40 <xmalloc@plt>:
  400e40:	adrp	x16, 413000 <ferror@plt+0x12050>
  400e44:	ldr	x17, [x16, #64]
  400e48:	add	x16, x16, #0x40
  400e4c:	br	x17

0000000000400e50 <close_stdout@plt>:
  400e50:	adrp	x16, 413000 <ferror@plt+0x12050>
  400e54:	ldr	x17, [x16, #72]
  400e58:	add	x16, x16, #0x48
  400e5c:	br	x17

0000000000400e60 <proper_name_utf8@plt>:
  400e60:	adrp	x16, 413000 <ferror@plt+0x12050>
  400e64:	ldr	x17, [x16, #80]
  400e68:	add	x16, x16, #0x50
  400e6c:	br	x17

0000000000400e70 <getc@plt>:
  400e70:	adrp	x16, 413000 <ferror@plt+0x12050>
  400e74:	ldr	x17, [x16, #88]
  400e78:	add	x16, x16, #0x58
  400e7c:	br	x17

0000000000400e80 <__gmon_start__@plt>:
  400e80:	adrp	x16, 413000 <ferror@plt+0x12050>
  400e84:	ldr	x17, [x16, #96]
  400e88:	add	x16, x16, #0x60
  400e8c:	br	x17

0000000000400e90 <abort@plt>:
  400e90:	adrp	x16, 413000 <ferror@plt+0x12050>
  400e94:	ldr	x17, [x16, #104]
  400e98:	add	x16, x16, #0x68
  400e9c:	br	x17

0000000000400ea0 <feof@plt>:
  400ea0:	adrp	x16, 413000 <ferror@plt+0x12050>
  400ea4:	ldr	x17, [x16, #112]
  400ea8:	add	x16, x16, #0x70
  400eac:	br	x17

0000000000400eb0 <textdomain@plt>:
  400eb0:	adrp	x16, 413000 <ferror@plt+0x12050>
  400eb4:	ldr	x17, [x16, #120]
  400eb8:	add	x16, x16, #0x78
  400ebc:	br	x17

0000000000400ec0 <getopt_long@plt>:
  400ec0:	adrp	x16, 413000 <ferror@plt+0x12050>
  400ec4:	ldr	x17, [x16, #128]
  400ec8:	add	x16, x16, #0x80
  400ecc:	br	x17

0000000000400ed0 <basename@plt>:
  400ed0:	adrp	x16, 413000 <ferror@plt+0x12050>
  400ed4:	ldr	x17, [x16, #136]
  400ed8:	add	x16, x16, #0x88
  400edc:	br	x17

0000000000400ee0 <xmem_cd_iconv@plt>:
  400ee0:	adrp	x16, 413000 <ferror@plt+0x12050>
  400ee4:	ldr	x17, [x16, #144]
  400ee8:	add	x16, x16, #0x90
  400eec:	br	x17

0000000000400ef0 <proper_name@plt>:
  400ef0:	adrp	x16, 413000 <ferror@plt+0x12050>
  400ef4:	ldr	x17, [x16, #152]
  400ef8:	add	x16, x16, #0x98
  400efc:	br	x17

0000000000400f00 <free@plt>:
  400f00:	adrp	x16, 413000 <ferror@plt+0x12050>
  400f04:	ldr	x17, [x16, #160]
  400f08:	add	x16, x16, #0xa0
  400f0c:	br	x17

0000000000400f10 <fwrite@plt>:
  400f10:	adrp	x16, 413000 <ferror@plt+0x12050>
  400f14:	ldr	x17, [x16, #168]
  400f18:	add	x16, x16, #0xa8
  400f1c:	br	x17

0000000000400f20 <iconv_open@plt>:
  400f20:	adrp	x16, 413000 <ferror@plt+0x12050>
  400f24:	ldr	x17, [x16, #176]
  400f28:	add	x16, x16, #0xb0
  400f2c:	br	x17

0000000000400f30 <c_strcasecmp@plt>:
  400f30:	adrp	x16, 413000 <ferror@plt+0x12050>
  400f34:	ldr	x17, [x16, #184]
  400f38:	add	x16, x16, #0xb8
  400f3c:	br	x17

0000000000400f40 <printf@plt>:
  400f40:	adrp	x16, 413000 <ferror@plt+0x12050>
  400f44:	ldr	x17, [x16, #192]
  400f48:	add	x16, x16, #0xc0
  400f4c:	br	x17

0000000000400f50 <__errno_location@plt>:
  400f50:	adrp	x16, 413000 <ferror@plt+0x12050>
  400f54:	ldr	x17, [x16, #200]
  400f58:	add	x16, x16, #0xc8
  400f5c:	br	x17

0000000000400f60 <locale_charset@plt>:
  400f60:	adrp	x16, 413000 <ferror@plt+0x12050>
  400f64:	ldr	x17, [x16, #208]
  400f68:	add	x16, x16, #0xd0
  400f6c:	br	x17

0000000000400f70 <putchar@plt>:
  400f70:	adrp	x16, 413000 <ferror@plt+0x12050>
  400f74:	ldr	x17, [x16, #216]
  400f78:	add	x16, x16, #0xd8
  400f7c:	br	x17

0000000000400f80 <gettext@plt>:
  400f80:	adrp	x16, 413000 <ferror@plt+0x12050>
  400f84:	ldr	x17, [x16, #224]
  400f88:	add	x16, x16, #0xe0
  400f8c:	br	x17

0000000000400f90 <fprintf@plt>:
  400f90:	adrp	x16, 413000 <ferror@plt+0x12050>
  400f94:	ldr	x17, [x16, #232]
  400f98:	add	x16, x16, #0xe8
  400f9c:	br	x17

0000000000400fa0 <setlocale@plt>:
  400fa0:	adrp	x16, 413000 <ferror@plt+0x12050>
  400fa4:	ldr	x17, [x16, #240]
  400fa8:	add	x16, x16, #0xf0
  400fac:	br	x17

0000000000400fb0 <ferror@plt>:
  400fb0:	adrp	x16, 413000 <ferror@plt+0x12050>
  400fb4:	ldr	x17, [x16, #248]
  400fb8:	add	x16, x16, #0xf8
  400fbc:	br	x17

Disassembly of section .text:

0000000000400fc0 <.text>:
  400fc0:	mov	x29, #0x0                   	// #0
  400fc4:	mov	x30, #0x0                   	// #0
  400fc8:	mov	x5, x0
  400fcc:	ldr	x1, [sp]
  400fd0:	add	x2, sp, #0x8
  400fd4:	mov	x6, sp
  400fd8:	movz	x0, #0x0, lsl #48
  400fdc:	movk	x0, #0x0, lsl #32
  400fe0:	movk	x0, #0x40, lsl #16
  400fe4:	movk	x0, #0x1188
  400fe8:	movz	x3, #0x0, lsl #48
  400fec:	movk	x3, #0x0, lsl #32
  400ff0:	movk	x3, #0x40, lsl #16
  400ff4:	movk	x3, #0x1e20
  400ff8:	movz	x4, #0x0, lsl #48
  400ffc:	movk	x4, #0x0, lsl #32
  401000:	movk	x4, #0x40, lsl #16
  401004:	movk	x4, #0x1ea0
  401008:	bl	400e30 <__libc_start_main@plt>
  40100c:	bl	400e90 <abort@plt>
  401010:	adrp	x0, 412000 <ferror@plt+0x11050>
  401014:	ldr	x0, [x0, #4064]
  401018:	cbz	x0, 401020 <ferror@plt+0x70>
  40101c:	b	400e80 <__gmon_start__@plt>
  401020:	ret
  401024:	stp	x29, x30, [sp, #-32]!
  401028:	mov	x29, sp
  40102c:	adrp	x0, 413000 <ferror@plt+0x12050>
  401030:	add	x0, x0, #0x110
  401034:	str	x0, [sp, #24]
  401038:	ldr	x0, [sp, #24]
  40103c:	str	x0, [sp, #24]
  401040:	ldr	x1, [sp, #24]
  401044:	adrp	x0, 413000 <ferror@plt+0x12050>
  401048:	add	x0, x0, #0x110
  40104c:	cmp	x1, x0
  401050:	b.eq	40108c <ferror@plt+0xdc>  // b.none
  401054:	adrp	x0, 401000 <ferror@plt+0x50>
  401058:	add	x0, x0, #0xed0
  40105c:	ldr	x0, [x0]
  401060:	str	x0, [sp, #16]
  401064:	ldr	x0, [sp, #16]
  401068:	str	x0, [sp, #16]
  40106c:	ldr	x0, [sp, #16]
  401070:	cmp	x0, #0x0
  401074:	b.eq	401090 <ferror@plt+0xe0>  // b.none
  401078:	ldr	x1, [sp, #16]
  40107c:	adrp	x0, 413000 <ferror@plt+0x12050>
  401080:	add	x0, x0, #0x110
  401084:	blr	x1
  401088:	b	401090 <ferror@plt+0xe0>
  40108c:	nop
  401090:	ldp	x29, x30, [sp], #32
  401094:	ret
  401098:	stp	x29, x30, [sp, #-48]!
  40109c:	mov	x29, sp
  4010a0:	adrp	x0, 413000 <ferror@plt+0x12050>
  4010a4:	add	x0, x0, #0x110
  4010a8:	str	x0, [sp, #40]
  4010ac:	ldr	x0, [sp, #40]
  4010b0:	str	x0, [sp, #40]
  4010b4:	ldr	x1, [sp, #40]
  4010b8:	adrp	x0, 413000 <ferror@plt+0x12050>
  4010bc:	add	x0, x0, #0x110
  4010c0:	sub	x0, x1, x0
  4010c4:	asr	x0, x0, #3
  4010c8:	lsr	x1, x0, #63
  4010cc:	add	x0, x1, x0
  4010d0:	asr	x0, x0, #1
  4010d4:	str	x0, [sp, #32]
  4010d8:	ldr	x0, [sp, #32]
  4010dc:	cmp	x0, #0x0
  4010e0:	b.eq	401120 <ferror@plt+0x170>  // b.none
  4010e4:	adrp	x0, 401000 <ferror@plt+0x50>
  4010e8:	add	x0, x0, #0xed8
  4010ec:	ldr	x0, [x0]
  4010f0:	str	x0, [sp, #24]
  4010f4:	ldr	x0, [sp, #24]
  4010f8:	str	x0, [sp, #24]
  4010fc:	ldr	x0, [sp, #24]
  401100:	cmp	x0, #0x0
  401104:	b.eq	401124 <ferror@plt+0x174>  // b.none
  401108:	ldr	x2, [sp, #24]
  40110c:	ldr	x1, [sp, #32]
  401110:	adrp	x0, 413000 <ferror@plt+0x12050>
  401114:	add	x0, x0, #0x110
  401118:	blr	x2
  40111c:	b	401124 <ferror@plt+0x174>
  401120:	nop
  401124:	ldp	x29, x30, [sp], #48
  401128:	ret
  40112c:	stp	x29, x30, [sp, #-16]!
  401130:	mov	x29, sp
  401134:	adrp	x0, 413000 <ferror@plt+0x12050>
  401138:	add	x0, x0, #0x138
  40113c:	ldrb	w0, [x0]
  401140:	and	x0, x0, #0xff
  401144:	cmp	x0, #0x0
  401148:	b.ne	401164 <ferror@plt+0x1b4>  // b.any
  40114c:	bl	401024 <ferror@plt+0x74>
  401150:	adrp	x0, 413000 <ferror@plt+0x12050>
  401154:	add	x0, x0, #0x138
  401158:	mov	w1, #0x1                   	// #1
  40115c:	strb	w1, [x0]
  401160:	b	401168 <ferror@plt+0x1b8>
  401164:	nop
  401168:	ldp	x29, x30, [sp], #16
  40116c:	ret
  401170:	stp	x29, x30, [sp, #-16]!
  401174:	mov	x29, sp
  401178:	bl	401098 <ferror@plt+0xe8>
  40117c:	nop
  401180:	ldp	x29, x30, [sp], #16
  401184:	ret
  401188:	stp	x29, x30, [sp, #-64]!
  40118c:	mov	x29, sp
  401190:	stp	x19, x20, [sp, #16]
  401194:	str	w0, [sp, #44]
  401198:	str	x1, [sp, #32]
  40119c:	strb	wzr, [sp, #63]
  4011a0:	strb	wzr, [sp, #62]
  4011a4:	ldr	x0, [sp, #32]
  4011a8:	ldr	x0, [x0]
  4011ac:	bl	400df0 <set_program_name@plt>
  4011b0:	adrp	x0, 401000 <ferror@plt+0x50>
  4011b4:	add	x1, x0, #0xf50
  4011b8:	mov	w0, #0x6                   	// #6
  4011bc:	bl	400fa0 <setlocale@plt>
  4011c0:	adrp	x0, 401000 <ferror@plt+0x50>
  4011c4:	add	x1, x0, #0xf58
  4011c8:	adrp	x0, 401000 <ferror@plt+0x50>
  4011cc:	add	x0, x0, #0xf70
  4011d0:	bl	400e20 <bindtextdomain@plt>
  4011d4:	adrp	x0, 401000 <ferror@plt+0x50>
  4011d8:	add	x0, x0, #0xf70
  4011dc:	bl	400eb0 <textdomain@plt>
  4011e0:	adrp	x0, 400000 <exit@plt-0xdc0>
  4011e4:	add	x0, x0, #0xe50
  4011e8:	bl	401ea8 <ferror@plt+0xef8>
  4011ec:	b	401244 <ferror@plt+0x294>
  4011f0:	ldr	w0, [sp, #56]
  4011f4:	cmp	w0, #0x68
  4011f8:	b.eq	401224 <ferror@plt+0x274>  // b.none
  4011fc:	ldr	w0, [sp, #56]
  401200:	cmp	w0, #0x68
  401204:	b.gt	40123c <ferror@plt+0x28c>
  401208:	ldr	w0, [sp, #56]
  40120c:	cmp	w0, #0x0
  401210:	b.eq	401244 <ferror@plt+0x294>  // b.none
  401214:	ldr	w0, [sp, #56]
  401218:	cmp	w0, #0x56
  40121c:	b.eq	401230 <ferror@plt+0x280>  // b.none
  401220:	b	40123c <ferror@plt+0x28c>
  401224:	mov	w0, #0x1                   	// #1
  401228:	strb	w0, [sp, #63]
  40122c:	b	401244 <ferror@plt+0x294>
  401230:	mov	w0, #0x1                   	// #1
  401234:	strb	w0, [sp, #62]
  401238:	b	401244 <ferror@plt+0x294>
  40123c:	mov	w0, #0x1                   	// #1
  401240:	bl	401388 <ferror@plt+0x3d8>
  401244:	mov	x4, #0x0                   	// #0
  401248:	adrp	x0, 401000 <ferror@plt+0x50>
  40124c:	add	x3, x0, #0xef0
  401250:	adrp	x0, 401000 <ferror@plt+0x50>
  401254:	add	x2, x0, #0xf80
  401258:	ldr	x1, [sp, #32]
  40125c:	ldr	w0, [sp, #44]
  401260:	bl	400ec0 <getopt_long@plt>
  401264:	str	w0, [sp, #56]
  401268:	ldr	w0, [sp, #56]
  40126c:	cmn	w0, #0x1
  401270:	b.ne	4011f0 <ferror@plt+0x240>  // b.any
  401274:	ldrb	w0, [sp, #62]
  401278:	cmp	w0, #0x0
  40127c:	b.eq	401324 <ferror@plt+0x374>  // b.none
  401280:	adrp	x0, 413000 <ferror@plt+0x12050>
  401284:	add	x0, x0, #0x130
  401288:	ldr	x0, [x0]
  40128c:	bl	400ed0 <basename@plt>
  401290:	mov	x1, x0
  401294:	adrp	x0, 401000 <ferror@plt+0x50>
  401298:	add	x3, x0, #0xf88
  40129c:	adrp	x0, 401000 <ferror@plt+0x50>
  4012a0:	add	x2, x0, #0xf70
  4012a4:	adrp	x0, 401000 <ferror@plt+0x50>
  4012a8:	add	x0, x0, #0xf90
  4012ac:	bl	400f40 <printf@plt>
  4012b0:	adrp	x0, 401000 <ferror@plt+0x50>
  4012b4:	add	x0, x0, #0xfa0
  4012b8:	bl	400f80 <gettext@plt>
  4012bc:	mov	x3, x0
  4012c0:	adrp	x0, 402000 <ferror@plt+0x1050>
  4012c4:	add	x2, x0, #0x80
  4012c8:	adrp	x0, 402000 <ferror@plt+0x1050>
  4012cc:	add	x1, x0, #0xa8
  4012d0:	mov	x0, x3
  4012d4:	bl	400f40 <printf@plt>
  4012d8:	adrp	x0, 402000 <ferror@plt+0x1050>
  4012dc:	add	x0, x0, #0xb8
  4012e0:	bl	400f80 <gettext@plt>
  4012e4:	mov	x19, x0
  4012e8:	adrp	x0, 402000 <ferror@plt+0x1050>
  4012ec:	add	x1, x0, #0xd0
  4012f0:	adrp	x0, 402000 <ferror@plt+0x1050>
  4012f4:	add	x0, x0, #0xe0
  4012f8:	bl	400e60 <proper_name_utf8@plt>
  4012fc:	mov	x20, x0
  401300:	adrp	x0, 402000 <ferror@plt+0x1050>
  401304:	add	x0, x0, #0xf0
  401308:	bl	400ef0 <proper_name@plt>
  40130c:	mov	x2, x0
  401310:	mov	x1, x20
  401314:	mov	x0, x19
  401318:	bl	400f40 <printf@plt>
  40131c:	mov	w0, #0x0                   	// #0
  401320:	bl	400dc0 <exit@plt>
  401324:	ldrb	w0, [sp, #63]
  401328:	cmp	w0, #0x0
  40132c:	b.eq	401338 <ferror@plt+0x388>  // b.none
  401330:	mov	w0, #0x0                   	// #0
  401334:	bl	401388 <ferror@plt+0x3d8>
  401338:	adrp	x0, 413000 <ferror@plt+0x12050>
  40133c:	add	x0, x0, #0x118
  401340:	ldr	w0, [x0]
  401344:	ldr	w1, [sp, #44]
  401348:	sub	w0, w1, w0
  40134c:	cmp	w0, #0x0
  401350:	b.le	401370 <ferror@plt+0x3c0>
  401354:	adrp	x0, 402000 <ferror@plt+0x1050>
  401358:	add	x0, x0, #0x100
  40135c:	bl	400f80 <gettext@plt>
  401360:	mov	x2, x0
  401364:	mov	w1, #0x0                   	// #0
  401368:	mov	w0, #0x1                   	// #1
  40136c:	bl	400dd0 <error@plt>
  401370:	adrp	x0, 413000 <ferror@plt+0x12050>
  401374:	add	x0, x0, #0x128
  401378:	ldr	x0, [x0]
  40137c:	bl	401664 <ferror@plt+0x6b4>
  401380:	mov	w0, #0x0                   	// #0
  401384:	bl	400dc0 <exit@plt>
  401388:	stp	x29, x30, [sp, #-48]!
  40138c:	mov	x29, sp
  401390:	str	x19, [sp, #16]
  401394:	str	w0, [sp, #44]
  401398:	ldr	w0, [sp, #44]
  40139c:	cmp	w0, #0x0
  4013a0:	b.eq	4013dc <ferror@plt+0x42c>  // b.none
  4013a4:	adrp	x0, 413000 <ferror@plt+0x12050>
  4013a8:	add	x0, x0, #0x110
  4013ac:	ldr	x19, [x0]
  4013b0:	adrp	x0, 402000 <ferror@plt+0x1050>
  4013b4:	add	x0, x0, #0x118
  4013b8:	bl	400f80 <gettext@plt>
  4013bc:	mov	x1, x0
  4013c0:	adrp	x0, 413000 <ferror@plt+0x12050>
  4013c4:	add	x0, x0, #0x130
  4013c8:	ldr	x0, [x0]
  4013cc:	mov	x2, x0
  4013d0:	mov	x0, x19
  4013d4:	bl	400f90 <fprintf@plt>
  4013d8:	b	401494 <ferror@plt+0x4e4>
  4013dc:	adrp	x0, 402000 <ferror@plt+0x1050>
  4013e0:	add	x0, x0, #0x140
  4013e4:	bl	400f80 <gettext@plt>
  4013e8:	mov	x2, x0
  4013ec:	adrp	x0, 413000 <ferror@plt+0x12050>
  4013f0:	add	x0, x0, #0x130
  4013f4:	ldr	x0, [x0]
  4013f8:	mov	x1, x0
  4013fc:	mov	x0, x2
  401400:	bl	400f40 <printf@plt>
  401404:	mov	w0, #0xa                   	// #10
  401408:	bl	400f70 <putchar@plt>
  40140c:	adrp	x0, 402000 <ferror@plt+0x1050>
  401410:	add	x0, x0, #0x158
  401414:	bl	400f80 <gettext@plt>
  401418:	bl	400f40 <printf@plt>
  40141c:	adrp	x0, 402000 <ferror@plt+0x1050>
  401420:	add	x0, x0, #0x190
  401424:	bl	400f80 <gettext@plt>
  401428:	bl	400f40 <printf@plt>
  40142c:	mov	w0, #0xa                   	// #10
  401430:	bl	400f70 <putchar@plt>
  401434:	adrp	x0, 402000 <ferror@plt+0x1050>
  401438:	add	x0, x0, #0x1f0
  40143c:	bl	400f80 <gettext@plt>
  401440:	bl	400f40 <printf@plt>
  401444:	adrp	x0, 402000 <ferror@plt+0x1050>
  401448:	add	x0, x0, #0x208
  40144c:	bl	400f80 <gettext@plt>
  401450:	bl	400f40 <printf@plt>
  401454:	adrp	x0, 402000 <ferror@plt+0x1050>
  401458:	add	x0, x0, #0x248
  40145c:	bl	400f80 <gettext@plt>
  401460:	bl	400f40 <printf@plt>
  401464:	mov	w0, #0xa                   	// #10
  401468:	bl	400f70 <putchar@plt>
  40146c:	adrp	x0, 402000 <ferror@plt+0x1050>
  401470:	add	x0, x0, #0x290
  401474:	bl	400f80 <gettext@plt>
  401478:	mov	x3, x0
  40147c:	adrp	x0, 402000 <ferror@plt+0x1050>
  401480:	add	x2, x0, #0x2d0
  401484:	adrp	x0, 402000 <ferror@plt+0x1050>
  401488:	add	x1, x0, #0x2e8
  40148c:	mov	x0, x3
  401490:	bl	400f40 <printf@plt>
  401494:	ldr	w0, [sp, #44]
  401498:	bl	400dc0 <exit@plt>
  40149c:	sub	sp, sp, #0x10
  4014a0:	str	x0, [sp, #8]
  4014a4:	ldr	x0, [sp, #8]
  4014a8:	str	xzr, [x0]
  4014ac:	ldr	x0, [sp, #8]
  4014b0:	str	xzr, [x0, #8]
  4014b4:	ldr	x0, [sp, #8]
  4014b8:	str	xzr, [x0, #16]
  4014bc:	nop
  4014c0:	add	sp, sp, #0x10
  4014c4:	ret
  4014c8:	stp	x29, x30, [sp, #-80]!
  4014cc:	mov	x29, sp
  4014d0:	str	x0, [sp, #24]
  4014d4:	str	x1, [sp, #16]
  4014d8:	ldr	x0, [sp, #16]
  4014dc:	bl	400ea0 <feof@plt>
  4014e0:	cmp	w0, #0x0
  4014e4:	b.eq	4014f0 <ferror@plt+0x540>  // b.none
  4014e8:	mov	x0, #0x0                   	// #0
  4014ec:	b	401628 <ferror@plt+0x678>
  4014f0:	ldr	x0, [sp, #24]
  4014f4:	ldr	x0, [x0, #16]
  4014f8:	str	x0, [sp, #72]
  4014fc:	ldr	x0, [sp, #24]
  401500:	ldr	x1, [x0, #16]
  401504:	ldr	x0, [sp, #24]
  401508:	ldr	x0, [x0]
  40150c:	add	x0, x1, x0
  401510:	str	x0, [sp, #64]
  401514:	ldr	x0, [sp, #16]
  401518:	bl	400e70 <getc@plt>
  40151c:	str	w0, [sp, #60]
  401520:	ldr	w0, [sp, #60]
  401524:	cmn	w0, #0x1
  401528:	b.ne	401558 <ferror@plt+0x5a8>  // b.any
  40152c:	ldr	x0, [sp, #24]
  401530:	ldr	x0, [x0, #16]
  401534:	ldr	x1, [sp, #72]
  401538:	cmp	x1, x0
  40153c:	b.eq	401550 <ferror@plt+0x5a0>  // b.none
  401540:	ldr	x0, [sp, #16]
  401544:	bl	400fb0 <ferror@plt>
  401548:	cmp	w0, #0x0
  40154c:	b.eq	4015fc <ferror@plt+0x64c>  // b.none
  401550:	mov	x0, #0x0                   	// #0
  401554:	b	401628 <ferror@plt+0x678>
  401558:	ldr	x1, [sp, #72]
  40155c:	ldr	x0, [sp, #64]
  401560:	cmp	x1, x0
  401564:	b.ne	4015d4 <ferror@plt+0x624>  // b.any
  401568:	ldr	x0, [sp, #24]
  40156c:	ldr	x0, [x0]
  401570:	str	x0, [sp, #48]
  401574:	ldr	x0, [sp, #48]
  401578:	add	x0, x0, #0x14
  40157c:	lsl	x0, x0, #1
  401580:	str	x0, [sp, #40]
  401584:	ldr	x0, [sp, #24]
  401588:	ldr	x0, [x0, #16]
  40158c:	ldr	x1, [sp, #40]
  401590:	bl	400e10 <xrealloc@plt>
  401594:	mov	x1, x0
  401598:	ldr	x0, [sp, #24]
  40159c:	str	x1, [x0, #16]
  4015a0:	ldr	x0, [sp, #24]
  4015a4:	ldr	x1, [sp, #40]
  4015a8:	str	x1, [x0]
  4015ac:	ldr	x0, [sp, #24]
  4015b0:	ldr	x1, [x0, #16]
  4015b4:	ldr	x0, [sp, #48]
  4015b8:	add	x0, x1, x0
  4015bc:	str	x0, [sp, #72]
  4015c0:	ldr	x0, [sp, #24]
  4015c4:	ldr	x1, [x0, #16]
  4015c8:	ldr	x0, [sp, #40]
  4015cc:	add	x0, x1, x0
  4015d0:	str	x0, [sp, #64]
  4015d4:	ldr	x0, [sp, #72]
  4015d8:	add	x1, x0, #0x1
  4015dc:	str	x1, [sp, #72]
  4015e0:	ldr	w1, [sp, #60]
  4015e4:	and	w1, w1, #0xff
  4015e8:	strb	w1, [x0]
  4015ec:	ldr	w0, [sp, #60]
  4015f0:	cmp	w0, #0xa
  4015f4:	b.eq	401604 <ferror@plt+0x654>  // b.none
  4015f8:	b	401514 <ferror@plt+0x564>
  4015fc:	nop
  401600:	b	401608 <ferror@plt+0x658>
  401604:	nop
  401608:	ldr	x0, [sp, #24]
  40160c:	ldr	x0, [x0, #16]
  401610:	ldr	x1, [sp, #72]
  401614:	sub	x0, x1, x0
  401618:	mov	x1, x0
  40161c:	ldr	x0, [sp, #24]
  401620:	str	x1, [x0, #8]
  401624:	ldr	x0, [sp, #24]
  401628:	ldp	x29, x30, [sp], #80
  40162c:	ret
  401630:	stp	x29, x30, [sp, #-32]!
  401634:	mov	x29, sp
  401638:	str	x0, [sp, #24]
  40163c:	ldr	x0, [sp, #24]
  401640:	ldr	x0, [x0, #16]
  401644:	cmp	x0, #0x0
  401648:	b.eq	401658 <ferror@plt+0x6a8>  // b.none
  40164c:	ldr	x0, [sp, #24]
  401650:	ldr	x0, [x0, #16]
  401654:	bl	400f00 <free@plt>
  401658:	nop
  40165c:	ldp	x29, x30, [sp], #32
  401660:	ret
  401664:	stp	x29, x30, [sp, #-208]!
  401668:	mov	x29, sp
  40166c:	str	x19, [sp, #16]
  401670:	str	x0, [sp, #40]
  401674:	bl	400f60 <locale_charset@plt>
  401678:	str	x0, [sp, #136]
  40167c:	adrp	x0, 402000 <ferror@plt+0x1050>
  401680:	add	x1, x0, #0x318
  401684:	ldr	x0, [sp, #136]
  401688:	bl	400f30 <c_strcasecmp@plt>
  40168c:	cmp	w0, #0x0
  401690:	cset	w0, ne  // ne = any
  401694:	strb	w0, [sp, #135]
  401698:	mov	x0, #0xffffffffffffffff    	// #-1
  40169c:	str	x0, [sp, #200]
  4016a0:	mov	x0, #0xffffffffffffffff    	// #-1
  4016a4:	str	x0, [sp, #192]
  4016a8:	add	x0, sp, #0x68
  4016ac:	bl	40149c <ferror@plt+0x4ec>
  4016b0:	ldrb	w0, [sp, #135]
  4016b4:	cmp	w0, #0x0
  4016b8:	b.eq	40178c <ferror@plt+0x7dc>  // b.none
  4016bc:	ldr	x1, [sp, #136]
  4016c0:	adrp	x0, 402000 <ferror@plt+0x1050>
  4016c4:	add	x0, x0, #0x318
  4016c8:	bl	400f20 <iconv_open@plt>
  4016cc:	str	x0, [sp, #200]
  4016d0:	adrp	x0, 402000 <ferror@plt+0x1050>
  4016d4:	add	x1, x0, #0x318
  4016d8:	ldr	x0, [sp, #136]
  4016dc:	bl	400f20 <iconv_open@plt>
  4016e0:	str	x0, [sp, #192]
  4016e4:	ldr	x0, [sp, #200]
  4016e8:	cmn	x0, #0x1
  4016ec:	b.ne	401730 <ferror@plt+0x780>  // b.any
  4016f0:	adrp	x0, 402000 <ferror@plt+0x1050>
  4016f4:	add	x0, x0, #0x320
  4016f8:	bl	400f80 <gettext@plt>
  4016fc:	mov	x19, x0
  401700:	adrp	x0, 413000 <ferror@plt+0x12050>
  401704:	add	x0, x0, #0x130
  401708:	ldr	x0, [x0]
  40170c:	bl	400ed0 <basename@plt>
  401710:	mov	x5, x0
  401714:	adrp	x0, 402000 <ferror@plt+0x1050>
  401718:	add	x4, x0, #0x318
  40171c:	ldr	x3, [sp, #136]
  401720:	mov	x2, x19
  401724:	mov	w1, #0x0                   	// #0
  401728:	mov	w0, #0x1                   	// #1
  40172c:	bl	400dd0 <error@plt>
  401730:	ldr	x0, [sp, #192]
  401734:	cmn	x0, #0x1
  401738:	b.ne	40177c <ferror@plt+0x7cc>  // b.any
  40173c:	adrp	x0, 402000 <ferror@plt+0x1050>
  401740:	add	x0, x0, #0x320
  401744:	bl	400f80 <gettext@plt>
  401748:	mov	x19, x0
  40174c:	adrp	x0, 413000 <ferror@plt+0x12050>
  401750:	add	x0, x0, #0x130
  401754:	ldr	x0, [x0]
  401758:	bl	400ed0 <basename@plt>
  40175c:	mov	x5, x0
  401760:	ldr	x4, [sp, #136]
  401764:	adrp	x0, 402000 <ferror@plt+0x1050>
  401768:	add	x3, x0, #0x318
  40176c:	mov	x2, x19
  401770:	mov	w1, #0x0                   	// #0
  401774:	mov	w0, #0x1                   	// #1
  401778:	bl	400dd0 <error@plt>
  40177c:	str	xzr, [sp, #184]
  401780:	str	xzr, [sp, #176]
  401784:	str	xzr, [sp, #168]
  401788:	str	xzr, [sp, #160]
  40178c:	add	x0, sp, #0x68
  401790:	ldr	x1, [sp, #40]
  401794:	bl	4014c8 <ferror@plt+0x518>
  401798:	cmp	x0, #0x0
  40179c:	b.ne	4017b0 <ferror@plt+0x800>  // b.any
  4017a0:	ldrb	w0, [sp, #135]
  4017a4:	cmp	w0, #0x0
  4017a8:	b.ne	4019a8 <ferror@plt+0x9f8>  // b.any
  4017ac:	b	4019b8 <ferror@plt+0xa08>
  4017b0:	ldr	x0, [sp, #120]
  4017b4:	str	x0, [sp, #152]
  4017b8:	ldr	x0, [sp, #112]
  4017bc:	str	x0, [sp, #144]
  4017c0:	ldr	x0, [sp, #144]
  4017c4:	cmp	x0, #0x0
  4017c8:	b.ne	4017d0 <ferror@plt+0x820>  // b.any
  4017cc:	bl	400e90 <abort@plt>
  4017d0:	ldrb	w0, [sp, #135]
  4017d4:	cmp	w0, #0x0
  4017d8:	b.eq	401880 <ferror@plt+0x8d0>  // b.none
  4017dc:	ldr	x0, [sp, #184]
  4017e0:	str	x0, [sp, #80]
  4017e4:	ldr	x0, [sp, #176]
  4017e8:	str	x0, [sp, #72]
  4017ec:	add	x1, sp, #0x48
  4017f0:	add	x0, sp, #0x50
  4017f4:	mov	x4, x1
  4017f8:	mov	x3, x0
  4017fc:	ldr	x2, [sp, #200]
  401800:	ldr	x1, [sp, #144]
  401804:	ldr	x0, [sp, #152]
  401808:	bl	400ee0 <xmem_cd_iconv@plt>
  40180c:	cmp	w0, #0x0
  401810:	b.eq	40183c <ferror@plt+0x88c>  // b.none
  401814:	bl	400f50 <__errno_location@plt>
  401818:	ldr	w19, [x0]
  40181c:	adrp	x0, 402000 <ferror@plt+0x1050>
  401820:	add	x0, x0, #0x388
  401824:	bl	400f80 <gettext@plt>
  401828:	ldr	x3, [sp, #136]
  40182c:	mov	x2, x0
  401830:	mov	w1, w19
  401834:	mov	w0, #0x1                   	// #1
  401838:	bl	400dd0 <error@plt>
  40183c:	ldr	x0, [sp, #80]
  401840:	ldr	x1, [sp, #184]
  401844:	cmp	x1, x0
  401848:	b.eq	401870 <ferror@plt+0x8c0>  // b.none
  40184c:	ldr	x0, [sp, #184]
  401850:	cmp	x0, #0x0
  401854:	b.eq	401860 <ferror@plt+0x8b0>  // b.none
  401858:	ldr	x0, [sp, #184]
  40185c:	bl	400f00 <free@plt>
  401860:	ldr	x0, [sp, #80]
  401864:	str	x0, [sp, #184]
  401868:	ldr	x0, [sp, #72]
  40186c:	str	x0, [sp, #176]
  401870:	ldr	x0, [sp, #80]
  401874:	str	x0, [sp, #152]
  401878:	ldr	x0, [sp, #72]
  40187c:	str	x0, [sp, #144]
  401880:	add	x1, sp, #0x58
  401884:	add	x0, sp, #0x60
  401888:	mov	x3, x1
  40188c:	mov	x2, x0
  401890:	ldr	x1, [sp, #144]
  401894:	ldr	x0, [sp, #152]
  401898:	bl	4019d0 <ferror@plt+0xa20>
  40189c:	ldrb	w0, [sp, #135]
  4018a0:	cmp	w0, #0x0
  4018a4:	b.eq	401974 <ferror@plt+0x9c4>  // b.none
  4018a8:	ldr	x0, [sp, #168]
  4018ac:	str	x0, [sp, #64]
  4018b0:	ldr	x0, [sp, #160]
  4018b4:	str	x0, [sp, #56]
  4018b8:	ldr	x0, [sp, #96]
  4018bc:	ldr	x1, [sp, #88]
  4018c0:	add	x3, sp, #0x38
  4018c4:	add	x2, sp, #0x40
  4018c8:	mov	x4, x3
  4018cc:	mov	x3, x2
  4018d0:	ldr	x2, [sp, #192]
  4018d4:	bl	400ee0 <xmem_cd_iconv@plt>
  4018d8:	cmp	w0, #0x0
  4018dc:	b.eq	401914 <ferror@plt+0x964>  // b.none
  4018e0:	bl	400f50 <__errno_location@plt>
  4018e4:	ldr	w19, [x0]
  4018e8:	adrp	x0, 402000 <ferror@plt+0x1050>
  4018ec:	add	x0, x0, #0x3b0
  4018f0:	bl	400f80 <gettext@plt>
  4018f4:	mov	x1, x0
  4018f8:	ldr	x4, [sp, #136]
  4018fc:	adrp	x0, 402000 <ferror@plt+0x1050>
  401900:	add	x3, x0, #0x318
  401904:	mov	x2, x1
  401908:	mov	w1, w19
  40190c:	mov	w0, #0x1                   	// #1
  401910:	bl	400dd0 <error@plt>
  401914:	ldr	x0, [sp, #64]
  401918:	ldr	x1, [sp, #168]
  40191c:	cmp	x1, x0
  401920:	b.eq	401948 <ferror@plt+0x998>  // b.none
  401924:	ldr	x0, [sp, #168]
  401928:	cmp	x0, #0x0
  40192c:	b.eq	401938 <ferror@plt+0x988>  // b.none
  401930:	ldr	x0, [sp, #168]
  401934:	bl	400f00 <free@plt>
  401938:	ldr	x0, [sp, #64]
  40193c:	str	x0, [sp, #168]
  401940:	ldr	x0, [sp, #56]
  401944:	str	x0, [sp, #160]
  401948:	ldr	x4, [sp, #64]
  40194c:	ldr	x1, [sp, #56]
  401950:	adrp	x0, 413000 <ferror@plt+0x12050>
  401954:	add	x0, x0, #0x120
  401958:	ldr	x0, [x0]
  40195c:	mov	x3, x0
  401960:	mov	x2, x1
  401964:	mov	x1, #0x1                   	// #1
  401968:	mov	x0, x4
  40196c:	bl	400f10 <fwrite@plt>
  401970:	b	40199c <ferror@plt+0x9ec>
  401974:	ldr	x4, [sp, #96]
  401978:	ldr	x1, [sp, #88]
  40197c:	adrp	x0, 413000 <ferror@plt+0x12050>
  401980:	add	x0, x0, #0x120
  401984:	ldr	x0, [x0]
  401988:	mov	x3, x0
  40198c:	mov	x2, x1
  401990:	mov	x1, #0x1                   	// #1
  401994:	mov	x0, x4
  401998:	bl	400f10 <fwrite@plt>
  40199c:	ldr	x0, [sp, #96]
  4019a0:	bl	400f00 <free@plt>
  4019a4:	b	40178c <ferror@plt+0x7dc>
  4019a8:	ldr	x0, [sp, #192]
  4019ac:	bl	400de0 <iconv_close@plt>
  4019b0:	ldr	x0, [sp, #200]
  4019b4:	bl	400de0 <iconv_close@plt>
  4019b8:	add	x0, sp, #0x68
  4019bc:	bl	401630 <ferror@plt+0x680>
  4019c0:	nop
  4019c4:	ldr	x19, [sp, #16]
  4019c8:	ldp	x29, x30, [sp], #208
  4019cc:	ret
  4019d0:	stp	x29, x30, [sp, #-112]!
  4019d4:	mov	x29, sp
  4019d8:	str	x0, [sp, #40]
  4019dc:	str	x1, [sp, #32]
  4019e0:	str	x2, [sp, #24]
  4019e4:	str	x3, [sp, #16]
  4019e8:	ldr	x0, [sp, #32]
  4019ec:	lsr	x0, x0, #1
  4019f0:	ldr	x1, [sp, #32]
  4019f4:	add	x0, x1, x0
  4019f8:	str	x0, [sp, #72]
  4019fc:	ldr	x0, [sp, #72]
  401a00:	bl	400e40 <xmalloc@plt>
  401a04:	str	x0, [sp, #104]
  401a08:	ldr	x1, [sp, #40]
  401a0c:	ldr	x0, [sp, #32]
  401a10:	add	x0, x1, x0
  401a14:	str	x0, [sp, #64]
  401a18:	ldr	x0, [sp, #40]
  401a1c:	str	x0, [sp, #96]
  401a20:	ldr	x0, [sp, #104]
  401a24:	str	x0, [sp, #88]
  401a28:	b	401da4 <ferror@plt+0xdf4>
  401a2c:	ldr	x0, [sp, #96]
  401a30:	ldrb	w0, [x0]
  401a34:	strb	w0, [sp, #55]
  401a38:	ldrb	w0, [sp, #55]
  401a3c:	cmp	w0, #0xcf
  401a40:	b.ls	401d84 <ferror@plt+0xdd4>  // b.plast
  401a44:	ldrb	w0, [sp, #55]
  401a48:	cmp	w0, #0xd3
  401a4c:	b.hi	401d84 <ferror@plt+0xdd4>  // b.pmore
  401a50:	ldr	x0, [sp, #96]
  401a54:	add	x0, x0, #0x1
  401a58:	ldr	x1, [sp, #64]
  401a5c:	cmp	x1, x0
  401a60:	b.ls	401d84 <ferror@plt+0xdd4>  // b.plast
  401a64:	ldr	x0, [sp, #96]
  401a68:	add	x0, x0, #0x1
  401a6c:	ldrb	w0, [x0]
  401a70:	strb	w0, [sp, #54]
  401a74:	ldrsb	w0, [sp, #54]
  401a78:	cmp	w0, #0x0
  401a7c:	b.ge	401d84 <ferror@plt+0xdd4>  // b.tcont
  401a80:	ldrb	w0, [sp, #54]
  401a84:	cmp	w0, #0xbf
  401a88:	b.hi	401d84 <ferror@plt+0xdd4>  // b.pmore
  401a8c:	ldrb	w0, [sp, #55]
  401a90:	lsl	w0, w0, #6
  401a94:	and	w1, w0, #0x7c0
  401a98:	ldrb	w0, [sp, #54]
  401a9c:	and	w0, w0, #0x3f
  401aa0:	orr	w0, w1, w0
  401aa4:	str	w0, [sp, #48]
  401aa8:	ldr	w0, [sp, #48]
  401aac:	cmp	w0, #0x3ff
  401ab0:	b.ls	401d84 <ferror@plt+0xdd4>  // b.plast
  401ab4:	ldr	w0, [sp, #48]
  401ab8:	cmp	w0, #0x4ef
  401abc:	b.hi	401d84 <ferror@plt+0xdd4>  // b.pmore
  401ac0:	ldr	w0, [sp, #48]
  401ac4:	sub	w0, w0, #0x400
  401ac8:	mov	w0, w0
  401acc:	lsl	x1, x0, #2
  401ad0:	adrp	x0, 402000 <ferror@plt+0x1050>
  401ad4:	add	x0, x0, #0x3f0
  401ad8:	add	x0, x1, x0
  401adc:	str	x0, [sp, #80]
  401ae0:	ldr	x0, [sp, #80]
  401ae4:	ldrb	w0, [x0]
  401ae8:	cmp	w0, #0x0
  401aec:	b.eq	401d84 <ferror@plt+0xdd4>  // b.none
  401af0:	ldr	w0, [sp, #48]
  401af4:	cmp	w0, #0x409
  401af8:	b.eq	401b14 <ferror@plt+0xb64>  // b.none
  401afc:	ldr	w0, [sp, #48]
  401b00:	cmp	w0, #0x40a
  401b04:	b.eq	401b14 <ferror@plt+0xb64>  // b.none
  401b08:	ldr	w0, [sp, #48]
  401b0c:	cmp	w0, #0x40f
  401b10:	b.ne	401cdc <ferror@plt+0xd2c>  // b.any
  401b14:	ldr	x0, [sp, #96]
  401b18:	add	x0, x0, #0x2
  401b1c:	ldr	x1, [sp, #64]
  401b20:	cmp	x1, x0
  401b24:	b.ls	401b44 <ferror@plt+0xb94>  // b.plast
  401b28:	ldr	x0, [sp, #96]
  401b2c:	add	x0, x0, #0x2
  401b30:	ldrb	w0, [x0]
  401b34:	sub	w0, w0, #0x41
  401b38:	and	w0, w0, #0xff
  401b3c:	cmp	w0, #0x19
  401b40:	b.ls	401c74 <ferror@plt+0xcc4>  // b.plast
  401b44:	ldr	x0, [sp, #96]
  401b48:	add	x0, x0, #0x3
  401b4c:	ldr	x1, [sp, #64]
  401b50:	cmp	x1, x0
  401b54:	b.ls	401bc4 <ferror@plt+0xc14>  // b.plast
  401b58:	ldr	x0, [sp, #96]
  401b5c:	add	x0, x0, #0x2
  401b60:	ldrb	w0, [x0]
  401b64:	cmp	w0, #0xd0
  401b68:	b.ne	401b88 <ferror@plt+0xbd8>  // b.any
  401b6c:	ldr	x0, [sp, #96]
  401b70:	add	x0, x0, #0x3
  401b74:	ldrb	w0, [x0]
  401b78:	sub	w0, w0, #0x80
  401b7c:	and	w0, w0, #0xff
  401b80:	cmp	w0, #0x2f
  401b84:	b.ls	401c74 <ferror@plt+0xcc4>  // b.plast
  401b88:	ldr	x0, [sp, #96]
  401b8c:	add	x0, x0, #0x2
  401b90:	ldrb	w0, [x0]
  401b94:	cmp	w0, #0xd3
  401b98:	b.ne	401bc4 <ferror@plt+0xc14>  // b.any
  401b9c:	ldr	x0, [sp, #96]
  401ba0:	add	x0, x0, #0x3
  401ba4:	ldrb	w0, [x0]
  401ba8:	cmp	w0, #0xa2
  401bac:	b.eq	401c74 <ferror@plt+0xcc4>  // b.none
  401bb0:	ldr	x0, [sp, #96]
  401bb4:	add	x0, x0, #0x3
  401bb8:	ldrb	w0, [x0]
  401bbc:	cmp	w0, #0xae
  401bc0:	b.eq	401c74 <ferror@plt+0xcc4>  // b.none
  401bc4:	ldr	x0, [sp, #40]
  401bc8:	add	x0, x0, #0x1
  401bcc:	ldr	x1, [sp, #96]
  401bd0:	cmp	x1, x0
  401bd4:	b.cc	401bf4 <ferror@plt+0xc44>  // b.lo, b.ul, b.last
  401bd8:	ldr	x0, [sp, #96]
  401bdc:	sub	x0, x0, #0x1
  401be0:	ldrb	w0, [x0]
  401be4:	sub	w0, w0, #0x41
  401be8:	and	w0, w0, #0xff
  401bec:	cmp	w0, #0x19
  401bf0:	b.ls	401c74 <ferror@plt+0xcc4>  // b.plast
  401bf4:	ldr	x0, [sp, #40]
  401bf8:	add	x0, x0, #0x2
  401bfc:	ldr	x1, [sp, #96]
  401c00:	cmp	x1, x0
  401c04:	b.cc	401cdc <ferror@plt+0xd2c>  // b.lo, b.ul, b.last
  401c08:	ldr	x0, [sp, #96]
  401c0c:	sub	x0, x0, #0x2
  401c10:	ldrb	w0, [x0]
  401c14:	cmp	w0, #0xd0
  401c18:	b.ne	401c38 <ferror@plt+0xc88>  // b.any
  401c1c:	ldr	x0, [sp, #96]
  401c20:	sub	x0, x0, #0x1
  401c24:	ldrb	w0, [x0]
  401c28:	sub	w0, w0, #0x80
  401c2c:	and	w0, w0, #0xff
  401c30:	cmp	w0, #0x2f
  401c34:	b.ls	401c74 <ferror@plt+0xcc4>  // b.plast
  401c38:	ldr	x0, [sp, #96]
  401c3c:	sub	x0, x0, #0x2
  401c40:	ldrb	w0, [x0]
  401c44:	cmp	w0, #0xd3
  401c48:	b.ne	401cdc <ferror@plt+0xd2c>  // b.any
  401c4c:	ldr	x0, [sp, #96]
  401c50:	sub	x0, x0, #0x1
  401c54:	ldrb	w0, [x0]
  401c58:	cmp	w0, #0xa2
  401c5c:	b.eq	401c74 <ferror@plt+0xcc4>  // b.none
  401c60:	ldr	x0, [sp, #96]
  401c64:	sub	x0, x0, #0x1
  401c68:	ldrb	w0, [x0]
  401c6c:	cmp	w0, #0xae
  401c70:	b.ne	401cdc <ferror@plt+0xd2c>  // b.any
  401c74:	ldr	w0, [sp, #48]
  401c78:	cmp	w0, #0x40f
  401c7c:	b.eq	401cc8 <ferror@plt+0xd18>  // b.none
  401c80:	ldr	w0, [sp, #48]
  401c84:	cmp	w0, #0x40f
  401c88:	b.hi	401cd8 <ferror@plt+0xd28>  // b.pmore
  401c8c:	ldr	w0, [sp, #48]
  401c90:	cmp	w0, #0x409
  401c94:	b.eq	401ca8 <ferror@plt+0xcf8>  // b.none
  401c98:	ldr	w0, [sp, #48]
  401c9c:	cmp	w0, #0x40a
  401ca0:	b.eq	401cb8 <ferror@plt+0xd08>  // b.none
  401ca4:	b	401cd8 <ferror@plt+0xd28>
  401ca8:	adrp	x0, 402000 <ferror@plt+0x1050>
  401cac:	add	x0, x0, #0x7b0
  401cb0:	str	x0, [sp, #80]
  401cb4:	b	401ce0 <ferror@plt+0xd30>
  401cb8:	adrp	x0, 402000 <ferror@plt+0x1050>
  401cbc:	add	x0, x0, #0x7b8
  401cc0:	str	x0, [sp, #80]
  401cc4:	b	401ce0 <ferror@plt+0xd30>
  401cc8:	adrp	x0, 402000 <ferror@plt+0x1050>
  401ccc:	add	x0, x0, #0x7c0
  401cd0:	str	x0, [sp, #80]
  401cd4:	b	401ce0 <ferror@plt+0xd30>
  401cd8:	bl	400e90 <abort@plt>
  401cdc:	nop
  401ce0:	ldr	x1, [sp, #80]
  401ce4:	add	x0, x1, #0x1
  401ce8:	str	x0, [sp, #80]
  401cec:	ldr	x0, [sp, #88]
  401cf0:	add	x2, x0, #0x1
  401cf4:	str	x2, [sp, #88]
  401cf8:	ldrb	w1, [x1]
  401cfc:	strb	w1, [x0]
  401d00:	ldr	x0, [sp, #80]
  401d04:	ldrb	w0, [x0]
  401d08:	cmp	w0, #0x0
  401d0c:	b.eq	401d74 <ferror@plt+0xdc4>  // b.none
  401d10:	ldr	x1, [sp, #80]
  401d14:	add	x0, x1, #0x1
  401d18:	str	x0, [sp, #80]
  401d1c:	ldr	x0, [sp, #88]
  401d20:	add	x2, x0, #0x1
  401d24:	str	x2, [sp, #88]
  401d28:	ldrb	w1, [x1]
  401d2c:	strb	w1, [x0]
  401d30:	ldr	x0, [sp, #80]
  401d34:	ldrb	w0, [x0]
  401d38:	cmp	w0, #0x0
  401d3c:	b.eq	401d74 <ferror@plt+0xdc4>  // b.none
  401d40:	ldr	x1, [sp, #80]
  401d44:	add	x0, x1, #0x1
  401d48:	str	x0, [sp, #80]
  401d4c:	ldr	x0, [sp, #88]
  401d50:	add	x2, x0, #0x1
  401d54:	str	x2, [sp, #88]
  401d58:	ldrb	w1, [x1]
  401d5c:	strb	w1, [x0]
  401d60:	ldr	x0, [sp, #80]
  401d64:	ldrb	w0, [x0]
  401d68:	cmp	w0, #0x0
  401d6c:	b.eq	401d74 <ferror@plt+0xdc4>  // b.none
  401d70:	bl	400e90 <abort@plt>
  401d74:	ldr	x0, [sp, #96]
  401d78:	add	x0, x0, #0x2
  401d7c:	str	x0, [sp, #96]
  401d80:	b	401da4 <ferror@plt+0xdf4>
  401d84:	ldr	x1, [sp, #96]
  401d88:	add	x0, x1, #0x1
  401d8c:	str	x0, [sp, #96]
  401d90:	ldr	x0, [sp, #88]
  401d94:	add	x2, x0, #0x1
  401d98:	str	x2, [sp, #88]
  401d9c:	ldrb	w1, [x1]
  401da0:	strb	w1, [x0]
  401da4:	ldr	x1, [sp, #96]
  401da8:	ldr	x0, [sp, #64]
  401dac:	cmp	x1, x0
  401db0:	b.cc	401a2c <ferror@plt+0xa7c>  // b.lo, b.ul, b.last
  401db4:	ldr	x1, [sp, #88]
  401db8:	ldr	x0, [sp, #104]
  401dbc:	sub	x0, x1, x0
  401dc0:	str	x0, [sp, #56]
  401dc4:	ldr	x1, [sp, #56]
  401dc8:	ldr	x0, [sp, #72]
  401dcc:	cmp	x1, x0
  401dd0:	b.ls	401dd8 <ferror@plt+0xe28>  // b.plast
  401dd4:	bl	400e90 <abort@plt>
  401dd8:	ldr	x1, [sp, #56]
  401ddc:	ldr	x0, [sp, #72]
  401de0:	cmp	x1, x0
  401de4:	b.cs	401df8 <ferror@plt+0xe48>  // b.hs, b.nlast
  401de8:	ldr	x1, [sp, #56]
  401dec:	ldr	x0, [sp, #104]
  401df0:	bl	400e10 <xrealloc@plt>
  401df4:	str	x0, [sp, #104]
  401df8:	ldr	x0, [sp, #24]
  401dfc:	ldr	x1, [sp, #104]
  401e00:	str	x1, [x0]
  401e04:	ldr	x0, [sp, #16]
  401e08:	ldr	x1, [sp, #56]
  401e0c:	str	x1, [x0]
  401e10:	nop
  401e14:	ldp	x29, x30, [sp], #112
  401e18:	ret
  401e1c:	nop
  401e20:	stp	x29, x30, [sp, #-64]!
  401e24:	mov	x29, sp
  401e28:	stp	x19, x20, [sp, #16]
  401e2c:	adrp	x20, 412000 <ferror@plt+0x11050>
  401e30:	add	x20, x20, #0xdb0
  401e34:	stp	x21, x22, [sp, #32]
  401e38:	adrp	x21, 412000 <ferror@plt+0x11050>
  401e3c:	add	x21, x21, #0xda8
  401e40:	sub	x20, x20, x21
  401e44:	mov	w22, w0
  401e48:	stp	x23, x24, [sp, #48]
  401e4c:	mov	x23, x1
  401e50:	mov	x24, x2
  401e54:	bl	400d88 <exit@plt-0x38>
  401e58:	cmp	xzr, x20, asr #3
  401e5c:	b.eq	401e88 <ferror@plt+0xed8>  // b.none
  401e60:	asr	x20, x20, #3
  401e64:	mov	x19, #0x0                   	// #0
  401e68:	ldr	x3, [x21, x19, lsl #3]
  401e6c:	mov	x2, x24
  401e70:	add	x19, x19, #0x1
  401e74:	mov	x1, x23
  401e78:	mov	w0, w22
  401e7c:	blr	x3
  401e80:	cmp	x20, x19
  401e84:	b.ne	401e68 <ferror@plt+0xeb8>  // b.any
  401e88:	ldp	x19, x20, [sp, #16]
  401e8c:	ldp	x21, x22, [sp, #32]
  401e90:	ldp	x23, x24, [sp, #48]
  401e94:	ldp	x29, x30, [sp], #64
  401e98:	ret
  401e9c:	nop
  401ea0:	ret
  401ea4:	nop
  401ea8:	adrp	x2, 413000 <ferror@plt+0x12050>
  401eac:	mov	x1, #0x0                   	// #0
  401eb0:	ldr	x2, [x2, #264]
  401eb4:	b	400e00 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000401eb8 <.fini>:
  401eb8:	stp	x29, x30, [sp, #-16]!
  401ebc:	mov	x29, sp
  401ec0:	ldp	x29, x30, [sp], #16
  401ec4:	ret
