ncverilog(64): 12.20-s012: (c) Copyright 1995-2013 Cadence Design Systems, Inc.
TOOL:	ncverilog	12.20-s012: Started on Dec 17, 2020 at 22:17:46 CST
ncverilog
	PG_tb.sv
	+access+r
Recompiling... reason: file './PG_tb.sv' is newer than expected.
	expected: Thu Dec 17 22:05:37 2020
	actual:   Thu Dec 17 22:17:40 2020
file: PG_tb.sv
	module worklib.PG_tb:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.PG_tb:sv <0x18feaf1b>
			streams:   3, words:  6782
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                   1       1
		Registers:                12      12
		Always blocks:             1       1
		Initial blocks:            2       2
		Compilation units:         1       1
		Simulation timescale:  100ps
	Writing initial simulation snapshot: worklib.PG_tb:sv
