# SystemVerilog_Prisoners
This repository contains a Finite State Machine implmentation of a solution to the 100 Prisoner's Dillema.
<br>
This approach is described by this Video by Veritasium.

[![Veritasium Video](https://img.youtube.com/vi/iSNsgj1OCLA/0.jpg)](https://www.youtube.com/watch?v=iSNsgj1OCLA)
## Learning By Doing
### i.e. Why am I doing this?
I have wanted to deepend my understanding of System Verilog by tackling something that wasn't a RISC-V CPU.
