--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n 3
-fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf K7.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2105 paths analyzed, 203 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.650ns.
--------------------------------------------------------------------------------

Paths for end point M1/cnt_8 (SLICE_X30Y35.SR), 42 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M1/cnt_15 (FF)
  Destination:          M1/cnt_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.594ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.132 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M1/cnt_15 to M1/cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y36.DQ      Tcko                  0.269   M1/cnt<15>
                                                       M1/cnt_15
    SLICE_X31Y38.B1      net (fanout=2)        0.724   M1/cnt<15>
    SLICE_X31Y38.COUT    Topcyb                0.377   M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<3>
                                                       M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_lut<1>
                                                       M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<3>
    SLICE_X31Y39.CIN     net (fanout=1)        0.000   M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<3>
    SLICE_X31Y39.AMUX    Tcina                 0.283   M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<4>
                                                       M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<4>
    SLICE_X30Y35.SR      net (fanout=9)        0.574   M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<4>
    SLICE_X30Y35.CLK     Tsrck                 0.367   M1/cnt<11>
                                                       M1/cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      2.594ns (1.296ns logic, 1.298ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M1/cnt_7 (FF)
  Destination:          M1/cnt_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.555ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.132 - 0.152)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M1/cnt_7 to M1/cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y34.DQ      Tcko                  0.269   M1/cnt<7>
                                                       M1/cnt_7
    SLICE_X31Y38.A1      net (fanout=2)        0.696   M1/cnt<7>
    SLICE_X31Y38.COUT    Topcya                0.366   M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<3>
                                                       M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_lut<0>
                                                       M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<3>
    SLICE_X31Y39.CIN     net (fanout=1)        0.000   M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<3>
    SLICE_X31Y39.AMUX    Tcina                 0.283   M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<4>
                                                       M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<4>
    SLICE_X30Y35.SR      net (fanout=9)        0.574   M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<4>
    SLICE_X30Y35.CLK     Tsrck                 0.367   M1/cnt<11>
                                                       M1/cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      2.555ns (1.285ns logic, 1.270ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M1/cnt_16 (FF)
  Destination:          M1/cnt_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.539ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.132 - 0.154)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M1/cnt_16 to M1/cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y37.AQ      Tcko                  0.269   M1/cnt<19>
                                                       M1/cnt_16
    SLICE_X31Y38.B2      net (fanout=3)        0.669   M1/cnt<16>
    SLICE_X31Y38.COUT    Topcyb                0.377   M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<3>
                                                       M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_lut<1>
                                                       M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<3>
    SLICE_X31Y39.CIN     net (fanout=1)        0.000   M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<3>
    SLICE_X31Y39.AMUX    Tcina                 0.283   M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<4>
                                                       M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<4>
    SLICE_X30Y35.SR      net (fanout=9)        0.574   M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<4>
    SLICE_X30Y35.CLK     Tsrck                 0.367   M1/cnt<11>
                                                       M1/cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      2.539ns (1.296ns logic, 1.243ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Paths for end point M1/cnt_9 (SLICE_X30Y35.SR), 42 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M1/cnt_15 (FF)
  Destination:          M1/cnt_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.594ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.132 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M1/cnt_15 to M1/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y36.DQ      Tcko                  0.269   M1/cnt<15>
                                                       M1/cnt_15
    SLICE_X31Y38.B1      net (fanout=2)        0.724   M1/cnt<15>
    SLICE_X31Y38.COUT    Topcyb                0.377   M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<3>
                                                       M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_lut<1>
                                                       M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<3>
    SLICE_X31Y39.CIN     net (fanout=1)        0.000   M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<3>
    SLICE_X31Y39.AMUX    Tcina                 0.283   M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<4>
                                                       M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<4>
    SLICE_X30Y35.SR      net (fanout=9)        0.574   M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<4>
    SLICE_X30Y35.CLK     Tsrck                 0.367   M1/cnt<11>
                                                       M1/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      2.594ns (1.296ns logic, 1.298ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M1/cnt_7 (FF)
  Destination:          M1/cnt_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.555ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.132 - 0.152)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M1/cnt_7 to M1/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y34.DQ      Tcko                  0.269   M1/cnt<7>
                                                       M1/cnt_7
    SLICE_X31Y38.A1      net (fanout=2)        0.696   M1/cnt<7>
    SLICE_X31Y38.COUT    Topcya                0.366   M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<3>
                                                       M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_lut<0>
                                                       M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<3>
    SLICE_X31Y39.CIN     net (fanout=1)        0.000   M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<3>
    SLICE_X31Y39.AMUX    Tcina                 0.283   M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<4>
                                                       M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<4>
    SLICE_X30Y35.SR      net (fanout=9)        0.574   M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<4>
    SLICE_X30Y35.CLK     Tsrck                 0.367   M1/cnt<11>
                                                       M1/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      2.555ns (1.285ns logic, 1.270ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M1/cnt_16 (FF)
  Destination:          M1/cnt_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.539ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.132 - 0.154)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M1/cnt_16 to M1/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y37.AQ      Tcko                  0.269   M1/cnt<19>
                                                       M1/cnt_16
    SLICE_X31Y38.B2      net (fanout=3)        0.669   M1/cnt<16>
    SLICE_X31Y38.COUT    Topcyb                0.377   M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<3>
                                                       M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_lut<1>
                                                       M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<3>
    SLICE_X31Y39.CIN     net (fanout=1)        0.000   M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<3>
    SLICE_X31Y39.AMUX    Tcina                 0.283   M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<4>
                                                       M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<4>
    SLICE_X30Y35.SR      net (fanout=9)        0.574   M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<4>
    SLICE_X30Y35.CLK     Tsrck                 0.367   M1/cnt<11>
                                                       M1/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      2.539ns (1.296ns logic, 1.243ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Paths for end point M1/cnt_10 (SLICE_X30Y35.SR), 42 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M1/cnt_15 (FF)
  Destination:          M1/cnt_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.594ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.132 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M1/cnt_15 to M1/cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y36.DQ      Tcko                  0.269   M1/cnt<15>
                                                       M1/cnt_15
    SLICE_X31Y38.B1      net (fanout=2)        0.724   M1/cnt<15>
    SLICE_X31Y38.COUT    Topcyb                0.377   M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<3>
                                                       M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_lut<1>
                                                       M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<3>
    SLICE_X31Y39.CIN     net (fanout=1)        0.000   M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<3>
    SLICE_X31Y39.AMUX    Tcina                 0.283   M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<4>
                                                       M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<4>
    SLICE_X30Y35.SR      net (fanout=9)        0.574   M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<4>
    SLICE_X30Y35.CLK     Tsrck                 0.367   M1/cnt<11>
                                                       M1/cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      2.594ns (1.296ns logic, 1.298ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M1/cnt_7 (FF)
  Destination:          M1/cnt_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.555ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.132 - 0.152)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M1/cnt_7 to M1/cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y34.DQ      Tcko                  0.269   M1/cnt<7>
                                                       M1/cnt_7
    SLICE_X31Y38.A1      net (fanout=2)        0.696   M1/cnt<7>
    SLICE_X31Y38.COUT    Topcya                0.366   M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<3>
                                                       M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_lut<0>
                                                       M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<3>
    SLICE_X31Y39.CIN     net (fanout=1)        0.000   M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<3>
    SLICE_X31Y39.AMUX    Tcina                 0.283   M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<4>
                                                       M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<4>
    SLICE_X30Y35.SR      net (fanout=9)        0.574   M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<4>
    SLICE_X30Y35.CLK     Tsrck                 0.367   M1/cnt<11>
                                                       M1/cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      2.555ns (1.285ns logic, 1.270ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M1/cnt_16 (FF)
  Destination:          M1/cnt_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.539ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.132 - 0.154)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M1/cnt_16 to M1/cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y37.AQ      Tcko                  0.269   M1/cnt<19>
                                                       M1/cnt_16
    SLICE_X31Y38.B2      net (fanout=3)        0.669   M1/cnt<16>
    SLICE_X31Y38.COUT    Topcyb                0.377   M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<3>
                                                       M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_lut<1>
                                                       M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<3>
    SLICE_X31Y39.CIN     net (fanout=1)        0.000   M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<3>
    SLICE_X31Y39.AMUX    Tcina                 0.283   M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<4>
                                                       M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<4>
    SLICE_X30Y35.SR      net (fanout=9)        0.574   M1/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<4>
    SLICE_X30Y35.CLK     Tsrck                 0.367   M1/cnt<11>
                                                       M1/cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      2.539ns (1.296ns logic, 1.243ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point M1/clk_1s (SLICE_X31Y36.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.221ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M1/clk_1s (FF)
  Destination:          M1/clk_1s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.221ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M1/clk_1s to M1/clk_1s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y36.AQ      Tcko                  0.100   M1/clk_1s
                                                       M1/clk_1s
    SLICE_X31Y36.A3      net (fanout=5)        0.153   M1/clk_1s
    SLICE_X31Y36.CLK     Tah         (-Th)     0.032   M1/clk_1s
                                                       M1/clk_1s_rstpot
                                                       M1/clk_1s
    -------------------------------------------------  ---------------------------
    Total                                      0.221ns (0.068ns logic, 0.153ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point M4/XLXI_3/clkdiv_3 (SLICE_X11Y18.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.236ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M4/XLXI_3/clkdiv_3 (FF)
  Destination:          M4/XLXI_3/clkdiv_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.236ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M4/XLXI_3/clkdiv_3 to M4/XLXI_3/clkdiv_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y18.DQ      Tcko                  0.100   M4/XLXI_3/clkdiv<3>
                                                       M4/XLXI_3/clkdiv_3
    SLICE_X11Y18.D3      net (fanout=1)        0.130   M4/XLXI_3/clkdiv<3>
    SLICE_X11Y18.CLK     Tah         (-Th)    -0.006   M4/XLXI_3/clkdiv<3>
                                                       M4/XLXI_3/clkdiv<3>_rt
                                                       M4/XLXI_3/Mcount_clkdiv_cy<3>
                                                       M4/XLXI_3/clkdiv_3
    -------------------------------------------------  ---------------------------
    Total                                      0.236ns (0.106ns logic, 0.130ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point M4/XLXI_3/clkdiv_7 (SLICE_X11Y19.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.236ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M4/XLXI_3/clkdiv_7 (FF)
  Destination:          M4/XLXI_3/clkdiv_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.236ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M4/XLXI_3/clkdiv_7 to M4/XLXI_3/clkdiv_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y19.DQ      Tcko                  0.100   M4/XLXI_3/clkdiv<7>
                                                       M4/XLXI_3/clkdiv_7
    SLICE_X11Y19.D3      net (fanout=1)        0.130   M4/XLXI_3/clkdiv<7>
    SLICE_X11Y19.CLK     Tah         (-Th)    -0.006   M4/XLXI_3/clkdiv<7>
                                                       M4/XLXI_3/clkdiv<7>_rt
                                                       M4/XLXI_3/Mcount_clkdiv_cy<7>
                                                       M4/XLXI_3/clkdiv_7
    -------------------------------------------------  ---------------------------
    Total                                      0.236ns (0.106ns logic, 0.130ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.400ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.600ns (625.000MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.350ns (Tcl)
  Physical resource: M1/cnt<23>/CLK
  Logical resource: M1/cnt_20/CK
  Location pin: SLICE_X30Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.350ns (Tch)
  Physical resource: M1/cnt<23>/CLK
  Logical resource: M1/cnt_20/CK
  Location pin: SLICE_X30Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.650|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2105 paths, 0 nets, and 114 connections

Design statistics:
   Minimum period:   2.650ns{1}   (Maximum frequency: 377.358MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 13 15:51:47 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 867 MB



