// Seed: 592121775
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    output wire id_2
);
  logic id_4;
  assign id_2 = -1 + -1;
  wire id_5;
  assign id_4 = id_5;
  assign {{id_1{-1}}, -1, -1'h0, 1, id_5 - id_5, -1'h0} = id_0;
  initial id_4 = id_0;
  class id_6;
    task id_7;
    endtask
  endclass
  always if (1'b0) @("");
  wire id_8;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd46,
    parameter id_5 = 32'd49
) (
    input tri0 _id_0,
    input wire id_1,
    input supply0 id_2,
    output wand id_3[id_5 : id_0],
    output tri1 id_4,
    output tri1 _id_5,
    output wire id_6,
    input wire id_7,
    output wor id_8
);
  assign id_6 = -1 - id_0;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_8
  );
endmodule
