// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/* Copyright (c) 2018-2019 SiFive, Inc */

#include "fu540-c000.dtsi"

/* Clock frequency (in Hz) of the PCB crystal for rtcclk */
#define RTCCLK_FREQ		1000000

/ {
	#address-cells = <2>;
	#size-cells = <2>;
	model = "SiFive HiFive Unleashed A00";
	compatible = "sifive,hifive-unleashed-a00", "sifive,fu540-c000";

	chosen {
		stdout-path = "serial0";
	};

	cpus {
		timebase-frequency = <RTCCLK_FREQ>;
	};

	memory@80000000 {
		device_type = "memory";
		reg = <0x0 0x80000000 0x2 0x00000000>;
	};

	soc {
	};

	hfclk: hfclk {
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <33333333>;
		clock-output-names = "hfclk";
	};

	rtcclk: rtcclk {
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <RTCCLK_FREQ>;
		clock-output-names = "rtcclk";
	};

	xclk: xclk {
		compatible = "fixed-clock";
		#clock-cells = <1>;
		clock-frequency = <75000000>;
		clock-output-name = "xlck";
	};

	L40: chiplink@40000000 {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "sifive,chiplink", "simple-bus";
		ranges = <0x0 0x60000000 0x0 0x60000000 0x0 0x20000000 0x30 0x0 0x30 0x0 0x10 0x0 0x0 0x40000000 0x0 0x40000000 0x0 0x20000000 0x20 0x0 0x20 0x0 0x10 0x0>;
	};

	L56: i2c@2000100000 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "microsemi,ms-pf-mss-i2c";
		reg = <0x20 0x00100000 0x0 0x1000>;
		interrupt-parent = <&plic0>;
		interrupts = <35>;
		clocks = <&prci PRCI_CLK_TLCLK>;
		clock-frequency = <400000>;
	};

	L57: gpio@2000103000 {
		compatible = "microsemi,ms-pf-mss-gpio";
		interrupt-parent = <&plic0>;
		interrupts = <7 7 7 7 7 7 7>;
		gpio-controller;
		reg = <0x20 0x00103000 0x0 0x1000>;
		reg-names = "control";
		#gpio-cells = <2>;
		#status = "okay";
	};

	L55: can@2000105000 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "microsemi,ms-pf-mss-can-uio";
		reg = <0x20 0x00105000 0x0 0x1000>;
		interrupt-parent = <&plic0>;
		interrupts = <32>;
		clocks = <&prci PRCI_CLK_TLCLK>;
	};

	L54: spi@2000107000 {
		compatible = "microsemi,ms-pf-mss-spi";
		interrupt-parent = <&plic0>;
		interrupts = <34>;
		reg = <0x20 0x00107000 0 0x1000>;
		clocks = <&prci PRCI_CLK_TLCLK>;
		spi-max-frequency = <25000000>;
		#address-cells = <1>;
		#size-cells = <0>;
		num-cs = <8>;
		status = "okay";
	};

	L58: qspi@2000400000 {
		compatible = "microsemi,ms-pf-mss-qspi";
		interrupt-parent = <&plic0>;
		interrupts = <32>;
		reg = <0x20 0x00400000 0 0x1000>;
		clocks = <&prci PRCI_CLK_TLCLK>;
		spi-max-frequency = <25000000>;
		#address-cells = <1>;
		#size-cells = <0>;
		num-cs = <8>;
		status = "okay";
	};
	
	usb@2000200000 {
		compatible = "microsemi,ms-pf-usb-host";
		reg = <0x00000020 0x00200000 0x00000000 0x00001000>;
		reg-names = "mc","control";
		interrupt-parent = <0xb>;
		interrupts = <0x20 0x20>;
		interrupt-names = "mc","dma";
		dr_mode = "host";
		multipoint = <1>;
		num-eps = <8>;
		ram-bits = <12>;
		power = <500>;
		status = "ok";
	};

	L60: uio_axi_lsram@2030000000 {
		compatible = "generic-uio";
		reg = <0x20 0x30000000 0 0x80000000 >;
        status = "okay";
    };
	L61: uio_cq@2600000000 {
		compatible = "generic-uio";
		reg =    <0x00000026 0x00000000 0x00000000 0x40000000>;
		status = "okay";
	}; 
};

&uart0 {
	status = "okay";
};

&uart1 {
	status = "okay";
};

&i2c0 {
	status = "okay";
};

&qspi0 {
	status = "okay";
	flash@0 {
		compatible = "issi,is25wp256", "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <50000000>;
		m25p,fast-read;
		spi-tx-bus-width = <4>;
		spi-rx-bus-width = <4>;
	};
};

&qspi2 {
	status = "okay";
	mmc@0 {
		compatible = "mmc-spi-slot";
		reg = <0>;
		spi-max-frequency = <20000000>;
		voltage-ranges = <3300 3300>;
		disable-wp;
	};
};

&eth0 {
	status = "okay";
	phy-mode = "gmii";
	phy-handle = <&phy0>;
	phy0: ethernet-phy@0 {
		reg = <0>;
	};
};

&pwm0 {
	status = "okay";
};

&pwm1 {
	status = "okay";
};
