
RF-CMT2119B-Transmitter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003328  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  080033e8  080033e8  000133e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080034c4  080034c4  0002018c  2**0
                  CONTENTS
  4 .ARM          00000008  080034c4  080034c4  000134c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080034cc  080034cc  0002018c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080034cc  080034cc  000134cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080034d0  080034d0  000134d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000018c  20000000  080034d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b0  2000018c  08003660  0002018c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000023c  08003660  0002023c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002018c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009d5d  00000000  00000000  000201b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000192c  00000000  00000000  00029f11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007b0  00000000  00000000  0002b840  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000718  00000000  00000000  0002bff0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010475  00000000  00000000  0002c708  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000984f  00000000  00000000  0003cb7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00060ce7  00000000  00000000  000463cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000a70b3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001a9c  00000000  00000000  000a7108  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000018c 	.word	0x2000018c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080033d0 	.word	0x080033d0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000190 	.word	0x20000190
 8000104:	080033d0 	.word	0x080033d0

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	1c08      	adds	r0, r1, #0
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f82e 	bl	80002b0 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	0415      	lsls	r5, r2, #16
 8000264:	0c2d      	lsrs	r5, r5, #16
 8000266:	000f      	movs	r7, r1
 8000268:	0001      	movs	r1, r0
 800026a:	002e      	movs	r6, r5
 800026c:	46c6      	mov	lr, r8
 800026e:	4684      	mov	ip, r0
 8000270:	0400      	lsls	r0, r0, #16
 8000272:	0c14      	lsrs	r4, r2, #16
 8000274:	0c00      	lsrs	r0, r0, #16
 8000276:	0c09      	lsrs	r1, r1, #16
 8000278:	4346      	muls	r6, r0
 800027a:	434d      	muls	r5, r1
 800027c:	4360      	muls	r0, r4
 800027e:	4361      	muls	r1, r4
 8000280:	1940      	adds	r0, r0, r5
 8000282:	0c34      	lsrs	r4, r6, #16
 8000284:	1824      	adds	r4, r4, r0
 8000286:	b500      	push	{lr}
 8000288:	42a5      	cmp	r5, r4
 800028a:	d903      	bls.n	8000294 <__aeabi_lmul+0x34>
 800028c:	2080      	movs	r0, #128	; 0x80
 800028e:	0240      	lsls	r0, r0, #9
 8000290:	4680      	mov	r8, r0
 8000292:	4441      	add	r1, r8
 8000294:	0c25      	lsrs	r5, r4, #16
 8000296:	186d      	adds	r5, r5, r1
 8000298:	4661      	mov	r1, ip
 800029a:	4359      	muls	r1, r3
 800029c:	437a      	muls	r2, r7
 800029e:	0430      	lsls	r0, r6, #16
 80002a0:	1949      	adds	r1, r1, r5
 80002a2:	0424      	lsls	r4, r4, #16
 80002a4:	0c00      	lsrs	r0, r0, #16
 80002a6:	1820      	adds	r0, r4, r0
 80002a8:	1889      	adds	r1, r1, r2
 80002aa:	bc80      	pop	{r7}
 80002ac:	46b8      	mov	r8, r7
 80002ae:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002b0 <__udivmoddi4>:
 80002b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002b2:	4657      	mov	r7, sl
 80002b4:	464e      	mov	r6, r9
 80002b6:	4645      	mov	r5, r8
 80002b8:	46de      	mov	lr, fp
 80002ba:	b5e0      	push	{r5, r6, r7, lr}
 80002bc:	0004      	movs	r4, r0
 80002be:	000d      	movs	r5, r1
 80002c0:	4692      	mov	sl, r2
 80002c2:	4699      	mov	r9, r3
 80002c4:	b083      	sub	sp, #12
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d830      	bhi.n	800032c <__udivmoddi4+0x7c>
 80002ca:	d02d      	beq.n	8000328 <__udivmoddi4+0x78>
 80002cc:	4649      	mov	r1, r9
 80002ce:	4650      	mov	r0, sl
 80002d0:	f000 f8ba 	bl	8000448 <__clzdi2>
 80002d4:	0029      	movs	r1, r5
 80002d6:	0006      	movs	r6, r0
 80002d8:	0020      	movs	r0, r4
 80002da:	f000 f8b5 	bl	8000448 <__clzdi2>
 80002de:	1a33      	subs	r3, r6, r0
 80002e0:	4698      	mov	r8, r3
 80002e2:	3b20      	subs	r3, #32
 80002e4:	469b      	mov	fp, r3
 80002e6:	d433      	bmi.n	8000350 <__udivmoddi4+0xa0>
 80002e8:	465a      	mov	r2, fp
 80002ea:	4653      	mov	r3, sl
 80002ec:	4093      	lsls	r3, r2
 80002ee:	4642      	mov	r2, r8
 80002f0:	001f      	movs	r7, r3
 80002f2:	4653      	mov	r3, sl
 80002f4:	4093      	lsls	r3, r2
 80002f6:	001e      	movs	r6, r3
 80002f8:	42af      	cmp	r7, r5
 80002fa:	d83a      	bhi.n	8000372 <__udivmoddi4+0xc2>
 80002fc:	42af      	cmp	r7, r5
 80002fe:	d100      	bne.n	8000302 <__udivmoddi4+0x52>
 8000300:	e078      	b.n	80003f4 <__udivmoddi4+0x144>
 8000302:	465b      	mov	r3, fp
 8000304:	1ba4      	subs	r4, r4, r6
 8000306:	41bd      	sbcs	r5, r7
 8000308:	2b00      	cmp	r3, #0
 800030a:	da00      	bge.n	800030e <__udivmoddi4+0x5e>
 800030c:	e075      	b.n	80003fa <__udivmoddi4+0x14a>
 800030e:	2200      	movs	r2, #0
 8000310:	2300      	movs	r3, #0
 8000312:	9200      	str	r2, [sp, #0]
 8000314:	9301      	str	r3, [sp, #4]
 8000316:	2301      	movs	r3, #1
 8000318:	465a      	mov	r2, fp
 800031a:	4093      	lsls	r3, r2
 800031c:	9301      	str	r3, [sp, #4]
 800031e:	2301      	movs	r3, #1
 8000320:	4642      	mov	r2, r8
 8000322:	4093      	lsls	r3, r2
 8000324:	9300      	str	r3, [sp, #0]
 8000326:	e028      	b.n	800037a <__udivmoddi4+0xca>
 8000328:	4282      	cmp	r2, r0
 800032a:	d9cf      	bls.n	80002cc <__udivmoddi4+0x1c>
 800032c:	2200      	movs	r2, #0
 800032e:	2300      	movs	r3, #0
 8000330:	9200      	str	r2, [sp, #0]
 8000332:	9301      	str	r3, [sp, #4]
 8000334:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000336:	2b00      	cmp	r3, #0
 8000338:	d001      	beq.n	800033e <__udivmoddi4+0x8e>
 800033a:	601c      	str	r4, [r3, #0]
 800033c:	605d      	str	r5, [r3, #4]
 800033e:	9800      	ldr	r0, [sp, #0]
 8000340:	9901      	ldr	r1, [sp, #4]
 8000342:	b003      	add	sp, #12
 8000344:	bcf0      	pop	{r4, r5, r6, r7}
 8000346:	46bb      	mov	fp, r7
 8000348:	46b2      	mov	sl, r6
 800034a:	46a9      	mov	r9, r5
 800034c:	46a0      	mov	r8, r4
 800034e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000350:	4642      	mov	r2, r8
 8000352:	2320      	movs	r3, #32
 8000354:	1a9b      	subs	r3, r3, r2
 8000356:	4652      	mov	r2, sl
 8000358:	40da      	lsrs	r2, r3
 800035a:	4641      	mov	r1, r8
 800035c:	0013      	movs	r3, r2
 800035e:	464a      	mov	r2, r9
 8000360:	408a      	lsls	r2, r1
 8000362:	0017      	movs	r7, r2
 8000364:	4642      	mov	r2, r8
 8000366:	431f      	orrs	r7, r3
 8000368:	4653      	mov	r3, sl
 800036a:	4093      	lsls	r3, r2
 800036c:	001e      	movs	r6, r3
 800036e:	42af      	cmp	r7, r5
 8000370:	d9c4      	bls.n	80002fc <__udivmoddi4+0x4c>
 8000372:	2200      	movs	r2, #0
 8000374:	2300      	movs	r3, #0
 8000376:	9200      	str	r2, [sp, #0]
 8000378:	9301      	str	r3, [sp, #4]
 800037a:	4643      	mov	r3, r8
 800037c:	2b00      	cmp	r3, #0
 800037e:	d0d9      	beq.n	8000334 <__udivmoddi4+0x84>
 8000380:	07fb      	lsls	r3, r7, #31
 8000382:	0872      	lsrs	r2, r6, #1
 8000384:	431a      	orrs	r2, r3
 8000386:	4646      	mov	r6, r8
 8000388:	087b      	lsrs	r3, r7, #1
 800038a:	e00e      	b.n	80003aa <__udivmoddi4+0xfa>
 800038c:	42ab      	cmp	r3, r5
 800038e:	d101      	bne.n	8000394 <__udivmoddi4+0xe4>
 8000390:	42a2      	cmp	r2, r4
 8000392:	d80c      	bhi.n	80003ae <__udivmoddi4+0xfe>
 8000394:	1aa4      	subs	r4, r4, r2
 8000396:	419d      	sbcs	r5, r3
 8000398:	2001      	movs	r0, #1
 800039a:	1924      	adds	r4, r4, r4
 800039c:	416d      	adcs	r5, r5
 800039e:	2100      	movs	r1, #0
 80003a0:	3e01      	subs	r6, #1
 80003a2:	1824      	adds	r4, r4, r0
 80003a4:	414d      	adcs	r5, r1
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d006      	beq.n	80003b8 <__udivmoddi4+0x108>
 80003aa:	42ab      	cmp	r3, r5
 80003ac:	d9ee      	bls.n	800038c <__udivmoddi4+0xdc>
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1924      	adds	r4, r4, r4
 80003b2:	416d      	adcs	r5, r5
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d1f8      	bne.n	80003aa <__udivmoddi4+0xfa>
 80003b8:	9800      	ldr	r0, [sp, #0]
 80003ba:	9901      	ldr	r1, [sp, #4]
 80003bc:	465b      	mov	r3, fp
 80003be:	1900      	adds	r0, r0, r4
 80003c0:	4169      	adcs	r1, r5
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	db24      	blt.n	8000410 <__udivmoddi4+0x160>
 80003c6:	002b      	movs	r3, r5
 80003c8:	465a      	mov	r2, fp
 80003ca:	4644      	mov	r4, r8
 80003cc:	40d3      	lsrs	r3, r2
 80003ce:	002a      	movs	r2, r5
 80003d0:	40e2      	lsrs	r2, r4
 80003d2:	001c      	movs	r4, r3
 80003d4:	465b      	mov	r3, fp
 80003d6:	0015      	movs	r5, r2
 80003d8:	2b00      	cmp	r3, #0
 80003da:	db2a      	blt.n	8000432 <__udivmoddi4+0x182>
 80003dc:	0026      	movs	r6, r4
 80003de:	409e      	lsls	r6, r3
 80003e0:	0033      	movs	r3, r6
 80003e2:	0026      	movs	r6, r4
 80003e4:	4647      	mov	r7, r8
 80003e6:	40be      	lsls	r6, r7
 80003e8:	0032      	movs	r2, r6
 80003ea:	1a80      	subs	r0, r0, r2
 80003ec:	4199      	sbcs	r1, r3
 80003ee:	9000      	str	r0, [sp, #0]
 80003f0:	9101      	str	r1, [sp, #4]
 80003f2:	e79f      	b.n	8000334 <__udivmoddi4+0x84>
 80003f4:	42a3      	cmp	r3, r4
 80003f6:	d8bc      	bhi.n	8000372 <__udivmoddi4+0xc2>
 80003f8:	e783      	b.n	8000302 <__udivmoddi4+0x52>
 80003fa:	4642      	mov	r2, r8
 80003fc:	2320      	movs	r3, #32
 80003fe:	2100      	movs	r1, #0
 8000400:	1a9b      	subs	r3, r3, r2
 8000402:	2200      	movs	r2, #0
 8000404:	9100      	str	r1, [sp, #0]
 8000406:	9201      	str	r2, [sp, #4]
 8000408:	2201      	movs	r2, #1
 800040a:	40da      	lsrs	r2, r3
 800040c:	9201      	str	r2, [sp, #4]
 800040e:	e786      	b.n	800031e <__udivmoddi4+0x6e>
 8000410:	4642      	mov	r2, r8
 8000412:	2320      	movs	r3, #32
 8000414:	1a9b      	subs	r3, r3, r2
 8000416:	002a      	movs	r2, r5
 8000418:	4646      	mov	r6, r8
 800041a:	409a      	lsls	r2, r3
 800041c:	0023      	movs	r3, r4
 800041e:	40f3      	lsrs	r3, r6
 8000420:	4644      	mov	r4, r8
 8000422:	4313      	orrs	r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	40e2      	lsrs	r2, r4
 8000428:	001c      	movs	r4, r3
 800042a:	465b      	mov	r3, fp
 800042c:	0015      	movs	r5, r2
 800042e:	2b00      	cmp	r3, #0
 8000430:	dad4      	bge.n	80003dc <__udivmoddi4+0x12c>
 8000432:	4642      	mov	r2, r8
 8000434:	002f      	movs	r7, r5
 8000436:	2320      	movs	r3, #32
 8000438:	0026      	movs	r6, r4
 800043a:	4097      	lsls	r7, r2
 800043c:	1a9b      	subs	r3, r3, r2
 800043e:	40de      	lsrs	r6, r3
 8000440:	003b      	movs	r3, r7
 8000442:	4333      	orrs	r3, r6
 8000444:	e7cd      	b.n	80003e2 <__udivmoddi4+0x132>
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__clzdi2>:
 8000448:	b510      	push	{r4, lr}
 800044a:	2900      	cmp	r1, #0
 800044c:	d103      	bne.n	8000456 <__clzdi2+0xe>
 800044e:	f000 f807 	bl	8000460 <__clzsi2>
 8000452:	3020      	adds	r0, #32
 8000454:	e002      	b.n	800045c <__clzdi2+0x14>
 8000456:	1c08      	adds	r0, r1, #0
 8000458:	f000 f802 	bl	8000460 <__clzsi2>
 800045c:	bd10      	pop	{r4, pc}
 800045e:	46c0      	nop			; (mov r8, r8)

08000460 <__clzsi2>:
 8000460:	211c      	movs	r1, #28
 8000462:	2301      	movs	r3, #1
 8000464:	041b      	lsls	r3, r3, #16
 8000466:	4298      	cmp	r0, r3
 8000468:	d301      	bcc.n	800046e <__clzsi2+0xe>
 800046a:	0c00      	lsrs	r0, r0, #16
 800046c:	3910      	subs	r1, #16
 800046e:	0a1b      	lsrs	r3, r3, #8
 8000470:	4298      	cmp	r0, r3
 8000472:	d301      	bcc.n	8000478 <__clzsi2+0x18>
 8000474:	0a00      	lsrs	r0, r0, #8
 8000476:	3908      	subs	r1, #8
 8000478:	091b      	lsrs	r3, r3, #4
 800047a:	4298      	cmp	r0, r3
 800047c:	d301      	bcc.n	8000482 <__clzsi2+0x22>
 800047e:	0900      	lsrs	r0, r0, #4
 8000480:	3904      	subs	r1, #4
 8000482:	a202      	add	r2, pc, #8	; (adr r2, 800048c <__clzsi2+0x2c>)
 8000484:	5c10      	ldrb	r0, [r2, r0]
 8000486:	1840      	adds	r0, r0, r1
 8000488:	4770      	bx	lr
 800048a:	46c0      	nop			; (mov r8, r8)
 800048c:	02020304 	.word	0x02020304
 8000490:	01010101 	.word	0x01010101
	...

0800049c <InputSDIO>:
**Name: 	vSpi3Init
**Func: 	Init Spi-3 Config
**Note:
**********************************************************/
void InputSDIO(void)
{
 800049c:	b590      	push	{r4, r7, lr}
 800049e:	b089      	sub	sp, #36	; 0x24
 80004a0:	af00      	add	r7, sp, #0


	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004a2:	240c      	movs	r4, #12
 80004a4:	193b      	adds	r3, r7, r4
 80004a6:	0018      	movs	r0, r3
 80004a8:	2314      	movs	r3, #20
 80004aa:	001a      	movs	r2, r3
 80004ac:	2100      	movs	r1, #0
 80004ae:	f002 ff87 	bl	80033c0 <memset>

	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 80004b2:	4b16      	ldr	r3, [pc, #88]	; (800050c <InputSDIO+0x70>)
 80004b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80004b6:	4b15      	ldr	r3, [pc, #84]	; (800050c <InputSDIO+0x70>)
 80004b8:	2180      	movs	r1, #128	; 0x80
 80004ba:	430a      	orrs	r2, r1
 80004bc:	62da      	str	r2, [r3, #44]	; 0x2c
 80004be:	4b13      	ldr	r3, [pc, #76]	; (800050c <InputSDIO+0x70>)
 80004c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80004c2:	2280      	movs	r2, #128	; 0x80
 80004c4:	4013      	ands	r3, r2
 80004c6:	60bb      	str	r3, [r7, #8]
 80004c8:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004ca:	4b10      	ldr	r3, [pc, #64]	; (800050c <InputSDIO+0x70>)
 80004cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80004ce:	4b0f      	ldr	r3, [pc, #60]	; (800050c <InputSDIO+0x70>)
 80004d0:	2101      	movs	r1, #1
 80004d2:	430a      	orrs	r2, r1
 80004d4:	62da      	str	r2, [r3, #44]	; 0x2c
 80004d6:	4b0d      	ldr	r3, [pc, #52]	; (800050c <InputSDIO+0x70>)
 80004d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80004da:	2201      	movs	r2, #1
 80004dc:	4013      	ands	r3, r2
 80004de:	607b      	str	r3, [r7, #4]
 80004e0:	687b      	ldr	r3, [r7, #4]

	  /*Configure GPIO pin : GPO3_Pin */
	  GPIO_InitStruct.Pin = SDIO_Pin;
 80004e2:	193b      	adds	r3, r7, r4
 80004e4:	2280      	movs	r2, #128	; 0x80
 80004e6:	00d2      	lsls	r2, r2, #3
 80004e8:	601a      	str	r2, [r3, #0]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004ea:	193b      	adds	r3, r7, r4
 80004ec:	2200      	movs	r2, #0
 80004ee:	605a      	str	r2, [r3, #4]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004f0:	193b      	adds	r3, r7, r4
 80004f2:	2200      	movs	r2, #0
 80004f4:	609a      	str	r2, [r3, #8]
	  HAL_GPIO_Init(SDIO_GPIO_Port, &GPIO_InitStruct);
 80004f6:	193a      	adds	r2, r7, r4
 80004f8:	23a0      	movs	r3, #160	; 0xa0
 80004fa:	05db      	lsls	r3, r3, #23
 80004fc:	0011      	movs	r1, r2
 80004fe:	0018      	movs	r0, r3
 8000500:	f001 f9ae 	bl	8001860 <HAL_GPIO_Init>
}
 8000504:	46c0      	nop			; (mov r8, r8)
 8000506:	46bd      	mov	sp, r7
 8000508:	b009      	add	sp, #36	; 0x24
 800050a:	bd90      	pop	{r4, r7, pc}
 800050c:	40021000 	.word	0x40021000

08000510 <OutputSDIO>:
void OutputSDIO(){
 8000510:	b590      	push	{r4, r7, lr}
 8000512:	b089      	sub	sp, #36	; 0x24
 8000514:	af00      	add	r7, sp, #0
	 GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000516:	240c      	movs	r4, #12
 8000518:	193b      	adds	r3, r7, r4
 800051a:	0018      	movs	r0, r3
 800051c:	2314      	movs	r3, #20
 800051e:	001a      	movs	r2, r3
 8000520:	2100      	movs	r1, #0
 8000522:	f002 ff4d 	bl	80033c0 <memset>

	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000526:	4b1c      	ldr	r3, [pc, #112]	; (8000598 <OutputSDIO+0x88>)
 8000528:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800052a:	4b1b      	ldr	r3, [pc, #108]	; (8000598 <OutputSDIO+0x88>)
 800052c:	2180      	movs	r1, #128	; 0x80
 800052e:	430a      	orrs	r2, r1
 8000530:	62da      	str	r2, [r3, #44]	; 0x2c
 8000532:	4b19      	ldr	r3, [pc, #100]	; (8000598 <OutputSDIO+0x88>)
 8000534:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000536:	2280      	movs	r2, #128	; 0x80
 8000538:	4013      	ands	r3, r2
 800053a:	60bb      	str	r3, [r7, #8]
 800053c:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 800053e:	4b16      	ldr	r3, [pc, #88]	; (8000598 <OutputSDIO+0x88>)
 8000540:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000542:	4b15      	ldr	r3, [pc, #84]	; (8000598 <OutputSDIO+0x88>)
 8000544:	2101      	movs	r1, #1
 8000546:	430a      	orrs	r2, r1
 8000548:	62da      	str	r2, [r3, #44]	; 0x2c
 800054a:	4b13      	ldr	r3, [pc, #76]	; (8000598 <OutputSDIO+0x88>)
 800054c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800054e:	2201      	movs	r2, #1
 8000550:	4013      	ands	r3, r2
 8000552:	607b      	str	r3, [r7, #4]
 8000554:	687b      	ldr	r3, [r7, #4]

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(SDIO_GPIO_Port, SDIO_Pin, GPIO_PIN_RESET);
 8000556:	2380      	movs	r3, #128	; 0x80
 8000558:	00d9      	lsls	r1, r3, #3
 800055a:	23a0      	movs	r3, #160	; 0xa0
 800055c:	05db      	lsls	r3, r3, #23
 800055e:	2200      	movs	r2, #0
 8000560:	0018      	movs	r0, r3
 8000562:	f001 fb08 	bl	8001b76 <HAL_GPIO_WritePin>

	  /*Configure GPIO pins : CSB_Pin FCSB_Pin SCLK_Pin SDIO_Pin */
	  GPIO_InitStruct.Pin = SDIO_Pin;
 8000566:	193b      	adds	r3, r7, r4
 8000568:	2280      	movs	r2, #128	; 0x80
 800056a:	00d2      	lsls	r2, r2, #3
 800056c:	601a      	str	r2, [r3, #0]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800056e:	193b      	adds	r3, r7, r4
 8000570:	2201      	movs	r2, #1
 8000572:	605a      	str	r2, [r3, #4]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000574:	193b      	adds	r3, r7, r4
 8000576:	2200      	movs	r2, #0
 8000578:	609a      	str	r2, [r3, #8]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800057a:	193b      	adds	r3, r7, r4
 800057c:	2200      	movs	r2, #0
 800057e:	60da      	str	r2, [r3, #12]
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000580:	193a      	adds	r2, r7, r4
 8000582:	23a0      	movs	r3, #160	; 0xa0
 8000584:	05db      	lsls	r3, r3, #23
 8000586:	0011      	movs	r1, r2
 8000588:	0018      	movs	r0, r3
 800058a:	f001 f969 	bl	8001860 <HAL_GPIO_Init>


}
 800058e:	46c0      	nop			; (mov r8, r8)
 8000590:	46bd      	mov	sp, r7
 8000592:	b009      	add	sp, #36	; 0x24
 8000594:	bd90      	pop	{r4, r7, pc}
 8000596:	46c0      	nop			; (mov r8, r8)
 8000598:	40021000 	.word	0x40021000

0800059c <OutputSDCK>:

void OutputSDCK(void){
 800059c:	b590      	push	{r4, r7, lr}
 800059e:	b089      	sub	sp, #36	; 0x24
 80005a0:	af00      	add	r7, sp, #0

	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005a2:	240c      	movs	r4, #12
 80005a4:	193b      	adds	r3, r7, r4
 80005a6:	0018      	movs	r0, r3
 80005a8:	2314      	movs	r3, #20
 80005aa:	001a      	movs	r2, r3
 80005ac:	2100      	movs	r1, #0
 80005ae:	f002 ff07 	bl	80033c0 <memset>

	  	  /* GPIO Ports Clock Enable */
	  	  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005b2:	4b1c      	ldr	r3, [pc, #112]	; (8000624 <OutputSDCK+0x88>)
 80005b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80005b6:	4b1b      	ldr	r3, [pc, #108]	; (8000624 <OutputSDCK+0x88>)
 80005b8:	2180      	movs	r1, #128	; 0x80
 80005ba:	430a      	orrs	r2, r1
 80005bc:	62da      	str	r2, [r3, #44]	; 0x2c
 80005be:	4b19      	ldr	r3, [pc, #100]	; (8000624 <OutputSDCK+0x88>)
 80005c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80005c2:	2280      	movs	r2, #128	; 0x80
 80005c4:	4013      	ands	r3, r2
 80005c6:	60bb      	str	r3, [r7, #8]
 80005c8:	68bb      	ldr	r3, [r7, #8]
	  	  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ca:	4b16      	ldr	r3, [pc, #88]	; (8000624 <OutputSDCK+0x88>)
 80005cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80005ce:	4b15      	ldr	r3, [pc, #84]	; (8000624 <OutputSDCK+0x88>)
 80005d0:	2101      	movs	r1, #1
 80005d2:	430a      	orrs	r2, r1
 80005d4:	62da      	str	r2, [r3, #44]	; 0x2c
 80005d6:	4b13      	ldr	r3, [pc, #76]	; (8000624 <OutputSDCK+0x88>)
 80005d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80005da:	2201      	movs	r2, #1
 80005dc:	4013      	ands	r3, r2
 80005de:	607b      	str	r3, [r7, #4]
 80005e0:	687b      	ldr	r3, [r7, #4]

	  	  /*Configure GPIO pin Output Level */
	  	  HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_RESET);
 80005e2:	2380      	movs	r3, #128	; 0x80
 80005e4:	0099      	lsls	r1, r3, #2
 80005e6:	23a0      	movs	r3, #160	; 0xa0
 80005e8:	05db      	lsls	r3, r3, #23
 80005ea:	2200      	movs	r2, #0
 80005ec:	0018      	movs	r0, r3
 80005ee:	f001 fac2 	bl	8001b76 <HAL_GPIO_WritePin>

	  	  /*Configure GPIO pins : CSB_Pin FCSB_Pin SCLK_Pin SDIO_Pin */
	  	  GPIO_InitStruct.Pin = SCLK_Pin;
 80005f2:	193b      	adds	r3, r7, r4
 80005f4:	2280      	movs	r2, #128	; 0x80
 80005f6:	0092      	lsls	r2, r2, #2
 80005f8:	601a      	str	r2, [r3, #0]
	  	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005fa:	193b      	adds	r3, r7, r4
 80005fc:	2201      	movs	r2, #1
 80005fe:	605a      	str	r2, [r3, #4]
	  	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000600:	193b      	adds	r3, r7, r4
 8000602:	2200      	movs	r2, #0
 8000604:	609a      	str	r2, [r3, #8]
	  	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000606:	193b      	adds	r3, r7, r4
 8000608:	2200      	movs	r2, #0
 800060a:	60da      	str	r2, [r3, #12]
	  	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800060c:	193a      	adds	r2, r7, r4
 800060e:	23a0      	movs	r3, #160	; 0xa0
 8000610:	05db      	lsls	r3, r3, #23
 8000612:	0011      	movs	r1, r2
 8000614:	0018      	movs	r0, r3
 8000616:	f001 f923 	bl	8001860 <HAL_GPIO_Init>

}
 800061a:	46c0      	nop			; (mov r8, r8)
 800061c:	46bd      	mov	sp, r7
 800061e:	b009      	add	sp, #36	; 0x24
 8000620:	bd90      	pop	{r4, r7, pc}
 8000622:	46c0      	nop			; (mov r8, r8)
 8000624:	40021000 	.word	0x40021000

08000628 <OutputFCSB>:

void OutputFCSB(void){
 8000628:	b590      	push	{r4, r7, lr}
 800062a:	b089      	sub	sp, #36	; 0x24
 800062c:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800062e:	240c      	movs	r4, #12
 8000630:	193b      	adds	r3, r7, r4
 8000632:	0018      	movs	r0, r3
 8000634:	2314      	movs	r3, #20
 8000636:	001a      	movs	r2, r3
 8000638:	2100      	movs	r1, #0
 800063a:	f002 fec1 	bl	80033c0 <memset>

		  	  /* GPIO Ports Clock Enable */
		  	  __HAL_RCC_GPIOH_CLK_ENABLE();
 800063e:	4b1b      	ldr	r3, [pc, #108]	; (80006ac <OutputFCSB+0x84>)
 8000640:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000642:	4b1a      	ldr	r3, [pc, #104]	; (80006ac <OutputFCSB+0x84>)
 8000644:	2180      	movs	r1, #128	; 0x80
 8000646:	430a      	orrs	r2, r1
 8000648:	62da      	str	r2, [r3, #44]	; 0x2c
 800064a:	4b18      	ldr	r3, [pc, #96]	; (80006ac <OutputFCSB+0x84>)
 800064c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800064e:	2280      	movs	r2, #128	; 0x80
 8000650:	4013      	ands	r3, r2
 8000652:	60bb      	str	r3, [r7, #8]
 8000654:	68bb      	ldr	r3, [r7, #8]
		  	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000656:	4b15      	ldr	r3, [pc, #84]	; (80006ac <OutputFCSB+0x84>)
 8000658:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800065a:	4b14      	ldr	r3, [pc, #80]	; (80006ac <OutputFCSB+0x84>)
 800065c:	2101      	movs	r1, #1
 800065e:	430a      	orrs	r2, r1
 8000660:	62da      	str	r2, [r3, #44]	; 0x2c
 8000662:	4b12      	ldr	r3, [pc, #72]	; (80006ac <OutputFCSB+0x84>)
 8000664:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000666:	2201      	movs	r2, #1
 8000668:	4013      	ands	r3, r2
 800066a:	607b      	str	r3, [r7, #4]
 800066c:	687b      	ldr	r3, [r7, #4]

	  /*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(FCSB_GPIO_Port, FCSB_Pin, GPIO_PIN_RESET);
 800066e:	23a0      	movs	r3, #160	; 0xa0
 8000670:	05db      	lsls	r3, r3, #23
 8000672:	2200      	movs	r2, #0
 8000674:	2104      	movs	r1, #4
 8000676:	0018      	movs	r0, r3
 8000678:	f001 fa7d 	bl	8001b76 <HAL_GPIO_WritePin>
  	GPIO_InitStruct.Pin = FCSB_Pin;
 800067c:	0021      	movs	r1, r4
 800067e:	187b      	adds	r3, r7, r1
 8000680:	2204      	movs	r2, #4
 8000682:	601a      	str	r2, [r3, #0]
  	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000684:	187b      	adds	r3, r7, r1
 8000686:	2201      	movs	r2, #1
 8000688:	605a      	str	r2, [r3, #4]
  	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800068a:	187b      	adds	r3, r7, r1
 800068c:	2200      	movs	r2, #0
 800068e:	609a      	str	r2, [r3, #8]
  	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000690:	187b      	adds	r3, r7, r1
 8000692:	2200      	movs	r2, #0
 8000694:	60da      	str	r2, [r3, #12]
  	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000696:	187a      	adds	r2, r7, r1
 8000698:	23a0      	movs	r3, #160	; 0xa0
 800069a:	05db      	lsls	r3, r3, #23
 800069c:	0011      	movs	r1, r2
 800069e:	0018      	movs	r0, r3
 80006a0:	f001 f8de 	bl	8001860 <HAL_GPIO_Init>


}
 80006a4:	46c0      	nop			; (mov r8, r8)
 80006a6:	46bd      	mov	sp, r7
 80006a8:	b009      	add	sp, #36	; 0x24
 80006aa:	bd90      	pop	{r4, r7, pc}
 80006ac:	40021000 	.word	0x40021000

080006b0 <OutputCSB>:

void OutputCSB(void){
 80006b0:	b590      	push	{r4, r7, lr}
 80006b2:	b089      	sub	sp, #36	; 0x24
 80006b4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b6:	240c      	movs	r4, #12
 80006b8:	193b      	adds	r3, r7, r4
 80006ba:	0018      	movs	r0, r3
 80006bc:	2314      	movs	r3, #20
 80006be:	001a      	movs	r2, r3
 80006c0:	2100      	movs	r1, #0
 80006c2:	f002 fe7d 	bl	80033c0 <memset>

	/* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80006c6:	4b1b      	ldr	r3, [pc, #108]	; (8000734 <OutputCSB+0x84>)
 80006c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006ca:	4b1a      	ldr	r3, [pc, #104]	; (8000734 <OutputCSB+0x84>)
 80006cc:	2180      	movs	r1, #128	; 0x80
 80006ce:	430a      	orrs	r2, r1
 80006d0:	62da      	str	r2, [r3, #44]	; 0x2c
 80006d2:	4b18      	ldr	r3, [pc, #96]	; (8000734 <OutputCSB+0x84>)
 80006d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006d6:	2280      	movs	r2, #128	; 0x80
 80006d8:	4013      	ands	r3, r2
 80006da:	60bb      	str	r3, [r7, #8]
 80006dc:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80006de:	4b15      	ldr	r3, [pc, #84]	; (8000734 <OutputCSB+0x84>)
 80006e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006e2:	4b14      	ldr	r3, [pc, #80]	; (8000734 <OutputCSB+0x84>)
 80006e4:	2101      	movs	r1, #1
 80006e6:	430a      	orrs	r2, r1
 80006e8:	62da      	str	r2, [r3, #44]	; 0x2c
 80006ea:	4b12      	ldr	r3, [pc, #72]	; (8000734 <OutputCSB+0x84>)
 80006ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006ee:	2201      	movs	r2, #1
 80006f0:	4013      	ands	r3, r2
 80006f2:	607b      	str	r3, [r7, #4]
 80006f4:	687b      	ldr	r3, [r7, #4]

	  /*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(CSB_GPIO_Port, CSB_Pin, GPIO_PIN_RESET);
 80006f6:	23a0      	movs	r3, #160	; 0xa0
 80006f8:	05db      	lsls	r3, r3, #23
 80006fa:	2200      	movs	r2, #0
 80006fc:	2102      	movs	r1, #2
 80006fe:	0018      	movs	r0, r3
 8000700:	f001 fa39 	bl	8001b76 <HAL_GPIO_WritePin>
  	GPIO_InitStruct.Pin = CSB_Pin;
 8000704:	0021      	movs	r1, r4
 8000706:	187b      	adds	r3, r7, r1
 8000708:	2202      	movs	r2, #2
 800070a:	601a      	str	r2, [r3, #0]
  	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800070c:	187b      	adds	r3, r7, r1
 800070e:	2201      	movs	r2, #1
 8000710:	605a      	str	r2, [r3, #4]
  	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000712:	187b      	adds	r3, r7, r1
 8000714:	2200      	movs	r2, #0
 8000716:	609a      	str	r2, [r3, #8]
  	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000718:	187b      	adds	r3, r7, r1
 800071a:	2200      	movs	r2, #0
 800071c:	60da      	str	r2, [r3, #12]
  	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800071e:	187a      	adds	r2, r7, r1
 8000720:	23a0      	movs	r3, #160	; 0xa0
 8000722:	05db      	lsls	r3, r3, #23
 8000724:	0011      	movs	r1, r2
 8000726:	0018      	movs	r0, r3
 8000728:	f001 f89a 	bl	8001860 <HAL_GPIO_Init>
}
 800072c:	46c0      	nop			; (mov r8, r8)
 800072e:	46bd      	mov	sp, r7
 8000730:	b009      	add	sp, #36	; 0x24
 8000732:	bd90      	pop	{r4, r7, pc}
 8000734:	40021000 	.word	0x40021000

08000738 <_delay_us>:
void _delay_us(void){
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0
 	// HAL_UART_Transmit( &hlpuart1, (uint8_t *)"giriyor\r\n",9, 100);

	//
	  	//  }
	 //HAL_Delay(1);
}
 800073c:	46c0      	nop			; (mov r8, r8)
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}

08000742 <vSpi3Init>:
void vSpi3Init(void)
{
 8000742:	b580      	push	{r7, lr}
 8000744:	af00      	add	r7, sp, #0
	OutputCSB();
 8000746:	f7ff ffb3 	bl	80006b0 <OutputCSB>
	OutputFCSB();
 800074a:	f7ff ff6d 	bl	8000628 <OutputFCSB>
	OutputSDCK();
 800074e:	f7ff ff25 	bl	800059c <OutputSDCK>
	OutputSDIO();
 8000752:	f7ff fedd 	bl	8000510 <OutputSDIO>

	SetCSB();
 8000756:	23a0      	movs	r3, #160	; 0xa0
 8000758:	05db      	lsls	r3, r3, #23
 800075a:	2201      	movs	r2, #1
 800075c:	2102      	movs	r1, #2
 800075e:	0018      	movs	r0, r3
 8000760:	f001 fa09 	bl	8001b76 <HAL_GPIO_WritePin>
	SetFCSB();
 8000764:	23a0      	movs	r3, #160	; 0xa0
 8000766:	05db      	lsls	r3, r3, #23
 8000768:	2201      	movs	r2, #1
 800076a:	2104      	movs	r1, #4
 800076c:	0018      	movs	r0, r3
 800076e:	f001 fa02 	bl	8001b76 <HAL_GPIO_WritePin>
	SetSDIO();
 8000772:	2380      	movs	r3, #128	; 0x80
 8000774:	00d9      	lsls	r1, r3, #3
 8000776:	23a0      	movs	r3, #160	; 0xa0
 8000778:	05db      	lsls	r3, r3, #23
 800077a:	2201      	movs	r2, #1
 800077c:	0018      	movs	r0, r3
 800077e:	f001 f9fa 	bl	8001b76 <HAL_GPIO_WritePin>
	ClrSDCK();
 8000782:	2380      	movs	r3, #128	; 0x80
 8000784:	0099      	lsls	r1, r3, #2
 8000786:	23a0      	movs	r3, #160	; 0xa0
 8000788:	05db      	lsls	r3, r3, #23
 800078a:	2200      	movs	r2, #0
 800078c:	0018      	movs	r0, r3
 800078e:	f001 f9f2 	bl	8001b76 <HAL_GPIO_WritePin>
}
 8000792:	46c0      	nop			; (mov r8, r8)
 8000794:	46bd      	mov	sp, r7
 8000796:	bd80      	pop	{r7, pc}

08000798 <vSpi3WriteByte>:
**Func: 	SPI-3 send one byte
**Input:
**Output:  
**********************************************************/
void vSpi3WriteByte(byte dat)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b084      	sub	sp, #16
 800079c:	af00      	add	r7, sp, #0
 800079e:	0002      	movs	r2, r0
 80007a0:	1dfb      	adds	r3, r7, #7
 80007a2:	701a      	strb	r2, [r3, #0]

 	byte bitcnt;
 
	SetFCSB();				//FCSB = 1;
 80007a4:	23a0      	movs	r3, #160	; 0xa0
 80007a6:	05db      	lsls	r3, r3, #23
 80007a8:	2201      	movs	r2, #1
 80007aa:	2104      	movs	r1, #4
 80007ac:	0018      	movs	r0, r3
 80007ae:	f001 f9e2 	bl	8001b76 <HAL_GPIO_WritePin>
 
 	OutputSDIO();			//SDA output mode
 80007b2:	f7ff fead 	bl	8000510 <OutputSDIO>
 	SetSDIO();				//    output 1
 80007b6:	2380      	movs	r3, #128	; 0x80
 80007b8:	00d9      	lsls	r1, r3, #3
 80007ba:	23a0      	movs	r3, #160	; 0xa0
 80007bc:	05db      	lsls	r3, r3, #23
 80007be:	2201      	movs	r2, #1
 80007c0:	0018      	movs	r0, r3
 80007c2:	f001 f9d8 	bl	8001b76 <HAL_GPIO_WritePin>
 
 	ClrSDCK();
 80007c6:	2380      	movs	r3, #128	; 0x80
 80007c8:	0099      	lsls	r1, r3, #2
 80007ca:	23a0      	movs	r3, #160	; 0xa0
 80007cc:	05db      	lsls	r3, r3, #23
 80007ce:	2200      	movs	r2, #0
 80007d0:	0018      	movs	r0, r3
 80007d2:	f001 f9d0 	bl	8001b76 <HAL_GPIO_WritePin>
 	ClrCSB();
 80007d6:	23a0      	movs	r3, #160	; 0xa0
 80007d8:	05db      	lsls	r3, r3, #23
 80007da:	2200      	movs	r2, #0
 80007dc:	2102      	movs	r1, #2
 80007de:	0018      	movs	r0, r3
 80007e0:	f001 f9c9 	bl	8001b76 <HAL_GPIO_WritePin>

 	for(bitcnt=8; bitcnt!=0; bitcnt--)
 80007e4:	230f      	movs	r3, #15
 80007e6:	18fb      	adds	r3, r7, r3
 80007e8:	2208      	movs	r2, #8
 80007ea:	701a      	strb	r2, [r3, #0]
 80007ec:	e034      	b.n	8000858 <vSpi3WriteByte+0xc0>
 		{
		ClrSDCK();
 80007ee:	2380      	movs	r3, #128	; 0x80
 80007f0:	0099      	lsls	r1, r3, #2
 80007f2:	23a0      	movs	r3, #160	; 0xa0
 80007f4:	05db      	lsls	r3, r3, #23
 80007f6:	2200      	movs	r2, #0
 80007f8:	0018      	movs	r0, r3
 80007fa:	f001 f9bc 	bl	8001b76 <HAL_GPIO_WritePin>
		_delay_us(); //_delay_us(1);
 80007fe:	f7ff ff9b 	bl	8000738 <_delay_us>
 		if(dat&0x80)
 8000802:	1dfb      	adds	r3, r7, #7
 8000804:	781b      	ldrb	r3, [r3, #0]
 8000806:	b25b      	sxtb	r3, r3
 8000808:	2b00      	cmp	r3, #0
 800080a:	da08      	bge.n	800081e <vSpi3WriteByte+0x86>
 			SetSDIO();
 800080c:	2380      	movs	r3, #128	; 0x80
 800080e:	00d9      	lsls	r1, r3, #3
 8000810:	23a0      	movs	r3, #160	; 0xa0
 8000812:	05db      	lsls	r3, r3, #23
 8000814:	2201      	movs	r2, #1
 8000816:	0018      	movs	r0, r3
 8000818:	f001 f9ad 	bl	8001b76 <HAL_GPIO_WritePin>
 800081c:	e007      	b.n	800082e <vSpi3WriteByte+0x96>
 		else
 			ClrSDIO();
 800081e:	2380      	movs	r3, #128	; 0x80
 8000820:	00d9      	lsls	r1, r3, #3
 8000822:	23a0      	movs	r3, #160	; 0xa0
 8000824:	05db      	lsls	r3, r3, #23
 8000826:	2200      	movs	r2, #0
 8000828:	0018      	movs	r0, r3
 800082a:	f001 f9a4 	bl	8001b76 <HAL_GPIO_WritePin>
		SetSDCK();
 800082e:	2380      	movs	r3, #128	; 0x80
 8000830:	0099      	lsls	r1, r3, #2
 8000832:	23a0      	movs	r3, #160	; 0xa0
 8000834:	05db      	lsls	r3, r3, #23
 8000836:	2201      	movs	r2, #1
 8000838:	0018      	movs	r0, r3
 800083a:	f001 f99c 	bl	8001b76 <HAL_GPIO_WritePin>
 		dat <<= 1;
 800083e:	1dfa      	adds	r2, r7, #7
 8000840:	1dfb      	adds	r3, r7, #7
 8000842:	781b      	ldrb	r3, [r3, #0]
 8000844:	18db      	adds	r3, r3, r3
 8000846:	7013      	strb	r3, [r2, #0]
 		_delay_us(); //_delay_us(1);
 8000848:	f7ff ff76 	bl	8000738 <_delay_us>
 	for(bitcnt=8; bitcnt!=0; bitcnt--)
 800084c:	210f      	movs	r1, #15
 800084e:	187b      	adds	r3, r7, r1
 8000850:	781a      	ldrb	r2, [r3, #0]
 8000852:	187b      	adds	r3, r7, r1
 8000854:	3a01      	subs	r2, #1
 8000856:	701a      	strb	r2, [r3, #0]
 8000858:	230f      	movs	r3, #15
 800085a:	18fb      	adds	r3, r7, r3
 800085c:	781b      	ldrb	r3, [r3, #0]
 800085e:	2b00      	cmp	r3, #0
 8000860:	d1c5      	bne.n	80007ee <vSpi3WriteByte+0x56>
 		}
 	ClrSDCK();
 8000862:	2380      	movs	r3, #128	; 0x80
 8000864:	0099      	lsls	r1, r3, #2
 8000866:	23a0      	movs	r3, #160	; 0xa0
 8000868:	05db      	lsls	r3, r3, #23
 800086a:	2200      	movs	r2, #0
 800086c:	0018      	movs	r0, r3
 800086e:	f001 f982 	bl	8001b76 <HAL_GPIO_WritePin>
 	SetSDIO();
 8000872:	2380      	movs	r3, #128	; 0x80
 8000874:	00d9      	lsls	r1, r3, #3
 8000876:	23a0      	movs	r3, #160	; 0xa0
 8000878:	05db      	lsls	r3, r3, #23
 800087a:	2201      	movs	r2, #1
 800087c:	0018      	movs	r0, r3
 800087e:	f001 f97a 	bl	8001b76 <HAL_GPIO_WritePin>
}
 8000882:	46c0      	nop			; (mov r8, r8)
 8000884:	46bd      	mov	sp, r7
 8000886:	b004      	add	sp, #16
 8000888:	bd80      	pop	{r7, pc}

0800088a <bSpi3ReadByte>:
**Func: 	SPI-3 read one byte
**Input:
**Output:  
**********************************************************/
byte bSpi3ReadByte(void)
{
 800088a:	b580      	push	{r7, lr}
 800088c:	b082      	sub	sp, #8
 800088e:	af00      	add	r7, sp, #0
	byte RdPara = 0;
 8000890:	1dfb      	adds	r3, r7, #7
 8000892:	2200      	movs	r2, #0
 8000894:	701a      	strb	r2, [r3, #0]
 	byte bitcnt;
  
 	ClrCSB();
 8000896:	23a0      	movs	r3, #160	; 0xa0
 8000898:	05db      	lsls	r3, r3, #23
 800089a:	2200      	movs	r2, #0
 800089c:	2102      	movs	r1, #2
 800089e:	0018      	movs	r0, r3
 80008a0:	f001 f969 	bl	8001b76 <HAL_GPIO_WritePin>
 	InputSDIO();
 80008a4:	f7ff fdfa 	bl	800049c <InputSDIO>

 	for(bitcnt=8; bitcnt!=0; bitcnt--)
 80008a8:	1dbb      	adds	r3, r7, #6
 80008aa:	2208      	movs	r2, #8
 80008ac:	701a      	strb	r2, [r3, #0]
 80008ae:	e033      	b.n	8000918 <bSpi3ReadByte+0x8e>
 		{
 		ClrSDCK();
 80008b0:	2380      	movs	r3, #128	; 0x80
 80008b2:	0099      	lsls	r1, r3, #2
 80008b4:	23a0      	movs	r3, #160	; 0xa0
 80008b6:	05db      	lsls	r3, r3, #23
 80008b8:	2200      	movs	r2, #0
 80008ba:	0018      	movs	r0, r3
 80008bc:	f001 f95b 	bl	8001b76 <HAL_GPIO_WritePin>
 		RdPara <<= 1;
 80008c0:	1dfa      	adds	r2, r7, #7
 80008c2:	1dfb      	adds	r3, r7, #7
 80008c4:	781b      	ldrb	r3, [r3, #0]
 80008c6:	18db      	adds	r3, r3, r3
 80008c8:	7013      	strb	r3, [r2, #0]
 		_delay_us(); //_delay_us(1);
 80008ca:	f7ff ff35 	bl	8000738 <_delay_us>
 		SetSDCK();
 80008ce:	2380      	movs	r3, #128	; 0x80
 80008d0:	0099      	lsls	r1, r3, #2
 80008d2:	23a0      	movs	r3, #160	; 0xa0
 80008d4:	05db      	lsls	r3, r3, #23
 80008d6:	2201      	movs	r2, #1
 80008d8:	0018      	movs	r0, r3
 80008da:	f001 f94c 	bl	8001b76 <HAL_GPIO_WritePin>
 		_delay_us(); //_delay_us(1);
 80008de:	f7ff ff2b 	bl	8000738 <_delay_us>

 		if(SDIO_H())
 80008e2:	2380      	movs	r3, #128	; 0x80
 80008e4:	00da      	lsls	r2, r3, #3
 80008e6:	23a0      	movs	r3, #160	; 0xa0
 80008e8:	05db      	lsls	r3, r3, #23
 80008ea:	0011      	movs	r1, r2
 80008ec:	0018      	movs	r0, r3
 80008ee:	f001 f925 	bl	8001b3c <HAL_GPIO_ReadPin>
 80008f2:	0003      	movs	r3, r0
 80008f4:	2b01      	cmp	r3, #1
 80008f6:	d106      	bne.n	8000906 <bSpi3ReadByte+0x7c>
 			RdPara |= 0x01;
 80008f8:	1dfb      	adds	r3, r7, #7
 80008fa:	1dfa      	adds	r2, r7, #7
 80008fc:	7812      	ldrb	r2, [r2, #0]
 80008fe:	2101      	movs	r1, #1
 8000900:	430a      	orrs	r2, r1
 8000902:	701a      	strb	r2, [r3, #0]
 8000904:	e003      	b.n	800090e <bSpi3ReadByte+0x84>
 		else
 			RdPara |= 0x00;
 8000906:	1dfb      	adds	r3, r7, #7
 8000908:	1dfa      	adds	r2, r7, #7
 800090a:	7812      	ldrb	r2, [r2, #0]
 800090c:	701a      	strb	r2, [r3, #0]
 	for(bitcnt=8; bitcnt!=0; bitcnt--)
 800090e:	1dbb      	adds	r3, r7, #6
 8000910:	781a      	ldrb	r2, [r3, #0]
 8000912:	1dbb      	adds	r3, r7, #6
 8000914:	3a01      	subs	r2, #1
 8000916:	701a      	strb	r2, [r3, #0]
 8000918:	1dbb      	adds	r3, r7, #6
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	2b00      	cmp	r3, #0
 800091e:	d1c7      	bne.n	80008b0 <bSpi3ReadByte+0x26>
 		}
 	ClrSDCK();
 8000920:	2380      	movs	r3, #128	; 0x80
 8000922:	0099      	lsls	r1, r3, #2
 8000924:	23a0      	movs	r3, #160	; 0xa0
 8000926:	05db      	lsls	r3, r3, #23
 8000928:	2200      	movs	r2, #0
 800092a:	0018      	movs	r0, r3
 800092c:	f001 f923 	bl	8001b76 <HAL_GPIO_WritePin>
 	OutputSDIO();
 8000930:	f7ff fdee 	bl	8000510 <OutputSDIO>
 	SetSDIO();
 8000934:	2380      	movs	r3, #128	; 0x80
 8000936:	00d9      	lsls	r1, r3, #3
 8000938:	23a0      	movs	r3, #160	; 0xa0
 800093a:	05db      	lsls	r3, r3, #23
 800093c:	2201      	movs	r2, #1
 800093e:	0018      	movs	r0, r3
 8000940:	f001 f919 	bl	8001b76 <HAL_GPIO_WritePin>
 	SetCSB();
 8000944:	23a0      	movs	r3, #160	; 0xa0
 8000946:	05db      	lsls	r3, r3, #23
 8000948:	2201      	movs	r2, #1
 800094a:	2102      	movs	r1, #2
 800094c:	0018      	movs	r0, r3
 800094e:	f001 f912 	bl	8001b76 <HAL_GPIO_WritePin>
 	return(RdPara);
 8000952:	1dfb      	adds	r3, r7, #7
 8000954:	781b      	ldrb	r3, [r3, #0]
}
 8000956:	0018      	movs	r0, r3
 8000958:	46bd      	mov	sp, r7
 800095a:	b002      	add	sp, #8
 800095c:	bd80      	pop	{r7, pc}

0800095e <vSpi3Write>:
**Func: 	SPI Write One word
**Input: 	Write word
**Output:	none
**********************************************************/
void vSpi3Write(word dat)
{
 800095e:	b580      	push	{r7, lr}
 8000960:	b082      	sub	sp, #8
 8000962:	af00      	add	r7, sp, #0
 8000964:	6078      	str	r0, [r7, #4]
 	vSpi3WriteByte((byte)(dat>>8)&0x7F);
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	0a1b      	lsrs	r3, r3, #8
 800096a:	b2db      	uxtb	r3, r3
 800096c:	227f      	movs	r2, #127	; 0x7f
 800096e:	4013      	ands	r3, r2
 8000970:	b2db      	uxtb	r3, r3
 8000972:	0018      	movs	r0, r3
 8000974:	f7ff ff10 	bl	8000798 <vSpi3WriteByte>
 	vSpi3WriteByte((byte)dat);
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	b2db      	uxtb	r3, r3
 800097c:	0018      	movs	r0, r3
 800097e:	f7ff ff0b 	bl	8000798 <vSpi3WriteByte>
 	SetCSB();
 8000982:	23a0      	movs	r3, #160	; 0xa0
 8000984:	05db      	lsls	r3, r3, #23
 8000986:	2201      	movs	r2, #1
 8000988:	2102      	movs	r1, #2
 800098a:	0018      	movs	r0, r3
 800098c:	f001 f8f3 	bl	8001b76 <HAL_GPIO_WritePin>
}
 8000990:	46c0      	nop			; (mov r8, r8)
 8000992:	46bd      	mov	sp, r7
 8000994:	b002      	add	sp, #8
 8000996:	bd80      	pop	{r7, pc}

08000998 <bSpi3Read>:
**Func: 	SPI-3 Read One byte
**Input: 	readout addresss
**Output:	readout byte
**********************************************************/
byte bSpi3Read(byte addr)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b082      	sub	sp, #8
 800099c:	af00      	add	r7, sp, #0
 800099e:	0002      	movs	r2, r0
 80009a0:	1dfb      	adds	r3, r7, #7
 80009a2:	701a      	strb	r2, [r3, #0]
  	vSpi3WriteByte(addr|0x80);
 80009a4:	1dfb      	adds	r3, r7, #7
 80009a6:	781b      	ldrb	r3, [r3, #0]
 80009a8:	2280      	movs	r2, #128	; 0x80
 80009aa:	4252      	negs	r2, r2
 80009ac:	4313      	orrs	r3, r2
 80009ae:	b2db      	uxtb	r3, r3
 80009b0:	0018      	movs	r0, r3
 80009b2:	f7ff fef1 	bl	8000798 <vSpi3WriteByte>
 	return(bSpi3ReadByte());
 80009b6:	f7ff ff68 	bl	800088a <bSpi3ReadByte>
 80009ba:	0003      	movs	r3, r0
}
 80009bc:	0018      	movs	r0, r3
 80009be:	46bd      	mov	sp, r7
 80009c0:	b002      	add	sp, #8
 80009c2:	bd80      	pop	{r7, pc}

080009c4 <vSpi3WriteFIFO>:
**Func: 	SPI-3 send one byte to FIFO
**Input: 	one byte buffer
**Output:	none
**********************************************************/
void vSpi3WriteFIFO(byte dat)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b084      	sub	sp, #16
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	0002      	movs	r2, r0
 80009cc:	1dfb      	adds	r3, r7, #7
 80009ce:	701a      	strb	r2, [r3, #0]
 	byte bitcnt;
 
 	SetCSB();
 80009d0:	23a0      	movs	r3, #160	; 0xa0
 80009d2:	05db      	lsls	r3, r3, #23
 80009d4:	2201      	movs	r2, #1
 80009d6:	2102      	movs	r1, #2
 80009d8:	0018      	movs	r0, r3
 80009da:	f001 f8cc 	bl	8001b76 <HAL_GPIO_WritePin>
	OutputSDIO();
 80009de:	f7ff fd97 	bl	8000510 <OutputSDIO>
	ClrSDCK();
 80009e2:	2380      	movs	r3, #128	; 0x80
 80009e4:	0099      	lsls	r1, r3, #2
 80009e6:	23a0      	movs	r3, #160	; 0xa0
 80009e8:	05db      	lsls	r3, r3, #23
 80009ea:	2200      	movs	r2, #0
 80009ec:	0018      	movs	r0, r3
 80009ee:	f001 f8c2 	bl	8001b76 <HAL_GPIO_WritePin>
 	ClrFCSB();			//FCSB = 0
 80009f2:	23a0      	movs	r3, #160	; 0xa0
 80009f4:	05db      	lsls	r3, r3, #23
 80009f6:	2200      	movs	r2, #0
 80009f8:	2104      	movs	r1, #4
 80009fa:	0018      	movs	r0, r3
 80009fc:	f001 f8bb 	bl	8001b76 <HAL_GPIO_WritePin>
	for(bitcnt=8; bitcnt!=0; bitcnt--)
 8000a00:	230f      	movs	r3, #15
 8000a02:	18fb      	adds	r3, r7, r3
 8000a04:	2208      	movs	r2, #8
 8000a06:	701a      	strb	r2, [r3, #0]
 8000a08:	e034      	b.n	8000a74 <vSpi3WriteFIFO+0xb0>
 		{
 		ClrSDCK();
 8000a0a:	2380      	movs	r3, #128	; 0x80
 8000a0c:	0099      	lsls	r1, r3, #2
 8000a0e:	23a0      	movs	r3, #160	; 0xa0
 8000a10:	05db      	lsls	r3, r3, #23
 8000a12:	2200      	movs	r2, #0
 8000a14:	0018      	movs	r0, r3
 8000a16:	f001 f8ae 	bl	8001b76 <HAL_GPIO_WritePin>

 		if(dat&0x80)
 8000a1a:	1dfb      	adds	r3, r7, #7
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	b25b      	sxtb	r3, r3
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	da08      	bge.n	8000a36 <vSpi3WriteFIFO+0x72>
			SetSDIO();
 8000a24:	2380      	movs	r3, #128	; 0x80
 8000a26:	00d9      	lsls	r1, r3, #3
 8000a28:	23a0      	movs	r3, #160	; 0xa0
 8000a2a:	05db      	lsls	r3, r3, #23
 8000a2c:	2201      	movs	r2, #1
 8000a2e:	0018      	movs	r0, r3
 8000a30:	f001 f8a1 	bl	8001b76 <HAL_GPIO_WritePin>
 8000a34:	e007      	b.n	8000a46 <vSpi3WriteFIFO+0x82>
		else
			ClrSDIO();
 8000a36:	2380      	movs	r3, #128	; 0x80
 8000a38:	00d9      	lsls	r1, r3, #3
 8000a3a:	23a0      	movs	r3, #160	; 0xa0
 8000a3c:	05db      	lsls	r3, r3, #23
 8000a3e:	2200      	movs	r2, #0
 8000a40:	0018      	movs	r0, r3
 8000a42:	f001 f898 	bl	8001b76 <HAL_GPIO_WritePin>
		_delay_us(); //_delay_us(1);
 8000a46:	f7ff fe77 	bl	8000738 <_delay_us>
		SetSDCK();
 8000a4a:	2380      	movs	r3, #128	; 0x80
 8000a4c:	0099      	lsls	r1, r3, #2
 8000a4e:	23a0      	movs	r3, #160	; 0xa0
 8000a50:	05db      	lsls	r3, r3, #23
 8000a52:	2201      	movs	r2, #1
 8000a54:	0018      	movs	r0, r3
 8000a56:	f001 f88e 	bl	8001b76 <HAL_GPIO_WritePin>
		_delay_us(); //_delay_us(1);
 8000a5a:	f7ff fe6d 	bl	8000738 <_delay_us>
 		dat <<= 1;
 8000a5e:	1dfa      	adds	r2, r7, #7
 8000a60:	1dfb      	adds	r3, r7, #7
 8000a62:	781b      	ldrb	r3, [r3, #0]
 8000a64:	18db      	adds	r3, r3, r3
 8000a66:	7013      	strb	r3, [r2, #0]
	for(bitcnt=8; bitcnt!=0; bitcnt--)
 8000a68:	210f      	movs	r1, #15
 8000a6a:	187b      	adds	r3, r7, r1
 8000a6c:	781a      	ldrb	r2, [r3, #0]
 8000a6e:	187b      	adds	r3, r7, r1
 8000a70:	3a01      	subs	r2, #1
 8000a72:	701a      	strb	r2, [r3, #0]
 8000a74:	230f      	movs	r3, #15
 8000a76:	18fb      	adds	r3, r7, r3
 8000a78:	781b      	ldrb	r3, [r3, #0]
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d1c5      	bne.n	8000a0a <vSpi3WriteFIFO+0x46>
 		}
 	ClrSDCK();
 8000a7e:	2380      	movs	r3, #128	; 0x80
 8000a80:	0099      	lsls	r1, r3, #2
 8000a82:	23a0      	movs	r3, #160	; 0xa0
 8000a84:	05db      	lsls	r3, r3, #23
 8000a86:	2200      	movs	r2, #0
 8000a88:	0018      	movs	r0, r3
 8000a8a:	f001 f874 	bl	8001b76 <HAL_GPIO_WritePin>
 	_delay_us(); //_delay_us(1);		//Time-Critical
 8000a8e:	f7ff fe53 	bl	8000738 <_delay_us>
 	_delay_us(); //_delay_us(1);		//Time-Critical
 8000a92:	f7ff fe51 	bl	8000738 <_delay_us>
 	SetFCSB();
 8000a96:	23a0      	movs	r3, #160	; 0xa0
 8000a98:	05db      	lsls	r3, r3, #23
 8000a9a:	2201      	movs	r2, #1
 8000a9c:	2104      	movs	r1, #4
 8000a9e:	0018      	movs	r0, r3
 8000aa0:	f001 f869 	bl	8001b76 <HAL_GPIO_WritePin>
	SetSDIO();
 8000aa4:	2380      	movs	r3, #128	; 0x80
 8000aa6:	00d9      	lsls	r1, r3, #3
 8000aa8:	23a0      	movs	r3, #160	; 0xa0
 8000aaa:	05db      	lsls	r3, r3, #23
 8000aac:	2201      	movs	r2, #1
 8000aae:	0018      	movs	r0, r3
 8000ab0:	f001 f861 	bl	8001b76 <HAL_GPIO_WritePin>
 	_delay_us(); //_delay_us(1);		//Time-Critical
 8000ab4:	f7ff fe40 	bl	8000738 <_delay_us>
 	_delay_us(); //_delay_us(1);		//Time-Critical
 8000ab8:	f7ff fe3e 	bl	8000738 <_delay_us>
}
 8000abc:	46c0      	nop			; (mov r8, r8)
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	b004      	add	sp, #16
 8000ac2:	bd80      	pop	{r7, pc}

08000ac4 <vSpi3BurstWriteFIFO>:
**Func: 	burst wirte N byte to FIFO
**Input: 	array length & head pointer
**Output:	none
**********************************************************/
void vSpi3BurstWriteFIFO(byte ptr[], byte length)
{
 8000ac4:	b590      	push	{r4, r7, lr}
 8000ac6:	b085      	sub	sp, #20
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
 8000acc:	000a      	movs	r2, r1
 8000ace:	1cfb      	adds	r3, r7, #3
 8000ad0:	701a      	strb	r2, [r3, #0]
 	byte i;
 	if(length!=0x00)
 8000ad2:	1cfb      	adds	r3, r7, #3
 8000ad4:	781b      	ldrb	r3, [r3, #0]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d01a      	beq.n	8000b10 <vSpi3BurstWriteFIFO+0x4c>
	 	{
 		for(i=0;i<length;i++)
 8000ada:	230f      	movs	r3, #15
 8000adc:	18fb      	adds	r3, r7, r3
 8000ade:	2200      	movs	r2, #0
 8000ae0:	701a      	strb	r2, [r3, #0]
 8000ae2:	e00d      	b.n	8000b00 <vSpi3BurstWriteFIFO+0x3c>
 			vSpi3WriteFIFO(ptr[i]);
 8000ae4:	240f      	movs	r4, #15
 8000ae6:	193b      	adds	r3, r7, r4
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	687a      	ldr	r2, [r7, #4]
 8000aec:	18d3      	adds	r3, r2, r3
 8000aee:	781b      	ldrb	r3, [r3, #0]
 8000af0:	0018      	movs	r0, r3
 8000af2:	f7ff ff67 	bl	80009c4 <vSpi3WriteFIFO>
 		for(i=0;i<length;i++)
 8000af6:	193b      	adds	r3, r7, r4
 8000af8:	781a      	ldrb	r2, [r3, #0]
 8000afa:	193b      	adds	r3, r7, r4
 8000afc:	3201      	adds	r2, #1
 8000afe:	701a      	strb	r2, [r3, #0]
 8000b00:	230f      	movs	r3, #15
 8000b02:	18fa      	adds	r2, r7, r3
 8000b04:	1cfb      	adds	r3, r7, #3
 8000b06:	7812      	ldrb	r2, [r2, #0]
 8000b08:	781b      	ldrb	r3, [r3, #0]
 8000b0a:	429a      	cmp	r2, r3
 8000b0c:	d3ea      	bcc.n	8000ae4 <vSpi3BurstWriteFIFO+0x20>
 		}
 	return;
 8000b0e:	46c0      	nop			; (mov r8, r8)
 8000b10:	46c0      	nop			; (mov r8, r8)
}
 8000b12:	46bd      	mov	sp, r7
 8000b14:	b005      	add	sp, #20
 8000b16:	bd90      	pop	{r4, r7, pc}

08000b18 <GPO3In>:
**Function: Entry Tx Mode
**Input:    none
**Output:   none
**********************************************************/
void GPO3In(void)
{
 8000b18:	b590      	push	{r4, r7, lr}
 8000b1a:	b089      	sub	sp, #36	; 0x24
 8000b1c:	af00      	add	r7, sp, #0


	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b1e:	240c      	movs	r4, #12
 8000b20:	193b      	adds	r3, r7, r4
 8000b22:	0018      	movs	r0, r3
 8000b24:	2314      	movs	r3, #20
 8000b26:	001a      	movs	r2, r3
 8000b28:	2100      	movs	r1, #0
 8000b2a:	f002 fc49 	bl	80033c0 <memset>

	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b2e:	4b16      	ldr	r3, [pc, #88]	; (8000b88 <GPO3In+0x70>)
 8000b30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000b32:	4b15      	ldr	r3, [pc, #84]	; (8000b88 <GPO3In+0x70>)
 8000b34:	2180      	movs	r1, #128	; 0x80
 8000b36:	430a      	orrs	r2, r1
 8000b38:	62da      	str	r2, [r3, #44]	; 0x2c
 8000b3a:	4b13      	ldr	r3, [pc, #76]	; (8000b88 <GPO3In+0x70>)
 8000b3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b3e:	2280      	movs	r2, #128	; 0x80
 8000b40:	4013      	ands	r3, r2
 8000b42:	60bb      	str	r3, [r7, #8]
 8000b44:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b46:	4b10      	ldr	r3, [pc, #64]	; (8000b88 <GPO3In+0x70>)
 8000b48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000b4a:	4b0f      	ldr	r3, [pc, #60]	; (8000b88 <GPO3In+0x70>)
 8000b4c:	2101      	movs	r1, #1
 8000b4e:	430a      	orrs	r2, r1
 8000b50:	62da      	str	r2, [r3, #44]	; 0x2c
 8000b52:	4b0d      	ldr	r3, [pc, #52]	; (8000b88 <GPO3In+0x70>)
 8000b54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b56:	2201      	movs	r2, #1
 8000b58:	4013      	ands	r3, r2
 8000b5a:	607b      	str	r3, [r7, #4]
 8000b5c:	687b      	ldr	r3, [r7, #4]

	  /*Configure GPIO pin : GPO3_Pin */
	  GPIO_InitStruct.Pin = GPO3_Pin;
 8000b5e:	193b      	adds	r3, r7, r4
 8000b60:	2280      	movs	r2, #128	; 0x80
 8000b62:	0152      	lsls	r2, r2, #5
 8000b64:	601a      	str	r2, [r3, #0]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b66:	193b      	adds	r3, r7, r4
 8000b68:	2200      	movs	r2, #0
 8000b6a:	605a      	str	r2, [r3, #4]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6c:	193b      	adds	r3, r7, r4
 8000b6e:	2200      	movs	r2, #0
 8000b70:	609a      	str	r2, [r3, #8]
	  HAL_GPIO_Init(GPO3_GPIO_Port, &GPIO_InitStruct);
 8000b72:	193a      	adds	r2, r7, r4
 8000b74:	23a0      	movs	r3, #160	; 0xa0
 8000b76:	05db      	lsls	r3, r3, #23
 8000b78:	0011      	movs	r1, r2
 8000b7a:	0018      	movs	r0, r3
 8000b7c:	f000 fe70 	bl	8001860 <HAL_GPIO_Init>
}
 8000b80:	46c0      	nop			; (mov r8, r8)
 8000b82:	46bd      	mov	sp, r7
 8000b84:	b009      	add	sp, #36	; 0x24
 8000b86:	bd90      	pop	{r4, r7, pc}
 8000b88:	40021000 	.word	0x40021000

08000b8c <bGoTx>:

byte bGoTx(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b082      	sub	sp, #8
 8000b90:	af00      	add	r7, sp, #0
	}
	if(i>=100)
		return(false);
	#endif

	vSpi3Write(((word)CMT23_MODE_CTL<<8)+MODE_GO_TX);
 8000b92:	4b1d      	ldr	r3, [pc, #116]	; (8000c08 <bGoTx+0x7c>)
 8000b94:	0018      	movs	r0, r3
 8000b96:	f7ff fee2 	bl	800095e <vSpi3Write>
	for(i=0; i<100; i++){
 8000b9a:	1dfb      	adds	r3, r7, #7
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	701a      	strb	r2, [r3, #0]
 8000ba0:	e020      	b.n	8000be4 <bGoTx+0x58>
		for(i=0; i<100; i++){
 8000ba2:	1dfb      	adds	r3, r7, #7
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	701a      	strb	r2, [r3, #0]
 8000ba8:	e006      	b.n	8000bb8 <bGoTx+0x2c>
					_delay_us(); //_delay_us(100);
 8000baa:	f7ff fdc5 	bl	8000738 <_delay_us>
		for(i=0; i<100; i++){
 8000bae:	1dfb      	adds	r3, r7, #7
 8000bb0:	781a      	ldrb	r2, [r3, #0]
 8000bb2:	1dfb      	adds	r3, r7, #7
 8000bb4:	3201      	adds	r2, #1
 8000bb6:	701a      	strb	r2, [r3, #0]
 8000bb8:	1dfb      	adds	r3, r7, #7
 8000bba:	781b      	ldrb	r3, [r3, #0]
 8000bbc:	2b63      	cmp	r3, #99	; 0x63
 8000bbe:	d9f4      	bls.n	8000baa <bGoTx+0x1e>
				}
		tmp = (MODE_MASK_STA & bSpi3Read(CMT23_MODE_STA));
 8000bc0:	2061      	movs	r0, #97	; 0x61
 8000bc2:	f7ff fee9 	bl	8000998 <bSpi3Read>
 8000bc6:	0003      	movs	r3, r0
 8000bc8:	0019      	movs	r1, r3
 8000bca:	1dbb      	adds	r3, r7, #6
 8000bcc:	220f      	movs	r2, #15
 8000bce:	400a      	ands	r2, r1
 8000bd0:	701a      	strb	r2, [r3, #0]
		if(tmp==MODE_STA_TX)
 8000bd2:	1dbb      	adds	r3, r7, #6
 8000bd4:	781b      	ldrb	r3, [r3, #0]
 8000bd6:	2b06      	cmp	r3, #6
 8000bd8:	d009      	beq.n	8000bee <bGoTx+0x62>
	for(i=0; i<100; i++){
 8000bda:	1dfb      	adds	r3, r7, #7
 8000bdc:	781a      	ldrb	r2, [r3, #0]
 8000bde:	1dfb      	adds	r3, r7, #7
 8000be0:	3201      	adds	r2, #1
 8000be2:	701a      	strb	r2, [r3, #0]
 8000be4:	1dfb      	adds	r3, r7, #7
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	2b63      	cmp	r3, #99	; 0x63
 8000bea:	d9da      	bls.n	8000ba2 <bGoTx+0x16>
 8000bec:	e000      	b.n	8000bf0 <bGoTx+0x64>
			break;
 8000bee:	46c0      	nop			; (mov r8, r8)
	}
	if(i>=100)
 8000bf0:	1dfb      	adds	r3, r7, #7
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	2b63      	cmp	r3, #99	; 0x63
 8000bf6:	d901      	bls.n	8000bfc <bGoTx+0x70>
		return(false);
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	e000      	b.n	8000bfe <bGoTx+0x72>
	else
		return(true);
 8000bfc:	2301      	movs	r3, #1
}
 8000bfe:	0018      	movs	r0, r3
 8000c00:	46bd      	mov	sp, r7
 8000c02:	b002      	add	sp, #8
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	46c0      	nop			; (mov r8, r8)
 8000c08:	00006040 	.word	0x00006040

08000c0c <bGoSleep>:
**Function: Entry Sleep Mode
**Input:    none
**Output:   none
**********************************************************/
byte bGoSleep(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b082      	sub	sp, #8
 8000c10:	af00      	add	r7, sp, #0
	byte tmp;

	vSpi3Write(((word)CMT23_MODE_CTL<<8)+MODE_GO_SLEEP);
 8000c12:	4b11      	ldr	r3, [pc, #68]	; (8000c58 <bGoSleep+0x4c>)
 8000c14:	0018      	movs	r0, r3
 8000c16:	f7ff fea2 	bl	800095e <vSpi3Write>
	for(int i=0; i<100; i++){
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	607b      	str	r3, [r7, #4]
 8000c1e:	e004      	b.n	8000c2a <bGoSleep+0x1e>
				_delay_us(); //_delay_us(100);
 8000c20:	f7ff fd8a 	bl	8000738 <_delay_us>
	for(int i=0; i<100; i++){
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	3301      	adds	r3, #1
 8000c28:	607b      	str	r3, [r7, #4]
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	2b63      	cmp	r3, #99	; 0x63
 8000c2e:	ddf7      	ble.n	8000c20 <bGoSleep+0x14>
			}	//enough?
	tmp = (MODE_MASK_STA & bSpi3Read(CMT23_MODE_STA));
 8000c30:	2061      	movs	r0, #97	; 0x61
 8000c32:	f7ff feb1 	bl	8000998 <bSpi3Read>
 8000c36:	0003      	movs	r3, r0
 8000c38:	0019      	movs	r1, r3
 8000c3a:	1cfb      	adds	r3, r7, #3
 8000c3c:	220f      	movs	r2, #15
 8000c3e:	400a      	ands	r2, r1
 8000c40:	701a      	strb	r2, [r3, #0]
	if(tmp==MODE_GO_SLEEP)
 8000c42:	1cfb      	adds	r3, r7, #3
 8000c44:	781b      	ldrb	r3, [r3, #0]
 8000c46:	2b10      	cmp	r3, #16
 8000c48:	d101      	bne.n	8000c4e <bGoSleep+0x42>
		return(true);
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	e000      	b.n	8000c50 <bGoSleep+0x44>
	else
		return(false);
 8000c4e:	2300      	movs	r3, #0
}
 8000c50:	0018      	movs	r0, r3
 8000c52:	46bd      	mov	sp, r7
 8000c54:	b002      	add	sp, #8
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	00006010 	.word	0x00006010

08000c5c <bGoStandby>:
**Function: Entry Standby Mode
**Input:    none
**Output:   none
**********************************************************/
byte bGoStandby(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b082      	sub	sp, #8
 8000c60:	af00      	add	r7, sp, #0
	byte tmp, i;

	RssiTrig = false;
 8000c62:	4b1e      	ldr	r3, [pc, #120]	; (8000cdc <bGoStandby+0x80>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	701a      	strb	r2, [r3, #0]
	vSpi3Write(((word)CMT23_MODE_CTL<<8)+MODE_GO_STBY);
 8000c68:	4b1d      	ldr	r3, [pc, #116]	; (8000ce0 <bGoStandby+0x84>)
 8000c6a:	0018      	movs	r0, r3
 8000c6c:	f7ff fe77 	bl	800095e <vSpi3Write>
	for(i=0; i<100; i++){
 8000c70:	1dfb      	adds	r3, r7, #7
 8000c72:	2200      	movs	r2, #0
 8000c74:	701a      	strb	r2, [r3, #0]
 8000c76:	e020      	b.n	8000cba <bGoStandby+0x5e>
		for(i=0; i<100; i++){
 8000c78:	1dfb      	adds	r3, r7, #7
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	701a      	strb	r2, [r3, #0]
 8000c7e:	e006      	b.n	8000c8e <bGoStandby+0x32>
					_delay_us(); //_delay_us(100);
 8000c80:	f7ff fd5a 	bl	8000738 <_delay_us>
		for(i=0; i<100; i++){
 8000c84:	1dfb      	adds	r3, r7, #7
 8000c86:	781a      	ldrb	r2, [r3, #0]
 8000c88:	1dfb      	adds	r3, r7, #7
 8000c8a:	3201      	adds	r2, #1
 8000c8c:	701a      	strb	r2, [r3, #0]
 8000c8e:	1dfb      	adds	r3, r7, #7
 8000c90:	781b      	ldrb	r3, [r3, #0]
 8000c92:	2b63      	cmp	r3, #99	; 0x63
 8000c94:	d9f4      	bls.n	8000c80 <bGoStandby+0x24>
				}
		tmp = (MODE_MASK_STA & bSpi3Read(CMT23_MODE_STA));
 8000c96:	2061      	movs	r0, #97	; 0x61
 8000c98:	f7ff fe7e 	bl	8000998 <bSpi3Read>
 8000c9c:	0003      	movs	r3, r0
 8000c9e:	0019      	movs	r1, r3
 8000ca0:	1dbb      	adds	r3, r7, #6
 8000ca2:	220f      	movs	r2, #15
 8000ca4:	400a      	ands	r2, r1
 8000ca6:	701a      	strb	r2, [r3, #0]
		if(tmp==MODE_STA_STBY)
 8000ca8:	1dbb      	adds	r3, r7, #6
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	2b02      	cmp	r3, #2
 8000cae:	d009      	beq.n	8000cc4 <bGoStandby+0x68>
	for(i=0; i<100; i++){
 8000cb0:	1dfb      	adds	r3, r7, #7
 8000cb2:	781a      	ldrb	r2, [r3, #0]
 8000cb4:	1dfb      	adds	r3, r7, #7
 8000cb6:	3201      	adds	r2, #1
 8000cb8:	701a      	strb	r2, [r3, #0]
 8000cba:	1dfb      	adds	r3, r7, #7
 8000cbc:	781b      	ldrb	r3, [r3, #0]
 8000cbe:	2b63      	cmp	r3, #99	; 0x63
 8000cc0:	d9da      	bls.n	8000c78 <bGoStandby+0x1c>
 8000cc2:	e000      	b.n	8000cc6 <bGoStandby+0x6a>
			break;
 8000cc4:	46c0      	nop			; (mov r8, r8)
	}
	if(i>=100)
 8000cc6:	1dfb      	adds	r3, r7, #7
 8000cc8:	781b      	ldrb	r3, [r3, #0]
 8000cca:	2b63      	cmp	r3, #99	; 0x63
 8000ccc:	d901      	bls.n	8000cd2 <bGoStandby+0x76>
		return(false);
 8000cce:	2300      	movs	r3, #0
 8000cd0:	e000      	b.n	8000cd4 <bGoStandby+0x78>
	else
		return(true);
 8000cd2:	2301      	movs	r3, #1
}
 8000cd4:	0018      	movs	r0, r3
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	b002      	add	sp, #8
 8000cda:	bd80      	pop	{r7, pc}
 8000cdc:	20000231 	.word	0x20000231
 8000ce0:	00006002 	.word	0x00006002

08000ce4 <vSoftReset>:
**Function: Software reset Chipset
**Input:    none
**Output:   none
**********************************************************/
void vSoftReset(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	af00      	add	r7, sp, #0
	vSpi3Write(((word)CMT23_SOFTRST<<8)+0xFF);
 8000ce8:	4b04      	ldr	r3, [pc, #16]	; (8000cfc <vSoftReset+0x18>)
 8000cea:	0018      	movs	r0, r3
 8000cec:	f7ff fe37 	bl	800095e <vSpi3Write>
	HAL_Delay(1);				//enough?
 8000cf0:	2001      	movs	r0, #1
 8000cf2:	f000 fcdd 	bl	80016b0 <HAL_Delay>
}
 8000cf6:	46c0      	nop			; (mov r8, r8)
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	00007fff 	.word	0x00007fff

08000d00 <vGpioFuncCfg>:
**Function: GPIO Function config
**Input:    none
**Output:   none
**********************************************************/
void vGpioFuncCfg(byte io_cfg)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b082      	sub	sp, #8
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	0002      	movs	r2, r0
 8000d08:	1dfb      	adds	r3, r7, #7
 8000d0a:	701a      	strb	r2, [r3, #0]
	vSpi3Write(((word)CMT23_IO_SEL<<8)+io_cfg);
 8000d0c:	1dfb      	adds	r3, r7, #7
 8000d0e:	781b      	ldrb	r3, [r3, #0]
 8000d10:	22ca      	movs	r2, #202	; 0xca
 8000d12:	01d2      	lsls	r2, r2, #7
 8000d14:	4694      	mov	ip, r2
 8000d16:	4463      	add	r3, ip
 8000d18:	0018      	movs	r0, r3
 8000d1a:	f7ff fe20 	bl	800095e <vSpi3Write>
}
 8000d1e:	46c0      	nop			; (mov r8, r8)
 8000d20:	46bd      	mov	sp, r7
 8000d22:	b002      	add	sp, #8
 8000d24:	bd80      	pop	{r7, pc}

08000d26 <vIntSrcCfg>:
**Function: config interrupt source  
**Input:    int_1, int_2
**Output:   none
**********************************************************/
void vIntSrcCfg(byte int_1, byte int_2)
{
 8000d26:	b590      	push	{r4, r7, lr}
 8000d28:	b085      	sub	sp, #20
 8000d2a:	af00      	add	r7, sp, #0
 8000d2c:	0002      	movs	r2, r0
 8000d2e:	1dfb      	adds	r3, r7, #7
 8000d30:	701a      	strb	r2, [r3, #0]
 8000d32:	1dbb      	adds	r3, r7, #6
 8000d34:	1c0a      	adds	r2, r1, #0
 8000d36:	701a      	strb	r2, [r3, #0]
	byte tmp;
	tmp = INT_MASK & bSpi3Read(CMT23_INT1_CTL);
 8000d38:	2066      	movs	r0, #102	; 0x66
 8000d3a:	f7ff fe2d 	bl	8000998 <bSpi3Read>
 8000d3e:	0003      	movs	r3, r0
 8000d40:	0019      	movs	r1, r3
 8000d42:	240f      	movs	r4, #15
 8000d44:	193b      	adds	r3, r7, r4
 8000d46:	221f      	movs	r2, #31
 8000d48:	4391      	bics	r1, r2
 8000d4a:	000a      	movs	r2, r1
 8000d4c:	701a      	strb	r2, [r3, #0]
	vSpi3Write(((word)CMT23_INT1_CTL<<8)+(tmp|int_1));
 8000d4e:	193a      	adds	r2, r7, r4
 8000d50:	1dfb      	adds	r3, r7, #7
 8000d52:	7812      	ldrb	r2, [r2, #0]
 8000d54:	781b      	ldrb	r3, [r3, #0]
 8000d56:	4313      	orrs	r3, r2
 8000d58:	b2db      	uxtb	r3, r3
 8000d5a:	22cc      	movs	r2, #204	; 0xcc
 8000d5c:	01d2      	lsls	r2, r2, #7
 8000d5e:	4694      	mov	ip, r2
 8000d60:	4463      	add	r3, ip
 8000d62:	0018      	movs	r0, r3
 8000d64:	f7ff fdfb 	bl	800095e <vSpi3Write>

	tmp = INT_MASK & bSpi3Read(CMT23_INT2_CTL);
 8000d68:	2067      	movs	r0, #103	; 0x67
 8000d6a:	f7ff fe15 	bl	8000998 <bSpi3Read>
 8000d6e:	0003      	movs	r3, r0
 8000d70:	0019      	movs	r1, r3
 8000d72:	193b      	adds	r3, r7, r4
 8000d74:	221f      	movs	r2, #31
 8000d76:	4391      	bics	r1, r2
 8000d78:	000a      	movs	r2, r1
 8000d7a:	701a      	strb	r2, [r3, #0]
	vSpi3Write(((word)CMT23_INT2_CTL<<8)+(tmp|int_2));
 8000d7c:	193a      	adds	r2, r7, r4
 8000d7e:	1dbb      	adds	r3, r7, #6
 8000d80:	7812      	ldrb	r2, [r2, #0]
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	4313      	orrs	r3, r2
 8000d86:	b2db      	uxtb	r3, r3
 8000d88:	22ce      	movs	r2, #206	; 0xce
 8000d8a:	01d2      	lsls	r2, r2, #7
 8000d8c:	4694      	mov	ip, r2
 8000d8e:	4463      	add	r3, ip
 8000d90:	0018      	movs	r0, r3
 8000d92:	f7ff fde4 	bl	800095e <vSpi3Write>
}
 8000d96:	46c0      	nop			; (mov r8, r8)
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	b005      	add	sp, #20
 8000d9c:	bd90      	pop	{r4, r7, pc}

08000d9e <vEnableAntSwitch>:
**Function:  
**Input:    
**Output:   none
**********************************************************/
void vEnableAntSwitch(byte mode)
{
 8000d9e:	b5b0      	push	{r4, r5, r7, lr}
 8000da0:	b084      	sub	sp, #16
 8000da2:	af00      	add	r7, sp, #0
 8000da4:	0002      	movs	r2, r0
 8000da6:	1dfb      	adds	r3, r7, #7
 8000da8:	701a      	strb	r2, [r3, #0]
	byte tmp;
	tmp = bSpi3Read(CMT23_INT1_CTL);
 8000daa:	250f      	movs	r5, #15
 8000dac:	197c      	adds	r4, r7, r5
 8000dae:	2066      	movs	r0, #102	; 0x66
 8000db0:	f7ff fdf2 	bl	8000998 <bSpi3Read>
 8000db4:	0003      	movs	r3, r0
 8000db6:	7023      	strb	r3, [r4, #0]
	tmp&= 0x3F;
 8000db8:	197b      	adds	r3, r7, r5
 8000dba:	197a      	adds	r2, r7, r5
 8000dbc:	7812      	ldrb	r2, [r2, #0]
 8000dbe:	213f      	movs	r1, #63	; 0x3f
 8000dc0:	400a      	ands	r2, r1
 8000dc2:	701a      	strb	r2, [r3, #0]
	switch(mode)
 8000dc4:	1dfb      	adds	r3, r7, #7
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	2b01      	cmp	r3, #1
 8000dca:	d002      	beq.n	8000dd2 <vEnableAntSwitch+0x34>
 8000dcc:	2b02      	cmp	r3, #2
 8000dce:	d009      	beq.n	8000de4 <vEnableAntSwitch+0x46>
			tmp |= RF_SWT1_EN; break;		//GPO1=RxActive; GPO2=TxActive
		case 2:
			tmp |= RF_SWT2_EN; break;		//GPO1=RxActive; GPO2=!RxActive
		case 0:
		default:
			break;							//Disable
 8000dd0:	e010      	b.n	8000df4 <vEnableAntSwitch+0x56>
			tmp |= RF_SWT1_EN; break;		//GPO1=RxActive; GPO2=TxActive
 8000dd2:	220f      	movs	r2, #15
 8000dd4:	18bb      	adds	r3, r7, r2
 8000dd6:	18ba      	adds	r2, r7, r2
 8000dd8:	7812      	ldrb	r2, [r2, #0]
 8000dda:	2180      	movs	r1, #128	; 0x80
 8000ddc:	4249      	negs	r1, r1
 8000dde:	430a      	orrs	r2, r1
 8000de0:	701a      	strb	r2, [r3, #0]
 8000de2:	e007      	b.n	8000df4 <vEnableAntSwitch+0x56>
			tmp |= RF_SWT2_EN; break;		//GPO1=RxActive; GPO2=!RxActive
 8000de4:	220f      	movs	r2, #15
 8000de6:	18bb      	adds	r3, r7, r2
 8000de8:	18ba      	adds	r2, r7, r2
 8000dea:	7812      	ldrb	r2, [r2, #0]
 8000dec:	2140      	movs	r1, #64	; 0x40
 8000dee:	430a      	orrs	r2, r1
 8000df0:	701a      	strb	r2, [r3, #0]
 8000df2:	46c0      	nop			; (mov r8, r8)
	}
	vSpi3Write(((word)CMT23_INT1_CTL<<8)+tmp);
 8000df4:	230f      	movs	r3, #15
 8000df6:	18fb      	adds	r3, r7, r3
 8000df8:	781b      	ldrb	r3, [r3, #0]
 8000dfa:	22cc      	movs	r2, #204	; 0xcc
 8000dfc:	01d2      	lsls	r2, r2, #7
 8000dfe:	4694      	mov	ip, r2
 8000e00:	4463      	add	r3, ip
 8000e02:	0018      	movs	r0, r3
 8000e04:	f7ff fdab 	bl	800095e <vSpi3Write>
}
 8000e08:	46c0      	nop			; (mov r8, r8)
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	b004      	add	sp, #16
 8000e0e:	bdb0      	pop	{r4, r5, r7, pc}

08000e10 <vIntSrcEnable>:
**Function: enable interrupt source 
**Input:    en_int
**Output:   none
**********************************************************/
void vIntSrcEnable(byte en_int)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b082      	sub	sp, #8
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	0002      	movs	r2, r0
 8000e18:	1dfb      	adds	r3, r7, #7
 8000e1a:	701a      	strb	r2, [r3, #0]
	vSpi3Write(((word)CMT23_INT_EN<<8)+en_int);
 8000e1c:	1dfb      	adds	r3, r7, #7
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	22d0      	movs	r2, #208	; 0xd0
 8000e22:	01d2      	lsls	r2, r2, #7
 8000e24:	4694      	mov	ip, r2
 8000e26:	4463      	add	r3, ip
 8000e28:	0018      	movs	r0, r3
 8000e2a:	f7ff fd98 	bl	800095e <vSpi3Write>
}
 8000e2e:	46c0      	nop			; (mov r8, r8)
 8000e30:	46bd      	mov	sp, r7
 8000e32:	b002      	add	sp, #8
 8000e34:	bd80      	pop	{r7, pc}
	...

08000e38 <bIntSrcFlagClr>:
**Function: clear flag
**Input:    none
**Output:   equ CMT23_INT_EN
**********************************************************/
byte bIntSrcFlagClr(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b082      	sub	sp, #8
 8000e3c:	af00      	add	r7, sp, #0
	//byte tmp;
	//byte int_clr2 = 0;
	//byte int_clr1 = 0;
	byte flg = 0;
 8000e3e:	1dfb      	adds	r3, r7, #7
 8000e40:	2200      	movs	r2, #0
 8000e42:	701a      	strb	r2, [r3, #0]
		int_clr1 |= RX_TIMEOUT_CLR;
		flg |= RX_TMO_EN;
	}
	vSpi3Write(((word)CMT23_INT_CLR1<<8)+int_clr1);	//Clear flag
#endif
	vSpi3Write(((word)CMT23_INT_CLR1<<8)+0x07); //Clear flag
 8000e44:	4b06      	ldr	r3, [pc, #24]	; (8000e60 <bIntSrcFlagClr+0x28>)
 8000e46:	0018      	movs	r0, r3
 8000e48:	f7ff fd89 	bl	800095e <vSpi3Write>
	vSpi3Write(((word)CMT23_INT_CLR2<<8)+0xFF);	//Clear flag
 8000e4c:	4b05      	ldr	r3, [pc, #20]	; (8000e64 <bIntSrcFlagClr+0x2c>)
 8000e4e:	0018      	movs	r0, r3
 8000e50:	f7ff fd85 	bl	800095e <vSpi3Write>

	return(flg);
 8000e54:	1dfb      	adds	r3, r7, #7
 8000e56:	781b      	ldrb	r3, [r3, #0]
}
 8000e58:	0018      	movs	r0, r3
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	b002      	add	sp, #8
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	00006a07 	.word	0x00006a07
 8000e64:	00006bff 	.word	0x00006bff

08000e68 <vClearFIFO>:
**Function: clear FIFO buffer
**Input:    none
**Output:   FIFO state
**********************************************************/
byte vClearFIFO(void)
{
 8000e68:	b590      	push	{r4, r7, lr}
 8000e6a:	b083      	sub	sp, #12
 8000e6c:	af00      	add	r7, sp, #0
	byte tmp;
	tmp = bSpi3Read(CMT23_FIFO_FLG);
 8000e6e:	1dfc      	adds	r4, r7, #7
 8000e70:	206e      	movs	r0, #110	; 0x6e
 8000e72:	f7ff fd91 	bl	8000998 <bSpi3Read>
 8000e76:	0003      	movs	r3, r0
 8000e78:	7023      	strb	r3, [r4, #0]
	vSpi3Write(((word)CMT23_FIFO_CLR<<8)+FIFO_CLR_RX+FIFO_CLR_TX);
 8000e7a:	4b05      	ldr	r3, [pc, #20]	; (8000e90 <vClearFIFO+0x28>)
 8000e7c:	0018      	movs	r0, r3
 8000e7e:	f7ff fd6e 	bl	800095e <vSpi3Write>
	return(tmp);
 8000e82:	1dfb      	adds	r3, r7, #7
 8000e84:	781b      	ldrb	r3, [r3, #0]
}
 8000e86:	0018      	movs	r0, r3
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	b003      	add	sp, #12
 8000e8c:	bd90      	pop	{r4, r7, pc}
 8000e8e:	46c0      	nop			; (mov r8, r8)
 8000e90:	00006c03 	.word	0x00006c03

08000e94 <vEnableWrFifo>:

#if 1		//splite fifo, tx:32bytes, rx:32bytes;
void vEnableWrFifo(void)
{
 8000e94:	b590      	push	{r4, r7, lr}
 8000e96:	b083      	sub	sp, #12
 8000e98:	af00      	add	r7, sp, #0
	byte tmp;
	tmp = bSpi3Read(CMT23_FIFO_CTL);
 8000e9a:	1dfc      	adds	r4, r7, #7
 8000e9c:	2069      	movs	r0, #105	; 0x69
 8000e9e:	f7ff fd7b 	bl	8000998 <bSpi3Read>
 8000ea2:	0003      	movs	r3, r0
 8000ea4:	7023      	strb	r3, [r4, #0]
	tmp |= (SPI_FIFO_RD_WR_SEL|FIFO_RX_TX_SEL);
 8000ea6:	1dfb      	adds	r3, r7, #7
 8000ea8:	1dfa      	adds	r2, r7, #7
 8000eaa:	7812      	ldrb	r2, [r2, #0]
 8000eac:	2105      	movs	r1, #5
 8000eae:	430a      	orrs	r2, r1
 8000eb0:	701a      	strb	r2, [r3, #0]
	vSpi3Write(((word)CMT23_FIFO_CTL<<8)+tmp);
 8000eb2:	1dfb      	adds	r3, r7, #7
 8000eb4:	781b      	ldrb	r3, [r3, #0]
 8000eb6:	22d2      	movs	r2, #210	; 0xd2
 8000eb8:	01d2      	lsls	r2, r2, #7
 8000eba:	4694      	mov	ip, r2
 8000ebc:	4463      	add	r3, ip
 8000ebe:	0018      	movs	r0, r3
 8000ec0:	f7ff fd4d 	bl	800095e <vSpi3Write>
}
 8000ec4:	46c0      	nop			; (mov r8, r8)
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	b003      	add	sp, #12
 8000eca:	bd90      	pop	{r4, r7, pc}

08000ecc <vInit>:
**Function: Init. CMT2300A
**Input:    none
**Output:   none
**********************************************************/
void vInit(void)
{
 8000ecc:	b590      	push	{r4, r7, lr}
 8000ece:	b083      	sub	sp, #12
 8000ed0:	af00      	add	r7, sp, #0
	byte tmp;
	vSpi3Init();
 8000ed2:	f7ff fc36 	bl	8000742 <vSpi3Init>
	//GPO1In();
	//GPO2In();
	GPO3In();
 8000ed6:	f7ff fe1f 	bl	8000b18 <GPO3In>

	//TX_ANTOut();
	//RX_ANTOut();

	vSoftReset();
 8000eda:	f7ff ff03 	bl	8000ce4 <vSoftReset>
	HAL_Delay(20);
 8000ede:	2014      	movs	r0, #20
 8000ee0:	f000 fbe6 	bl	80016b0 <HAL_Delay>
	bGoStandby();
 8000ee4:	f7ff feba 	bl	8000c5c <bGoStandby>

	//
	tmp = bSpi3Read(CMT23_MODE_STA);
 8000ee8:	1dfc      	adds	r4, r7, #7
 8000eea:	2061      	movs	r0, #97	; 0x61
 8000eec:	f7ff fd54 	bl	8000998 <bSpi3Read>
 8000ef0:	0003      	movs	r3, r0
 8000ef2:	7023      	strb	r3, [r4, #0]
	tmp|= EEP_CPY_DIS;
 8000ef4:	1dfb      	adds	r3, r7, #7
 8000ef6:	1dfa      	adds	r2, r7, #7
 8000ef8:	7812      	ldrb	r2, [r2, #0]
 8000efa:	2110      	movs	r1, #16
 8000efc:	430a      	orrs	r2, r1
 8000efe:	701a      	strb	r2, [r3, #0]
	tmp&= (~RSTN_IN_EN);			//Disable RstPin
 8000f00:	1dfb      	adds	r3, r7, #7
 8000f02:	1dfa      	adds	r2, r7, #7
 8000f04:	7812      	ldrb	r2, [r2, #0]
 8000f06:	2120      	movs	r1, #32
 8000f08:	438a      	bics	r2, r1
 8000f0a:	701a      	strb	r2, [r3, #0]
	vSpi3Write(((word)CMT23_MODE_STA<<8)+tmp);
 8000f0c:	1dfb      	adds	r3, r7, #7
 8000f0e:	781b      	ldrb	r3, [r3, #0]
 8000f10:	22c2      	movs	r2, #194	; 0xc2
 8000f12:	01d2      	lsls	r2, r2, #7
 8000f14:	4694      	mov	ip, r2
 8000f16:	4463      	add	r3, ip
 8000f18:	0018      	movs	r0, r3
 8000f1a:	f7ff fd20 	bl	800095e <vSpi3Write>

	bIntSrcFlagClr();
 8000f1e:	f7ff ff8b 	bl	8000e38 <bIntSrcFlagClr>
}
 8000f22:	46c0      	nop			; (mov r8, r8)
 8000f24:	46bd      	mov	sp, r7
 8000f26:	b003      	add	sp, #12
 8000f28:	bd90      	pop	{r4, r7, pc}

08000f2a <vCfgBank>:

void vCfgBank(word cfg[], byte length)
{
 8000f2a:	b590      	push	{r4, r7, lr}
 8000f2c:	b085      	sub	sp, #20
 8000f2e:	af00      	add	r7, sp, #0
 8000f30:	6078      	str	r0, [r7, #4]
 8000f32:	000a      	movs	r2, r1
 8000f34:	1cfb      	adds	r3, r7, #3
 8000f36:	701a      	strb	r2, [r3, #0]
	byte i;

	if(length!=0){
 8000f38:	1cfb      	adds	r3, r7, #3
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d01a      	beq.n	8000f76 <vCfgBank+0x4c>
		for(i=0; i<length; i++)
 8000f40:	230f      	movs	r3, #15
 8000f42:	18fb      	adds	r3, r7, r3
 8000f44:	2200      	movs	r2, #0
 8000f46:	701a      	strb	r2, [r3, #0]
 8000f48:	e00e      	b.n	8000f68 <vCfgBank+0x3e>
			vSpi3Write(cfg[i]);
 8000f4a:	240f      	movs	r4, #15
 8000f4c:	193b      	adds	r3, r7, r4
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	009b      	lsls	r3, r3, #2
 8000f52:	687a      	ldr	r2, [r7, #4]
 8000f54:	18d3      	adds	r3, r2, r3
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	0018      	movs	r0, r3
 8000f5a:	f7ff fd00 	bl	800095e <vSpi3Write>
		for(i=0; i<length; i++)
 8000f5e:	193b      	adds	r3, r7, r4
 8000f60:	781a      	ldrb	r2, [r3, #0]
 8000f62:	193b      	adds	r3, r7, r4
 8000f64:	3201      	adds	r2, #1
 8000f66:	701a      	strb	r2, [r3, #0]
 8000f68:	230f      	movs	r3, #15
 8000f6a:	18fa      	adds	r2, r7, r3
 8000f6c:	1cfb      	adds	r3, r7, #3
 8000f6e:	7812      	ldrb	r2, [r2, #0]
 8000f70:	781b      	ldrb	r3, [r3, #0]
 8000f72:	429a      	cmp	r2, r3
 8000f74:	d3e9      	bcc.n	8000f4a <vCfgBank+0x20>
	}
}
 8000f76:	46c0      	nop			; (mov r8, r8)
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	b005      	add	sp, #20
 8000f7c:	bd90      	pop	{r4, r7, pc}

08000f7e <bSendMessage>:
	rev = 0xFF;
	return(rev);
}

byte bSendMessage(byte msg[], byte length)
{
 8000f7e:	b580      	push	{r7, lr}
 8000f80:	b082      	sub	sp, #8
 8000f82:	af00      	add	r7, sp, #0
 8000f84:	6078      	str	r0, [r7, #4]
 8000f86:	000a      	movs	r2, r1
 8000f88:	1cfb      	adds	r3, r7, #3
 8000f8a:	701a      	strb	r2, [r3, #0]
	bIntSrcFlagClr();
 8000f8c:	f7ff ff54 	bl	8000e38 <bIntSrcFlagClr>
#if 1
	//mode1
	vSetTxPayloadLength(length);
 8000f90:	1cfb      	adds	r3, r7, #3
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	0018      	movs	r0, r3
 8000f96:	f000 f813 	bl	8000fc0 <vSetTxPayloadLength>
	bGoStandby();
 8000f9a:	f7ff fe5f 	bl	8000c5c <bGoStandby>
	vEnableWrFifo();
 8000f9e:	f7ff ff79 	bl	8000e94 <vEnableWrFifo>
	vSpi3BurstWriteFIFO(msg, length);
 8000fa2:	1cfb      	adds	r3, r7, #3
 8000fa4:	781a      	ldrb	r2, [r3, #0]
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	0011      	movs	r1, r2
 8000faa:	0018      	movs	r0, r3
 8000fac:	f7ff fd8a 	bl	8000ac4 <vSpi3BurstWriteFIFO>
	bGoTx();
 8000fb0:	f7ff fdec 	bl	8000b8c <bGoTx>
	vSetTxPayloadLength(length);
	bGoTx();
	vEnableWrFifo();
	vSpi3BurstWriteFIFO(msg, length);
#endif
	return(true);
 8000fb4:	2301      	movs	r3, #1
}
 8000fb6:	0018      	movs	r0, r3
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	b002      	add	sp, #8
 8000fbc:	bd80      	pop	{r7, pc}
	...

08000fc0 <vSetTxPayloadLength>:

void vSetTxPayloadLength(word length)
{
 8000fc0:	b5b0      	push	{r4, r5, r7, lr}
 8000fc2:	b084      	sub	sp, #16
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
	byte tmp;
	byte len;
	bGoStandby();
 8000fc8:	f7ff fe48 	bl	8000c5c <bGoStandby>
	tmp = bSpi3Read(CMT23_PKT_CTRL1);
 8000fcc:	250f      	movs	r5, #15
 8000fce:	197c      	adds	r4, r7, r5
 8000fd0:	2045      	movs	r0, #69	; 0x45
 8000fd2:	f7ff fce1 	bl	8000998 <bSpi3Read>
 8000fd6:	0003      	movs	r3, r0
 8000fd8:	7023      	strb	r3, [r4, #0]
	tmp&= 0x8F;
 8000fda:	0028      	movs	r0, r5
 8000fdc:	183b      	adds	r3, r7, r0
 8000fde:	183a      	adds	r2, r7, r0
 8000fe0:	7812      	ldrb	r2, [r2, #0]
 8000fe2:	2170      	movs	r1, #112	; 0x70
 8000fe4:	438a      	bics	r2, r1
 8000fe6:	701a      	strb	r2, [r3, #0]

	if(length!=0){
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d01c      	beq.n	8001028 <vSetTxPayloadLength+0x68>
		if(FixedPktLength){
 8000fee:	4b24      	ldr	r3, [pc, #144]	; (8001080 <vSetTxPayloadLength+0xc0>)
 8000ff0:	781b      	ldrb	r3, [r3, #0]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d00c      	beq.n	8001010 <vSetTxPayloadLength+0x50>
		  tmp &= ~(1<<0);		//clear bit0
 8000ff6:	183b      	adds	r3, r7, r0
 8000ff8:	183a      	adds	r2, r7, r0
 8000ffa:	7812      	ldrb	r2, [r2, #0]
 8000ffc:	2101      	movs	r1, #1
 8000ffe:	438a      	bics	r2, r1
 8001000:	701a      	strb	r2, [r3, #0]
		  len = length - 1;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	b2da      	uxtb	r2, r3
 8001006:	230e      	movs	r3, #14
 8001008:	18fb      	adds	r3, r7, r3
 800100a:	3a01      	subs	r2, #1
 800100c:	701a      	strb	r2, [r3, #0]
 800100e:	e00f      	b.n	8001030 <vSetTxPayloadLength+0x70>
		}
		else{
		  tmp |= (1<<0);	   //set bit0
 8001010:	220f      	movs	r2, #15
 8001012:	18bb      	adds	r3, r7, r2
 8001014:	18ba      	adds	r2, r7, r2
 8001016:	7812      	ldrb	r2, [r2, #0]
 8001018:	2101      	movs	r1, #1
 800101a:	430a      	orrs	r2, r1
 800101c:	701a      	strb	r2, [r3, #0]
		  len = length;
 800101e:	230e      	movs	r3, #14
 8001020:	18fb      	adds	r3, r7, r3
 8001022:	687a      	ldr	r2, [r7, #4]
 8001024:	701a      	strb	r2, [r3, #0]
 8001026:	e003      	b.n	8001030 <vSetTxPayloadLength+0x70>
		}
	}else
		len = 0;
 8001028:	230e      	movs	r3, #14
 800102a:	18fb      	adds	r3, r7, r3
 800102c:	2200      	movs	r2, #0
 800102e:	701a      	strb	r2, [r3, #0]

	tmp|= (((byte)(len>>8)&0x07)<<4);
 8001030:	240e      	movs	r4, #14
 8001032:	193b      	adds	r3, r7, r4
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	121b      	asrs	r3, r3, #8
 8001038:	b2db      	uxtb	r3, r3
 800103a:	011b      	lsls	r3, r3, #4
 800103c:	b25b      	sxtb	r3, r3
 800103e:	2270      	movs	r2, #112	; 0x70
 8001040:	4013      	ands	r3, r2
 8001042:	b25a      	sxtb	r2, r3
 8001044:	210f      	movs	r1, #15
 8001046:	187b      	adds	r3, r7, r1
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	b25b      	sxtb	r3, r3
 800104c:	4313      	orrs	r3, r2
 800104e:	b25a      	sxtb	r2, r3
 8001050:	187b      	adds	r3, r7, r1
 8001052:	701a      	strb	r2, [r3, #0]
	vSpi3Write(((word)CMT23_PKT_CTRL1<<8)+tmp);
 8001054:	187b      	adds	r3, r7, r1
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	228a      	movs	r2, #138	; 0x8a
 800105a:	01d2      	lsls	r2, r2, #7
 800105c:	4694      	mov	ip, r2
 800105e:	4463      	add	r3, ip
 8001060:	0018      	movs	r0, r3
 8001062:	f7ff fc7c 	bl	800095e <vSpi3Write>
	vSpi3Write(((word)CMT23_PKT_LEN<<8)+(byte)len);	//Payload length
 8001066:	193b      	adds	r3, r7, r4
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	228c      	movs	r2, #140	; 0x8c
 800106c:	01d2      	lsls	r2, r2, #7
 800106e:	4694      	mov	ip, r2
 8001070:	4463      	add	r3, ip
 8001072:	0018      	movs	r0, r3
 8001074:	f7ff fc73 	bl	800095e <vSpi3Write>
	//bGoSleep();
}
 8001078:	46c0      	nop			; (mov r8, r8)
 800107a:	46bd      	mov	sp, r7
 800107c:	b004      	add	sp, #16
 800107e:	bdb0      	pop	{r4, r5, r7, pc}
 8001080:	20000232 	.word	0x20000232

08001084 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001084:	b5b0      	push	{r4, r5, r7, lr}
 8001086:	b090      	sub	sp, #64	; 0x40
 8001088:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800108a:	f000 faa1 	bl	80015d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800108e:	f000 f8c7 	bl	8001220 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001092:	f000 f95f 	bl	8001354 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8001096:	f000 f92f 	bl	80012f8 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */
  #define TX_NUM  23
  byte tx_buf[32] = {'H', 'o', 'p', 'e', 'R', 'F', ' ', 'R', 'F', 'M', ' ', 'C', 'O', 'B', 'R', 'F', 'M', '3', '0', '0', 'A','1','2'};
 800109a:	2320      	movs	r3, #32
 800109c:	18f9      	adds	r1, r7, r3
 800109e:	4a51      	ldr	r2, [pc, #324]	; (80011e4 <main+0x160>)
 80010a0:	000b      	movs	r3, r1
 80010a2:	ca31      	ldmia	r2!, {r0, r4, r5}
 80010a4:	c331      	stmia	r3!, {r0, r4, r5}
 80010a6:	ca31      	ldmia	r2!, {r0, r4, r5}
 80010a8:	c331      	stmia	r3!, {r0, r4, r5}
 80010aa:	000b      	movs	r3, r1
 80010ac:	3318      	adds	r3, #24
 80010ae:	2208      	movs	r2, #8
 80010b0:	2100      	movs	r1, #0
 80010b2:	0018      	movs	r0, r3
 80010b4:	f002 f984 	bl	80033c0 <memset>
  byte tx_buf2[32] = {'2', '4', '5', '6', '6', '5', '4', '3', '2', 'A', '0', '0', '0', '0', '0', '0', '0', '0', '0', '2', 'B', '2','4'};
 80010b8:	0039      	movs	r1, r7
 80010ba:	4a4b      	ldr	r2, [pc, #300]	; (80011e8 <main+0x164>)
 80010bc:	000b      	movs	r3, r1
 80010be:	ca31      	ldmia	r2!, {r0, r4, r5}
 80010c0:	c331      	stmia	r3!, {r0, r4, r5}
 80010c2:	ca31      	ldmia	r2!, {r0, r4, r5}
 80010c4:	c331      	stmia	r3!, {r0, r4, r5}
 80010c6:	000b      	movs	r3, r1
 80010c8:	3318      	adds	r3, #24
 80010ca:	2208      	movs	r2, #8
 80010cc:	2100      	movs	r1, #0
 80010ce:	0018      	movs	r0, r3
 80010d0:	f002 f976 	bl	80033c0 <memset>



  HAL_UART_Transmit(&hlpuart1, (uint8_t *)"Basladi\r\n", 9, 100);
 80010d4:	4945      	ldr	r1, [pc, #276]	; (80011ec <main+0x168>)
 80010d6:	4846      	ldr	r0, [pc, #280]	; (80011f0 <main+0x16c>)
 80010d8:	2364      	movs	r3, #100	; 0x64
 80010da:	2209      	movs	r2, #9
 80010dc:	f001 fc82 	bl	80029e4 <HAL_UART_Transmit>

  FixedPktLength    = 0;
 80010e0:	4b44      	ldr	r3, [pc, #272]	; (80011f4 <main+0x170>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	701a      	strb	r2, [r3, #0]
  PayloadLength     = 21;
 80010e6:	4b44      	ldr	r3, [pc, #272]	; (80011f8 <main+0x174>)
 80010e8:	2215      	movs	r2, #21
 80010ea:	601a      	str	r2, [r3, #0]
  vInit();
 80010ec:	f7ff feee 	bl	8000ecc <vInit>
  vCfgBank(CMTBank, 12);
 80010f0:	4b42      	ldr	r3, [pc, #264]	; (80011fc <main+0x178>)
 80010f2:	210c      	movs	r1, #12
 80010f4:	0018      	movs	r0, r3
 80010f6:	f7ff ff18 	bl	8000f2a <vCfgBank>
  vCfgBank(SystemBank, 12);
 80010fa:	4b41      	ldr	r3, [pc, #260]	; (8001200 <main+0x17c>)
 80010fc:	210c      	movs	r1, #12
 80010fe:	0018      	movs	r0, r3
 8001100:	f7ff ff13 	bl	8000f2a <vCfgBank>
  vCfgBank(FrequencyBank, 8);
 8001104:	4b3f      	ldr	r3, [pc, #252]	; (8001204 <main+0x180>)
 8001106:	2108      	movs	r1, #8
 8001108:	0018      	movs	r0, r3
 800110a:	f7ff ff0e 	bl	8000f2a <vCfgBank>
  vCfgBank(DataRateBank, 24);
 800110e:	4b3e      	ldr	r3, [pc, #248]	; (8001208 <main+0x184>)
 8001110:	2118      	movs	r1, #24
 8001112:	0018      	movs	r0, r3
 8001114:	f7ff ff09 	bl	8000f2a <vCfgBank>
  vCfgBank(BasebandBank, 29);
 8001118:	4b3c      	ldr	r3, [pc, #240]	; (800120c <main+0x188>)
 800111a:	211d      	movs	r1, #29
 800111c:	0018      	movs	r0, r3
 800111e:	f7ff ff04 	bl	8000f2a <vCfgBank>
  vCfgBank(TXBank, 11);
 8001122:	4b3b      	ldr	r3, [pc, #236]	; (8001210 <main+0x18c>)
 8001124:	210b      	movs	r1, #11
 8001126:	0018      	movs	r0, r3
 8001128:	f7ff feff 	bl	8000f2a <vCfgBank>
  vEnableAntSwitch(0);
 800112c:	2000      	movs	r0, #0
 800112e:	f7ff fe36 	bl	8000d9e <vEnableAntSwitch>
  vGpioFuncCfg(GPIO1_DCLK + GPIO2_DCLK + GPIO3_INT2); //GPIO Maping
 8001132:	202f      	movs	r0, #47	; 0x2f
 8001134:	f7ff fde4 	bl	8000d00 <vGpioFuncCfg>


  vIntSrcCfg(INT_FIFO_NMTY_TX, INT_TX_DONE);    //IRQ maping
 8001138:	210a      	movs	r1, #10
 800113a:	2010      	movs	r0, #16
 800113c:	f7ff fdf3 	bl	8000d26 <vIntSrcCfg>
  vIntSrcEnable(TX_DONE_EN);
 8001140:	2020      	movs	r0, #32
 8001142:	f7ff fe65 	bl	8000e10 <vIntSrcEnable>
  vClearFIFO();
 8001146:	f7ff fe8f 	bl	8000e68 <vClearFIFO>
  bGoSleep();
 800114a:	f7ff fd5f 	bl	8000c0c <bGoSleep>

  HAL_UART_Transmit(&hlpuart1, (uint8_t *)"Tx...\r\n", 7, 100);
 800114e:	4931      	ldr	r1, [pc, #196]	; (8001214 <main+0x190>)
 8001150:	4827      	ldr	r0, [pc, #156]	; (80011f0 <main+0x16c>)
 8001152:	2364      	movs	r3, #100	; 0x64
 8001154:	2207      	movs	r2, #7
 8001156:	f001 fc45 	bl	80029e4 <HAL_UART_Transmit>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  bSendMessage(tx_buf, TX_NUM);
 800115a:	2320      	movs	r3, #32
 800115c:	18fb      	adds	r3, r7, r3
 800115e:	2117      	movs	r1, #23
 8001160:	0018      	movs	r0, r3
 8001162:	f7ff ff0c 	bl	8000f7e <bSendMessage>
	  while (GPO3_L());
 8001166:	46c0      	nop			; (mov r8, r8)
 8001168:	2380      	movs	r3, #128	; 0x80
 800116a:	015a      	lsls	r2, r3, #5
 800116c:	23a0      	movs	r3, #160	; 0xa0
 800116e:	05db      	lsls	r3, r3, #23
 8001170:	0011      	movs	r1, r2
 8001172:	0018      	movs	r0, r3
 8001174:	f000 fce2 	bl	8001b3c <HAL_GPIO_ReadPin>
 8001178:	1e03      	subs	r3, r0, #0
 800117a:	d0f5      	beq.n	8001168 <main+0xe4>
	  bIntSrcFlagClr();
 800117c:	f7ff fe5c 	bl	8000e38 <bIntSrcFlagClr>
	  vClearFIFO();
 8001180:	f7ff fe72 	bl	8000e68 <vClearFIFO>
	  bGoSleep();
 8001184:	f7ff fd42 	bl	8000c0c <bGoSleep>
	  HAL_UART_Transmit( &hlpuart1, (uint8_t *)"gonderildi\r\n",12, 100);
 8001188:	4923      	ldr	r1, [pc, #140]	; (8001218 <main+0x194>)
 800118a:	4819      	ldr	r0, [pc, #100]	; (80011f0 <main+0x16c>)
 800118c:	2364      	movs	r3, #100	; 0x64
 800118e:	220c      	movs	r2, #12
 8001190:	f001 fc28 	bl	80029e4 <HAL_UART_Transmit>
	  HAL_Delay(2000);
 8001194:	23fa      	movs	r3, #250	; 0xfa
 8001196:	00db      	lsls	r3, r3, #3
 8001198:	0018      	movs	r0, r3
 800119a:	f000 fa89 	bl	80016b0 <HAL_Delay>

	  bSendMessage(tx_buf2, TX_NUM);
 800119e:	003b      	movs	r3, r7
 80011a0:	2117      	movs	r1, #23
 80011a2:	0018      	movs	r0, r3
 80011a4:	f7ff feeb 	bl	8000f7e <bSendMessage>
	  	  while (GPO3_L());
 80011a8:	46c0      	nop			; (mov r8, r8)
 80011aa:	2380      	movs	r3, #128	; 0x80
 80011ac:	015a      	lsls	r2, r3, #5
 80011ae:	23a0      	movs	r3, #160	; 0xa0
 80011b0:	05db      	lsls	r3, r3, #23
 80011b2:	0011      	movs	r1, r2
 80011b4:	0018      	movs	r0, r3
 80011b6:	f000 fcc1 	bl	8001b3c <HAL_GPIO_ReadPin>
 80011ba:	1e03      	subs	r3, r0, #0
 80011bc:	d0f5      	beq.n	80011aa <main+0x126>
	  	  bIntSrcFlagClr();
 80011be:	f7ff fe3b 	bl	8000e38 <bIntSrcFlagClr>
	  	  vClearFIFO();
 80011c2:	f7ff fe51 	bl	8000e68 <vClearFIFO>
	  	  bGoSleep();
 80011c6:	f7ff fd21 	bl	8000c0c <bGoSleep>
	  	  HAL_UART_Transmit( &hlpuart1, (uint8_t *)"tx_buf2\r\n",12, 100);
 80011ca:	4914      	ldr	r1, [pc, #80]	; (800121c <main+0x198>)
 80011cc:	4808      	ldr	r0, [pc, #32]	; (80011f0 <main+0x16c>)
 80011ce:	2364      	movs	r3, #100	; 0x64
 80011d0:	220c      	movs	r2, #12
 80011d2:	f001 fc07 	bl	80029e4 <HAL_UART_Transmit>
	  	  HAL_Delay(2000);
 80011d6:	23fa      	movs	r3, #250	; 0xfa
 80011d8:	00db      	lsls	r3, r3, #3
 80011da:	0018      	movs	r0, r3
 80011dc:	f000 fa68 	bl	80016b0 <HAL_Delay>
	  bSendMessage(tx_buf, TX_NUM);
 80011e0:	e7bb      	b.n	800115a <main+0xd6>
 80011e2:	46c0      	nop			; (mov r8, r8)
 80011e4:	08003418 	.word	0x08003418
 80011e8:	08003438 	.word	0x08003438
 80011ec:	080033e8 	.word	0x080033e8
 80011f0:	200001a8 	.word	0x200001a8
 80011f4:	20000232 	.word	0x20000232
 80011f8:	20000234 	.word	0x20000234
 80011fc:	20000000 	.word	0x20000000
 8001200:	20000030 	.word	0x20000030
 8001204:	20000060 	.word	0x20000060
 8001208:	20000080 	.word	0x20000080
 800120c:	200000e0 	.word	0x200000e0
 8001210:	20000154 	.word	0x20000154
 8001214:	080033f4 	.word	0x080033f4
 8001218:	080033fc 	.word	0x080033fc
 800121c:	0800340c 	.word	0x0800340c

08001220 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001220:	b590      	push	{r4, r7, lr}
 8001222:	b099      	sub	sp, #100	; 0x64
 8001224:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001226:	242c      	movs	r4, #44	; 0x2c
 8001228:	193b      	adds	r3, r7, r4
 800122a:	0018      	movs	r0, r3
 800122c:	2334      	movs	r3, #52	; 0x34
 800122e:	001a      	movs	r2, r3
 8001230:	2100      	movs	r1, #0
 8001232:	f002 f8c5 	bl	80033c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001236:	2318      	movs	r3, #24
 8001238:	18fb      	adds	r3, r7, r3
 800123a:	0018      	movs	r0, r3
 800123c:	2314      	movs	r3, #20
 800123e:	001a      	movs	r2, r3
 8001240:	2100      	movs	r1, #0
 8001242:	f002 f8bd 	bl	80033c0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001246:	003b      	movs	r3, r7
 8001248:	0018      	movs	r0, r3
 800124a:	2318      	movs	r3, #24
 800124c:	001a      	movs	r2, r3
 800124e:	2100      	movs	r1, #0
 8001250:	f002 f8b6 	bl	80033c0 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001254:	4b26      	ldr	r3, [pc, #152]	; (80012f0 <SystemClock_Config+0xd0>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a26      	ldr	r2, [pc, #152]	; (80012f4 <SystemClock_Config+0xd4>)
 800125a:	401a      	ands	r2, r3
 800125c:	4b24      	ldr	r3, [pc, #144]	; (80012f0 <SystemClock_Config+0xd0>)
 800125e:	2180      	movs	r1, #128	; 0x80
 8001260:	0109      	lsls	r1, r1, #4
 8001262:	430a      	orrs	r2, r1
 8001264:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001266:	0021      	movs	r1, r4
 8001268:	187b      	adds	r3, r7, r1
 800126a:	2210      	movs	r2, #16
 800126c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800126e:	187b      	adds	r3, r7, r1
 8001270:	2201      	movs	r2, #1
 8001272:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001274:	187b      	adds	r3, r7, r1
 8001276:	2200      	movs	r2, #0
 8001278:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 800127a:	187b      	adds	r3, r7, r1
 800127c:	22a0      	movs	r2, #160	; 0xa0
 800127e:	0212      	lsls	r2, r2, #8
 8001280:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001282:	187b      	adds	r3, r7, r1
 8001284:	2200      	movs	r2, #0
 8001286:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001288:	187b      	adds	r3, r7, r1
 800128a:	0018      	movs	r0, r3
 800128c:	f000 fc90 	bl	8001bb0 <HAL_RCC_OscConfig>
 8001290:	1e03      	subs	r3, r0, #0
 8001292:	d001      	beq.n	8001298 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001294:	f000 f8bc 	bl	8001410 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001298:	2118      	movs	r1, #24
 800129a:	187b      	adds	r3, r7, r1
 800129c:	220f      	movs	r2, #15
 800129e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80012a0:	187b      	adds	r3, r7, r1
 80012a2:	2200      	movs	r2, #0
 80012a4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012a6:	187b      	adds	r3, r7, r1
 80012a8:	2200      	movs	r2, #0
 80012aa:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012ac:	187b      	adds	r3, r7, r1
 80012ae:	2200      	movs	r2, #0
 80012b0:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012b2:	187b      	adds	r3, r7, r1
 80012b4:	2200      	movs	r2, #0
 80012b6:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80012b8:	187b      	adds	r3, r7, r1
 80012ba:	2100      	movs	r1, #0
 80012bc:	0018      	movs	r0, r3
 80012be:	f000 fff3 	bl	80022a8 <HAL_RCC_ClockConfig>
 80012c2:	1e03      	subs	r3, r0, #0
 80012c4:	d001      	beq.n	80012ca <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80012c6:	f000 f8a3 	bl	8001410 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80012ca:	003b      	movs	r3, r7
 80012cc:	2204      	movs	r2, #4
 80012ce:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80012d0:	003b      	movs	r3, r7
 80012d2:	2200      	movs	r2, #0
 80012d4:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012d6:	003b      	movs	r3, r7
 80012d8:	0018      	movs	r0, r3
 80012da:	f001 fa09 	bl	80026f0 <HAL_RCCEx_PeriphCLKConfig>
 80012de:	1e03      	subs	r3, r0, #0
 80012e0:	d001      	beq.n	80012e6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80012e2:	f000 f895 	bl	8001410 <Error_Handler>
  }
}
 80012e6:	46c0      	nop			; (mov r8, r8)
 80012e8:	46bd      	mov	sp, r7
 80012ea:	b019      	add	sp, #100	; 0x64
 80012ec:	bd90      	pop	{r4, r7, pc}
 80012ee:	46c0      	nop			; (mov r8, r8)
 80012f0:	40007000 	.word	0x40007000
 80012f4:	ffffe7ff 	.word	0xffffe7ff

080012f8 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80012fc:	4b13      	ldr	r3, [pc, #76]	; (800134c <MX_LPUART1_UART_Init+0x54>)
 80012fe:	4a14      	ldr	r2, [pc, #80]	; (8001350 <MX_LPUART1_UART_Init+0x58>)
 8001300:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001302:	4b12      	ldr	r3, [pc, #72]	; (800134c <MX_LPUART1_UART_Init+0x54>)
 8001304:	22e1      	movs	r2, #225	; 0xe1
 8001306:	0252      	lsls	r2, r2, #9
 8001308:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800130a:	4b10      	ldr	r3, [pc, #64]	; (800134c <MX_LPUART1_UART_Init+0x54>)
 800130c:	2200      	movs	r2, #0
 800130e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001310:	4b0e      	ldr	r3, [pc, #56]	; (800134c <MX_LPUART1_UART_Init+0x54>)
 8001312:	2200      	movs	r2, #0
 8001314:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001316:	4b0d      	ldr	r3, [pc, #52]	; (800134c <MX_LPUART1_UART_Init+0x54>)
 8001318:	2200      	movs	r2, #0
 800131a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800131c:	4b0b      	ldr	r3, [pc, #44]	; (800134c <MX_LPUART1_UART_Init+0x54>)
 800131e:	220c      	movs	r2, #12
 8001320:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001322:	4b0a      	ldr	r3, [pc, #40]	; (800134c <MX_LPUART1_UART_Init+0x54>)
 8001324:	2200      	movs	r2, #0
 8001326:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001328:	4b08      	ldr	r3, [pc, #32]	; (800134c <MX_LPUART1_UART_Init+0x54>)
 800132a:	2200      	movs	r2, #0
 800132c:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800132e:	4b07      	ldr	r3, [pc, #28]	; (800134c <MX_LPUART1_UART_Init+0x54>)
 8001330:	2200      	movs	r2, #0
 8001332:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001334:	4b05      	ldr	r3, [pc, #20]	; (800134c <MX_LPUART1_UART_Init+0x54>)
 8001336:	0018      	movs	r0, r3
 8001338:	f001 fb00 	bl	800293c <HAL_UART_Init>
 800133c:	1e03      	subs	r3, r0, #0
 800133e:	d001      	beq.n	8001344 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8001340:	f000 f866 	bl	8001410 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001344:	46c0      	nop			; (mov r8, r8)
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	46c0      	nop			; (mov r8, r8)
 800134c:	200001a8 	.word	0x200001a8
 8001350:	40004800 	.word	0x40004800

08001354 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001354:	b590      	push	{r4, r7, lr}
 8001356:	b08b      	sub	sp, #44	; 0x2c
 8001358:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800135a:	2414      	movs	r4, #20
 800135c:	193b      	adds	r3, r7, r4
 800135e:	0018      	movs	r0, r3
 8001360:	2314      	movs	r3, #20
 8001362:	001a      	movs	r2, r3
 8001364:	2100      	movs	r1, #0
 8001366:	f002 f82b 	bl	80033c0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800136a:	4b27      	ldr	r3, [pc, #156]	; (8001408 <MX_GPIO_Init+0xb4>)
 800136c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800136e:	4b26      	ldr	r3, [pc, #152]	; (8001408 <MX_GPIO_Init+0xb4>)
 8001370:	2104      	movs	r1, #4
 8001372:	430a      	orrs	r2, r1
 8001374:	62da      	str	r2, [r3, #44]	; 0x2c
 8001376:	4b24      	ldr	r3, [pc, #144]	; (8001408 <MX_GPIO_Init+0xb4>)
 8001378:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800137a:	2204      	movs	r2, #4
 800137c:	4013      	ands	r3, r2
 800137e:	613b      	str	r3, [r7, #16]
 8001380:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001382:	4b21      	ldr	r3, [pc, #132]	; (8001408 <MX_GPIO_Init+0xb4>)
 8001384:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001386:	4b20      	ldr	r3, [pc, #128]	; (8001408 <MX_GPIO_Init+0xb4>)
 8001388:	2180      	movs	r1, #128	; 0x80
 800138a:	430a      	orrs	r2, r1
 800138c:	62da      	str	r2, [r3, #44]	; 0x2c
 800138e:	4b1e      	ldr	r3, [pc, #120]	; (8001408 <MX_GPIO_Init+0xb4>)
 8001390:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001392:	2280      	movs	r2, #128	; 0x80
 8001394:	4013      	ands	r3, r2
 8001396:	60fb      	str	r3, [r7, #12]
 8001398:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800139a:	4b1b      	ldr	r3, [pc, #108]	; (8001408 <MX_GPIO_Init+0xb4>)
 800139c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800139e:	4b1a      	ldr	r3, [pc, #104]	; (8001408 <MX_GPIO_Init+0xb4>)
 80013a0:	2101      	movs	r1, #1
 80013a2:	430a      	orrs	r2, r1
 80013a4:	62da      	str	r2, [r3, #44]	; 0x2c
 80013a6:	4b18      	ldr	r3, [pc, #96]	; (8001408 <MX_GPIO_Init+0xb4>)
 80013a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013aa:	2201      	movs	r2, #1
 80013ac:	4013      	ands	r3, r2
 80013ae:	60bb      	str	r3, [r7, #8]
 80013b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013b2:	4b15      	ldr	r3, [pc, #84]	; (8001408 <MX_GPIO_Init+0xb4>)
 80013b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80013b6:	4b14      	ldr	r3, [pc, #80]	; (8001408 <MX_GPIO_Init+0xb4>)
 80013b8:	2102      	movs	r1, #2
 80013ba:	430a      	orrs	r2, r1
 80013bc:	62da      	str	r2, [r3, #44]	; 0x2c
 80013be:	4b12      	ldr	r3, [pc, #72]	; (8001408 <MX_GPIO_Init+0xb4>)
 80013c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013c2:	2202      	movs	r2, #2
 80013c4:	4013      	ands	r3, r2
 80013c6:	607b      	str	r3, [r7, #4]
 80013c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CSB_Pin|FCSB_Pin|SCLK_Pin|SDIO_Pin
 80013ca:	4910      	ldr	r1, [pc, #64]	; (800140c <MX_GPIO_Init+0xb8>)
 80013cc:	23a0      	movs	r3, #160	; 0xa0
 80013ce:	05db      	lsls	r3, r3, #23
 80013d0:	2200      	movs	r2, #0
 80013d2:	0018      	movs	r0, r3
 80013d4:	f000 fbcf 	bl	8001b76 <HAL_GPIO_WritePin>
                          |GPO3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : CSB_Pin FCSB_Pin SCLK_Pin SDIO_Pin
                           GPO3_Pin */
  GPIO_InitStruct.Pin = CSB_Pin|FCSB_Pin|SCLK_Pin|SDIO_Pin
 80013d8:	0021      	movs	r1, r4
 80013da:	187b      	adds	r3, r7, r1
 80013dc:	4a0b      	ldr	r2, [pc, #44]	; (800140c <MX_GPIO_Init+0xb8>)
 80013de:	601a      	str	r2, [r3, #0]
                          |GPO3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013e0:	187b      	adds	r3, r7, r1
 80013e2:	2201      	movs	r2, #1
 80013e4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e6:	187b      	adds	r3, r7, r1
 80013e8:	2200      	movs	r2, #0
 80013ea:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ec:	187b      	adds	r3, r7, r1
 80013ee:	2200      	movs	r2, #0
 80013f0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013f2:	187a      	adds	r2, r7, r1
 80013f4:	23a0      	movs	r3, #160	; 0xa0
 80013f6:	05db      	lsls	r3, r3, #23
 80013f8:	0011      	movs	r1, r2
 80013fa:	0018      	movs	r0, r3
 80013fc:	f000 fa30 	bl	8001860 <HAL_GPIO_Init>

}
 8001400:	46c0      	nop			; (mov r8, r8)
 8001402:	46bd      	mov	sp, r7
 8001404:	b00b      	add	sp, #44	; 0x2c
 8001406:	bd90      	pop	{r4, r7, pc}
 8001408:	40021000 	.word	0x40021000
 800140c:	00001606 	.word	0x00001606

08001410 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001414:	b672      	cpsid	i
}
 8001416:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001418:	e7fe      	b.n	8001418 <Error_Handler+0x8>
	...

0800141c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001420:	4b07      	ldr	r3, [pc, #28]	; (8001440 <HAL_MspInit+0x24>)
 8001422:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001424:	4b06      	ldr	r3, [pc, #24]	; (8001440 <HAL_MspInit+0x24>)
 8001426:	2101      	movs	r1, #1
 8001428:	430a      	orrs	r2, r1
 800142a:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 800142c:	4b04      	ldr	r3, [pc, #16]	; (8001440 <HAL_MspInit+0x24>)
 800142e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001430:	4b03      	ldr	r3, [pc, #12]	; (8001440 <HAL_MspInit+0x24>)
 8001432:	2180      	movs	r1, #128	; 0x80
 8001434:	0549      	lsls	r1, r1, #21
 8001436:	430a      	orrs	r2, r1
 8001438:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800143a:	46c0      	nop			; (mov r8, r8)
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	40021000 	.word	0x40021000

08001444 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001444:	b590      	push	{r4, r7, lr}
 8001446:	b08b      	sub	sp, #44	; 0x2c
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800144c:	2414      	movs	r4, #20
 800144e:	193b      	adds	r3, r7, r4
 8001450:	0018      	movs	r0, r3
 8001452:	2314      	movs	r3, #20
 8001454:	001a      	movs	r2, r3
 8001456:	2100      	movs	r1, #0
 8001458:	f001 ffb2 	bl	80033c0 <memset>
  if(huart->Instance==LPUART1)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	4a28      	ldr	r2, [pc, #160]	; (8001504 <HAL_UART_MspInit+0xc0>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d14a      	bne.n	80014fc <HAL_UART_MspInit+0xb8>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001466:	4b28      	ldr	r3, [pc, #160]	; (8001508 <HAL_UART_MspInit+0xc4>)
 8001468:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800146a:	4b27      	ldr	r3, [pc, #156]	; (8001508 <HAL_UART_MspInit+0xc4>)
 800146c:	2180      	movs	r1, #128	; 0x80
 800146e:	02c9      	lsls	r1, r1, #11
 8001470:	430a      	orrs	r2, r1
 8001472:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001474:	4b24      	ldr	r3, [pc, #144]	; (8001508 <HAL_UART_MspInit+0xc4>)
 8001476:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001478:	4b23      	ldr	r3, [pc, #140]	; (8001508 <HAL_UART_MspInit+0xc4>)
 800147a:	2104      	movs	r1, #4
 800147c:	430a      	orrs	r2, r1
 800147e:	62da      	str	r2, [r3, #44]	; 0x2c
 8001480:	4b21      	ldr	r3, [pc, #132]	; (8001508 <HAL_UART_MspInit+0xc4>)
 8001482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001484:	2204      	movs	r2, #4
 8001486:	4013      	ands	r3, r2
 8001488:	613b      	str	r3, [r7, #16]
 800148a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800148c:	4b1e      	ldr	r3, [pc, #120]	; (8001508 <HAL_UART_MspInit+0xc4>)
 800148e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001490:	4b1d      	ldr	r3, [pc, #116]	; (8001508 <HAL_UART_MspInit+0xc4>)
 8001492:	2102      	movs	r1, #2
 8001494:	430a      	orrs	r2, r1
 8001496:	62da      	str	r2, [r3, #44]	; 0x2c
 8001498:	4b1b      	ldr	r3, [pc, #108]	; (8001508 <HAL_UART_MspInit+0xc4>)
 800149a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800149c:	2202      	movs	r2, #2
 800149e:	4013      	ands	r3, r2
 80014a0:	60fb      	str	r3, [r7, #12]
 80014a2:	68fb      	ldr	r3, [r7, #12]
    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PB10     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80014a4:	193b      	adds	r3, r7, r4
 80014a6:	2201      	movs	r2, #1
 80014a8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014aa:	193b      	adds	r3, r7, r4
 80014ac:	2202      	movs	r2, #2
 80014ae:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b0:	193b      	adds	r3, r7, r4
 80014b2:	2200      	movs	r2, #0
 80014b4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014b6:	193b      	adds	r3, r7, r4
 80014b8:	2203      	movs	r2, #3
 80014ba:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
 80014bc:	193b      	adds	r3, r7, r4
 80014be:	2206      	movs	r2, #6
 80014c0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014c2:	193b      	adds	r3, r7, r4
 80014c4:	4a11      	ldr	r2, [pc, #68]	; (800150c <HAL_UART_MspInit+0xc8>)
 80014c6:	0019      	movs	r1, r3
 80014c8:	0010      	movs	r0, r2
 80014ca:	f000 f9c9 	bl	8001860 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80014ce:	0021      	movs	r1, r4
 80014d0:	187b      	adds	r3, r7, r1
 80014d2:	2280      	movs	r2, #128	; 0x80
 80014d4:	00d2      	lsls	r2, r2, #3
 80014d6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014d8:	187b      	adds	r3, r7, r1
 80014da:	2202      	movs	r2, #2
 80014dc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014de:	187b      	adds	r3, r7, r1
 80014e0:	2200      	movs	r2, #0
 80014e2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014e4:	187b      	adds	r3, r7, r1
 80014e6:	2203      	movs	r2, #3
 80014e8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
 80014ea:	187b      	adds	r3, r7, r1
 80014ec:	2206      	movs	r2, #6
 80014ee:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014f0:	187b      	adds	r3, r7, r1
 80014f2:	4a07      	ldr	r2, [pc, #28]	; (8001510 <HAL_UART_MspInit+0xcc>)
 80014f4:	0019      	movs	r1, r3
 80014f6:	0010      	movs	r0, r2
 80014f8:	f000 f9b2 	bl	8001860 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 80014fc:	46c0      	nop			; (mov r8, r8)
 80014fe:	46bd      	mov	sp, r7
 8001500:	b00b      	add	sp, #44	; 0x2c
 8001502:	bd90      	pop	{r4, r7, pc}
 8001504:	40004800 	.word	0x40004800
 8001508:	40021000 	.word	0x40021000
 800150c:	50000800 	.word	0x50000800
 8001510:	50000400 	.word	0x50000400

08001514 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001518:	e7fe      	b.n	8001518 <NMI_Handler+0x4>

0800151a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800151a:	b580      	push	{r7, lr}
 800151c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800151e:	e7fe      	b.n	800151e <HardFault_Handler+0x4>

08001520 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001524:	46c0      	nop			; (mov r8, r8)
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}

0800152a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800152a:	b580      	push	{r7, lr}
 800152c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800152e:	46c0      	nop			; (mov r8, r8)
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}

08001534 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001538:	f000 f89e 	bl	8001678 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800153c:	46c0      	nop			; (mov r8, r8)
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}

08001542 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001542:	b580      	push	{r7, lr}
 8001544:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001546:	46c0      	nop			; (mov r8, r8)
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}

0800154c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 800154c:	4813      	ldr	r0, [pc, #76]	; (800159c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800154e:	4685      	mov	sp, r0

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 8001550:	4813      	ldr	r0, [pc, #76]	; (80015a0 <LoopForever+0x6>)
    LDR R1, [R0]
 8001552:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8001554:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8001556:	4a13      	ldr	r2, [pc, #76]	; (80015a4 <LoopForever+0xa>)
    CMP R1, R2
 8001558:	4291      	cmp	r1, r2
    BNE ApplicationStart
 800155a:	d105      	bne.n	8001568 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 800155c:	4812      	ldr	r0, [pc, #72]	; (80015a8 <LoopForever+0xe>)
    LDR R1,=0x00000001
 800155e:	4913      	ldr	r1, [pc, #76]	; (80015ac <LoopForever+0x12>)
    STR R1, [R0]
 8001560:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8001562:	4813      	ldr	r0, [pc, #76]	; (80015b0 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8001564:	4913      	ldr	r1, [pc, #76]	; (80015b4 <LoopForever+0x1a>)
    STR R1, [R0]
 8001566:	6001      	str	r1, [r0, #0]

08001568 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001568:	4813      	ldr	r0, [pc, #76]	; (80015b8 <LoopForever+0x1e>)
  ldr r1, =_edata
 800156a:	4914      	ldr	r1, [pc, #80]	; (80015bc <LoopForever+0x22>)
  ldr r2, =_sidata
 800156c:	4a14      	ldr	r2, [pc, #80]	; (80015c0 <LoopForever+0x26>)
  movs r3, #0
 800156e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001570:	e002      	b.n	8001578 <LoopCopyDataInit>

08001572 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001572:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001574:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001576:	3304      	adds	r3, #4

08001578 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001578:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800157a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800157c:	d3f9      	bcc.n	8001572 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800157e:	4a11      	ldr	r2, [pc, #68]	; (80015c4 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8001580:	4c11      	ldr	r4, [pc, #68]	; (80015c8 <LoopForever+0x2e>)
  movs r3, #0
 8001582:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001584:	e001      	b.n	800158a <LoopFillZerobss>

08001586 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001586:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001588:	3204      	adds	r2, #4

0800158a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800158a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800158c:	d3fb      	bcc.n	8001586 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800158e:	f7ff ffd8 	bl	8001542 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001592:	f001 fef1 	bl	8003378 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001596:	f7ff fd75 	bl	8001084 <main>

0800159a <LoopForever>:

LoopForever:
    b LoopForever
 800159a:	e7fe      	b.n	800159a <LoopForever>
   ldr   r0, =_estack
 800159c:	20002000 	.word	0x20002000
    LDR R0,=0x00000004
 80015a0:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 80015a4:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 80015a8:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 80015ac:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 80015b0:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 80015b4:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 80015b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015bc:	2000018c 	.word	0x2000018c
  ldr r2, =_sidata
 80015c0:	080034d4 	.word	0x080034d4
  ldr r2, =_sbss
 80015c4:	2000018c 	.word	0x2000018c
  ldr r4, =_ebss
 80015c8:	2000023c 	.word	0x2000023c

080015cc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015cc:	e7fe      	b.n	80015cc <ADC1_IRQHandler>
	...

080015d0 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80015d6:	1dfb      	adds	r3, r7, #7
 80015d8:	2200      	movs	r2, #0
 80015da:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80015dc:	4b0b      	ldr	r3, [pc, #44]	; (800160c <HAL_Init+0x3c>)
 80015de:	681a      	ldr	r2, [r3, #0]
 80015e0:	4b0a      	ldr	r3, [pc, #40]	; (800160c <HAL_Init+0x3c>)
 80015e2:	2140      	movs	r1, #64	; 0x40
 80015e4:	430a      	orrs	r2, r1
 80015e6:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80015e8:	2003      	movs	r0, #3
 80015ea:	f000 f811 	bl	8001610 <HAL_InitTick>
 80015ee:	1e03      	subs	r3, r0, #0
 80015f0:	d003      	beq.n	80015fa <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80015f2:	1dfb      	adds	r3, r7, #7
 80015f4:	2201      	movs	r2, #1
 80015f6:	701a      	strb	r2, [r3, #0]
 80015f8:	e001      	b.n	80015fe <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80015fa:	f7ff ff0f 	bl	800141c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80015fe:	1dfb      	adds	r3, r7, #7
 8001600:	781b      	ldrb	r3, [r3, #0]
}
 8001602:	0018      	movs	r0, r3
 8001604:	46bd      	mov	sp, r7
 8001606:	b002      	add	sp, #8
 8001608:	bd80      	pop	{r7, pc}
 800160a:	46c0      	nop			; (mov r8, r8)
 800160c:	40022000 	.word	0x40022000

08001610 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001610:	b590      	push	{r4, r7, lr}
 8001612:	b083      	sub	sp, #12
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001618:	4b14      	ldr	r3, [pc, #80]	; (800166c <HAL_InitTick+0x5c>)
 800161a:	681c      	ldr	r4, [r3, #0]
 800161c:	4b14      	ldr	r3, [pc, #80]	; (8001670 <HAL_InitTick+0x60>)
 800161e:	781b      	ldrb	r3, [r3, #0]
 8001620:	0019      	movs	r1, r3
 8001622:	23fa      	movs	r3, #250	; 0xfa
 8001624:	0098      	lsls	r0, r3, #2
 8001626:	f7fe fd6f 	bl	8000108 <__udivsi3>
 800162a:	0003      	movs	r3, r0
 800162c:	0019      	movs	r1, r3
 800162e:	0020      	movs	r0, r4
 8001630:	f7fe fd6a 	bl	8000108 <__udivsi3>
 8001634:	0003      	movs	r3, r0
 8001636:	0018      	movs	r0, r3
 8001638:	f000 f905 	bl	8001846 <HAL_SYSTICK_Config>
 800163c:	1e03      	subs	r3, r0, #0
 800163e:	d001      	beq.n	8001644 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001640:	2301      	movs	r3, #1
 8001642:	e00f      	b.n	8001664 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2b03      	cmp	r3, #3
 8001648:	d80b      	bhi.n	8001662 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800164a:	6879      	ldr	r1, [r7, #4]
 800164c:	2301      	movs	r3, #1
 800164e:	425b      	negs	r3, r3
 8001650:	2200      	movs	r2, #0
 8001652:	0018      	movs	r0, r3
 8001654:	f000 f8e2 	bl	800181c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001658:	4b06      	ldr	r3, [pc, #24]	; (8001674 <HAL_InitTick+0x64>)
 800165a:	687a      	ldr	r2, [r7, #4]
 800165c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800165e:	2300      	movs	r3, #0
 8001660:	e000      	b.n	8001664 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001662:	2301      	movs	r3, #1
}
 8001664:	0018      	movs	r0, r3
 8001666:	46bd      	mov	sp, r7
 8001668:	b003      	add	sp, #12
 800166a:	bd90      	pop	{r4, r7, pc}
 800166c:	20000180 	.word	0x20000180
 8001670:	20000188 	.word	0x20000188
 8001674:	20000184 	.word	0x20000184

08001678 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800167c:	4b05      	ldr	r3, [pc, #20]	; (8001694 <HAL_IncTick+0x1c>)
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	001a      	movs	r2, r3
 8001682:	4b05      	ldr	r3, [pc, #20]	; (8001698 <HAL_IncTick+0x20>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	18d2      	adds	r2, r2, r3
 8001688:	4b03      	ldr	r3, [pc, #12]	; (8001698 <HAL_IncTick+0x20>)
 800168a:	601a      	str	r2, [r3, #0]
}
 800168c:	46c0      	nop			; (mov r8, r8)
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	46c0      	nop			; (mov r8, r8)
 8001694:	20000188 	.word	0x20000188
 8001698:	20000238 	.word	0x20000238

0800169c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
  return uwTick;
 80016a0:	4b02      	ldr	r3, [pc, #8]	; (80016ac <HAL_GetTick+0x10>)
 80016a2:	681b      	ldr	r3, [r3, #0]
}
 80016a4:	0018      	movs	r0, r3
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	46c0      	nop			; (mov r8, r8)
 80016ac:	20000238 	.word	0x20000238

080016b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b084      	sub	sp, #16
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016b8:	f7ff fff0 	bl	800169c <HAL_GetTick>
 80016bc:	0003      	movs	r3, r0
 80016be:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	3301      	adds	r3, #1
 80016c8:	d005      	beq.n	80016d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80016ca:	4b0a      	ldr	r3, [pc, #40]	; (80016f4 <HAL_Delay+0x44>)
 80016cc:	781b      	ldrb	r3, [r3, #0]
 80016ce:	001a      	movs	r2, r3
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	189b      	adds	r3, r3, r2
 80016d4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80016d6:	46c0      	nop			; (mov r8, r8)
 80016d8:	f7ff ffe0 	bl	800169c <HAL_GetTick>
 80016dc:	0002      	movs	r2, r0
 80016de:	68bb      	ldr	r3, [r7, #8]
 80016e0:	1ad3      	subs	r3, r2, r3
 80016e2:	68fa      	ldr	r2, [r7, #12]
 80016e4:	429a      	cmp	r2, r3
 80016e6:	d8f7      	bhi.n	80016d8 <HAL_Delay+0x28>
  {
  }
}
 80016e8:	46c0      	nop			; (mov r8, r8)
 80016ea:	46c0      	nop			; (mov r8, r8)
 80016ec:	46bd      	mov	sp, r7
 80016ee:	b004      	add	sp, #16
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	46c0      	nop			; (mov r8, r8)
 80016f4:	20000188 	.word	0x20000188

080016f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016f8:	b590      	push	{r4, r7, lr}
 80016fa:	b083      	sub	sp, #12
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	0002      	movs	r2, r0
 8001700:	6039      	str	r1, [r7, #0]
 8001702:	1dfb      	adds	r3, r7, #7
 8001704:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001706:	1dfb      	adds	r3, r7, #7
 8001708:	781b      	ldrb	r3, [r3, #0]
 800170a:	2b7f      	cmp	r3, #127	; 0x7f
 800170c:	d828      	bhi.n	8001760 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800170e:	4a2f      	ldr	r2, [pc, #188]	; (80017cc <__NVIC_SetPriority+0xd4>)
 8001710:	1dfb      	adds	r3, r7, #7
 8001712:	781b      	ldrb	r3, [r3, #0]
 8001714:	b25b      	sxtb	r3, r3
 8001716:	089b      	lsrs	r3, r3, #2
 8001718:	33c0      	adds	r3, #192	; 0xc0
 800171a:	009b      	lsls	r3, r3, #2
 800171c:	589b      	ldr	r3, [r3, r2]
 800171e:	1dfa      	adds	r2, r7, #7
 8001720:	7812      	ldrb	r2, [r2, #0]
 8001722:	0011      	movs	r1, r2
 8001724:	2203      	movs	r2, #3
 8001726:	400a      	ands	r2, r1
 8001728:	00d2      	lsls	r2, r2, #3
 800172a:	21ff      	movs	r1, #255	; 0xff
 800172c:	4091      	lsls	r1, r2
 800172e:	000a      	movs	r2, r1
 8001730:	43d2      	mvns	r2, r2
 8001732:	401a      	ands	r2, r3
 8001734:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	019b      	lsls	r3, r3, #6
 800173a:	22ff      	movs	r2, #255	; 0xff
 800173c:	401a      	ands	r2, r3
 800173e:	1dfb      	adds	r3, r7, #7
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	0018      	movs	r0, r3
 8001744:	2303      	movs	r3, #3
 8001746:	4003      	ands	r3, r0
 8001748:	00db      	lsls	r3, r3, #3
 800174a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800174c:	481f      	ldr	r0, [pc, #124]	; (80017cc <__NVIC_SetPriority+0xd4>)
 800174e:	1dfb      	adds	r3, r7, #7
 8001750:	781b      	ldrb	r3, [r3, #0]
 8001752:	b25b      	sxtb	r3, r3
 8001754:	089b      	lsrs	r3, r3, #2
 8001756:	430a      	orrs	r2, r1
 8001758:	33c0      	adds	r3, #192	; 0xc0
 800175a:	009b      	lsls	r3, r3, #2
 800175c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800175e:	e031      	b.n	80017c4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001760:	4a1b      	ldr	r2, [pc, #108]	; (80017d0 <__NVIC_SetPriority+0xd8>)
 8001762:	1dfb      	adds	r3, r7, #7
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	0019      	movs	r1, r3
 8001768:	230f      	movs	r3, #15
 800176a:	400b      	ands	r3, r1
 800176c:	3b08      	subs	r3, #8
 800176e:	089b      	lsrs	r3, r3, #2
 8001770:	3306      	adds	r3, #6
 8001772:	009b      	lsls	r3, r3, #2
 8001774:	18d3      	adds	r3, r2, r3
 8001776:	3304      	adds	r3, #4
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	1dfa      	adds	r2, r7, #7
 800177c:	7812      	ldrb	r2, [r2, #0]
 800177e:	0011      	movs	r1, r2
 8001780:	2203      	movs	r2, #3
 8001782:	400a      	ands	r2, r1
 8001784:	00d2      	lsls	r2, r2, #3
 8001786:	21ff      	movs	r1, #255	; 0xff
 8001788:	4091      	lsls	r1, r2
 800178a:	000a      	movs	r2, r1
 800178c:	43d2      	mvns	r2, r2
 800178e:	401a      	ands	r2, r3
 8001790:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	019b      	lsls	r3, r3, #6
 8001796:	22ff      	movs	r2, #255	; 0xff
 8001798:	401a      	ands	r2, r3
 800179a:	1dfb      	adds	r3, r7, #7
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	0018      	movs	r0, r3
 80017a0:	2303      	movs	r3, #3
 80017a2:	4003      	ands	r3, r0
 80017a4:	00db      	lsls	r3, r3, #3
 80017a6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80017a8:	4809      	ldr	r0, [pc, #36]	; (80017d0 <__NVIC_SetPriority+0xd8>)
 80017aa:	1dfb      	adds	r3, r7, #7
 80017ac:	781b      	ldrb	r3, [r3, #0]
 80017ae:	001c      	movs	r4, r3
 80017b0:	230f      	movs	r3, #15
 80017b2:	4023      	ands	r3, r4
 80017b4:	3b08      	subs	r3, #8
 80017b6:	089b      	lsrs	r3, r3, #2
 80017b8:	430a      	orrs	r2, r1
 80017ba:	3306      	adds	r3, #6
 80017bc:	009b      	lsls	r3, r3, #2
 80017be:	18c3      	adds	r3, r0, r3
 80017c0:	3304      	adds	r3, #4
 80017c2:	601a      	str	r2, [r3, #0]
}
 80017c4:	46c0      	nop			; (mov r8, r8)
 80017c6:	46bd      	mov	sp, r7
 80017c8:	b003      	add	sp, #12
 80017ca:	bd90      	pop	{r4, r7, pc}
 80017cc:	e000e100 	.word	0xe000e100
 80017d0:	e000ed00 	.word	0xe000ed00

080017d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b082      	sub	sp, #8
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	1e5a      	subs	r2, r3, #1
 80017e0:	2380      	movs	r3, #128	; 0x80
 80017e2:	045b      	lsls	r3, r3, #17
 80017e4:	429a      	cmp	r2, r3
 80017e6:	d301      	bcc.n	80017ec <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017e8:	2301      	movs	r3, #1
 80017ea:	e010      	b.n	800180e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017ec:	4b0a      	ldr	r3, [pc, #40]	; (8001818 <SysTick_Config+0x44>)
 80017ee:	687a      	ldr	r2, [r7, #4]
 80017f0:	3a01      	subs	r2, #1
 80017f2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017f4:	2301      	movs	r3, #1
 80017f6:	425b      	negs	r3, r3
 80017f8:	2103      	movs	r1, #3
 80017fa:	0018      	movs	r0, r3
 80017fc:	f7ff ff7c 	bl	80016f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001800:	4b05      	ldr	r3, [pc, #20]	; (8001818 <SysTick_Config+0x44>)
 8001802:	2200      	movs	r2, #0
 8001804:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001806:	4b04      	ldr	r3, [pc, #16]	; (8001818 <SysTick_Config+0x44>)
 8001808:	2207      	movs	r2, #7
 800180a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800180c:	2300      	movs	r3, #0
}
 800180e:	0018      	movs	r0, r3
 8001810:	46bd      	mov	sp, r7
 8001812:	b002      	add	sp, #8
 8001814:	bd80      	pop	{r7, pc}
 8001816:	46c0      	nop			; (mov r8, r8)
 8001818:	e000e010 	.word	0xe000e010

0800181c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800181c:	b580      	push	{r7, lr}
 800181e:	b084      	sub	sp, #16
 8001820:	af00      	add	r7, sp, #0
 8001822:	60b9      	str	r1, [r7, #8]
 8001824:	607a      	str	r2, [r7, #4]
 8001826:	210f      	movs	r1, #15
 8001828:	187b      	adds	r3, r7, r1
 800182a:	1c02      	adds	r2, r0, #0
 800182c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800182e:	68ba      	ldr	r2, [r7, #8]
 8001830:	187b      	adds	r3, r7, r1
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	b25b      	sxtb	r3, r3
 8001836:	0011      	movs	r1, r2
 8001838:	0018      	movs	r0, r3
 800183a:	f7ff ff5d 	bl	80016f8 <__NVIC_SetPriority>
}
 800183e:	46c0      	nop			; (mov r8, r8)
 8001840:	46bd      	mov	sp, r7
 8001842:	b004      	add	sp, #16
 8001844:	bd80      	pop	{r7, pc}

08001846 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001846:	b580      	push	{r7, lr}
 8001848:	b082      	sub	sp, #8
 800184a:	af00      	add	r7, sp, #0
 800184c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	0018      	movs	r0, r3
 8001852:	f7ff ffbf 	bl	80017d4 <SysTick_Config>
 8001856:	0003      	movs	r3, r0
}
 8001858:	0018      	movs	r0, r3
 800185a:	46bd      	mov	sp, r7
 800185c:	b002      	add	sp, #8
 800185e:	bd80      	pop	{r7, pc}

08001860 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b086      	sub	sp, #24
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
 8001868:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800186a:	2300      	movs	r3, #0
 800186c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800186e:	2300      	movs	r3, #0
 8001870:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001872:	2300      	movs	r3, #0
 8001874:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001876:	e149      	b.n	8001b0c <HAL_GPIO_Init+0x2ac>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	2101      	movs	r1, #1
 800187e:	697a      	ldr	r2, [r7, #20]
 8001880:	4091      	lsls	r1, r2
 8001882:	000a      	movs	r2, r1
 8001884:	4013      	ands	r3, r2
 8001886:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	2b00      	cmp	r3, #0
 800188c:	d100      	bne.n	8001890 <HAL_GPIO_Init+0x30>
 800188e:	e13a      	b.n	8001b06 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	2203      	movs	r2, #3
 8001896:	4013      	ands	r3, r2
 8001898:	2b01      	cmp	r3, #1
 800189a:	d005      	beq.n	80018a8 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	2203      	movs	r2, #3
 80018a2:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80018a4:	2b02      	cmp	r3, #2
 80018a6:	d130      	bne.n	800190a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	689b      	ldr	r3, [r3, #8]
 80018ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80018ae:	697b      	ldr	r3, [r7, #20]
 80018b0:	005b      	lsls	r3, r3, #1
 80018b2:	2203      	movs	r2, #3
 80018b4:	409a      	lsls	r2, r3
 80018b6:	0013      	movs	r3, r2
 80018b8:	43da      	mvns	r2, r3
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	4013      	ands	r3, r2
 80018be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	68da      	ldr	r2, [r3, #12]
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	005b      	lsls	r3, r3, #1
 80018c8:	409a      	lsls	r2, r3
 80018ca:	0013      	movs	r3, r2
 80018cc:	693a      	ldr	r2, [r7, #16]
 80018ce:	4313      	orrs	r3, r2
 80018d0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	693a      	ldr	r2, [r7, #16]
 80018d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018de:	2201      	movs	r2, #1
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	409a      	lsls	r2, r3
 80018e4:	0013      	movs	r3, r2
 80018e6:	43da      	mvns	r2, r3
 80018e8:	693b      	ldr	r3, [r7, #16]
 80018ea:	4013      	ands	r3, r2
 80018ec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	091b      	lsrs	r3, r3, #4
 80018f4:	2201      	movs	r2, #1
 80018f6:	401a      	ands	r2, r3
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	409a      	lsls	r2, r3
 80018fc:	0013      	movs	r3, r2
 80018fe:	693a      	ldr	r2, [r7, #16]
 8001900:	4313      	orrs	r3, r2
 8001902:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	693a      	ldr	r2, [r7, #16]
 8001908:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	2203      	movs	r2, #3
 8001910:	4013      	ands	r3, r2
 8001912:	2b03      	cmp	r3, #3
 8001914:	d017      	beq.n	8001946 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	68db      	ldr	r3, [r3, #12]
 800191a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	005b      	lsls	r3, r3, #1
 8001920:	2203      	movs	r2, #3
 8001922:	409a      	lsls	r2, r3
 8001924:	0013      	movs	r3, r2
 8001926:	43da      	mvns	r2, r3
 8001928:	693b      	ldr	r3, [r7, #16]
 800192a:	4013      	ands	r3, r2
 800192c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	689a      	ldr	r2, [r3, #8]
 8001932:	697b      	ldr	r3, [r7, #20]
 8001934:	005b      	lsls	r3, r3, #1
 8001936:	409a      	lsls	r2, r3
 8001938:	0013      	movs	r3, r2
 800193a:	693a      	ldr	r2, [r7, #16]
 800193c:	4313      	orrs	r3, r2
 800193e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	693a      	ldr	r2, [r7, #16]
 8001944:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	2203      	movs	r2, #3
 800194c:	4013      	ands	r3, r2
 800194e:	2b02      	cmp	r3, #2
 8001950:	d123      	bne.n	800199a <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	08da      	lsrs	r2, r3, #3
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	3208      	adds	r2, #8
 800195a:	0092      	lsls	r2, r2, #2
 800195c:	58d3      	ldr	r3, [r2, r3]
 800195e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	2207      	movs	r2, #7
 8001964:	4013      	ands	r3, r2
 8001966:	009b      	lsls	r3, r3, #2
 8001968:	220f      	movs	r2, #15
 800196a:	409a      	lsls	r2, r3
 800196c:	0013      	movs	r3, r2
 800196e:	43da      	mvns	r2, r3
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	4013      	ands	r3, r2
 8001974:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	691a      	ldr	r2, [r3, #16]
 800197a:	697b      	ldr	r3, [r7, #20]
 800197c:	2107      	movs	r1, #7
 800197e:	400b      	ands	r3, r1
 8001980:	009b      	lsls	r3, r3, #2
 8001982:	409a      	lsls	r2, r3
 8001984:	0013      	movs	r3, r2
 8001986:	693a      	ldr	r2, [r7, #16]
 8001988:	4313      	orrs	r3, r2
 800198a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	08da      	lsrs	r2, r3, #3
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	3208      	adds	r2, #8
 8001994:	0092      	lsls	r2, r2, #2
 8001996:	6939      	ldr	r1, [r7, #16]
 8001998:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80019a0:	697b      	ldr	r3, [r7, #20]
 80019a2:	005b      	lsls	r3, r3, #1
 80019a4:	2203      	movs	r2, #3
 80019a6:	409a      	lsls	r2, r3
 80019a8:	0013      	movs	r3, r2
 80019aa:	43da      	mvns	r2, r3
 80019ac:	693b      	ldr	r3, [r7, #16]
 80019ae:	4013      	ands	r3, r2
 80019b0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	2203      	movs	r2, #3
 80019b8:	401a      	ands	r2, r3
 80019ba:	697b      	ldr	r3, [r7, #20]
 80019bc:	005b      	lsls	r3, r3, #1
 80019be:	409a      	lsls	r2, r3
 80019c0:	0013      	movs	r3, r2
 80019c2:	693a      	ldr	r2, [r7, #16]
 80019c4:	4313      	orrs	r3, r2
 80019c6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	693a      	ldr	r2, [r7, #16]
 80019cc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	685a      	ldr	r2, [r3, #4]
 80019d2:	23c0      	movs	r3, #192	; 0xc0
 80019d4:	029b      	lsls	r3, r3, #10
 80019d6:	4013      	ands	r3, r2
 80019d8:	d100      	bne.n	80019dc <HAL_GPIO_Init+0x17c>
 80019da:	e094      	b.n	8001b06 <HAL_GPIO_Init+0x2a6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019dc:	4b51      	ldr	r3, [pc, #324]	; (8001b24 <HAL_GPIO_Init+0x2c4>)
 80019de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80019e0:	4b50      	ldr	r3, [pc, #320]	; (8001b24 <HAL_GPIO_Init+0x2c4>)
 80019e2:	2101      	movs	r1, #1
 80019e4:	430a      	orrs	r2, r1
 80019e6:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80019e8:	4a4f      	ldr	r2, [pc, #316]	; (8001b28 <HAL_GPIO_Init+0x2c8>)
 80019ea:	697b      	ldr	r3, [r7, #20]
 80019ec:	089b      	lsrs	r3, r3, #2
 80019ee:	3302      	adds	r3, #2
 80019f0:	009b      	lsls	r3, r3, #2
 80019f2:	589b      	ldr	r3, [r3, r2]
 80019f4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	2203      	movs	r2, #3
 80019fa:	4013      	ands	r3, r2
 80019fc:	009b      	lsls	r3, r3, #2
 80019fe:	220f      	movs	r2, #15
 8001a00:	409a      	lsls	r2, r3
 8001a02:	0013      	movs	r3, r2
 8001a04:	43da      	mvns	r2, r3
 8001a06:	693b      	ldr	r3, [r7, #16]
 8001a08:	4013      	ands	r3, r2
 8001a0a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001a0c:	687a      	ldr	r2, [r7, #4]
 8001a0e:	23a0      	movs	r3, #160	; 0xa0
 8001a10:	05db      	lsls	r3, r3, #23
 8001a12:	429a      	cmp	r2, r3
 8001a14:	d013      	beq.n	8001a3e <HAL_GPIO_Init+0x1de>
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	4a44      	ldr	r2, [pc, #272]	; (8001b2c <HAL_GPIO_Init+0x2cc>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d00d      	beq.n	8001a3a <HAL_GPIO_Init+0x1da>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	4a43      	ldr	r2, [pc, #268]	; (8001b30 <HAL_GPIO_Init+0x2d0>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d007      	beq.n	8001a36 <HAL_GPIO_Init+0x1d6>
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	4a42      	ldr	r2, [pc, #264]	; (8001b34 <HAL_GPIO_Init+0x2d4>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d101      	bne.n	8001a32 <HAL_GPIO_Init+0x1d2>
 8001a2e:	2305      	movs	r3, #5
 8001a30:	e006      	b.n	8001a40 <HAL_GPIO_Init+0x1e0>
 8001a32:	2306      	movs	r3, #6
 8001a34:	e004      	b.n	8001a40 <HAL_GPIO_Init+0x1e0>
 8001a36:	2302      	movs	r3, #2
 8001a38:	e002      	b.n	8001a40 <HAL_GPIO_Init+0x1e0>
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e000      	b.n	8001a40 <HAL_GPIO_Init+0x1e0>
 8001a3e:	2300      	movs	r3, #0
 8001a40:	697a      	ldr	r2, [r7, #20]
 8001a42:	2103      	movs	r1, #3
 8001a44:	400a      	ands	r2, r1
 8001a46:	0092      	lsls	r2, r2, #2
 8001a48:	4093      	lsls	r3, r2
 8001a4a:	693a      	ldr	r2, [r7, #16]
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a50:	4935      	ldr	r1, [pc, #212]	; (8001b28 <HAL_GPIO_Init+0x2c8>)
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	089b      	lsrs	r3, r3, #2
 8001a56:	3302      	adds	r3, #2
 8001a58:	009b      	lsls	r3, r3, #2
 8001a5a:	693a      	ldr	r2, [r7, #16]
 8001a5c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a5e:	4b36      	ldr	r3, [pc, #216]	; (8001b38 <HAL_GPIO_Init+0x2d8>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	43da      	mvns	r2, r3
 8001a68:	693b      	ldr	r3, [r7, #16]
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	685a      	ldr	r2, [r3, #4]
 8001a72:	2380      	movs	r3, #128	; 0x80
 8001a74:	025b      	lsls	r3, r3, #9
 8001a76:	4013      	ands	r3, r2
 8001a78:	d003      	beq.n	8001a82 <HAL_GPIO_Init+0x222>
        {
          temp |= iocurrent;
 8001a7a:	693a      	ldr	r2, [r7, #16]
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	4313      	orrs	r3, r2
 8001a80:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001a82:	4b2d      	ldr	r3, [pc, #180]	; (8001b38 <HAL_GPIO_Init+0x2d8>)
 8001a84:	693a      	ldr	r2, [r7, #16]
 8001a86:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001a88:	4b2b      	ldr	r3, [pc, #172]	; (8001b38 <HAL_GPIO_Init+0x2d8>)
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	43da      	mvns	r2, r3
 8001a92:	693b      	ldr	r3, [r7, #16]
 8001a94:	4013      	ands	r3, r2
 8001a96:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	685a      	ldr	r2, [r3, #4]
 8001a9c:	2380      	movs	r3, #128	; 0x80
 8001a9e:	029b      	lsls	r3, r3, #10
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	d003      	beq.n	8001aac <HAL_GPIO_Init+0x24c>
        {
          temp |= iocurrent;
 8001aa4:	693a      	ldr	r2, [r7, #16]
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001aac:	4b22      	ldr	r3, [pc, #136]	; (8001b38 <HAL_GPIO_Init+0x2d8>)
 8001aae:	693a      	ldr	r2, [r7, #16]
 8001ab0:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ab2:	4b21      	ldr	r3, [pc, #132]	; (8001b38 <HAL_GPIO_Init+0x2d8>)
 8001ab4:	689b      	ldr	r3, [r3, #8]
 8001ab6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	43da      	mvns	r2, r3
 8001abc:	693b      	ldr	r3, [r7, #16]
 8001abe:	4013      	ands	r3, r2
 8001ac0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	685a      	ldr	r2, [r3, #4]
 8001ac6:	2380      	movs	r3, #128	; 0x80
 8001ac8:	035b      	lsls	r3, r3, #13
 8001aca:	4013      	ands	r3, r2
 8001acc:	d003      	beq.n	8001ad6 <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 8001ace:	693a      	ldr	r2, [r7, #16]
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	4313      	orrs	r3, r2
 8001ad4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001ad6:	4b18      	ldr	r3, [pc, #96]	; (8001b38 <HAL_GPIO_Init+0x2d8>)
 8001ad8:	693a      	ldr	r2, [r7, #16]
 8001ada:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001adc:	4b16      	ldr	r3, [pc, #88]	; (8001b38 <HAL_GPIO_Init+0x2d8>)
 8001ade:	68db      	ldr	r3, [r3, #12]
 8001ae0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	43da      	mvns	r2, r3
 8001ae6:	693b      	ldr	r3, [r7, #16]
 8001ae8:	4013      	ands	r3, r2
 8001aea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	685a      	ldr	r2, [r3, #4]
 8001af0:	2380      	movs	r3, #128	; 0x80
 8001af2:	039b      	lsls	r3, r3, #14
 8001af4:	4013      	ands	r3, r2
 8001af6:	d003      	beq.n	8001b00 <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 8001af8:	693a      	ldr	r2, [r7, #16]
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	4313      	orrs	r3, r2
 8001afe:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001b00:	4b0d      	ldr	r3, [pc, #52]	; (8001b38 <HAL_GPIO_Init+0x2d8>)
 8001b02:	693a      	ldr	r2, [r7, #16]
 8001b04:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	3301      	adds	r3, #1
 8001b0a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	681a      	ldr	r2, [r3, #0]
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	40da      	lsrs	r2, r3
 8001b14:	1e13      	subs	r3, r2, #0
 8001b16:	d000      	beq.n	8001b1a <HAL_GPIO_Init+0x2ba>
 8001b18:	e6ae      	b.n	8001878 <HAL_GPIO_Init+0x18>
  }
}
 8001b1a:	46c0      	nop			; (mov r8, r8)
 8001b1c:	46c0      	nop			; (mov r8, r8)
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	b006      	add	sp, #24
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	40021000 	.word	0x40021000
 8001b28:	40010000 	.word	0x40010000
 8001b2c:	50000400 	.word	0x50000400
 8001b30:	50000800 	.word	0x50000800
 8001b34:	50001c00 	.word	0x50001c00
 8001b38:	40010400 	.word	0x40010400

08001b3c <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b084      	sub	sp, #16
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
 8001b44:	000a      	movs	r2, r1
 8001b46:	1cbb      	adds	r3, r7, #2
 8001b48:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	691b      	ldr	r3, [r3, #16]
 8001b4e:	1cba      	adds	r2, r7, #2
 8001b50:	8812      	ldrh	r2, [r2, #0]
 8001b52:	4013      	ands	r3, r2
 8001b54:	d004      	beq.n	8001b60 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8001b56:	230f      	movs	r3, #15
 8001b58:	18fb      	adds	r3, r7, r3
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	701a      	strb	r2, [r3, #0]
 8001b5e:	e003      	b.n	8001b68 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001b60:	230f      	movs	r3, #15
 8001b62:	18fb      	adds	r3, r7, r3
 8001b64:	2200      	movs	r2, #0
 8001b66:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001b68:	230f      	movs	r3, #15
 8001b6a:	18fb      	adds	r3, r7, r3
 8001b6c:	781b      	ldrb	r3, [r3, #0]
}
 8001b6e:	0018      	movs	r0, r3
 8001b70:	46bd      	mov	sp, r7
 8001b72:	b004      	add	sp, #16
 8001b74:	bd80      	pop	{r7, pc}

08001b76 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b76:	b580      	push	{r7, lr}
 8001b78:	b082      	sub	sp, #8
 8001b7a:	af00      	add	r7, sp, #0
 8001b7c:	6078      	str	r0, [r7, #4]
 8001b7e:	0008      	movs	r0, r1
 8001b80:	0011      	movs	r1, r2
 8001b82:	1cbb      	adds	r3, r7, #2
 8001b84:	1c02      	adds	r2, r0, #0
 8001b86:	801a      	strh	r2, [r3, #0]
 8001b88:	1c7b      	adds	r3, r7, #1
 8001b8a:	1c0a      	adds	r2, r1, #0
 8001b8c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b8e:	1c7b      	adds	r3, r7, #1
 8001b90:	781b      	ldrb	r3, [r3, #0]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d004      	beq.n	8001ba0 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b96:	1cbb      	adds	r3, r7, #2
 8001b98:	881a      	ldrh	r2, [r3, #0]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001b9e:	e003      	b.n	8001ba8 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001ba0:	1cbb      	adds	r3, r7, #2
 8001ba2:	881a      	ldrh	r2, [r3, #0]
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001ba8:	46c0      	nop			; (mov r8, r8)
 8001baa:	46bd      	mov	sp, r7
 8001bac:	b002      	add	sp, #8
 8001bae:	bd80      	pop	{r7, pc}

08001bb0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001bb0:	b5b0      	push	{r4, r5, r7, lr}
 8001bb2:	b08a      	sub	sp, #40	; 0x28
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d102      	bne.n	8001bc4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	f000 fb6c 	bl	800229c <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001bc4:	4bc8      	ldr	r3, [pc, #800]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001bc6:	68db      	ldr	r3, [r3, #12]
 8001bc8:	220c      	movs	r2, #12
 8001bca:	4013      	ands	r3, r2
 8001bcc:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001bce:	4bc6      	ldr	r3, [pc, #792]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001bd0:	68da      	ldr	r2, [r3, #12]
 8001bd2:	2380      	movs	r3, #128	; 0x80
 8001bd4:	025b      	lsls	r3, r3, #9
 8001bd6:	4013      	ands	r3, r2
 8001bd8:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	2201      	movs	r2, #1
 8001be0:	4013      	ands	r3, r2
 8001be2:	d100      	bne.n	8001be6 <HAL_RCC_OscConfig+0x36>
 8001be4:	e07d      	b.n	8001ce2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001be6:	69fb      	ldr	r3, [r7, #28]
 8001be8:	2b08      	cmp	r3, #8
 8001bea:	d007      	beq.n	8001bfc <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001bec:	69fb      	ldr	r3, [r7, #28]
 8001bee:	2b0c      	cmp	r3, #12
 8001bf0:	d112      	bne.n	8001c18 <HAL_RCC_OscConfig+0x68>
 8001bf2:	69ba      	ldr	r2, [r7, #24]
 8001bf4:	2380      	movs	r3, #128	; 0x80
 8001bf6:	025b      	lsls	r3, r3, #9
 8001bf8:	429a      	cmp	r2, r3
 8001bfa:	d10d      	bne.n	8001c18 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bfc:	4bba      	ldr	r3, [pc, #744]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	2380      	movs	r3, #128	; 0x80
 8001c02:	029b      	lsls	r3, r3, #10
 8001c04:	4013      	ands	r3, r2
 8001c06:	d100      	bne.n	8001c0a <HAL_RCC_OscConfig+0x5a>
 8001c08:	e06a      	b.n	8001ce0 <HAL_RCC_OscConfig+0x130>
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d166      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001c12:	2301      	movs	r3, #1
 8001c14:	f000 fb42 	bl	800229c <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	685a      	ldr	r2, [r3, #4]
 8001c1c:	2380      	movs	r3, #128	; 0x80
 8001c1e:	025b      	lsls	r3, r3, #9
 8001c20:	429a      	cmp	r2, r3
 8001c22:	d107      	bne.n	8001c34 <HAL_RCC_OscConfig+0x84>
 8001c24:	4bb0      	ldr	r3, [pc, #704]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001c26:	681a      	ldr	r2, [r3, #0]
 8001c28:	4baf      	ldr	r3, [pc, #700]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001c2a:	2180      	movs	r1, #128	; 0x80
 8001c2c:	0249      	lsls	r1, r1, #9
 8001c2e:	430a      	orrs	r2, r1
 8001c30:	601a      	str	r2, [r3, #0]
 8001c32:	e027      	b.n	8001c84 <HAL_RCC_OscConfig+0xd4>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	685a      	ldr	r2, [r3, #4]
 8001c38:	23a0      	movs	r3, #160	; 0xa0
 8001c3a:	02db      	lsls	r3, r3, #11
 8001c3c:	429a      	cmp	r2, r3
 8001c3e:	d10e      	bne.n	8001c5e <HAL_RCC_OscConfig+0xae>
 8001c40:	4ba9      	ldr	r3, [pc, #676]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	4ba8      	ldr	r3, [pc, #672]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001c46:	2180      	movs	r1, #128	; 0x80
 8001c48:	02c9      	lsls	r1, r1, #11
 8001c4a:	430a      	orrs	r2, r1
 8001c4c:	601a      	str	r2, [r3, #0]
 8001c4e:	4ba6      	ldr	r3, [pc, #664]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	4ba5      	ldr	r3, [pc, #660]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001c54:	2180      	movs	r1, #128	; 0x80
 8001c56:	0249      	lsls	r1, r1, #9
 8001c58:	430a      	orrs	r2, r1
 8001c5a:	601a      	str	r2, [r3, #0]
 8001c5c:	e012      	b.n	8001c84 <HAL_RCC_OscConfig+0xd4>
 8001c5e:	4ba2      	ldr	r3, [pc, #648]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001c60:	681a      	ldr	r2, [r3, #0]
 8001c62:	4ba1      	ldr	r3, [pc, #644]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001c64:	49a1      	ldr	r1, [pc, #644]	; (8001eec <HAL_RCC_OscConfig+0x33c>)
 8001c66:	400a      	ands	r2, r1
 8001c68:	601a      	str	r2, [r3, #0]
 8001c6a:	4b9f      	ldr	r3, [pc, #636]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001c6c:	681a      	ldr	r2, [r3, #0]
 8001c6e:	2380      	movs	r3, #128	; 0x80
 8001c70:	025b      	lsls	r3, r3, #9
 8001c72:	4013      	ands	r3, r2
 8001c74:	60fb      	str	r3, [r7, #12]
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	4b9b      	ldr	r3, [pc, #620]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001c7a:	681a      	ldr	r2, [r3, #0]
 8001c7c:	4b9a      	ldr	r3, [pc, #616]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001c7e:	499c      	ldr	r1, [pc, #624]	; (8001ef0 <HAL_RCC_OscConfig+0x340>)
 8001c80:	400a      	ands	r2, r1
 8001c82:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d014      	beq.n	8001cb6 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c8c:	f7ff fd06 	bl	800169c <HAL_GetTick>
 8001c90:	0003      	movs	r3, r0
 8001c92:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001c94:	e008      	b.n	8001ca8 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c96:	f7ff fd01 	bl	800169c <HAL_GetTick>
 8001c9a:	0002      	movs	r2, r0
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	1ad3      	subs	r3, r2, r3
 8001ca0:	2b64      	cmp	r3, #100	; 0x64
 8001ca2:	d901      	bls.n	8001ca8 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8001ca4:	2303      	movs	r3, #3
 8001ca6:	e2f9      	b.n	800229c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001ca8:	4b8f      	ldr	r3, [pc, #572]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	2380      	movs	r3, #128	; 0x80
 8001cae:	029b      	lsls	r3, r3, #10
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	d0f0      	beq.n	8001c96 <HAL_RCC_OscConfig+0xe6>
 8001cb4:	e015      	b.n	8001ce2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cb6:	f7ff fcf1 	bl	800169c <HAL_GetTick>
 8001cba:	0003      	movs	r3, r0
 8001cbc:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001cbe:	e008      	b.n	8001cd2 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001cc0:	f7ff fcec 	bl	800169c <HAL_GetTick>
 8001cc4:	0002      	movs	r2, r0
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	2b64      	cmp	r3, #100	; 0x64
 8001ccc:	d901      	bls.n	8001cd2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001cce:	2303      	movs	r3, #3
 8001cd0:	e2e4      	b.n	800229c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001cd2:	4b85      	ldr	r3, [pc, #532]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001cd4:	681a      	ldr	r2, [r3, #0]
 8001cd6:	2380      	movs	r3, #128	; 0x80
 8001cd8:	029b      	lsls	r3, r3, #10
 8001cda:	4013      	ands	r3, r2
 8001cdc:	d1f0      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x110>
 8001cde:	e000      	b.n	8001ce2 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ce0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	2202      	movs	r2, #2
 8001ce8:	4013      	ands	r3, r2
 8001cea:	d100      	bne.n	8001cee <HAL_RCC_OscConfig+0x13e>
 8001cec:	e099      	b.n	8001e22 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	68db      	ldr	r3, [r3, #12]
 8001cf2:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cf6:	2220      	movs	r2, #32
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	d009      	beq.n	8001d10 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001cfc:	4b7a      	ldr	r3, [pc, #488]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001cfe:	681a      	ldr	r2, [r3, #0]
 8001d00:	4b79      	ldr	r3, [pc, #484]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001d02:	2120      	movs	r1, #32
 8001d04:	430a      	orrs	r2, r1
 8001d06:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001d08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d0a:	2220      	movs	r2, #32
 8001d0c:	4393      	bics	r3, r2
 8001d0e:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d10:	69fb      	ldr	r3, [r7, #28]
 8001d12:	2b04      	cmp	r3, #4
 8001d14:	d005      	beq.n	8001d22 <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001d16:	69fb      	ldr	r3, [r7, #28]
 8001d18:	2b0c      	cmp	r3, #12
 8001d1a:	d13e      	bne.n	8001d9a <HAL_RCC_OscConfig+0x1ea>
 8001d1c:	69bb      	ldr	r3, [r7, #24]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d13b      	bne.n	8001d9a <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001d22:	4b71      	ldr	r3, [pc, #452]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	2204      	movs	r2, #4
 8001d28:	4013      	ands	r3, r2
 8001d2a:	d004      	beq.n	8001d36 <HAL_RCC_OscConfig+0x186>
 8001d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d101      	bne.n	8001d36 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
 8001d34:	e2b2      	b.n	800229c <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d36:	4b6c      	ldr	r3, [pc, #432]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	4a6e      	ldr	r2, [pc, #440]	; (8001ef4 <HAL_RCC_OscConfig+0x344>)
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	0019      	movs	r1, r3
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	691b      	ldr	r3, [r3, #16]
 8001d44:	021a      	lsls	r2, r3, #8
 8001d46:	4b68      	ldr	r3, [pc, #416]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001d48:	430a      	orrs	r2, r1
 8001d4a:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001d4c:	4b66      	ldr	r3, [pc, #408]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	2209      	movs	r2, #9
 8001d52:	4393      	bics	r3, r2
 8001d54:	0019      	movs	r1, r3
 8001d56:	4b64      	ldr	r3, [pc, #400]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001d58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d5a:	430a      	orrs	r2, r1
 8001d5c:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001d5e:	f000 fbeb 	bl	8002538 <HAL_RCC_GetSysClockFreq>
 8001d62:	0001      	movs	r1, r0
 8001d64:	4b60      	ldr	r3, [pc, #384]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001d66:	68db      	ldr	r3, [r3, #12]
 8001d68:	091b      	lsrs	r3, r3, #4
 8001d6a:	220f      	movs	r2, #15
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	4a62      	ldr	r2, [pc, #392]	; (8001ef8 <HAL_RCC_OscConfig+0x348>)
 8001d70:	5cd3      	ldrb	r3, [r2, r3]
 8001d72:	000a      	movs	r2, r1
 8001d74:	40da      	lsrs	r2, r3
 8001d76:	4b61      	ldr	r3, [pc, #388]	; (8001efc <HAL_RCC_OscConfig+0x34c>)
 8001d78:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001d7a:	4b61      	ldr	r3, [pc, #388]	; (8001f00 <HAL_RCC_OscConfig+0x350>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	2513      	movs	r5, #19
 8001d80:	197c      	adds	r4, r7, r5
 8001d82:	0018      	movs	r0, r3
 8001d84:	f7ff fc44 	bl	8001610 <HAL_InitTick>
 8001d88:	0003      	movs	r3, r0
 8001d8a:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001d8c:	197b      	adds	r3, r7, r5
 8001d8e:	781b      	ldrb	r3, [r3, #0]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d046      	beq.n	8001e22 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8001d94:	197b      	adds	r3, r7, r5
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	e280      	b.n	800229c <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d027      	beq.n	8001df0 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001da0:	4b51      	ldr	r3, [pc, #324]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	2209      	movs	r2, #9
 8001da6:	4393      	bics	r3, r2
 8001da8:	0019      	movs	r1, r3
 8001daa:	4b4f      	ldr	r3, [pc, #316]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001dac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001dae:	430a      	orrs	r2, r1
 8001db0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001db2:	f7ff fc73 	bl	800169c <HAL_GetTick>
 8001db6:	0003      	movs	r3, r0
 8001db8:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001dba:	e008      	b.n	8001dce <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001dbc:	f7ff fc6e 	bl	800169c <HAL_GetTick>
 8001dc0:	0002      	movs	r2, r0
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	1ad3      	subs	r3, r2, r3
 8001dc6:	2b02      	cmp	r3, #2
 8001dc8:	d901      	bls.n	8001dce <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	e266      	b.n	800229c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001dce:	4b46      	ldr	r3, [pc, #280]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	2204      	movs	r2, #4
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	d0f1      	beq.n	8001dbc <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dd8:	4b43      	ldr	r3, [pc, #268]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	4a45      	ldr	r2, [pc, #276]	; (8001ef4 <HAL_RCC_OscConfig+0x344>)
 8001dde:	4013      	ands	r3, r2
 8001de0:	0019      	movs	r1, r3
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	691b      	ldr	r3, [r3, #16]
 8001de6:	021a      	lsls	r2, r3, #8
 8001de8:	4b3f      	ldr	r3, [pc, #252]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001dea:	430a      	orrs	r2, r1
 8001dec:	605a      	str	r2, [r3, #4]
 8001dee:	e018      	b.n	8001e22 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001df0:	4b3d      	ldr	r3, [pc, #244]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	4b3c      	ldr	r3, [pc, #240]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001df6:	2101      	movs	r1, #1
 8001df8:	438a      	bics	r2, r1
 8001dfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dfc:	f7ff fc4e 	bl	800169c <HAL_GetTick>
 8001e00:	0003      	movs	r3, r0
 8001e02:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001e04:	e008      	b.n	8001e18 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e06:	f7ff fc49 	bl	800169c <HAL_GetTick>
 8001e0a:	0002      	movs	r2, r0
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	1ad3      	subs	r3, r2, r3
 8001e10:	2b02      	cmp	r3, #2
 8001e12:	d901      	bls.n	8001e18 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8001e14:	2303      	movs	r3, #3
 8001e16:	e241      	b.n	800229c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001e18:	4b33      	ldr	r3, [pc, #204]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	2204      	movs	r2, #4
 8001e1e:	4013      	ands	r3, r2
 8001e20:	d1f1      	bne.n	8001e06 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	2210      	movs	r2, #16
 8001e28:	4013      	ands	r3, r2
 8001e2a:	d100      	bne.n	8001e2e <HAL_RCC_OscConfig+0x27e>
 8001e2c:	e0a1      	b.n	8001f72 <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001e2e:	69fb      	ldr	r3, [r7, #28]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d140      	bne.n	8001eb6 <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001e34:	4b2c      	ldr	r3, [pc, #176]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001e36:	681a      	ldr	r2, [r3, #0]
 8001e38:	2380      	movs	r3, #128	; 0x80
 8001e3a:	009b      	lsls	r3, r3, #2
 8001e3c:	4013      	ands	r3, r2
 8001e3e:	d005      	beq.n	8001e4c <HAL_RCC_OscConfig+0x29c>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	699b      	ldr	r3, [r3, #24]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d101      	bne.n	8001e4c <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e227      	b.n	800229c <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e4c:	4b26      	ldr	r3, [pc, #152]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	4a2c      	ldr	r2, [pc, #176]	; (8001f04 <HAL_RCC_OscConfig+0x354>)
 8001e52:	4013      	ands	r3, r2
 8001e54:	0019      	movs	r1, r3
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6a1a      	ldr	r2, [r3, #32]
 8001e5a:	4b23      	ldr	r3, [pc, #140]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001e5c:	430a      	orrs	r2, r1
 8001e5e:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e60:	4b21      	ldr	r3, [pc, #132]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	021b      	lsls	r3, r3, #8
 8001e66:	0a19      	lsrs	r1, r3, #8
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	69db      	ldr	r3, [r3, #28]
 8001e6c:	061a      	lsls	r2, r3, #24
 8001e6e:	4b1e      	ldr	r3, [pc, #120]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001e70:	430a      	orrs	r2, r1
 8001e72:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6a1b      	ldr	r3, [r3, #32]
 8001e78:	0b5b      	lsrs	r3, r3, #13
 8001e7a:	3301      	adds	r3, #1
 8001e7c:	2280      	movs	r2, #128	; 0x80
 8001e7e:	0212      	lsls	r2, r2, #8
 8001e80:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001e82:	4b19      	ldr	r3, [pc, #100]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001e84:	68db      	ldr	r3, [r3, #12]
 8001e86:	091b      	lsrs	r3, r3, #4
 8001e88:	210f      	movs	r1, #15
 8001e8a:	400b      	ands	r3, r1
 8001e8c:	491a      	ldr	r1, [pc, #104]	; (8001ef8 <HAL_RCC_OscConfig+0x348>)
 8001e8e:	5ccb      	ldrb	r3, [r1, r3]
 8001e90:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001e92:	4b1a      	ldr	r3, [pc, #104]	; (8001efc <HAL_RCC_OscConfig+0x34c>)
 8001e94:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001e96:	4b1a      	ldr	r3, [pc, #104]	; (8001f00 <HAL_RCC_OscConfig+0x350>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	2513      	movs	r5, #19
 8001e9c:	197c      	adds	r4, r7, r5
 8001e9e:	0018      	movs	r0, r3
 8001ea0:	f7ff fbb6 	bl	8001610 <HAL_InitTick>
 8001ea4:	0003      	movs	r3, r0
 8001ea6:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001ea8:	197b      	adds	r3, r7, r5
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d060      	beq.n	8001f72 <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8001eb0:	197b      	adds	r3, r7, r5
 8001eb2:	781b      	ldrb	r3, [r3, #0]
 8001eb4:	e1f2      	b.n	800229c <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	699b      	ldr	r3, [r3, #24]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d03f      	beq.n	8001f3e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001ebe:	4b0a      	ldr	r3, [pc, #40]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001ec0:	681a      	ldr	r2, [r3, #0]
 8001ec2:	4b09      	ldr	r3, [pc, #36]	; (8001ee8 <HAL_RCC_OscConfig+0x338>)
 8001ec4:	2180      	movs	r1, #128	; 0x80
 8001ec6:	0049      	lsls	r1, r1, #1
 8001ec8:	430a      	orrs	r2, r1
 8001eca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ecc:	f7ff fbe6 	bl	800169c <HAL_GetTick>
 8001ed0:	0003      	movs	r3, r0
 8001ed2:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001ed4:	e018      	b.n	8001f08 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001ed6:	f7ff fbe1 	bl	800169c <HAL_GetTick>
 8001eda:	0002      	movs	r2, r0
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	1ad3      	subs	r3, r2, r3
 8001ee0:	2b02      	cmp	r3, #2
 8001ee2:	d911      	bls.n	8001f08 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8001ee4:	2303      	movs	r3, #3
 8001ee6:	e1d9      	b.n	800229c <HAL_RCC_OscConfig+0x6ec>
 8001ee8:	40021000 	.word	0x40021000
 8001eec:	fffeffff 	.word	0xfffeffff
 8001ef0:	fffbffff 	.word	0xfffbffff
 8001ef4:	ffffe0ff 	.word	0xffffe0ff
 8001ef8:	08003458 	.word	0x08003458
 8001efc:	20000180 	.word	0x20000180
 8001f00:	20000184 	.word	0x20000184
 8001f04:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001f08:	4bc9      	ldr	r3, [pc, #804]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 8001f0a:	681a      	ldr	r2, [r3, #0]
 8001f0c:	2380      	movs	r3, #128	; 0x80
 8001f0e:	009b      	lsls	r3, r3, #2
 8001f10:	4013      	ands	r3, r2
 8001f12:	d0e0      	beq.n	8001ed6 <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001f14:	4bc6      	ldr	r3, [pc, #792]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	4ac6      	ldr	r2, [pc, #792]	; (8002234 <HAL_RCC_OscConfig+0x684>)
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	0019      	movs	r1, r3
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6a1a      	ldr	r2, [r3, #32]
 8001f22:	4bc3      	ldr	r3, [pc, #780]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 8001f24:	430a      	orrs	r2, r1
 8001f26:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001f28:	4bc1      	ldr	r3, [pc, #772]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	021b      	lsls	r3, r3, #8
 8001f2e:	0a19      	lsrs	r1, r3, #8
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	69db      	ldr	r3, [r3, #28]
 8001f34:	061a      	lsls	r2, r3, #24
 8001f36:	4bbe      	ldr	r3, [pc, #760]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 8001f38:	430a      	orrs	r2, r1
 8001f3a:	605a      	str	r2, [r3, #4]
 8001f3c:	e019      	b.n	8001f72 <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001f3e:	4bbc      	ldr	r3, [pc, #752]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	4bbb      	ldr	r3, [pc, #748]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 8001f44:	49bc      	ldr	r1, [pc, #752]	; (8002238 <HAL_RCC_OscConfig+0x688>)
 8001f46:	400a      	ands	r2, r1
 8001f48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f4a:	f7ff fba7 	bl	800169c <HAL_GetTick>
 8001f4e:	0003      	movs	r3, r0
 8001f50:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001f52:	e008      	b.n	8001f66 <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f54:	f7ff fba2 	bl	800169c <HAL_GetTick>
 8001f58:	0002      	movs	r2, r0
 8001f5a:	697b      	ldr	r3, [r7, #20]
 8001f5c:	1ad3      	subs	r3, r2, r3
 8001f5e:	2b02      	cmp	r3, #2
 8001f60:	d901      	bls.n	8001f66 <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 8001f62:	2303      	movs	r3, #3
 8001f64:	e19a      	b.n	800229c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001f66:	4bb2      	ldr	r3, [pc, #712]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	2380      	movs	r3, #128	; 0x80
 8001f6c:	009b      	lsls	r3, r3, #2
 8001f6e:	4013      	ands	r3, r2
 8001f70:	d1f0      	bne.n	8001f54 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	2208      	movs	r2, #8
 8001f78:	4013      	ands	r3, r2
 8001f7a:	d036      	beq.n	8001fea <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	695b      	ldr	r3, [r3, #20]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d019      	beq.n	8001fb8 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f84:	4baa      	ldr	r3, [pc, #680]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 8001f86:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001f88:	4ba9      	ldr	r3, [pc, #676]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 8001f8a:	2101      	movs	r1, #1
 8001f8c:	430a      	orrs	r2, r1
 8001f8e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f90:	f7ff fb84 	bl	800169c <HAL_GetTick>
 8001f94:	0003      	movs	r3, r0
 8001f96:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001f98:	e008      	b.n	8001fac <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f9a:	f7ff fb7f 	bl	800169c <HAL_GetTick>
 8001f9e:	0002      	movs	r2, r0
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	1ad3      	subs	r3, r2, r3
 8001fa4:	2b02      	cmp	r3, #2
 8001fa6:	d901      	bls.n	8001fac <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8001fa8:	2303      	movs	r3, #3
 8001faa:	e177      	b.n	800229c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001fac:	4ba0      	ldr	r3, [pc, #640]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 8001fae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001fb0:	2202      	movs	r2, #2
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	d0f1      	beq.n	8001f9a <HAL_RCC_OscConfig+0x3ea>
 8001fb6:	e018      	b.n	8001fea <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001fb8:	4b9d      	ldr	r3, [pc, #628]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 8001fba:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001fbc:	4b9c      	ldr	r3, [pc, #624]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 8001fbe:	2101      	movs	r1, #1
 8001fc0:	438a      	bics	r2, r1
 8001fc2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fc4:	f7ff fb6a 	bl	800169c <HAL_GetTick>
 8001fc8:	0003      	movs	r3, r0
 8001fca:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001fcc:	e008      	b.n	8001fe0 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001fce:	f7ff fb65 	bl	800169c <HAL_GetTick>
 8001fd2:	0002      	movs	r2, r0
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	1ad3      	subs	r3, r2, r3
 8001fd8:	2b02      	cmp	r3, #2
 8001fda:	d901      	bls.n	8001fe0 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8001fdc:	2303      	movs	r3, #3
 8001fde:	e15d      	b.n	800229c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001fe0:	4b93      	ldr	r3, [pc, #588]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 8001fe2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001fe4:	2202      	movs	r2, #2
 8001fe6:	4013      	ands	r3, r2
 8001fe8:	d1f1      	bne.n	8001fce <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	2204      	movs	r2, #4
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	d100      	bne.n	8001ff6 <HAL_RCC_OscConfig+0x446>
 8001ff4:	e0ae      	b.n	8002154 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ff6:	2023      	movs	r0, #35	; 0x23
 8001ff8:	183b      	adds	r3, r7, r0
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ffe:	4b8c      	ldr	r3, [pc, #560]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 8002000:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002002:	2380      	movs	r3, #128	; 0x80
 8002004:	055b      	lsls	r3, r3, #21
 8002006:	4013      	ands	r3, r2
 8002008:	d109      	bne.n	800201e <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800200a:	4b89      	ldr	r3, [pc, #548]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 800200c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800200e:	4b88      	ldr	r3, [pc, #544]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 8002010:	2180      	movs	r1, #128	; 0x80
 8002012:	0549      	lsls	r1, r1, #21
 8002014:	430a      	orrs	r2, r1
 8002016:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002018:	183b      	adds	r3, r7, r0
 800201a:	2201      	movs	r2, #1
 800201c:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800201e:	4b87      	ldr	r3, [pc, #540]	; (800223c <HAL_RCC_OscConfig+0x68c>)
 8002020:	681a      	ldr	r2, [r3, #0]
 8002022:	2380      	movs	r3, #128	; 0x80
 8002024:	005b      	lsls	r3, r3, #1
 8002026:	4013      	ands	r3, r2
 8002028:	d11a      	bne.n	8002060 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800202a:	4b84      	ldr	r3, [pc, #528]	; (800223c <HAL_RCC_OscConfig+0x68c>)
 800202c:	681a      	ldr	r2, [r3, #0]
 800202e:	4b83      	ldr	r3, [pc, #524]	; (800223c <HAL_RCC_OscConfig+0x68c>)
 8002030:	2180      	movs	r1, #128	; 0x80
 8002032:	0049      	lsls	r1, r1, #1
 8002034:	430a      	orrs	r2, r1
 8002036:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002038:	f7ff fb30 	bl	800169c <HAL_GetTick>
 800203c:	0003      	movs	r3, r0
 800203e:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002040:	e008      	b.n	8002054 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002042:	f7ff fb2b 	bl	800169c <HAL_GetTick>
 8002046:	0002      	movs	r2, r0
 8002048:	697b      	ldr	r3, [r7, #20]
 800204a:	1ad3      	subs	r3, r2, r3
 800204c:	2b64      	cmp	r3, #100	; 0x64
 800204e:	d901      	bls.n	8002054 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8002050:	2303      	movs	r3, #3
 8002052:	e123      	b.n	800229c <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002054:	4b79      	ldr	r3, [pc, #484]	; (800223c <HAL_RCC_OscConfig+0x68c>)
 8002056:	681a      	ldr	r2, [r3, #0]
 8002058:	2380      	movs	r3, #128	; 0x80
 800205a:	005b      	lsls	r3, r3, #1
 800205c:	4013      	ands	r3, r2
 800205e:	d0f0      	beq.n	8002042 <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	689a      	ldr	r2, [r3, #8]
 8002064:	2380      	movs	r3, #128	; 0x80
 8002066:	005b      	lsls	r3, r3, #1
 8002068:	429a      	cmp	r2, r3
 800206a:	d107      	bne.n	800207c <HAL_RCC_OscConfig+0x4cc>
 800206c:	4b70      	ldr	r3, [pc, #448]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 800206e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002070:	4b6f      	ldr	r3, [pc, #444]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 8002072:	2180      	movs	r1, #128	; 0x80
 8002074:	0049      	lsls	r1, r1, #1
 8002076:	430a      	orrs	r2, r1
 8002078:	651a      	str	r2, [r3, #80]	; 0x50
 800207a:	e031      	b.n	80020e0 <HAL_RCC_OscConfig+0x530>
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d10c      	bne.n	800209e <HAL_RCC_OscConfig+0x4ee>
 8002084:	4b6a      	ldr	r3, [pc, #424]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 8002086:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002088:	4b69      	ldr	r3, [pc, #420]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 800208a:	496b      	ldr	r1, [pc, #428]	; (8002238 <HAL_RCC_OscConfig+0x688>)
 800208c:	400a      	ands	r2, r1
 800208e:	651a      	str	r2, [r3, #80]	; 0x50
 8002090:	4b67      	ldr	r3, [pc, #412]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 8002092:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002094:	4b66      	ldr	r3, [pc, #408]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 8002096:	496a      	ldr	r1, [pc, #424]	; (8002240 <HAL_RCC_OscConfig+0x690>)
 8002098:	400a      	ands	r2, r1
 800209a:	651a      	str	r2, [r3, #80]	; 0x50
 800209c:	e020      	b.n	80020e0 <HAL_RCC_OscConfig+0x530>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	689a      	ldr	r2, [r3, #8]
 80020a2:	23a0      	movs	r3, #160	; 0xa0
 80020a4:	00db      	lsls	r3, r3, #3
 80020a6:	429a      	cmp	r2, r3
 80020a8:	d10e      	bne.n	80020c8 <HAL_RCC_OscConfig+0x518>
 80020aa:	4b61      	ldr	r3, [pc, #388]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 80020ac:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80020ae:	4b60      	ldr	r3, [pc, #384]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 80020b0:	2180      	movs	r1, #128	; 0x80
 80020b2:	00c9      	lsls	r1, r1, #3
 80020b4:	430a      	orrs	r2, r1
 80020b6:	651a      	str	r2, [r3, #80]	; 0x50
 80020b8:	4b5d      	ldr	r3, [pc, #372]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 80020ba:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80020bc:	4b5c      	ldr	r3, [pc, #368]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 80020be:	2180      	movs	r1, #128	; 0x80
 80020c0:	0049      	lsls	r1, r1, #1
 80020c2:	430a      	orrs	r2, r1
 80020c4:	651a      	str	r2, [r3, #80]	; 0x50
 80020c6:	e00b      	b.n	80020e0 <HAL_RCC_OscConfig+0x530>
 80020c8:	4b59      	ldr	r3, [pc, #356]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 80020ca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80020cc:	4b58      	ldr	r3, [pc, #352]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 80020ce:	495a      	ldr	r1, [pc, #360]	; (8002238 <HAL_RCC_OscConfig+0x688>)
 80020d0:	400a      	ands	r2, r1
 80020d2:	651a      	str	r2, [r3, #80]	; 0x50
 80020d4:	4b56      	ldr	r3, [pc, #344]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 80020d6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80020d8:	4b55      	ldr	r3, [pc, #340]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 80020da:	4959      	ldr	r1, [pc, #356]	; (8002240 <HAL_RCC_OscConfig+0x690>)
 80020dc:	400a      	ands	r2, r1
 80020de:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	689b      	ldr	r3, [r3, #8]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d015      	beq.n	8002114 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020e8:	f7ff fad8 	bl	800169c <HAL_GetTick>
 80020ec:	0003      	movs	r3, r0
 80020ee:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80020f0:	e009      	b.n	8002106 <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020f2:	f7ff fad3 	bl	800169c <HAL_GetTick>
 80020f6:	0002      	movs	r2, r0
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	1ad3      	subs	r3, r2, r3
 80020fc:	4a51      	ldr	r2, [pc, #324]	; (8002244 <HAL_RCC_OscConfig+0x694>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d901      	bls.n	8002106 <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8002102:	2303      	movs	r3, #3
 8002104:	e0ca      	b.n	800229c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002106:	4b4a      	ldr	r3, [pc, #296]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 8002108:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800210a:	2380      	movs	r3, #128	; 0x80
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	4013      	ands	r3, r2
 8002110:	d0ef      	beq.n	80020f2 <HAL_RCC_OscConfig+0x542>
 8002112:	e014      	b.n	800213e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002114:	f7ff fac2 	bl	800169c <HAL_GetTick>
 8002118:	0003      	movs	r3, r0
 800211a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800211c:	e009      	b.n	8002132 <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800211e:	f7ff fabd 	bl	800169c <HAL_GetTick>
 8002122:	0002      	movs	r2, r0
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	1ad3      	subs	r3, r2, r3
 8002128:	4a46      	ldr	r2, [pc, #280]	; (8002244 <HAL_RCC_OscConfig+0x694>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d901      	bls.n	8002132 <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 800212e:	2303      	movs	r3, #3
 8002130:	e0b4      	b.n	800229c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002132:	4b3f      	ldr	r3, [pc, #252]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 8002134:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002136:	2380      	movs	r3, #128	; 0x80
 8002138:	009b      	lsls	r3, r3, #2
 800213a:	4013      	ands	r3, r2
 800213c:	d1ef      	bne.n	800211e <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800213e:	2323      	movs	r3, #35	; 0x23
 8002140:	18fb      	adds	r3, r7, r3
 8002142:	781b      	ldrb	r3, [r3, #0]
 8002144:	2b01      	cmp	r3, #1
 8002146:	d105      	bne.n	8002154 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002148:	4b39      	ldr	r3, [pc, #228]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 800214a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800214c:	4b38      	ldr	r3, [pc, #224]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 800214e:	493e      	ldr	r1, [pc, #248]	; (8002248 <HAL_RCC_OscConfig+0x698>)
 8002150:	400a      	ands	r2, r1
 8002152:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002158:	2b00      	cmp	r3, #0
 800215a:	d100      	bne.n	800215e <HAL_RCC_OscConfig+0x5ae>
 800215c:	e09d      	b.n	800229a <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800215e:	69fb      	ldr	r3, [r7, #28]
 8002160:	2b0c      	cmp	r3, #12
 8002162:	d100      	bne.n	8002166 <HAL_RCC_OscConfig+0x5b6>
 8002164:	e076      	b.n	8002254 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800216a:	2b02      	cmp	r3, #2
 800216c:	d145      	bne.n	80021fa <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800216e:	4b30      	ldr	r3, [pc, #192]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	4b2f      	ldr	r3, [pc, #188]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 8002174:	4935      	ldr	r1, [pc, #212]	; (800224c <HAL_RCC_OscConfig+0x69c>)
 8002176:	400a      	ands	r2, r1
 8002178:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800217a:	f7ff fa8f 	bl	800169c <HAL_GetTick>
 800217e:	0003      	movs	r3, r0
 8002180:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002182:	e008      	b.n	8002196 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002184:	f7ff fa8a 	bl	800169c <HAL_GetTick>
 8002188:	0002      	movs	r2, r0
 800218a:	697b      	ldr	r3, [r7, #20]
 800218c:	1ad3      	subs	r3, r2, r3
 800218e:	2b02      	cmp	r3, #2
 8002190:	d901      	bls.n	8002196 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8002192:	2303      	movs	r3, #3
 8002194:	e082      	b.n	800229c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002196:	4b26      	ldr	r3, [pc, #152]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	2380      	movs	r3, #128	; 0x80
 800219c:	049b      	lsls	r3, r3, #18
 800219e:	4013      	ands	r3, r2
 80021a0:	d1f0      	bne.n	8002184 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80021a2:	4b23      	ldr	r3, [pc, #140]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 80021a4:	68db      	ldr	r3, [r3, #12]
 80021a6:	4a2a      	ldr	r2, [pc, #168]	; (8002250 <HAL_RCC_OscConfig+0x6a0>)
 80021a8:	4013      	ands	r3, r2
 80021aa:	0019      	movs	r1, r3
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021b4:	431a      	orrs	r2, r3
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ba:	431a      	orrs	r2, r3
 80021bc:	4b1c      	ldr	r3, [pc, #112]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 80021be:	430a      	orrs	r2, r1
 80021c0:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021c2:	4b1b      	ldr	r3, [pc, #108]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 80021c4:	681a      	ldr	r2, [r3, #0]
 80021c6:	4b1a      	ldr	r3, [pc, #104]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 80021c8:	2180      	movs	r1, #128	; 0x80
 80021ca:	0449      	lsls	r1, r1, #17
 80021cc:	430a      	orrs	r2, r1
 80021ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021d0:	f7ff fa64 	bl	800169c <HAL_GetTick>
 80021d4:	0003      	movs	r3, r0
 80021d6:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80021d8:	e008      	b.n	80021ec <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021da:	f7ff fa5f 	bl	800169c <HAL_GetTick>
 80021de:	0002      	movs	r2, r0
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	1ad3      	subs	r3, r2, r3
 80021e4:	2b02      	cmp	r3, #2
 80021e6:	d901      	bls.n	80021ec <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80021e8:	2303      	movs	r3, #3
 80021ea:	e057      	b.n	800229c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80021ec:	4b10      	ldr	r3, [pc, #64]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 80021ee:	681a      	ldr	r2, [r3, #0]
 80021f0:	2380      	movs	r3, #128	; 0x80
 80021f2:	049b      	lsls	r3, r3, #18
 80021f4:	4013      	ands	r3, r2
 80021f6:	d0f0      	beq.n	80021da <HAL_RCC_OscConfig+0x62a>
 80021f8:	e04f      	b.n	800229a <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021fa:	4b0d      	ldr	r3, [pc, #52]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 80021fc:	681a      	ldr	r2, [r3, #0]
 80021fe:	4b0c      	ldr	r3, [pc, #48]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 8002200:	4912      	ldr	r1, [pc, #72]	; (800224c <HAL_RCC_OscConfig+0x69c>)
 8002202:	400a      	ands	r2, r1
 8002204:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002206:	f7ff fa49 	bl	800169c <HAL_GetTick>
 800220a:	0003      	movs	r3, r0
 800220c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800220e:	e008      	b.n	8002222 <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002210:	f7ff fa44 	bl	800169c <HAL_GetTick>
 8002214:	0002      	movs	r2, r0
 8002216:	697b      	ldr	r3, [r7, #20]
 8002218:	1ad3      	subs	r3, r2, r3
 800221a:	2b02      	cmp	r3, #2
 800221c:	d901      	bls.n	8002222 <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 800221e:	2303      	movs	r3, #3
 8002220:	e03c      	b.n	800229c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002222:	4b03      	ldr	r3, [pc, #12]	; (8002230 <HAL_RCC_OscConfig+0x680>)
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	2380      	movs	r3, #128	; 0x80
 8002228:	049b      	lsls	r3, r3, #18
 800222a:	4013      	ands	r3, r2
 800222c:	d1f0      	bne.n	8002210 <HAL_RCC_OscConfig+0x660>
 800222e:	e034      	b.n	800229a <HAL_RCC_OscConfig+0x6ea>
 8002230:	40021000 	.word	0x40021000
 8002234:	ffff1fff 	.word	0xffff1fff
 8002238:	fffffeff 	.word	0xfffffeff
 800223c:	40007000 	.word	0x40007000
 8002240:	fffffbff 	.word	0xfffffbff
 8002244:	00001388 	.word	0x00001388
 8002248:	efffffff 	.word	0xefffffff
 800224c:	feffffff 	.word	0xfeffffff
 8002250:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002258:	2b01      	cmp	r3, #1
 800225a:	d101      	bne.n	8002260 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 800225c:	2301      	movs	r3, #1
 800225e:	e01d      	b.n	800229c <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002260:	4b10      	ldr	r3, [pc, #64]	; (80022a4 <HAL_RCC_OscConfig+0x6f4>)
 8002262:	68db      	ldr	r3, [r3, #12]
 8002264:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002266:	69ba      	ldr	r2, [r7, #24]
 8002268:	2380      	movs	r3, #128	; 0x80
 800226a:	025b      	lsls	r3, r3, #9
 800226c:	401a      	ands	r2, r3
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002272:	429a      	cmp	r2, r3
 8002274:	d10f      	bne.n	8002296 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002276:	69ba      	ldr	r2, [r7, #24]
 8002278:	23f0      	movs	r3, #240	; 0xf0
 800227a:	039b      	lsls	r3, r3, #14
 800227c:	401a      	ands	r2, r3
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002282:	429a      	cmp	r2, r3
 8002284:	d107      	bne.n	8002296 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002286:	69ba      	ldr	r2, [r7, #24]
 8002288:	23c0      	movs	r3, #192	; 0xc0
 800228a:	041b      	lsls	r3, r3, #16
 800228c:	401a      	ands	r2, r3
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002292:	429a      	cmp	r2, r3
 8002294:	d001      	beq.n	800229a <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	e000      	b.n	800229c <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 800229a:	2300      	movs	r3, #0
}
 800229c:	0018      	movs	r0, r3
 800229e:	46bd      	mov	sp, r7
 80022a0:	b00a      	add	sp, #40	; 0x28
 80022a2:	bdb0      	pop	{r4, r5, r7, pc}
 80022a4:	40021000 	.word	0x40021000

080022a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022a8:	b5b0      	push	{r4, r5, r7, lr}
 80022aa:	b084      	sub	sp, #16
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
 80022b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d101      	bne.n	80022bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022b8:	2301      	movs	r3, #1
 80022ba:	e128      	b.n	800250e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80022bc:	4b96      	ldr	r3, [pc, #600]	; (8002518 <HAL_RCC_ClockConfig+0x270>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	2201      	movs	r2, #1
 80022c2:	4013      	ands	r3, r2
 80022c4:	683a      	ldr	r2, [r7, #0]
 80022c6:	429a      	cmp	r2, r3
 80022c8:	d91e      	bls.n	8002308 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022ca:	4b93      	ldr	r3, [pc, #588]	; (8002518 <HAL_RCC_ClockConfig+0x270>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	2201      	movs	r2, #1
 80022d0:	4393      	bics	r3, r2
 80022d2:	0019      	movs	r1, r3
 80022d4:	4b90      	ldr	r3, [pc, #576]	; (8002518 <HAL_RCC_ClockConfig+0x270>)
 80022d6:	683a      	ldr	r2, [r7, #0]
 80022d8:	430a      	orrs	r2, r1
 80022da:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80022dc:	f7ff f9de 	bl	800169c <HAL_GetTick>
 80022e0:	0003      	movs	r3, r0
 80022e2:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022e4:	e009      	b.n	80022fa <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022e6:	f7ff f9d9 	bl	800169c <HAL_GetTick>
 80022ea:	0002      	movs	r2, r0
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	1ad3      	subs	r3, r2, r3
 80022f0:	4a8a      	ldr	r2, [pc, #552]	; (800251c <HAL_RCC_ClockConfig+0x274>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d901      	bls.n	80022fa <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80022f6:	2303      	movs	r3, #3
 80022f8:	e109      	b.n	800250e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022fa:	4b87      	ldr	r3, [pc, #540]	; (8002518 <HAL_RCC_ClockConfig+0x270>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	2201      	movs	r2, #1
 8002300:	4013      	ands	r3, r2
 8002302:	683a      	ldr	r2, [r7, #0]
 8002304:	429a      	cmp	r2, r3
 8002306:	d1ee      	bne.n	80022e6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	2202      	movs	r2, #2
 800230e:	4013      	ands	r3, r2
 8002310:	d009      	beq.n	8002326 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002312:	4b83      	ldr	r3, [pc, #524]	; (8002520 <HAL_RCC_ClockConfig+0x278>)
 8002314:	68db      	ldr	r3, [r3, #12]
 8002316:	22f0      	movs	r2, #240	; 0xf0
 8002318:	4393      	bics	r3, r2
 800231a:	0019      	movs	r1, r3
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	689a      	ldr	r2, [r3, #8]
 8002320:	4b7f      	ldr	r3, [pc, #508]	; (8002520 <HAL_RCC_ClockConfig+0x278>)
 8002322:	430a      	orrs	r2, r1
 8002324:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	2201      	movs	r2, #1
 800232c:	4013      	ands	r3, r2
 800232e:	d100      	bne.n	8002332 <HAL_RCC_ClockConfig+0x8a>
 8002330:	e089      	b.n	8002446 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	2b02      	cmp	r3, #2
 8002338:	d107      	bne.n	800234a <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800233a:	4b79      	ldr	r3, [pc, #484]	; (8002520 <HAL_RCC_ClockConfig+0x278>)
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	2380      	movs	r3, #128	; 0x80
 8002340:	029b      	lsls	r3, r3, #10
 8002342:	4013      	ands	r3, r2
 8002344:	d120      	bne.n	8002388 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002346:	2301      	movs	r3, #1
 8002348:	e0e1      	b.n	800250e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	2b03      	cmp	r3, #3
 8002350:	d107      	bne.n	8002362 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002352:	4b73      	ldr	r3, [pc, #460]	; (8002520 <HAL_RCC_ClockConfig+0x278>)
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	2380      	movs	r3, #128	; 0x80
 8002358:	049b      	lsls	r3, r3, #18
 800235a:	4013      	ands	r3, r2
 800235c:	d114      	bne.n	8002388 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800235e:	2301      	movs	r3, #1
 8002360:	e0d5      	b.n	800250e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	2b01      	cmp	r3, #1
 8002368:	d106      	bne.n	8002378 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800236a:	4b6d      	ldr	r3, [pc, #436]	; (8002520 <HAL_RCC_ClockConfig+0x278>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	2204      	movs	r2, #4
 8002370:	4013      	ands	r3, r2
 8002372:	d109      	bne.n	8002388 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002374:	2301      	movs	r3, #1
 8002376:	e0ca      	b.n	800250e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002378:	4b69      	ldr	r3, [pc, #420]	; (8002520 <HAL_RCC_ClockConfig+0x278>)
 800237a:	681a      	ldr	r2, [r3, #0]
 800237c:	2380      	movs	r3, #128	; 0x80
 800237e:	009b      	lsls	r3, r3, #2
 8002380:	4013      	ands	r3, r2
 8002382:	d101      	bne.n	8002388 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002384:	2301      	movs	r3, #1
 8002386:	e0c2      	b.n	800250e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002388:	4b65      	ldr	r3, [pc, #404]	; (8002520 <HAL_RCC_ClockConfig+0x278>)
 800238a:	68db      	ldr	r3, [r3, #12]
 800238c:	2203      	movs	r2, #3
 800238e:	4393      	bics	r3, r2
 8002390:	0019      	movs	r1, r3
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	685a      	ldr	r2, [r3, #4]
 8002396:	4b62      	ldr	r3, [pc, #392]	; (8002520 <HAL_RCC_ClockConfig+0x278>)
 8002398:	430a      	orrs	r2, r1
 800239a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800239c:	f7ff f97e 	bl	800169c <HAL_GetTick>
 80023a0:	0003      	movs	r3, r0
 80023a2:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	2b02      	cmp	r3, #2
 80023aa:	d111      	bne.n	80023d0 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80023ac:	e009      	b.n	80023c2 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023ae:	f7ff f975 	bl	800169c <HAL_GetTick>
 80023b2:	0002      	movs	r2, r0
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	1ad3      	subs	r3, r2, r3
 80023b8:	4a58      	ldr	r2, [pc, #352]	; (800251c <HAL_RCC_ClockConfig+0x274>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d901      	bls.n	80023c2 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80023be:	2303      	movs	r3, #3
 80023c0:	e0a5      	b.n	800250e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80023c2:	4b57      	ldr	r3, [pc, #348]	; (8002520 <HAL_RCC_ClockConfig+0x278>)
 80023c4:	68db      	ldr	r3, [r3, #12]
 80023c6:	220c      	movs	r2, #12
 80023c8:	4013      	ands	r3, r2
 80023ca:	2b08      	cmp	r3, #8
 80023cc:	d1ef      	bne.n	80023ae <HAL_RCC_ClockConfig+0x106>
 80023ce:	e03a      	b.n	8002446 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	2b03      	cmp	r3, #3
 80023d6:	d111      	bne.n	80023fc <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023d8:	e009      	b.n	80023ee <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023da:	f7ff f95f 	bl	800169c <HAL_GetTick>
 80023de:	0002      	movs	r2, r0
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	1ad3      	subs	r3, r2, r3
 80023e4:	4a4d      	ldr	r2, [pc, #308]	; (800251c <HAL_RCC_ClockConfig+0x274>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d901      	bls.n	80023ee <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80023ea:	2303      	movs	r3, #3
 80023ec:	e08f      	b.n	800250e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023ee:	4b4c      	ldr	r3, [pc, #304]	; (8002520 <HAL_RCC_ClockConfig+0x278>)
 80023f0:	68db      	ldr	r3, [r3, #12]
 80023f2:	220c      	movs	r2, #12
 80023f4:	4013      	ands	r3, r2
 80023f6:	2b0c      	cmp	r3, #12
 80023f8:	d1ef      	bne.n	80023da <HAL_RCC_ClockConfig+0x132>
 80023fa:	e024      	b.n	8002446 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	2b01      	cmp	r3, #1
 8002402:	d11b      	bne.n	800243c <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002404:	e009      	b.n	800241a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002406:	f7ff f949 	bl	800169c <HAL_GetTick>
 800240a:	0002      	movs	r2, r0
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	1ad3      	subs	r3, r2, r3
 8002410:	4a42      	ldr	r2, [pc, #264]	; (800251c <HAL_RCC_ClockConfig+0x274>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d901      	bls.n	800241a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8002416:	2303      	movs	r3, #3
 8002418:	e079      	b.n	800250e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800241a:	4b41      	ldr	r3, [pc, #260]	; (8002520 <HAL_RCC_ClockConfig+0x278>)
 800241c:	68db      	ldr	r3, [r3, #12]
 800241e:	220c      	movs	r2, #12
 8002420:	4013      	ands	r3, r2
 8002422:	2b04      	cmp	r3, #4
 8002424:	d1ef      	bne.n	8002406 <HAL_RCC_ClockConfig+0x15e>
 8002426:	e00e      	b.n	8002446 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002428:	f7ff f938 	bl	800169c <HAL_GetTick>
 800242c:	0002      	movs	r2, r0
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	1ad3      	subs	r3, r2, r3
 8002432:	4a3a      	ldr	r2, [pc, #232]	; (800251c <HAL_RCC_ClockConfig+0x274>)
 8002434:	4293      	cmp	r3, r2
 8002436:	d901      	bls.n	800243c <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8002438:	2303      	movs	r3, #3
 800243a:	e068      	b.n	800250e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800243c:	4b38      	ldr	r3, [pc, #224]	; (8002520 <HAL_RCC_ClockConfig+0x278>)
 800243e:	68db      	ldr	r3, [r3, #12]
 8002440:	220c      	movs	r2, #12
 8002442:	4013      	ands	r3, r2
 8002444:	d1f0      	bne.n	8002428 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002446:	4b34      	ldr	r3, [pc, #208]	; (8002518 <HAL_RCC_ClockConfig+0x270>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	2201      	movs	r2, #1
 800244c:	4013      	ands	r3, r2
 800244e:	683a      	ldr	r2, [r7, #0]
 8002450:	429a      	cmp	r2, r3
 8002452:	d21e      	bcs.n	8002492 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002454:	4b30      	ldr	r3, [pc, #192]	; (8002518 <HAL_RCC_ClockConfig+0x270>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	2201      	movs	r2, #1
 800245a:	4393      	bics	r3, r2
 800245c:	0019      	movs	r1, r3
 800245e:	4b2e      	ldr	r3, [pc, #184]	; (8002518 <HAL_RCC_ClockConfig+0x270>)
 8002460:	683a      	ldr	r2, [r7, #0]
 8002462:	430a      	orrs	r2, r1
 8002464:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002466:	f7ff f919 	bl	800169c <HAL_GetTick>
 800246a:	0003      	movs	r3, r0
 800246c:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800246e:	e009      	b.n	8002484 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002470:	f7ff f914 	bl	800169c <HAL_GetTick>
 8002474:	0002      	movs	r2, r0
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	4a28      	ldr	r2, [pc, #160]	; (800251c <HAL_RCC_ClockConfig+0x274>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d901      	bls.n	8002484 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8002480:	2303      	movs	r3, #3
 8002482:	e044      	b.n	800250e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002484:	4b24      	ldr	r3, [pc, #144]	; (8002518 <HAL_RCC_ClockConfig+0x270>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	2201      	movs	r2, #1
 800248a:	4013      	ands	r3, r2
 800248c:	683a      	ldr	r2, [r7, #0]
 800248e:	429a      	cmp	r2, r3
 8002490:	d1ee      	bne.n	8002470 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	2204      	movs	r2, #4
 8002498:	4013      	ands	r3, r2
 800249a:	d009      	beq.n	80024b0 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800249c:	4b20      	ldr	r3, [pc, #128]	; (8002520 <HAL_RCC_ClockConfig+0x278>)
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	4a20      	ldr	r2, [pc, #128]	; (8002524 <HAL_RCC_ClockConfig+0x27c>)
 80024a2:	4013      	ands	r3, r2
 80024a4:	0019      	movs	r1, r3
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	68da      	ldr	r2, [r3, #12]
 80024aa:	4b1d      	ldr	r3, [pc, #116]	; (8002520 <HAL_RCC_ClockConfig+0x278>)
 80024ac:	430a      	orrs	r2, r1
 80024ae:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	2208      	movs	r2, #8
 80024b6:	4013      	ands	r3, r2
 80024b8:	d00a      	beq.n	80024d0 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80024ba:	4b19      	ldr	r3, [pc, #100]	; (8002520 <HAL_RCC_ClockConfig+0x278>)
 80024bc:	68db      	ldr	r3, [r3, #12]
 80024be:	4a1a      	ldr	r2, [pc, #104]	; (8002528 <HAL_RCC_ClockConfig+0x280>)
 80024c0:	4013      	ands	r3, r2
 80024c2:	0019      	movs	r1, r3
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	691b      	ldr	r3, [r3, #16]
 80024c8:	00da      	lsls	r2, r3, #3
 80024ca:	4b15      	ldr	r3, [pc, #84]	; (8002520 <HAL_RCC_ClockConfig+0x278>)
 80024cc:	430a      	orrs	r2, r1
 80024ce:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80024d0:	f000 f832 	bl	8002538 <HAL_RCC_GetSysClockFreq>
 80024d4:	0001      	movs	r1, r0
 80024d6:	4b12      	ldr	r3, [pc, #72]	; (8002520 <HAL_RCC_ClockConfig+0x278>)
 80024d8:	68db      	ldr	r3, [r3, #12]
 80024da:	091b      	lsrs	r3, r3, #4
 80024dc:	220f      	movs	r2, #15
 80024de:	4013      	ands	r3, r2
 80024e0:	4a12      	ldr	r2, [pc, #72]	; (800252c <HAL_RCC_ClockConfig+0x284>)
 80024e2:	5cd3      	ldrb	r3, [r2, r3]
 80024e4:	000a      	movs	r2, r1
 80024e6:	40da      	lsrs	r2, r3
 80024e8:	4b11      	ldr	r3, [pc, #68]	; (8002530 <HAL_RCC_ClockConfig+0x288>)
 80024ea:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80024ec:	4b11      	ldr	r3, [pc, #68]	; (8002534 <HAL_RCC_ClockConfig+0x28c>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	250b      	movs	r5, #11
 80024f2:	197c      	adds	r4, r7, r5
 80024f4:	0018      	movs	r0, r3
 80024f6:	f7ff f88b 	bl	8001610 <HAL_InitTick>
 80024fa:	0003      	movs	r3, r0
 80024fc:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80024fe:	197b      	adds	r3, r7, r5
 8002500:	781b      	ldrb	r3, [r3, #0]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d002      	beq.n	800250c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8002506:	197b      	adds	r3, r7, r5
 8002508:	781b      	ldrb	r3, [r3, #0]
 800250a:	e000      	b.n	800250e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 800250c:	2300      	movs	r3, #0
}
 800250e:	0018      	movs	r0, r3
 8002510:	46bd      	mov	sp, r7
 8002512:	b004      	add	sp, #16
 8002514:	bdb0      	pop	{r4, r5, r7, pc}
 8002516:	46c0      	nop			; (mov r8, r8)
 8002518:	40022000 	.word	0x40022000
 800251c:	00001388 	.word	0x00001388
 8002520:	40021000 	.word	0x40021000
 8002524:	fffff8ff 	.word	0xfffff8ff
 8002528:	ffffc7ff 	.word	0xffffc7ff
 800252c:	08003458 	.word	0x08003458
 8002530:	20000180 	.word	0x20000180
 8002534:	20000184 	.word	0x20000184

08002538 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002538:	b5b0      	push	{r4, r5, r7, lr}
 800253a:	b08e      	sub	sp, #56	; 0x38
 800253c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800253e:	4b4c      	ldr	r3, [pc, #304]	; (8002670 <HAL_RCC_GetSysClockFreq+0x138>)
 8002540:	68db      	ldr	r3, [r3, #12]
 8002542:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002544:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002546:	230c      	movs	r3, #12
 8002548:	4013      	ands	r3, r2
 800254a:	2b0c      	cmp	r3, #12
 800254c:	d014      	beq.n	8002578 <HAL_RCC_GetSysClockFreq+0x40>
 800254e:	d900      	bls.n	8002552 <HAL_RCC_GetSysClockFreq+0x1a>
 8002550:	e07b      	b.n	800264a <HAL_RCC_GetSysClockFreq+0x112>
 8002552:	2b04      	cmp	r3, #4
 8002554:	d002      	beq.n	800255c <HAL_RCC_GetSysClockFreq+0x24>
 8002556:	2b08      	cmp	r3, #8
 8002558:	d00b      	beq.n	8002572 <HAL_RCC_GetSysClockFreq+0x3a>
 800255a:	e076      	b.n	800264a <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800255c:	4b44      	ldr	r3, [pc, #272]	; (8002670 <HAL_RCC_GetSysClockFreq+0x138>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	2210      	movs	r2, #16
 8002562:	4013      	ands	r3, r2
 8002564:	d002      	beq.n	800256c <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002566:	4b43      	ldr	r3, [pc, #268]	; (8002674 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002568:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800256a:	e07c      	b.n	8002666 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 800256c:	4b42      	ldr	r3, [pc, #264]	; (8002678 <HAL_RCC_GetSysClockFreq+0x140>)
 800256e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002570:	e079      	b.n	8002666 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002572:	4b42      	ldr	r3, [pc, #264]	; (800267c <HAL_RCC_GetSysClockFreq+0x144>)
 8002574:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002576:	e076      	b.n	8002666 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002578:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800257a:	0c9a      	lsrs	r2, r3, #18
 800257c:	230f      	movs	r3, #15
 800257e:	401a      	ands	r2, r3
 8002580:	4b3f      	ldr	r3, [pc, #252]	; (8002680 <HAL_RCC_GetSysClockFreq+0x148>)
 8002582:	5c9b      	ldrb	r3, [r3, r2]
 8002584:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002586:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002588:	0d9a      	lsrs	r2, r3, #22
 800258a:	2303      	movs	r3, #3
 800258c:	4013      	ands	r3, r2
 800258e:	3301      	adds	r3, #1
 8002590:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002592:	4b37      	ldr	r3, [pc, #220]	; (8002670 <HAL_RCC_GetSysClockFreq+0x138>)
 8002594:	68da      	ldr	r2, [r3, #12]
 8002596:	2380      	movs	r3, #128	; 0x80
 8002598:	025b      	lsls	r3, r3, #9
 800259a:	4013      	ands	r3, r2
 800259c:	d01a      	beq.n	80025d4 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800259e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025a0:	61bb      	str	r3, [r7, #24]
 80025a2:	2300      	movs	r3, #0
 80025a4:	61fb      	str	r3, [r7, #28]
 80025a6:	4a35      	ldr	r2, [pc, #212]	; (800267c <HAL_RCC_GetSysClockFreq+0x144>)
 80025a8:	2300      	movs	r3, #0
 80025aa:	69b8      	ldr	r0, [r7, #24]
 80025ac:	69f9      	ldr	r1, [r7, #28]
 80025ae:	f7fd fe57 	bl	8000260 <__aeabi_lmul>
 80025b2:	0002      	movs	r2, r0
 80025b4:	000b      	movs	r3, r1
 80025b6:	0010      	movs	r0, r2
 80025b8:	0019      	movs	r1, r3
 80025ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025bc:	613b      	str	r3, [r7, #16]
 80025be:	2300      	movs	r3, #0
 80025c0:	617b      	str	r3, [r7, #20]
 80025c2:	693a      	ldr	r2, [r7, #16]
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	f7fd fe2b 	bl	8000220 <__aeabi_uldivmod>
 80025ca:	0002      	movs	r2, r0
 80025cc:	000b      	movs	r3, r1
 80025ce:	0013      	movs	r3, r2
 80025d0:	637b      	str	r3, [r7, #52]	; 0x34
 80025d2:	e037      	b.n	8002644 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80025d4:	4b26      	ldr	r3, [pc, #152]	; (8002670 <HAL_RCC_GetSysClockFreq+0x138>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	2210      	movs	r2, #16
 80025da:	4013      	ands	r3, r2
 80025dc:	d01a      	beq.n	8002614 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80025de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025e0:	60bb      	str	r3, [r7, #8]
 80025e2:	2300      	movs	r3, #0
 80025e4:	60fb      	str	r3, [r7, #12]
 80025e6:	4a23      	ldr	r2, [pc, #140]	; (8002674 <HAL_RCC_GetSysClockFreq+0x13c>)
 80025e8:	2300      	movs	r3, #0
 80025ea:	68b8      	ldr	r0, [r7, #8]
 80025ec:	68f9      	ldr	r1, [r7, #12]
 80025ee:	f7fd fe37 	bl	8000260 <__aeabi_lmul>
 80025f2:	0002      	movs	r2, r0
 80025f4:	000b      	movs	r3, r1
 80025f6:	0010      	movs	r0, r2
 80025f8:	0019      	movs	r1, r3
 80025fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025fc:	603b      	str	r3, [r7, #0]
 80025fe:	2300      	movs	r3, #0
 8002600:	607b      	str	r3, [r7, #4]
 8002602:	683a      	ldr	r2, [r7, #0]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	f7fd fe0b 	bl	8000220 <__aeabi_uldivmod>
 800260a:	0002      	movs	r2, r0
 800260c:	000b      	movs	r3, r1
 800260e:	0013      	movs	r3, r2
 8002610:	637b      	str	r3, [r7, #52]	; 0x34
 8002612:	e017      	b.n	8002644 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002614:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002616:	0018      	movs	r0, r3
 8002618:	2300      	movs	r3, #0
 800261a:	0019      	movs	r1, r3
 800261c:	4a16      	ldr	r2, [pc, #88]	; (8002678 <HAL_RCC_GetSysClockFreq+0x140>)
 800261e:	2300      	movs	r3, #0
 8002620:	f7fd fe1e 	bl	8000260 <__aeabi_lmul>
 8002624:	0002      	movs	r2, r0
 8002626:	000b      	movs	r3, r1
 8002628:	0010      	movs	r0, r2
 800262a:	0019      	movs	r1, r3
 800262c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800262e:	001c      	movs	r4, r3
 8002630:	2300      	movs	r3, #0
 8002632:	001d      	movs	r5, r3
 8002634:	0022      	movs	r2, r4
 8002636:	002b      	movs	r3, r5
 8002638:	f7fd fdf2 	bl	8000220 <__aeabi_uldivmod>
 800263c:	0002      	movs	r2, r0
 800263e:	000b      	movs	r3, r1
 8002640:	0013      	movs	r3, r2
 8002642:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8002644:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002646:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002648:	e00d      	b.n	8002666 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800264a:	4b09      	ldr	r3, [pc, #36]	; (8002670 <HAL_RCC_GetSysClockFreq+0x138>)
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	0b5b      	lsrs	r3, r3, #13
 8002650:	2207      	movs	r2, #7
 8002652:	4013      	ands	r3, r2
 8002654:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002656:	6a3b      	ldr	r3, [r7, #32]
 8002658:	3301      	adds	r3, #1
 800265a:	2280      	movs	r2, #128	; 0x80
 800265c:	0212      	lsls	r2, r2, #8
 800265e:	409a      	lsls	r2, r3
 8002660:	0013      	movs	r3, r2
 8002662:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002664:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002668:	0018      	movs	r0, r3
 800266a:	46bd      	mov	sp, r7
 800266c:	b00e      	add	sp, #56	; 0x38
 800266e:	bdb0      	pop	{r4, r5, r7, pc}
 8002670:	40021000 	.word	0x40021000
 8002674:	003d0900 	.word	0x003d0900
 8002678:	00f42400 	.word	0x00f42400
 800267c:	017d7840 	.word	0x017d7840
 8002680:	08003470 	.word	0x08003470

08002684 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002688:	4b02      	ldr	r3, [pc, #8]	; (8002694 <HAL_RCC_GetHCLKFreq+0x10>)
 800268a:	681b      	ldr	r3, [r3, #0]
}
 800268c:	0018      	movs	r0, r3
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}
 8002692:	46c0      	nop			; (mov r8, r8)
 8002694:	20000180 	.word	0x20000180

08002698 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800269c:	f7ff fff2 	bl	8002684 <HAL_RCC_GetHCLKFreq>
 80026a0:	0001      	movs	r1, r0
 80026a2:	4b06      	ldr	r3, [pc, #24]	; (80026bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80026a4:	68db      	ldr	r3, [r3, #12]
 80026a6:	0a1b      	lsrs	r3, r3, #8
 80026a8:	2207      	movs	r2, #7
 80026aa:	4013      	ands	r3, r2
 80026ac:	4a04      	ldr	r2, [pc, #16]	; (80026c0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80026ae:	5cd3      	ldrb	r3, [r2, r3]
 80026b0:	40d9      	lsrs	r1, r3
 80026b2:	000b      	movs	r3, r1
}
 80026b4:	0018      	movs	r0, r3
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	46c0      	nop			; (mov r8, r8)
 80026bc:	40021000 	.word	0x40021000
 80026c0:	08003468 	.word	0x08003468

080026c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80026c8:	f7ff ffdc 	bl	8002684 <HAL_RCC_GetHCLKFreq>
 80026cc:	0001      	movs	r1, r0
 80026ce:	4b06      	ldr	r3, [pc, #24]	; (80026e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80026d0:	68db      	ldr	r3, [r3, #12]
 80026d2:	0adb      	lsrs	r3, r3, #11
 80026d4:	2207      	movs	r2, #7
 80026d6:	4013      	ands	r3, r2
 80026d8:	4a04      	ldr	r2, [pc, #16]	; (80026ec <HAL_RCC_GetPCLK2Freq+0x28>)
 80026da:	5cd3      	ldrb	r3, [r2, r3]
 80026dc:	40d9      	lsrs	r1, r3
 80026de:	000b      	movs	r3, r1
}
 80026e0:	0018      	movs	r0, r3
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	46c0      	nop			; (mov r8, r8)
 80026e8:	40021000 	.word	0x40021000
 80026ec:	08003468 	.word	0x08003468

080026f0 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b086      	sub	sp, #24
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80026f8:	2017      	movs	r0, #23
 80026fa:	183b      	adds	r3, r7, r0
 80026fc:	2200      	movs	r2, #0
 80026fe:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	2220      	movs	r2, #32
 8002706:	4013      	ands	r3, r2
 8002708:	d100      	bne.n	800270c <HAL_RCCEx_PeriphCLKConfig+0x1c>
 800270a:	e0c2      	b.n	8002892 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800270c:	4b81      	ldr	r3, [pc, #516]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800270e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002710:	2380      	movs	r3, #128	; 0x80
 8002712:	055b      	lsls	r3, r3, #21
 8002714:	4013      	ands	r3, r2
 8002716:	d109      	bne.n	800272c <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002718:	4b7e      	ldr	r3, [pc, #504]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800271a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800271c:	4b7d      	ldr	r3, [pc, #500]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800271e:	2180      	movs	r1, #128	; 0x80
 8002720:	0549      	lsls	r1, r1, #21
 8002722:	430a      	orrs	r2, r1
 8002724:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002726:	183b      	adds	r3, r7, r0
 8002728:	2201      	movs	r2, #1
 800272a:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800272c:	4b7a      	ldr	r3, [pc, #488]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800272e:	681a      	ldr	r2, [r3, #0]
 8002730:	2380      	movs	r3, #128	; 0x80
 8002732:	005b      	lsls	r3, r3, #1
 8002734:	4013      	ands	r3, r2
 8002736:	d11a      	bne.n	800276e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002738:	4b77      	ldr	r3, [pc, #476]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800273a:	681a      	ldr	r2, [r3, #0]
 800273c:	4b76      	ldr	r3, [pc, #472]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800273e:	2180      	movs	r1, #128	; 0x80
 8002740:	0049      	lsls	r1, r1, #1
 8002742:	430a      	orrs	r2, r1
 8002744:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002746:	f7fe ffa9 	bl	800169c <HAL_GetTick>
 800274a:	0003      	movs	r3, r0
 800274c:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800274e:	e008      	b.n	8002762 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002750:	f7fe ffa4 	bl	800169c <HAL_GetTick>
 8002754:	0002      	movs	r2, r0
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	1ad3      	subs	r3, r2, r3
 800275a:	2b64      	cmp	r3, #100	; 0x64
 800275c:	d901      	bls.n	8002762 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 800275e:	2303      	movs	r3, #3
 8002760:	e0d4      	b.n	800290c <HAL_RCCEx_PeriphCLKConfig+0x21c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002762:	4b6d      	ldr	r3, [pc, #436]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	2380      	movs	r3, #128	; 0x80
 8002768:	005b      	lsls	r3, r3, #1
 800276a:	4013      	ands	r3, r2
 800276c:	d0f0      	beq.n	8002750 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800276e:	4b69      	ldr	r3, [pc, #420]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	23c0      	movs	r3, #192	; 0xc0
 8002774:	039b      	lsls	r3, r3, #14
 8002776:	4013      	ands	r3, r2
 8002778:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	685a      	ldr	r2, [r3, #4]
 800277e:	23c0      	movs	r3, #192	; 0xc0
 8002780:	039b      	lsls	r3, r3, #14
 8002782:	4013      	ands	r3, r2
 8002784:	68fa      	ldr	r2, [r7, #12]
 8002786:	429a      	cmp	r2, r3
 8002788:	d013      	beq.n	80027b2 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	685a      	ldr	r2, [r3, #4]
 800278e:	23c0      	movs	r3, #192	; 0xc0
 8002790:	029b      	lsls	r3, r3, #10
 8002792:	401a      	ands	r2, r3
 8002794:	23c0      	movs	r3, #192	; 0xc0
 8002796:	029b      	lsls	r3, r3, #10
 8002798:	429a      	cmp	r2, r3
 800279a:	d10a      	bne.n	80027b2 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800279c:	4b5d      	ldr	r3, [pc, #372]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	2380      	movs	r3, #128	; 0x80
 80027a2:	029b      	lsls	r3, r3, #10
 80027a4:	401a      	ands	r2, r3
 80027a6:	2380      	movs	r3, #128	; 0x80
 80027a8:	029b      	lsls	r3, r3, #10
 80027aa:	429a      	cmp	r2, r3
 80027ac:	d101      	bne.n	80027b2 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80027ae:	2301      	movs	r3, #1
 80027b0:	e0ac      	b.n	800290c <HAL_RCCEx_PeriphCLKConfig+0x21c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80027b2:	4b58      	ldr	r3, [pc, #352]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80027b4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80027b6:	23c0      	movs	r3, #192	; 0xc0
 80027b8:	029b      	lsls	r3, r3, #10
 80027ba:	4013      	ands	r3, r2
 80027bc:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d03b      	beq.n	800283c <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	685a      	ldr	r2, [r3, #4]
 80027c8:	23c0      	movs	r3, #192	; 0xc0
 80027ca:	029b      	lsls	r3, r3, #10
 80027cc:	4013      	ands	r3, r2
 80027ce:	68fa      	ldr	r2, [r7, #12]
 80027d0:	429a      	cmp	r2, r3
 80027d2:	d033      	beq.n	800283c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	2220      	movs	r2, #32
 80027da:	4013      	ands	r3, r2
 80027dc:	d02e      	beq.n	800283c <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80027de:	4b4d      	ldr	r3, [pc, #308]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80027e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027e2:	4a4e      	ldr	r2, [pc, #312]	; (800291c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80027e4:	4013      	ands	r3, r2
 80027e6:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80027e8:	4b4a      	ldr	r3, [pc, #296]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80027ea:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80027ec:	4b49      	ldr	r3, [pc, #292]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80027ee:	2180      	movs	r1, #128	; 0x80
 80027f0:	0309      	lsls	r1, r1, #12
 80027f2:	430a      	orrs	r2, r1
 80027f4:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80027f6:	4b47      	ldr	r3, [pc, #284]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80027f8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80027fa:	4b46      	ldr	r3, [pc, #280]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80027fc:	4948      	ldr	r1, [pc, #288]	; (8002920 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80027fe:	400a      	ands	r2, r1
 8002800:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8002802:	4b44      	ldr	r3, [pc, #272]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002804:	68fa      	ldr	r2, [r7, #12]
 8002806:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002808:	68fa      	ldr	r2, [r7, #12]
 800280a:	2380      	movs	r3, #128	; 0x80
 800280c:	005b      	lsls	r3, r3, #1
 800280e:	4013      	ands	r3, r2
 8002810:	d014      	beq.n	800283c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002812:	f7fe ff43 	bl	800169c <HAL_GetTick>
 8002816:	0003      	movs	r3, r0
 8002818:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800281a:	e009      	b.n	8002830 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800281c:	f7fe ff3e 	bl	800169c <HAL_GetTick>
 8002820:	0002      	movs	r2, r0
 8002822:	693b      	ldr	r3, [r7, #16]
 8002824:	1ad3      	subs	r3, r2, r3
 8002826:	4a3f      	ldr	r2, [pc, #252]	; (8002924 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d901      	bls.n	8002830 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 800282c:	2303      	movs	r3, #3
 800282e:	e06d      	b.n	800290c <HAL_RCCEx_PeriphCLKConfig+0x21c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002830:	4b38      	ldr	r3, [pc, #224]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002832:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002834:	2380      	movs	r3, #128	; 0x80
 8002836:	009b      	lsls	r3, r3, #2
 8002838:	4013      	ands	r3, r2
 800283a:	d0ef      	beq.n	800281c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	685a      	ldr	r2, [r3, #4]
 8002840:	23c0      	movs	r3, #192	; 0xc0
 8002842:	029b      	lsls	r3, r3, #10
 8002844:	401a      	ands	r2, r3
 8002846:	23c0      	movs	r3, #192	; 0xc0
 8002848:	029b      	lsls	r3, r3, #10
 800284a:	429a      	cmp	r2, r3
 800284c:	d10c      	bne.n	8002868 <HAL_RCCEx_PeriphCLKConfig+0x178>
 800284e:	4b31      	ldr	r3, [pc, #196]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a35      	ldr	r2, [pc, #212]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8002854:	4013      	ands	r3, r2
 8002856:	0019      	movs	r1, r3
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	685a      	ldr	r2, [r3, #4]
 800285c:	23c0      	movs	r3, #192	; 0xc0
 800285e:	039b      	lsls	r3, r3, #14
 8002860:	401a      	ands	r2, r3
 8002862:	4b2c      	ldr	r3, [pc, #176]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002864:	430a      	orrs	r2, r1
 8002866:	601a      	str	r2, [r3, #0]
 8002868:	4b2a      	ldr	r3, [pc, #168]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800286a:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	685a      	ldr	r2, [r3, #4]
 8002870:	23c0      	movs	r3, #192	; 0xc0
 8002872:	029b      	lsls	r3, r3, #10
 8002874:	401a      	ands	r2, r3
 8002876:	4b27      	ldr	r3, [pc, #156]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002878:	430a      	orrs	r2, r1
 800287a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800287c:	2317      	movs	r3, #23
 800287e:	18fb      	adds	r3, r7, r3
 8002880:	781b      	ldrb	r3, [r3, #0]
 8002882:	2b01      	cmp	r3, #1
 8002884:	d105      	bne.n	8002892 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002886:	4b23      	ldr	r3, [pc, #140]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002888:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800288a:	4b22      	ldr	r3, [pc, #136]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800288c:	4927      	ldr	r1, [pc, #156]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800288e:	400a      	ands	r2, r1
 8002890:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	2202      	movs	r2, #2
 8002898:	4013      	ands	r3, r2
 800289a:	d009      	beq.n	80028b0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800289c:	4b1d      	ldr	r3, [pc, #116]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800289e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028a0:	220c      	movs	r2, #12
 80028a2:	4393      	bics	r3, r2
 80028a4:	0019      	movs	r1, r3
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	689a      	ldr	r2, [r3, #8]
 80028aa:	4b1a      	ldr	r3, [pc, #104]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80028ac:	430a      	orrs	r2, r1
 80028ae:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	2204      	movs	r2, #4
 80028b6:	4013      	ands	r3, r2
 80028b8:	d009      	beq.n	80028ce <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80028ba:	4b16      	ldr	r3, [pc, #88]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80028bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028be:	4a1c      	ldr	r2, [pc, #112]	; (8002930 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80028c0:	4013      	ands	r3, r2
 80028c2:	0019      	movs	r1, r3
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	68da      	ldr	r2, [r3, #12]
 80028c8:	4b12      	ldr	r3, [pc, #72]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80028ca:	430a      	orrs	r2, r1
 80028cc:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	2208      	movs	r2, #8
 80028d4:	4013      	ands	r3, r2
 80028d6:	d009      	beq.n	80028ec <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80028d8:	4b0e      	ldr	r3, [pc, #56]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80028da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028dc:	4a15      	ldr	r2, [pc, #84]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80028de:	4013      	ands	r3, r2
 80028e0:	0019      	movs	r1, r3
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	691a      	ldr	r2, [r3, #16]
 80028e6:	4b0b      	ldr	r3, [pc, #44]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80028e8:	430a      	orrs	r2, r1
 80028ea:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	2280      	movs	r2, #128	; 0x80
 80028f2:	4013      	ands	r3, r2
 80028f4:	d009      	beq.n	800290a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80028f6:	4b07      	ldr	r3, [pc, #28]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80028f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028fa:	4a0f      	ldr	r2, [pc, #60]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80028fc:	4013      	ands	r3, r2
 80028fe:	0019      	movs	r1, r3
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	695a      	ldr	r2, [r3, #20]
 8002904:	4b03      	ldr	r3, [pc, #12]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002906:	430a      	orrs	r2, r1
 8002908:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800290a:	2300      	movs	r3, #0
}
 800290c:	0018      	movs	r0, r3
 800290e:	46bd      	mov	sp, r7
 8002910:	b006      	add	sp, #24
 8002912:	bd80      	pop	{r7, pc}
 8002914:	40021000 	.word	0x40021000
 8002918:	40007000 	.word	0x40007000
 800291c:	fffcffff 	.word	0xfffcffff
 8002920:	fff7ffff 	.word	0xfff7ffff
 8002924:	00001388 	.word	0x00001388
 8002928:	ffcfffff 	.word	0xffcfffff
 800292c:	efffffff 	.word	0xefffffff
 8002930:	fffff3ff 	.word	0xfffff3ff
 8002934:	ffffcfff 	.word	0xffffcfff
 8002938:	fff3ffff 	.word	0xfff3ffff

0800293c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b082      	sub	sp, #8
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d101      	bne.n	800294e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800294a:	2301      	movs	r3, #1
 800294c:	e044      	b.n	80029d8 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002952:	2b00      	cmp	r3, #0
 8002954:	d107      	bne.n	8002966 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2274      	movs	r2, #116	; 0x74
 800295a:	2100      	movs	r1, #0
 800295c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	0018      	movs	r0, r3
 8002962:	f7fe fd6f 	bl	8001444 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2224      	movs	r2, #36	; 0x24
 800296a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	2101      	movs	r1, #1
 8002978:	438a      	bics	r2, r1
 800297a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	0018      	movs	r0, r3
 8002980:	f000 f8d8 	bl	8002b34 <UART_SetConfig>
 8002984:	0003      	movs	r3, r0
 8002986:	2b01      	cmp	r3, #1
 8002988:	d101      	bne.n	800298e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	e024      	b.n	80029d8 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002992:	2b00      	cmp	r3, #0
 8002994:	d003      	beq.n	800299e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	0018      	movs	r0, r3
 800299a:	f000 fb2d 	bl	8002ff8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	685a      	ldr	r2, [r3, #4]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	490d      	ldr	r1, [pc, #52]	; (80029e0 <HAL_UART_Init+0xa4>)
 80029aa:	400a      	ands	r2, r1
 80029ac:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	689a      	ldr	r2, [r3, #8]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	212a      	movs	r1, #42	; 0x2a
 80029ba:	438a      	bics	r2, r1
 80029bc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	2101      	movs	r1, #1
 80029ca:	430a      	orrs	r2, r1
 80029cc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	0018      	movs	r0, r3
 80029d2:	f000 fbc5 	bl	8003160 <UART_CheckIdleState>
 80029d6:	0003      	movs	r3, r0
}
 80029d8:	0018      	movs	r0, r3
 80029da:	46bd      	mov	sp, r7
 80029dc:	b002      	add	sp, #8
 80029de:	bd80      	pop	{r7, pc}
 80029e0:	ffffb7ff 	.word	0xffffb7ff

080029e4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b08a      	sub	sp, #40	; 0x28
 80029e8:	af02      	add	r7, sp, #8
 80029ea:	60f8      	str	r0, [r7, #12]
 80029ec:	60b9      	str	r1, [r7, #8]
 80029ee:	603b      	str	r3, [r7, #0]
 80029f0:	1dbb      	adds	r3, r7, #6
 80029f2:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80029f8:	2b20      	cmp	r3, #32
 80029fa:	d000      	beq.n	80029fe <HAL_UART_Transmit+0x1a>
 80029fc:	e095      	b.n	8002b2a <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 80029fe:	68bb      	ldr	r3, [r7, #8]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d003      	beq.n	8002a0c <HAL_UART_Transmit+0x28>
 8002a04:	1dbb      	adds	r3, r7, #6
 8002a06:	881b      	ldrh	r3, [r3, #0]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d101      	bne.n	8002a10 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	e08d      	b.n	8002b2c <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	689a      	ldr	r2, [r3, #8]
 8002a14:	2380      	movs	r3, #128	; 0x80
 8002a16:	015b      	lsls	r3, r3, #5
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	d109      	bne.n	8002a30 <HAL_UART_Transmit+0x4c>
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	691b      	ldr	r3, [r3, #16]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d105      	bne.n	8002a30 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	2201      	movs	r2, #1
 8002a28:	4013      	ands	r3, r2
 8002a2a:	d001      	beq.n	8002a30 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	e07d      	b.n	8002b2c <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	2274      	movs	r2, #116	; 0x74
 8002a34:	5c9b      	ldrb	r3, [r3, r2]
 8002a36:	2b01      	cmp	r3, #1
 8002a38:	d101      	bne.n	8002a3e <HAL_UART_Transmit+0x5a>
 8002a3a:	2302      	movs	r3, #2
 8002a3c:	e076      	b.n	8002b2c <HAL_UART_Transmit+0x148>
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	2274      	movs	r2, #116	; 0x74
 8002a42:	2101      	movs	r1, #1
 8002a44:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	2280      	movs	r2, #128	; 0x80
 8002a4a:	2100      	movs	r1, #0
 8002a4c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	2221      	movs	r2, #33	; 0x21
 8002a52:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002a54:	f7fe fe22 	bl	800169c <HAL_GetTick>
 8002a58:	0003      	movs	r3, r0
 8002a5a:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	1dba      	adds	r2, r7, #6
 8002a60:	2150      	movs	r1, #80	; 0x50
 8002a62:	8812      	ldrh	r2, [r2, #0]
 8002a64:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	1dba      	adds	r2, r7, #6
 8002a6a:	2152      	movs	r1, #82	; 0x52
 8002a6c:	8812      	ldrh	r2, [r2, #0]
 8002a6e:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	689a      	ldr	r2, [r3, #8]
 8002a74:	2380      	movs	r3, #128	; 0x80
 8002a76:	015b      	lsls	r3, r3, #5
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	d108      	bne.n	8002a8e <HAL_UART_Transmit+0xaa>
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	691b      	ldr	r3, [r3, #16]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d104      	bne.n	8002a8e <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8002a84:	2300      	movs	r3, #0
 8002a86:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002a88:	68bb      	ldr	r3, [r7, #8]
 8002a8a:	61bb      	str	r3, [r7, #24]
 8002a8c:	e003      	b.n	8002a96 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002a92:	2300      	movs	r3, #0
 8002a94:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	2274      	movs	r2, #116	; 0x74
 8002a9a:	2100      	movs	r1, #0
 8002a9c:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8002a9e:	e02c      	b.n	8002afa <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002aa0:	697a      	ldr	r2, [r7, #20]
 8002aa2:	68f8      	ldr	r0, [r7, #12]
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	9300      	str	r3, [sp, #0]
 8002aa8:	0013      	movs	r3, r2
 8002aaa:	2200      	movs	r2, #0
 8002aac:	2180      	movs	r1, #128	; 0x80
 8002aae:	f000 fb9f 	bl	80031f0 <UART_WaitOnFlagUntilTimeout>
 8002ab2:	1e03      	subs	r3, r0, #0
 8002ab4:	d001      	beq.n	8002aba <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8002ab6:	2303      	movs	r3, #3
 8002ab8:	e038      	b.n	8002b2c <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 8002aba:	69fb      	ldr	r3, [r7, #28]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d10b      	bne.n	8002ad8 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002ac0:	69bb      	ldr	r3, [r7, #24]
 8002ac2:	881b      	ldrh	r3, [r3, #0]
 8002ac4:	001a      	movs	r2, r3
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	05d2      	lsls	r2, r2, #23
 8002acc:	0dd2      	lsrs	r2, r2, #23
 8002ace:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002ad0:	69bb      	ldr	r3, [r7, #24]
 8002ad2:	3302      	adds	r3, #2
 8002ad4:	61bb      	str	r3, [r7, #24]
 8002ad6:	e007      	b.n	8002ae8 <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002ad8:	69fb      	ldr	r3, [r7, #28]
 8002ada:	781a      	ldrb	r2, [r3, #0]
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002ae2:	69fb      	ldr	r3, [r7, #28]
 8002ae4:	3301      	adds	r3, #1
 8002ae6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	2252      	movs	r2, #82	; 0x52
 8002aec:	5a9b      	ldrh	r3, [r3, r2]
 8002aee:	b29b      	uxth	r3, r3
 8002af0:	3b01      	subs	r3, #1
 8002af2:	b299      	uxth	r1, r3
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	2252      	movs	r2, #82	; 0x52
 8002af8:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	2252      	movs	r2, #82	; 0x52
 8002afe:	5a9b      	ldrh	r3, [r3, r2]
 8002b00:	b29b      	uxth	r3, r3
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d1cc      	bne.n	8002aa0 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b06:	697a      	ldr	r2, [r7, #20]
 8002b08:	68f8      	ldr	r0, [r7, #12]
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	9300      	str	r3, [sp, #0]
 8002b0e:	0013      	movs	r3, r2
 8002b10:	2200      	movs	r2, #0
 8002b12:	2140      	movs	r1, #64	; 0x40
 8002b14:	f000 fb6c 	bl	80031f0 <UART_WaitOnFlagUntilTimeout>
 8002b18:	1e03      	subs	r3, r0, #0
 8002b1a:	d001      	beq.n	8002b20 <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 8002b1c:	2303      	movs	r3, #3
 8002b1e:	e005      	b.n	8002b2c <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	2220      	movs	r2, #32
 8002b24:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8002b26:	2300      	movs	r3, #0
 8002b28:	e000      	b.n	8002b2c <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 8002b2a:	2302      	movs	r3, #2
  }
}
 8002b2c:	0018      	movs	r0, r3
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	b008      	add	sp, #32
 8002b32:	bd80      	pop	{r7, pc}

08002b34 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b34:	b5b0      	push	{r4, r5, r7, lr}
 8002b36:	b08e      	sub	sp, #56	; 0x38
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002b3c:	231a      	movs	r3, #26
 8002b3e:	2218      	movs	r2, #24
 8002b40:	4694      	mov	ip, r2
 8002b42:	44bc      	add	ip, r7
 8002b44:	4463      	add	r3, ip
 8002b46:	2200      	movs	r2, #0
 8002b48:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	689a      	ldr	r2, [r3, #8]
 8002b4e:	69fb      	ldr	r3, [r7, #28]
 8002b50:	691b      	ldr	r3, [r3, #16]
 8002b52:	431a      	orrs	r2, r3
 8002b54:	69fb      	ldr	r3, [r7, #28]
 8002b56:	695b      	ldr	r3, [r3, #20]
 8002b58:	431a      	orrs	r2, r3
 8002b5a:	69fb      	ldr	r3, [r7, #28]
 8002b5c:	69db      	ldr	r3, [r3, #28]
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002b62:	69fb      	ldr	r3, [r7, #28]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4abc      	ldr	r2, [pc, #752]	; (8002e5c <UART_SetConfig+0x328>)
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	0019      	movs	r1, r3
 8002b6e:	69fb      	ldr	r3, [r7, #28]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002b74:	430a      	orrs	r2, r1
 8002b76:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b78:	69fb      	ldr	r3, [r7, #28]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	4ab8      	ldr	r2, [pc, #736]	; (8002e60 <UART_SetConfig+0x32c>)
 8002b80:	4013      	ands	r3, r2
 8002b82:	0019      	movs	r1, r3
 8002b84:	69fb      	ldr	r3, [r7, #28]
 8002b86:	68da      	ldr	r2, [r3, #12]
 8002b88:	69fb      	ldr	r3, [r7, #28]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	430a      	orrs	r2, r1
 8002b8e:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002b90:	69fb      	ldr	r3, [r7, #28]
 8002b92:	699b      	ldr	r3, [r3, #24]
 8002b94:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002b96:	69fb      	ldr	r3, [r7, #28]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4ab2      	ldr	r2, [pc, #712]	; (8002e64 <UART_SetConfig+0x330>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d004      	beq.n	8002baa <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002ba0:	69fb      	ldr	r3, [r7, #28]
 8002ba2:	6a1b      	ldr	r3, [r3, #32]
 8002ba4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002baa:	69fb      	ldr	r3, [r7, #28]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	689b      	ldr	r3, [r3, #8]
 8002bb0:	4aad      	ldr	r2, [pc, #692]	; (8002e68 <UART_SetConfig+0x334>)
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	0019      	movs	r1, r3
 8002bb6:	69fb      	ldr	r3, [r7, #28]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002bbc:	430a      	orrs	r2, r1
 8002bbe:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002bc0:	69fb      	ldr	r3, [r7, #28]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4aa9      	ldr	r2, [pc, #676]	; (8002e6c <UART_SetConfig+0x338>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d136      	bne.n	8002c38 <UART_SetConfig+0x104>
 8002bca:	4ba9      	ldr	r3, [pc, #676]	; (8002e70 <UART_SetConfig+0x33c>)
 8002bcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bce:	220c      	movs	r2, #12
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	2b0c      	cmp	r3, #12
 8002bd4:	d020      	beq.n	8002c18 <UART_SetConfig+0xe4>
 8002bd6:	d827      	bhi.n	8002c28 <UART_SetConfig+0xf4>
 8002bd8:	2b08      	cmp	r3, #8
 8002bda:	d00d      	beq.n	8002bf8 <UART_SetConfig+0xc4>
 8002bdc:	d824      	bhi.n	8002c28 <UART_SetConfig+0xf4>
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d002      	beq.n	8002be8 <UART_SetConfig+0xb4>
 8002be2:	2b04      	cmp	r3, #4
 8002be4:	d010      	beq.n	8002c08 <UART_SetConfig+0xd4>
 8002be6:	e01f      	b.n	8002c28 <UART_SetConfig+0xf4>
 8002be8:	231b      	movs	r3, #27
 8002bea:	2218      	movs	r2, #24
 8002bec:	4694      	mov	ip, r2
 8002bee:	44bc      	add	ip, r7
 8002bf0:	4463      	add	r3, ip
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	701a      	strb	r2, [r3, #0]
 8002bf6:	e06f      	b.n	8002cd8 <UART_SetConfig+0x1a4>
 8002bf8:	231b      	movs	r3, #27
 8002bfa:	2218      	movs	r2, #24
 8002bfc:	4694      	mov	ip, r2
 8002bfe:	44bc      	add	ip, r7
 8002c00:	4463      	add	r3, ip
 8002c02:	2202      	movs	r2, #2
 8002c04:	701a      	strb	r2, [r3, #0]
 8002c06:	e067      	b.n	8002cd8 <UART_SetConfig+0x1a4>
 8002c08:	231b      	movs	r3, #27
 8002c0a:	2218      	movs	r2, #24
 8002c0c:	4694      	mov	ip, r2
 8002c0e:	44bc      	add	ip, r7
 8002c10:	4463      	add	r3, ip
 8002c12:	2204      	movs	r2, #4
 8002c14:	701a      	strb	r2, [r3, #0]
 8002c16:	e05f      	b.n	8002cd8 <UART_SetConfig+0x1a4>
 8002c18:	231b      	movs	r3, #27
 8002c1a:	2218      	movs	r2, #24
 8002c1c:	4694      	mov	ip, r2
 8002c1e:	44bc      	add	ip, r7
 8002c20:	4463      	add	r3, ip
 8002c22:	2208      	movs	r2, #8
 8002c24:	701a      	strb	r2, [r3, #0]
 8002c26:	e057      	b.n	8002cd8 <UART_SetConfig+0x1a4>
 8002c28:	231b      	movs	r3, #27
 8002c2a:	2218      	movs	r2, #24
 8002c2c:	4694      	mov	ip, r2
 8002c2e:	44bc      	add	ip, r7
 8002c30:	4463      	add	r3, ip
 8002c32:	2210      	movs	r2, #16
 8002c34:	701a      	strb	r2, [r3, #0]
 8002c36:	e04f      	b.n	8002cd8 <UART_SetConfig+0x1a4>
 8002c38:	69fb      	ldr	r3, [r7, #28]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a89      	ldr	r2, [pc, #548]	; (8002e64 <UART_SetConfig+0x330>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d143      	bne.n	8002cca <UART_SetConfig+0x196>
 8002c42:	4b8b      	ldr	r3, [pc, #556]	; (8002e70 <UART_SetConfig+0x33c>)
 8002c44:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002c46:	23c0      	movs	r3, #192	; 0xc0
 8002c48:	011b      	lsls	r3, r3, #4
 8002c4a:	4013      	ands	r3, r2
 8002c4c:	22c0      	movs	r2, #192	; 0xc0
 8002c4e:	0112      	lsls	r2, r2, #4
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d02a      	beq.n	8002caa <UART_SetConfig+0x176>
 8002c54:	22c0      	movs	r2, #192	; 0xc0
 8002c56:	0112      	lsls	r2, r2, #4
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d82e      	bhi.n	8002cba <UART_SetConfig+0x186>
 8002c5c:	2280      	movs	r2, #128	; 0x80
 8002c5e:	0112      	lsls	r2, r2, #4
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d012      	beq.n	8002c8a <UART_SetConfig+0x156>
 8002c64:	2280      	movs	r2, #128	; 0x80
 8002c66:	0112      	lsls	r2, r2, #4
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d826      	bhi.n	8002cba <UART_SetConfig+0x186>
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d004      	beq.n	8002c7a <UART_SetConfig+0x146>
 8002c70:	2280      	movs	r2, #128	; 0x80
 8002c72:	00d2      	lsls	r2, r2, #3
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d010      	beq.n	8002c9a <UART_SetConfig+0x166>
 8002c78:	e01f      	b.n	8002cba <UART_SetConfig+0x186>
 8002c7a:	231b      	movs	r3, #27
 8002c7c:	2218      	movs	r2, #24
 8002c7e:	4694      	mov	ip, r2
 8002c80:	44bc      	add	ip, r7
 8002c82:	4463      	add	r3, ip
 8002c84:	2200      	movs	r2, #0
 8002c86:	701a      	strb	r2, [r3, #0]
 8002c88:	e026      	b.n	8002cd8 <UART_SetConfig+0x1a4>
 8002c8a:	231b      	movs	r3, #27
 8002c8c:	2218      	movs	r2, #24
 8002c8e:	4694      	mov	ip, r2
 8002c90:	44bc      	add	ip, r7
 8002c92:	4463      	add	r3, ip
 8002c94:	2202      	movs	r2, #2
 8002c96:	701a      	strb	r2, [r3, #0]
 8002c98:	e01e      	b.n	8002cd8 <UART_SetConfig+0x1a4>
 8002c9a:	231b      	movs	r3, #27
 8002c9c:	2218      	movs	r2, #24
 8002c9e:	4694      	mov	ip, r2
 8002ca0:	44bc      	add	ip, r7
 8002ca2:	4463      	add	r3, ip
 8002ca4:	2204      	movs	r2, #4
 8002ca6:	701a      	strb	r2, [r3, #0]
 8002ca8:	e016      	b.n	8002cd8 <UART_SetConfig+0x1a4>
 8002caa:	231b      	movs	r3, #27
 8002cac:	2218      	movs	r2, #24
 8002cae:	4694      	mov	ip, r2
 8002cb0:	44bc      	add	ip, r7
 8002cb2:	4463      	add	r3, ip
 8002cb4:	2208      	movs	r2, #8
 8002cb6:	701a      	strb	r2, [r3, #0]
 8002cb8:	e00e      	b.n	8002cd8 <UART_SetConfig+0x1a4>
 8002cba:	231b      	movs	r3, #27
 8002cbc:	2218      	movs	r2, #24
 8002cbe:	4694      	mov	ip, r2
 8002cc0:	44bc      	add	ip, r7
 8002cc2:	4463      	add	r3, ip
 8002cc4:	2210      	movs	r2, #16
 8002cc6:	701a      	strb	r2, [r3, #0]
 8002cc8:	e006      	b.n	8002cd8 <UART_SetConfig+0x1a4>
 8002cca:	231b      	movs	r3, #27
 8002ccc:	2218      	movs	r2, #24
 8002cce:	4694      	mov	ip, r2
 8002cd0:	44bc      	add	ip, r7
 8002cd2:	4463      	add	r3, ip
 8002cd4:	2210      	movs	r2, #16
 8002cd6:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002cd8:	69fb      	ldr	r3, [r7, #28]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a61      	ldr	r2, [pc, #388]	; (8002e64 <UART_SetConfig+0x330>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d000      	beq.n	8002ce4 <UART_SetConfig+0x1b0>
 8002ce2:	e088      	b.n	8002df6 <UART_SetConfig+0x2c2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002ce4:	231b      	movs	r3, #27
 8002ce6:	2218      	movs	r2, #24
 8002ce8:	4694      	mov	ip, r2
 8002cea:	44bc      	add	ip, r7
 8002cec:	4463      	add	r3, ip
 8002cee:	781b      	ldrb	r3, [r3, #0]
 8002cf0:	2b08      	cmp	r3, #8
 8002cf2:	d01d      	beq.n	8002d30 <UART_SetConfig+0x1fc>
 8002cf4:	dc20      	bgt.n	8002d38 <UART_SetConfig+0x204>
 8002cf6:	2b04      	cmp	r3, #4
 8002cf8:	d015      	beq.n	8002d26 <UART_SetConfig+0x1f2>
 8002cfa:	dc1d      	bgt.n	8002d38 <UART_SetConfig+0x204>
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d002      	beq.n	8002d06 <UART_SetConfig+0x1d2>
 8002d00:	2b02      	cmp	r3, #2
 8002d02:	d005      	beq.n	8002d10 <UART_SetConfig+0x1dc>
 8002d04:	e018      	b.n	8002d38 <UART_SetConfig+0x204>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d06:	f7ff fcc7 	bl	8002698 <HAL_RCC_GetPCLK1Freq>
 8002d0a:	0003      	movs	r3, r0
 8002d0c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002d0e:	e01d      	b.n	8002d4c <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002d10:	4b57      	ldr	r3, [pc, #348]	; (8002e70 <UART_SetConfig+0x33c>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	2210      	movs	r2, #16
 8002d16:	4013      	ands	r3, r2
 8002d18:	d002      	beq.n	8002d20 <UART_SetConfig+0x1ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002d1a:	4b56      	ldr	r3, [pc, #344]	; (8002e74 <UART_SetConfig+0x340>)
 8002d1c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002d1e:	e015      	b.n	8002d4c <UART_SetConfig+0x218>
          pclk = (uint32_t) HSI_VALUE;
 8002d20:	4b55      	ldr	r3, [pc, #340]	; (8002e78 <UART_SetConfig+0x344>)
 8002d22:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002d24:	e012      	b.n	8002d4c <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d26:	f7ff fc07 	bl	8002538 <HAL_RCC_GetSysClockFreq>
 8002d2a:	0003      	movs	r3, r0
 8002d2c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002d2e:	e00d      	b.n	8002d4c <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d30:	2380      	movs	r3, #128	; 0x80
 8002d32:	021b      	lsls	r3, r3, #8
 8002d34:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002d36:	e009      	b.n	8002d4c <UART_SetConfig+0x218>
      default:
        pclk = 0U;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002d3c:	231a      	movs	r3, #26
 8002d3e:	2218      	movs	r2, #24
 8002d40:	4694      	mov	ip, r2
 8002d42:	44bc      	add	ip, r7
 8002d44:	4463      	add	r3, ip
 8002d46:	2201      	movs	r2, #1
 8002d48:	701a      	strb	r2, [r3, #0]
        break;
 8002d4a:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002d4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d100      	bne.n	8002d54 <UART_SetConfig+0x220>
 8002d52:	e139      	b.n	8002fc8 <UART_SetConfig+0x494>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002d54:	69fb      	ldr	r3, [r7, #28]
 8002d56:	685a      	ldr	r2, [r3, #4]
 8002d58:	0013      	movs	r3, r2
 8002d5a:	005b      	lsls	r3, r3, #1
 8002d5c:	189b      	adds	r3, r3, r2
 8002d5e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002d60:	429a      	cmp	r2, r3
 8002d62:	d305      	bcc.n	8002d70 <UART_SetConfig+0x23c>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002d64:	69fb      	ldr	r3, [r7, #28]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002d6a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002d6c:	429a      	cmp	r2, r3
 8002d6e:	d907      	bls.n	8002d80 <UART_SetConfig+0x24c>
      {
        ret = HAL_ERROR;
 8002d70:	231a      	movs	r3, #26
 8002d72:	2218      	movs	r2, #24
 8002d74:	4694      	mov	ip, r2
 8002d76:	44bc      	add	ip, r7
 8002d78:	4463      	add	r3, ip
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	701a      	strb	r2, [r3, #0]
 8002d7e:	e123      	b.n	8002fc8 <UART_SetConfig+0x494>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002d80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d82:	613b      	str	r3, [r7, #16]
 8002d84:	2300      	movs	r3, #0
 8002d86:	617b      	str	r3, [r7, #20]
 8002d88:	6939      	ldr	r1, [r7, #16]
 8002d8a:	697a      	ldr	r2, [r7, #20]
 8002d8c:	000b      	movs	r3, r1
 8002d8e:	0e1b      	lsrs	r3, r3, #24
 8002d90:	0010      	movs	r0, r2
 8002d92:	0205      	lsls	r5, r0, #8
 8002d94:	431d      	orrs	r5, r3
 8002d96:	000b      	movs	r3, r1
 8002d98:	021c      	lsls	r4, r3, #8
 8002d9a:	69fb      	ldr	r3, [r7, #28]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	085b      	lsrs	r3, r3, #1
 8002da0:	60bb      	str	r3, [r7, #8]
 8002da2:	2300      	movs	r3, #0
 8002da4:	60fb      	str	r3, [r7, #12]
 8002da6:	68b8      	ldr	r0, [r7, #8]
 8002da8:	68f9      	ldr	r1, [r7, #12]
 8002daa:	1900      	adds	r0, r0, r4
 8002dac:	4169      	adcs	r1, r5
 8002dae:	69fb      	ldr	r3, [r7, #28]
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	603b      	str	r3, [r7, #0]
 8002db4:	2300      	movs	r3, #0
 8002db6:	607b      	str	r3, [r7, #4]
 8002db8:	683a      	ldr	r2, [r7, #0]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	f7fd fa30 	bl	8000220 <__aeabi_uldivmod>
 8002dc0:	0002      	movs	r2, r0
 8002dc2:	000b      	movs	r3, r1
 8002dc4:	0013      	movs	r3, r2
 8002dc6:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002dc8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002dca:	23c0      	movs	r3, #192	; 0xc0
 8002dcc:	009b      	lsls	r3, r3, #2
 8002dce:	429a      	cmp	r2, r3
 8002dd0:	d309      	bcc.n	8002de6 <UART_SetConfig+0x2b2>
 8002dd2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002dd4:	2380      	movs	r3, #128	; 0x80
 8002dd6:	035b      	lsls	r3, r3, #13
 8002dd8:	429a      	cmp	r2, r3
 8002dda:	d204      	bcs.n	8002de6 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8002ddc:	69fb      	ldr	r3, [r7, #28]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002de2:	60da      	str	r2, [r3, #12]
 8002de4:	e0f0      	b.n	8002fc8 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 8002de6:	231a      	movs	r3, #26
 8002de8:	2218      	movs	r2, #24
 8002dea:	4694      	mov	ip, r2
 8002dec:	44bc      	add	ip, r7
 8002dee:	4463      	add	r3, ip
 8002df0:	2201      	movs	r2, #1
 8002df2:	701a      	strb	r2, [r3, #0]
 8002df4:	e0e8      	b.n	8002fc8 <UART_SetConfig+0x494>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002df6:	69fb      	ldr	r3, [r7, #28]
 8002df8:	69da      	ldr	r2, [r3, #28]
 8002dfa:	2380      	movs	r3, #128	; 0x80
 8002dfc:	021b      	lsls	r3, r3, #8
 8002dfe:	429a      	cmp	r2, r3
 8002e00:	d000      	beq.n	8002e04 <UART_SetConfig+0x2d0>
 8002e02:	e087      	b.n	8002f14 <UART_SetConfig+0x3e0>
  {
    switch (clocksource)
 8002e04:	231b      	movs	r3, #27
 8002e06:	2218      	movs	r2, #24
 8002e08:	4694      	mov	ip, r2
 8002e0a:	44bc      	add	ip, r7
 8002e0c:	4463      	add	r3, ip
 8002e0e:	781b      	ldrb	r3, [r3, #0]
 8002e10:	2b08      	cmp	r3, #8
 8002e12:	d835      	bhi.n	8002e80 <UART_SetConfig+0x34c>
 8002e14:	009a      	lsls	r2, r3, #2
 8002e16:	4b19      	ldr	r3, [pc, #100]	; (8002e7c <UART_SetConfig+0x348>)
 8002e18:	18d3      	adds	r3, r2, r3
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002e1e:	f7ff fc3b 	bl	8002698 <HAL_RCC_GetPCLK1Freq>
 8002e22:	0003      	movs	r3, r0
 8002e24:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002e26:	e035      	b.n	8002e94 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002e28:	f7ff fc4c 	bl	80026c4 <HAL_RCC_GetPCLK2Freq>
 8002e2c:	0003      	movs	r3, r0
 8002e2e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002e30:	e030      	b.n	8002e94 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002e32:	4b0f      	ldr	r3, [pc, #60]	; (8002e70 <UART_SetConfig+0x33c>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	2210      	movs	r2, #16
 8002e38:	4013      	ands	r3, r2
 8002e3a:	d002      	beq.n	8002e42 <UART_SetConfig+0x30e>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002e3c:	4b0d      	ldr	r3, [pc, #52]	; (8002e74 <UART_SetConfig+0x340>)
 8002e3e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002e40:	e028      	b.n	8002e94 <UART_SetConfig+0x360>
          pclk = (uint32_t) HSI_VALUE;
 8002e42:	4b0d      	ldr	r3, [pc, #52]	; (8002e78 <UART_SetConfig+0x344>)
 8002e44:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002e46:	e025      	b.n	8002e94 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002e48:	f7ff fb76 	bl	8002538 <HAL_RCC_GetSysClockFreq>
 8002e4c:	0003      	movs	r3, r0
 8002e4e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002e50:	e020      	b.n	8002e94 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002e52:	2380      	movs	r3, #128	; 0x80
 8002e54:	021b      	lsls	r3, r3, #8
 8002e56:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002e58:	e01c      	b.n	8002e94 <UART_SetConfig+0x360>
 8002e5a:	46c0      	nop			; (mov r8, r8)
 8002e5c:	efff69f3 	.word	0xefff69f3
 8002e60:	ffffcfff 	.word	0xffffcfff
 8002e64:	40004800 	.word	0x40004800
 8002e68:	fffff4ff 	.word	0xfffff4ff
 8002e6c:	40004400 	.word	0x40004400
 8002e70:	40021000 	.word	0x40021000
 8002e74:	003d0900 	.word	0x003d0900
 8002e78:	00f42400 	.word	0x00f42400
 8002e7c:	0800347c 	.word	0x0800347c
      default:
        pclk = 0U;
 8002e80:	2300      	movs	r3, #0
 8002e82:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002e84:	231a      	movs	r3, #26
 8002e86:	2218      	movs	r2, #24
 8002e88:	4694      	mov	ip, r2
 8002e8a:	44bc      	add	ip, r7
 8002e8c:	4463      	add	r3, ip
 8002e8e:	2201      	movs	r2, #1
 8002e90:	701a      	strb	r2, [r3, #0]
        break;
 8002e92:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002e94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d100      	bne.n	8002e9c <UART_SetConfig+0x368>
 8002e9a:	e095      	b.n	8002fc8 <UART_SetConfig+0x494>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002e9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e9e:	005a      	lsls	r2, r3, #1
 8002ea0:	69fb      	ldr	r3, [r7, #28]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	085b      	lsrs	r3, r3, #1
 8002ea6:	18d2      	adds	r2, r2, r3
 8002ea8:	69fb      	ldr	r3, [r7, #28]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	0019      	movs	r1, r3
 8002eae:	0010      	movs	r0, r2
 8002eb0:	f7fd f92a 	bl	8000108 <__udivsi3>
 8002eb4:	0003      	movs	r3, r0
 8002eb6:	b29b      	uxth	r3, r3
 8002eb8:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002eba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ebc:	2b0f      	cmp	r3, #15
 8002ebe:	d921      	bls.n	8002f04 <UART_SetConfig+0x3d0>
 8002ec0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002ec2:	2380      	movs	r3, #128	; 0x80
 8002ec4:	025b      	lsls	r3, r3, #9
 8002ec6:	429a      	cmp	r2, r3
 8002ec8:	d21c      	bcs.n	8002f04 <UART_SetConfig+0x3d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002eca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ecc:	b29a      	uxth	r2, r3
 8002ece:	200e      	movs	r0, #14
 8002ed0:	2418      	movs	r4, #24
 8002ed2:	193b      	adds	r3, r7, r4
 8002ed4:	181b      	adds	r3, r3, r0
 8002ed6:	210f      	movs	r1, #15
 8002ed8:	438a      	bics	r2, r1
 8002eda:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002edc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ede:	085b      	lsrs	r3, r3, #1
 8002ee0:	b29b      	uxth	r3, r3
 8002ee2:	2207      	movs	r2, #7
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	b299      	uxth	r1, r3
 8002ee8:	193b      	adds	r3, r7, r4
 8002eea:	181b      	adds	r3, r3, r0
 8002eec:	193a      	adds	r2, r7, r4
 8002eee:	1812      	adds	r2, r2, r0
 8002ef0:	8812      	ldrh	r2, [r2, #0]
 8002ef2:	430a      	orrs	r2, r1
 8002ef4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002ef6:	69fb      	ldr	r3, [r7, #28]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	193a      	adds	r2, r7, r4
 8002efc:	1812      	adds	r2, r2, r0
 8002efe:	8812      	ldrh	r2, [r2, #0]
 8002f00:	60da      	str	r2, [r3, #12]
 8002f02:	e061      	b.n	8002fc8 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8002f04:	231a      	movs	r3, #26
 8002f06:	2218      	movs	r2, #24
 8002f08:	4694      	mov	ip, r2
 8002f0a:	44bc      	add	ip, r7
 8002f0c:	4463      	add	r3, ip
 8002f0e:	2201      	movs	r2, #1
 8002f10:	701a      	strb	r2, [r3, #0]
 8002f12:	e059      	b.n	8002fc8 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002f14:	231b      	movs	r3, #27
 8002f16:	2218      	movs	r2, #24
 8002f18:	4694      	mov	ip, r2
 8002f1a:	44bc      	add	ip, r7
 8002f1c:	4463      	add	r3, ip
 8002f1e:	781b      	ldrb	r3, [r3, #0]
 8002f20:	2b08      	cmp	r3, #8
 8002f22:	d822      	bhi.n	8002f6a <UART_SetConfig+0x436>
 8002f24:	009a      	lsls	r2, r3, #2
 8002f26:	4b30      	ldr	r3, [pc, #192]	; (8002fe8 <UART_SetConfig+0x4b4>)
 8002f28:	18d3      	adds	r3, r2, r3
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002f2e:	f7ff fbb3 	bl	8002698 <HAL_RCC_GetPCLK1Freq>
 8002f32:	0003      	movs	r3, r0
 8002f34:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002f36:	e022      	b.n	8002f7e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002f38:	f7ff fbc4 	bl	80026c4 <HAL_RCC_GetPCLK2Freq>
 8002f3c:	0003      	movs	r3, r0
 8002f3e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002f40:	e01d      	b.n	8002f7e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002f42:	4b2a      	ldr	r3, [pc, #168]	; (8002fec <UART_SetConfig+0x4b8>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	2210      	movs	r2, #16
 8002f48:	4013      	ands	r3, r2
 8002f4a:	d002      	beq.n	8002f52 <UART_SetConfig+0x41e>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002f4c:	4b28      	ldr	r3, [pc, #160]	; (8002ff0 <UART_SetConfig+0x4bc>)
 8002f4e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002f50:	e015      	b.n	8002f7e <UART_SetConfig+0x44a>
          pclk = (uint32_t) HSI_VALUE;
 8002f52:	4b28      	ldr	r3, [pc, #160]	; (8002ff4 <UART_SetConfig+0x4c0>)
 8002f54:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002f56:	e012      	b.n	8002f7e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002f58:	f7ff faee 	bl	8002538 <HAL_RCC_GetSysClockFreq>
 8002f5c:	0003      	movs	r3, r0
 8002f5e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002f60:	e00d      	b.n	8002f7e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002f62:	2380      	movs	r3, #128	; 0x80
 8002f64:	021b      	lsls	r3, r3, #8
 8002f66:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002f68:	e009      	b.n	8002f7e <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002f6e:	231a      	movs	r3, #26
 8002f70:	2218      	movs	r2, #24
 8002f72:	4694      	mov	ip, r2
 8002f74:	44bc      	add	ip, r7
 8002f76:	4463      	add	r3, ip
 8002f78:	2201      	movs	r2, #1
 8002f7a:	701a      	strb	r2, [r3, #0]
        break;
 8002f7c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002f7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d021      	beq.n	8002fc8 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002f84:	69fb      	ldr	r3, [r7, #28]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	085a      	lsrs	r2, r3, #1
 8002f8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f8c:	18d2      	adds	r2, r2, r3
 8002f8e:	69fb      	ldr	r3, [r7, #28]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	0019      	movs	r1, r3
 8002f94:	0010      	movs	r0, r2
 8002f96:	f7fd f8b7 	bl	8000108 <__udivsi3>
 8002f9a:	0003      	movs	r3, r0
 8002f9c:	b29b      	uxth	r3, r3
 8002f9e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002fa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fa2:	2b0f      	cmp	r3, #15
 8002fa4:	d909      	bls.n	8002fba <UART_SetConfig+0x486>
 8002fa6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002fa8:	2380      	movs	r3, #128	; 0x80
 8002faa:	025b      	lsls	r3, r3, #9
 8002fac:	429a      	cmp	r2, r3
 8002fae:	d204      	bcs.n	8002fba <UART_SetConfig+0x486>
      {
        huart->Instance->BRR = usartdiv;
 8002fb0:	69fb      	ldr	r3, [r7, #28]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002fb6:	60da      	str	r2, [r3, #12]
 8002fb8:	e006      	b.n	8002fc8 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8002fba:	231a      	movs	r3, #26
 8002fbc:	2218      	movs	r2, #24
 8002fbe:	4694      	mov	ip, r2
 8002fc0:	44bc      	add	ip, r7
 8002fc2:	4463      	add	r3, ip
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002fc8:	69fb      	ldr	r3, [r7, #28]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8002fce:	69fb      	ldr	r3, [r7, #28]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002fd4:	231a      	movs	r3, #26
 8002fd6:	2218      	movs	r2, #24
 8002fd8:	4694      	mov	ip, r2
 8002fda:	44bc      	add	ip, r7
 8002fdc:	4463      	add	r3, ip
 8002fde:	781b      	ldrb	r3, [r3, #0]
}
 8002fe0:	0018      	movs	r0, r3
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	b00e      	add	sp, #56	; 0x38
 8002fe6:	bdb0      	pop	{r4, r5, r7, pc}
 8002fe8:	080034a0 	.word	0x080034a0
 8002fec:	40021000 	.word	0x40021000
 8002ff0:	003d0900 	.word	0x003d0900
 8002ff4:	00f42400 	.word	0x00f42400

08002ff8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b082      	sub	sp, #8
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003004:	2201      	movs	r2, #1
 8003006:	4013      	ands	r3, r2
 8003008:	d00b      	beq.n	8003022 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	4a4a      	ldr	r2, [pc, #296]	; (800313c <UART_AdvFeatureConfig+0x144>)
 8003012:	4013      	ands	r3, r2
 8003014:	0019      	movs	r1, r3
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	430a      	orrs	r2, r1
 8003020:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003026:	2202      	movs	r2, #2
 8003028:	4013      	ands	r3, r2
 800302a:	d00b      	beq.n	8003044 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	4a43      	ldr	r2, [pc, #268]	; (8003140 <UART_AdvFeatureConfig+0x148>)
 8003034:	4013      	ands	r3, r2
 8003036:	0019      	movs	r1, r3
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	430a      	orrs	r2, r1
 8003042:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003048:	2204      	movs	r2, #4
 800304a:	4013      	ands	r3, r2
 800304c:	d00b      	beq.n	8003066 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	4a3b      	ldr	r2, [pc, #236]	; (8003144 <UART_AdvFeatureConfig+0x14c>)
 8003056:	4013      	ands	r3, r2
 8003058:	0019      	movs	r1, r3
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	430a      	orrs	r2, r1
 8003064:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800306a:	2208      	movs	r2, #8
 800306c:	4013      	ands	r3, r2
 800306e:	d00b      	beq.n	8003088 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	4a34      	ldr	r2, [pc, #208]	; (8003148 <UART_AdvFeatureConfig+0x150>)
 8003078:	4013      	ands	r3, r2
 800307a:	0019      	movs	r1, r3
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	430a      	orrs	r2, r1
 8003086:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800308c:	2210      	movs	r2, #16
 800308e:	4013      	ands	r3, r2
 8003090:	d00b      	beq.n	80030aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	4a2c      	ldr	r2, [pc, #176]	; (800314c <UART_AdvFeatureConfig+0x154>)
 800309a:	4013      	ands	r3, r2
 800309c:	0019      	movs	r1, r3
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	430a      	orrs	r2, r1
 80030a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ae:	2220      	movs	r2, #32
 80030b0:	4013      	ands	r3, r2
 80030b2:	d00b      	beq.n	80030cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	689b      	ldr	r3, [r3, #8]
 80030ba:	4a25      	ldr	r2, [pc, #148]	; (8003150 <UART_AdvFeatureConfig+0x158>)
 80030bc:	4013      	ands	r3, r2
 80030be:	0019      	movs	r1, r3
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	430a      	orrs	r2, r1
 80030ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d0:	2240      	movs	r2, #64	; 0x40
 80030d2:	4013      	ands	r3, r2
 80030d4:	d01d      	beq.n	8003112 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	4a1d      	ldr	r2, [pc, #116]	; (8003154 <UART_AdvFeatureConfig+0x15c>)
 80030de:	4013      	ands	r3, r2
 80030e0:	0019      	movs	r1, r3
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	430a      	orrs	r2, r1
 80030ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030f2:	2380      	movs	r3, #128	; 0x80
 80030f4:	035b      	lsls	r3, r3, #13
 80030f6:	429a      	cmp	r2, r3
 80030f8:	d10b      	bne.n	8003112 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	4a15      	ldr	r2, [pc, #84]	; (8003158 <UART_AdvFeatureConfig+0x160>)
 8003102:	4013      	ands	r3, r2
 8003104:	0019      	movs	r1, r3
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	430a      	orrs	r2, r1
 8003110:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003116:	2280      	movs	r2, #128	; 0x80
 8003118:	4013      	ands	r3, r2
 800311a:	d00b      	beq.n	8003134 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	4a0e      	ldr	r2, [pc, #56]	; (800315c <UART_AdvFeatureConfig+0x164>)
 8003124:	4013      	ands	r3, r2
 8003126:	0019      	movs	r1, r3
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	430a      	orrs	r2, r1
 8003132:	605a      	str	r2, [r3, #4]
  }
}
 8003134:	46c0      	nop			; (mov r8, r8)
 8003136:	46bd      	mov	sp, r7
 8003138:	b002      	add	sp, #8
 800313a:	bd80      	pop	{r7, pc}
 800313c:	fffdffff 	.word	0xfffdffff
 8003140:	fffeffff 	.word	0xfffeffff
 8003144:	fffbffff 	.word	0xfffbffff
 8003148:	ffff7fff 	.word	0xffff7fff
 800314c:	ffffefff 	.word	0xffffefff
 8003150:	ffffdfff 	.word	0xffffdfff
 8003154:	ffefffff 	.word	0xffefffff
 8003158:	ff9fffff 	.word	0xff9fffff
 800315c:	fff7ffff 	.word	0xfff7ffff

08003160 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b086      	sub	sp, #24
 8003164:	af02      	add	r7, sp, #8
 8003166:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2280      	movs	r2, #128	; 0x80
 800316c:	2100      	movs	r1, #0
 800316e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003170:	f7fe fa94 	bl	800169c <HAL_GetTick>
 8003174:	0003      	movs	r3, r0
 8003176:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	2208      	movs	r2, #8
 8003180:	4013      	ands	r3, r2
 8003182:	2b08      	cmp	r3, #8
 8003184:	d10c      	bne.n	80031a0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2280      	movs	r2, #128	; 0x80
 800318a:	0391      	lsls	r1, r2, #14
 800318c:	6878      	ldr	r0, [r7, #4]
 800318e:	4a17      	ldr	r2, [pc, #92]	; (80031ec <UART_CheckIdleState+0x8c>)
 8003190:	9200      	str	r2, [sp, #0]
 8003192:	2200      	movs	r2, #0
 8003194:	f000 f82c 	bl	80031f0 <UART_WaitOnFlagUntilTimeout>
 8003198:	1e03      	subs	r3, r0, #0
 800319a:	d001      	beq.n	80031a0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800319c:	2303      	movs	r3, #3
 800319e:	e021      	b.n	80031e4 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	2204      	movs	r2, #4
 80031a8:	4013      	ands	r3, r2
 80031aa:	2b04      	cmp	r3, #4
 80031ac:	d10c      	bne.n	80031c8 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	2280      	movs	r2, #128	; 0x80
 80031b2:	03d1      	lsls	r1, r2, #15
 80031b4:	6878      	ldr	r0, [r7, #4]
 80031b6:	4a0d      	ldr	r2, [pc, #52]	; (80031ec <UART_CheckIdleState+0x8c>)
 80031b8:	9200      	str	r2, [sp, #0]
 80031ba:	2200      	movs	r2, #0
 80031bc:	f000 f818 	bl	80031f0 <UART_WaitOnFlagUntilTimeout>
 80031c0:	1e03      	subs	r3, r0, #0
 80031c2:	d001      	beq.n	80031c8 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80031c4:	2303      	movs	r3, #3
 80031c6:	e00d      	b.n	80031e4 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2220      	movs	r2, #32
 80031cc:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2220      	movs	r2, #32
 80031d2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2200      	movs	r2, #0
 80031d8:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2274      	movs	r2, #116	; 0x74
 80031de:	2100      	movs	r1, #0
 80031e0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80031e2:	2300      	movs	r3, #0
}
 80031e4:	0018      	movs	r0, r3
 80031e6:	46bd      	mov	sp, r7
 80031e8:	b004      	add	sp, #16
 80031ea:	bd80      	pop	{r7, pc}
 80031ec:	01ffffff 	.word	0x01ffffff

080031f0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b094      	sub	sp, #80	; 0x50
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	60f8      	str	r0, [r7, #12]
 80031f8:	60b9      	str	r1, [r7, #8]
 80031fa:	603b      	str	r3, [r7, #0]
 80031fc:	1dfb      	adds	r3, r7, #7
 80031fe:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003200:	e0a3      	b.n	800334a <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003202:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003204:	3301      	adds	r3, #1
 8003206:	d100      	bne.n	800320a <UART_WaitOnFlagUntilTimeout+0x1a>
 8003208:	e09f      	b.n	800334a <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800320a:	f7fe fa47 	bl	800169c <HAL_GetTick>
 800320e:	0002      	movs	r2, r0
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	1ad3      	subs	r3, r2, r3
 8003214:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003216:	429a      	cmp	r2, r3
 8003218:	d302      	bcc.n	8003220 <UART_WaitOnFlagUntilTimeout+0x30>
 800321a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800321c:	2b00      	cmp	r3, #0
 800321e:	d13d      	bne.n	800329c <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003220:	f3ef 8310 	mrs	r3, PRIMASK
 8003224:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003226:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003228:	647b      	str	r3, [r7, #68]	; 0x44
 800322a:	2301      	movs	r3, #1
 800322c:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800322e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003230:	f383 8810 	msr	PRIMASK, r3
}
 8003234:	46c0      	nop			; (mov r8, r8)
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	681a      	ldr	r2, [r3, #0]
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	494c      	ldr	r1, [pc, #304]	; (8003374 <UART_WaitOnFlagUntilTimeout+0x184>)
 8003242:	400a      	ands	r2, r1
 8003244:	601a      	str	r2, [r3, #0]
 8003246:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003248:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800324a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800324c:	f383 8810 	msr	PRIMASK, r3
}
 8003250:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003252:	f3ef 8310 	mrs	r3, PRIMASK
 8003256:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8003258:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800325a:	643b      	str	r3, [r7, #64]	; 0x40
 800325c:	2301      	movs	r3, #1
 800325e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003260:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003262:	f383 8810 	msr	PRIMASK, r3
}
 8003266:	46c0      	nop			; (mov r8, r8)
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	689a      	ldr	r2, [r3, #8]
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	2101      	movs	r1, #1
 8003274:	438a      	bics	r2, r1
 8003276:	609a      	str	r2, [r3, #8]
 8003278:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800327a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800327c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800327e:	f383 8810 	msr	PRIMASK, r3
}
 8003282:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2220      	movs	r2, #32
 8003288:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	2220      	movs	r2, #32
 800328e:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	2274      	movs	r2, #116	; 0x74
 8003294:	2100      	movs	r1, #0
 8003296:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003298:	2303      	movs	r3, #3
 800329a:	e067      	b.n	800336c <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	2204      	movs	r2, #4
 80032a4:	4013      	ands	r3, r2
 80032a6:	d050      	beq.n	800334a <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	69da      	ldr	r2, [r3, #28]
 80032ae:	2380      	movs	r3, #128	; 0x80
 80032b0:	011b      	lsls	r3, r3, #4
 80032b2:	401a      	ands	r2, r3
 80032b4:	2380      	movs	r3, #128	; 0x80
 80032b6:	011b      	lsls	r3, r3, #4
 80032b8:	429a      	cmp	r2, r3
 80032ba:	d146      	bne.n	800334a <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	2280      	movs	r2, #128	; 0x80
 80032c2:	0112      	lsls	r2, r2, #4
 80032c4:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80032c6:	f3ef 8310 	mrs	r3, PRIMASK
 80032ca:	613b      	str	r3, [r7, #16]
  return(result);
 80032cc:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80032ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 80032d0:	2301      	movs	r3, #1
 80032d2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032d4:	697b      	ldr	r3, [r7, #20]
 80032d6:	f383 8810 	msr	PRIMASK, r3
}
 80032da:	46c0      	nop			; (mov r8, r8)
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	681a      	ldr	r2, [r3, #0]
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4923      	ldr	r1, [pc, #140]	; (8003374 <UART_WaitOnFlagUntilTimeout+0x184>)
 80032e8:	400a      	ands	r2, r1
 80032ea:	601a      	str	r2, [r3, #0]
 80032ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80032ee:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032f0:	69bb      	ldr	r3, [r7, #24]
 80032f2:	f383 8810 	msr	PRIMASK, r3
}
 80032f6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80032f8:	f3ef 8310 	mrs	r3, PRIMASK
 80032fc:	61fb      	str	r3, [r7, #28]
  return(result);
 80032fe:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003300:	64bb      	str	r3, [r7, #72]	; 0x48
 8003302:	2301      	movs	r3, #1
 8003304:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003306:	6a3b      	ldr	r3, [r7, #32]
 8003308:	f383 8810 	msr	PRIMASK, r3
}
 800330c:	46c0      	nop			; (mov r8, r8)
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	689a      	ldr	r2, [r3, #8]
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	2101      	movs	r1, #1
 800331a:	438a      	bics	r2, r1
 800331c:	609a      	str	r2, [r3, #8]
 800331e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003320:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003324:	f383 8810 	msr	PRIMASK, r3
}
 8003328:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	2220      	movs	r2, #32
 800332e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	2220      	movs	r2, #32
 8003334:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	2280      	movs	r2, #128	; 0x80
 800333a:	2120      	movs	r1, #32
 800333c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	2274      	movs	r2, #116	; 0x74
 8003342:	2100      	movs	r1, #0
 8003344:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003346:	2303      	movs	r3, #3
 8003348:	e010      	b.n	800336c <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	69db      	ldr	r3, [r3, #28]
 8003350:	68ba      	ldr	r2, [r7, #8]
 8003352:	4013      	ands	r3, r2
 8003354:	68ba      	ldr	r2, [r7, #8]
 8003356:	1ad3      	subs	r3, r2, r3
 8003358:	425a      	negs	r2, r3
 800335a:	4153      	adcs	r3, r2
 800335c:	b2db      	uxtb	r3, r3
 800335e:	001a      	movs	r2, r3
 8003360:	1dfb      	adds	r3, r7, #7
 8003362:	781b      	ldrb	r3, [r3, #0]
 8003364:	429a      	cmp	r2, r3
 8003366:	d100      	bne.n	800336a <UART_WaitOnFlagUntilTimeout+0x17a>
 8003368:	e74b      	b.n	8003202 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800336a:	2300      	movs	r3, #0
}
 800336c:	0018      	movs	r0, r3
 800336e:	46bd      	mov	sp, r7
 8003370:	b014      	add	sp, #80	; 0x50
 8003372:	bd80      	pop	{r7, pc}
 8003374:	fffffe5f 	.word	0xfffffe5f

08003378 <__libc_init_array>:
 8003378:	b570      	push	{r4, r5, r6, lr}
 800337a:	2600      	movs	r6, #0
 800337c:	4d0c      	ldr	r5, [pc, #48]	; (80033b0 <__libc_init_array+0x38>)
 800337e:	4c0d      	ldr	r4, [pc, #52]	; (80033b4 <__libc_init_array+0x3c>)
 8003380:	1b64      	subs	r4, r4, r5
 8003382:	10a4      	asrs	r4, r4, #2
 8003384:	42a6      	cmp	r6, r4
 8003386:	d109      	bne.n	800339c <__libc_init_array+0x24>
 8003388:	2600      	movs	r6, #0
 800338a:	f000 f821 	bl	80033d0 <_init>
 800338e:	4d0a      	ldr	r5, [pc, #40]	; (80033b8 <__libc_init_array+0x40>)
 8003390:	4c0a      	ldr	r4, [pc, #40]	; (80033bc <__libc_init_array+0x44>)
 8003392:	1b64      	subs	r4, r4, r5
 8003394:	10a4      	asrs	r4, r4, #2
 8003396:	42a6      	cmp	r6, r4
 8003398:	d105      	bne.n	80033a6 <__libc_init_array+0x2e>
 800339a:	bd70      	pop	{r4, r5, r6, pc}
 800339c:	00b3      	lsls	r3, r6, #2
 800339e:	58eb      	ldr	r3, [r5, r3]
 80033a0:	4798      	blx	r3
 80033a2:	3601      	adds	r6, #1
 80033a4:	e7ee      	b.n	8003384 <__libc_init_array+0xc>
 80033a6:	00b3      	lsls	r3, r6, #2
 80033a8:	58eb      	ldr	r3, [r5, r3]
 80033aa:	4798      	blx	r3
 80033ac:	3601      	adds	r6, #1
 80033ae:	e7f2      	b.n	8003396 <__libc_init_array+0x1e>
 80033b0:	080034cc 	.word	0x080034cc
 80033b4:	080034cc 	.word	0x080034cc
 80033b8:	080034cc 	.word	0x080034cc
 80033bc:	080034d0 	.word	0x080034d0

080033c0 <memset>:
 80033c0:	0003      	movs	r3, r0
 80033c2:	1882      	adds	r2, r0, r2
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d100      	bne.n	80033ca <memset+0xa>
 80033c8:	4770      	bx	lr
 80033ca:	7019      	strb	r1, [r3, #0]
 80033cc:	3301      	adds	r3, #1
 80033ce:	e7f9      	b.n	80033c4 <memset+0x4>

080033d0 <_init>:
 80033d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033d2:	46c0      	nop			; (mov r8, r8)
 80033d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80033d6:	bc08      	pop	{r3}
 80033d8:	469e      	mov	lr, r3
 80033da:	4770      	bx	lr

080033dc <_fini>:
 80033dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033de:	46c0      	nop			; (mov r8, r8)
 80033e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80033e2:	bc08      	pop	{r3}
 80033e4:	469e      	mov	lr, r3
 80033e6:	4770      	bx	lr
