INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S/Shift_Register_S.srcs/sources_1/new/D_and_Mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'D_and_Mux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S/Shift_Register_S.srcs/sources_1/new/Flip_Flop_D.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Flip_Flop_D'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S/Shift_Register_S.srcs/sources_1/new/Mux_8_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mux_8_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S/Shift_Register_S.srcs/sources_1/new/Shift_Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Shift_Register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S/Shift_Register_S.srcs/sim_1/new/Shift_Register_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Shift_Register_TB'
