Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 10 13:51:01 2024
| Host         : rbrinson running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MineSweepWrapper_timing_summary_routed.rpt -pb MineSweepWrapper_timing_summary_routed.pb -rpx MineSweepWrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MineSweepWrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   33          
TIMING-20  Warning   Non-clocked latch               16          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (106)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (17)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (106)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[1].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[3].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[4].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[5].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[6].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[7].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[8].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MineSweep_inst/FSM_sequential_currState_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MineSweep_inst/FSM_sequential_currState_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: MineSweep_inst/MOVEDETECT.moveTracker_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.732        0.000                      0                  102        0.225        0.000                      0                  102        4.020        0.000                       0                    87  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.732        0.000                      0                  102        0.225        0.000                      0                  102        4.020        0.000                       0                    87  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.732ns  (required time - arrival time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.954ns  (logic 1.668ns (28.016%)  route 4.286ns (71.984%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.635     5.156    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X3Y38          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/Q
                         net (fo=13, routed)          1.296     6.872    MineSweep_inst/RANDOMIZER/bomb3Count[1]
    SLICE_X1Y41          LUT3 (Prop_lut3_I1_O)        0.327     7.199 r  MineSweep_inst/RANDOMIZER/bombLocation[1]_i_1/O
                         net (fo=6, routed)           0.775     7.974    MineSweep_inst/RANDOMIZER/bomb3[1]
    SLICE_X0Y40          LUT6 (Prop_lut6_I0_O)        0.326     8.300 f  MineSweep_inst/RANDOMIZER/bombLocation[6]_i_9/O
                         net (fo=1, routed)           0.593     8.893    MineSweep_inst/RANDOMIZER/bombLocation[6]_i_9_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I3_O)        0.124     9.017 r  MineSweep_inst/RANDOMIZER/bombLocation[6]_i_5/O
                         net (fo=4, routed)           0.544     9.561    MineSweep_inst/RANDOMIZER/bombLocation[6]_i_5_n_0
    SLICE_X1Y39          LUT2 (Prop_lut2_I1_O)        0.118     9.679 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[2]_i_3/O
                         net (fo=4, routed)           0.731    10.410    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[2]_i_3_n_0
    SLICE_X0Y39          LUT5 (Prop_lut5_I0_O)        0.354    10.764 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[0]_i_1/O
                         net (fo=1, routed)           0.346    11.110    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[0]_i_1_n_0
    SLICE_X0Y39          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.517    14.858    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X0Y39          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[0]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y39          FDCE (Setup_fdce_C_D)       -0.255    14.842    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -11.110    
  -------------------------------------------------------------------
                         slack                                  3.732    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 1.334ns (23.933%)  route 4.240ns (76.067%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.636     5.157    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X0Y39          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/Q
                         net (fo=6, routed)           1.445     7.059    MineSweep_inst/RANDOMIZER/bomb2[2]
    SLICE_X3Y41          LUT5 (Prop_lut5_I1_O)        0.152     7.211 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[3]_i_4/O
                         net (fo=10, routed)          0.468     7.679    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[3]_i_4_n_0
    SLICE_X3Y41          LUT5 (Prop_lut5_I4_O)        0.326     8.005 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[3]_i_5/O
                         net (fo=12, routed)          0.733     8.737    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[3]_i_5_n_0
    SLICE_X5Y40          LUT4 (Prop_lut4_I1_O)        0.124     8.861 r  MineSweep_inst/RANDOMIZER/bombLocation[11]_i_2/O
                         net (fo=1, routed)           0.573     9.434    MineSweep_inst/RANDOMIZER/bombLocation[11]_i_2_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.124     9.558 r  MineSweep_inst/RANDOMIZER/bombLocation[11]_i_1/O
                         net (fo=2, routed)           0.679    10.237    MineSweep_inst/RANDOMIZER/bomb1_out[1]
    SLICE_X5Y40          LUT4 (Prop_lut4_I0_O)        0.152    10.389 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1[1]_i_1/O
                         net (fo=1, routed)           0.342    10.731    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1[1]_i_1_n_0
    SLICE_X4Y40          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.515    14.856    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X4Y40          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[1]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y40          FDCE (Setup_fdce_C_D)       -0.275    14.806    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -10.731    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.263ns  (required time - arrival time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.706ns  (logic 1.444ns (25.308%)  route 4.262ns (74.692%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.636     5.157    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X0Y39          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.419     5.576 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[0]/Q
                         net (fo=18, routed)          1.108     6.684    MineSweep_inst/RANDOMIZER/bomb2[0]
    SLICE_X1Y40          LUT3 (Prop_lut3_I1_O)        0.327     7.011 r  MineSweep_inst/RANDOMIZER/bombLocation[6]_i_2/O
                         net (fo=7, routed)           0.839     7.850    MineSweep_inst/RANDOMIZER/bombLocation[6]_i_2_n_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I2_O)        0.326     8.176 r  MineSweep_inst/RANDOMIZER/bombLocation[6]_i_8/O
                         net (fo=1, routed)           0.501     8.677    MineSweep_inst/RANDOMIZER/bombLocation[6]_i_8_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I3_O)        0.124     8.801 r  MineSweep_inst/RANDOMIZER/bombLocation[6]_i_4/O
                         net (fo=4, routed)           0.996     9.797    MineSweep_inst/RANDOMIZER/bombLocation[6]_i_4_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I2_O)        0.124     9.921 r  MineSweep_inst/RANDOMIZER/bombLocation[6]_i_1/O
                         net (fo=2, routed)           0.818    10.739    MineSweep_inst/RANDOMIZER/bomb2_0[1]
    SLICE_X1Y40          LUT5 (Prop_lut5_I0_O)        0.124    10.863 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_1/O
                         net (fo=1, routed)           0.000    10.863    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_1_n_0
    SLICE_X1Y40          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.517    14.858    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X1Y40          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X1Y40          FDCE (Setup_fdce_C_D)        0.029    15.126    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -10.863    
  -------------------------------------------------------------------
                         slack                                  4.263    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 1.640ns (29.679%)  route 3.886ns (70.321%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.635     5.156    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X3Y38          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/Q
                         net (fo=13, routed)          1.296     6.872    MineSweep_inst/RANDOMIZER/bomb3Count[1]
    SLICE_X1Y41          LUT3 (Prop_lut3_I1_O)        0.327     7.199 r  MineSweep_inst/RANDOMIZER/bombLocation[1]_i_1/O
                         net (fo=6, routed)           0.775     7.974    MineSweep_inst/RANDOMIZER/bomb3[1]
    SLICE_X0Y40          LUT6 (Prop_lut6_I0_O)        0.326     8.300 f  MineSweep_inst/RANDOMIZER/bombLocation[6]_i_9/O
                         net (fo=1, routed)           0.593     8.893    MineSweep_inst/RANDOMIZER/bombLocation[6]_i_9_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I3_O)        0.124     9.017 r  MineSweep_inst/RANDOMIZER/bombLocation[6]_i_5/O
                         net (fo=4, routed)           0.544     9.561    MineSweep_inst/RANDOMIZER/bombLocation[6]_i_5_n_0
    SLICE_X1Y39          LUT2 (Prop_lut2_I1_O)        0.118     9.679 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[2]_i_3/O
                         net (fo=4, routed)           0.677    10.356    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[2]_i_3_n_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I1_O)        0.326    10.682 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[2]_i_1/O
                         net (fo=1, routed)           0.000    10.682    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[2]_i_1_n_0
    SLICE_X0Y39          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.517    14.858    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X0Y39          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y39          FDCE (Setup_fdce_C_D)        0.029    15.126    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -10.682    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.518ns  (logic 1.702ns (30.846%)  route 3.816ns (69.154%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.635     5.156    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X3Y38          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDCE (Prop_fdce_C_Q)         0.419     5.575 f  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/Q
                         net (fo=13, routed)          0.948     6.523    MineSweep_inst/RANDOMIZER/bomb3Count[1]
    SLICE_X2Y41          LUT3 (Prop_lut3_I1_O)        0.328     6.851 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[2]_i_8/O
                         net (fo=2, routed)           0.708     7.559    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[2]_i_8_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.331     7.890 f  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1[3]_i_5/O
                         net (fo=7, routed)           0.693     8.584    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1[3]_i_5_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.708 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1[0]_i_2/O
                         net (fo=5, routed)           1.181     9.888    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1[0]_i_2_n_0
    SLICE_X6Y40          LUT5 (Prop_lut5_I0_O)        0.152    10.040 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1[2]_i_2/O
                         net (fo=1, routed)           0.286    10.326    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1[2]_i_2_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.348    10.674 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1[2]_i_1/O
                         net (fo=1, routed)           0.000    10.674    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1[2]_i_1_n_0
    SLICE_X6Y40          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.515    14.856    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X6Y40          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[2]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X6Y40          FDCE (Setup_fdce_C_D)        0.079    15.160    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -10.674    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/bombLocation_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 1.320ns (25.126%)  route 3.934ns (74.874%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.636     5.157    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X0Y39          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.419     5.576 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[0]/Q
                         net (fo=18, routed)          1.108     6.684    MineSweep_inst/RANDOMIZER/bomb2[0]
    SLICE_X1Y40          LUT3 (Prop_lut3_I1_O)        0.327     7.011 r  MineSweep_inst/RANDOMIZER/bombLocation[6]_i_2/O
                         net (fo=7, routed)           0.839     7.850    MineSweep_inst/RANDOMIZER/bombLocation[6]_i_2_n_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I2_O)        0.326     8.176 r  MineSweep_inst/RANDOMIZER/bombLocation[6]_i_8/O
                         net (fo=1, routed)           0.501     8.677    MineSweep_inst/RANDOMIZER/bombLocation[6]_i_8_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I3_O)        0.124     8.801 r  MineSweep_inst/RANDOMIZER/bombLocation[6]_i_4/O
                         net (fo=4, routed)           0.996     9.797    MineSweep_inst/RANDOMIZER/bombLocation[6]_i_4_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I2_O)        0.124     9.921 r  MineSweep_inst/RANDOMIZER/bombLocation[6]_i_1/O
                         net (fo=2, routed)           0.490    10.411    MineSweep_inst/RANDOMIZER/bomb2_0[1]
    SLICE_X0Y37          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.515    14.856    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X0Y37          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[6]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X0Y37          FDCE (Setup_fdce_C_D)       -0.061    15.034    MineSweep_inst/RANDOMIZER/bombLocation_reg[6]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -10.411    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.661ns  (required time - arrival time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/bombLocation_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.311ns  (logic 1.640ns (30.881%)  route 3.671ns (69.119%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.635     5.156    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X3Y38          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/Q
                         net (fo=13, routed)          1.296     6.872    MineSweep_inst/RANDOMIZER/bomb3Count[1]
    SLICE_X1Y41          LUT3 (Prop_lut3_I1_O)        0.327     7.199 r  MineSweep_inst/RANDOMIZER/bombLocation[1]_i_1/O
                         net (fo=6, routed)           0.775     7.974    MineSweep_inst/RANDOMIZER/bomb3[1]
    SLICE_X0Y40          LUT6 (Prop_lut6_I0_O)        0.326     8.300 f  MineSweep_inst/RANDOMIZER/bombLocation[6]_i_9/O
                         net (fo=1, routed)           0.593     8.893    MineSweep_inst/RANDOMIZER/bombLocation[6]_i_9_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I3_O)        0.124     9.017 r  MineSweep_inst/RANDOMIZER/bombLocation[6]_i_5/O
                         net (fo=4, routed)           0.544     9.561    MineSweep_inst/RANDOMIZER/bombLocation[6]_i_5_n_0
    SLICE_X1Y39          LUT2 (Prop_lut2_I1_O)        0.118     9.679 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[2]_i_3/O
                         net (fo=4, routed)           0.462    10.141    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[2]_i_3_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I1_O)        0.326    10.467 r  MineSweep_inst/RANDOMIZER/bombLocation[7]_i_1/O
                         net (fo=1, routed)           0.000    10.467    MineSweep_inst/RANDOMIZER/bomb2_0[2]
    SLICE_X1Y39          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.517    14.858    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X1Y39          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[7]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X1Y39          FDCE (Setup_fdce_C_D)        0.031    15.128    MineSweep_inst/RANDOMIZER/bombLocation_reg[7]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -10.467    
  -------------------------------------------------------------------
                         slack                                  4.661    

Slack (MET) :             4.748ns  (required time - arrival time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/bombLocation_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.208ns  (logic 1.320ns (25.346%)  route 3.888ns (74.654%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.635     5.156    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X3Y38          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/Q
                         net (fo=13, routed)          1.296     6.872    MineSweep_inst/RANDOMIZER/bomb3Count[1]
    SLICE_X1Y41          LUT3 (Prop_lut3_I1_O)        0.327     7.199 r  MineSweep_inst/RANDOMIZER/bombLocation[1]_i_1/O
                         net (fo=6, routed)           0.866     8.065    MineSweep_inst/RANDOMIZER/bomb3[1]
    SLICE_X3Y40          LUT6 (Prop_lut6_I2_O)        0.326     8.391 r  MineSweep_inst/RANDOMIZER/bombLocation[12]_i_6/O
                         net (fo=2, routed)           1.225     9.616    MineSweep_inst/RANDOMIZER/bombLocation[12]_i_6_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I1_O)        0.124     9.740 r  MineSweep_inst/RANDOMIZER/bombLocation[12]_i_4/O
                         net (fo=1, routed)           0.500    10.240    MineSweep_inst/RANDOMIZER/bombLocation[12]_i_4_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I2_O)        0.124    10.364 r  MineSweep_inst/RANDOMIZER/bombLocation[12]_i_1/O
                         net (fo=1, routed)           0.000    10.364    MineSweep_inst/RANDOMIZER/bomb1_out[2]
    SLICE_X5Y40          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.515    14.856    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X5Y40          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[12]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X5Y40          FDCE (Setup_fdce_C_D)        0.031    15.112    MineSweep_inst/RANDOMIZER/bombLocation_reg[12]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -10.364    
  -------------------------------------------------------------------
                         slack                                  4.748    

Slack (MET) :             4.812ns  (required time - arrival time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.159ns  (logic 1.444ns (27.987%)  route 3.715ns (72.013%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.635     5.156    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X3Y38          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/Q
                         net (fo=13, routed)          1.296     6.872    MineSweep_inst/RANDOMIZER/bomb3Count[1]
    SLICE_X1Y41          LUT3 (Prop_lut3_I1_O)        0.327     7.199 r  MineSweep_inst/RANDOMIZER/bombLocation[1]_i_1/O
                         net (fo=6, routed)           0.775     7.974    MineSweep_inst/RANDOMIZER/bomb3[1]
    SLICE_X0Y40          LUT6 (Prop_lut6_I0_O)        0.326     8.300 f  MineSweep_inst/RANDOMIZER/bombLocation[6]_i_9/O
                         net (fo=1, routed)           0.593     8.893    MineSweep_inst/RANDOMIZER/bombLocation[6]_i_9_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I3_O)        0.124     9.017 r  MineSweep_inst/RANDOMIZER/bombLocation[6]_i_5/O
                         net (fo=4, routed)           0.651     9.668    MineSweep_inst/RANDOMIZER/bombLocation[6]_i_5_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I3_O)        0.124     9.792 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[3]_i_2/O
                         net (fo=2, routed)           0.399    10.192    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[3]_i_2_n_0
    SLICE_X1Y40          LUT5 (Prop_lut5_I0_O)        0.124    10.316 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[3]_i_1/O
                         net (fo=1, routed)           0.000    10.316    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[3]_i_1_n_0
    SLICE_X1Y40          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.517    14.858    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X1Y40          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[3]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X1Y40          FDCE (Setup_fdce_C_D)        0.031    15.128    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -10.316    
  -------------------------------------------------------------------
                         slack                                  4.812    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/bombLocation_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 1.640ns (32.593%)  route 3.392ns (67.407%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.635     5.156    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X3Y38          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/Q
                         net (fo=13, routed)          1.296     6.872    MineSweep_inst/RANDOMIZER/bomb3Count[1]
    SLICE_X1Y41          LUT3 (Prop_lut3_I1_O)        0.327     7.199 r  MineSweep_inst/RANDOMIZER/bombLocation[1]_i_1/O
                         net (fo=6, routed)           0.775     7.974    MineSweep_inst/RANDOMIZER/bomb3[1]
    SLICE_X0Y40          LUT6 (Prop_lut6_I0_O)        0.326     8.300 f  MineSweep_inst/RANDOMIZER/bombLocation[6]_i_9/O
                         net (fo=1, routed)           0.593     8.893    MineSweep_inst/RANDOMIZER/bombLocation[6]_i_9_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I3_O)        0.124     9.017 r  MineSweep_inst/RANDOMIZER/bombLocation[6]_i_5/O
                         net (fo=4, routed)           0.544     9.561    MineSweep_inst/RANDOMIZER/bombLocation[6]_i_5_n_0
    SLICE_X1Y39          LUT2 (Prop_lut2_I1_O)        0.118     9.679 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[2]_i_3/O
                         net (fo=4, routed)           0.183     9.862    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[2]_i_3_n_0
    SLICE_X1Y39          LUT4 (Prop_lut4_I2_O)        0.326    10.188 r  MineSweep_inst/RANDOMIZER/bombLocation[5]_i_1/O
                         net (fo=1, routed)           0.000    10.188    MineSweep_inst/RANDOMIZER/bomb2_0[0]
    SLICE_X1Y39          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.517    14.858    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X1Y39          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[5]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X1Y39          FDCE (Setup_fdce_C_D)        0.031    15.128    MineSweep_inst/RANDOMIZER/bombLocation_reg[5]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -10.188    
  -------------------------------------------------------------------
                         slack                                  4.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 MOVE_SYNC_c_0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC_c_1/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X7Y36          FDCE                                         r  MOVE_SYNC_c_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.128     1.600 r  MOVE_SYNC_c_0/Q
                         net (fo=1, routed)           0.120     1.720    MOVE_SYNC_c_0_n_0
    SLICE_X7Y36          FDCE                                         r  MOVE_SYNC_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X7Y36          FDCE                                         r  MOVE_SYNC_c_1/C
                         clock pessimism             -0.514     1.472    
    SLICE_X7Y36          FDCE (Hold_fdce_C_D)         0.023     1.495    MOVE_SYNC_c_1
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.227ns (66.205%)  route 0.116ns (33.795%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.593     1.476    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X3Y38          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDCE (Prop_fdce_C_Q)         0.128     1.604 f  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/Q
                         net (fo=13, routed)          0.116     1.720    MineSweep_inst/RANDOMIZER/bomb3Count[1]
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.099     1.819 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.819    MineSweep_inst/RANDOMIZER/counter_out[0]
    SLICE_X3Y38          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.864     1.991    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X3Y38          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y38          FDCE (Hold_fdce_C_D)         0.091     1.567    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.212ns (51.597%)  route 0.199ns (48.403%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.593     1.476    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X2Y39          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDCE (Prop_fdce_C_Q)         0.164     1.640 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[3]/Q
                         net (fo=11, routed)          0.199     1.839    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg_n_0_[3]
    SLICE_X2Y38          LUT5 (Prop_lut5_I4_O)        0.048     1.887 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1[4]_i_1/O
                         net (fo=9, routed)           0.000     1.887    MineSweep_inst/RANDOMIZER/bomb100
    SLICE_X2Y38          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.864     1.991    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X2Y38          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[4]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X2Y38          FDCE (Hold_fdce_C_D)         0.123     1.615    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.040%)  route 0.186ns (49.960%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.593     1.476    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X0Y39          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[3]/Q
                         net (fo=4, routed)           0.186     1.803    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[3]
    SLICE_X0Y39          LUT6 (Prop_lut6_I5_O)        0.045     1.848 r  MineSweep_inst/RANDOMIZER/bombLocation[4]_i_1/O
                         net (fo=2, routed)           0.000     1.848    MineSweep_inst/RANDOMIZER/bomb3[4]
    SLICE_X0Y39          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.864     1.991    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X0Y39          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[4]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y39          FDCE (Hold_fdce_C_D)         0.092     1.568    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.246ns (63.135%)  route 0.144ns (36.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.589     1.472    MOVE_SYNC[13].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.148     1.620 r  MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/Q
                         net (fo=1, routed)           0.144     1.764    MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1_n_0
    SLICE_X4Y37          LUT2 (Prop_lut2_I0_O)        0.098     1.862 r  MOVE_SYNC[13].SynchronizerChain_inst/MOVE_SYNC_gate__12/O
                         net (fo=1, routed)           0.000     1.862    MOVE_SYNC[13].SynchronizerChain_inst/MOVE_SYNC_gate__12_n_0
    SLICE_X4Y37          FDCE                                         r  MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.860     1.987    MOVE_SYNC[13].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X4Y37          FDCE                                         r  MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X4Y37          FDCE (Hold_fdce_C_D)         0.091     1.579    MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 MineSweep_inst/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/FSM_sequential_currState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.510%)  route 0.197ns (48.490%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.589     1.472    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X6Y35          FDCE                                         r  MineSweep_inst/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  MineSweep_inst/FSM_sequential_currState_reg[0]/Q
                         net (fo=37, routed)          0.197     1.833    MineSweep_inst/FSM_sequential_currState_reg[0]_0[0]
    SLICE_X6Y35          LUT4 (Prop_lut4_I2_O)        0.045     1.878 r  MineSweep_inst/FSM_sequential_currState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.878    MineSweep_inst/nextState[0]
    SLICE_X6Y35          FDCE                                         r  MineSweep_inst/FSM_sequential_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.859     1.986    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X6Y35          FDCE                                         r  MineSweep_inst/FSM_sequential_currState_reg[0]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X6Y35          FDCE (Hold_fdce_C_D)         0.121     1.593    MineSweep_inst/FSM_sequential_currState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.246ns (57.746%)  route 0.180ns (42.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.585     1.468    MOVE_SYNC[10].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.148     1.616 r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/Q
                         net (fo=1, routed)           0.180     1.796    MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1_n_0
    SLICE_X6Y34          LUT2 (Prop_lut2_I0_O)        0.098     1.894 r  MOVE_SYNC[10].SynchronizerChain_inst/MOVE_SYNC_gate__9/O
                         net (fo=1, routed)           0.000     1.894    MOVE_SYNC[10].SynchronizerChain_inst/MOVE_SYNC_gate__9_n_0
    SLICE_X6Y34          FDCE                                         r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.858     1.985    MOVE_SYNC[10].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X6Y34          FDCE                                         r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X6Y34          FDCE (Hold_fdce_C_D)         0.120     1.606    MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.226ns (58.357%)  route 0.161ns (41.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X7Y36          FDCE                                         r  MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.128     1.600 r  MOVE_SYNC_c_1/Q
                         net (fo=16, routed)          0.161     1.761    MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]_0
    SLICE_X7Y36          LUT2 (Prop_lut2_I1_O)        0.098     1.859 r  MOVE_SYNC[14].SynchronizerChain_inst/MOVE_SYNC_gate__13/O
                         net (fo=1, routed)           0.000     1.859    MOVE_SYNC[14].SynchronizerChain_inst/MOVE_SYNC_gate__13_n_0
    SLICE_X7Y36          FDCE                                         r  MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.859     1.986    MOVE_SYNC[14].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X7Y36          FDCE                                         r  MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X7Y36          FDCE (Hold_fdce_C_D)         0.092     1.564    MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.226ns (58.508%)  route 0.160ns (41.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X7Y36          FDCE                                         r  MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.128     1.600 r  MOVE_SYNC_c_1/Q
                         net (fo=16, routed)          0.160     1.760    MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]_1
    SLICE_X7Y36          LUT2 (Prop_lut2_I1_O)        0.098     1.858 r  MOVE_SYNC[12].SynchronizerChain_inst/MOVE_SYNC_gate__11/O
                         net (fo=1, routed)           0.000     1.858    MOVE_SYNC[12].SynchronizerChain_inst/MOVE_SYNC_gate__11_n_0
    SLICE_X7Y36          FDCE                                         r  MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.859     1.986    MOVE_SYNC[12].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X7Y36          FDCE                                         r  MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X7Y36          FDCE (Hold_fdce_C_D)         0.091     1.563    MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.264%)  route 0.216ns (53.736%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.594     1.477    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X1Y40          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/Q
                         net (fo=13, routed)          0.216     1.834    MineSweep_inst/RANDOMIZER/bomb2[1]
    SLICE_X1Y40          LUT5 (Prop_lut5_I4_O)        0.045     1.879 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.879    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_1_n_0
    SLICE_X1Y40          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.865     1.992    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X1Y40          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y40          FDCE (Hold_fdce_C_D)         0.091     1.568    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y36    MOVE_SYNC_c/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y36    MOVE_SYNC_c_0/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y36    MOVE_SYNC_c_1/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y28    MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y35    MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y30    MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y34    MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y36    MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y35    MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y28    MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y28    MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y30    MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y30    MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y36    MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y36    MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y36    MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y36    MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y36    MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y36    MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y28    MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y28    MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y30    MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y30    MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y36    MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y36    MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y36    MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y36    MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y36    MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y36    MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MineSweep_inst/RANDOMIZER/bombLocation_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.609ns  (logic 4.025ns (46.756%)  route 4.584ns (53.244%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.637     5.158    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X2Y41          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.518     5.676 r  MineSweep_inst/RANDOMIZER/bombLocation_reg[13]/Q
                         net (fo=1, routed)           4.584    10.260    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    13.768 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.768    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/RANDOMIZER/bombLocation_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.405ns  (logic 3.974ns (47.283%)  route 4.431ns (52.717%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.633     5.154    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X5Y40          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  MineSweep_inst/RANDOMIZER/bombLocation_reg[12]/Q
                         net (fo=1, routed)           4.431    10.041    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    13.559 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.559    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/RANDOMIZER/bombLocation_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.976ns  (logic 4.033ns (50.571%)  route 3.942ns (49.429%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.634     5.155    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X6Y41          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.518     5.673 r  MineSweep_inst/RANDOMIZER/bombLocation_reg[14]/Q
                         net (fo=1, routed)           3.942     9.616    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    13.131 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.131    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/RANDOMIZER/bombLocation_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.553ns  (logic 3.964ns (52.487%)  route 3.589ns (47.513%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.634     5.155    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  MineSweep_inst/RANDOMIZER/bombLocation_reg[9]/Q
                         net (fo=1, routed)           3.589     9.200    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    12.708 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.708    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/RANDOMIZER/bombLocation_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.492ns  (logic 4.043ns (53.971%)  route 3.448ns (46.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.633     5.154    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X6Y39          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518     5.672 r  MineSweep_inst/RANDOMIZER/bombLocation_reg[10]/Q
                         net (fo=1, routed)           3.448     9.121    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.646 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.646    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/RANDOMIZER/bombLocation_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.480ns  (logic 3.960ns (52.934%)  route 3.521ns (47.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.633     5.154    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X5Y40          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  MineSweep_inst/RANDOMIZER/bombLocation_reg[11]/Q
                         net (fo=1, routed)           3.521     9.131    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.635 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.635    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/RANDOMIZER/bombLocation_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.007ns  (logic 3.957ns (56.470%)  route 3.050ns (43.530%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.636     5.157    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X1Y39          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  MineSweep_inst/RANDOMIZER/bombLocation_reg[7]/Q
                         net (fo=1, routed)           3.050     8.663    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.164 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.164    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/RANDOMIZER/bombLocation_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.891ns  (logic 3.962ns (57.500%)  route 2.929ns (42.500%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.634     5.155    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X0Y37          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  MineSweep_inst/RANDOMIZER/bombLocation_reg[6]/Q
                         net (fo=1, routed)           2.929     8.540    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.046 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.046    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/RANDOMIZER/bombLocation_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.873ns  (logic 4.022ns (58.523%)  route 2.851ns (41.477%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.636     5.157    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X2Y40          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.518     5.675 r  MineSweep_inst/RANDOMIZER/bombLocation_reg[8]/Q
                         net (fo=1, routed)           2.851     8.526    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.030 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.030    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/RANDOMIZER/bombLocation_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.748ns  (logic 3.961ns (58.691%)  route 2.788ns (41.309%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.636     5.157    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X1Y39          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  MineSweep_inst/RANDOMIZER/bombLocation_reg[0]/Q
                         net (fo=1, routed)           2.788     8.401    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.906 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.906    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVEDETECT.moveTracker_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.186ns (53.193%)  route 0.164ns (46.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.591     1.474    MOVE_SYNC[0].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X3Y35          FDCE                                         r  MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=5, routed)           0.164     1.779    MineSweep_inst/in2[0]
    SLICE_X5Y36          LUT3 (Prop_lut3_I0_O)        0.045     1.824 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.824    MineSweep_inst/MOVEDETECT.moveTracker_reg[0]_i_1_n_0
    SLICE_X5Y36          LDCE                                         r  MineSweep_inst/MOVEDETECT.moveTracker_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVEDETECT.moveTracker_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.209ns (50.961%)  route 0.201ns (49.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.589     1.472    MOVE_SYNC[10].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X6Y34          FDCE                                         r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=5, routed)           0.201     1.837    MineSweep_inst/in2[10]
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.045     1.882 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.882    MineSweep_inst/MOVEDETECT.moveTracker_reg[10]_i_1_n_0
    SLICE_X4Y34          LDCE                                         r  MineSweep_inst/MOVEDETECT.moveTracker_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVEDETECT.moveTracker_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.209ns (51.016%)  route 0.201ns (48.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.591     1.474    MOVE_SYNC[15].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X6Y38          FDCE                                         r  MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=5, routed)           0.201     1.839    MineSweep_inst/in2[15]
    SLICE_X5Y37          LUT3 (Prop_lut3_I0_O)        0.045     1.884 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.884    MineSweep_inst/MOVEDETECT.moveTracker_reg[15]_i_1_n_0
    SLICE_X5Y37          LDCE                                         r  MineSweep_inst/MOVEDETECT.moveTracker_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[3].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVEDETECT.moveTracker_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.186ns (44.777%)  route 0.229ns (55.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.589     1.472    MOVE_SYNC[3].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X7Y34          FDCE                                         r  MOVE_SYNC[3].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MOVE_SYNC[3].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=5, routed)           0.229     1.843    MineSweep_inst/in2[3]
    SLICE_X7Y37          LUT3 (Prop_lut3_I0_O)        0.045     1.888 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.888    MineSweep_inst/MOVEDETECT.moveTracker_reg[3]_i_1_n_0
    SLICE_X7Y37          LDCE                                         r  MineSweep_inst/MOVEDETECT.moveTracker_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVEDETECT.moveTracker_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.186ns (44.430%)  route 0.233ns (55.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.591     1.474    MOVE_SYNC[2].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X3Y35          FDCE                                         r  MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=5, routed)           0.233     1.848    MineSweep_inst/in2[2]
    SLICE_X2Y36          LUT3 (Prop_lut3_I0_O)        0.045     1.893 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.893    MineSweep_inst/MOVEDETECT.moveTracker_reg[2]_i_1_n_0
    SLICE_X2Y36          LDCE                                         r  MineSweep_inst/MOVEDETECT.moveTracker_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVEDETECT.moveTracker_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.186ns (41.834%)  route 0.259ns (58.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.589     1.472    MOVE_SYNC[14].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X7Y36          FDCE                                         r  MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=5, routed)           0.259     1.872    MineSweep_inst/in2[14]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.045     1.917 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.917    MineSweep_inst/MOVEDETECT.moveTracker_reg[14]_i_1_n_0
    SLICE_X5Y38          LDCE                                         r  MineSweep_inst/MOVEDETECT.moveTracker_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVEDETECT.moveTracker_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.500ns  (logic 0.209ns (41.827%)  route 0.291ns (58.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.589     1.472    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X6Y35          FDCE                                         r  MineSweep_inst/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  MineSweep_inst/FSM_sequential_currState_reg[0]/Q
                         net (fo=37, routed)          0.291     1.927    MineSweep_inst/FSM_sequential_currState_reg[0]_0[0]
    SLICE_X4Y38          LUT3 (Prop_lut3_I1_O)        0.045     1.972 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.972    MineSweep_inst/MOVEDETECT.moveTracker_reg[13]_i_1_n_0
    SLICE_X4Y38          LDCE                                         r  MineSweep_inst/MOVEDETECT.moveTracker_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[8].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVEDETECT.moveTracker_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.501ns  (logic 0.209ns (41.701%)  route 0.292ns (58.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.589     1.472    MOVE_SYNC[8].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X6Y35          FDCE                                         r  MOVE_SYNC[8].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  MOVE_SYNC[8].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=5, routed)           0.292     1.928    MineSweep_inst/in2[8]
    SLICE_X5Y35          LUT3 (Prop_lut3_I0_O)        0.045     1.973 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.973    MineSweep_inst/MOVEDETECT.moveTracker_reg[8]_i_1_n_0
    SLICE_X5Y35          LDCE                                         r  MineSweep_inst/MOVEDETECT.moveTracker_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/FSM_sequential_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVEDETECT.moveTracker_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.246ns (47.512%)  route 0.272ns (52.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.589     1.472    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X6Y35          FDCE                                         r  MineSweep_inst/FSM_sequential_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDCE (Prop_fdce_C_Q)         0.148     1.620 f  MineSweep_inst/FSM_sequential_currState_reg[1]/Q
                         net (fo=36, routed)          0.272     1.892    MineSweep_inst/currState[1]
    SLICE_X5Y34          LUT3 (Prop_lut3_I2_O)        0.098     1.990 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.990    MineSweep_inst/MOVEDETECT.moveTracker_reg[11]_i_1_n_0
    SLICE_X5Y34          LDCE                                         r  MineSweep_inst/MOVEDETECT.moveTracker_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/FSM_sequential_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVEDETECT.moveTracker_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.246ns (47.479%)  route 0.272ns (52.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.589     1.472    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X6Y35          FDCE                                         r  MineSweep_inst/FSM_sequential_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDCE (Prop_fdce_C_Q)         0.148     1.620 f  MineSweep_inst/FSM_sequential_currState_reg[1]/Q
                         net (fo=36, routed)          0.272     1.892    MineSweep_inst/currState[1]
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.098     1.990 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.990    MineSweep_inst/MOVEDETECT.moveTracker_reg[9]_i_1_n_0
    SLICE_X3Y36          LDCE                                         r  MineSweep_inst/MOVEDETECT.moveTracker_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            95 Endpoints
Min Delay            95 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MineSweep_inst/MOVEDETECT.moveTracker_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.237ns  (logic 1.285ns (24.539%)  route 3.952ns (75.461%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          LDCE                         0.000     0.000 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[5]/G
    SLICE_X0Y36          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[5]/Q
                         net (fo=3, routed)           1.081     1.842    MineSweep_inst/RANDOMIZER/Q[4]
    SLICE_X4Y37          LUT4 (Prop_lut4_I0_O)        0.124     1.966 f  MineSweep_inst/RANDOMIZER/bombLocation[14]_i_10/O
                         net (fo=1, routed)           0.711     2.677    MineSweep_inst/RANDOMIZER/bombLocation[14]_i_10_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I5_O)        0.124     2.801 f  MineSweep_inst/RANDOMIZER/bombLocation[14]_i_6/O
                         net (fo=1, routed)           0.263     3.064    MineSweep_inst/RANDOMIZER/bombLocation[14]_i_6_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I5_O)        0.124     3.188 r  MineSweep_inst/RANDOMIZER/bombLocation[14]_i_1/O
                         net (fo=23, routed)          1.550     4.738    MineSweep_inst/RANDOMIZER/bombLocation[14]_i_1_n_0
    SLICE_X0Y39          LUT5 (Prop_lut5_I2_O)        0.152     4.890 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[0]_i_1/O
                         net (fo=1, routed)           0.346     5.237    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[0]_i_1_n_0
    SLICE_X0Y39          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.517     4.858    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X0Y39          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[0]/C

Slack:                    inf
  Source:                 MineSweep_inst/MOVEDETECT.moveTracker_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.990ns  (logic 1.285ns (25.749%)  route 3.705ns (74.251%))
  Logic Levels:           5  (LDCE=1 LUT4=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          LDCE                         0.000     0.000 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[5]/G
    SLICE_X0Y36          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[5]/Q
                         net (fo=3, routed)           1.081     1.842    MineSweep_inst/RANDOMIZER/Q[4]
    SLICE_X4Y37          LUT4 (Prop_lut4_I0_O)        0.124     1.966 f  MineSweep_inst/RANDOMIZER/bombLocation[14]_i_10/O
                         net (fo=1, routed)           0.711     2.677    MineSweep_inst/RANDOMIZER/bombLocation[14]_i_10_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I5_O)        0.124     2.801 f  MineSweep_inst/RANDOMIZER/bombLocation[14]_i_6/O
                         net (fo=1, routed)           0.263     3.064    MineSweep_inst/RANDOMIZER/bombLocation[14]_i_6_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I5_O)        0.124     3.188 r  MineSweep_inst/RANDOMIZER/bombLocation[14]_i_1/O
                         net (fo=23, routed)          1.309     4.497    MineSweep_inst/RANDOMIZER/bombLocation[14]_i_1_n_0
    SLICE_X5Y40          LUT4 (Prop_lut4_I1_O)        0.152     4.649 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1[1]_i_1/O
                         net (fo=1, routed)           0.342     4.990    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1[1]_i_1_n_0
    SLICE_X4Y40          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.515     4.856    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X4Y40          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.623ns  (logic 1.454ns (31.448%)  route 3.169ns (68.552%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=54, routed)          3.169     4.623    MineSweep_inst/RANDOMIZER/btnU_IBUF
    SLICE_X1Y40          FDCE                                         f  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.517     4.858    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X1Y40          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.623ns  (logic 1.454ns (31.448%)  route 3.169ns (68.552%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=54, routed)          3.169     4.623    MineSweep_inst/RANDOMIZER/btnU_IBUF
    SLICE_X1Y40          FDCE                                         f  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.517     4.858    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X1Y40          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.623ns  (logic 1.454ns (31.448%)  route 3.169ns (68.552%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=54, routed)          3.169     4.623    MineSweep_inst/RANDOMIZER/btnU_IBUF
    SLICE_X1Y40          FDCE                                         f  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.517     4.858    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X1Y40          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[4]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.591ns  (logic 1.458ns (31.757%)  route 3.133ns (68.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           3.133     4.591    MOVE_SYNC[10].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X6Y30          SRL16E                                       r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.506     4.847    MOVE_SYNC[10].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X6Y30          SRL16E                                       r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 MineSweep_inst/MOVEDETECT.moveTracker_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.501ns  (logic 1.257ns (27.927%)  route 3.244ns (72.073%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          LDCE                         0.000     0.000 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[5]/G
    SLICE_X0Y36          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[5]/Q
                         net (fo=3, routed)           1.081     1.842    MineSweep_inst/RANDOMIZER/Q[4]
    SLICE_X4Y37          LUT4 (Prop_lut4_I0_O)        0.124     1.966 f  MineSweep_inst/RANDOMIZER/bombLocation[14]_i_10/O
                         net (fo=1, routed)           0.711     2.677    MineSweep_inst/RANDOMIZER/bombLocation[14]_i_10_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I5_O)        0.124     2.801 f  MineSweep_inst/RANDOMIZER/bombLocation[14]_i_6/O
                         net (fo=1, routed)           0.263     3.064    MineSweep_inst/RANDOMIZER/bombLocation[14]_i_6_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I5_O)        0.124     3.188 r  MineSweep_inst/RANDOMIZER/bombLocation[14]_i_1/O
                         net (fo=23, routed)          1.189     4.377    MineSweep_inst/RANDOMIZER/bombLocation[14]_i_1_n_0
    SLICE_X1Y40          LUT5 (Prop_lut5_I3_O)        0.124     4.501 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[3]_i_1/O
                         net (fo=1, routed)           0.000     4.501    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[3]_i_1_n_0
    SLICE_X1Y40          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.517     4.858    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X1Y40          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MineSweep_inst/RANDOMIZER/bombLocation_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.480ns  (logic 1.454ns (32.452%)  route 3.026ns (67.548%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=54, routed)          3.026     4.480    MineSweep_inst/RANDOMIZER/btnU_IBUF
    SLICE_X0Y41          FDCE                                         f  MineSweep_inst/RANDOMIZER/bombLocation_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.518     4.859    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X0Y41          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[1]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.455ns  (logic 1.464ns (32.860%)  route 2.991ns (67.140%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           2.991     4.455    MOVE_SYNC[11].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X6Y36          SRL16E                                       r  MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.512     4.853    MOVE_SYNC[11].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X6Y36          SRL16E                                       r  MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2Count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.401ns  (logic 1.454ns (33.029%)  route 2.948ns (66.971%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=54, routed)          2.948     4.401    MineSweep_inst/RANDOMIZER/btnU_IBUF
    SLICE_X3Y40          FDCE                                         f  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2Count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.517     4.858    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X3Y40          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2Count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MineSweep_inst/MOVEDETECT.moveTracker_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/RANDOMIZER/bombLocation_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.310ns (41.554%)  route 0.436ns (58.446%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          LDCE                         0.000     0.000 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[0]/G
    SLICE_X5Y36          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[0]/Q
                         net (fo=3, routed)           0.180     0.400    MineSweep_inst/RANDOMIZER/Q[0]
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.045     0.445 f  MineSweep_inst/RANDOMIZER/bombLocation[14]_i_3/O
                         net (fo=1, routed)           0.105     0.550    MineSweep_inst/RANDOMIZER/bombLocation[14]_i_3_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I2_O)        0.045     0.595 r  MineSweep_inst/RANDOMIZER/bombLocation[14]_i_1/O
                         net (fo=23, routed)          0.151     0.746    MineSweep_inst/RANDOMIZER/bombLocation[14]_i_1_n_0
    SLICE_X3Y37          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.862     1.989    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[9]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.221ns (28.542%)  route 0.553ns (71.458%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.553     0.774    MOVE_SYNC[0].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X2Y28          SRL16E                                       r  MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.854     1.981    MOVE_SYNC[0].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X2Y28          SRL16E                                       r  MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 MineSweep_inst/MOVEDETECT.moveTracker_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/RANDOMIZER/bombLocation_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.310ns (38.170%)  route 0.502ns (61.830%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          LDCE                         0.000     0.000 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[0]/G
    SLICE_X5Y36          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[0]/Q
                         net (fo=3, routed)           0.180     0.400    MineSweep_inst/RANDOMIZER/Q[0]
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.045     0.445 f  MineSweep_inst/RANDOMIZER/bombLocation[14]_i_3/O
                         net (fo=1, routed)           0.105     0.550    MineSweep_inst/RANDOMIZER/bombLocation[14]_i_3_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I2_O)        0.045     0.595 r  MineSweep_inst/RANDOMIZER/bombLocation[14]_i_1/O
                         net (fo=23, routed)          0.217     0.812    MineSweep_inst/RANDOMIZER/bombLocation[14]_i_1_n_0
    SLICE_X0Y37          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.862     1.989    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X0Y37          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[3]/C

Slack:                    inf
  Source:                 MineSweep_inst/MOVEDETECT.moveTracker_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/RANDOMIZER/bombLocation_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.310ns (38.170%)  route 0.502ns (61.830%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          LDCE                         0.000     0.000 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[0]/G
    SLICE_X5Y36          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[0]/Q
                         net (fo=3, routed)           0.180     0.400    MineSweep_inst/RANDOMIZER/Q[0]
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.045     0.445 f  MineSweep_inst/RANDOMIZER/bombLocation[14]_i_3/O
                         net (fo=1, routed)           0.105     0.550    MineSweep_inst/RANDOMIZER/bombLocation[14]_i_3_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I2_O)        0.045     0.595 r  MineSweep_inst/RANDOMIZER/bombLocation[14]_i_1/O
                         net (fo=23, routed)          0.217     0.812    MineSweep_inst/RANDOMIZER/bombLocation[14]_i_1_n_0
    SLICE_X0Y37          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.862     1.989    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X0Y37          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[4]/C

Slack:                    inf
  Source:                 MineSweep_inst/MOVEDETECT.moveTracker_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/RANDOMIZER/bombLocation_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.310ns (38.170%)  route 0.502ns (61.830%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          LDCE                         0.000     0.000 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[0]/G
    SLICE_X5Y36          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[0]/Q
                         net (fo=3, routed)           0.180     0.400    MineSweep_inst/RANDOMIZER/Q[0]
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.045     0.445 f  MineSweep_inst/RANDOMIZER/bombLocation[14]_i_3/O
                         net (fo=1, routed)           0.105     0.550    MineSweep_inst/RANDOMIZER/bombLocation[14]_i_3_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I2_O)        0.045     0.595 r  MineSweep_inst/RANDOMIZER/bombLocation[14]_i_1/O
                         net (fo=23, routed)          0.217     0.812    MineSweep_inst/RANDOMIZER/bombLocation[14]_i_1_n_0
    SLICE_X0Y37          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.862     1.989    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X0Y37          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[6]/C

Slack:                    inf
  Source:                 MineSweep_inst/MOVEDETECT.moveTracker_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.849ns  (logic 0.355ns (41.837%)  route 0.494ns (58.163%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          LDCE                         0.000     0.000 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[0]/G
    SLICE_X5Y36          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[0]/Q
                         net (fo=3, routed)           0.180     0.400    MineSweep_inst/RANDOMIZER/Q[0]
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.045     0.445 f  MineSweep_inst/RANDOMIZER/bombLocation[14]_i_3/O
                         net (fo=1, routed)           0.105     0.550    MineSweep_inst/RANDOMIZER/bombLocation[14]_i_3_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I2_O)        0.045     0.595 r  MineSweep_inst/RANDOMIZER/bombLocation[14]_i_1/O
                         net (fo=23, routed)          0.208     0.804    MineSweep_inst/RANDOMIZER/bombLocation[14]_i_1_n_0
    SLICE_X4Y40          LUT5 (Prop_lut5_I4_O)        0.045     0.849 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.849    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1[0]_i_1_n_0
    SLICE_X4Y40          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.863     1.990    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X4Y40          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[0]/C

Slack:                    inf
  Source:                 MineSweep_inst/MOVEDETECT.moveTracker_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.860ns  (logic 0.355ns (41.262%)  route 0.505ns (58.738%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          LDCE                         0.000     0.000 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[0]/G
    SLICE_X5Y36          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[0]/Q
                         net (fo=3, routed)           0.180     0.400    MineSweep_inst/RANDOMIZER/Q[0]
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.045     0.445 f  MineSweep_inst/RANDOMIZER/bombLocation[14]_i_3/O
                         net (fo=1, routed)           0.105     0.550    MineSweep_inst/RANDOMIZER/bombLocation[14]_i_3_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I2_O)        0.045     0.595 r  MineSweep_inst/RANDOMIZER/bombLocation[14]_i_1/O
                         net (fo=23, routed)          0.220     0.815    MineSweep_inst/RANDOMIZER/bombLocation[14]_i_1_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I3_O)        0.045     0.860 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1[3]_i_1/O
                         net (fo=1, routed)           0.000     0.860    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1[3]_i_1_n_0
    SLICE_X2Y39          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.864     1.991    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X2Y39          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[3]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.232ns (26.879%)  route 0.631ns (73.121%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           0.631     0.862    MOVE_SYNC[2].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X2Y28          SRL16E                                       r  MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.854     1.981    MOVE_SYNC[2].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X2Y28          SRL16E                                       r  MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            MOVE_SYNC[5].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.883ns  (logic 0.234ns (26.493%)  route 0.649ns (73.507%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.649     0.883    MOVE_SYNC[5].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X2Y28          SRL16E                                       r  MOVE_SYNC[5].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.854     1.981    MOVE_SYNC[5].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X2Y28          SRL16E                                       r  MOVE_SYNC[5].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 MineSweep_inst/MOVEDETECT.moveTracker_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/RANDOMIZER/bombLocation_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.884ns  (logic 0.310ns (35.049%)  route 0.574ns (64.951%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          LDCE                         0.000     0.000 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[0]/G
    SLICE_X5Y36          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[0]/Q
                         net (fo=3, routed)           0.180     0.400    MineSweep_inst/RANDOMIZER/Q[0]
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.045     0.445 f  MineSweep_inst/RANDOMIZER/bombLocation[14]_i_3/O
                         net (fo=1, routed)           0.105     0.550    MineSweep_inst/RANDOMIZER/bombLocation[14]_i_3_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I2_O)        0.045     0.595 r  MineSweep_inst/RANDOMIZER/bombLocation[14]_i_1/O
                         net (fo=23, routed)          0.289     0.884    MineSweep_inst/RANDOMIZER/bombLocation[14]_i_1_n_0
    SLICE_X6Y39          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.862     1.989    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X6Y39          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[10]/C





