$date
	Wed Jan 07 15:09:17 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_fx_mul_q15 $end
$var wire 16 ! y_q15 [15:0] $end
$var reg 16 " a_q15 [15:0] $end
$var reg 16 # b_q15 [15:0] $end
$scope module dut $end
$var wire 16 $ a_q15 [15:0] $end
$var wire 16 % b_q15 [15:0] $end
$var wire 16 & y_q15 [15:0] $end
$var wire 32 ' prod_q30 [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10000000000000000000000000000 '
b10000000000000 &
b100000000000000 %
b100000000000000 $
b100000000000000 #
b100000000000000 "
b10000000000000 !
$end
#10000
b11111111111111 !
b11111111111111 &
b11111111111111100000000000000 '
b111111111111111 "
b111111111111111 $
#20000
b1110000000000000 !
b1110000000000000 &
b11110000000000000000000000000000 '
b1100000000000000 "
b1100000000000000 $
#30000
b10000000000000 !
b10000000000000 &
b10000000000000000000000000000 '
b1100000000000000 #
b1100000000000000 %
#40000
b111111111111110 !
b111111111111110 &
b111111111111111 #
b111111111111111 %
b111111111111110000000000000001 '
b111111111111111 "
b111111111111111 $
#70000
