$date
	Thu Oct 31 17:47:29 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ALU_tb $end
$var wire 32 ! result_tb [31:0] $end
$var reg 3 " ALUControl_tb [2:0] $end
$var reg 32 # srcA_tb [31:0] $end
$var reg 32 $ srcB_tb [31:0] $end
$scope module UUT $end
$var wire 3 % ALUControl [2:0] $end
$var wire 32 & srcA [31:0] $end
$var wire 32 ' srcB [31:0] $end
$var reg 32 ( result [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11001 (
b1010 '
b1111 &
b0 %
b1010 $
b1111 #
b0 "
b11001 !
$end
#10000
b1111 !
b1111 (
b1 "
b1 %
b101 $
b101 '
b10100 #
b10100 &
#20000
b11110000000000001111 !
b11110000000000001111 (
b10 "
b10 %
b111111110000000011111111 $
b111111110000000011111111 '
b1111000011110000111100001111 #
b1111000011110000111100001111 &
#30000
b1111111111110000111111111111 !
b1111111111110000111111111111 (
b11 "
b11 %
#40000
b1 !
b1 (
b101 "
b101 %
b1010 $
b1010 '
b101 #
b101 &
#50000
