$date
	Wed Jul 09 19:36:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_d_flip_flop $end
$var wire 1 ! Qn $end
$var wire 1 " Q $end
$var reg 1 # CLK $end
$var reg 1 $ D $end
$scope module uut $end
$var wire 1 # CLK $end
$var wire 1 $ D $end
$var wire 1 % Dn $end
$var wire 1 " Q $end
$var wire 1 & Qm $end
$var wire 1 ' Qmn $end
$var wire 1 ! Qn $end
$var wire 1 ( R1 $end
$var wire 1 ) R2 $end
$var wire 1 * S1 $end
$var wire 1 + S2 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x+
1*
x)
1(
x'
x&
1%
0$
0#
x"
x!
$end
#5000
0&
1'
1+
1)
0(
1#
#10000
0"
1!
0)
1(
0#
#12000
0%
1$
#15000
0'
1&
1)
0*
1#
#20000
0!
1"
0+
1*
0#
#22000
1%
0$
#25000
0&
1'
1+
0(
1#
#30000
0"
1!
0)
1(
0#
#32000
0%
1$
#35000
0'
1&
1)
0*
1#
#40000
0!
1"
0+
1*
0#
#45000
1+
0*
1#
#50000
0+
1*
0#
#52000
1%
0$
#55000
0&
1'
1+
0(
1#
#60000
0"
1!
0)
1(
0#
#62000
