Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e58011a02a3b409785de29f18d98be40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tensao_senoidal_behav xil_defaultlib.tensao_senoidal -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.tensao_senoidal
Built simulation snapshot tensao_senoidal_behav
