#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Dec 28 14:01:23 2024
# Process ID: 22112
# Current directory: E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26088 E:\TestVerilog\Test_DOAN1\project_1_IP_AXI\ip_repo\edit_Fully_Connected_1_v1_0.xpr
# Log file: E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/vivado.log
# Journal file: E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo\vivado.jou
# Running On        :DESKTOP-AF4K6S1
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Pentium(R) CPU G4560 @ 3.50GHz
# CPU Frequency     :3504 MHz
# CPU Physical cores:2
# CPU Logical cores :4
# Host memory       :8482 MB
# Swap memory       :16073 MB
# Total Virtual     :24556 MB
# Available Virtual :15286 MB
#-----------------------------------------------------------
start_gui
open_project E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.xpr
update_compile_order -fileset sources_1
import_files -norecurse E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_bias_fc64.coe
ipx::open_ipxact_file {E:\TestVerilog\Test_DOAN1\project_1_IP_AXI\ip_repo\Fully_Connected_1_1_0\component.xml}
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 16 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0
set_property core_revision 17 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/multiply_ooc.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/multiply_ooc.xdc
ipx::merge_project_changes files [ipx::current_core]
ipx::reorder_files -before ../edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci ../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/coe_files_sm/rom_bias_fc64.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::reorder_files -before ../edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci ../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/coe_files_sm/rom_bias_fc64.coe [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 18 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/rom_bias_fc64.coe] -no_script -reset -force -quiet
remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/rom_bias_fc64.coe
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/ram_data_ooc.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/ram_data_ooc.xdc
ipx::merge_project_changes files [ipx::current_core]
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/blk_mem_gen_0_ooc.xdc] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/multiply_mult_gen_0_0_ooc.xdc] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/ram_data_fc64_0_ooc.xdc] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/ram_data_fc64_1_ooc.xdc] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/ram_data_fc64_2_ooc.xdc] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/ram_data_fc64_3_ooc.xdc] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/rom_bias_fc64_ooc.xdc] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/rom_weight_fc64_0_ooc.xdc] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/rom_weight_fc64_1_ooc.xdc] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/rom_weight_fc64_2_ooc.xdc] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/rom_weight_fc64_3_ooc.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/blk_mem_gen_0_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/multiply_mult_gen_0_0_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/ram_data_fc64_0_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/ram_data_fc64_1_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/ram_data_fc64_2_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/ram_data_fc64_3_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/rom_bias_fc64_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/rom_weight_fc64_0_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/rom_weight_fc64_1_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/rom_weight_fc64_2_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/rom_weight_fc64_3_ooc.xdc}
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 19 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0
set_property core_revision 20 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0
