Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Fri May  8 22:28:24 2020
| Host         : Jr-Mhamdan running 64-bit major release  (build 9200)
| Command      : report_utilization -file CONV_LAYER_1_utilization_placed.rpt -pb CONV_LAYER_1_utilization_placed.pb
| Design       : CONV_LAYER_1
| Device       : xcku5psfvb784-1LV
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| CLB LUTs                |  164 |     0 |    216960 |  0.08 |
|   LUT as Logic          |  164 |     0 |    216960 |  0.08 |
|   LUT as Memory         |    0 |     0 |     99840 |  0.00 |
| CLB Registers           |  271 |     0 |    433920 |  0.06 |
|   Register as Flip Flop |  271 |     0 |    433920 |  0.06 |
|   Register as Latch     |    0 |     0 |    433920 |  0.00 |
| CARRY8                  |    1 |     0 |     27120 | <0.01 |
| F7 Muxes                |    0 |     0 |    108480 |  0.00 |
| F8 Muxes                |    0 |     0 |     54240 |  0.00 |
| F9 Muxes                |    0 |     0 |     27120 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 3     |          Yes |         Set |            - |
| 268   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+------+-------+-----------+-------+
|                 Site Type                 | Used | Fixed | Available | Util% |
+-------------------------------------------+------+-------+-----------+-------+
| CLB                                       |   45 |     0 |     27120 |  0.17 |
|   CLBL                                    |   28 |     0 |           |       |
|   CLBM                                    |   17 |     0 |           |       |
| LUT as Logic                              |  164 |     0 |    216960 |  0.08 |
|   using O5 output only                    |   13 |       |           |       |
|   using O6 output only                    |  110 |       |           |       |
|   using O5 and O6                         |   41 |       |           |       |
| LUT as Memory                             |    0 |     0 |     99840 |  0.00 |
|   LUT as Distributed RAM                  |    0 |     0 |           |       |
|   LUT as Shift Register                   |    0 |     0 |           |       |
| LUT Flip Flop Pairs                       |  112 |     0 |    216960 |  0.05 |
|   fully used LUT-FF pairs                 |   32 |       |           |       |
|   LUT-FF pairs with one unused LUT output |   78 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |   49 |       |           |       |
| Unique Control Sets                       |   44 |       |           |       |
+-------------------------------------------+------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       480 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       480 |  0.00 |
|   RAMB18       |    0 |     0 |       960 |  0.00 |
| URAM           |    0 |     0 |        64 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1824 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   26 |     0 |       304 |  8.55 |
| HPIOB_M          |    0 |     0 |        96 |  0.00 |
| HPIOB_S          |    0 |     0 |        96 |  0.00 |
| HDIOB_M          |   14 |     0 |        48 | 29.17 |
|   INPUT          |    6 |       |           |       |
|   OUTPUT         |    8 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_S          |   12 |     0 |        48 | 25.00 |
|   INPUT          |    6 |       |           |       |
|   OUTPUT         |    6 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       208 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |       256 |  0.39 |
|   BUFGCE             |    1 |     0 |       112 |  0.89 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         1 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |  0.00 |
| PCIE40E4        |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  268 |            Register |
| LUT6     |   51 |                 CLB |
| LUT5     |   42 |                 CLB |
| LUT4     |   35 |                 CLB |
| LUT2     |   35 |                 CLB |
| LUT3     |   27 |                 CLB |
| LUT1     |   15 |                 CLB |
| INBUF    |   12 |                 I/O |
| IBUFCTRL |   12 |              Others |
| OBUF     |   11 |                 I/O |
| OBUFT    |    3 |                 I/O |
| FDSE     |    3 |            Register |
| CARRY8   |    1 |                 CLB |
| BUFGCE   |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


