<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.ukri.org/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.ukri.org:80/organisation/68D0E3C9-9246-4CFC-B5E9-48584CF82993"><gtr:id>68D0E3C9-9246-4CFC-B5E9-48584CF82993</gtr:id><gtr:name>University of Manchester</gtr:name><gtr:department>Computer Science</gtr:department><gtr:address><gtr:line1>Oxford Road</gtr:line1><gtr:city>Manchester</gtr:city><gtr:postCode>M13 9PL</gtr:postCode><gtr:region>North West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/68D0E3C9-9246-4CFC-B5E9-48584CF82993"><gtr:id>68D0E3C9-9246-4CFC-B5E9-48584CF82993</gtr:id><gtr:name>University of Manchester</gtr:name><gtr:address><gtr:line1>Oxford Road</gtr:line1><gtr:city>Manchester</gtr:city><gtr:postCode>M13 9PL</gtr:postCode><gtr:region>North West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/B7D572CE-3B2E-40A4-A437-F57C3B7E62F7"><gtr:id>B7D572CE-3B2E-40A4-A437-F57C3B7E62F7</gtr:id><gtr:name>Silistix Ltd</gtr:name><gtr:address><gtr:line1>Armstrong House</gtr:line1><gtr:line2>Oxford Road</gtr:line2><gtr:line4>Manchester</gtr:line4><gtr:postCode>M1 7ED</gtr:postCode><gtr:region>North West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/FEA99D62-F3F5-4841-A426-458315CA704B"><gtr:id>FEA99D62-F3F5-4841-A426-458315CA704B</gtr:id><gtr:name>Xilinx Corp</gtr:name><gtr:address><gtr:line1>2100 Logic Drive</gtr:line1><gtr:line4>San Jose</gtr:line4><gtr:line5>California 95124-3400</gtr:line5><gtr:region>Outside UK</gtr:region><gtr:country>United States</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/5E9F6A0A-2289-4D51-A2A9-221EC4F964E4"><gtr:id>5E9F6A0A-2289-4D51-A2A9-221EC4F964E4</gtr:id><gtr:name>ST Microelectronics</gtr:name><gtr:address><gtr:line1>39, Chemin du Champ des FillesPlan-Les</gtr:line1><gtr:line2>-Ouates</gtr:line2><gtr:line4>GENEVA</gtr:line4><gtr:line5>CH 1228</gtr:line5><gtr:region>Outside UK</gtr:region><gtr:country>Italy</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.ukri.org:80/person/B55696C6-E4A1-41AB-84D2-8F7E3735163A"><gtr:id>B55696C6-E4A1-41AB-84D2-8F7E3735163A</gtr:id><gtr:firstName>Douglas</gtr:firstName><gtr:otherNames>Andrew</gtr:otherNames><gtr:surname>Edwards</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.ukri.org:80/projects?ref=EP%2FE06065X%2F1"><gtr:id>A1701B3D-903B-400A-A6C6-526A4DC48599</gtr:id><gtr:title>Energy Efficient Networks-on-Chip for Dynamically Reconfigurable Computing Platforms.</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/E06065X/1</gtr:grantReference><gtr:abstractText>The purpose of this work is to investigate an on-chip network fabric that will enable future reconfigurable computing systems integrating tens or hundreds of processing tiles implementing embedded microprocessors, intellectual property cores, reconfigurable fabrics, dedicated local memories and DSP functionality. The reconfigurable NoC fabric will direct the effective communication and exchange of data among the multiple processing tiles and enable fault-tolerance and very high communication bandwidths with low-latency and low energy consumption. The processing tiles will morph their functionality and operation point based on the application demands.</gtr:abstractText><gtr:fund><gtr:end>2011-07-31</gtr:end><gtr:funder url="http://gtr.ukri.org:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2008-04-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>319957</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs/><gtr:intellectualPropertyOutputs/><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication><gtr:id>E4CD0410-88A9-415C-99FF-B5D549FDBDE4</gtr:id><gtr:title>An Asynchronous Routing Algorithm for Clos Networks</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/12720bddcaffb009ff0446d3895a4f23"><gtr:id>12720bddcaffb009ff0446d3895a4f23</gtr:id><gtr:otherNames>Song W</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:isbn>978-1-4244-7266-6</gtr:isbn><gtr:outcomeId>doi_53d0560562e5c008</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>D07AB95A-B373-4E38-BC59-4306C6AD72AE</gtr:id><gtr:title>Adaptive stochastic routing in fault-tolerant on-chip networks</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/f35859e25a47bb8f276762a68543c042"><gtr:id>f35859e25a47bb8f276762a68543c042</gtr:id><gtr:otherNames>Wei Song</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:isbn>978-1-4244-4142-6</gtr:isbn><gtr:outcomeId>doi_53d05b05bd2ac35b</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>D2A8CD6E-6B76-4CB7-9DE3-345F84899821</gtr:id><gtr:title>Area efficient asynchronous SDM routers using 2-stage Clos switches</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/f35859e25a47bb8f276762a68543c042"><gtr:id>f35859e25a47bb8f276762a68543c042</gtr:id><gtr:otherNames>Wei Song</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4577-2145-8</gtr:isbn><gtr:outcomeId>doi_53d0570574d47804</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>09337459-D6F3-4406-9076-860DA7AC222A</gtr:id><gtr:title>Routing of asynchronous Clos networks</gtr:title><gtr:parentPublicationTitle>IET Computers &amp; Digital Techniques</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/12720bddcaffb009ff0446d3895a4f23"><gtr:id>12720bddcaffb009ff0446d3895a4f23</gtr:id><gtr:otherNames>Song W</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:outcomeId>doi_53d0310316c58079</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>7714B47E-9923-418C-96E1-A683BE3C1960</gtr:id><gtr:title>A low latency wormhole router for asynchronous on-chip networks</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/f35859e25a47bb8f276762a68543c042"><gtr:id>f35859e25a47bb8f276762a68543c042</gtr:id><gtr:otherNames>Wei Song</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:isbn>978-1-4244-5765-6</gtr:isbn><gtr:outcomeId>doi_53d0560566f27e95</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>A7D192BD-D4CD-4801-99C2-8BB1A0BD33AC</gtr:id><gtr:title>Asynchronous spatial division multiplexing router</gtr:title><gtr:parentPublicationTitle>Microprocessors and Microsystems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/12720bddcaffb009ff0446d3895a4f23"><gtr:id>12720bddcaffb009ff0446d3895a4f23</gtr:id><gtr:otherNames>Song W</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:outcomeId>doi_53d0010014fa9346</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>96E48018-AACC-4F38-BDBA-C0A2805DCF10</gtr:id><gtr:title>Building asynchronous routers with independent sub-channels</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/12720bddcaffb009ff0446d3895a4f23"><gtr:id>12720bddcaffb009ff0446d3895a4f23</gtr:id><gtr:otherNames>Song W</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:isbn>978-1-4244-4465-6</gtr:isbn><gtr:outcomeId>doi_53d05c05c63c7caf</gtr:outcomeId></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/E06065X/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>1E31C833-3A35-4F54-A499-31D0C245B5D5</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>System on Chip</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>