==39164== Cachegrind, a cache and branch-prediction profiler
==39164== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39164== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39164== Command: ./sift .
==39164== 
--39164-- warning: L3 cache found, using its data for the LL simulation.
--39164-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39164-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==39164== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39164== (see section Limitations in user manual)
==39164== NOTE: further instances of this message will not be shown
==39164== 
==39164== I   refs:      3,167,698,646
==39164== I1  misses:            1,834
==39164== LLi misses:            1,822
==39164== I1  miss rate:          0.00%
==39164== LLi miss rate:          0.00%
==39164== 
==39164== D   refs:        974,218,286  (676,537,037 rd   + 297,681,249 wr)
==39164== D1  misses:       10,400,714  (  8,091,323 rd   +   2,309,391 wr)
==39164== LLd misses:        4,173,857  (  2,209,264 rd   +   1,964,593 wr)
==39164== D1  miss rate:           1.1% (        1.2%     +         0.8%  )
==39164== LLd miss rate:           0.4% (        0.3%     +         0.7%  )
==39164== 
==39164== LL refs:          10,402,548  (  8,093,157 rd   +   2,309,391 wr)
==39164== LL misses:         4,175,679  (  2,211,086 rd   +   1,964,593 wr)
==39164== LL miss rate:            0.1% (        0.1%     +         0.7%  )
