
08-PIO-INPUT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000019cc  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004019cc  004019cc  000119cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000440  20400000  004019d4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000008c  20400440  00401e14  00020440  2**2
                  ALLOC
  4 .stack        00002004  204004cc  00401ea0  00020440  2**0
                  ALLOC
  5 .heap         00000200  204024d0  00403ea4  00020440  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  00020440  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  0002046e  2**0
                  CONTENTS, READONLY
  8 .debug_info   00007d6b  00000000  00000000  000204c7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000011f5  00000000  00000000  00028232  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000039b8  00000000  00000000  00029427  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000006a8  00000000  00000000  0002cddf  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000680  00000000  00000000  0002d487  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001c4a6  00000000  00000000  0002db07  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00007831  00000000  00000000  00049fad  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008931f  00000000  00000000  000517de  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00001c48  00000000  00000000  000dab00  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	204024d0 	.word	0x204024d0
  400004:	00400f91 	.word	0x00400f91
  400008:	00401041 	.word	0x00401041
  40000c:	00401041 	.word	0x00401041
  400010:	00401041 	.word	0x00401041
  400014:	00401041 	.word	0x00401041
  400018:	00401041 	.word	0x00401041
	...
  40002c:	00401041 	.word	0x00401041
  400030:	00401041 	.word	0x00401041
  400034:	00000000 	.word	0x00000000
  400038:	00401041 	.word	0x00401041
  40003c:	00401041 	.word	0x00401041
  400040:	00401041 	.word	0x00401041
  400044:	00401041 	.word	0x00401041
  400048:	00401041 	.word	0x00401041
  40004c:	00401041 	.word	0x00401041
  400050:	00401041 	.word	0x00401041
  400054:	00401041 	.word	0x00401041
  400058:	00401041 	.word	0x00401041
  40005c:	00401041 	.word	0x00401041
  400060:	00401041 	.word	0x00401041
  400064:	00000000 	.word	0x00000000
  400068:	00400b49 	.word	0x00400b49
  40006c:	00400b61 	.word	0x00400b61
  400070:	00400b79 	.word	0x00400b79
  400074:	00401041 	.word	0x00401041
  400078:	00401041 	.word	0x00401041
  40007c:	00401041 	.word	0x00401041
  400080:	00400b91 	.word	0x00400b91
  400084:	00400ba9 	.word	0x00400ba9
  400088:	00401041 	.word	0x00401041
  40008c:	00401041 	.word	0x00401041
  400090:	00401041 	.word	0x00401041
  400094:	00401041 	.word	0x00401041
  400098:	00401041 	.word	0x00401041
  40009c:	00401041 	.word	0x00401041
  4000a0:	00401041 	.word	0x00401041
  4000a4:	00401041 	.word	0x00401041
  4000a8:	00401041 	.word	0x00401041
  4000ac:	00401041 	.word	0x00401041
  4000b0:	00401041 	.word	0x00401041
  4000b4:	00401041 	.word	0x00401041
  4000b8:	00401041 	.word	0x00401041
  4000bc:	00401041 	.word	0x00401041
  4000c0:	00401041 	.word	0x00401041
  4000c4:	00401041 	.word	0x00401041
  4000c8:	00401041 	.word	0x00401041
  4000cc:	00401041 	.word	0x00401041
  4000d0:	00000000 	.word	0x00000000
  4000d4:	00401041 	.word	0x00401041
  4000d8:	00000000 	.word	0x00000000
  4000dc:	00401041 	.word	0x00401041
  4000e0:	00401041 	.word	0x00401041
  4000e4:	00401041 	.word	0x00401041
  4000e8:	00401041 	.word	0x00401041
  4000ec:	00401041 	.word	0x00401041
  4000f0:	00401041 	.word	0x00401041
  4000f4:	00401041 	.word	0x00401041
  4000f8:	00401041 	.word	0x00401041
  4000fc:	00401041 	.word	0x00401041
  400100:	00401041 	.word	0x00401041
  400104:	00401041 	.word	0x00401041
  400108:	00401041 	.word	0x00401041
  40010c:	00401041 	.word	0x00401041
  400110:	00401041 	.word	0x00401041
	...
  400120:	00401041 	.word	0x00401041
  400124:	00401041 	.word	0x00401041
  400128:	00401041 	.word	0x00401041
  40012c:	00401041 	.word	0x00401041
  400130:	00401041 	.word	0x00401041
  400134:	00000000 	.word	0x00000000
  400138:	00401041 	.word	0x00401041
  40013c:	00401041 	.word	0x00401041

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400440 	.word	0x20400440
  40015c:	00000000 	.word	0x00000000
  400160:	004019d4 	.word	0x004019d4

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4908      	ldr	r1, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4808      	ldr	r0, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	20400444 	.word	0x20400444
  400190:	004019d4 	.word	0x004019d4
  400194:	004019d4 	.word	0x004019d4
  400198:	00000000 	.word	0x00000000

0040019c <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  40019c:	b580      	push	{r7, lr}
  40019e:	b082      	sub	sp, #8
  4001a0:	af00      	add	r7, sp, #0
  4001a2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001a4:	687b      	ldr	r3, [r7, #4]
  4001a6:	2b07      	cmp	r3, #7
  4001a8:	d831      	bhi.n	40020e <osc_enable+0x72>
  4001aa:	a201      	add	r2, pc, #4	; (adr r2, 4001b0 <osc_enable+0x14>)
  4001ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001b0:	0040020d 	.word	0x0040020d
  4001b4:	004001d1 	.word	0x004001d1
  4001b8:	004001d9 	.word	0x004001d9
  4001bc:	004001e1 	.word	0x004001e1
  4001c0:	004001e9 	.word	0x004001e9
  4001c4:	004001f1 	.word	0x004001f1
  4001c8:	004001f9 	.word	0x004001f9
  4001cc:	00400203 	.word	0x00400203
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001d0:	2000      	movs	r0, #0
  4001d2:	4b11      	ldr	r3, [pc, #68]	; (400218 <osc_enable+0x7c>)
  4001d4:	4798      	blx	r3
		break;
  4001d6:	e01a      	b.n	40020e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001d8:	2001      	movs	r0, #1
  4001da:	4b0f      	ldr	r3, [pc, #60]	; (400218 <osc_enable+0x7c>)
  4001dc:	4798      	blx	r3
		break;
  4001de:	e016      	b.n	40020e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b0e      	ldr	r3, [pc, #56]	; (40021c <osc_enable+0x80>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e012      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001e8:	2010      	movs	r0, #16
  4001ea:	4b0c      	ldr	r3, [pc, #48]	; (40021c <osc_enable+0x80>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e00e      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4001f0:	2020      	movs	r0, #32
  4001f2:	4b0a      	ldr	r3, [pc, #40]	; (40021c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e00a      	b.n	40020e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001f8:	213e      	movs	r1, #62	; 0x3e
  4001fa:	2000      	movs	r0, #0
  4001fc:	4b08      	ldr	r3, [pc, #32]	; (400220 <osc_enable+0x84>)
  4001fe:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400200:	e005      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400202:	213e      	movs	r1, #62	; 0x3e
  400204:	2001      	movs	r0, #1
  400206:	4b06      	ldr	r3, [pc, #24]	; (400220 <osc_enable+0x84>)
  400208:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40020a:	e000      	b.n	40020e <osc_enable+0x72>

static inline void osc_enable(uint32_t ul_id)
{
	switch (ul_id) {
	case OSC_SLCK_32K_RC:
		break;
  40020c:	bf00      	nop
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
	}
}
  40020e:	bf00      	nop
  400210:	3708      	adds	r7, #8
  400212:	46bd      	mov	sp, r7
  400214:	bd80      	pop	{r7, pc}
  400216:	bf00      	nop
  400218:	00400cc1 	.word	0x00400cc1
  40021c:	00400d2d 	.word	0x00400d2d
  400220:	00400d9d 	.word	0x00400d9d

00400224 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400224:	b580      	push	{r7, lr}
  400226:	b082      	sub	sp, #8
  400228:	af00      	add	r7, sp, #0
  40022a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40022c:	687b      	ldr	r3, [r7, #4]
  40022e:	2b07      	cmp	r3, #7
  400230:	d826      	bhi.n	400280 <osc_is_ready+0x5c>
  400232:	a201      	add	r2, pc, #4	; (adr r2, 400238 <osc_is_ready+0x14>)
  400234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400238:	00400259 	.word	0x00400259
  40023c:	0040025d 	.word	0x0040025d
  400240:	0040025d 	.word	0x0040025d
  400244:	0040026f 	.word	0x0040026f
  400248:	0040026f 	.word	0x0040026f
  40024c:	0040026f 	.word	0x0040026f
  400250:	0040026f 	.word	0x0040026f
  400254:	0040026f 	.word	0x0040026f
	case OSC_SLCK_32K_RC:
		return 1;
  400258:	2301      	movs	r3, #1
  40025a:	e012      	b.n	400282 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40025c:	4b0b      	ldr	r3, [pc, #44]	; (40028c <osc_is_ready+0x68>)
  40025e:	4798      	blx	r3
  400260:	4603      	mov	r3, r0
  400262:	2b00      	cmp	r3, #0
  400264:	bf14      	ite	ne
  400266:	2301      	movne	r3, #1
  400268:	2300      	moveq	r3, #0
  40026a:	b2db      	uxtb	r3, r3
  40026c:	e009      	b.n	400282 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40026e:	4b08      	ldr	r3, [pc, #32]	; (400290 <osc_is_ready+0x6c>)
  400270:	4798      	blx	r3
  400272:	4603      	mov	r3, r0
  400274:	2b00      	cmp	r3, #0
  400276:	bf14      	ite	ne
  400278:	2301      	movne	r3, #1
  40027a:	2300      	moveq	r3, #0
  40027c:	b2db      	uxtb	r3, r3
  40027e:	e000      	b.n	400282 <osc_is_ready+0x5e>
	}

	return 0;
  400280:	2300      	movs	r3, #0
}
  400282:	4618      	mov	r0, r3
  400284:	3708      	adds	r7, #8
  400286:	46bd      	mov	sp, r7
  400288:	bd80      	pop	{r7, pc}
  40028a:	bf00      	nop
  40028c:	00400cf9 	.word	0x00400cf9
  400290:	00400e15 	.word	0x00400e15

00400294 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400294:	b480      	push	{r7}
  400296:	b083      	sub	sp, #12
  400298:	af00      	add	r7, sp, #0
  40029a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40029c:	687b      	ldr	r3, [r7, #4]
  40029e:	2b07      	cmp	r3, #7
  4002a0:	d825      	bhi.n	4002ee <osc_get_rate+0x5a>
  4002a2:	a201      	add	r2, pc, #4	; (adr r2, 4002a8 <osc_get_rate+0x14>)
  4002a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002a8:	004002c9 	.word	0x004002c9
  4002ac:	004002cf 	.word	0x004002cf
  4002b0:	004002d5 	.word	0x004002d5
  4002b4:	004002db 	.word	0x004002db
  4002b8:	004002df 	.word	0x004002df
  4002bc:	004002e3 	.word	0x004002e3
  4002c0:	004002e7 	.word	0x004002e7
  4002c4:	004002eb 	.word	0x004002eb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002c8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002cc:	e010      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002d2:	e00d      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002d8:	e00a      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002da:	4b08      	ldr	r3, [pc, #32]	; (4002fc <osc_get_rate+0x68>)
  4002dc:	e008      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002de:	4b08      	ldr	r3, [pc, #32]	; (400300 <osc_get_rate+0x6c>)
  4002e0:	e006      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002e2:	4b08      	ldr	r3, [pc, #32]	; (400304 <osc_get_rate+0x70>)
  4002e4:	e004      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002e6:	4b07      	ldr	r3, [pc, #28]	; (400304 <osc_get_rate+0x70>)
  4002e8:	e002      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002ea:	4b06      	ldr	r3, [pc, #24]	; (400304 <osc_get_rate+0x70>)
  4002ec:	e000      	b.n	4002f0 <osc_get_rate+0x5c>
	}

	return 0;
  4002ee:	2300      	movs	r3, #0
}
  4002f0:	4618      	mov	r0, r3
  4002f2:	370c      	adds	r7, #12
  4002f4:	46bd      	mov	sp, r7
  4002f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002fa:	4770      	bx	lr
  4002fc:	003d0900 	.word	0x003d0900
  400300:	007a1200 	.word	0x007a1200
  400304:	00b71b00 	.word	0x00b71b00

00400308 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400308:	b580      	push	{r7, lr}
  40030a:	b082      	sub	sp, #8
  40030c:	af00      	add	r7, sp, #0
  40030e:	4603      	mov	r3, r0
  400310:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400312:	bf00      	nop
  400314:	79fb      	ldrb	r3, [r7, #7]
  400316:	4618      	mov	r0, r3
  400318:	4b05      	ldr	r3, [pc, #20]	; (400330 <osc_wait_ready+0x28>)
  40031a:	4798      	blx	r3
  40031c:	4603      	mov	r3, r0
  40031e:	f083 0301 	eor.w	r3, r3, #1
  400322:	b2db      	uxtb	r3, r3
  400324:	2b00      	cmp	r3, #0
  400326:	d1f5      	bne.n	400314 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400328:	bf00      	nop
  40032a:	3708      	adds	r7, #8
  40032c:	46bd      	mov	sp, r7
  40032e:	bd80      	pop	{r7, pc}
  400330:	00400225 	.word	0x00400225

00400334 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400334:	b580      	push	{r7, lr}
  400336:	b086      	sub	sp, #24
  400338:	af00      	add	r7, sp, #0
  40033a:	60f8      	str	r0, [r7, #12]
  40033c:	607a      	str	r2, [r7, #4]
  40033e:	603b      	str	r3, [r7, #0]
  400340:	460b      	mov	r3, r1
  400342:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400344:	687b      	ldr	r3, [r7, #4]
  400346:	2b00      	cmp	r3, #0
  400348:	d107      	bne.n	40035a <pll_config_init+0x26>
  40034a:	683b      	ldr	r3, [r7, #0]
  40034c:	2b00      	cmp	r3, #0
  40034e:	d104      	bne.n	40035a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400350:	68fb      	ldr	r3, [r7, #12]
  400352:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400356:	601a      	str	r2, [r3, #0]
  400358:	e019      	b.n	40038e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40035a:	7afb      	ldrb	r3, [r7, #11]
  40035c:	4618      	mov	r0, r3
  40035e:	4b0e      	ldr	r3, [pc, #56]	; (400398 <pll_config_init+0x64>)
  400360:	4798      	blx	r3
  400362:	4602      	mov	r2, r0
  400364:	687b      	ldr	r3, [r7, #4]
  400366:	fbb2 f3f3 	udiv	r3, r2, r3
  40036a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40036c:	697b      	ldr	r3, [r7, #20]
  40036e:	683a      	ldr	r2, [r7, #0]
  400370:	fb02 f303 	mul.w	r3, r2, r3
  400374:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400376:	683b      	ldr	r3, [r7, #0]
  400378:	3b01      	subs	r3, #1
  40037a:	041a      	lsls	r2, r3, #16
  40037c:	4b07      	ldr	r3, [pc, #28]	; (40039c <pll_config_init+0x68>)
  40037e:	4013      	ands	r3, r2
  400380:	687a      	ldr	r2, [r7, #4]
  400382:	b2d2      	uxtb	r2, r2
  400384:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400386:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
	vco_hz *= ul_mul;
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40038a:	68fb      	ldr	r3, [r7, #12]
  40038c:	601a      	str	r2, [r3, #0]
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
	}
}
  40038e:	bf00      	nop
  400390:	3718      	adds	r7, #24
  400392:	46bd      	mov	sp, r7
  400394:	bd80      	pop	{r7, pc}
  400396:	bf00      	nop
  400398:	00400295 	.word	0x00400295
  40039c:	07ff0000 	.word	0x07ff0000

004003a0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003a0:	b580      	push	{r7, lr}
  4003a2:	b082      	sub	sp, #8
  4003a4:	af00      	add	r7, sp, #0
  4003a6:	6078      	str	r0, [r7, #4]
  4003a8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003aa:	683b      	ldr	r3, [r7, #0]
  4003ac:	2b00      	cmp	r3, #0
  4003ae:	d108      	bne.n	4003c2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003b0:	4b09      	ldr	r3, [pc, #36]	; (4003d8 <pll_enable+0x38>)
  4003b2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003b4:	4a09      	ldr	r2, [pc, #36]	; (4003dc <pll_enable+0x3c>)
  4003b6:	687b      	ldr	r3, [r7, #4]
  4003b8:	681b      	ldr	r3, [r3, #0]
  4003ba:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003be:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003c0:	e005      	b.n	4003ce <pll_enable+0x2e>

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003c2:	4a06      	ldr	r2, [pc, #24]	; (4003dc <pll_enable+0x3c>)
  4003c4:	687b      	ldr	r3, [r7, #4]
  4003c6:	681b      	ldr	r3, [r3, #0]
  4003c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003cc:	61d3      	str	r3, [r2, #28]
	}
}
  4003ce:	bf00      	nop
  4003d0:	3708      	adds	r7, #8
  4003d2:	46bd      	mov	sp, r7
  4003d4:	bd80      	pop	{r7, pc}
  4003d6:	bf00      	nop
  4003d8:	00400e31 	.word	0x00400e31
  4003dc:	400e0600 	.word	0x400e0600

004003e0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003e0:	b580      	push	{r7, lr}
  4003e2:	b082      	sub	sp, #8
  4003e4:	af00      	add	r7, sp, #0
  4003e6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003e8:	687b      	ldr	r3, [r7, #4]
  4003ea:	2b00      	cmp	r3, #0
  4003ec:	d103      	bne.n	4003f6 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003ee:	4b05      	ldr	r3, [pc, #20]	; (400404 <pll_is_locked+0x24>)
  4003f0:	4798      	blx	r3
  4003f2:	4603      	mov	r3, r0
  4003f4:	e002      	b.n	4003fc <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  4003f6:	4b04      	ldr	r3, [pc, #16]	; (400408 <pll_is_locked+0x28>)
  4003f8:	4798      	blx	r3
  4003fa:	4603      	mov	r3, r0
	}
}
  4003fc:	4618      	mov	r0, r3
  4003fe:	3708      	adds	r7, #8
  400400:	46bd      	mov	sp, r7
  400402:	bd80      	pop	{r7, pc}
  400404:	00400e4d 	.word	0x00400e4d
  400408:	00400e69 	.word	0x00400e69

0040040c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40040c:	b580      	push	{r7, lr}
  40040e:	b082      	sub	sp, #8
  400410:	af00      	add	r7, sp, #0
  400412:	4603      	mov	r3, r0
  400414:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400416:	79fb      	ldrb	r3, [r7, #7]
  400418:	3b03      	subs	r3, #3
  40041a:	2b04      	cmp	r3, #4
  40041c:	d808      	bhi.n	400430 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40041e:	79fb      	ldrb	r3, [r7, #7]
  400420:	4618      	mov	r0, r3
  400422:	4b06      	ldr	r3, [pc, #24]	; (40043c <pll_enable_source+0x30>)
  400424:	4798      	blx	r3
		osc_wait_ready(e_src);
  400426:	79fb      	ldrb	r3, [r7, #7]
  400428:	4618      	mov	r0, r3
  40042a:	4b05      	ldr	r3, [pc, #20]	; (400440 <pll_enable_source+0x34>)
  40042c:	4798      	blx	r3
		break;
  40042e:	e000      	b.n	400432 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400430:	bf00      	nop
	}
}
  400432:	bf00      	nop
  400434:	3708      	adds	r7, #8
  400436:	46bd      	mov	sp, r7
  400438:	bd80      	pop	{r7, pc}
  40043a:	bf00      	nop
  40043c:	0040019d 	.word	0x0040019d
  400440:	00400309 	.word	0x00400309

00400444 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400444:	b580      	push	{r7, lr}
  400446:	b082      	sub	sp, #8
  400448:	af00      	add	r7, sp, #0
  40044a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40044c:	bf00      	nop
  40044e:	6878      	ldr	r0, [r7, #4]
  400450:	4b04      	ldr	r3, [pc, #16]	; (400464 <pll_wait_for_lock+0x20>)
  400452:	4798      	blx	r3
  400454:	4603      	mov	r3, r0
  400456:	2b00      	cmp	r3, #0
  400458:	d0f9      	beq.n	40044e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40045a:	2300      	movs	r3, #0
}
  40045c:	4618      	mov	r0, r3
  40045e:	3708      	adds	r7, #8
  400460:	46bd      	mov	sp, r7
  400462:	bd80      	pop	{r7, pc}
  400464:	004003e1 	.word	0x004003e1

00400468 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400468:	b580      	push	{r7, lr}
  40046a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40046c:	2006      	movs	r0, #6
  40046e:	4b05      	ldr	r3, [pc, #20]	; (400484 <sysclk_get_main_hz+0x1c>)
  400470:	4798      	blx	r3
  400472:	4602      	mov	r2, r0
  400474:	4613      	mov	r3, r2
  400476:	009b      	lsls	r3, r3, #2
  400478:	4413      	add	r3, r2
  40047a:	009a      	lsls	r2, r3, #2
  40047c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40047e:	4618      	mov	r0, r3
  400480:	bd80      	pop	{r7, pc}
  400482:	bf00      	nop
  400484:	00400295 	.word	0x00400295

00400488 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400488:	b580      	push	{r7, lr}
  40048a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40048c:	4b02      	ldr	r3, [pc, #8]	; (400498 <sysclk_get_cpu_hz+0x10>)
  40048e:	4798      	blx	r3
  400490:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400492:	4618      	mov	r0, r3
  400494:	bd80      	pop	{r7, pc}
  400496:	bf00      	nop
  400498:	00400469 	.word	0x00400469

0040049c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40049c:	b590      	push	{r4, r7, lr}
  40049e:	b083      	sub	sp, #12
  4004a0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004a2:	4813      	ldr	r0, [pc, #76]	; (4004f0 <sysclk_init+0x54>)
  4004a4:	4b13      	ldr	r3, [pc, #76]	; (4004f4 <sysclk_init+0x58>)
  4004a6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004a8:	2006      	movs	r0, #6
  4004aa:	4b13      	ldr	r3, [pc, #76]	; (4004f8 <sysclk_init+0x5c>)
  4004ac:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004ae:	1d38      	adds	r0, r7, #4
  4004b0:	2319      	movs	r3, #25
  4004b2:	2201      	movs	r2, #1
  4004b4:	2106      	movs	r1, #6
  4004b6:	4c11      	ldr	r4, [pc, #68]	; (4004fc <sysclk_init+0x60>)
  4004b8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ba:	1d3b      	adds	r3, r7, #4
  4004bc:	2100      	movs	r1, #0
  4004be:	4618      	mov	r0, r3
  4004c0:	4b0f      	ldr	r3, [pc, #60]	; (400500 <sysclk_init+0x64>)
  4004c2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004c4:	2000      	movs	r0, #0
  4004c6:	4b0f      	ldr	r3, [pc, #60]	; (400504 <sysclk_init+0x68>)
  4004c8:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004ca:	2002      	movs	r0, #2
  4004cc:	4b0e      	ldr	r3, [pc, #56]	; (400508 <sysclk_init+0x6c>)
  4004ce:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004d0:	2000      	movs	r0, #0
  4004d2:	4b0e      	ldr	r3, [pc, #56]	; (40050c <sysclk_init+0x70>)
  4004d4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004d6:	4b0e      	ldr	r3, [pc, #56]	; (400510 <sysclk_init+0x74>)
  4004d8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004da:	4b0e      	ldr	r3, [pc, #56]	; (400514 <sysclk_init+0x78>)
  4004dc:	4798      	blx	r3
  4004de:	4603      	mov	r3, r0
  4004e0:	4618      	mov	r0, r3
  4004e2:	4b04      	ldr	r3, [pc, #16]	; (4004f4 <sysclk_init+0x58>)
  4004e4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004e6:	bf00      	nop
  4004e8:	370c      	adds	r7, #12
  4004ea:	46bd      	mov	sp, r7
  4004ec:	bd90      	pop	{r4, r7, pc}
  4004ee:	bf00      	nop
  4004f0:	11e1a300 	.word	0x11e1a300
  4004f4:	004011b5 	.word	0x004011b5
  4004f8:	0040040d 	.word	0x0040040d
  4004fc:	00400335 	.word	0x00400335
  400500:	004003a1 	.word	0x004003a1
  400504:	00400445 	.word	0x00400445
  400508:	00400bc1 	.word	0x00400bc1
  40050c:	00400c3d 	.word	0x00400c3d
  400510:	00401049 	.word	0x00401049
  400514:	00400489 	.word	0x00400489

00400518 <SCB_EnableICache>:
/** \brief Enable I-Cache

    The function turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache(void)
{
  400518:	b480      	push	{r7}
  40051a:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40051c:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400520:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400524:	4b09      	ldr	r3, [pc, #36]	; (40054c <SCB_EnableICache+0x34>)
  400526:	2200      	movs	r2, #0
  400528:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  40052c:	4a07      	ldr	r2, [pc, #28]	; (40054c <SCB_EnableICache+0x34>)
  40052e:	4b07      	ldr	r3, [pc, #28]	; (40054c <SCB_EnableICache+0x34>)
  400530:	695b      	ldr	r3, [r3, #20]
  400532:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  400536:	6153      	str	r3, [r2, #20]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400538:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  40053c:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
  400540:	bf00      	nop
  400542:	46bd      	mov	sp, r7
  400544:	f85d 7b04 	ldr.w	r7, [sp], #4
  400548:	4770      	bx	lr
  40054a:	bf00      	nop
  40054c:	e000ed00 	.word	0xe000ed00

00400550 <SCB_EnableDCache>:
/** \brief Enable D-Cache

    The function turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache(void)
{
  400550:	b480      	push	{r7}
  400552:	b08b      	sub	sp, #44	; 0x2c
  400554:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400556:	4b26      	ldr	r3, [pc, #152]	; (4005f0 <SCB_EnableDCache+0xa0>)
  400558:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  40055c:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  40055e:	69fb      	ldr	r3, [r7, #28]
  400560:	0b5b      	lsrs	r3, r3, #13
  400562:	f3c3 030e 	ubfx	r3, r3, #0, #15
  400566:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400568:	69fb      	ldr	r3, [r7, #28]
  40056a:	f003 0307 	and.w	r3, r3, #7
  40056e:	3304      	adds	r3, #4
  400570:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  400572:	69fb      	ldr	r3, [r7, #28]
  400574:	08db      	lsrs	r3, r3, #3
  400576:	f3c3 0309 	ubfx	r3, r3, #0, #10
  40057a:	617b      	str	r3, [r7, #20]
  40057c:	697b      	ldr	r3, [r7, #20]
  40057e:	60fb      	str	r3, [r7, #12]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400580:	68fb      	ldr	r3, [r7, #12]
  400582:	fab3 f383 	clz	r3, r3
  400586:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  400588:	687b      	ldr	r3, [r7, #4]
  40058a:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  40058c:	f003 031f 	and.w	r3, r3, #31
  400590:	613b      	str	r3, [r7, #16]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400592:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  400596:	697b      	ldr	r3, [r7, #20]
  400598:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  40059a:	6a3a      	ldr	r2, [r7, #32]
  40059c:	693b      	ldr	r3, [r7, #16]
  40059e:	fa02 f303 	lsl.w	r3, r2, r3
  4005a2:	4619      	mov	r1, r3
  4005a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  4005a6:	69bb      	ldr	r3, [r7, #24]
  4005a8:	fa02 f303 	lsl.w	r3, r2, r3
  4005ac:	430b      	orrs	r3, r1
  4005ae:	60bb      	str	r3, [r7, #8]
              SCB->DCISW = sw;
  4005b0:	4a0f      	ldr	r2, [pc, #60]	; (4005f0 <SCB_EnableDCache+0xa0>)
  4005b2:	68bb      	ldr	r3, [r7, #8]
  4005b4:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
            } while(tmpways--);
  4005b8:	6a3b      	ldr	r3, [r7, #32]
  4005ba:	1e5a      	subs	r2, r3, #1
  4005bc:	623a      	str	r2, [r7, #32]
  4005be:	2b00      	cmp	r3, #0
  4005c0:	d1eb      	bne.n	40059a <SCB_EnableDCache+0x4a>
        } while(sets--);
  4005c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4005c4:	1e5a      	subs	r2, r3, #1
  4005c6:	627a      	str	r2, [r7, #36]	; 0x24
  4005c8:	2b00      	cmp	r3, #0
  4005ca:	d1e4      	bne.n	400596 <SCB_EnableDCache+0x46>
  4005cc:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  4005d0:	4a07      	ldr	r2, [pc, #28]	; (4005f0 <SCB_EnableDCache+0xa0>)
  4005d2:	4b07      	ldr	r3, [pc, #28]	; (4005f0 <SCB_EnableDCache+0xa0>)
  4005d4:	695b      	ldr	r3, [r3, #20]
  4005d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4005da:	6153      	str	r3, [r2, #20]
  4005dc:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4005e0:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
  4005e4:	bf00      	nop
  4005e6:	372c      	adds	r7, #44	; 0x2c
  4005e8:	46bd      	mov	sp, r7
  4005ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4005ee:	4770      	bx	lr
  4005f0:	e000ed00 	.word	0xe000ed00

004005f4 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4005f4:	b580      	push	{r7, lr}
  4005f6:	b082      	sub	sp, #8
  4005f8:	af00      	add	r7, sp, #0
  4005fa:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4005fc:	6878      	ldr	r0, [r7, #4]
  4005fe:	4b03      	ldr	r3, [pc, #12]	; (40060c <sysclk_enable_peripheral_clock+0x18>)
  400600:	4798      	blx	r3
}
  400602:	bf00      	nop
  400604:	3708      	adds	r7, #8
  400606:	46bd      	mov	sp, r7
  400608:	bd80      	pop	{r7, pc}
  40060a:	bf00      	nop
  40060c:	00400e85 	.word	0x00400e85

00400610 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  400610:	b580      	push	{r7, lr}
  400612:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  400614:	200a      	movs	r0, #10
  400616:	4b08      	ldr	r3, [pc, #32]	; (400638 <ioport_init+0x28>)
  400618:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  40061a:	200b      	movs	r0, #11
  40061c:	4b06      	ldr	r3, [pc, #24]	; (400638 <ioport_init+0x28>)
  40061e:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  400620:	200c      	movs	r0, #12
  400622:	4b05      	ldr	r3, [pc, #20]	; (400638 <ioport_init+0x28>)
  400624:	4798      	blx	r3
#endif
#ifdef ID_PIOD
	sysclk_enable_peripheral_clock(ID_PIOD);
  400626:	2010      	movs	r0, #16
  400628:	4b03      	ldr	r3, [pc, #12]	; (400638 <ioport_init+0x28>)
  40062a:	4798      	blx	r3
#endif
#ifdef ID_PIOE
	sysclk_enable_peripheral_clock(ID_PIOE);
  40062c:	2011      	movs	r0, #17
  40062e:	4b02      	ldr	r3, [pc, #8]	; (400638 <ioport_init+0x28>)
  400630:	4798      	blx	r3
	arch_ioport_init();
}
  400632:	bf00      	nop
  400634:	bd80      	pop	{r7, pc}
  400636:	bf00      	nop
  400638:	004005f5 	.word	0x004005f5

0040063c <ioport_disable_pin>:
 *        IOPORT_CREATE_PIN().
 *
 * \param pin IOPORT pin to disable
 */
static inline void ioport_disable_pin(ioport_pin_t pin)
{
  40063c:	b480      	push	{r7}
  40063e:	b089      	sub	sp, #36	; 0x24
  400640:	af00      	add	r7, sp, #0
  400642:	6078      	str	r0, [r7, #4]
  400644:	687b      	ldr	r3, [r7, #4]
  400646:	61fb      	str	r3, [r7, #28]
  400648:	69fb      	ldr	r3, [r7, #28]
  40064a:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  40064c:	69bb      	ldr	r3, [r7, #24]
  40064e:	095a      	lsrs	r2, r3, #5
  400650:	69fb      	ldr	r3, [r7, #28]
  400652:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400654:	697b      	ldr	r3, [r7, #20]
  400656:	f003 031f 	and.w	r3, r3, #31
  40065a:	2101      	movs	r1, #1
  40065c:	fa01 f303 	lsl.w	r3, r1, r3
  400660:	613a      	str	r2, [r7, #16]
  400662:	60fb      	str	r3, [r7, #12]
  400664:	693b      	ldr	r3, [r7, #16]
  400666:	60bb      	str	r3, [r7, #8]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400668:	68ba      	ldr	r2, [r7, #8]
  40066a:	4b06      	ldr	r3, [pc, #24]	; (400684 <ioport_disable_pin+0x48>)
  40066c:	4413      	add	r3, r2
  40066e:	025b      	lsls	r3, r3, #9
  400670:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400672:	68fb      	ldr	r3, [r7, #12]
  400674:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_pin(pin);
}
  400676:	bf00      	nop
  400678:	3724      	adds	r7, #36	; 0x24
  40067a:	46bd      	mov	sp, r7
  40067c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400680:	4770      	bx	lr
  400682:	bf00      	nop
  400684:	00200707 	.word	0x00200707

00400688 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  400688:	b480      	push	{r7}
  40068a:	b08d      	sub	sp, #52	; 0x34
  40068c:	af00      	add	r7, sp, #0
  40068e:	6078      	str	r0, [r7, #4]
  400690:	6039      	str	r1, [r7, #0]
  400692:	687b      	ldr	r3, [r7, #4]
  400694:	62fb      	str	r3, [r7, #44]	; 0x2c
  400696:	683b      	ldr	r3, [r7, #0]
  400698:	62bb      	str	r3, [r7, #40]	; 0x28
  40069a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40069c:	627b      	str	r3, [r7, #36]	; 0x24
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  40069e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4006a0:	095a      	lsrs	r2, r3, #5
  4006a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4006a4:	623b      	str	r3, [r7, #32]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4006a6:	6a3b      	ldr	r3, [r7, #32]
  4006a8:	f003 031f 	and.w	r3, r3, #31
  4006ac:	2101      	movs	r1, #1
  4006ae:	fa01 f303 	lsl.w	r3, r1, r3
  4006b2:	61fa      	str	r2, [r7, #28]
  4006b4:	61bb      	str	r3, [r7, #24]
  4006b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4006b8:	617b      	str	r3, [r7, #20]
  4006ba:	69fb      	ldr	r3, [r7, #28]
  4006bc:	613b      	str	r3, [r7, #16]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4006be:	693a      	ldr	r2, [r7, #16]
  4006c0:	4b37      	ldr	r3, [pc, #220]	; (4007a0 <ioport_set_pin_mode+0x118>)
  4006c2:	4413      	add	r3, r2
  4006c4:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  4006c6:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  4006c8:	697b      	ldr	r3, [r7, #20]
  4006ca:	f003 0308 	and.w	r3, r3, #8
  4006ce:	2b00      	cmp	r3, #0
  4006d0:	d003      	beq.n	4006da <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  4006d2:	68fb      	ldr	r3, [r7, #12]
  4006d4:	69ba      	ldr	r2, [r7, #24]
  4006d6:	665a      	str	r2, [r3, #100]	; 0x64
  4006d8:	e002      	b.n	4006e0 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  4006da:	68fb      	ldr	r3, [r7, #12]
  4006dc:	69ba      	ldr	r2, [r7, #24]
  4006de:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  4006e0:	697b      	ldr	r3, [r7, #20]
  4006e2:	f003 0310 	and.w	r3, r3, #16
  4006e6:	2b00      	cmp	r3, #0
  4006e8:	d004      	beq.n	4006f4 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  4006ea:	68fb      	ldr	r3, [r7, #12]
  4006ec:	69ba      	ldr	r2, [r7, #24]
  4006ee:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  4006f2:	e003      	b.n	4006fc <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  4006f4:	68fb      	ldr	r3, [r7, #12]
  4006f6:	69ba      	ldr	r2, [r7, #24]
  4006f8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  4006fc:	697b      	ldr	r3, [r7, #20]
  4006fe:	f003 0320 	and.w	r3, r3, #32
  400702:	2b00      	cmp	r3, #0
  400704:	d003      	beq.n	40070e <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  400706:	68fb      	ldr	r3, [r7, #12]
  400708:	69ba      	ldr	r2, [r7, #24]
  40070a:	651a      	str	r2, [r3, #80]	; 0x50
  40070c:	e002      	b.n	400714 <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  40070e:	68fb      	ldr	r3, [r7, #12]
  400710:	69ba      	ldr	r2, [r7, #24]
  400712:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  400714:	697b      	ldr	r3, [r7, #20]
  400716:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  40071a:	2b00      	cmp	r3, #0
  40071c:	d003      	beq.n	400726 <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  40071e:	68fb      	ldr	r3, [r7, #12]
  400720:	69ba      	ldr	r2, [r7, #24]
  400722:	621a      	str	r2, [r3, #32]
  400724:	e002      	b.n	40072c <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  400726:	68fb      	ldr	r3, [r7, #12]
  400728:	69ba      	ldr	r2, [r7, #24]
  40072a:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  40072c:	697b      	ldr	r3, [r7, #20]
  40072e:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400732:	2b00      	cmp	r3, #0
  400734:	d004      	beq.n	400740 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400736:	68fb      	ldr	r3, [r7, #12]
  400738:	69ba      	ldr	r2, [r7, #24]
  40073a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  40073e:	e003      	b.n	400748 <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400740:	68fb      	ldr	r3, [r7, #12]
  400742:	69ba      	ldr	r2, [r7, #24]
  400744:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  400748:	697b      	ldr	r3, [r7, #20]
  40074a:	f003 0301 	and.w	r3, r3, #1
  40074e:	2b00      	cmp	r3, #0
  400750:	d006      	beq.n	400760 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  400752:	68fb      	ldr	r3, [r7, #12]
  400754:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400756:	69bb      	ldr	r3, [r7, #24]
  400758:	431a      	orrs	r2, r3
  40075a:	68fb      	ldr	r3, [r7, #12]
  40075c:	671a      	str	r2, [r3, #112]	; 0x70
  40075e:	e006      	b.n	40076e <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400760:	68fb      	ldr	r3, [r7, #12]
  400762:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400764:	69bb      	ldr	r3, [r7, #24]
  400766:	43db      	mvns	r3, r3
  400768:	401a      	ands	r2, r3
  40076a:	68fb      	ldr	r3, [r7, #12]
  40076c:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  40076e:	697b      	ldr	r3, [r7, #20]
  400770:	f003 0302 	and.w	r3, r3, #2
  400774:	2b00      	cmp	r3, #0
  400776:	d006      	beq.n	400786 <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  400778:	68fb      	ldr	r3, [r7, #12]
  40077a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40077c:	69bb      	ldr	r3, [r7, #24]
  40077e:	431a      	orrs	r2, r3
  400780:	68fb      	ldr	r3, [r7, #12]
  400782:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  400784:	e006      	b.n	400794 <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400786:	68fb      	ldr	r3, [r7, #12]
  400788:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40078a:	69bb      	ldr	r3, [r7, #24]
  40078c:	43db      	mvns	r3, r3
  40078e:	401a      	ands	r2, r3
  400790:	68fb      	ldr	r3, [r7, #12]
  400792:	675a      	str	r2, [r3, #116]	; 0x74
  400794:	bf00      	nop
  400796:	3734      	adds	r7, #52	; 0x34
  400798:	46bd      	mov	sp, r7
  40079a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40079e:	4770      	bx	lr
  4007a0:	00200707 	.word	0x00200707

004007a4 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  4007a4:	b480      	push	{r7}
  4007a6:	b08d      	sub	sp, #52	; 0x34
  4007a8:	af00      	add	r7, sp, #0
  4007aa:	6078      	str	r0, [r7, #4]
  4007ac:	460b      	mov	r3, r1
  4007ae:	70fb      	strb	r3, [r7, #3]
  4007b0:	687b      	ldr	r3, [r7, #4]
  4007b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  4007b4:	78fb      	ldrb	r3, [r7, #3]
  4007b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  4007ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4007bc:	627b      	str	r3, [r7, #36]	; 0x24
  4007be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4007c0:	623b      	str	r3, [r7, #32]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  4007c2:	6a3b      	ldr	r3, [r7, #32]
  4007c4:	095b      	lsrs	r3, r3, #5
  4007c6:	61fb      	str	r3, [r7, #28]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4007c8:	69fa      	ldr	r2, [r7, #28]
  4007ca:	4b17      	ldr	r3, [pc, #92]	; (400828 <ioport_set_pin_dir+0x84>)
  4007cc:	4413      	add	r3, r2
  4007ce:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  4007d0:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  4007d2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4007d6:	2b01      	cmp	r3, #1
  4007d8:	d109      	bne.n	4007ee <ioport_set_pin_dir+0x4a>
  4007da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4007dc:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4007de:	697b      	ldr	r3, [r7, #20]
  4007e0:	f003 031f 	and.w	r3, r3, #31
  4007e4:	2201      	movs	r2, #1
  4007e6:	409a      	lsls	r2, r3
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4007e8:	69bb      	ldr	r3, [r7, #24]
  4007ea:	611a      	str	r2, [r3, #16]
  4007ec:	e00c      	b.n	400808 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  4007ee:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4007f2:	2b00      	cmp	r3, #0
  4007f4:	d108      	bne.n	400808 <ioport_set_pin_dir+0x64>
  4007f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4007f8:	613b      	str	r3, [r7, #16]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4007fa:	693b      	ldr	r3, [r7, #16]
  4007fc:	f003 031f 	and.w	r3, r3, #31
  400800:	2201      	movs	r2, #1
  400802:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400804:	69bb      	ldr	r3, [r7, #24]
  400806:	615a      	str	r2, [r3, #20]
  400808:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40080a:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40080c:	68fb      	ldr	r3, [r7, #12]
  40080e:	f003 031f 	and.w	r3, r3, #31
  400812:	2201      	movs	r2, #1
  400814:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400816:	69bb      	ldr	r3, [r7, #24]
  400818:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  40081c:	bf00      	nop
  40081e:	3734      	adds	r7, #52	; 0x34
  400820:	46bd      	mov	sp, r7
  400822:	f85d 7b04 	ldr.w	r7, [sp], #4
  400826:	4770      	bx	lr
  400828:	00200707 	.word	0x00200707

0040082c <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  40082c:	b480      	push	{r7}
  40082e:	b08b      	sub	sp, #44	; 0x2c
  400830:	af00      	add	r7, sp, #0
  400832:	6078      	str	r0, [r7, #4]
  400834:	460b      	mov	r3, r1
  400836:	70fb      	strb	r3, [r7, #3]
  400838:	687b      	ldr	r3, [r7, #4]
  40083a:	627b      	str	r3, [r7, #36]	; 0x24
  40083c:	78fb      	ldrb	r3, [r7, #3]
  40083e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  400842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400844:	61fb      	str	r3, [r7, #28]
  400846:	69fb      	ldr	r3, [r7, #28]
  400848:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  40084a:	69bb      	ldr	r3, [r7, #24]
  40084c:	095b      	lsrs	r3, r3, #5
  40084e:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400850:	697a      	ldr	r2, [r7, #20]
  400852:	4b10      	ldr	r3, [pc, #64]	; (400894 <ioport_set_pin_level+0x68>)
  400854:	4413      	add	r3, r2
  400856:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400858:	613b      	str	r3, [r7, #16]

	if (level) {
  40085a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  40085e:	2b00      	cmp	r3, #0
  400860:	d009      	beq.n	400876 <ioport_set_pin_level+0x4a>
  400862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400864:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400866:	68fb      	ldr	r3, [r7, #12]
  400868:	f003 031f 	and.w	r3, r3, #31
  40086c:	2201      	movs	r2, #1
  40086e:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400870:	693b      	ldr	r3, [r7, #16]
  400872:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  400874:	e008      	b.n	400888 <ioport_set_pin_level+0x5c>
  400876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400878:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40087a:	68bb      	ldr	r3, [r7, #8]
  40087c:	f003 031f 	and.w	r3, r3, #31
  400880:	2201      	movs	r2, #1
  400882:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400884:	693b      	ldr	r3, [r7, #16]
  400886:	635a      	str	r2, [r3, #52]	; 0x34
  400888:	bf00      	nop
  40088a:	372c      	adds	r7, #44	; 0x2c
  40088c:	46bd      	mov	sp, r7
  40088e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400892:	4770      	bx	lr
  400894:	00200707 	.word	0x00200707

00400898 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  400898:	b480      	push	{r7}
  40089a:	b08d      	sub	sp, #52	; 0x34
  40089c:	af00      	add	r7, sp, #0
  40089e:	6078      	str	r0, [r7, #4]
  4008a0:	460b      	mov	r3, r1
  4008a2:	70fb      	strb	r3, [r7, #3]
  4008a4:	687b      	ldr	r3, [r7, #4]
  4008a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  4008a8:	78fb      	ldrb	r3, [r7, #3]
  4008aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  4008ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4008b0:	627b      	str	r3, [r7, #36]	; 0x24
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  4008b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4008b4:	095a      	lsrs	r2, r3, #5
  4008b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4008b8:	623b      	str	r3, [r7, #32]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4008ba:	6a3b      	ldr	r3, [r7, #32]
  4008bc:	f003 031f 	and.w	r3, r3, #31
  4008c0:	2101      	movs	r1, #1
  4008c2:	fa01 f303 	lsl.w	r3, r1, r3
  4008c6:	61fa      	str	r2, [r7, #28]
  4008c8:	61bb      	str	r3, [r7, #24]
  4008ca:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4008ce:	75fb      	strb	r3, [r7, #23]
  4008d0:	69fb      	ldr	r3, [r7, #28]
  4008d2:	613b      	str	r3, [r7, #16]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4008d4:	693a      	ldr	r2, [r7, #16]
  4008d6:	4b23      	ldr	r3, [pc, #140]	; (400964 <ioport_set_pin_sense_mode+0xcc>)
  4008d8:	4413      	add	r3, r2
  4008da:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  4008dc:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  4008de:	7dfb      	ldrb	r3, [r7, #23]
  4008e0:	3b01      	subs	r3, #1
  4008e2:	2b03      	cmp	r3, #3
  4008e4:	d82e      	bhi.n	400944 <ioport_set_pin_sense_mode+0xac>
  4008e6:	a201      	add	r2, pc, #4	; (adr r2, 4008ec <ioport_set_pin_sense_mode+0x54>)
  4008e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4008ec:	00400921 	.word	0x00400921
  4008f0:	00400933 	.word	0x00400933
  4008f4:	004008fd 	.word	0x004008fd
  4008f8:	0040090f 	.word	0x0040090f
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  4008fc:	68fb      	ldr	r3, [r7, #12]
  4008fe:	69ba      	ldr	r2, [r7, #24]
  400900:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  400904:	68fb      	ldr	r3, [r7, #12]
  400906:	69ba      	ldr	r2, [r7, #24]
  400908:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  40090c:	e01f      	b.n	40094e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  40090e:	68fb      	ldr	r3, [r7, #12]
  400910:	69ba      	ldr	r2, [r7, #24]
  400912:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  400916:	68fb      	ldr	r3, [r7, #12]
  400918:	69ba      	ldr	r2, [r7, #24]
  40091a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  40091e:	e016      	b.n	40094e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  400920:	68fb      	ldr	r3, [r7, #12]
  400922:	69ba      	ldr	r2, [r7, #24]
  400924:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  400928:	68fb      	ldr	r3, [r7, #12]
  40092a:	69ba      	ldr	r2, [r7, #24]
  40092c:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  400930:	e00d      	b.n	40094e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400932:	68fb      	ldr	r3, [r7, #12]
  400934:	69ba      	ldr	r2, [r7, #24]
  400936:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  40093a:	68fb      	ldr	r3, [r7, #12]
  40093c:	69ba      	ldr	r2, [r7, #24]
  40093e:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400942:	e004      	b.n	40094e <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  400944:	68fb      	ldr	r3, [r7, #12]
  400946:	69ba      	ldr	r2, [r7, #24]
  400948:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  40094c:	e003      	b.n	400956 <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  40094e:	68fb      	ldr	r3, [r7, #12]
  400950:	69ba      	ldr	r2, [r7, #24]
  400952:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400956:	bf00      	nop
  400958:	3734      	adds	r7, #52	; 0x34
  40095a:	46bd      	mov	sp, r7
  40095c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400960:	4770      	bx	lr
  400962:	bf00      	nop
  400964:	00200707 	.word	0x00200707

00400968 <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  400968:	b480      	push	{r7}
  40096a:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40096c:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400970:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400974:	4a0c      	ldr	r2, [pc, #48]	; (4009a8 <tcm_disable+0x40>)
  400976:	4b0c      	ldr	r3, [pc, #48]	; (4009a8 <tcm_disable+0x40>)
  400978:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  40097c:	f023 0301 	bic.w	r3, r3, #1
  400980:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400984:	4a08      	ldr	r2, [pc, #32]	; (4009a8 <tcm_disable+0x40>)
  400986:	4b08      	ldr	r3, [pc, #32]	; (4009a8 <tcm_disable+0x40>)
  400988:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  40098c:	f023 0301 	bic.w	r3, r3, #1
  400990:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400994:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400998:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  40099c:	bf00      	nop
  40099e:	46bd      	mov	sp, r7
  4009a0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4009a4:	4770      	bx	lr
  4009a6:	bf00      	nop
  4009a8:	e000ed00 	.word	0xe000ed00

004009ac <board_init>:
#endif

void board_init(void)
{
  4009ac:	b580      	push	{r7, lr}
  4009ae:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4009b0:	4b1e      	ldr	r3, [pc, #120]	; (400a2c <board_init+0x80>)
  4009b2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4009b6:	605a      	str	r2, [r3, #4]
	_setup_memory_region();
#endif

#ifdef CONF_BOARD_ENABLE_CACHE
	/* Enabling the Cache */
	SCB_EnableICache(); 
  4009b8:	4b1d      	ldr	r3, [pc, #116]	; (400a30 <board_init+0x84>)
  4009ba:	4798      	blx	r3
	SCB_EnableDCache();
  4009bc:	4b1d      	ldr	r3, [pc, #116]	; (400a34 <board_init+0x88>)
  4009be:	4798      	blx	r3
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4009c0:	4b1d      	ldr	r3, [pc, #116]	; (400a38 <board_init+0x8c>)
  4009c2:	4a1e      	ldr	r2, [pc, #120]	; (400a3c <board_init+0x90>)
  4009c4:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4009c6:	4b1c      	ldr	r3, [pc, #112]	; (400a38 <board_init+0x8c>)
  4009c8:	4a1d      	ldr	r2, [pc, #116]	; (400a40 <board_init+0x94>)
  4009ca:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  4009cc:	4b1d      	ldr	r3, [pc, #116]	; (400a44 <board_init+0x98>)
  4009ce:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  4009d0:	4b1d      	ldr	r3, [pc, #116]	; (400a48 <board_init+0x9c>)
  4009d2:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  4009d4:	2101      	movs	r1, #1
  4009d6:	2048      	movs	r0, #72	; 0x48
  4009d8:	4b1c      	ldr	r3, [pc, #112]	; (400a4c <board_init+0xa0>)
  4009da:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  4009dc:	2101      	movs	r1, #1
  4009de:	2048      	movs	r0, #72	; 0x48
  4009e0:	4b1b      	ldr	r3, [pc, #108]	; (400a50 <board_init+0xa4>)
  4009e2:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  4009e4:	2100      	movs	r1, #0
  4009e6:	200b      	movs	r0, #11
  4009e8:	4b18      	ldr	r3, [pc, #96]	; (400a4c <board_init+0xa0>)
  4009ea:	4798      	blx	r3
  4009ec:	2188      	movs	r1, #136	; 0x88
  4009ee:	200b      	movs	r0, #11
  4009f0:	4b18      	ldr	r3, [pc, #96]	; (400a54 <board_init+0xa8>)
  4009f2:	4798      	blx	r3
  4009f4:	2102      	movs	r1, #2
  4009f6:	200b      	movs	r0, #11
  4009f8:	4b17      	ldr	r3, [pc, #92]	; (400a58 <board_init+0xac>)
  4009fa:	4798      	blx	r3
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
  4009fc:	2100      	movs	r1, #0
  4009fe:	2015      	movs	r0, #21
  400a00:	4b14      	ldr	r3, [pc, #80]	; (400a54 <board_init+0xa8>)
  400a02:	4798      	blx	r3
  400a04:	2015      	movs	r0, #21
  400a06:	4b15      	ldr	r3, [pc, #84]	; (400a5c <board_init+0xb0>)
  400a08:	4798      	blx	r3
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400a0a:	4a15      	ldr	r2, [pc, #84]	; (400a60 <board_init+0xb4>)
  400a0c:	4b14      	ldr	r3, [pc, #80]	; (400a60 <board_init+0xb4>)
  400a0e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  400a12:	f043 0310 	orr.w	r3, r3, #16
  400a16:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	ioport_set_pin_peripheral_mode(USART1_TXD_GPIO, USART1_TXD_FLAGS);
  400a1a:	2103      	movs	r1, #3
  400a1c:	2024      	movs	r0, #36	; 0x24
  400a1e:	4b0d      	ldr	r3, [pc, #52]	; (400a54 <board_init+0xa8>)
  400a20:	4798      	blx	r3
  400a22:	2024      	movs	r0, #36	; 0x24
  400a24:	4b0d      	ldr	r3, [pc, #52]	; (400a5c <board_init+0xb0>)
  400a26:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  400a28:	bf00      	nop
  400a2a:	bd80      	pop	{r7, pc}
  400a2c:	400e1850 	.word	0x400e1850
  400a30:	00400519 	.word	0x00400519
  400a34:	00400551 	.word	0x00400551
  400a38:	400e0c00 	.word	0x400e0c00
  400a3c:	5a00080c 	.word	0x5a00080c
  400a40:	5a00070c 	.word	0x5a00070c
  400a44:	00400969 	.word	0x00400969
  400a48:	00400611 	.word	0x00400611
  400a4c:	004007a5 	.word	0x004007a5
  400a50:	0040082d 	.word	0x0040082d
  400a54:	00400689 	.word	0x00400689
  400a58:	00400899 	.word	0x00400899
  400a5c:	0040063d 	.word	0x0040063d
  400a60:	40088000 	.word	0x40088000

00400a64 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  400a64:	b480      	push	{r7}
  400a66:	b083      	sub	sp, #12
  400a68:	af00      	add	r7, sp, #0
  400a6a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400a6c:	687b      	ldr	r3, [r7, #4]
  400a6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400a70:	4618      	mov	r0, r3
  400a72:	370c      	adds	r7, #12
  400a74:	46bd      	mov	sp, r7
  400a76:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a7a:	4770      	bx	lr

00400a7c <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400a7c:	b480      	push	{r7}
  400a7e:	b083      	sub	sp, #12
  400a80:	af00      	add	r7, sp, #0
  400a82:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  400a84:	687b      	ldr	r3, [r7, #4]
  400a86:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400a88:	4618      	mov	r0, r3
  400a8a:	370c      	adds	r7, #12
  400a8c:	46bd      	mov	sp, r7
  400a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a92:	4770      	bx	lr

00400a94 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400a94:	b580      	push	{r7, lr}
  400a96:	b084      	sub	sp, #16
  400a98:	af00      	add	r7, sp, #0
  400a9a:	6078      	str	r0, [r7, #4]
  400a9c:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400a9e:	6878      	ldr	r0, [r7, #4]
  400aa0:	4b26      	ldr	r3, [pc, #152]	; (400b3c <pio_handler_process+0xa8>)
  400aa2:	4798      	blx	r3
  400aa4:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  400aa6:	6878      	ldr	r0, [r7, #4]
  400aa8:	4b25      	ldr	r3, [pc, #148]	; (400b40 <pio_handler_process+0xac>)
  400aaa:	4798      	blx	r3
  400aac:	4602      	mov	r2, r0
  400aae:	68fb      	ldr	r3, [r7, #12]
  400ab0:	4013      	ands	r3, r2
  400ab2:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  400ab4:	68fb      	ldr	r3, [r7, #12]
  400ab6:	2b00      	cmp	r3, #0
  400ab8:	d03c      	beq.n	400b34 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  400aba:	2300      	movs	r3, #0
  400abc:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400abe:	e034      	b.n	400b2a <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400ac0:	4a20      	ldr	r2, [pc, #128]	; (400b44 <pio_handler_process+0xb0>)
  400ac2:	68bb      	ldr	r3, [r7, #8]
  400ac4:	011b      	lsls	r3, r3, #4
  400ac6:	4413      	add	r3, r2
  400ac8:	681a      	ldr	r2, [r3, #0]
  400aca:	683b      	ldr	r3, [r7, #0]
  400acc:	429a      	cmp	r2, r3
  400ace:	d126      	bne.n	400b1e <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400ad0:	4a1c      	ldr	r2, [pc, #112]	; (400b44 <pio_handler_process+0xb0>)
  400ad2:	68bb      	ldr	r3, [r7, #8]
  400ad4:	011b      	lsls	r3, r3, #4
  400ad6:	4413      	add	r3, r2
  400ad8:	3304      	adds	r3, #4
  400ada:	681a      	ldr	r2, [r3, #0]
  400adc:	68fb      	ldr	r3, [r7, #12]
  400ade:	4013      	ands	r3, r2
  400ae0:	2b00      	cmp	r3, #0
  400ae2:	d01c      	beq.n	400b1e <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400ae4:	4a17      	ldr	r2, [pc, #92]	; (400b44 <pio_handler_process+0xb0>)
  400ae6:	68bb      	ldr	r3, [r7, #8]
  400ae8:	011b      	lsls	r3, r3, #4
  400aea:	4413      	add	r3, r2
  400aec:	330c      	adds	r3, #12
  400aee:	681b      	ldr	r3, [r3, #0]
  400af0:	4914      	ldr	r1, [pc, #80]	; (400b44 <pio_handler_process+0xb0>)
  400af2:	68ba      	ldr	r2, [r7, #8]
  400af4:	0112      	lsls	r2, r2, #4
  400af6:	440a      	add	r2, r1
  400af8:	6810      	ldr	r0, [r2, #0]
  400afa:	4912      	ldr	r1, [pc, #72]	; (400b44 <pio_handler_process+0xb0>)
  400afc:	68ba      	ldr	r2, [r7, #8]
  400afe:	0112      	lsls	r2, r2, #4
  400b00:	440a      	add	r2, r1
  400b02:	3204      	adds	r2, #4
  400b04:	6812      	ldr	r2, [r2, #0]
  400b06:	4611      	mov	r1, r2
  400b08:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400b0a:	4a0e      	ldr	r2, [pc, #56]	; (400b44 <pio_handler_process+0xb0>)
  400b0c:	68bb      	ldr	r3, [r7, #8]
  400b0e:	011b      	lsls	r3, r3, #4
  400b10:	4413      	add	r3, r2
  400b12:	3304      	adds	r3, #4
  400b14:	681b      	ldr	r3, [r3, #0]
  400b16:	43db      	mvns	r3, r3
  400b18:	68fa      	ldr	r2, [r7, #12]
  400b1a:	4013      	ands	r3, r2
  400b1c:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  400b1e:	68bb      	ldr	r3, [r7, #8]
  400b20:	3301      	adds	r3, #1
  400b22:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  400b24:	68bb      	ldr	r3, [r7, #8]
  400b26:	2b06      	cmp	r3, #6
  400b28:	d803      	bhi.n	400b32 <pio_handler_process+0x9e>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  400b2a:	68fb      	ldr	r3, [r7, #12]
  400b2c:	2b00      	cmp	r3, #0
  400b2e:	d1c7      	bne.n	400ac0 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  400b30:	e000      	b.n	400b34 <pio_handler_process+0xa0>
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
				break;
  400b32:	bf00      	nop
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  400b34:	bf00      	nop
  400b36:	3710      	adds	r7, #16
  400b38:	46bd      	mov	sp, r7
  400b3a:	bd80      	pop	{r7, pc}
  400b3c:	00400a65 	.word	0x00400a65
  400b40:	00400a7d 	.word	0x00400a7d
  400b44:	2040045c 	.word	0x2040045c

00400b48 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400b48:	b580      	push	{r7, lr}
  400b4a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400b4c:	210a      	movs	r1, #10
  400b4e:	4802      	ldr	r0, [pc, #8]	; (400b58 <PIOA_Handler+0x10>)
  400b50:	4b02      	ldr	r3, [pc, #8]	; (400b5c <PIOA_Handler+0x14>)
  400b52:	4798      	blx	r3
}
  400b54:	bf00      	nop
  400b56:	bd80      	pop	{r7, pc}
  400b58:	400e0e00 	.word	0x400e0e00
  400b5c:	00400a95 	.word	0x00400a95

00400b60 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400b60:	b580      	push	{r7, lr}
  400b62:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400b64:	210b      	movs	r1, #11
  400b66:	4802      	ldr	r0, [pc, #8]	; (400b70 <PIOB_Handler+0x10>)
  400b68:	4b02      	ldr	r3, [pc, #8]	; (400b74 <PIOB_Handler+0x14>)
  400b6a:	4798      	blx	r3
}
  400b6c:	bf00      	nop
  400b6e:	bd80      	pop	{r7, pc}
  400b70:	400e1000 	.word	0x400e1000
  400b74:	00400a95 	.word	0x00400a95

00400b78 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400b78:	b580      	push	{r7, lr}
  400b7a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  400b7c:	210c      	movs	r1, #12
  400b7e:	4802      	ldr	r0, [pc, #8]	; (400b88 <PIOC_Handler+0x10>)
  400b80:	4b02      	ldr	r3, [pc, #8]	; (400b8c <PIOC_Handler+0x14>)
  400b82:	4798      	blx	r3
}
  400b84:	bf00      	nop
  400b86:	bd80      	pop	{r7, pc}
  400b88:	400e1200 	.word	0x400e1200
  400b8c:	00400a95 	.word	0x00400a95

00400b90 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400b90:	b580      	push	{r7, lr}
  400b92:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  400b94:	2110      	movs	r1, #16
  400b96:	4802      	ldr	r0, [pc, #8]	; (400ba0 <PIOD_Handler+0x10>)
  400b98:	4b02      	ldr	r3, [pc, #8]	; (400ba4 <PIOD_Handler+0x14>)
  400b9a:	4798      	blx	r3
}
  400b9c:	bf00      	nop
  400b9e:	bd80      	pop	{r7, pc}
  400ba0:	400e1400 	.word	0x400e1400
  400ba4:	00400a95 	.word	0x00400a95

00400ba8 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400ba8:	b580      	push	{r7, lr}
  400baa:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  400bac:	2111      	movs	r1, #17
  400bae:	4802      	ldr	r0, [pc, #8]	; (400bb8 <PIOE_Handler+0x10>)
  400bb0:	4b02      	ldr	r3, [pc, #8]	; (400bbc <PIOE_Handler+0x14>)
  400bb2:	4798      	blx	r3
}
  400bb4:	bf00      	nop
  400bb6:	bd80      	pop	{r7, pc}
  400bb8:	400e1600 	.word	0x400e1600
  400bbc:	00400a95 	.word	0x00400a95

00400bc0 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  400bc0:	b480      	push	{r7}
  400bc2:	b083      	sub	sp, #12
  400bc4:	af00      	add	r7, sp, #0
  400bc6:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  400bc8:	687b      	ldr	r3, [r7, #4]
  400bca:	3b01      	subs	r3, #1
  400bcc:	2b03      	cmp	r3, #3
  400bce:	d81a      	bhi.n	400c06 <pmc_mck_set_division+0x46>
  400bd0:	a201      	add	r2, pc, #4	; (adr r2, 400bd8 <pmc_mck_set_division+0x18>)
  400bd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400bd6:	bf00      	nop
  400bd8:	00400be9 	.word	0x00400be9
  400bdc:	00400bef 	.word	0x00400bef
  400be0:	00400bf7 	.word	0x00400bf7
  400be4:	00400bff 	.word	0x00400bff
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400be8:	2300      	movs	r3, #0
  400bea:	607b      	str	r3, [r7, #4]
			break;
  400bec:	e00e      	b.n	400c0c <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  400bee:	f44f 7380 	mov.w	r3, #256	; 0x100
  400bf2:	607b      	str	r3, [r7, #4]
			break;
  400bf4:	e00a      	b.n	400c0c <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400bf6:	f44f 7340 	mov.w	r3, #768	; 0x300
  400bfa:	607b      	str	r3, [r7, #4]
			break;
  400bfc:	e006      	b.n	400c0c <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400bfe:	f44f 7300 	mov.w	r3, #512	; 0x200
  400c02:	607b      	str	r3, [r7, #4]
			break;
  400c04:	e002      	b.n	400c0c <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400c06:	2300      	movs	r3, #0
  400c08:	607b      	str	r3, [r7, #4]
			break;
  400c0a:	bf00      	nop
	}
	PMC->PMC_MCKR =
  400c0c:	490a      	ldr	r1, [pc, #40]	; (400c38 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400c0e:	4b0a      	ldr	r3, [pc, #40]	; (400c38 <pmc_mck_set_division+0x78>)
  400c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400c12:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  400c16:	687b      	ldr	r3, [r7, #4]
  400c18:	4313      	orrs	r3, r2
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  400c1a:	630b      	str	r3, [r1, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400c1c:	bf00      	nop
  400c1e:	4b06      	ldr	r3, [pc, #24]	; (400c38 <pmc_mck_set_division+0x78>)
  400c20:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c22:	f003 0308 	and.w	r3, r3, #8
  400c26:	2b00      	cmp	r3, #0
  400c28:	d0f9      	beq.n	400c1e <pmc_mck_set_division+0x5e>
}
  400c2a:	bf00      	nop
  400c2c:	370c      	adds	r7, #12
  400c2e:	46bd      	mov	sp, r7
  400c30:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c34:	4770      	bx	lr
  400c36:	bf00      	nop
  400c38:	400e0600 	.word	0x400e0600

00400c3c <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  400c3c:	b480      	push	{r7}
  400c3e:	b085      	sub	sp, #20
  400c40:	af00      	add	r7, sp, #0
  400c42:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400c44:	491d      	ldr	r1, [pc, #116]	; (400cbc <pmc_switch_mck_to_pllack+0x80>)
  400c46:	4b1d      	ldr	r3, [pc, #116]	; (400cbc <pmc_switch_mck_to_pllack+0x80>)
  400c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400c4a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  400c4e:	687b      	ldr	r3, [r7, #4]
  400c50:	4313      	orrs	r3, r2
  400c52:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400c54:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400c58:	60fb      	str	r3, [r7, #12]
  400c5a:	e007      	b.n	400c6c <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400c5c:	68fb      	ldr	r3, [r7, #12]
  400c5e:	2b00      	cmp	r3, #0
  400c60:	d101      	bne.n	400c66 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  400c62:	2301      	movs	r3, #1
  400c64:	e023      	b.n	400cae <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  400c66:	68fb      	ldr	r3, [r7, #12]
  400c68:	3b01      	subs	r3, #1
  400c6a:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400c6c:	4b13      	ldr	r3, [pc, #76]	; (400cbc <pmc_switch_mck_to_pllack+0x80>)
  400c6e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c70:	f003 0308 	and.w	r3, r3, #8
  400c74:	2b00      	cmp	r3, #0
  400c76:	d0f1      	beq.n	400c5c <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400c78:	4a10      	ldr	r2, [pc, #64]	; (400cbc <pmc_switch_mck_to_pllack+0x80>)
  400c7a:	4b10      	ldr	r3, [pc, #64]	; (400cbc <pmc_switch_mck_to_pllack+0x80>)
  400c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400c7e:	f023 0303 	bic.w	r3, r3, #3
  400c82:	f043 0302 	orr.w	r3, r3, #2
  400c86:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400c88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400c8c:	60fb      	str	r3, [r7, #12]
  400c8e:	e007      	b.n	400ca0 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400c90:	68fb      	ldr	r3, [r7, #12]
  400c92:	2b00      	cmp	r3, #0
  400c94:	d101      	bne.n	400c9a <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  400c96:	2301      	movs	r3, #1
  400c98:	e009      	b.n	400cae <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  400c9a:	68fb      	ldr	r3, [r7, #12]
  400c9c:	3b01      	subs	r3, #1
  400c9e:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ca0:	4b06      	ldr	r3, [pc, #24]	; (400cbc <pmc_switch_mck_to_pllack+0x80>)
  400ca2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ca4:	f003 0308 	and.w	r3, r3, #8
  400ca8:	2b00      	cmp	r3, #0
  400caa:	d0f1      	beq.n	400c90 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400cac:	2300      	movs	r3, #0
}
  400cae:	4618      	mov	r0, r3
  400cb0:	3714      	adds	r7, #20
  400cb2:	46bd      	mov	sp, r7
  400cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cb8:	4770      	bx	lr
  400cba:	bf00      	nop
  400cbc:	400e0600 	.word	0x400e0600

00400cc0 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400cc0:	b480      	push	{r7}
  400cc2:	b083      	sub	sp, #12
  400cc4:	af00      	add	r7, sp, #0
  400cc6:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400cc8:	687b      	ldr	r3, [r7, #4]
  400cca:	2b01      	cmp	r3, #1
  400ccc:	d105      	bne.n	400cda <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400cce:	4907      	ldr	r1, [pc, #28]	; (400cec <pmc_switch_sclk_to_32kxtal+0x2c>)
  400cd0:	4b06      	ldr	r3, [pc, #24]	; (400cec <pmc_switch_sclk_to_32kxtal+0x2c>)
  400cd2:	689a      	ldr	r2, [r3, #8]
  400cd4:	4b06      	ldr	r3, [pc, #24]	; (400cf0 <pmc_switch_sclk_to_32kxtal+0x30>)
  400cd6:	4313      	orrs	r3, r2
  400cd8:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400cda:	4b04      	ldr	r3, [pc, #16]	; (400cec <pmc_switch_sclk_to_32kxtal+0x2c>)
  400cdc:	4a05      	ldr	r2, [pc, #20]	; (400cf4 <pmc_switch_sclk_to_32kxtal+0x34>)
  400cde:	601a      	str	r2, [r3, #0]
}
  400ce0:	bf00      	nop
  400ce2:	370c      	adds	r7, #12
  400ce4:	46bd      	mov	sp, r7
  400ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cea:	4770      	bx	lr
  400cec:	400e1810 	.word	0x400e1810
  400cf0:	a5100000 	.word	0xa5100000
  400cf4:	a5000008 	.word	0xa5000008

00400cf8 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400cf8:	b480      	push	{r7}
  400cfa:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400cfc:	4b09      	ldr	r3, [pc, #36]	; (400d24 <pmc_osc_is_ready_32kxtal+0x2c>)
  400cfe:	695b      	ldr	r3, [r3, #20]
  400d00:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400d04:	2b00      	cmp	r3, #0
  400d06:	d007      	beq.n	400d18 <pmc_osc_is_ready_32kxtal+0x20>
  400d08:	4b07      	ldr	r3, [pc, #28]	; (400d28 <pmc_osc_is_ready_32kxtal+0x30>)
  400d0a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400d10:	2b00      	cmp	r3, #0
  400d12:	d001      	beq.n	400d18 <pmc_osc_is_ready_32kxtal+0x20>
  400d14:	2301      	movs	r3, #1
  400d16:	e000      	b.n	400d1a <pmc_osc_is_ready_32kxtal+0x22>
  400d18:	2300      	movs	r3, #0
}
  400d1a:	4618      	mov	r0, r3
  400d1c:	46bd      	mov	sp, r7
  400d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d22:	4770      	bx	lr
  400d24:	400e1810 	.word	0x400e1810
  400d28:	400e0600 	.word	0x400e0600

00400d2c <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  400d2c:	b480      	push	{r7}
  400d2e:	b083      	sub	sp, #12
  400d30:	af00      	add	r7, sp, #0
  400d32:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400d34:	4915      	ldr	r1, [pc, #84]	; (400d8c <pmc_switch_mainck_to_fastrc+0x60>)
  400d36:	4b15      	ldr	r3, [pc, #84]	; (400d8c <pmc_switch_mainck_to_fastrc+0x60>)
  400d38:	6a1a      	ldr	r2, [r3, #32]
  400d3a:	4b15      	ldr	r3, [pc, #84]	; (400d90 <pmc_switch_mainck_to_fastrc+0x64>)
  400d3c:	4313      	orrs	r3, r2
  400d3e:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400d40:	bf00      	nop
  400d42:	4b12      	ldr	r3, [pc, #72]	; (400d8c <pmc_switch_mainck_to_fastrc+0x60>)
  400d44:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400d4a:	2b00      	cmp	r3, #0
  400d4c:	d0f9      	beq.n	400d42 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400d4e:	490f      	ldr	r1, [pc, #60]	; (400d8c <pmc_switch_mainck_to_fastrc+0x60>)
  400d50:	4b0e      	ldr	r3, [pc, #56]	; (400d8c <pmc_switch_mainck_to_fastrc+0x60>)
  400d52:	6a1a      	ldr	r2, [r3, #32]
  400d54:	4b0f      	ldr	r3, [pc, #60]	; (400d94 <pmc_switch_mainck_to_fastrc+0x68>)
  400d56:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400d58:	687a      	ldr	r2, [r7, #4]
  400d5a:	4313      	orrs	r3, r2
  400d5c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400d60:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400d62:	bf00      	nop
  400d64:	4b09      	ldr	r3, [pc, #36]	; (400d8c <pmc_switch_mainck_to_fastrc+0x60>)
  400d66:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400d6c:	2b00      	cmp	r3, #0
  400d6e:	d0f9      	beq.n	400d64 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400d70:	4906      	ldr	r1, [pc, #24]	; (400d8c <pmc_switch_mainck_to_fastrc+0x60>)
  400d72:	4b06      	ldr	r3, [pc, #24]	; (400d8c <pmc_switch_mainck_to_fastrc+0x60>)
  400d74:	6a1a      	ldr	r2, [r3, #32]
  400d76:	4b08      	ldr	r3, [pc, #32]	; (400d98 <pmc_switch_mainck_to_fastrc+0x6c>)
  400d78:	4013      	ands	r3, r2
  400d7a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400d7e:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400d80:	bf00      	nop
  400d82:	370c      	adds	r7, #12
  400d84:	46bd      	mov	sp, r7
  400d86:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d8a:	4770      	bx	lr
  400d8c:	400e0600 	.word	0x400e0600
  400d90:	00370008 	.word	0x00370008
  400d94:	ffc8ff8f 	.word	0xffc8ff8f
  400d98:	fec8ffff 	.word	0xfec8ffff

00400d9c <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400d9c:	b480      	push	{r7}
  400d9e:	b083      	sub	sp, #12
  400da0:	af00      	add	r7, sp, #0
  400da2:	6078      	str	r0, [r7, #4]
  400da4:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400da6:	687b      	ldr	r3, [r7, #4]
  400da8:	2b00      	cmp	r3, #0
  400daa:	d008      	beq.n	400dbe <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400dac:	4913      	ldr	r1, [pc, #76]	; (400dfc <pmc_switch_mainck_to_xtal+0x60>)
  400dae:	4b13      	ldr	r3, [pc, #76]	; (400dfc <pmc_switch_mainck_to_xtal+0x60>)
  400db0:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400db2:	4a13      	ldr	r2, [pc, #76]	; (400e00 <pmc_switch_mainck_to_xtal+0x64>)
  400db4:	401a      	ands	r2, r3
  400db6:	4b13      	ldr	r3, [pc, #76]	; (400e04 <pmc_switch_mainck_to_xtal+0x68>)
  400db8:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400dba:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  400dbc:	e018      	b.n	400df0 <pmc_switch_mainck_to_xtal+0x54>
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400dbe:	490f      	ldr	r1, [pc, #60]	; (400dfc <pmc_switch_mainck_to_xtal+0x60>)
  400dc0:	4b0e      	ldr	r3, [pc, #56]	; (400dfc <pmc_switch_mainck_to_xtal+0x60>)
  400dc2:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400dc4:	4b10      	ldr	r3, [pc, #64]	; (400e08 <pmc_switch_mainck_to_xtal+0x6c>)
  400dc6:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400dc8:	683a      	ldr	r2, [r7, #0]
  400dca:	0212      	lsls	r2, r2, #8
  400dcc:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400dce:	431a      	orrs	r2, r3
  400dd0:	4b0e      	ldr	r3, [pc, #56]	; (400e0c <pmc_switch_mainck_to_xtal+0x70>)
  400dd2:	4313      	orrs	r3, r2
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400dd4:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400dd6:	bf00      	nop
  400dd8:	4b08      	ldr	r3, [pc, #32]	; (400dfc <pmc_switch_mainck_to_xtal+0x60>)
  400dda:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ddc:	f003 0301 	and.w	r3, r3, #1
  400de0:	2b00      	cmp	r3, #0
  400de2:	d0f9      	beq.n	400dd8 <pmc_switch_mainck_to_xtal+0x3c>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400de4:	4905      	ldr	r1, [pc, #20]	; (400dfc <pmc_switch_mainck_to_xtal+0x60>)
  400de6:	4b05      	ldr	r3, [pc, #20]	; (400dfc <pmc_switch_mainck_to_xtal+0x60>)
  400de8:	6a1a      	ldr	r2, [r3, #32]
  400dea:	4b09      	ldr	r3, [pc, #36]	; (400e10 <pmc_switch_mainck_to_xtal+0x74>)
  400dec:	4313      	orrs	r3, r2
  400dee:	620b      	str	r3, [r1, #32]
	}
}
  400df0:	bf00      	nop
  400df2:	370c      	adds	r7, #12
  400df4:	46bd      	mov	sp, r7
  400df6:	f85d 7b04 	ldr.w	r7, [sp], #4
  400dfa:	4770      	bx	lr
  400dfc:	400e0600 	.word	0x400e0600
  400e00:	fec8fffc 	.word	0xfec8fffc
  400e04:	01370002 	.word	0x01370002
  400e08:	ffc8fffc 	.word	0xffc8fffc
  400e0c:	00370001 	.word	0x00370001
  400e10:	01370000 	.word	0x01370000

00400e14 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400e14:	b480      	push	{r7}
  400e16:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400e18:	4b04      	ldr	r3, [pc, #16]	; (400e2c <pmc_osc_is_ready_mainck+0x18>)
  400e1a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400e20:	4618      	mov	r0, r3
  400e22:	46bd      	mov	sp, r7
  400e24:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e28:	4770      	bx	lr
  400e2a:	bf00      	nop
  400e2c:	400e0600 	.word	0x400e0600

00400e30 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400e30:	b480      	push	{r7}
  400e32:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400e34:	4b04      	ldr	r3, [pc, #16]	; (400e48 <pmc_disable_pllack+0x18>)
  400e36:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400e3a:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400e3c:	bf00      	nop
  400e3e:	46bd      	mov	sp, r7
  400e40:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e44:	4770      	bx	lr
  400e46:	bf00      	nop
  400e48:	400e0600 	.word	0x400e0600

00400e4c <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400e4c:	b480      	push	{r7}
  400e4e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400e50:	4b04      	ldr	r3, [pc, #16]	; (400e64 <pmc_is_locked_pllack+0x18>)
  400e52:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e54:	f003 0302 	and.w	r3, r3, #2
}
  400e58:	4618      	mov	r0, r3
  400e5a:	46bd      	mov	sp, r7
  400e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e60:	4770      	bx	lr
  400e62:	bf00      	nop
  400e64:	400e0600 	.word	0x400e0600

00400e68 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  400e68:	b480      	push	{r7}
  400e6a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  400e6c:	4b04      	ldr	r3, [pc, #16]	; (400e80 <pmc_is_locked_upll+0x18>)
  400e6e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e70:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  400e74:	4618      	mov	r0, r3
  400e76:	46bd      	mov	sp, r7
  400e78:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e7c:	4770      	bx	lr
  400e7e:	bf00      	nop
  400e80:	400e0600 	.word	0x400e0600

00400e84 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400e84:	b480      	push	{r7}
  400e86:	b083      	sub	sp, #12
  400e88:	af00      	add	r7, sp, #0
  400e8a:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  400e8c:	687b      	ldr	r3, [r7, #4]
  400e8e:	2b3f      	cmp	r3, #63	; 0x3f
  400e90:	d901      	bls.n	400e96 <pmc_enable_periph_clk+0x12>
		return 1;
  400e92:	2301      	movs	r3, #1
  400e94:	e02f      	b.n	400ef6 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400e96:	687b      	ldr	r3, [r7, #4]
  400e98:	2b1f      	cmp	r3, #31
  400e9a:	d813      	bhi.n	400ec4 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400e9c:	4b19      	ldr	r3, [pc, #100]	; (400f04 <pmc_enable_periph_clk+0x80>)
  400e9e:	699a      	ldr	r2, [r3, #24]
  400ea0:	2101      	movs	r1, #1
  400ea2:	687b      	ldr	r3, [r7, #4]
  400ea4:	fa01 f303 	lsl.w	r3, r1, r3
  400ea8:	401a      	ands	r2, r3
  400eaa:	2101      	movs	r1, #1
  400eac:	687b      	ldr	r3, [r7, #4]
  400eae:	fa01 f303 	lsl.w	r3, r1, r3
  400eb2:	429a      	cmp	r2, r3
  400eb4:	d01e      	beq.n	400ef4 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400eb6:	4a13      	ldr	r2, [pc, #76]	; (400f04 <pmc_enable_periph_clk+0x80>)
  400eb8:	2101      	movs	r1, #1
  400eba:	687b      	ldr	r3, [r7, #4]
  400ebc:	fa01 f303 	lsl.w	r3, r1, r3
  400ec0:	6113      	str	r3, [r2, #16]
  400ec2:	e017      	b.n	400ef4 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400ec4:	687b      	ldr	r3, [r7, #4]
  400ec6:	3b20      	subs	r3, #32
  400ec8:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400eca:	4b0e      	ldr	r3, [pc, #56]	; (400f04 <pmc_enable_periph_clk+0x80>)
  400ecc:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400ed0:	2101      	movs	r1, #1
  400ed2:	687b      	ldr	r3, [r7, #4]
  400ed4:	fa01 f303 	lsl.w	r3, r1, r3
  400ed8:	401a      	ands	r2, r3
  400eda:	2101      	movs	r1, #1
  400edc:	687b      	ldr	r3, [r7, #4]
  400ede:	fa01 f303 	lsl.w	r3, r1, r3
  400ee2:	429a      	cmp	r2, r3
  400ee4:	d006      	beq.n	400ef4 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400ee6:	4a07      	ldr	r2, [pc, #28]	; (400f04 <pmc_enable_periph_clk+0x80>)
  400ee8:	2101      	movs	r1, #1
  400eea:	687b      	ldr	r3, [r7, #4]
  400eec:	fa01 f303 	lsl.w	r3, r1, r3
  400ef0:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400ef4:	2300      	movs	r3, #0
}
  400ef6:	4618      	mov	r0, r3
  400ef8:	370c      	adds	r7, #12
  400efa:	46bd      	mov	sp, r7
  400efc:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f00:	4770      	bx	lr
  400f02:	bf00      	nop
  400f04:	400e0600 	.word	0x400e0600

00400f08 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  400f08:	b480      	push	{r7}
  400f0a:	b083      	sub	sp, #12
  400f0c:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400f0e:	f3ef 8310 	mrs	r3, PRIMASK
  400f12:	607b      	str	r3, [r7, #4]
  return(result);
  400f14:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400f16:	2b00      	cmp	r3, #0
  400f18:	bf0c      	ite	eq
  400f1a:	2301      	moveq	r3, #1
  400f1c:	2300      	movne	r3, #0
  400f1e:	b2db      	uxtb	r3, r3
  400f20:	603b      	str	r3, [r7, #0]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  400f22:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400f24:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400f28:	4b04      	ldr	r3, [pc, #16]	; (400f3c <cpu_irq_save+0x34>)
  400f2a:	2200      	movs	r2, #0
  400f2c:	701a      	strb	r2, [r3, #0]
	return flags;
  400f2e:	683b      	ldr	r3, [r7, #0]
}
  400f30:	4618      	mov	r0, r3
  400f32:	370c      	adds	r7, #12
  400f34:	46bd      	mov	sp, r7
  400f36:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f3a:	4770      	bx	lr
  400f3c:	2040000c 	.word	0x2040000c

00400f40 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  400f40:	b480      	push	{r7}
  400f42:	b083      	sub	sp, #12
  400f44:	af00      	add	r7, sp, #0
  400f46:	6078      	str	r0, [r7, #4]
	return (flags);
  400f48:	687b      	ldr	r3, [r7, #4]
  400f4a:	2b00      	cmp	r3, #0
  400f4c:	bf14      	ite	ne
  400f4e:	2301      	movne	r3, #1
  400f50:	2300      	moveq	r3, #0
  400f52:	b2db      	uxtb	r3, r3
}
  400f54:	4618      	mov	r0, r3
  400f56:	370c      	adds	r7, #12
  400f58:	46bd      	mov	sp, r7
  400f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f5e:	4770      	bx	lr

00400f60 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  400f60:	b580      	push	{r7, lr}
  400f62:	b082      	sub	sp, #8
  400f64:	af00      	add	r7, sp, #0
  400f66:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  400f68:	6878      	ldr	r0, [r7, #4]
  400f6a:	4b07      	ldr	r3, [pc, #28]	; (400f88 <cpu_irq_restore+0x28>)
  400f6c:	4798      	blx	r3
  400f6e:	4603      	mov	r3, r0
  400f70:	2b00      	cmp	r3, #0
  400f72:	d005      	beq.n	400f80 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  400f74:	4b05      	ldr	r3, [pc, #20]	; (400f8c <cpu_irq_restore+0x2c>)
  400f76:	2201      	movs	r2, #1
  400f78:	701a      	strb	r2, [r3, #0]
  400f7a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  400f7e:	b662      	cpsie	i
}
  400f80:	bf00      	nop
  400f82:	3708      	adds	r7, #8
  400f84:	46bd      	mov	sp, r7
  400f86:	bd80      	pop	{r7, pc}
  400f88:	00400f41 	.word	0x00400f41
  400f8c:	2040000c 	.word	0x2040000c

00400f90 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  400f90:	b580      	push	{r7, lr}
  400f92:	b084      	sub	sp, #16
  400f94:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  400f96:	4b1e      	ldr	r3, [pc, #120]	; (401010 <Reset_Handler+0x80>)
  400f98:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  400f9a:	4b1e      	ldr	r3, [pc, #120]	; (401014 <Reset_Handler+0x84>)
  400f9c:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  400f9e:	68fa      	ldr	r2, [r7, #12]
  400fa0:	68bb      	ldr	r3, [r7, #8]
  400fa2:	429a      	cmp	r2, r3
  400fa4:	d00c      	beq.n	400fc0 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  400fa6:	e007      	b.n	400fb8 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  400fa8:	68bb      	ldr	r3, [r7, #8]
  400faa:	1d1a      	adds	r2, r3, #4
  400fac:	60ba      	str	r2, [r7, #8]
  400fae:	68fa      	ldr	r2, [r7, #12]
  400fb0:	1d11      	adds	r1, r2, #4
  400fb2:	60f9      	str	r1, [r7, #12]
  400fb4:	6812      	ldr	r2, [r2, #0]
  400fb6:	601a      	str	r2, [r3, #0]
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  400fb8:	68bb      	ldr	r3, [r7, #8]
  400fba:	4a17      	ldr	r2, [pc, #92]	; (401018 <Reset_Handler+0x88>)
  400fbc:	4293      	cmp	r3, r2
  400fbe:	d3f3      	bcc.n	400fa8 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  400fc0:	4b16      	ldr	r3, [pc, #88]	; (40101c <Reset_Handler+0x8c>)
  400fc2:	60bb      	str	r3, [r7, #8]
  400fc4:	e004      	b.n	400fd0 <Reset_Handler+0x40>
                *pDest++ = 0;
  400fc6:	68bb      	ldr	r3, [r7, #8]
  400fc8:	1d1a      	adds	r2, r3, #4
  400fca:	60ba      	str	r2, [r7, #8]
  400fcc:	2200      	movs	r2, #0
  400fce:	601a      	str	r2, [r3, #0]
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  400fd0:	68bb      	ldr	r3, [r7, #8]
  400fd2:	4a13      	ldr	r2, [pc, #76]	; (401020 <Reset_Handler+0x90>)
  400fd4:	4293      	cmp	r3, r2
  400fd6:	d3f6      	bcc.n	400fc6 <Reset_Handler+0x36>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  400fd8:	4b12      	ldr	r3, [pc, #72]	; (401024 <Reset_Handler+0x94>)
  400fda:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400fdc:	4a12      	ldr	r2, [pc, #72]	; (401028 <Reset_Handler+0x98>)
  400fde:	68fb      	ldr	r3, [r7, #12]
  400fe0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400fe4:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  400fe6:	4b11      	ldr	r3, [pc, #68]	; (40102c <Reset_Handler+0x9c>)
  400fe8:	4798      	blx	r3
  400fea:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  400fec:	4a10      	ldr	r2, [pc, #64]	; (401030 <Reset_Handler+0xa0>)
  400fee:	4b10      	ldr	r3, [pc, #64]	; (401030 <Reset_Handler+0xa0>)
  400ff0:	681b      	ldr	r3, [r3, #0]
  400ff2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400ff6:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400ff8:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400ffc:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  401000:	6878      	ldr	r0, [r7, #4]
  401002:	4b0c      	ldr	r3, [pc, #48]	; (401034 <Reset_Handler+0xa4>)
  401004:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  401006:	4b0c      	ldr	r3, [pc, #48]	; (401038 <Reset_Handler+0xa8>)
  401008:	4798      	blx	r3

        /* Branch to main function */
        main();
  40100a:	4b0c      	ldr	r3, [pc, #48]	; (40103c <Reset_Handler+0xac>)
  40100c:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  40100e:	e7fe      	b.n	40100e <Reset_Handler+0x7e>
  401010:	004019d4 	.word	0x004019d4
  401014:	20400000 	.word	0x20400000
  401018:	20400440 	.word	0x20400440
  40101c:	20400440 	.word	0x20400440
  401020:	204004cc 	.word	0x204004cc
  401024:	00400000 	.word	0x00400000
  401028:	e000ed00 	.word	0xe000ed00
  40102c:	00400f09 	.word	0x00400f09
  401030:	e000ed88 	.word	0xe000ed88
  401034:	00400f61 	.word	0x00400f61
  401038:	00401865 	.word	0x00401865
  40103c:	0040145d 	.word	0x0040145d

00401040 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401040:	b480      	push	{r7}
  401042:	af00      	add	r7, sp, #0
        while (1) {
        }
  401044:	e7fe      	b.n	401044 <Dummy_Handler+0x4>
  401046:	bf00      	nop

00401048 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  401048:	b480      	push	{r7}
  40104a:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  40104c:	4b52      	ldr	r3, [pc, #328]	; (401198 <SystemCoreClockUpdate+0x150>)
  40104e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401050:	f003 0303 	and.w	r3, r3, #3
  401054:	2b01      	cmp	r3, #1
  401056:	d014      	beq.n	401082 <SystemCoreClockUpdate+0x3a>
  401058:	2b01      	cmp	r3, #1
  40105a:	d302      	bcc.n	401062 <SystemCoreClockUpdate+0x1a>
  40105c:	2b02      	cmp	r3, #2
  40105e:	d038      	beq.n	4010d2 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  401060:	e07a      	b.n	401158 <SystemCoreClockUpdate+0x110>
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401062:	4b4e      	ldr	r3, [pc, #312]	; (40119c <SystemCoreClockUpdate+0x154>)
  401064:	695b      	ldr	r3, [r3, #20]
  401066:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40106a:	2b00      	cmp	r3, #0
  40106c:	d004      	beq.n	401078 <SystemCoreClockUpdate+0x30>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40106e:	4b4c      	ldr	r3, [pc, #304]	; (4011a0 <SystemCoreClockUpdate+0x158>)
  401070:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401074:	601a      	str	r2, [r3, #0]
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
      }
    break;
  401076:	e06f      	b.n	401158 <SystemCoreClockUpdate+0x110>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401078:	4b49      	ldr	r3, [pc, #292]	; (4011a0 <SystemCoreClockUpdate+0x158>)
  40107a:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  40107e:	601a      	str	r2, [r3, #0]
      }
    break;
  401080:	e06a      	b.n	401158 <SystemCoreClockUpdate+0x110>

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401082:	4b45      	ldr	r3, [pc, #276]	; (401198 <SystemCoreClockUpdate+0x150>)
  401084:	6a1b      	ldr	r3, [r3, #32]
  401086:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40108a:	2b00      	cmp	r3, #0
  40108c:	d003      	beq.n	401096 <SystemCoreClockUpdate+0x4e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40108e:	4b44      	ldr	r3, [pc, #272]	; (4011a0 <SystemCoreClockUpdate+0x158>)
  401090:	4a44      	ldr	r2, [pc, #272]	; (4011a4 <SystemCoreClockUpdate+0x15c>)
  401092:	601a      	str	r2, [r3, #0]

          default:
          break;
        }
      }
    break;
  401094:	e060      	b.n	401158 <SystemCoreClockUpdate+0x110>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401096:	4b42      	ldr	r3, [pc, #264]	; (4011a0 <SystemCoreClockUpdate+0x158>)
  401098:	4a43      	ldr	r2, [pc, #268]	; (4011a8 <SystemCoreClockUpdate+0x160>)
  40109a:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40109c:	4b3e      	ldr	r3, [pc, #248]	; (401198 <SystemCoreClockUpdate+0x150>)
  40109e:	6a1b      	ldr	r3, [r3, #32]
  4010a0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4010a4:	2b10      	cmp	r3, #16
  4010a6:	d004      	beq.n	4010b2 <SystemCoreClockUpdate+0x6a>
  4010a8:	2b20      	cmp	r3, #32
  4010aa:	d008      	beq.n	4010be <SystemCoreClockUpdate+0x76>
  4010ac:	2b00      	cmp	r3, #0
  4010ae:	d00e      	beq.n	4010ce <SystemCoreClockUpdate+0x86>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  4010b0:	e00e      	b.n	4010d0 <SystemCoreClockUpdate+0x88>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  4010b2:	4b3b      	ldr	r3, [pc, #236]	; (4011a0 <SystemCoreClockUpdate+0x158>)
  4010b4:	681b      	ldr	r3, [r3, #0]
  4010b6:	005b      	lsls	r3, r3, #1
  4010b8:	4a39      	ldr	r2, [pc, #228]	; (4011a0 <SystemCoreClockUpdate+0x158>)
  4010ba:	6013      	str	r3, [r2, #0]
          break;
  4010bc:	e008      	b.n	4010d0 <SystemCoreClockUpdate+0x88>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  4010be:	4b38      	ldr	r3, [pc, #224]	; (4011a0 <SystemCoreClockUpdate+0x158>)
  4010c0:	681a      	ldr	r2, [r3, #0]
  4010c2:	4613      	mov	r3, r2
  4010c4:	005b      	lsls	r3, r3, #1
  4010c6:	4413      	add	r3, r2
  4010c8:	4a35      	ldr	r2, [pc, #212]	; (4011a0 <SystemCoreClockUpdate+0x158>)
  4010ca:	6013      	str	r3, [r2, #0]
          break;
  4010cc:	e000      	b.n	4010d0 <SystemCoreClockUpdate+0x88>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  4010ce:	bf00      	nop

          default:
          break;
        }
      }
    break;
  4010d0:	e042      	b.n	401158 <SystemCoreClockUpdate+0x110>

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4010d2:	4b31      	ldr	r3, [pc, #196]	; (401198 <SystemCoreClockUpdate+0x150>)
  4010d4:	6a1b      	ldr	r3, [r3, #32]
  4010d6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4010da:	2b00      	cmp	r3, #0
  4010dc:	d003      	beq.n	4010e6 <SystemCoreClockUpdate+0x9e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4010de:	4b30      	ldr	r3, [pc, #192]	; (4011a0 <SystemCoreClockUpdate+0x158>)
  4010e0:	4a30      	ldr	r2, [pc, #192]	; (4011a4 <SystemCoreClockUpdate+0x15c>)
  4010e2:	601a      	str	r2, [r3, #0]
  4010e4:	e01c      	b.n	401120 <SystemCoreClockUpdate+0xd8>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4010e6:	4b2e      	ldr	r3, [pc, #184]	; (4011a0 <SystemCoreClockUpdate+0x158>)
  4010e8:	4a2f      	ldr	r2, [pc, #188]	; (4011a8 <SystemCoreClockUpdate+0x160>)
  4010ea:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4010ec:	4b2a      	ldr	r3, [pc, #168]	; (401198 <SystemCoreClockUpdate+0x150>)
  4010ee:	6a1b      	ldr	r3, [r3, #32]
  4010f0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4010f4:	2b10      	cmp	r3, #16
  4010f6:	d004      	beq.n	401102 <SystemCoreClockUpdate+0xba>
  4010f8:	2b20      	cmp	r3, #32
  4010fa:	d008      	beq.n	40110e <SystemCoreClockUpdate+0xc6>
  4010fc:	2b00      	cmp	r3, #0
  4010fe:	d00e      	beq.n	40111e <SystemCoreClockUpdate+0xd6>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  401100:	e00e      	b.n	401120 <SystemCoreClockUpdate+0xd8>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  401102:	4b27      	ldr	r3, [pc, #156]	; (4011a0 <SystemCoreClockUpdate+0x158>)
  401104:	681b      	ldr	r3, [r3, #0]
  401106:	005b      	lsls	r3, r3, #1
  401108:	4a25      	ldr	r2, [pc, #148]	; (4011a0 <SystemCoreClockUpdate+0x158>)
  40110a:	6013      	str	r3, [r2, #0]
          break;
  40110c:	e008      	b.n	401120 <SystemCoreClockUpdate+0xd8>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  40110e:	4b24      	ldr	r3, [pc, #144]	; (4011a0 <SystemCoreClockUpdate+0x158>)
  401110:	681a      	ldr	r2, [r3, #0]
  401112:	4613      	mov	r3, r2
  401114:	005b      	lsls	r3, r3, #1
  401116:	4413      	add	r3, r2
  401118:	4a21      	ldr	r2, [pc, #132]	; (4011a0 <SystemCoreClockUpdate+0x158>)
  40111a:	6013      	str	r3, [r2, #0]
          break;
  40111c:	e000      	b.n	401120 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  40111e:	bf00      	nop
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401120:	4b1d      	ldr	r3, [pc, #116]	; (401198 <SystemCoreClockUpdate+0x150>)
  401122:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401124:	f003 0303 	and.w	r3, r3, #3
  401128:	2b02      	cmp	r3, #2
  40112a:	d114      	bne.n	401156 <SystemCoreClockUpdate+0x10e>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  40112c:	4b1a      	ldr	r3, [pc, #104]	; (401198 <SystemCoreClockUpdate+0x150>)
  40112e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  401130:	4b1e      	ldr	r3, [pc, #120]	; (4011ac <SystemCoreClockUpdate+0x164>)
  401132:	4013      	ands	r3, r2
  401134:	0c1b      	lsrs	r3, r3, #16
  401136:	3301      	adds	r3, #1
  401138:	4a19      	ldr	r2, [pc, #100]	; (4011a0 <SystemCoreClockUpdate+0x158>)
  40113a:	6812      	ldr	r2, [r2, #0]
  40113c:	fb02 f303 	mul.w	r3, r2, r3
  401140:	4a17      	ldr	r2, [pc, #92]	; (4011a0 <SystemCoreClockUpdate+0x158>)
  401142:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401144:	4b14      	ldr	r3, [pc, #80]	; (401198 <SystemCoreClockUpdate+0x150>)
  401146:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401148:	b2db      	uxtb	r3, r3
  40114a:	4a15      	ldr	r2, [pc, #84]	; (4011a0 <SystemCoreClockUpdate+0x158>)
  40114c:	6812      	ldr	r2, [r2, #0]
  40114e:	fbb2 f3f3 	udiv	r3, r2, r3
  401152:	4a13      	ldr	r2, [pc, #76]	; (4011a0 <SystemCoreClockUpdate+0x158>)
  401154:	6013      	str	r3, [r2, #0]
      }
    break;
  401156:	bf00      	nop

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401158:	4b0f      	ldr	r3, [pc, #60]	; (401198 <SystemCoreClockUpdate+0x150>)
  40115a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40115c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401160:	2b70      	cmp	r3, #112	; 0x70
  401162:	d108      	bne.n	401176 <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  401164:	4b0e      	ldr	r3, [pc, #56]	; (4011a0 <SystemCoreClockUpdate+0x158>)
  401166:	681b      	ldr	r3, [r3, #0]
  401168:	4a11      	ldr	r2, [pc, #68]	; (4011b0 <SystemCoreClockUpdate+0x168>)
  40116a:	fba2 2303 	umull	r2, r3, r2, r3
  40116e:	085b      	lsrs	r3, r3, #1
  401170:	4a0b      	ldr	r2, [pc, #44]	; (4011a0 <SystemCoreClockUpdate+0x158>)
  401172:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  401174:	e00a      	b.n	40118c <SystemCoreClockUpdate+0x144>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401176:	4b08      	ldr	r3, [pc, #32]	; (401198 <SystemCoreClockUpdate+0x150>)
  401178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40117a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40117e:	091b      	lsrs	r3, r3, #4
  401180:	4a07      	ldr	r2, [pc, #28]	; (4011a0 <SystemCoreClockUpdate+0x158>)
  401182:	6812      	ldr	r2, [r2, #0]
  401184:	fa22 f303 	lsr.w	r3, r2, r3
  401188:	4a05      	ldr	r2, [pc, #20]	; (4011a0 <SystemCoreClockUpdate+0x158>)
  40118a:	6013      	str	r3, [r2, #0]
  }
}
  40118c:	bf00      	nop
  40118e:	46bd      	mov	sp, r7
  401190:	f85d 7b04 	ldr.w	r7, [sp], #4
  401194:	4770      	bx	lr
  401196:	bf00      	nop
  401198:	400e0600 	.word	0x400e0600
  40119c:	400e1810 	.word	0x400e1810
  4011a0:	20400010 	.word	0x20400010
  4011a4:	00b71b00 	.word	0x00b71b00
  4011a8:	003d0900 	.word	0x003d0900
  4011ac:	07ff0000 	.word	0x07ff0000
  4011b0:	aaaaaaab 	.word	0xaaaaaaab

004011b4 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  4011b4:	b480      	push	{r7}
  4011b6:	b083      	sub	sp, #12
  4011b8:	af00      	add	r7, sp, #0
  4011ba:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4011bc:	687b      	ldr	r3, [r7, #4]
  4011be:	4a19      	ldr	r2, [pc, #100]	; (401224 <system_init_flash+0x70>)
  4011c0:	4293      	cmp	r3, r2
  4011c2:	d804      	bhi.n	4011ce <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4011c4:	4b18      	ldr	r3, [pc, #96]	; (401228 <system_init_flash+0x74>)
  4011c6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4011ca:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4011cc:	e023      	b.n	401216 <system_init_flash+0x62>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4011ce:	687b      	ldr	r3, [r7, #4]
  4011d0:	4a16      	ldr	r2, [pc, #88]	; (40122c <system_init_flash+0x78>)
  4011d2:	4293      	cmp	r3, r2
  4011d4:	d803      	bhi.n	4011de <system_init_flash+0x2a>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4011d6:	4b14      	ldr	r3, [pc, #80]	; (401228 <system_init_flash+0x74>)
  4011d8:	4a15      	ldr	r2, [pc, #84]	; (401230 <system_init_flash+0x7c>)
  4011da:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4011dc:	e01b      	b.n	401216 <system_init_flash+0x62>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4011de:	687b      	ldr	r3, [r7, #4]
  4011e0:	4a14      	ldr	r2, [pc, #80]	; (401234 <system_init_flash+0x80>)
  4011e2:	4293      	cmp	r3, r2
  4011e4:	d803      	bhi.n	4011ee <system_init_flash+0x3a>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4011e6:	4b10      	ldr	r3, [pc, #64]	; (401228 <system_init_flash+0x74>)
  4011e8:	4a13      	ldr	r2, [pc, #76]	; (401238 <system_init_flash+0x84>)
  4011ea:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4011ec:	e013      	b.n	401216 <system_init_flash+0x62>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4011ee:	687b      	ldr	r3, [r7, #4]
  4011f0:	4a12      	ldr	r2, [pc, #72]	; (40123c <system_init_flash+0x88>)
  4011f2:	4293      	cmp	r3, r2
  4011f4:	d803      	bhi.n	4011fe <system_init_flash+0x4a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4011f6:	4b0c      	ldr	r3, [pc, #48]	; (401228 <system_init_flash+0x74>)
  4011f8:	4a11      	ldr	r2, [pc, #68]	; (401240 <system_init_flash+0x8c>)
  4011fa:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4011fc:	e00b      	b.n	401216 <system_init_flash+0x62>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4011fe:	687b      	ldr	r3, [r7, #4]
  401200:	4a10      	ldr	r2, [pc, #64]	; (401244 <system_init_flash+0x90>)
  401202:	4293      	cmp	r3, r2
  401204:	d804      	bhi.n	401210 <system_init_flash+0x5c>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401206:	4b08      	ldr	r3, [pc, #32]	; (401228 <system_init_flash+0x74>)
  401208:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40120c:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  40120e:	e002      	b.n	401216 <system_init_flash+0x62>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401210:	4b05      	ldr	r3, [pc, #20]	; (401228 <system_init_flash+0x74>)
  401212:	4a0d      	ldr	r2, [pc, #52]	; (401248 <system_init_flash+0x94>)
  401214:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401216:	bf00      	nop
  401218:	370c      	adds	r7, #12
  40121a:	46bd      	mov	sp, r7
  40121c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401220:	4770      	bx	lr
  401222:	bf00      	nop
  401224:	01312cff 	.word	0x01312cff
  401228:	400e0c00 	.word	0x400e0c00
  40122c:	026259ff 	.word	0x026259ff
  401230:	04000100 	.word	0x04000100
  401234:	039386ff 	.word	0x039386ff
  401238:	04000200 	.word	0x04000200
  40123c:	04c4b3ff 	.word	0x04c4b3ff
  401240:	04000300 	.word	0x04000300
  401244:	05f5e0ff 	.word	0x05f5e0ff
  401248:	04000500 	.word	0x04000500

0040124c <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  40124c:	b480      	push	{r7}
  40124e:	b083      	sub	sp, #12
  401250:	af00      	add	r7, sp, #0
  401252:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401254:	687b      	ldr	r3, [r7, #4]
  401256:	2b07      	cmp	r3, #7
  401258:	d825      	bhi.n	4012a6 <osc_get_rate+0x5a>
  40125a:	a201      	add	r2, pc, #4	; (adr r2, 401260 <osc_get_rate+0x14>)
  40125c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401260:	00401281 	.word	0x00401281
  401264:	00401287 	.word	0x00401287
  401268:	0040128d 	.word	0x0040128d
  40126c:	00401293 	.word	0x00401293
  401270:	00401297 	.word	0x00401297
  401274:	0040129b 	.word	0x0040129b
  401278:	0040129f 	.word	0x0040129f
  40127c:	004012a3 	.word	0x004012a3
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  401280:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401284:	e010      	b.n	4012a8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  401286:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40128a:	e00d      	b.n	4012a8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  40128c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401290:	e00a      	b.n	4012a8 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  401292:	4b08      	ldr	r3, [pc, #32]	; (4012b4 <osc_get_rate+0x68>)
  401294:	e008      	b.n	4012a8 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  401296:	4b08      	ldr	r3, [pc, #32]	; (4012b8 <osc_get_rate+0x6c>)
  401298:	e006      	b.n	4012a8 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40129a:	4b08      	ldr	r3, [pc, #32]	; (4012bc <osc_get_rate+0x70>)
  40129c:	e004      	b.n	4012a8 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40129e:	4b07      	ldr	r3, [pc, #28]	; (4012bc <osc_get_rate+0x70>)
  4012a0:	e002      	b.n	4012a8 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4012a2:	4b06      	ldr	r3, [pc, #24]	; (4012bc <osc_get_rate+0x70>)
  4012a4:	e000      	b.n	4012a8 <osc_get_rate+0x5c>
	}

	return 0;
  4012a6:	2300      	movs	r3, #0
}
  4012a8:	4618      	mov	r0, r3
  4012aa:	370c      	adds	r7, #12
  4012ac:	46bd      	mov	sp, r7
  4012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012b2:	4770      	bx	lr
  4012b4:	003d0900 	.word	0x003d0900
  4012b8:	007a1200 	.word	0x007a1200
  4012bc:	00b71b00 	.word	0x00b71b00

004012c0 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4012c0:	b580      	push	{r7, lr}
  4012c2:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4012c4:	2006      	movs	r0, #6
  4012c6:	4b05      	ldr	r3, [pc, #20]	; (4012dc <sysclk_get_main_hz+0x1c>)
  4012c8:	4798      	blx	r3
  4012ca:	4602      	mov	r2, r0
  4012cc:	4613      	mov	r3, r2
  4012ce:	009b      	lsls	r3, r3, #2
  4012d0:	4413      	add	r3, r2
  4012d2:	009a      	lsls	r2, r3, #2
  4012d4:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4012d6:	4618      	mov	r0, r3
  4012d8:	bd80      	pop	{r7, pc}
  4012da:	bf00      	nop
  4012dc:	0040124d 	.word	0x0040124d

004012e0 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4012e0:	b580      	push	{r7, lr}
  4012e2:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4012e4:	4b02      	ldr	r3, [pc, #8]	; (4012f0 <sysclk_get_cpu_hz+0x10>)
  4012e6:	4798      	blx	r3
  4012e8:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4012ea:	4618      	mov	r0, r3
  4012ec:	bd80      	pop	{r7, pc}
  4012ee:	bf00      	nop
  4012f0:	004012c1 	.word	0x004012c1

004012f4 <ledverdeConfig>:
/* Funes	                                                            */
/************************************************************************/
/**
 * @Brief Inicializa o pino do LED
 */
void ledverdeConfig(){
  4012f4:	b480      	push	{r7}
  4012f6:	af00      	add	r7, sp, #0
	//Representa o status de irrigao ATIVO
	PMC->PMC_PCER0 = (1<<LED_VERDE_PIO_ID);	
  4012f8:	4b0a      	ldr	r3, [pc, #40]	; (401324 <ledverdeConfig+0x30>)
  4012fa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  4012fe:	611a      	str	r2, [r3, #16]
	LED_VERDE_PIO->PIO_OER  = LED_VERDE_PIN_MASK;
  401300:	4b09      	ldr	r3, [pc, #36]	; (401328 <ledverdeConfig+0x34>)
  401302:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401306:	611a      	str	r2, [r3, #16]
	LED_VERDE_PIO->PIO_PER  = LED_VERDE_PIN_MASK;
  401308:	4b07      	ldr	r3, [pc, #28]	; (401328 <ledverdeConfig+0x34>)
  40130a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  40130e:	601a      	str	r2, [r3, #0]
	LED_VERDE_PIO->PIO_CODR = LED_VERDE_PIN_MASK;
  401310:	4b05      	ldr	r3, [pc, #20]	; (401328 <ledverdeConfig+0x34>)
  401312:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401316:	635a      	str	r2, [r3, #52]	; 0x34
};
  401318:	bf00      	nop
  40131a:	46bd      	mov	sp, r7
  40131c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401320:	4770      	bx	lr
  401322:	bf00      	nop
  401324:	400e0600 	.word	0x400e0600
  401328:	400e1200 	.word	0x400e1200

0040132c <ledvermelhoConfig>:

void ledvermelhoConfig(){
  40132c:	b480      	push	{r7}
  40132e:	af00      	add	r7, sp, #0
	//Representa o status de irrigao INATIVO
	PMC->PMC_PCER0 = (1<<LED_VERMELHO_PIO_ID);
  401330:	4b0a      	ldr	r3, [pc, #40]	; (40135c <ledvermelhoConfig+0x30>)
  401332:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  401336:	611a      	str	r2, [r3, #16]
	LED_VERMELHO_PIO->PIO_OER  = LED_VERMELHO_PIN_MASK;
  401338:	4b09      	ldr	r3, [pc, #36]	; (401360 <ledvermelhoConfig+0x34>)
  40133a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  40133e:	611a      	str	r2, [r3, #16]
	LED_VERMELHO_PIO->PIO_PER  = LED_VERMELHO_PIN_MASK;
  401340:	4b07      	ldr	r3, [pc, #28]	; (401360 <ledvermelhoConfig+0x34>)
  401342:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  401346:	601a      	str	r2, [r3, #0]
	LED_VERMELHO_PIO->PIO_SODR = LED_VERMELHO_PIN_MASK;
  401348:	4b05      	ldr	r3, [pc, #20]	; (401360 <ledvermelhoConfig+0x34>)
  40134a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  40134e:	631a      	str	r2, [r3, #48]	; 0x30
};
  401350:	bf00      	nop
  401352:	46bd      	mov	sp, r7
  401354:	f85d 7b04 	ldr.w	r7, [sp], #4
  401358:	4770      	bx	lr
  40135a:	bf00      	nop
  40135c:	400e0600 	.word	0x400e0600
  401360:	400e1400 	.word	0x400e1400

00401364 <butConfig>:

void butConfig(){
  401364:	b480      	push	{r7}
  401366:	af00      	add	r7, sp, #0
	PMC->PMC_PCER0= (1<<BUT_PIO_ID);
  401368:	4b0a      	ldr	r3, [pc, #40]	; (401394 <butConfig+0x30>)
  40136a:	f44f 6280 	mov.w	r2, #1024	; 0x400
  40136e:	611a      	str	r2, [r3, #16]
	BUT_PIO->PIO_PER = BUT_PIN_MASK;
  401370:	4b09      	ldr	r3, [pc, #36]	; (401398 <butConfig+0x34>)
  401372:	2240      	movs	r2, #64	; 0x40
  401374:	601a      	str	r2, [r3, #0]
	BUT_PIO->PIO_ODR = BUT_PIN_MASK;
  401376:	4b08      	ldr	r3, [pc, #32]	; (401398 <butConfig+0x34>)
  401378:	2240      	movs	r2, #64	; 0x40
  40137a:	615a      	str	r2, [r3, #20]
	BUT_PIO->PIO_PUER= BUT_PIN_MASK;
  40137c:	4b06      	ldr	r3, [pc, #24]	; (401398 <butConfig+0x34>)
  40137e:	2240      	movs	r2, #64	; 0x40
  401380:	665a      	str	r2, [r3, #100]	; 0x64
	BUT_PIO->PIO_IFER= BUT_PIN_MASK;
  401382:	4b05      	ldr	r3, [pc, #20]	; (401398 <butConfig+0x34>)
  401384:	2240      	movs	r2, #64	; 0x40
  401386:	621a      	str	r2, [r3, #32]
};
  401388:	bf00      	nop
  40138a:	46bd      	mov	sp, r7
  40138c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401390:	4770      	bx	lr
  401392:	bf00      	nop
  401394:	400e0600 	.word	0x400e0600
  401398:	400e0e00 	.word	0x400e0e00

0040139c <sensorConfig>:

void sensorConfig(){
  40139c:	b480      	push	{r7}
  40139e:	af00      	add	r7, sp, #0
	PMC->PMC_PCER0= (1<<SENSOR_PIO_ID);
  4013a0:	4b06      	ldr	r3, [pc, #24]	; (4013bc <sensorConfig+0x20>)
  4013a2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  4013a6:	611a      	str	r2, [r3, #16]
	SENSOR_PIO->PIO_ODR = SENSOR_PIN_MASK;	
  4013a8:	4b05      	ldr	r3, [pc, #20]	; (4013c0 <sensorConfig+0x24>)
  4013aa:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4013ae:	615a      	str	r2, [r3, #20]
}
  4013b0:	bf00      	nop
  4013b2:	46bd      	mov	sp, r7
  4013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013b8:	4770      	bx	lr
  4013ba:	bf00      	nop
  4013bc:	400e0600 	.word	0x400e0600
  4013c0:	400e1400 	.word	0x400e1400

004013c4 <valvulaConfig>:

void valvulaConfig(){
  4013c4:	b480      	push	{r7}
  4013c6:	af00      	add	r7, sp, #0
	//Representada pelo LED azul na placa
	PMC->PMC_PCER0 = (1<<VALVULA_PIO_ID);
  4013c8:	4b0a      	ldr	r3, [pc, #40]	; (4013f4 <valvulaConfig+0x30>)
  4013ca:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  4013ce:	611a      	str	r2, [r3, #16]
	VALVULA_PIO->PIO_OER  = VALVULA_PIN_MASK;
  4013d0:	4b09      	ldr	r3, [pc, #36]	; (4013f8 <valvulaConfig+0x34>)
  4013d2:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4013d6:	611a      	str	r2, [r3, #16]
	VALVULA_PIO->PIO_PER  = VALVULA_PIN_MASK;
  4013d8:	4b07      	ldr	r3, [pc, #28]	; (4013f8 <valvulaConfig+0x34>)
  4013da:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4013de:	601a      	str	r2, [r3, #0]
	VALVULA_PIO->PIO_CODR = VALVULA_PIN_MASK;
  4013e0:	4b05      	ldr	r3, [pc, #20]	; (4013f8 <valvulaConfig+0x34>)
  4013e2:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4013e6:	635a      	str	r2, [r3, #52]	; 0x34
};
  4013e8:	bf00      	nop
  4013ea:	46bd      	mov	sp, r7
  4013ec:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013f0:	4770      	bx	lr
  4013f2:	bf00      	nop
  4013f4:	400e0600 	.word	0x400e0600
  4013f8:	400e1400 	.word	0x400e1400

004013fc <offIrrigacao>:

void offIrrigacao(){
  4013fc:	b480      	push	{r7}
  4013fe:	af00      	add	r7, sp, #0
	LED_VERDE_PIO->PIO_SODR = LED_VERDE_PIN_MASK; //apaga led verde (status: INATIVO)
  401400:	4b08      	ldr	r3, [pc, #32]	; (401424 <offIrrigacao+0x28>)
  401402:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401406:	631a      	str	r2, [r3, #48]	; 0x30
	LED_VERMELHO_PIO->PIO_CODR = LED_VERMELHO_PIN_MASK; //acende led vermelho (status: INATIVO)
  401408:	4b07      	ldr	r3, [pc, #28]	; (401428 <offIrrigacao+0x2c>)
  40140a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  40140e:	635a      	str	r2, [r3, #52]	; 0x34
	VALVULA_PIO->PIO_SODR = VALVULA_PIN_MASK;	//apaga led azul (valvula DESLIGADA)
  401410:	4b05      	ldr	r3, [pc, #20]	; (401428 <offIrrigacao+0x2c>)
  401412:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401416:	631a      	str	r2, [r3, #48]	; 0x30
};
  401418:	bf00      	nop
  40141a:	46bd      	mov	sp, r7
  40141c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401420:	4770      	bx	lr
  401422:	bf00      	nop
  401424:	400e1200 	.word	0x400e1200
  401428:	400e1400 	.word	0x400e1400

0040142c <onIrrigacao>:

void onIrrigacao(){
  40142c:	b480      	push	{r7}
  40142e:	af00      	add	r7, sp, #0
	LED_VERDE_PIO->PIO_CODR = LED_VERDE_PIN_MASK; //acende led verde	(status: ATIVO)
  401430:	4b08      	ldr	r3, [pc, #32]	; (401454 <onIrrigacao+0x28>)
  401432:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401436:	635a      	str	r2, [r3, #52]	; 0x34
	LED_VERMELHO_PIO->PIO_SODR = LED_VERMELHO_PIN_MASK; //apaga led vermelho (status: ATIVO)
  401438:	4b07      	ldr	r3, [pc, #28]	; (401458 <onIrrigacao+0x2c>)
  40143a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  40143e:	631a      	str	r2, [r3, #48]	; 0x30
	VALVULA_PIO->PIO_CODR = VALVULA_PIN_MASK; //acende led azul (valvula DESLIGADA)
  401440:	4b05      	ldr	r3, [pc, #20]	; (401458 <onIrrigacao+0x2c>)
  401442:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401446:	635a      	str	r2, [r3, #52]	; 0x34
}
  401448:	bf00      	nop
  40144a:	46bd      	mov	sp, r7
  40144c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401450:	4770      	bx	lr
  401452:	bf00      	nop
  401454:	400e1200 	.word	0x400e1200
  401458:	400e1400 	.word	0x400e1400

0040145c <main>:

/************************************************************************/
/* Main                                                                 */
/************************************************************************/
int main(void)
{
  40145c:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
  401460:	af00      	add	r7, sp, #0

	/************************************************************************/
	/* Inicializao bsica do uC                                           */
	/************************************************************************/
	sysclk_init();
  401462:	4b2b      	ldr	r3, [pc, #172]	; (401510 <main+0xb4>)
  401464:	4798      	blx	r3
	board_init();
  401466:	4b2b      	ldr	r3, [pc, #172]	; (401514 <main+0xb8>)
  401468:	4798      	blx	r3
	WDT->WDT_MR = WDT_MR_WDDIS;
  40146a:	4b2b      	ldr	r3, [pc, #172]	; (401518 <main+0xbc>)
  40146c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401470:	605a      	str	r2, [r3, #4]
	
	/************************************************************************/
	/* Inicializa perifericos                                               */
	/************************************************************************/
	// Configura LED em modo sada
	ledverdeConfig();
  401472:	4b2a      	ldr	r3, [pc, #168]	; (40151c <main+0xc0>)
  401474:	4798      	blx	r3
	ledvermelhoConfig();
  401476:	4b2a      	ldr	r3, [pc, #168]	; (401520 <main+0xc4>)
  401478:	4798      	blx	r3

	// Configura botao
	butConfig();	
  40147a:	4b2a      	ldr	r3, [pc, #168]	; (401524 <main+0xc8>)
  40147c:	4798      	blx	r3
	
	//Configura Sensor
	sensorConfig();
  40147e:	4b2a      	ldr	r3, [pc, #168]	; (401528 <main+0xcc>)
  401480:	4798      	blx	r3
	
	//Configura valvula
	valvulaConfig();
  401482:	4b2a      	ldr	r3, [pc, #168]	; (40152c <main+0xd0>)
  401484:	4798      	blx	r3
	
	//Configura irrigao
	offIrrigacao();
  401486:	4b2a      	ldr	r3, [pc, #168]	; (401530 <main+0xd4>)
  401488:	4798      	blx	r3
	/* Super loop                                                           */
	/************************************************************************/
	while(1){		
		//leitura do botao
		
 		if( !(BUT_PIO->PIO_PDSR & BUT_PIN_MASK)  ){
  40148a:	4b2a      	ldr	r3, [pc, #168]	; (401534 <main+0xd8>)
  40148c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  40148e:	f003 0340 	and.w	r3, r3, #64	; 0x40
  401492:	2b00      	cmp	r3, #0
  401494:	d102      	bne.n	40149c <main+0x40>
 			onIrrigacao();
  401496:	4b28      	ldr	r3, [pc, #160]	; (401538 <main+0xdc>)
  401498:	4798      	blx	r3
  40149a:	e00a      	b.n	4014b2 <main+0x56>
 		}
 			
 		//leitura sensor
 		else if ( (SENSOR_PIO->PIO_PDSR & SENSOR_PIN_MASK) ){
  40149c:	4b27      	ldr	r3, [pc, #156]	; (40153c <main+0xe0>)
  40149e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  4014a0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
  4014a4:	2b00      	cmp	r3, #0
  4014a6:	d002      	beq.n	4014ae <main+0x52>
 			onIrrigacao();
  4014a8:	4b23      	ldr	r3, [pc, #140]	; (401538 <main+0xdc>)
  4014aa:	4798      	blx	r3
  4014ac:	e001      	b.n	4014b2 <main+0x56>
 		}
 
 		else{
 			offIrrigacao();
  4014ae:	4b20      	ldr	r3, [pc, #128]	; (401530 <main+0xd4>)
  4014b0:	4798      	blx	r3
 		}
 		
 		delay_ms(100);
  4014b2:	4b23      	ldr	r3, [pc, #140]	; (401540 <main+0xe4>)
  4014b4:	4798      	blx	r3
  4014b6:	4603      	mov	r3, r0
  4014b8:	4619      	mov	r1, r3
  4014ba:	f04f 0200 	mov.w	r2, #0
  4014be:	460b      	mov	r3, r1
  4014c0:	4614      	mov	r4, r2
  4014c2:	18db      	adds	r3, r3, r3
  4014c4:	eb44 0404 	adc.w	r4, r4, r4
  4014c8:	185b      	adds	r3, r3, r1
  4014ca:	eb44 0402 	adc.w	r4, r4, r2
  4014ce:	0166      	lsls	r6, r4, #5
  4014d0:	ea46 66d3 	orr.w	r6, r6, r3, lsr #27
  4014d4:	015d      	lsls	r5, r3, #5
  4014d6:	195b      	adds	r3, r3, r5
  4014d8:	eb44 0406 	adc.w	r4, r4, r6
  4014dc:	185b      	adds	r3, r3, r1
  4014de:	eb44 0402 	adc.w	r4, r4, r2
  4014e2:	f241 712b 	movw	r1, #5931	; 0x172b
  4014e6:	f04f 0200 	mov.w	r2, #0
  4014ea:	eb13 0b01 	adds.w	fp, r3, r1
  4014ee:	eb44 0c02 	adc.w	ip, r4, r2
  4014f2:	4658      	mov	r0, fp
  4014f4:	4661      	mov	r1, ip
  4014f6:	4c13      	ldr	r4, [pc, #76]	; (401544 <main+0xe8>)
  4014f8:	f241 722c 	movw	r2, #5932	; 0x172c
  4014fc:	f04f 0300 	mov.w	r3, #0
  401500:	47a0      	blx	r4
  401502:	4603      	mov	r3, r0
  401504:	460c      	mov	r4, r1
  401506:	4618      	mov	r0, r3
  401508:	4b0f      	ldr	r3, [pc, #60]	; (401548 <main+0xec>)
  40150a:	4798      	blx	r3
 	};
  40150c:	e7bd      	b.n	40148a <main+0x2e>
  40150e:	bf00      	nop
  401510:	0040049d 	.word	0x0040049d
  401514:	004009ad 	.word	0x004009ad
  401518:	400e1850 	.word	0x400e1850
  40151c:	004012f5 	.word	0x004012f5
  401520:	0040132d 	.word	0x0040132d
  401524:	00401365 	.word	0x00401365
  401528:	0040139d 	.word	0x0040139d
  40152c:	004013c5 	.word	0x004013c5
  401530:	004013fd 	.word	0x004013fd
  401534:	400e0e00 	.word	0x400e0e00
  401538:	0040142d 	.word	0x0040142d
  40153c:	400e1400 	.word	0x400e1400
  401540:	004012e1 	.word	0x004012e1
  401544:	0040154d 	.word	0x0040154d
  401548:	20400001 	.word	0x20400001

0040154c <__aeabi_uldivmod>:
  40154c:	b953      	cbnz	r3, 401564 <__aeabi_uldivmod+0x18>
  40154e:	b94a      	cbnz	r2, 401564 <__aeabi_uldivmod+0x18>
  401550:	2900      	cmp	r1, #0
  401552:	bf08      	it	eq
  401554:	2800      	cmpeq	r0, #0
  401556:	bf1c      	itt	ne
  401558:	f04f 31ff 	movne.w	r1, #4294967295
  40155c:	f04f 30ff 	movne.w	r0, #4294967295
  401560:	f000 b97e 	b.w	401860 <__aeabi_idiv0>
  401564:	f1ad 0c08 	sub.w	ip, sp, #8
  401568:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  40156c:	f000 f806 	bl	40157c <__udivmoddi4>
  401570:	f8dd e004 	ldr.w	lr, [sp, #4]
  401574:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401578:	b004      	add	sp, #16
  40157a:	4770      	bx	lr

0040157c <__udivmoddi4>:
  40157c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401580:	468c      	mov	ip, r1
  401582:	460e      	mov	r6, r1
  401584:	4604      	mov	r4, r0
  401586:	9d08      	ldr	r5, [sp, #32]
  401588:	2b00      	cmp	r3, #0
  40158a:	d150      	bne.n	40162e <__udivmoddi4+0xb2>
  40158c:	428a      	cmp	r2, r1
  40158e:	4617      	mov	r7, r2
  401590:	d96c      	bls.n	40166c <__udivmoddi4+0xf0>
  401592:	fab2 fe82 	clz	lr, r2
  401596:	f1be 0f00 	cmp.w	lr, #0
  40159a:	d00b      	beq.n	4015b4 <__udivmoddi4+0x38>
  40159c:	f1ce 0420 	rsb	r4, lr, #32
  4015a0:	fa20 f404 	lsr.w	r4, r0, r4
  4015a4:	fa01 f60e 	lsl.w	r6, r1, lr
  4015a8:	ea44 0c06 	orr.w	ip, r4, r6
  4015ac:	fa02 f70e 	lsl.w	r7, r2, lr
  4015b0:	fa00 f40e 	lsl.w	r4, r0, lr
  4015b4:	ea4f 4917 	mov.w	r9, r7, lsr #16
  4015b8:	0c22      	lsrs	r2, r4, #16
  4015ba:	fbbc f0f9 	udiv	r0, ip, r9
  4015be:	fa1f f887 	uxth.w	r8, r7
  4015c2:	fb09 c610 	mls	r6, r9, r0, ip
  4015c6:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  4015ca:	fb00 f308 	mul.w	r3, r0, r8
  4015ce:	42b3      	cmp	r3, r6
  4015d0:	d909      	bls.n	4015e6 <__udivmoddi4+0x6a>
  4015d2:	19f6      	adds	r6, r6, r7
  4015d4:	f100 32ff 	add.w	r2, r0, #4294967295
  4015d8:	f080 8122 	bcs.w	401820 <__udivmoddi4+0x2a4>
  4015dc:	42b3      	cmp	r3, r6
  4015de:	f240 811f 	bls.w	401820 <__udivmoddi4+0x2a4>
  4015e2:	3802      	subs	r0, #2
  4015e4:	443e      	add	r6, r7
  4015e6:	1af6      	subs	r6, r6, r3
  4015e8:	b2a2      	uxth	r2, r4
  4015ea:	fbb6 f3f9 	udiv	r3, r6, r9
  4015ee:	fb09 6613 	mls	r6, r9, r3, r6
  4015f2:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  4015f6:	fb03 f808 	mul.w	r8, r3, r8
  4015fa:	45a0      	cmp	r8, r4
  4015fc:	d909      	bls.n	401612 <__udivmoddi4+0x96>
  4015fe:	19e4      	adds	r4, r4, r7
  401600:	f103 32ff 	add.w	r2, r3, #4294967295
  401604:	f080 810a 	bcs.w	40181c <__udivmoddi4+0x2a0>
  401608:	45a0      	cmp	r8, r4
  40160a:	f240 8107 	bls.w	40181c <__udivmoddi4+0x2a0>
  40160e:	3b02      	subs	r3, #2
  401610:	443c      	add	r4, r7
  401612:	ebc8 0404 	rsb	r4, r8, r4
  401616:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  40161a:	2100      	movs	r1, #0
  40161c:	2d00      	cmp	r5, #0
  40161e:	d062      	beq.n	4016e6 <__udivmoddi4+0x16a>
  401620:	fa24 f40e 	lsr.w	r4, r4, lr
  401624:	2300      	movs	r3, #0
  401626:	602c      	str	r4, [r5, #0]
  401628:	606b      	str	r3, [r5, #4]
  40162a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40162e:	428b      	cmp	r3, r1
  401630:	d907      	bls.n	401642 <__udivmoddi4+0xc6>
  401632:	2d00      	cmp	r5, #0
  401634:	d055      	beq.n	4016e2 <__udivmoddi4+0x166>
  401636:	2100      	movs	r1, #0
  401638:	e885 0041 	stmia.w	r5, {r0, r6}
  40163c:	4608      	mov	r0, r1
  40163e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401642:	fab3 f183 	clz	r1, r3
  401646:	2900      	cmp	r1, #0
  401648:	f040 8090 	bne.w	40176c <__udivmoddi4+0x1f0>
  40164c:	42b3      	cmp	r3, r6
  40164e:	d302      	bcc.n	401656 <__udivmoddi4+0xda>
  401650:	4282      	cmp	r2, r0
  401652:	f200 80f8 	bhi.w	401846 <__udivmoddi4+0x2ca>
  401656:	1a84      	subs	r4, r0, r2
  401658:	eb66 0603 	sbc.w	r6, r6, r3
  40165c:	2001      	movs	r0, #1
  40165e:	46b4      	mov	ip, r6
  401660:	2d00      	cmp	r5, #0
  401662:	d040      	beq.n	4016e6 <__udivmoddi4+0x16a>
  401664:	e885 1010 	stmia.w	r5, {r4, ip}
  401668:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40166c:	b912      	cbnz	r2, 401674 <__udivmoddi4+0xf8>
  40166e:	2701      	movs	r7, #1
  401670:	fbb7 f7f2 	udiv	r7, r7, r2
  401674:	fab7 fe87 	clz	lr, r7
  401678:	f1be 0f00 	cmp.w	lr, #0
  40167c:	d135      	bne.n	4016ea <__udivmoddi4+0x16e>
  40167e:	1bf3      	subs	r3, r6, r7
  401680:	ea4f 4817 	mov.w	r8, r7, lsr #16
  401684:	fa1f fc87 	uxth.w	ip, r7
  401688:	2101      	movs	r1, #1
  40168a:	fbb3 f0f8 	udiv	r0, r3, r8
  40168e:	0c22      	lsrs	r2, r4, #16
  401690:	fb08 3610 	mls	r6, r8, r0, r3
  401694:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  401698:	fb0c f300 	mul.w	r3, ip, r0
  40169c:	42b3      	cmp	r3, r6
  40169e:	d907      	bls.n	4016b0 <__udivmoddi4+0x134>
  4016a0:	19f6      	adds	r6, r6, r7
  4016a2:	f100 32ff 	add.w	r2, r0, #4294967295
  4016a6:	d202      	bcs.n	4016ae <__udivmoddi4+0x132>
  4016a8:	42b3      	cmp	r3, r6
  4016aa:	f200 80ce 	bhi.w	40184a <__udivmoddi4+0x2ce>
  4016ae:	4610      	mov	r0, r2
  4016b0:	1af6      	subs	r6, r6, r3
  4016b2:	b2a2      	uxth	r2, r4
  4016b4:	fbb6 f3f8 	udiv	r3, r6, r8
  4016b8:	fb08 6613 	mls	r6, r8, r3, r6
  4016bc:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  4016c0:	fb0c fc03 	mul.w	ip, ip, r3
  4016c4:	45a4      	cmp	ip, r4
  4016c6:	d907      	bls.n	4016d8 <__udivmoddi4+0x15c>
  4016c8:	19e4      	adds	r4, r4, r7
  4016ca:	f103 32ff 	add.w	r2, r3, #4294967295
  4016ce:	d202      	bcs.n	4016d6 <__udivmoddi4+0x15a>
  4016d0:	45a4      	cmp	ip, r4
  4016d2:	f200 80b5 	bhi.w	401840 <__udivmoddi4+0x2c4>
  4016d6:	4613      	mov	r3, r2
  4016d8:	ebcc 0404 	rsb	r4, ip, r4
  4016dc:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  4016e0:	e79c      	b.n	40161c <__udivmoddi4+0xa0>
  4016e2:	4629      	mov	r1, r5
  4016e4:	4628      	mov	r0, r5
  4016e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4016ea:	f1ce 0120 	rsb	r1, lr, #32
  4016ee:	fa06 f30e 	lsl.w	r3, r6, lr
  4016f2:	fa07 f70e 	lsl.w	r7, r7, lr
  4016f6:	fa20 f901 	lsr.w	r9, r0, r1
  4016fa:	ea4f 4817 	mov.w	r8, r7, lsr #16
  4016fe:	40ce      	lsrs	r6, r1
  401700:	ea49 0903 	orr.w	r9, r9, r3
  401704:	fbb6 faf8 	udiv	sl, r6, r8
  401708:	ea4f 4419 	mov.w	r4, r9, lsr #16
  40170c:	fb08 661a 	mls	r6, r8, sl, r6
  401710:	fa1f fc87 	uxth.w	ip, r7
  401714:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  401718:	fb0a f20c 	mul.w	r2, sl, ip
  40171c:	429a      	cmp	r2, r3
  40171e:	fa00 f40e 	lsl.w	r4, r0, lr
  401722:	d90a      	bls.n	40173a <__udivmoddi4+0x1be>
  401724:	19db      	adds	r3, r3, r7
  401726:	f10a 31ff 	add.w	r1, sl, #4294967295
  40172a:	f080 8087 	bcs.w	40183c <__udivmoddi4+0x2c0>
  40172e:	429a      	cmp	r2, r3
  401730:	f240 8084 	bls.w	40183c <__udivmoddi4+0x2c0>
  401734:	f1aa 0a02 	sub.w	sl, sl, #2
  401738:	443b      	add	r3, r7
  40173a:	1a9b      	subs	r3, r3, r2
  40173c:	fa1f f989 	uxth.w	r9, r9
  401740:	fbb3 f1f8 	udiv	r1, r3, r8
  401744:	fb08 3311 	mls	r3, r8, r1, r3
  401748:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  40174c:	fb01 f60c 	mul.w	r6, r1, ip
  401750:	429e      	cmp	r6, r3
  401752:	d907      	bls.n	401764 <__udivmoddi4+0x1e8>
  401754:	19db      	adds	r3, r3, r7
  401756:	f101 32ff 	add.w	r2, r1, #4294967295
  40175a:	d26b      	bcs.n	401834 <__udivmoddi4+0x2b8>
  40175c:	429e      	cmp	r6, r3
  40175e:	d969      	bls.n	401834 <__udivmoddi4+0x2b8>
  401760:	3902      	subs	r1, #2
  401762:	443b      	add	r3, r7
  401764:	1b9b      	subs	r3, r3, r6
  401766:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  40176a:	e78e      	b.n	40168a <__udivmoddi4+0x10e>
  40176c:	f1c1 0e20 	rsb	lr, r1, #32
  401770:	fa22 f40e 	lsr.w	r4, r2, lr
  401774:	408b      	lsls	r3, r1
  401776:	4323      	orrs	r3, r4
  401778:	fa20 f70e 	lsr.w	r7, r0, lr
  40177c:	fa06 f401 	lsl.w	r4, r6, r1
  401780:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  401784:	fa26 f60e 	lsr.w	r6, r6, lr
  401788:	433c      	orrs	r4, r7
  40178a:	fbb6 f9fc 	udiv	r9, r6, ip
  40178e:	0c27      	lsrs	r7, r4, #16
  401790:	fb0c 6619 	mls	r6, ip, r9, r6
  401794:	fa1f f883 	uxth.w	r8, r3
  401798:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  40179c:	fb09 f708 	mul.w	r7, r9, r8
  4017a0:	42b7      	cmp	r7, r6
  4017a2:	fa02 f201 	lsl.w	r2, r2, r1
  4017a6:	fa00 fa01 	lsl.w	sl, r0, r1
  4017aa:	d908      	bls.n	4017be <__udivmoddi4+0x242>
  4017ac:	18f6      	adds	r6, r6, r3
  4017ae:	f109 30ff 	add.w	r0, r9, #4294967295
  4017b2:	d241      	bcs.n	401838 <__udivmoddi4+0x2bc>
  4017b4:	42b7      	cmp	r7, r6
  4017b6:	d93f      	bls.n	401838 <__udivmoddi4+0x2bc>
  4017b8:	f1a9 0902 	sub.w	r9, r9, #2
  4017bc:	441e      	add	r6, r3
  4017be:	1bf6      	subs	r6, r6, r7
  4017c0:	b2a0      	uxth	r0, r4
  4017c2:	fbb6 f4fc 	udiv	r4, r6, ip
  4017c6:	fb0c 6614 	mls	r6, ip, r4, r6
  4017ca:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  4017ce:	fb04 f808 	mul.w	r8, r4, r8
  4017d2:	45b8      	cmp	r8, r7
  4017d4:	d907      	bls.n	4017e6 <__udivmoddi4+0x26a>
  4017d6:	18ff      	adds	r7, r7, r3
  4017d8:	f104 30ff 	add.w	r0, r4, #4294967295
  4017dc:	d228      	bcs.n	401830 <__udivmoddi4+0x2b4>
  4017de:	45b8      	cmp	r8, r7
  4017e0:	d926      	bls.n	401830 <__udivmoddi4+0x2b4>
  4017e2:	3c02      	subs	r4, #2
  4017e4:	441f      	add	r7, r3
  4017e6:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  4017ea:	ebc8 0707 	rsb	r7, r8, r7
  4017ee:	fba0 8902 	umull	r8, r9, r0, r2
  4017f2:	454f      	cmp	r7, r9
  4017f4:	4644      	mov	r4, r8
  4017f6:	464e      	mov	r6, r9
  4017f8:	d314      	bcc.n	401824 <__udivmoddi4+0x2a8>
  4017fa:	d029      	beq.n	401850 <__udivmoddi4+0x2d4>
  4017fc:	b365      	cbz	r5, 401858 <__udivmoddi4+0x2dc>
  4017fe:	ebba 0304 	subs.w	r3, sl, r4
  401802:	eb67 0706 	sbc.w	r7, r7, r6
  401806:	fa07 fe0e 	lsl.w	lr, r7, lr
  40180a:	40cb      	lsrs	r3, r1
  40180c:	40cf      	lsrs	r7, r1
  40180e:	ea4e 0303 	orr.w	r3, lr, r3
  401812:	e885 0088 	stmia.w	r5, {r3, r7}
  401816:	2100      	movs	r1, #0
  401818:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40181c:	4613      	mov	r3, r2
  40181e:	e6f8      	b.n	401612 <__udivmoddi4+0x96>
  401820:	4610      	mov	r0, r2
  401822:	e6e0      	b.n	4015e6 <__udivmoddi4+0x6a>
  401824:	ebb8 0402 	subs.w	r4, r8, r2
  401828:	eb69 0603 	sbc.w	r6, r9, r3
  40182c:	3801      	subs	r0, #1
  40182e:	e7e5      	b.n	4017fc <__udivmoddi4+0x280>
  401830:	4604      	mov	r4, r0
  401832:	e7d8      	b.n	4017e6 <__udivmoddi4+0x26a>
  401834:	4611      	mov	r1, r2
  401836:	e795      	b.n	401764 <__udivmoddi4+0x1e8>
  401838:	4681      	mov	r9, r0
  40183a:	e7c0      	b.n	4017be <__udivmoddi4+0x242>
  40183c:	468a      	mov	sl, r1
  40183e:	e77c      	b.n	40173a <__udivmoddi4+0x1be>
  401840:	3b02      	subs	r3, #2
  401842:	443c      	add	r4, r7
  401844:	e748      	b.n	4016d8 <__udivmoddi4+0x15c>
  401846:	4608      	mov	r0, r1
  401848:	e70a      	b.n	401660 <__udivmoddi4+0xe4>
  40184a:	3802      	subs	r0, #2
  40184c:	443e      	add	r6, r7
  40184e:	e72f      	b.n	4016b0 <__udivmoddi4+0x134>
  401850:	45c2      	cmp	sl, r8
  401852:	d3e7      	bcc.n	401824 <__udivmoddi4+0x2a8>
  401854:	463e      	mov	r6, r7
  401856:	e7d1      	b.n	4017fc <__udivmoddi4+0x280>
  401858:	4629      	mov	r1, r5
  40185a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40185e:	bf00      	nop

00401860 <__aeabi_idiv0>:
  401860:	4770      	bx	lr
  401862:	bf00      	nop

00401864 <__libc_init_array>:
  401864:	b570      	push	{r4, r5, r6, lr}
  401866:	4e0f      	ldr	r6, [pc, #60]	; (4018a4 <__libc_init_array+0x40>)
  401868:	4d0f      	ldr	r5, [pc, #60]	; (4018a8 <__libc_init_array+0x44>)
  40186a:	1b76      	subs	r6, r6, r5
  40186c:	10b6      	asrs	r6, r6, #2
  40186e:	bf18      	it	ne
  401870:	2400      	movne	r4, #0
  401872:	d005      	beq.n	401880 <__libc_init_array+0x1c>
  401874:	3401      	adds	r4, #1
  401876:	f855 3b04 	ldr.w	r3, [r5], #4
  40187a:	4798      	blx	r3
  40187c:	42a6      	cmp	r6, r4
  40187e:	d1f9      	bne.n	401874 <__libc_init_array+0x10>
  401880:	4e0a      	ldr	r6, [pc, #40]	; (4018ac <__libc_init_array+0x48>)
  401882:	4d0b      	ldr	r5, [pc, #44]	; (4018b0 <__libc_init_array+0x4c>)
  401884:	1b76      	subs	r6, r6, r5
  401886:	f000 f88f 	bl	4019a8 <_init>
  40188a:	10b6      	asrs	r6, r6, #2
  40188c:	bf18      	it	ne
  40188e:	2400      	movne	r4, #0
  401890:	d006      	beq.n	4018a0 <__libc_init_array+0x3c>
  401892:	3401      	adds	r4, #1
  401894:	f855 3b04 	ldr.w	r3, [r5], #4
  401898:	4798      	blx	r3
  40189a:	42a6      	cmp	r6, r4
  40189c:	d1f9      	bne.n	401892 <__libc_init_array+0x2e>
  40189e:	bd70      	pop	{r4, r5, r6, pc}
  4018a0:	bd70      	pop	{r4, r5, r6, pc}
  4018a2:	bf00      	nop
  4018a4:	004019b4 	.word	0x004019b4
  4018a8:	004019b4 	.word	0x004019b4
  4018ac:	004019bc 	.word	0x004019bc
  4018b0:	004019b4 	.word	0x004019b4

004018b4 <register_fini>:
  4018b4:	4b02      	ldr	r3, [pc, #8]	; (4018c0 <register_fini+0xc>)
  4018b6:	b113      	cbz	r3, 4018be <register_fini+0xa>
  4018b8:	4802      	ldr	r0, [pc, #8]	; (4018c4 <register_fini+0x10>)
  4018ba:	f000 b805 	b.w	4018c8 <atexit>
  4018be:	4770      	bx	lr
  4018c0:	00000000 	.word	0x00000000
  4018c4:	004018d5 	.word	0x004018d5

004018c8 <atexit>:
  4018c8:	2300      	movs	r3, #0
  4018ca:	4601      	mov	r1, r0
  4018cc:	461a      	mov	r2, r3
  4018ce:	4618      	mov	r0, r3
  4018d0:	f000 b814 	b.w	4018fc <__register_exitproc>

004018d4 <__libc_fini_array>:
  4018d4:	b538      	push	{r3, r4, r5, lr}
  4018d6:	4d07      	ldr	r5, [pc, #28]	; (4018f4 <__libc_fini_array+0x20>)
  4018d8:	4c07      	ldr	r4, [pc, #28]	; (4018f8 <__libc_fini_array+0x24>)
  4018da:	1b2c      	subs	r4, r5, r4
  4018dc:	10a4      	asrs	r4, r4, #2
  4018de:	d005      	beq.n	4018ec <__libc_fini_array+0x18>
  4018e0:	3c01      	subs	r4, #1
  4018e2:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4018e6:	4798      	blx	r3
  4018e8:	2c00      	cmp	r4, #0
  4018ea:	d1f9      	bne.n	4018e0 <__libc_fini_array+0xc>
  4018ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4018f0:	f000 b864 	b.w	4019bc <_fini>
  4018f4:	004019cc 	.word	0x004019cc
  4018f8:	004019c8 	.word	0x004019c8

004018fc <__register_exitproc>:
  4018fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401900:	4c25      	ldr	r4, [pc, #148]	; (401998 <__register_exitproc+0x9c>)
  401902:	6825      	ldr	r5, [r4, #0]
  401904:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  401908:	4606      	mov	r6, r0
  40190a:	4688      	mov	r8, r1
  40190c:	4692      	mov	sl, r2
  40190e:	4699      	mov	r9, r3
  401910:	b3c4      	cbz	r4, 401984 <__register_exitproc+0x88>
  401912:	6860      	ldr	r0, [r4, #4]
  401914:	281f      	cmp	r0, #31
  401916:	dc17      	bgt.n	401948 <__register_exitproc+0x4c>
  401918:	1c43      	adds	r3, r0, #1
  40191a:	b176      	cbz	r6, 40193a <__register_exitproc+0x3e>
  40191c:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  401920:	2201      	movs	r2, #1
  401922:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  401926:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  40192a:	4082      	lsls	r2, r0
  40192c:	4311      	orrs	r1, r2
  40192e:	2e02      	cmp	r6, #2
  401930:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  401934:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  401938:	d01e      	beq.n	401978 <__register_exitproc+0x7c>
  40193a:	3002      	adds	r0, #2
  40193c:	6063      	str	r3, [r4, #4]
  40193e:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  401942:	2000      	movs	r0, #0
  401944:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401948:	4b14      	ldr	r3, [pc, #80]	; (40199c <__register_exitproc+0xa0>)
  40194a:	b303      	cbz	r3, 40198e <__register_exitproc+0x92>
  40194c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  401950:	f3af 8000 	nop.w
  401954:	4604      	mov	r4, r0
  401956:	b1d0      	cbz	r0, 40198e <__register_exitproc+0x92>
  401958:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  40195c:	2700      	movs	r7, #0
  40195e:	e880 0088 	stmia.w	r0, {r3, r7}
  401962:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  401966:	4638      	mov	r0, r7
  401968:	2301      	movs	r3, #1
  40196a:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40196e:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  401972:	2e00      	cmp	r6, #0
  401974:	d0e1      	beq.n	40193a <__register_exitproc+0x3e>
  401976:	e7d1      	b.n	40191c <__register_exitproc+0x20>
  401978:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  40197c:	430a      	orrs	r2, r1
  40197e:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  401982:	e7da      	b.n	40193a <__register_exitproc+0x3e>
  401984:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  401988:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40198c:	e7c1      	b.n	401912 <__register_exitproc+0x16>
  40198e:	f04f 30ff 	mov.w	r0, #4294967295
  401992:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401996:	bf00      	nop
  401998:	004019a4 	.word	0x004019a4
  40199c:	00000000 	.word	0x00000000
  4019a0:	00000043 	.word	0x00000043

004019a4 <_global_impure_ptr>:
  4019a4:	20400018                                ..@ 

004019a8 <_init>:
  4019a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4019aa:	bf00      	nop
  4019ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4019ae:	bc08      	pop	{r3}
  4019b0:	469e      	mov	lr, r3
  4019b2:	4770      	bx	lr

004019b4 <__init_array_start>:
  4019b4:	004018b5 	.word	0x004018b5

004019b8 <__frame_dummy_init_array_entry>:
  4019b8:	00400165                                e.@.

004019bc <_fini>:
  4019bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4019be:	bf00      	nop
  4019c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4019c2:	bc08      	pop	{r3}
  4019c4:	469e      	mov	lr, r3
  4019c6:	4770      	bx	lr

004019c8 <__fini_array_start>:
  4019c8:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
2040000a:	bf00      	nop

2040000c <g_interrupt_enabled>:
2040000c:	0001 0000                                   ....

20400010 <SystemCoreClock>:
20400010:	0900 003d 0000 0000                         ..=.....

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
2040004c:	19a0 0040 0000 0000 0000 0000 0000 0000     ..@.............
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...
