/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [10:0] celloutsig_0_23z;
  reg [17:0] celloutsig_0_26z;
  reg [2:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [16:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [16:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = celloutsig_1_2z ? celloutsig_1_5z[0] : in_data[161];
  assign celloutsig_1_10z = celloutsig_1_3z[2] ? celloutsig_1_7z[7] : celloutsig_1_1z[2];
  assign celloutsig_0_7z = celloutsig_0_1z ? celloutsig_0_1z : in_data[30];
  assign celloutsig_0_14z = ~(celloutsig_0_10z & celloutsig_0_3z);
  assign celloutsig_0_22z = ~(celloutsig_0_3z & celloutsig_0_15z);
  assign celloutsig_0_16z = ~(in_data[90] | celloutsig_0_5z);
  assign celloutsig_1_2z = ~(celloutsig_1_1z[1] | celloutsig_1_0z);
  assign celloutsig_0_2z = ~celloutsig_0_0z;
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_1z } + in_data[110:106];
  assign celloutsig_0_23z = { celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_14z, 1'h1, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_15z } + { 1'h1, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_7z };
  assign celloutsig_1_3z = { celloutsig_1_1z[1], celloutsig_1_1z } / { 1'h1, celloutsig_1_1z[2:0], celloutsig_1_0z };
  assign celloutsig_0_13z = { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_1z } / { 1'h1, in_data[67:66] };
  assign celloutsig_0_17z = { in_data[47], celloutsig_0_0z, celloutsig_0_15z } > { celloutsig_0_13z[0], celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_8z = { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_7z } < { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_11z = { in_data[9:8], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z } < in_data[63:59];
  assign celloutsig_0_12z = { celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_9z } < { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_0_20z = { celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_16z } < in_data[48:46];
  assign celloutsig_1_6z = in_data[141] & ~(celloutsig_1_4z[4]);
  assign celloutsig_1_7z = celloutsig_1_5z * { celloutsig_1_4z[1], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_1_5z = celloutsig_1_0z ? { celloutsig_1_1z[2:0], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z } : { in_data[190:179], celloutsig_1_4z };
  assign celloutsig_1_1z = celloutsig_1_0z ? in_data[183:180] : 4'h0;
  assign celloutsig_0_10z = { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_4z } !== { in_data[45:40], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_0z = | in_data[86:82];
  assign celloutsig_1_18z = | celloutsig_1_5z[3:0];
  assign celloutsig_0_5z = | { in_data[66:57], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_15z = | { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_12z };
  assign celloutsig_1_0z = | in_data[187:181];
  assign celloutsig_0_6z = ^ { in_data[15:11], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_12z = { celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_1z } - { celloutsig_1_5z[16:9], celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_9z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_26z = 18'h00000;
    else if (!clkin_data[0]) celloutsig_0_26z = { celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_9z };
  always_latch
    if (clkin_data[32]) celloutsig_0_27z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_27z = { celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_0z };
  assign celloutsig_0_3z = ~((celloutsig_0_1z & celloutsig_0_2z) | (celloutsig_0_2z & in_data[68]));
  assign celloutsig_1_19z = ~((celloutsig_1_0z & celloutsig_1_12z[0]) | (in_data[127] & celloutsig_1_7z[6]));
  assign celloutsig_0_4z = ~((celloutsig_0_1z & celloutsig_0_2z) | (celloutsig_0_2z & celloutsig_0_3z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z & celloutsig_0_0z) | (in_data[77] & in_data[66]));
  assign celloutsig_0_9z = ~((celloutsig_0_4z & celloutsig_0_4z) | (celloutsig_0_8z & celloutsig_0_4z));
  assign { out_data[128], out_data[96], out_data[49:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
