Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/sd/Documents/Portas_Gabriel_Joao/Xor_Port_isim_beh.exe -prj /home/sd/Documents/Portas_Gabriel_Joao/Xor_Port_beh.prj work.Xor_Port 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/sd/Documents/Portas_Gabriel_Joao/Or_Port.vhd" into library work
Parsing VHDL file "/home/sd/Documents/Portas_Gabriel_Joao/Not_Port.vhd" into library work
Parsing VHDL file "/home/sd/Documents/Portas_Gabriel_Joao/And_Port.vhd" into library work
Parsing VHDL file "/home/sd/Documents/Portas_Gabriel_Joao/Xor_Port.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94244 KB
Fuse CPU Usage: 1100 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity And_Port [and_port_default]
Compiling architecture behavioral of entity Or_Port [or_port_default]
Compiling architecture behavioral of entity Not_Port [not_port_default]
Compiling architecture structural of entity xor_port
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable /home/sd/Documents/Portas_Gabriel_Joao/Xor_Port_isim_beh.exe
Fuse Memory Usage: 657932 KB
Fuse CPU Usage: 1130 ms
GCC CPU Usage: 240 ms
