
---------- Begin Simulation Statistics ----------
final_tick                               1352540233000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 426120                       # Simulator instruction rate (inst/s)
host_mem_usage                                4573524                       # Number of bytes of host memory used
host_op_rate                                   831983                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3050.78                       # Real time elapsed on the host
host_tick_rate                               30496704                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000003                       # Number of instructions simulated
sim_ops                                    2538198256                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.093039                       # Number of seconds simulated
sim_ticks                                 93038824750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   164                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       102284                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        204392                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          232                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      3543996                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     62175893                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     22571507                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     29703748                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses      7132241                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      72057749                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       4837987                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      2942121                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       286879659                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      155760156                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      3544972                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         53455029                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     30242597                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     99523133                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    485475175                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    171051856                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.838175                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.948435                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     55265592     32.31%     32.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     23171970     13.55%     45.86% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     17038024      9.96%     55.82% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     21278735     12.44%     68.26% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      8336114      4.87%     73.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      7471542      4.37%     77.50% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      5982964      3.50%     81.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      2264318      1.32%     82.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     30242597     17.68%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    171051856                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts          8240809                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      3371427                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       478606548                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            58771653                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      2274108      0.47%      0.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    374564349     77.15%     77.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       385147      0.08%     77.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv       694599      0.14%     77.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd       288539      0.06%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       144192      0.03%     77.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     77.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt      1832450      0.38%     78.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc      3852223      0.79%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     56939203     11.73%     90.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     42665499      8.79%     99.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead      1832450      0.38%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite         2416      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    485475175                       # Class of committed instruction
system.switch_cpus_1.commit.refs            101439568                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           485475175                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.744311                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.744311                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles     31937673                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    634862510                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       50997264                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        94786242                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      3550350                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles      4426746                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses          66511657                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              345800                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          45927898                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               26777                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          72057749                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        48989626                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           127044124                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       913792                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          203                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            337748318                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles         1304                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         7402                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       7100700                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.387246                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     55094899                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     27409494                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.815093                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    185698282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.526459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.578352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       79913561     43.03%     43.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        6595307      3.55%     46.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        8100497      4.36%     50.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        6738154      3.63%     54.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        6467662      3.48%     58.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        7470886      4.02%     62.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        5493149      2.96%     65.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        3689914      1.99%     67.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       61229152     32.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    185698282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads        14810347                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes        7894262                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                379367                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      4666321                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       57660937                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.913490                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          112362877                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         45902923                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      11679201                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     72373537                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        51715                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        60988                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     51006274                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    585074751                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     66459954                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      9271775                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    542135403                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        14962                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       209039                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      3550350                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       239199                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked           14                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      8141718                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       137432                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         6513                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        66635                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     13601875                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores      8338358                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         6513                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      4501750                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       164571                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       611432303                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           538583287                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.633340                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       387244411                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.894401                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            540196769                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      802831506                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     426947207                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.343525                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.343525                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      3675120      0.67%      0.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    423504219     76.80%     77.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       415682      0.08%     77.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv       721639      0.13%     77.68% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd       288549      0.05%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       146583      0.03%     77.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp           72      0.00%     77.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt      2478480      0.45%     78.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc      4359310      0.79%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     65131197     11.81%     90.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     47063270      8.54%     99.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead      2998606      0.54%     99.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite       624454      0.11%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    551407181                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses      11425267                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads     22746035                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses     10473843                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes     16968447                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           7289281                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.013219                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       6515354     89.38%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu          159      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt        45351      0.62%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead       337128      4.62%     94.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       196134      2.69%     97.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead         8915      0.12%     97.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       186240      2.55%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    543596075                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1273885075                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    528109444                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    667710142                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        584915947                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       551407181                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       158804                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     99599471                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       829188                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       158640                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    143699915                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    185698282                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.969371                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.531647                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     51603664     27.79%     27.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     15849497      8.54%     36.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     20822763     11.21%     47.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     18553614      9.99%     57.53% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     21074984     11.35%     68.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     18605784     10.02%     78.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     19869678     10.70%     89.60% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     12841992      6.92%     96.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      6476306      3.49%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    185698282                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.963318                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          48990747                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                1161                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      1870182                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       725025                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     72373537                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     51006274                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     230597411                       # number of misc regfile reads
system.switch_cpus_1.numCycles              186077649                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      13249856                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    533112573                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents       639509                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       54015203                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     10772782                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents        37036                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1554144231                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    617998843                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    672842928                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        95923019                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      6985676                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      3550350                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     18957276                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      139730182                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups     17923849                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    935915992                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         2571                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          173                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts         9954084                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts          173                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          725787820                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1184826619                       # The number of ROB writes
system.switch_cpus_1.timesIdled                 92831                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       345294                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          800                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       683677                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            800                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests       120482                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops         5685                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests       235088                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops           5685                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              74798                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        47554                       # Transaction distribution
system.membus.trans_dist::CleanEvict            54687                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               43                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27310                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27310                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         74798                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       306500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       306500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 306500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      9578368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      9578368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9578368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            102151                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  102151    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              102151                       # Request fanout histogram
system.membus.reqLayer2.occupancy           424868000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          546843500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1352540233000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352540233000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352540233000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1352540233000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352540233000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352540233000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1352540233000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            309277                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        69202                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       209197                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           99057                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6911                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           6911                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            29106                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           29106                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        309277                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       627591                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       401380                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1028971                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     26777216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10574144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               37351360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           39073                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2122688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           384367                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002081                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.045574                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 383567     99.79%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    800      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             384367                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          587070500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         197236995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         313795500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1352540233000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       208977                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data        14800                       # number of demand (read+write) hits
system.l2.demand_hits::total                   223777                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       208977                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data        14800                       # number of overall hits
system.l2.overall_hits::total                  223777                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          220                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       114386                       # number of demand (read+write) misses
system.l2.demand_misses::total                 114606                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          220                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       114386                       # number of overall misses
system.l2.overall_misses::total                114606                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     20507500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  10481143000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10501650500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     20507500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  10481143000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10501650500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       209197                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data       129186                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               338383                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       209197                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data       129186                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              338383                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.001052                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.885437                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.338687                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.001052                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.885437                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.338687                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 93215.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 91629.596279                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91632.641397                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 93215.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 91629.596279                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91632.641397                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               33166                       # number of writebacks
system.l2.writebacks::total                     33166                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          220                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       114386                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            114606                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          220                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       114386                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           114606                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     18307500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data   9337283000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9355590500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     18307500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data   9337283000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9355590500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.001052                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.885437                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.338687                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.001052                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.885437                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.338687                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 83215.909091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 81629.596279                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81632.641397                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 83215.909091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 81629.596279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81632.641397                       # average overall mshr miss latency
system.l2.replacements                          33390                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        36035                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36035                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        36035                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36035                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       209197                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           209197                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       209197                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       209197                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        81270                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         81270                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         1089                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1089                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         5822                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5822                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         6911                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             6911                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.842425                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.842425                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         5822                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          5822                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     96937500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     96937500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.842425                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.842425                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16650.206115                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16650.206115                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data         1783                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1783                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data        27323                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27323                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   2799857000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2799857000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data        29106                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             29106                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.938741                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.938741                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 102472.532299                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102472.532299                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        27323                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27323                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   2526627000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2526627000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.938741                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.938741                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 92472.532299                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92472.532299                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       208977                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        13017                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             221994                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          220                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data        87063                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            87283                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     20507500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data   7681286000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7701793500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       209197                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data       100080                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         309277                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.001052                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.869934                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.282216                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 93215.909091                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 88226.755338                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88239.330683                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          220                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data        87063                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        87283                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     18307500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   6810656000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6828963500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.001052                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.869934                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.282216                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 83215.909091                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 78226.755338                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78239.330683                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1352540233000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4076.573191                       # Cycle average of tags in use
system.l2.tags.total_refs                      501390                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    249322                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.011014                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4076.573191                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.995257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995257                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4083                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          247                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2309                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1512                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996826                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5714648                       # Number of tag accesses
system.l2.tags.data_accesses                  5714648                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352540233000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst           24                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data        12474                       # number of demand (read+write) hits
system.l3.demand_hits::total                    12498                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst           24                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data        12474                       # number of overall hits
system.l3.overall_hits::total                   12498                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          196                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       101912                       # number of demand (read+write) misses
system.l3.demand_misses::total                 102108                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          196                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       101912                       # number of overall misses
system.l3.overall_misses::total                102108                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     16682000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data   8494830000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       8511512000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     16682000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data   8494830000                       # number of overall miss cycles
system.l3.overall_miss_latency::total      8511512000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          220                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data       114386                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               114606                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          220                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data       114386                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              114606                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.890909                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.890948                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.890948                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.890909                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.890948                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.890948                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 85112.244898                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 83354.560798                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 83357.934736                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 85112.244898                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 83354.560798                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 83357.934736                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks               47554                       # number of writebacks
system.l3.writebacks::total                     47554                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          196                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       101912                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            102108                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          196                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       101912                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           102108                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     14330000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data   7271886000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   7286216000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     14330000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data   7271886000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   7286216000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.890909                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.890948                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.890948                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.890909                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.890948                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.890948                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 73112.244898                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 71354.560798                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 71357.934736                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 73112.244898                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 71354.560798                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 71357.934736                       # average overall mshr miss latency
system.l3.replacements                         107350                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks        33166                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            33166                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks        33166                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        33166                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          575                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           575                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         5779                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 5779                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data           43                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                 43                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         5822                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             5822                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.007386                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.007386                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data           43                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total            43                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data       802500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total       802500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.007386                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.007386                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 18662.790698                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 18662.790698                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data           13                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    13                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data        27310                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               27310                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   2362524500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    2362524500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data        27323                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             27323                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.999524                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999524                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 86507.671183                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 86507.671183                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data        27310                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          27310                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   2034804500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   2034804500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.999524                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999524                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 74507.671183                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 74507.671183                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst           24                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data        12461                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total              12485                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          196                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data        74602                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total            74798                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     16682000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data   6132305500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total   6148987500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          220                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data        87063                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total          87283                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.890909                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.856874                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.856960                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 85112.244898                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 82200.282834                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 82207.913313                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          196                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data        74602                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total        74798                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     14330000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   5237081500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total   5251411500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.890909                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.856874                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.856960                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 73112.244898                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 70200.282834                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 70207.913313                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1352540233000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                      389426                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    140118                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.779272                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     267.177861                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         5.451779                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     14073.456700                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  4454.827613                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    83.967542                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 13883.118505                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.008154                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000166                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.429488                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.135951                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.002562                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.423679                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          284                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         3226                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        28922                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4          306                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   7630166                       # Number of tag accesses
system.l3.tags.data_accesses                  7630166                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352540233000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp             87283                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        80720                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          141290                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            5822                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           5822                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            27323                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           27323                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq         87283                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       355516                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      9457408                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          107350                       # Total snoops (count)
system.tol3bus.snoopTraffic                   3043456                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           227778                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.024959                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.155999                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 222093     97.50%     97.50% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   5685      2.50%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             227778                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          150710000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         174820000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1352540233000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        12544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data      6522368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6534912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        12544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         12544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3043456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3043456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       101912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              102108                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        47554                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              47554                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       134825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     70103723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              70238548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       134825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           134825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       32711677                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             32711677                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       32711677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       134825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     70103723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            102950226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     47554.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    101896.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001587096750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2744                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2744                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              273549                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              44831                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      102108                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      47554                       # Number of write requests accepted
system.mem_ctrls.readBursts                    102108                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    47554                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2938                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1168723250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  510460000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3082948250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11447.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30197.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    64859                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   37539                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                102108                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                47554                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   93437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        47218                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    202.791817                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   121.929853                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.973088                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26579     56.29%     56.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10071     21.33%     77.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2907      6.16%     83.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1538      3.26%     87.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1348      2.85%     89.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1060      2.24%     92.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          770      1.63%     93.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          884      1.87%     95.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2061      4.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        47218                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2744                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.189504                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.577340                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    129.832719                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2680     97.67%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           35      1.28%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.11%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            5      0.18%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.07%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.04%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.04%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.04%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            3      0.11%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.07%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.04%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            3      0.11%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.07%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.04%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2744                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2744                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.320700                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.294139                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.949276                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              885     32.25%     32.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              145      5.28%     37.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1664     60.64%     98.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               49      1.79%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2744                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6533888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3041792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6534912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3043456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        70.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        32.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     70.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     32.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   93052376000                       # Total gap between requests
system.mem_ctrls.avgGap                     621750.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        12544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      6521344                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3041792                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 134825.434797853028                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 70092716.857969552279                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 32693792.168736524880                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       101912                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        47554                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      6239250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   3076709000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2195551409750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     31832.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     30189.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  46169647.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            168582540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             89596155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           368195520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          124251660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7344333360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20802633360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18208901760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        47106494355                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        506.310075                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  47133215500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3106740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  42798869250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            168582540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             89596155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           360741360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          123844500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7344333360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20503621050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18460701600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        47051420565                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        505.718131                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  47786386000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3106740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  42145698750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1352540233000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1383804437                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69166036                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     48760145                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1501730618                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1383804437                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69166036                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     48760145                       # number of overall hits
system.cpu.icache.overall_hits::total      1501730618                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       318426                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        15917                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       229476                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         563819                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       318426                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        15917                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       229476                       # number of overall misses
system.cpu.icache.overall_misses::total        563819                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    206955000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   2953176500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3160131500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    206955000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   2953176500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3160131500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1384122863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69181953                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     48989621                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1502294437                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1384122863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69181953                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     48989621                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1502294437                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.004684                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000375                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.004684                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000375                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 12869.217260                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5604.868761                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 12869.217260                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5604.868761                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          960                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                27                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    35.555556                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       543028                       # number of writebacks
system.cpu.icache.writebacks::total            543028                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        20279                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        20279                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        20279                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        20279                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        15917                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       209197                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       225114                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        15917                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       209197                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       225114                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   2528666000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2719704000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   2528666000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2719704000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.004270                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000150                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.004270                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000150                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12087.486914                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12081.452064                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12087.486914                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12081.452064                       # average overall mshr miss latency
system.cpu.icache.replacements                 543028                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1383804437                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69166036                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     48760145                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1501730618                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       318426                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        15917                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       229476                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        563819                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    206955000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   2953176500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3160131500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1384122863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69181953                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     48989621                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1502294437                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.004684                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000375                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 12869.217260                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5604.868761                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        20279                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        20279                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        15917                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       209197                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       225114                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   2528666000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2719704000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.004270                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000150                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12087.486914                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12081.452064                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1352540233000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.988376                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1502274158                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            543540                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2763.870475                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   501.603896                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.327278                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    10.057203                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.979695                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000639                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.019643                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          449                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6009721288                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6009721288                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352540233000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352540233000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1352540233000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352540233000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352540233000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1352540233000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352540233000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    398239074                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     19927067                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    100240875                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        518407016                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    398239074                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     19927067                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    100240875                       # number of overall hits
system.cpu.dcache.overall_hits::total       518407016                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       229301                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data         9464                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data       413220                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         651985                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       229301                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data         9464                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data       413220                       # number of overall misses
system.cpu.dcache.overall_misses::total        651985                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    651681000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  33544015000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34195696000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    651681000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  33544015000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34195696000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    398468375                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     19936531                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    100654095                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    519059001                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    398468375                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19936531                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    100654095                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    519059001                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000575                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000475                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.004105                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001256                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000575                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000475                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.004105                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001256                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68858.939138                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 81177.133246                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52448.593142                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68858.939138                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 81177.133246                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52448.593142                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          500                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.411765                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       166037                       # number of writebacks
system.cpu.dcache.writebacks::total            166037                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       277208                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       277208                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       277208                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       277208                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         9464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data       136012                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       145476                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         9464                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data       136012                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       145476                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    642217000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  11009570500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11651787500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    642217000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  11009570500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11651787500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.001351                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000280                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.001351                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000280                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 67858.939138                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 80945.582007                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80094.225164                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 67858.939138                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 80945.582007                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80094.225164                       # average overall mshr miss latency
system.cpu.dcache.replacements                 365271                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    222565313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11115150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     57587970                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       291268433                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       103833                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         4642                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data       377203                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        485678                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    160114500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  30467305000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  30627419500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    222669146                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11119792                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     57965173                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    291754111                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000466                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000417                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.006507                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001665                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 34492.567859                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 80771.640204                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63061.162952                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       277123                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       277123                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         4642                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       100080                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       104722                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    155472500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data   7968877500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8124350000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000417                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.001727                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000359                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 33492.567859                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 79625.074940                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77580.164626                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    175673761                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8811917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     42652905                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      227138583                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       125468                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         4822                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data        36017                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       166307                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    491566500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data   3076710000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3568276500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    175799229                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8816739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     42688922                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    227304890                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000547                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.000844                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000732                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 101942.451265                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 85423.827637                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21455.960964                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data           85                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         4822                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data        35932                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40754                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    486744500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   3040693000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3527437500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000547                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.000842                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000179                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 100942.451265                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 84623.538907                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86554.387299                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1352540233000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.994464                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           518781903                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            365783                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1418.277785                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   454.618776                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    27.350001                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    30.025687                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.887927                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.053418                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.058644                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          313                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2076601787                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2076601787                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352540233000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1169538802000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 183001431000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
