#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x62c78cdc9210 .scope package, "$unit" "$unit" 2 1;
 .timescale -9 -12;
S_0x62c78cdc93a0 .scope module, "RegisteredALU_tb" "RegisteredALU_tb" 3 3;
 .timescale -9 -12;
v0x62c78cdf97f0_0 .var "a", 7 0;
v0x62c78cdf9920_0 .var "b", 7 0;
v0x62c78cdf9a30_0 .var "clk", 0 0;
v0x62c78cdf9ad0_0 .var "en", 0 0;
v0x62c78cdf9b70_0 .var/i "experiments", 31 0;
v0x62c78cdf9c80_0 .var/i "failures", 31 0;
v0x62c78cdf9d60_0 .var "operation", 2 0;
v0x62c78cdf9e70_0 .net "result", 7 0, v0x62c78cdf8320_0;  1 drivers
v0x62c78cdf9f80_0 .var "rst", 0 0;
v0x62c78cdfa0b0_0 .net "zero", 0 0, v0x62c78cdf8c70_0;  1 drivers
E_0x62c78cdc63d0 .event posedge, v0x62c78cdf8120_0;
E_0x62c78cdc5f50 .event negedge, v0x62c78cdf8450_0;
S_0x62c78cdc9530 .scope module, "uut" "RegisteredALU" 3 14, 4 2 0, S_0x62c78cdc93a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_i";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 1 "en_i";
    .port_info 3 /INPUT 8 "a_i";
    .port_info 4 /INPUT 8 "b_i";
    .port_info 5 /INPUT 3 "operation_i";
    .port_info 6 /OUTPUT 1 "zero_o";
    .port_info 7 /OUTPUT 8 "result_o";
v0x62c78cdf8e70_0 .net "a_i", 7 0, v0x62c78cdf97f0_0;  1 drivers
v0x62c78cdf8f50_0 .net "b_i", 7 0, v0x62c78cdf9920_0;  1 drivers
v0x62c78cdf9020_0 .net "clk_i", 0 0, v0x62c78cdf9a30_0;  1 drivers
v0x62c78cdf9140_0 .net "en_i", 0 0, v0x62c78cdf9ad0_0;  1 drivers
v0x62c78cdf9230_0 .net "operation_i", 2 0, v0x62c78cdf9d60_0;  1 drivers
v0x62c78cdf9320_0 .net "result", 7 0, L_0x62c78cdbf100;  1 drivers
v0x62c78cdf9410_0 .net "result_o", 7 0, v0x62c78cdf8320_0;  alias, 1 drivers
v0x62c78cdf94b0_0 .net "rst_i", 0 0, v0x62c78cdf9f80_0;  1 drivers
v0x62c78cdf95a0_0 .net "zero", 0 0, L_0x62c78cdfa730;  1 drivers
v0x62c78cdf9640_0 .net "zero_o", 0 0, v0x62c78cdf8c70_0;  alias, 1 drivers
S_0x62c78cdcc180 .scope module, "alu" "ArithmeticLogicUnit" 4 17, 5 19 0, S_0x62c78cdc9530;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a_i";
    .port_info 1 /INPUT 8 "b_i";
    .port_info 2 /INPUT 3 "operation_i";
    .port_info 3 /OUTPUT 1 "zero_o";
    .port_info 4 /OUTPUT 8 "result_o";
P_0x62c78cdcc360 .param/l "ZERO" 1 5 28, C4<00000000>;
L_0x62c78cdbe430 .functor AND 8, v0x62c78cdf97f0_0, v0x62c78cdf9920_0, C4<11111111>, C4<11111111>;
L_0x62c78cdbe720 .functor OR 8, v0x62c78cdf97f0_0, v0x62c78cdf9920_0, C4<00000000>, C4<00000000>;
L_0x62c78cdbf100 .functor BUFZ 8, v0x62c78cdf7610_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x798ec329f018 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x62c78cdbe880_0 .net/2u *"_ivl_10", 7 0, L_0x798ec329f018;  1 drivers
L_0x798ec329f060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x62c78cdbf260_0 .net/2u *"_ivl_12", 7 0, L_0x798ec329f060;  1 drivers
L_0x798ec329f0a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x62c78cdbfe30_0 .net/2u *"_ivl_16", 7 0, L_0x798ec329f0a8;  1 drivers
v0x62c78cdc07e0_0 .net *"_ivl_18", 0 0, L_0x62c78cdfa590;  1 drivers
L_0x798ec329f0f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x62c78cdc13b0_0 .net/2u *"_ivl_20", 0 0, L_0x798ec329f0f0;  1 drivers
L_0x798ec329f138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x62c78cdbc8b0_0 .net/2u *"_ivl_22", 0 0, L_0x798ec329f138;  1 drivers
v0x62c78cdbc9b0_0 .net *"_ivl_8", 0 0, L_0x62c78cdfa3d0;  1 drivers
v0x62c78cdf7370_0 .net "a_i", 7 0, v0x62c78cdf97f0_0;  alias, 1 drivers
v0x62c78cdf7450_0 .net "add_result", 7 0, L_0x62c78cdfa150;  1 drivers
v0x62c78cdf7530_0 .net "and_result", 7 0, L_0x62c78cdbe430;  1 drivers
v0x62c78cdf7610_0 .var "aux_result", 7 0;
v0x62c78cdf76f0_0 .net "b_i", 7 0, v0x62c78cdf9920_0;  alias, 1 drivers
v0x62c78cdf77d0_0 .net "operation_i", 2 0, v0x62c78cdf9d60_0;  alias, 1 drivers
v0x62c78cdf78b0_0 .net "or_result", 7 0, L_0x62c78cdbe720;  1 drivers
v0x62c78cdf7990_0 .net "result_o", 7 0, L_0x62c78cdbf100;  alias, 1 drivers
v0x62c78cdf7a70_0 .net "slt_result", 7 0, L_0x62c78cdfa470;  1 drivers
v0x62c78cdf7b50_0 .net "sub_result", 7 0, L_0x62c78cdfa1f0;  1 drivers
v0x62c78cdf7c30_0 .net "zero_o", 0 0, L_0x62c78cdfa730;  alias, 1 drivers
E_0x62c78cdc54b0/0 .event edge, v0x62c78cdf77d0_0, v0x62c78cdf7450_0, v0x62c78cdf7b50_0, v0x62c78cdf7530_0;
E_0x62c78cdc54b0/1 .event edge, v0x62c78cdf78b0_0, v0x62c78cdf7a70_0;
E_0x62c78cdc54b0 .event/or E_0x62c78cdc54b0/0, E_0x62c78cdc54b0/1;
L_0x62c78cdfa150 .arith/sum 8, v0x62c78cdf97f0_0, v0x62c78cdf9920_0;
L_0x62c78cdfa1f0 .arith/sub 8, v0x62c78cdf97f0_0, v0x62c78cdf9920_0;
L_0x62c78cdfa3d0 .cmp/gt 8, v0x62c78cdf9920_0, v0x62c78cdf97f0_0;
L_0x62c78cdfa470 .functor MUXZ 8, L_0x798ec329f060, L_0x798ec329f018, L_0x62c78cdfa3d0, C4<>;
L_0x62c78cdfa590 .cmp/eq 8, v0x62c78cdf7610_0, L_0x798ec329f0a8;
L_0x62c78cdfa730 .functor MUXZ 1, L_0x798ec329f138, L_0x798ec329f0f0, L_0x62c78cdfa590, C4<>;
S_0x62c78cdf7d90 .scope module, "result_register" "RegisterNbits" 4 26, 6 19 0, S_0x62c78cdc9530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_i";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 1 "en_i";
    .port_info 3 /INPUT 8 "d_i";
    .port_info 4 /OUTPUT 8 "q_o";
P_0x62c78cdf7f40 .param/l "SIZE" 0 6 20, +C4<00000000000000000000000000001000>;
v0x62c78cdf8020_0 .var "aux", 7 0;
v0x62c78cdf8120_0 .net "clk_i", 0 0, v0x62c78cdf9a30_0;  alias, 1 drivers
v0x62c78cdf81e0_0 .net "d_i", 7 0, L_0x62c78cdbf100;  alias, 1 drivers
v0x62c78cdf8280_0 .net "en_i", 0 0, v0x62c78cdf9ad0_0;  alias, 1 drivers
v0x62c78cdf8320_0 .var "q_o", 7 0;
v0x62c78cdf8450_0 .net "rst_i", 0 0, v0x62c78cdf9f80_0;  alias, 1 drivers
E_0x62c78cdba3e0 .event edge, v0x62c78cdf8020_0;
E_0x62c78cdb7b70 .event posedge, v0x62c78cdf8450_0, v0x62c78cdf8120_0;
S_0x62c78cdf85b0 .scope module, "zero_register" "RegisterNbits" 4 35, 6 19 0, S_0x62c78cdc9530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_i";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 1 "en_i";
    .port_info 3 /INPUT 1 "d_i";
    .port_info 4 /OUTPUT 1 "q_o";
P_0x62c78cdf8790 .param/l "SIZE" 0 6 20, +C4<00000000000000000000000000000001>;
v0x62c78cdf88b0_0 .var "aux", 0 0;
v0x62c78cdf89b0_0 .net "clk_i", 0 0, v0x62c78cdf9a30_0;  alias, 1 drivers
v0x62c78cdf8aa0_0 .net "d_i", 0 0, L_0x62c78cdfa730;  alias, 1 drivers
v0x62c78cdf8ba0_0 .net "en_i", 0 0, v0x62c78cdf9ad0_0;  alias, 1 drivers
v0x62c78cdf8c70_0 .var "q_o", 0 0;
v0x62c78cdf8d60_0 .net "rst_i", 0 0, v0x62c78cdf9f80_0;  alias, 1 drivers
E_0x62c78cdb7f40 .event edge, v0x62c78cdf88b0_0;
    .scope S_0x62c78cdcc180;
T_0 ;
    %wait E_0x62c78cdc54b0;
    %load/vec4 v0x62c78cdf77d0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x62c78cdf7610_0, 0, 8;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v0x62c78cdf7450_0;
    %store/vec4 v0x62c78cdf7610_0, 0, 8;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0x62c78cdf7b50_0;
    %store/vec4 v0x62c78cdf7610_0, 0, 8;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x62c78cdf7530_0;
    %store/vec4 v0x62c78cdf7610_0, 0, 8;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x62c78cdf78b0_0;
    %store/vec4 v0x62c78cdf7610_0, 0, 8;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x62c78cdf7a70_0;
    %store/vec4 v0x62c78cdf7610_0, 0, 8;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x62c78cdf7d90;
T_1 ;
    %wait E_0x62c78cdb7b70;
    %load/vec4 v0x62c78cdf8450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62c78cdf8020_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x62c78cdf8280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x62c78cdf81e0_0;
    %assign/vec4 v0x62c78cdf8020_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x62c78cdf7d90;
T_2 ;
    %wait E_0x62c78cdba3e0;
    %load/vec4 v0x62c78cdf8020_0;
    %store/vec4 v0x62c78cdf8320_0, 0, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x62c78cdf85b0;
T_3 ;
    %wait E_0x62c78cdb7b70;
    %load/vec4 v0x62c78cdf8d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62c78cdf88b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x62c78cdf8ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x62c78cdf8aa0_0;
    %assign/vec4 v0x62c78cdf88b0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x62c78cdf85b0;
T_4 ;
    %wait E_0x62c78cdb7f40;
    %load/vec4 v0x62c78cdf88b0_0;
    %store/vec4 v0x62c78cdf8c70_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x62c78cdc93a0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62c78cdf9f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62c78cdf9a30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62c78cdf9f80_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x62c78cdf9a30_0;
    %inv;
    %store/vec4 v0x62c78cdf9a30_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v0x62c78cdf9a30_0;
    %inv;
    %store/vec4 v0x62c78cdf9a30_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x62c78cdc93a0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62c78cdf9b70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62c78cdf9c80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62c78cdf9ad0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x62c78cdf97f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x62c78cdf9920_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x62c78cdf9d60_0, 0, 3;
    %wait E_0x62c78cdc5f50;
    %wait E_0x62c78cdc63d0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x62c78cdf9d60_0, 0, 3;
    %wait E_0x62c78cdc63d0;
    %load/vec4 v0x62c78cdf9e70_0;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x62c78cdfa0b0_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
    %jmp/0xz  T_6.0, 6;
    %load/vec4 v0x62c78cdf9c80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62c78cdf9c80_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x62c78cdf9b70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62c78cdf9b70_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x62c78cdf9d60_0, 0, 3;
    %wait E_0x62c78cdc63d0;
    %load/vec4 v0x62c78cdf9e70_0;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x62c78cdfa0b0_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
    %jmp/0xz  T_6.2, 6;
    %load/vec4 v0x62c78cdf9c80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62c78cdf9c80_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x62c78cdf9b70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62c78cdf9b70_0, 0, 32;
    %pushi/vec4 58, 0, 8;
    %store/vec4 v0x62c78cdf97f0_0, 0, 8;
    %pushi/vec4 25, 0, 8;
    %store/vec4 v0x62c78cdf9920_0, 0, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x62c78cdf9d60_0, 0, 3;
    %wait E_0x62c78cdc63d0;
    %load/vec4 v0x62c78cdf9e70_0;
    %cmpi/ne 83, 0, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x62c78cdfa0b0_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x62c78cdf9c80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62c78cdf9c80_0, 0, 32;
T_6.4 ;
    %load/vec4 v0x62c78cdf9b70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62c78cdf9b70_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x62c78cdf9d60_0, 0, 3;
    %wait E_0x62c78cdc63d0;
    %load/vec4 v0x62c78cdf9e70_0;
    %cmpi/ne 33, 0, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x62c78cdfa0b0_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
    %jmp/0xz  T_6.6, 6;
    %load/vec4 v0x62c78cdf9c80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62c78cdf9c80_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x62c78cdf9b70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62c78cdf9b70_0, 0, 32;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x62c78cdf97f0_0, 0, 8;
    %pushi/vec4 25, 0, 8;
    %store/vec4 v0x62c78cdf9920_0, 0, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x62c78cdf9d60_0, 0, 3;
    %wait E_0x62c78cdc63d0;
    %load/vec4 v0x62c78cdf9e70_0;
    %cmpi/ne 39, 0, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x62c78cdfa0b0_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
    %jmp/0xz  T_6.8, 6;
    %load/vec4 v0x62c78cdf9c80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62c78cdf9c80_0, 0, 32;
T_6.8 ;
    %load/vec4 v0x62c78cdf9b70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62c78cdf9b70_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x62c78cdf9d60_0, 0, 3;
    %wait E_0x62c78cdc63d0;
    %load/vec4 v0x62c78cdf9e70_0;
    %cmpi/ne 245, 0, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x62c78cdfa0b0_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
    %jmp/0xz  T_6.10, 6;
    %load/vec4 v0x62c78cdf9c80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62c78cdf9c80_0, 0, 32;
T_6.10 ;
    %load/vec4 v0x62c78cdf9b70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62c78cdf9b70_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0x62c78cdc93a0;
T_7 ;
    %vpi_call/w 3 92 "$dumpfile", "signalverilog.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x62c78cdc93a0 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "/home/emnalo/Test/UNITTESTINGAUTO/ICARUS/infra/source/RegisteredALU_tb.v";
    "/home/emnalo/Test/UNITTESTINGAUTO/ICARUS/infra/source/RegisteredALU.v";
    "/home/emnalo/Test/UNITTESTINGAUTO/ICARUS/infra/source/ArithmeticLogicUnit.v";
    "/home/emnalo/Test/UNITTESTINGAUTO/ICARUS/infra/source/RegisterNbits.v";
