// Seed: 4173693402
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_1 (
    input  wor  id_0,
    input  wire id_1,
    input  tri  id_2
    , id_10,
    output tri1 id_3
    , id_11,
    input  wor  id_4,
    input  wire id_5,
    input  wand id_6,
    input  tri  id_7,
    output wand id_8
);
  generate
    begin : LABEL_0
      begin : LABEL_0
        tri0 id_12 = id_11;
      end
    end
    wire id_13;
  endgenerate
  assign id_11 = 1;
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
