// Seed: 3094295744
module module_0 (
    id_1,
    id_2
);
  output tri0 id_2;
  inout wire id_1;
  parameter id_3 = -1;
  assign id_2 = -1;
  logic [1 : -1 'h0] id_4;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input wand id_2,
    input wor id_3,
    input wire id_4,
    output wand id_5,
    input tri id_6,
    output uwire id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input logic [7:0] id_1;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_2 = 0;
  assign id_2 = id_1[-1'h0 :-1];
  wire id_5 = id_1, id_6;
endmodule
