\relax 
<<<<<<< HEAD
=======
\citation{nachtigal}
\citation{heat}
>>>>>>> 5e8aff6e1b811dc3c376c971bb34000c30ffa9e3
\citation{brown10:q-sims-entropy,kassal11:qchem-sim-review}
\citation{jordan12:qa-qft}
\citation{clader2013quantum,harrow:lineqs}
\citation{jozsa2003notes}
\citation{PhysRevA.78.052310,PhysRevLett.100.160501}
\citation{lloyd2013qmachlearn}
<<<<<<< HEAD
\citation{beckman96:eff-net-quant-fact,Choi12:2d-ntc,cuccaro04:new-quant-ripple,draper04:quant-carry-lookahead,takahashi2009quantum,takahashi05:adder,van-meter04:fast-modexp,vedral:quant-arith}
\citation{nachtigal}
\citation{fault-tolerant}
\citation{efficient-subtractor}
\citation{peres}
\citation{barenco}
\citation{Preskill97reliablequantum}
\citation{quantum-fault-tolerant}
\citation{devitt13:rpp-qec,raussendorf2012key,terhal13:_qec}
\citation{clifford}
\citation{fast-synthesis}
\@writefile{toc}{\contentsline {section}{\numberline {1}Introduction}{1}}
\@writefile{toc}{\contentsline {section}{\numberline {2}Background}{1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1}Metrics for Evaluating Quantum Circuits}{1}}
\citation{P754:2008:ISF}
\citation{barrel-shifter}
\@writefile{lof}{\contentsline {figure}{\numberline {1}{\ignorespaces TR gate\relax }}{2}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(a)}{\ignorespaces {Unitary matrix}}}{2}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(b)}{\ignorespaces {Barenco decomposition}}}{2}}
\providecommand*\caption@xref[2]{\@setref\relax\@undefined{#1}}
\newlabel{fig:TR gate}{{1}{2}}
\@writefile{lof}{\contentsline {figure}{\numberline {2}{\ignorespaces Peres gate\relax }}{2}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(a)}{\ignorespaces {Unitary matrix}}}{2}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(b)}{\ignorespaces {Barenco decomposition}}}{2}}
\newlabel{fig:Peres gate}{{2}{2}}
\@writefile{lof}{\contentsline {figure}{\numberline {3}{\ignorespaces Decomposition of Fault-Tolerant Fredkin gate.\relax }}{2}}
\newlabel{fig:ft-Fredkin}{{3}{2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2}IEEE-754 Floating-Point}{2}}
\@writefile{toc}{\contentsline {section}{\numberline {3}Floating-Point Adder Overview}{2}}
\citation{new-subtractor}
\citation{efficient-barrel}
\@writefile{lof}{\contentsline {figure}{\numberline {4}{\ignorespaces Overview of the algorithm for a Floating Point Adder.\relax }}{3}}
\newlabel{fig:overview}{{4}{3}}
\@writefile{toc}{\contentsline {section}{\numberline {4}Detailed Design}{3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.1}Reversible Conditional Swap}{3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.2}Reversible Alignment}{3}}
\@writefile{lof}{\contentsline {figure}{\numberline {5}{\ignorespaces Proposed Conditional Swap. The output register d is the difference of the exponents, which later will be fed into the shift limiter.\relax }}{4}}
\newlabel{fig:proposed_swap}{{5}{4}}
\@writefile{lof}{\contentsline {figure}{\numberline {6}{\ignorespaces Diagram and decomposition of the existing Reversible Half Subtractor (RHS1).\relax }}{4}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(a)}{\ignorespaces {Decomposition}}}{4}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(b)}{\ignorespaces {Diagram}}}{4}}
\newlabel{fig:proposed RHS1}{{6}{4}}
\@writefile{lof}{\contentsline {figure}{\numberline {7}{\ignorespaces Diagram and decomposition of our proposed Reversible Half Subtractor (RHS2).\relax }}{4}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(a)}{\ignorespaces {Decomposition}}}{4}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(b)}{\ignorespaces {Diagram}}}{4}}
\newlabel{fig:proposed RHS2}{{7}{4}}
\@writefile{lof}{\contentsline {figure}{\numberline {8}{\ignorespaces Diagram and decomposition of the existing Reversible Full Subtractor (RFS1).\relax }}{5}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(a)}{\ignorespaces {Decomposition}}}{5}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(b)}{\ignorespaces {Diagram}}}{5}}
\newlabel{fig:proposed RFS1}{{8}{5}}
\@writefile{lof}{\contentsline {figure}{\numberline {9}{\ignorespaces Diagram and decomposition of our proposed Reversible Full Subtractor (RFS2).\relax }}{5}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(a)}{\ignorespaces {Decomposition}}}{5}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(b)}{\ignorespaces {Diagram}}}{5}}
\newlabel{fig:proposed RFS2}{{9}{5}}
\@writefile{lof}{\contentsline {figure}{\numberline {10}{\ignorespaces Proposed design for Reversible Alignment Unit. The constant value in the top left input is the number 26, the upper limit for our shift distance. $d$ is the exponent's difference.\relax }}{5}}
\newlabel{fig:proposed_align}{{10}{5}}
\citation{barrel-shifter}
\@writefile{lof}{\contentsline {figure}{\numberline {11}{\ignorespaces The shift limiter works as a reversible conditional swap.\relax }}{6}}
\newlabel{fig:shift_limiter}{{11}{6}}
\@writefile{lof}{\contentsline {figure}{\numberline {12}{\ignorespaces Proposed design for Reversible $n$-bit Converter.\relax }}{6}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(a)}{\ignorespaces {Diagram}}}{6}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(b)}{\ignorespaces {Proposed Converter in detail}}}{6}}
\newlabel{fig:proposed_converter}{{12}{6}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.3}Reversible Converter}{6}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.4}Reversible Normalization and Rounding}{6}}
\citation{HNG}
\citation{fredkin}
\citation{efficient-barrel}
\@writefile{lof}{\contentsline {figure}{\numberline {13}{\ignorespaces Diagram and our proposed design for RLZC.\relax }}{7}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(a)}{\ignorespaces {Decomposition}}}{7}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(b)}{\ignorespaces {Diagram}}}{7}}
\newlabel{fig:proposed_RLZC}{{13}{7}}
\@writefile{lof}{\contentsline {figure}{\numberline {14}{\ignorespaces Reversible Normalization.\relax }}{7}}
\newlabel{fig:normalization}{{14}{7}}
\@writefile{toc}{\contentsline {section}{\numberline {5}Comparison with the NTR design}{7}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.1}Reversible Conditional Swap}{7}}
\citation{efficient-barrel}
\citation{peres}
\@writefile{lof}{\contentsline {figure}{\numberline {15}{\ignorespaces An example of using RLZCU for 8 input bits.\relax }}{8}}
\newlabel{fig:RLZC_example}{{15}{8}}
\@writefile{lot}{\contentsline {table}{\numberline {I}{\ignorespaces NTR Converter vs Proposed Converter.\relax }}{8}}
\newlabel{tab:converter}{{I}{8}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.2}Reversible Alignment}{8}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.3}Reversible Converter}{8}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.4}Reversible Normalization and Rounding}{8}}
\citation{fast-synthesis}
\citation{fast-synthesis}
\citation{fast-synthesis}
\@writefile{lot}{\contentsline {table}{\numberline {II}{\ignorespaces NTR RLZC vs Proposed RLZC.\relax }}{9}}
\newlabel{tab:RLZC}{{II}{9}}
\@writefile{lot}{\contentsline {table}{\numberline {III}{\ignorespaces NTR Design vs Proposed Design.\relax }}{9}}
\newlabel{tab:total_compare}{{III}{9}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.5}Overall Comparison}{9}}
\@writefile{toc}{\contentsline {section}{\numberline {6}Fault-Tolerant Design}{9}}
\@writefile{lof}{\contentsline {figure}{\numberline {16}{\ignorespaces Fault-tolerant architecture for Toffoli gate, Peres gate and TR gate\relax }}{9}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(a)}{\ignorespaces {Peres gate with $T$-depth 3}}}{9}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(b)}{\ignorespaces {Toffoli gate with $T$-depth 3}}}{9}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(c)}{\ignorespaces {TR gate with $T$-depth 4}}}{9}}
\newlabel{fig:fault-tolerant Toffoli, Peres, TR}{{16}{9}}
\@writefile{lof}{\contentsline {figure}{\numberline {17}{\ignorespaces Fault-Tolerant RLZC circuit\relax }}{9}}
\newlabel{fig:ft-RLZC}{{17}{9}}
\@writefile{toc}{\contentsline {subsection}{\numberline {6.1}Controlled-$V$ and Controlled-$V^\dag  $ Gates}{9}}
\citation{fault-tolerant}
\citation{cuccaro04:new-quant-ripple}
=======
\@writefile{toc}{\contentsline {section}{\numberline {1}Introduction}{1}}
\citation{beckman96:eff-net-quant-fact,Choi12:2d-ntc,cuccaro04:new-quant-ripple,draper04:quant-carry-lookahead,takahashi2009quantum,takahashi05:adder,van-meter04:fast-modexp,vedral:quant-arith}
\citation{nachtigal}
\citation{efficient-subtractor}
\citation{peres}
\citation{barenco}
\@writefile{toc}{\contentsline {section}{\numberline {2}Background}{2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1}Metrics for Evaluating Quantum Circuits}{2}}
\citation{quantum-fault-tolerant}
\citation{devitt13:rpp-qec,raussendorf2012key,terhal13:_qec}
\citation{clifford}
\@writefile{lof}{\contentsline {figure}{\numberline {1}{\ignorespaces TR gate\relax }}{3}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(a)}{\ignorespaces {Unitary matrix}}}{3}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(b)}{\ignorespaces {Barenco decomposition}}}{3}}
\providecommand*\caption@xref[2]{\@setref\relax\@undefined{#1}}
\newlabel{fig:TR gate}{{1}{3}}
\@writefile{lof}{\contentsline {figure}{\numberline {2}{\ignorespaces Peres gate\relax }}{3}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(a)}{\ignorespaces {Unitary matrix}}}{3}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(b)}{\ignorespaces {Barenco decomposition}}}{3}}
\newlabel{fig:Peres gate}{{2}{3}}
\citation{fast-synthesis}
\citation{floating-point}
\citation{barrel-shifter}
\@writefile{lof}{\contentsline {figure}{\numberline {3}{\ignorespaces Decomposition of Fault-Tolerant Fredkin gate.\relax }}{4}}
\newlabel{fig:ft-Fredkin}{{3}{4}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2}IEEE-754 Floating-Point}{4}}
\@writefile{toc}{\contentsline {section}{\numberline {3}Floating-Point Adder Overview}{4}}
\@writefile{lof}{\contentsline {figure}{\numberline {4}{\ignorespaces Overview of the algorithm for a Floating Point Adder.\relax }}{5}}
\newlabel{fig:overview}{{4}{5}}
\citation{new-subtractor}
\citation{efficient-barrel}
\@writefile{toc}{\contentsline {section}{\numberline {4}Detailed Design}{6}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.1}Reversible Conditional Swap}{6}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.2}Reversible Alignment}{6}}
\@writefile{lof}{\contentsline {figure}{\numberline {5}{\ignorespaces Proposed Conditional Swap. The output register d is the difference of the exponents, which later will be fed into the shift limiter.\relax }}{7}}
\newlabel{fig:proposed_swap}{{5}{7}}
\@writefile{lof}{\contentsline {figure}{\numberline {6}{\ignorespaces Diagram and decomposition of the existing Reversible Half Subtractor (RHS1).\relax }}{7}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(a)}{\ignorespaces {Decomposition}}}{7}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(b)}{\ignorespaces {Diagram}}}{7}}
\newlabel{fig:proposed RHS1}{{6}{7}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.3}Reversible Converter}{7}}
\@writefile{lof}{\contentsline {figure}{\numberline {7}{\ignorespaces Diagram and decomposition of our proposed Reversible Half Subtractor (RHS2).\relax }}{8}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(a)}{\ignorespaces {Decomposition}}}{8}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(b)}{\ignorespaces {Diagram}}}{8}}
\newlabel{fig:proposed RHS2}{{7}{8}}
\@writefile{lof}{\contentsline {figure}{\numberline {8}{\ignorespaces Diagram and decomposition of the existing Reversible Full Subtractor (RFS1).\relax }}{8}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(a)}{\ignorespaces {Decomposition}}}{8}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(b)}{\ignorespaces {Diagram}}}{8}}
\newlabel{fig:proposed RFS1}{{8}{8}}
\@writefile{lof}{\contentsline {figure}{\numberline {9}{\ignorespaces Diagram and decomposition of our proposed Reversible Full Subtractor (RFS2).\relax }}{8}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(a)}{\ignorespaces {Decomposition}}}{8}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(b)}{\ignorespaces {Diagram}}}{8}}
\newlabel{fig:proposed RFS2}{{9}{8}}
\citation{barrel-shifter}
\@writefile{lof}{\contentsline {figure}{\numberline {10}{\ignorespaces Proposed design for Reversible Alignment Unit. The constant value in the top left input is the number 26, the upper limit for our shift distance. $d$ is the exponent's difference.\relax }}{9}}
\newlabel{fig:proposed_align}{{10}{9}}
\@writefile{lof}{\contentsline {figure}{\numberline {11}{\ignorespaces The shift limiter works as a reversible conditional swap.\relax }}{9}}
\newlabel{fig:shift_limiter}{{11}{9}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.4}Reversible Normalization and Rounding}{9}}
\@writefile{lof}{\contentsline {figure}{\numberline {12}{\ignorespaces Proposed design for Reversible $n$-bit Converter.\relax }}{10}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(a)}{\ignorespaces {Diagram}}}{10}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(b)}{\ignorespaces {Proposed Converter in detail}}}{10}}
\newlabel{fig:proposed_converter}{{12}{10}}
\@writefile{lof}{\contentsline {figure}{\numberline {13}{\ignorespaces Diagram and our proposed design for RLZC.\relax }}{10}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(a)}{\ignorespaces {Decomposition}}}{10}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(b)}{\ignorespaces {Diagram}}}{10}}
\newlabel{fig:proposed_RLZC}{{13}{10}}
\citation{HNG}
\citation{fredkin}
\citation{efficient-barrel}
\citation{efficient-barrel}
\citation{peres}
\@writefile{lof}{\contentsline {figure}{\numberline {14}{\ignorespaces Reversible Normalization.\relax }}{11}}
\newlabel{fig:normalization}{{14}{11}}
\@writefile{toc}{\contentsline {section}{\numberline {5}Comparison with the NTR design}{11}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.1}Reversible Conditional Swap}{11}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.2}Reversible Alignment}{11}}
\@writefile{lof}{\contentsline {figure}{\numberline {15}{\ignorespaces An example of using RLZCU for 8 input bits.\relax }}{12}}
\newlabel{fig:RLZC_example}{{15}{12}}
\@writefile{lot}{\contentsline {table}{\numberline {I}{\ignorespaces NTR Converter vs Proposed Converter.\relax }}{12}}
\newlabel{tab:converter}{{I}{12}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.3}Reversible Converter}{12}}
\citation{fast-synthesis}
\citation{fast-synthesis}
\@writefile{lot}{\contentsline {table}{\numberline {II}{\ignorespaces NTR RLZC vs Proposed RLZC.\relax }}{13}}
\newlabel{tab:RLZC}{{II}{13}}
\@writefile{lot}{\contentsline {table}{\numberline {III}{\ignorespaces NTR Design vs Proposed Design.\relax }}{13}}
\newlabel{tab:total_compare}{{III}{13}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.4}Reversible Normalization and Rounding}{13}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.5}Overall Comparison}{13}}
\@writefile{toc}{\contentsline {section}{\numberline {6}Fault-Tolerant Design}{13}}
\@writefile{lof}{\contentsline {figure}{\numberline {17}{\ignorespaces Fault-Tolerant RLZC circuit\relax }}{13}}
\newlabel{fig:ft-RLZC}{{17}{13}}
\citation{fast-synthesis}
\@writefile{lof}{\contentsline {figure}{\numberline {16}{\ignorespaces Fault-tolerant architecture for Toffoli gate, Peres gate and TR gate\relax }}{14}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(a)}{\ignorespaces {Peres gate with $T$-depth 3}}}{14}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(b)}{\ignorespaces {Toffoli gate with $T$-depth 3}}}{14}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(c)}{\ignorespaces {TR gate with $T$-depth 4}}}{14}}
\newlabel{fig:fault-tolerant Toffoli, Peres, TR}{{16}{14}}
\@writefile{toc}{\contentsline {subsection}{\numberline {6.1}Controlled-$V$ and Controlled-$V^\dag  $ Gates}{14}}
\@writefile{lof}{\contentsline {figure}{\numberline {18}{\ignorespaces Fault-Tolerant architecture for Controlled-$V$ and Controlled-$V^\dag  $ gate\relax }}{14}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(a)}{\ignorespaces {Fault-Tolerant Controlled-$V$ gate}}}{14}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(b)}{\ignorespaces {Fault-Tolerant Controlled-$V^\dag $ gate}}}{14}}
\newlabel{fig:fault-tolerant controlled-V}{{18}{14}}
\@writefile{toc}{\contentsline {subsection}{\numberline {6.2}Reversible Full Adder}{14}}
\citation{fault-tolerant}
\citation{cuccaro04:new-quant-ripple}
\@writefile{lof}{\contentsline {figure}{\numberline {19}{\ignorespaces Circuit implementing a reversible 1-bit Reversible Full Adder.\relax }}{15}}
\newlabel{fig:fault-tolerant RFA}{{19}{15}}
\@writefile{toc}{\contentsline {subsection}{\numberline {6.3}Reversible Half Subtractor and Reversible Full Subtractor}{15}}
\@writefile{lof}{\contentsline {figure}{\numberline {20}{\ignorespaces Our proposed designs for Fault-Tolerant Reversible Half Subtractor.\relax }}{15}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(a)}{\ignorespaces {RHS1 gate corresponds to Fig.\nobreakspace {}6\hbox {} with $T$-depth 4}}}{15}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(b)}{\ignorespaces {RHS2 gate corresponds to Fig.\nobreakspace {}7\hbox {} with $T$-depth 4}}}{15}}
\newlabel{fig:tolerant-half-subtractor}{{20}{15}}
\@writefile{toc}{\contentsline {subsection}{\numberline {6.4}Metrics for Fault-Tolerant Quantum Circuit}{15}}
>>>>>>> 5e8aff6e1b811dc3c376c971bb34000c30ffa9e3
\bibstyle{ACM-Reference-Format-Journals}
\bibdata{fpa}
\bibcite{fast-synthesis}{\citeauthoryear {Amy, Maslov, Mosca, and Roetteler}{Amy et\nobreakspace  {}al\unhbox \voidb@x \hbox {.}}{2013}}
\bibcite{barenco}{\citeauthoryear {Barenco, Bennett, Cleve, DiVincenzo, Margolus, Shor, Sleator, Smolin, and Weinfurter}{Barenco et\nobreakspace  {}al\unhbox \voidb@x \hbox {.}}{1995}}
\bibcite{beckman96:eff-net-quant-fact}{\citeauthoryear {Beckman, Chari, Devabhaktuni, and Preskill}{Beckman et\nobreakspace  {}al\unhbox \voidb@x \hbox {.}}{1996}}
<<<<<<< HEAD
\bibcite{brown10:q-sims-entropy}{\citeauthoryear {Brown, Munro, and Kendon}{Brown et\nobreakspace  {}al\unhbox \voidb@x \hbox {.}}{2010}}
\bibcite{Choi12:2d-ntc}{\citeauthoryear {Choi and Van\nobreakspace  {}Meter}{Choi and Van\nobreakspace  {}Meter}{2012}}
\bibcite{clader2013quantum}{\citeauthoryear {Clader, Jacobs, and Sprouse}{Clader et\nobreakspace  {}al\unhbox \voidb@x \hbox {.}}{2013}}
\@writefile{lof}{\contentsline {figure}{\numberline {18}{\ignorespaces Fault-Tolerant architecture for Controlled-$V$ and Controlled-$V^\dag  $ gate\relax }}{10}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(a)}{\ignorespaces {Fault-Tolerant Controlled-$V$ gate}}}{10}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(b)}{\ignorespaces {Fault-Tolerant Controlled-$V^\dag $ gate}}}{10}}
\newlabel{fig:fault-tolerant controlled-V}{{18}{10}}
\@writefile{toc}{\contentsline {subsection}{\numberline {6.2}Reversible Full Adder}{10}}
\@writefile{lof}{\contentsline {figure}{\numberline {19}{\ignorespaces Circuit implementing a reversible 1-bit Reversible Full Adder.\relax }}{10}}
\newlabel{fig:fault-tolerant RFA}{{19}{10}}
\@writefile{toc}{\contentsline {subsection}{\numberline {6.3}Reversible Half Subtractor and Reversible Full Subtractor}{10}}
\@writefile{lof}{\contentsline {figure}{\numberline {20}{\ignorespaces Our proposed designs for Fault-Tolerant Reversible Half Subtractor.\relax }}{10}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(a)}{\ignorespaces {RHS1 gate corresponds to Fig.\nobreakspace {}6\hbox {} with $T$-depth 4}}}{10}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(b)}{\ignorespaces {RHS2 gate corresponds to Fig.\nobreakspace {}7\hbox {} with $T$-depth 4}}}{10}}
\newlabel{fig:tolerant-half-subtractor}{{20}{10}}
\@writefile{toc}{\contentsline {subsection}{\numberline {6.4}Metrics for Fault-Tolerant Quantum Circuit}{10}}
\@writefile{toc}{\contentsline {section}{\numberline {7}Discussion and Conclusion}{10}}
=======
\@writefile{lof}{\contentsline {figure}{\numberline {21}{\ignorespaces Our proposed designs for Fault-Tolerant Reversible Full Subtractor.\relax }}{16}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(a)}{\ignorespaces {RFS1 gate corresponds to Fig.\nobreakspace {}8\hbox {} with $T$-depth 6}}}{16}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(b)}{\ignorespaces {RFS2 gate corresponds to Fig.\nobreakspace {}9\hbox {} with $T$-depth 6}}}{16}}
\newlabel{fig:tolerant-full-subtractor}{{21}{16}}
\@writefile{lot}{\contentsline {table}{\numberline {IV}{\ignorespaces $T$-depth of each step in the whole architecture.\relax }}{16}}
\newlabel{tab:T-depth}{{IV}{16}}
\@writefile{toc}{\contentsline {section}{\numberline {7}Discussion and Conclusion}{16}}
\bibcite{brown10:q-sims-entropy}{\citeauthoryear {Brown, Munro, and Kendon}{Brown et\nobreakspace  {}al\unhbox \voidb@x \hbox {.}}{2010}}
\bibcite{Choi12:2d-ntc}{\citeauthoryear {Choi and Van\nobreakspace  {}Meter}{Choi and Van\nobreakspace  {}Meter}{2012}}
\bibcite{clader2013quantum}{\citeauthoryear {Clader, Jacobs, and Sprouse}{Clader et\nobreakspace  {}al\unhbox \voidb@x \hbox {.}}{2013}}
>>>>>>> 5e8aff6e1b811dc3c376c971bb34000c30ffa9e3
\bibcite{cuccaro04:new-quant-ripple}{\citeauthoryear {Cuccaro, Draper, Kutin, and Moulton}{Cuccaro et\nobreakspace  {}al\unhbox \voidb@x \hbox {.}}{2004}}
\bibcite{devitt13:rpp-qec}{\citeauthoryear {Devitt, Munro, and Nemoto}{Devitt et\nobreakspace  {}al\unhbox \voidb@x \hbox {.}}{2013}}
\bibcite{draper04:quant-carry-lookahead}{\citeauthoryear {Draper, Kutin, Rains, and Svore}{Draper et\nobreakspace  {}al\unhbox \voidb@x \hbox {.}}{2006}}
\bibcite{fredkin}{\citeauthoryear {Fredkin and Toffoli}{Fredkin and Toffoli}{1982}}
\bibcite{PhysRevA.78.052310}{\citeauthoryear {Giovannetti, Lloyd, and Maccone}{Giovannetti et\nobreakspace  {}al\unhbox \voidb@x \hbox {.}}{2008a}}
\bibcite{PhysRevLett.100.160501}{\citeauthoryear {Giovannetti, Lloyd, and Maccone}{Giovannetti et\nobreakspace  {}al\unhbox \voidb@x \hbox {.}}{2008b}}
\bibcite{barrel-shifter}{\citeauthoryear {Gorgin and Kaivani}{Gorgin and Kaivani}{2007}}
\bibcite{HNG}{\citeauthoryear {Haghparast, Jassbi, Navi, and Hashemipour}{Haghparast et\nobreakspace  {}al\unhbox \voidb@x \hbox {.}}{2008}}
\bibcite{harrow:lineqs}{\citeauthoryear {Harrow, Hassidim, and Lloyd}{Harrow et\nobreakspace  {}al\unhbox \voidb@x \hbox {.}}{2009}}
\bibcite{efficient-barrel}{\citeauthoryear {Hashmi and Babu}{Hashmi and Babu}{2010}}
<<<<<<< HEAD
\bibcite{P754:2008:ISF}{\citeauthoryear {{IEEE Task P754}}{{IEEE Task P754}}{2008}}
\bibcite{jordan12:qa-qft}{\citeauthoryear {Jordan, Lee, and Preskill}{Jordan et\nobreakspace  {}al\unhbox \voidb@x \hbox {.}}{2012}}
\bibcite{jozsa2003notes}{\citeauthoryear {Jozsa}{Jozsa}{2003}}
\bibcite{kassal11:qchem-sim-review}{\citeauthoryear {Kassal, Whitfield, Perdomo-Ortiz, Yung, and Aspuru-Guzik}{Kassal et\nobreakspace  {}al\unhbox \voidb@x \hbox {.}}{2011}}
=======
\bibcite{jordan12:qa-qft}{\citeauthoryear {Jordan, Lee, and Preskill}{Jordan et\nobreakspace  {}al\unhbox \voidb@x \hbox {.}}{2012}}
\bibcite{jozsa2003notes}{\citeauthoryear {Jozsa}{Jozsa}{2003}}
\bibcite{kassal11:qchem-sim-review}{\citeauthoryear {Kassal, Whitfield, Perdomo-Ortiz, Yung, and Aspuru-Guzik}{Kassal et\nobreakspace  {}al\unhbox \voidb@x \hbox {.}}{2011}}
\bibcite{heat}{\citeauthoryear {Landauer}{Landauer}{1961}}
>>>>>>> 5e8aff6e1b811dc3c376c971bb34000c30ffa9e3
\bibcite{lloyd2013qmachlearn}{\citeauthoryear {Lloyd, Mohseni, and Rebentrost}{Lloyd et\nobreakspace  {}al\unhbox \voidb@x \hbox {.}}{2013}}
\bibcite{clifford}{\citeauthoryear {Matsumoto and Amano}{Matsumoto and Amano}{2008}}
\bibcite{nachtigal}{\citeauthoryear {Nachtigal, Thapliyal, and Ranganathan}{Nachtigal et\nobreakspace  {}al\unhbox \voidb@x \hbox {.}}{2011}}
\bibcite{peres}{\citeauthoryear {Peres}{Peres}{1985}}
<<<<<<< HEAD
\bibcite{quantum-fault-tolerant}{\citeauthoryear {Preskill}{Preskill}{1997a}}
\bibcite{Preskill97reliablequantum}{\citeauthoryear {Preskill}{Preskill}{1997b}}
\bibcite{raussendorf2012key}{\citeauthoryear {Raussendorf}{Raussendorf}{2012}}
\bibcite{PhysRevA.87.042302}{\citeauthoryear {Selinger}{Selinger}{2013}}
=======
\bibcite{quantum-fault-tolerant}{\citeauthoryear {Preskill}{Preskill}{1997}}
\bibcite{raussendorf2012key}{\citeauthoryear {Raussendorf}{Raussendorf}{2012}}
>>>>>>> 5e8aff6e1b811dc3c376c971bb34000c30ffa9e3
\bibcite{fault-tolerant}{\citeauthoryear {Steane}{Steane}{2003}}
\bibcite{takahashi2009quantum}{\citeauthoryear {Takahashi}{Takahashi}{2009}}
\bibcite{takahashi05:adder}{\citeauthoryear {Takahashi and Kunihiro}{Takahashi and Kunihiro}{2005}}
\bibcite{terhal13:_qec}{\citeauthoryear {Terhal}{Terhal}{2013}}
\bibcite{efficient-subtractor}{\citeauthoryear {Thapliyal and Ranganathan}{Thapliyal and Ranganathan}{2009}}
\bibcite{new-subtractor}{\citeauthoryear {Thapliyal and Ranganathan}{Thapliyal and Ranganathan}{2011}}
<<<<<<< HEAD
\@writefile{lof}{\contentsline {figure}{\numberline {21}{\ignorespaces Our proposed designs for Fault-Tolerant Reversible Full Subtractor.\relax }}{11}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(a)}{\ignorespaces {RFS1 gate corresponds to Fig.\nobreakspace {}8\hbox {} with $T$-depth 6}}}{11}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(b)}{\ignorespaces {RFS2 gate corresponds to Fig.\nobreakspace {}9\hbox {} with $T$-depth 6}}}{11}}
\newlabel{fig:tolerant-full-subtractor}{{21}{11}}
\@writefile{lot}{\contentsline {table}{\numberline {IV}{\ignorespaces $T$-depth of each step in the whole architecture.\relax }}{11}}
\newlabel{tab:T-depth}{{IV}{11}}
\bibcite{van-meter04:fast-modexp}{\citeauthoryear {Van{ }Meter and Itoh}{Van{ }Meter and Itoh}{2005}}
\bibcite{vedral:quant-arith}{\citeauthoryear {Vedral, Barenco, and Ekert}{Vedral et\nobreakspace  {}al\unhbox \voidb@x \hbox {.}}{1996}}
\lastpage{12}
=======
\bibcite{van-meter04:fast-modexp}{\citeauthoryear {Van{ }Meter and Itoh}{Van{ }Meter and Itoh}{2005}}
\bibcite{vedral:quant-arith}{\citeauthoryear {Vedral, Barenco, and Ekert}{Vedral et\nobreakspace  {}al\unhbox \voidb@x \hbox {.}}{1996}}
\bibcite{floating-point}{\citeauthoryear {Wikipedia}{Wikipedia}{}}
\lastpage{18}
>>>>>>> 5e8aff6e1b811dc3c376c971bb34000c30ffa9e3
