$date
     May 25, 2017       19:49:51
$end

$version
 SystemC 2.3.1-Accellera --- Feb 25 2017 20:21:25
$end

$timescale
     1 ps
$end

$scope module SystemC $end
$var wire    1  aaaaa  clock       $end
$var wire    1  aaaab  reset       $end
$var wire    1  aaaac  write       $end
$var wire    1  aaaad  read       $end
$var wire    8  aaaae  address_in [7:0]  $end
$var wire   32  aaaaf  data_in [31:0]  $end
$var wire   32  aaaag  mem_in [31:0]  $end
$var wire    8  aaaah  address_out [7:0]  $end
$var wire   32  aaaai  data_out [31:0]  $end
$var wire   32  aaaaj  mem_out [31:0]  $end
$var wire    1  aaaak  we       $end
$var wire    1  aaaal  re       $end
$var wire    1  aaaam  ack       $end
$var wire    1  aaaan  ready       $end
$upscope $end
$enddefinitions  $end

$comment
All initial values are dumped below at time 0 sec = 0 timescale units.
$end

$dumpvars
1aaaaa
1aaaab
0aaaac
0aaaad
b0 aaaae
b0 aaaaf
b0 aaaag
b0 aaaah
b0 aaaai
b0 aaaaj
0aaaak
0aaaal
0aaaam
0aaaan
$end

#2000
0aaaaa

#4000
1aaaaa

#6000
0aaaaa
0aaaab
1aaaac
b11 aaaae
b101011 aaaaf

#8000
1aaaaa
b11 aaaah
b101011 aaaaj
1aaaak

#10000
0aaaaa

#12000
1aaaaa
1aaaam

#14000
0aaaaa

#16000
1aaaaa
0aaaak
1aaaan

#18000
0aaaaa
0aaaac
1aaaad

#20000
1aaaaa
0aaaam

#22000
0aaaaa

#24000
1aaaaa
1aaaal
0aaaan

#26000
0aaaaa

#28000
1aaaaa
b101011 aaaag
1aaaam

#30000
0aaaaa

#32000
1aaaaa
b101011 aaaai
0aaaal
1aaaan

#34000
0aaaaa

