// Seed: 1395626000
module module_0;
  always id_1 <= (1 - id_1);
  reg id_2 = 1;
  reg id_4;
  initial id_1 <= #(id_2 * id_1[]) id_2;
  assign id_1 = id_4;
  assign id_3 = "";
  wire id_5;
  module_2(
      id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5
  );
endmodule
module module_1 (
    output uwire id_0,
    input  wand  id_1,
    output tri1  id_2,
    input  tri0  id_3
);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_6  = 1;
  assign id_10 = 1'h0;
  wire id_11;
endmodule
