---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/llvm/targetlowering
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import Link from '@docusaurus/Link'
import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import EnumerationList from '@xpack/docusaurus-plugin-doxygen/components/EnumerationList'
import EnumerationListItem from '@xpack/docusaurus-plugin-doxygen/components/EnumerationListItem'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import ParametersList from '@xpack/docusaurus-plugin-doxygen/components/ParametersList'
import ParametersListItem from '@xpack/docusaurus-plugin-doxygen/components/ParametersListItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'
import SectionUser from '@xpack/docusaurus-plugin-doxygen/components/SectionUser'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `TargetLowering` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>

This class defines information used to lower LLVM code to legal <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> operators that the target instruction selector can accept natively. <a href="#details">More...</a>

## Declaration

<CodeBlock>class llvm::TargetLowering</CodeBlock>

## Included Headers

<IncludesList>
<IncludesListItem
  filePath="llvm/CodeGen/TargetLowering.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h"
  isLocal="true" />
</IncludesList>

## Base class

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/targetloweringbase">TargetLoweringBase</a></>}>
This base class for <a href="/docs/api/classes/llvm/targetlowering">TargetLowering</a> contains the SelectionDAG-independent parts that can be used from the rest of CodeGen. <a href="/docs/api/classes/llvm/targetloweringbase/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Derived Classes

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/aarch64targetlowering">AArch64TargetLowering</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/amdgputargetlowering">AMDGPUTargetLowering</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/arctargetlowering">ARCTargetLowering</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/armtargetlowering">ARMTargetLowering</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/avrtargetlowering">AVRTargetLowering</a></>}>
Performs target lowering for the <a href="/docs/api/namespaces/llvm/avr">AVR</a>. <a href="/docs/api/classes/llvm/avrtargetlowering/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/bpftargetlowering">BPFTargetLowering</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/cskytargetlowering">CSKYTargetLowering</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/directxtargetlowering">DirectXTargetLowering</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/hexagontargetlowering">HexagonTargetLowering</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/lanaitargetlowering">LanaiTargetLowering</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/loongarchtargetlowering">LoongArchTargetLowering</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/m68ktargetlowering">M68kTargetLowering</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/msp430targetlowering">MSP430TargetLowering</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mipstargetlowering">MipsTargetLowering</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/nvptxtargetlowering">NVPTXTargetLowering</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/ppctargetlowering">PPCTargetLowering</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/riscvtargetlowering">RISCVTargetLowering</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/spirvtargetlowering">SPIRVTargetLowering</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/sparctargetlowering">SparcTargetLowering</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/systemztargetlowering">SystemZTargetLowering</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/vetargetlowering">VETargetLowering</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/webassemblytargetlowering">WebAssemblyTargetLowering</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/x86targetlowering">X86TargetLowering</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/xcoretargetlowering">XCoreTargetLowering</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/xtensatargetlowering">XtensaTargetLowering</a></>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Typedefs Index

<MembersIndex>

<MembersIndexItem
  type="using"
  name={<><a href="#a3db162658a7687e8a5df34f5a6aaa840">AsmOperandInfoVector</a> = std::vector&lt; <a href="/docs/api/structs/llvm/targetlowering/asmoperandinfo">AsmOperandInfo</a> &gt;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="using"
  name={<><a href="#a0c572d6810211a80e26729c2d3cb0a6d">ConstraintGroup</a> = <a href="/docs/api/classes/llvm/smallvector">SmallVector</a>&lt; <a href="#a94865930eb23376a76409e18190f615d">ConstraintPair</a> &gt;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="using"
  name={<><a href="#a94865930eb23376a76409e18190f615d">ConstraintPair</a> = std::pair&lt; <a href="/docs/api/classes/llvm/stringref">StringRef</a>, <a href="#a0b0176781cd4fd9f45cc739f1d007116">TargetLowering::ConstraintType</a> &gt;</>}>
</MembersIndexItem>

</MembersIndex>

## Enumerations Index

<MembersIndex>

<MembersIndexItem
  type="enum"
  name={<>:  &#123; <a href="#a0b0176781cd4fd9f45cc739f1d007116">...</a> &#125;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="enum"
  name={<>:  &#123; <a href="#a7f5cab5437026605269663cda7389abc">...</a> &#125;</>}>
</MembersIndexItem>

</MembersIndex>

## Public Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#aaa96f111a59a7a2e7f9c689b344543df">TargetLowering</a> (const TargetLowering &amp;)=delete</>}>
</MembersIndexItem>

<MembersIndexItem
  name={<><a href="#a49680d92d476c9adc1452ca8e9948f8a">TargetLowering</a> (const TargetMachine &amp;TM)</>}>
</MembersIndexItem>

</MembersIndex>

## Public Operators Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetlowering">TargetLowering</a> &amp;</>}
  name={<><a href="#a876bc04d23f1888f4a807eefcc2fa2a7">operator=</a> (const TargetLowering &amp;)=delete</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="void"
  name={<><a href="#a4fb18ab539e6140e63924b8294e62bef">AdjustInstrPostInstrSelection</a> (MachineInstr &amp;MI, SDNode &#42;Node) const</>}>
This method should be implemented by targets that mark instructions with the &#39;hasPostISelHook&#39; flag. <a href="#a4fb18ab539e6140e63924b8294e62bef">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a696ff12171c8e0cf9f749fe7365ab40d">buildLegalVectorShuffle</a> (EVT VT, const SDLoc &amp;DL, SDValue N0, SDValue N1, MutableArrayRef&lt; int &gt; Mask, SelectionDAG &amp;DAG) const</>}>
Tries to build a legal vector shuffle using the provided parameters or equivalent variations. <a href="#a696ff12171c8e0cf9f749fe7365ab40d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a36c8f3817aaf6184163227ef33e08032">BuildSDIV</a> (SDNode &#42;N, SelectionDAG &amp;DAG, bool IsAfterLegalization, bool IsAfterLegalTypes, SmallVectorImpl&lt; SDNode &#42; &gt; &amp;Created) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a10e676263a198d8cd480918492893dcb">BuildSDIVPow2</a> (SDNode &#42;N, const APInt &amp;Divisor, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDNode &#42; &gt; &amp;Created) const</>}>
Targets may override this function to provide custom SDIV lowering for power-of-2 denominators. <a href="#a10e676263a198d8cd480918492893dcb">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ac059b1ca86f2540e9fcfbee0a0da1c7c">buildSDIVPow2WithCMov</a> (SDNode &#42;N, const APInt &amp;Divisor, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDNode &#42; &gt; &amp;Created) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#abe774a33e51c905a23e19b7b9803e8eb">BuildSREMPow2</a> (SDNode &#42;N, const APInt &amp;Divisor, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDNode &#42; &gt; &amp;Created) const</>}>
Targets may override this function to provide custom SREM lowering for power-of-2 denominators. <a href="#abe774a33e51c905a23e19b7b9803e8eb">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a634e703cb950d5425ce8594ea59ef3bd">BuildUDIV</a> (SDNode &#42;N, SelectionDAG &amp;DAG, bool IsAfterLegalization, bool IsAfterLegalTypes, SmallVectorImpl&lt; SDNode &#42; &gt; &amp;Created) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a690ecd418854c4f2bea36d278c8cb7a2">canCreateUndefOrPoisonForTargetNode</a> (SDValue Op, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, bool PoisonOnly, bool ConsiderFlags, unsigned Depth) const</>}>
Return true if <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> can create undef or poison from non-undef &amp; non-poison operands. <a href="#a690ecd418854c4f2bea36d278c8cb7a2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#afc21228b6db4542de1339af252b2a725">CanLowerReturn</a> (CallingConv::ID, MachineFunction &amp;, bool, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;, LLVMContext &amp;, const Type &#42;RetTy) const</>}>
This hook should be implemented to check whether the return values described by the Outs array can fit into the return registers. <a href="#afc21228b6db4542de1339af252b2a725">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ade4fa73063019f286fb23ac86df8839e">checkForPhysRegDependency</a> (SDNode &#42;Def, SDNode &#42;User, unsigned Op, const TargetRegisterInfo &#42;TRI, const TargetInstrInfo &#42;TII, unsigned &amp;PhysReg, int &amp;Cost) const</>}>
Allows the target to handle physreg-carried dependency in target-specific way. <a href="#ade4fa73063019f286fb23ac86df8839e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a79bdddcacb7e2e24a0ba20714b80c18a">CollectTargetIntrinsicOperands</a> (const CallInst &amp;I, SmallVectorImpl&lt; SDValue &gt; &amp;Ops, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#ad540ba702458038e9dfc70c04d4286ec">combineRepeatedFPDivisors</a> () const</>}>
Indicate whether this target prefers to combine FDIVs with the same divisor. <a href="#ad540ba702458038e9dfc70c04d4286ec">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a279a7f92d056886ac713c0f06cc73045">ComputeConstraintToUse</a> (AsmOperandInfo &amp;OpInfo, SDValue Op, SelectionDAG &#42;DAG=nullptr) const</>}>
Determines the constraint code and constraint type to use for the specific <a href="/docs/api/structs/llvm/targetlowering/asmoperandinfo">AsmOperandInfo</a>, setting OpInfo.ConstraintCode and OpInfo.ConstraintType. <a href="#a279a7f92d056886ac713c0f06cc73045">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/align">Align</a></>}
  name={<><a href="#ae917d897ff4613b4cfdc9cd4dadade41">computeKnownAlignForTargetInstr</a> (GISelKnownBits &amp;Analysis, Register R, const MachineRegisterInfo &amp;MRI, unsigned Depth=0) const</>}>
Determine the known alignment for the pointer value <code>R</code>. <a href="#ae917d897ff4613b4cfdc9cd4dadade41">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a89837a1ae285b93a15adff98bbb21efb">computeKnownBitsForFrameIndex</a> (int FIOp, KnownBits &amp;Known, const MachineFunction &amp;MF) const</>}>
Determine which of the bits of FrameIndex <code>FIOp</code> are known to be 0. <a href="#a89837a1ae285b93a15adff98bbb21efb">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#af7b6795985b3405f69339661de5d860c">computeKnownBitsForTargetInstr</a> (GISelKnownBits &amp;Analysis, Register R, KnownBits &amp;Known, const APInt &amp;DemandedElts, const MachineRegisterInfo &amp;MRI, unsigned Depth=0) const</>}>
Determine which of the bits specified in Mask are known to be either zero or one and return them in the KnownZero/KnownOne bitsets. <a href="#af7b6795985b3405f69339661de5d860c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a8c00d269d51235a7579e37163eeb3edc">computeKnownBitsForTargetNode</a> (const SDValue Op, KnownBits &amp;Known, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, unsigned Depth=0) const</>}>
Determine which of the bits specified in Mask are known to be either zero or one and return them in the KnownZero/KnownOne bitsets. <a href="#a8c00d269d51235a7579e37163eeb3edc">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a9b359fbfa123fbf333095817e902cf0c">computeNumSignBitsForTargetInstr</a> (GISelKnownBits &amp;Analysis, Register R, const APInt &amp;DemandedElts, const MachineRegisterInfo &amp;MRI, unsigned Depth=0) const</>}>
This method can be implemented by targets that want to expose additional information about sign bits to GlobalISel combiners. <a href="#a9b359fbfa123fbf333095817e902cf0c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a6e478aced9c847bcb02f8a94e498c2e7">ComputeNumSignBitsForTargetNode</a> (SDValue Op, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, unsigned Depth=0) const</>}>
This method can be implemented by targets that want to expose additional information about sign bits to the DAG <a href="/docs/api/classes/llvm/combiner">Combiner</a>. <a href="#a6e478aced9c847bcb02f8a94e498c2e7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/fastisel">FastISel</a> &#42;</>}
  name={<><a href="#adb05aefedc1e93f32b6061a23542d508">createFastISel</a> (FunctionLoweringInfo &amp;, const TargetLibraryInfo &#42;) const</>}>
This method returns a target specific <a href="/docs/api/classes/llvm/fastisel">FastISel</a> object, or null if the target does not support &quot;fast&quot; ISel. <a href="#adb05aefedc1e93f32b6061a23542d508">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#afb677d589b9b39e03a0f38a86411ad3b">createSelectForFMINNUM&#95;FMAXNUM</a> (SDNode &#42;Node, SelectionDAG &amp;DAG) const</>}>
Try to convert the fminnum/fmaxnum to a compare/select sequence. <a href="#afb677d589b9b39e03a0f38a86411ad3b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ae4ab2e1ac81721435d73f03617e59fc7">CTTZTableLookup</a> (SDNode &#42;N, SelectionDAG &amp;DAG, const SDLoc &amp;DL, EVT VT, SDValue Op, unsigned NumBitsPerElt) const</>}>
Expand CTTZ via Table Lookup. <a href="#ae4ab2e1ac81721435d73f03617e59fc7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;</>}
  name={<><a href="#aca4f1936569be6534e77b709039afc21">EmitInstrWithCustomInserter</a> (MachineInstr &amp;MI, MachineBasicBlock &#42;MBB) const</>}>
This method should be implemented by targets that mark instructions with the &#39;usesCustomInserter&#39; flag. <a href="#aca4f1936569be6534e77b709039afc21">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a1ee0110a687cf5a9bdb9e8596d9ca3fb">emitStackGuardXorFP</a> (SelectionDAG &amp;DAG, SDValue Val, const SDLoc &amp;DL) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a010da65f0320c4a35d573ae07071b786">expandABD</a> (SDNode &#42;N, SelectionDAG &amp;DAG) const</>}>
Expand ABDS/ABDU nodes. <a href="#a010da65f0320c4a35d573ae07071b786">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a52e90a14f4d03b8959c096086b1bca73">expandABS</a> (SDNode &#42;N, SelectionDAG &amp;DAG, bool IsNegative=false) const</>}>
Expand ABS nodes. <a href="#a52e90a14f4d03b8959c096086b1bca73">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#afcc11ebf4e4f4b44bd9bfb47b73ecaf5">expandAddSubSat</a> (SDNode &#42;Node, SelectionDAG &amp;DAG) const</>}>
Method for building the DAG expansion of <a href="/docs/api/namespaces/llvm/isd">ISD</a>::&#91;US&#93;&#91;ADD|SUB&#93;SAT. <a href="#afcc11ebf4e4f4b44bd9bfb47b73ecaf5">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a39e0c74abf7ed800cb60f1bf840efe42">expandAVG</a> (SDNode &#42;N, SelectionDAG &amp;DAG) const</>}>
Expand vector/scalar AVGCEILS/AVGCEILU/AVGFLOORS/AVGFLOORU nodes. <a href="#a39e0c74abf7ed800cb60f1bf840efe42">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ad103ae2c1e3a3e2451ea8ab5febf7075">expandBITREVERSE</a> (SDNode &#42;N, SelectionDAG &amp;DAG) const</>}>
Expand BITREVERSE nodes. <a href="#ad103ae2c1e3a3e2451ea8ab5febf7075">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#afdc2ae0ea51276d42cf58621158bb7b6">expandBSWAP</a> (SDNode &#42;N, SelectionDAG &amp;DAG) const</>}>
Expand BSWAP nodes. <a href="#afdc2ae0ea51276d42cf58621158bb7b6">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a80a2ce744686eaa8a78e89a0274802f0">expandCMP</a> (SDNode &#42;Node, SelectionDAG &amp;DAG) const</>}>
Method for building the DAG expansion of <a href="/docs/api/namespaces/llvm/isd">ISD</a>::&#91;US&#93;CMP. <a href="#a80a2ce744686eaa8a78e89a0274802f0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aa7fb5a0db40a7dbc4a0ac57bda71b893">expandCTLZ</a> (SDNode &#42;N, SelectionDAG &amp;DAG) const</>}>
Expand CTLZ/CTLZ&#95;ZERO&#95;UNDEF nodes. <a href="#aa7fb5a0db40a7dbc4a0ac57bda71b893">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a4fc0254299bd69d2edbd4bf7949292dc">expandCTPOP</a> (SDNode &#42;N, SelectionDAG &amp;DAG) const</>}>
Expand CTPOP nodes. <a href="#a4fc0254299bd69d2edbd4bf7949292dc">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a3060b73c758e36617520472f85e8a66d">expandCTTZ</a> (SDNode &#42;N, SelectionDAG &amp;DAG) const</>}>
Expand CTTZ/CTTZ&#95;ZERO&#95;UNDEF nodes. <a href="#a3060b73c758e36617520472f85e8a66d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#abddef937939ecbe4cff930c60b055176">expandDIVREMByConstant</a> (SDNode &#42;N, SmallVectorImpl&lt; SDValue &gt; &amp;Result, EVT HiLoVT, SelectionDAG &amp;DAG, SDValue LL=SDValue(), SDValue LH=SDValue()) const</>}>
Attempt to expand an n-bit div/rem/divrem by constant using a n/2-bit urem by constant and other arithmetic ops. <a href="#abddef937939ecbe4cff930c60b055176">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a0ec038c8a7d2972492d874496d2a02ad">expandFixedPointDiv</a> (unsigned Opcode, const SDLoc &amp;dl, SDValue LHS, SDValue RHS, unsigned Scale, SelectionDAG &amp;DAG) const</>}>
Method for building the DAG expansion of <a href="/docs/api/namespaces/llvm/isd">ISD</a>::&#91;US&#93;DIVFIX&#91;SAT&#93;. <a href="#a0ec038c8a7d2972492d874496d2a02ad">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a1a8a58df56ed203d8d45b4c79ea6baa2">expandFixedPointMul</a> (SDNode &#42;Node, SelectionDAG &amp;DAG) const</>}>
Method for building the DAG expansion of <a href="/docs/api/namespaces/llvm/isd">ISD</a>::&#91;U|S&#93;MULFIX&#91;SAT&#93;. <a href="#a1a8a58df56ed203d8d45b4c79ea6baa2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a942902db44f41703d4055454e2b39332">expandFMINIMUM&#95;FMAXIMUM</a> (SDNode &#42;N, SelectionDAG &amp;DAG) const</>}>
Expand fminimum/fmaximum into multiple comparison with selects. <a href="#a942902db44f41703d4055454e2b39332">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ab4b58e5ebed5507d40b5e4c0e5e5d19a">expandFMINIMUMNUM&#95;FMAXIMUMNUM</a> (SDNode &#42;N, SelectionDAG &amp;DAG) const</>}>
Expand fminimumnum/fmaximumnum into multiple comparison with selects. <a href="#ab4b58e5ebed5507d40b5e4c0e5e5d19a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a2615b4208115a17e0cc88dc5e7142ee9">expandFMINNUM&#95;FMAXNUM</a> (SDNode &#42;N, SelectionDAG &amp;DAG) const</>}>
Expand fminnum/fmaxnum into fminnum&#95;ieee/fmaxnum&#95;ieee with quieted inputs. <a href="#a2615b4208115a17e0cc88dc5e7142ee9">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a077a3e5315f5c8e800b858c179a73f86">expandFP&#95;ROUND</a> (SDNode &#42;Node, SelectionDAG &amp;DAG) const</>}>
Expand round(fp) to fp conversion. <a href="#a077a3e5315f5c8e800b858c179a73f86">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a606e204a6a530a50176f469e79f23832">expandFP&#95;TO&#95;INT&#95;SAT</a> (SDNode &#42;N, SelectionDAG &amp;DAG) const</>}>
Expand FP&#95;TO&#95;&#91;US&#93;INT&#95;SAT into FP&#95;TO&#95;&#91;US&#93;INT and selects or min/max. <a href="#a606e204a6a530a50176f469e79f23832">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae88a98f9b6ef7661ed256aaaaea7455c">expandFP&#95;TO&#95;SINT</a> (SDNode &#42;N, SDValue &amp;Result, SelectionDAG &amp;DAG) const</>}>
Expand float(f32) to SINT(i64) conversion. <a href="#ae88a98f9b6ef7661ed256aaaaea7455c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac3bdbef1c14de11ac53ef2736000e900">expandFP&#95;TO&#95;UINT</a> (SDNode &#42;N, SDValue &amp;Result, SDValue &amp;Chain, SelectionDAG &amp;DAG) const</>}>
Expand float to UINT conversion. <a href="#ac3bdbef1c14de11ac53ef2736000e900">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a6277730d715a362deb5bd89ed0e17f53">expandFunnelShift</a> (SDNode &#42;N, SelectionDAG &amp;DAG) const</>}>
Expand funnel shift. <a href="#a6277730d715a362deb5bd89ed0e17f53">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ad19715a9c62a6c91102ac12bbe18b63a">expandIndirectJTBranch</a> (const SDLoc &amp;dl, SDValue Value, SDValue Addr, int JTI, SelectionDAG &amp;DAG) const</>}>
Expands target specific indirect branch for the case of <a href="/docs/api/namespaces/llvm/jumptable">JumpTable</a> expansion. <a href="#ad19715a9c62a6c91102ac12bbe18b63a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa394506e609b72337e9c664ef264db8b">ExpandInlineAsm</a> (CallInst &#42;) const</>}>
This hook allows the target to expand an inline asm call to be explicit llvm code if it wants to. <a href="#aa394506e609b72337e9c664ef264db8b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a6940d92310c4c204d393e4049e6b4173">expandIntMINMAX</a> (SDNode &#42;Node, SelectionDAG &amp;DAG) const</>}>
Method for building the DAG expansion of <a href="/docs/api/namespaces/llvm/isd">ISD</a>::&#91;US&#93;&#91;MIN|MAX&#93;. <a href="#a6940d92310c4c204d393e4049e6b4173">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ada1945ca82da7a7861f21485db1994c9">expandIS&#95;FPCLASS</a> (EVT ResultVT, SDValue Op, FPClassTest Test, SDNodeFlags Flags, const SDLoc &amp;DL, SelectionDAG &amp;DAG) const</>}>
Expand check for floating point class. <a href="#ada1945ca82da7a7861f21485db1994c9">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab707d083b764fa474237a76bc4b05694">expandMUL</a> (SDNode &#42;N, SDValue &amp;Lo, SDValue &amp;Hi, EVT HiLoVT, SelectionDAG &amp;DAG, MulExpansionKind Kind, SDValue LL=SDValue(), SDValue LH=SDValue(), SDValue RL=SDValue(), SDValue RH=SDValue()) const</>}>
Expand a MUL into two nodes. <a href="#ab707d083b764fa474237a76bc4b05694">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac7581f7a7740ac3c1dc73fd7aeeccc63">expandMUL&#95;LOHI</a> (unsigned Opcode, EVT VT, const SDLoc &amp;dl, SDValue LHS, SDValue RHS, SmallVectorImpl&lt; SDValue &gt; &amp;Result, EVT HiLoVT, SelectionDAG &amp;DAG, MulExpansionKind Kind, SDValue LL=SDValue(), SDValue LH=SDValue(), SDValue RL=SDValue(), SDValue RH=SDValue()) const</>}>
Expand a MUL or &#91;US&#93;MUL&#95;LOHI of n-bit values into two or four nodes, respectively, each computing an n/2-bit part of the result. <a href="#ac7581f7a7740ac3c1dc73fd7aeeccc63">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a79f607ce587b5b9f4ea493d88ba54845">expandMULO</a> (SDNode &#42;Node, SDValue &amp;Result, SDValue &amp;Overflow, SelectionDAG &amp;DAG) const</>}>
Method for building the DAG expansion of <a href="/docs/api/namespaces/llvm/isd">ISD</a>::&#91;US&#93;MULO. <a href="#a79f607ce587b5b9f4ea493d88ba54845">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a83103b2084518ce8c8eaff7fa20c89e4">expandREM</a> (SDNode &#42;Node, SDValue &amp;Result, SelectionDAG &amp;DAG) const</>}>
Expand an SREM or UREM using SDIV/UDIV or SDIVREM/UDIVREM, if legal. <a href="#a83103b2084518ce8c8eaff7fa20c89e4">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#afdf8e533128a4e28f6720f70ab726376">expandROT</a> (SDNode &#42;N, bool AllowVectorOps, SelectionDAG &amp;DAG) const</>}>
Expand rotations. <a href="#afdf8e533128a4e28f6720f70ab726376">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a107eaea57b1ba73458df31dcd0d41c01">expandRoundInexactToOdd</a> (EVT ResultVT, SDValue Op, const SDLoc &amp;DL, SelectionDAG &amp;DAG) const</>}>
Truncate <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> to ResultVT. <a href="#a107eaea57b1ba73458df31dcd0d41c01">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a0936c394ae9dcff8bf79032da7eb9472">expandSADDSUBO</a> (SDNode &#42;Node, SDValue &amp;Result, SDValue &amp;Overflow, SelectionDAG &amp;DAG) const</>}>
Method for building the DAG expansion of ISD::S(ADD|SUB)O. <a href="#a0936c394ae9dcff8bf79032da7eb9472">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ad7c6044f8250efb3a9da26bcb6b1db62">expandShiftParts</a> (SDNode &#42;N, SDValue &amp;Lo, SDValue &amp;Hi, SelectionDAG &amp;DAG) const</>}>
Expand shift-by-parts. <a href="#ad7c6044f8250efb3a9da26bcb6b1db62">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a25374963a6923b45451d8fae2fd7a841">expandShlSat</a> (SDNode &#42;Node, SelectionDAG &amp;DAG) const</>}>
Method for building the DAG expansion of <a href="/docs/api/namespaces/llvm/isd">ISD</a>::&#91;US&#93;SHLSAT. <a href="#a25374963a6923b45451d8fae2fd7a841">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a97d69e6a9860a2705c6d47e94028fbe1">expandUADDSUBO</a> (SDNode &#42;Node, SDValue &amp;Result, SDValue &amp;Overflow, SelectionDAG &amp;DAG) const</>}>
Method for building the DAG expansion of ISD::U(ADD|SUB)O. <a href="#a97d69e6a9860a2705c6d47e94028fbe1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a1d9e993d1512edc0f76c3545a7730444">expandUINT&#95;TO&#95;FP</a> (SDNode &#42;N, SDValue &amp;Result, SDValue &amp;Chain, SelectionDAG &amp;DAG) const</>}>
Expand UINT(i64) to double(f64) conversion. <a href="#a1d9e993d1512edc0f76c3545a7730444">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::pair&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a>, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt;</>}
  name={<><a href="#a48eecfa931988559b1d70ad5b60b4511">expandUnalignedLoad</a> (LoadSDNode &#42;LD, SelectionDAG &amp;DAG) const</>}>
Expands an unaligned load to 2 half-size loads for an integer, and possibly more for vectors. <a href="#a48eecfa931988559b1d70ad5b60b4511">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aac0c36cc1d8c43244b007e09b5a221ae">expandUnalignedStore</a> (StoreSDNode &#42;ST, SelectionDAG &amp;DAG) const</>}>
Expands an unaligned store to 2 half-size stores for integer values, and possibly more for vectors. <a href="#aac0c36cc1d8c43244b007e09b5a221ae">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ad70774809672f50432f4caba1d7c4018">expandVecReduce</a> (SDNode &#42;Node, SelectionDAG &amp;DAG) const</>}>
Expand a VECREDUCE&#95;&#42; into an explicit calculation. <a href="#ad70774809672f50432f4caba1d7c4018">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a26774cf193c8fc0a6f65a22f1481c6cd">expandVecReduceSeq</a> (SDNode &#42;Node, SelectionDAG &amp;DAG) const</>}>
Expand a VECREDUCE&#95;SEQ&#95;&#42; into an explicit ordered calculation. <a href="#a26774cf193c8fc0a6f65a22f1481c6cd">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a367e029393fe61621674a8d22eddfbd9">expandVECTOR&#95;COMPRESS</a> (SDNode &#42;Node, SelectionDAG &amp;DAG) const</>}>
Expand a vector VECTOR&#95;COMPRESS into a sequence of extract element, store temporarily, advance store position, before re-loading the final vector. <a href="#a367e029393fe61621674a8d22eddfbd9">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a5dfdb0c505a77dd707e9e9d4a439d656">expandVectorFindLastActive</a> (SDNode &#42;N, SelectionDAG &amp;DAG) const</>}>
Expand VECTOR&#95;FIND&#95;LAST&#95;ACTIVE nodes. <a href="#a5dfdb0c505a77dd707e9e9d4a439d656">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ab7cedb434f2206acccff18f3b653999b">expandVectorNaryOpBySplitting</a> (SDNode &#42;Node, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#af0d282b6f6a3825d043eb576c1ab5553">expandVectorSplice</a> (SDNode &#42;Node, SelectionDAG &amp;DAG) const</>}>
Method for building the DAG expansion of <a href="/docs/api/namespaces/llvm/isd/#a22ea9cec080dd5f4f47ba234c2f59110ad55a17543ef86f6d46aebb45028a9067">ISD::VECTOR&#95;SPLICE</a>. <a href="#af0d282b6f6a3825d043eb576c1ab5553">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#afa6a46c05752cd363e5c254403d30965">expandVPBITREVERSE</a> (SDNode &#42;N, SelectionDAG &amp;DAG) const</>}>
Expand VP&#95;BITREVERSE nodes. <a href="#afa6a46c05752cd363e5c254403d30965">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a249598a307c825ac80d22a45d863d3e4">expandVPBSWAP</a> (SDNode &#42;N, SelectionDAG &amp;DAG) const</>}>
Expand VP&#95;BSWAP nodes. <a href="#a249598a307c825ac80d22a45d863d3e4">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a3d7ed5e11454a58e268bc32c6794a26f">expandVPCTLZ</a> (SDNode &#42;N, SelectionDAG &amp;DAG) const</>}>
Expand VP&#95;CTLZ/VP&#95;CTLZ&#95;ZERO&#95;UNDEF nodes. <a href="#a3d7ed5e11454a58e268bc32c6794a26f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a63399fefaac1b73b4c1a56c0c941004d">expandVPCTPOP</a> (SDNode &#42;N, SelectionDAG &amp;DAG) const</>}>
Expand VP&#95;CTPOP nodes. <a href="#a63399fefaac1b73b4c1a56c0c941004d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ab7abea2a5b5251eb10473c9c610d6490">expandVPCTTZ</a> (SDNode &#42;N, SelectionDAG &amp;DAG) const</>}>
Expand VP&#95;CTTZ/VP&#95;CTTZ&#95;ZERO&#95;UNDEF nodes. <a href="#ab7abea2a5b5251eb10473c9c610d6490">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a6f29c194ef5edad7c896b8b1ea1b3637">expandVPCTTZElements</a> (SDNode &#42;N, SelectionDAG &amp;DAG) const</>}>
Expand VP&#95;CTTZ&#95;ELTS/VP&#95;CTTZ&#95;ELTS&#95;ZERO&#95;UNDEF nodes. <a href="#a6f29c194ef5edad7c896b8b1ea1b3637">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a60e48d09cc181b603b17d4e385cc4bb7">findOptimalMemOpLowering</a> (std::vector&lt; EVT &gt; &amp;MemOps, unsigned Limit, const MemOp &amp;Op, unsigned DstAS, unsigned SrcAS, const AttributeList &amp;FuncAttributes) const</>}>
Determines the optimal series of memory ops to replace the memset / memcpy. <a href="#a60e48d09cc181b603b17d4e385cc4bb7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a7fc58a8c37cc23c116a72bc282fe9972">forceExpandMultiply</a> (SelectionDAG &amp;DAG, const SDLoc &amp;dl, bool Signed, SDValue &amp;Lo, SDValue &amp;Hi, SDValue LHS, SDValue RHS, SDValue HiLHS=SDValue(), SDValue HiRHS=SDValue()) const</>}>
Calculate the product twice the width of LHS and RHS. <a href="#a7fc58a8c37cc23c116a72bc282fe9972">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a5693e1f9607ffe47618c90830bb5d919">forceExpandWideMUL</a> (SelectionDAG &amp;DAG, const SDLoc &amp;dl, bool Signed, const SDValue LHS, const SDValue RHS, SDValue &amp;Lo, SDValue &amp;Hi) const</>}>
Calculate full product of LHS and RHS either via a libcall or through brute force expansion of the multiplication. <a href="#a5693e1f9607ffe47618c90830bb5d919">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac9df75d2d0cb54ed147aaf46cd2b1e84">functionArgumentNeedsConsecutiveRegisters</a> (Type &#42;Ty, CallingConv::ID CallConv, bool isVarArg, const DataLayout &amp;DL) const</>}>
For some targets, an LLVM struct type must be broken down into multiple simple types, but the calling convention specifies that the entire struct must be passed in a block of consecutive registers. <a href="#ac9df75d2d0cb54ed147aaf46cd2b1e84">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a48fe15bdf777438d3ff912a613650642">getCheaperNegatedExpression</a> (SDValue Op, SelectionDAG &amp;DAG, bool LegalOps, bool OptForSize, unsigned Depth=0) const</>}>
This is the helper function to return the newly negated expression only when the cost is cheaper. <a href="#a48fe15bdf777438d3ff912a613650642">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a2f1e2f811ae9139b9543751585239443">getCheaperOrNeutralNegatedExpression</a> (SDValue Op, SelectionDAG &amp;DAG, bool LegalOps, bool OptForSize, const NegatibleCost CostThreshold=NegatibleCost::Neutral, unsigned Depth=0) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="#a0c572d6810211a80e26729c2d3cb0a6d">ConstraintGroup</a></>}
  name={<><a href="#a09429106263aff7968fde2119706fd42">getConstraintPreferences</a> (AsmOperandInfo &amp;OpInfo) const</>}>
Given an OpInfo with list of constraints codes as strings, return a sorted Vector of pairs of constraint codes and their types in priority of what we&#39;d prefer to lower them as. <a href="#a09429106263aff7968fde2119706fd42">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="#a0b0176781cd4fd9f45cc739f1d007116">ConstraintType</a></>}
  name={<><a href="#a45b2deb637d370d68d3bd3786c21e415">getConstraintType</a> (StringRef Constraint) const</>}>
Given a constraint, return the type of constraint it is for this target. <a href="#a45b2deb637d370d68d3bd3786c21e415">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/inlineasm/#af73223719f15f8ca95f36ce43aa9d6d0">InlineAsm::ConstraintCode</a></>}
  name={<><a href="#a3acbc2d34d9a6d35b63a04f0ae20136c">getInlineAsmMemConstraint</a> (StringRef ConstraintCode) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#aded686370215fda472fa7b38ccbba458">getJumpTableEncoding</a> () const</>}>
Return the entry encoding for a jump table in the current function. <a href="#aded686370215fda472fa7b38ccbba458">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mvt">MVT</a></>}
  name={<><a href="#af2c7c474fbd3717354a6297baa84a478">getJumpTableRegTy</a> (const DataLayout &amp;DL) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="#a7f5cab5437026605269663cda7389abc">ConstraintWeight</a></>}
  name={<><a href="#a242f3e03f104dc030614c21db016e206">getMultipleConstraintMatchWeight</a> (AsmOperandInfo &amp;info, int maIndex) const</>}>
Examine constraint type and operand type and determine a weight value. <a href="#a242f3e03f104dc030614c21db016e206">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aea3e575b3cff4eb444567d50959b929c">getNegatedExpression</a> (SDValue Op, SelectionDAG &amp;DAG, bool LegalOps, bool OptForSize, NegatibleCost &amp;Cost, unsigned Depth=0) const</>}>
Return the newly negated expression if the cost is not expensive and set the cost in <code><a href="/docs/api/namespaces/llvm/#a19921a3ceb99548f498d3df118eda9ed">Cost</a></code> to indicate that if it is cheaper or neutral to do the negation. <a href="#aea3e575b3cff4eb444567d50959b929c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a235b6c220471b5f4e283c7ed685e0005">getNegatedExpression</a> (SDValue Op, SelectionDAG &amp;DAG, bool LegalOps, bool OptForSize, unsigned Depth=0) const</>}>
This is the helper function to return the newly negated expression if the cost is not expensive. <a href="#a235b6c220471b5f4e283c7ed685e0005">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ab4681990679f127bf757790e59678f80">getPICJumpTableRelocBase</a> (SDValue Table, SelectionDAG &amp;DAG) const</>}>
Returns relocation base for the given PIC jumptable. <a href="#ab4681990679f127bf757790e59678f80">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcexpr">MCExpr</a> &#42;</>}
  name={<><a href="#a993d38cd5b37a6ee0c9c3cb24ada5392">getPICJumpTableRelocBaseExpr</a> (const MachineFunction &#42;MF, unsigned JTI, MCContext &amp;Ctx) const</>}>
This returns the relocation base for the given PIC jumptable, the same as getPICJumpTableRelocBase, but as an <a href="/docs/api/classes/llvm/mcexpr">MCExpr</a>. <a href="#a993d38cd5b37a6ee0c9c3cb24ada5392">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac01f44d948268acd41c5994ea6cc1369">getPostIndexedAddressParts</a> (SDNode &#42;, SDNode &#42;, SDValue &amp;, SDValue &amp;, ISD::MemIndexedMode &amp;, SelectionDAG &amp;) const</>}>
Returns true by value, base pointer and offset pointer and addressing mode by reference if this node can be combined with a load / store to form a post-indexed load / store. <a href="#ac01f44d948268acd41c5994ea6cc1369">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad9d63fccccfc98800dc7c8bb11356e90">getPreIndexedAddressParts</a> (SDNode &#42;, SDValue &amp;, SDValue &amp;, ISD::MemIndexedMode &amp;, SelectionDAG &amp;) const</>}>
Returns true by value, base pointer and offset pointer and addressing mode by reference if the node&#39;s address can be legally represented as pre-indexed load / store address. <a href="#ad9d63fccccfc98800dc7c8bb11356e90">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aa4e4a07bf2d469f04b430edb380ee1b5">getRecipEstimate</a> (SDValue Operand, SelectionDAG &amp;DAG, int Enabled, int &amp;RefinementSteps) const</>}>
Return a reciprocal estimate value for the input operand. <a href="#aa4e4a07bf2d469f04b430edb380ee1b5">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::pair&lt; unsigned, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; &gt;</>}
  name={<><a href="#af09507c47dcb4cdb2a13064aaa6d5243">getRegForInlineAsmConstraint</a> (const TargetRegisterInfo &#42;TRI, StringRef Constraint, MVT VT) const</>}>
Given a physical register constraint (e.g. <a href="#af09507c47dcb4cdb2a13064aaa6d5243">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/register">Register</a></>}
  name={<><a href="#a349007dec8d5a6ab5e7d338c282003ca">getRegisterByName</a> (const char &#42;RegName, LLT Ty, const MachineFunction &amp;MF) const</>}>
Return the register <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">ID</a> of the name passed in. <a href="#a349007dec8d5a6ab5e7d338c282003ca">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt;</>}
  name={<><a href="#ac62b35c70e62f4a9d4c3e9117de615e4">getRoundingControlRegisters</a> () const</>}>
Returns a 0 terminated array of rounding control registers that can be attached into strict FP call. <a href="#ac62b35c70e62f4a9d4c3e9117de615e4">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &#42;</>}
  name={<><a href="#ad87e9267a35f4fd6e8e3b66910ac5dea">getScratchRegisters</a> (CallingConv::ID CC) const</>}>
Returns a 0 terminated array of registers that can be safely used as scratch registers. <a href="#ad87e9267a35f4fd6e8e3b66910ac5dea">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="#a7f5cab5437026605269663cda7389abc">ConstraintWeight</a></>}
  name={<><a href="#afaa66a325b7b8c5c79eb2c8e9822ffd2">getSingleConstraintMatchWeight</a> (AsmOperandInfo &amp;info, const char &#42;constraint) const</>}>
Examine constraint string and operand type and determine a weight value. <a href="#afaa66a325b7b8c5c79eb2c8e9822ffd2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a0f5c79ba78f8b97824689ec83267d746">getSqrtEstimate</a> (SDValue Operand, SelectionDAG &amp;DAG, int Enabled, int &amp;RefinementSteps, bool &amp;UseOneConstNR, bool Reciprocal) const</>}>
Hooks for building estimates in place of slower divisions and square roots. <a href="#a0f5c79ba78f8b97824689ec83267d746">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a89e60908750fd1cca69d96e7aa41ba5b">getSqrtInputTest</a> (SDValue Operand, SelectionDAG &amp;DAG, const DenormalMode &amp;Mode) const</>}>
Return a target-dependent comparison result if the input operand is suitable for use with a square root estimate calculation. <a href="#a89e60908750fd1cca69d96e7aa41ba5b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#abd1a92af13465b269b22fb6b1cddffaf">getSqrtResultForDenormInput</a> (SDValue Operand, SelectionDAG &amp;DAG) const</>}>
Return a target-dependent result if the input operand is not suitable for use with a square root estimate calculation. <a href="#abd1a92af13465b269b22fb6b1cddffaf">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/constant">Constant</a> &#42;</>}
  name={<><a href="#a18b2f46b93af4466b33909730c2b2e6b">getTargetConstantFromLoad</a> (LoadSDNode &#42;LD) const</>}>
This method returns the constant pool value that will be loaded by LD. <a href="#a18b2f46b93af4466b33909730c2b2e6b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42;</>}
  name={<><a href="#aa07a74d942f49b11a81baf6dba21726e">getTargetNodeName</a> (unsigned Opcode) const</>}>
This method returns the name of a target specific DAG node. <a href="#aa07a74d942f49b11a81baf6dba21726e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/evt">EVT</a></>}
  name={<><a href="#a2b10a312e4ab7eb05f1b88f6e5eb8e56">getTypeForExtReturn</a> (LLVMContext &amp;Context, EVT VT, ISD::NodeType) const</>}>
Return the type that should be used to zero or sign extend a zeroext/signext integer return value. <a href="#a2b10a312e4ab7eb05f1b88f6e5eb8e56">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a7600a96e79f99a6787e181c6168acbdc">getVectorElementPointer</a> (SelectionDAG &amp;DAG, SDValue VecPtr, EVT VecVT, SDValue Index) const</>}>
Get a pointer to vector element <code>Idx</code> located in memory for a vector of type <code>VecVT</code> starting at a base address of <code>VecPtr</code>. <a href="#a7600a96e79f99a6787e181c6168acbdc">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a52585a36dd68f2eb54f278948b8013c5">getVectorSubVecPointer</a> (SelectionDAG &amp;DAG, SDValue VecPtr, EVT VecVT, EVT SubVecVT, SDValue Index) const</>}>
Get a pointer to a sub-vector of type <code>SubVecVT</code> at index <code>Idx</code> located in memory for a vector of type <code>VecVT</code> starting at a base address of <code>VecPtr</code>. <a href="#a52585a36dd68f2eb54f278948b8013c5">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ad7c36d5b8de34e8f925d02cc2c4000e3">HandleByVal</a> (CCState &#42;, unsigned &amp;, Align) const</>}>
Target-specific cleanup for formal ByVal parameters. <a href="#ad7c36d5b8de34e8f925d02cc2c4000e3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a25b0bbe65dfcc05e091da9a4eec90d95">IncrementMemoryAddress</a> (SDValue Addr, SDValue Mask, const SDLoc &amp;DL, EVT DataVT, SelectionDAG &amp;DAG, bool IsCompressedMemory) const</>}>
Increments memory address <code>Addr</code> according to the type of the value <code>DataVT</code> that should be stored. <a href="#a25b0bbe65dfcc05e091da9a4eec90d95">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#aa15229fc1a15ce3693166d66a0994334">initializeSplitCSR</a> (MachineBasicBlock &#42;Entry) const</>}>
Perform necessary initialization to handle a subset of CSRs explicitly via copies. <a href="#aa15229fc1a15ce3693166d66a0994334">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a73bf38dbdcdff5a2befaff46205f3541">insertCopiesSplitCSR</a> (MachineBasicBlock &#42;Entry, const SmallVectorImpl&lt; MachineBasicBlock &#42; &gt; &amp;Exits) const</>}>
Insert explicit copies in entry and exit blocks. <a href="#a73bf38dbdcdff5a2befaff46205f3541">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a485c321d878ce722bb8d19a4b9d81657">isConstFalseVal</a> (SDValue N) const</>}>
Return if the N is a constant or constant vector equal to the false value from <a href="/docs/api/classes/llvm/targetloweringbase/#a79adbcc34e24b86ef8a216a34ccf5af8">getBooleanContents()</a>. <a href="#a485c321d878ce722bb8d19a4b9d81657">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a49086baced6151325ba4b88ecdd5383f">isConstTrueVal</a> (SDValue N) const</>}>
Return if the N is a constant or constant vector equal to the true value from <a href="/docs/api/classes/llvm/targetloweringbase/#a79adbcc34e24b86ef8a216a34ccf5af8">getBooleanContents()</a>. <a href="#a49086baced6151325ba4b88ecdd5383f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetloweringbase/#ac14a71b7c36f34100de107aadccc5578">AndOrSETCCFoldKind</a></>}
  name={<><a href="#ad79ec6f151d15fbecd05a6d0c47c3729">isDesirableToCombineLogicOpOfSETCC</a> (const SDNode &#42;LogicOp, const SDNode &#42;SETCC0, const SDNode &#42;SETCC1) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#acadf633df07f9e11330ae99edf3e1bb7">isDesirableToCommuteWithShift</a> (const SDNode &#42;N, CombineLevel Level) const</>}>
Return true if it is profitable to move this shift by a constant amount through its operand, adjusting any immediate operands as necessary to preserve semantics. <a href="#acadf633df07f9e11330ae99edf3e1bb7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a10338eadd129baf2b64756673c1ea883">isDesirableToCommuteWithShift</a> (const MachineInstr &amp;MI, bool IsAfterLegal) const</>}>
GlobalISel - return true if it is profitable to move this shift by a constant amount through its operand, adjusting any immediate operands as necessary to preserve semantics. <a href="#a10338eadd129baf2b64756673c1ea883">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aaa536ba062854f0951a19b7457665c96">isDesirableToCommuteXorWithShift</a> (const SDNode &#42;N) const</>}>
Return true if it is profitable to combine an XOR of a logical shift to create a logical shift of NOT. <a href="#aaa536ba062854f0951a19b7457665c96">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a67dd43e2dfeed538828a0028fef372d3">IsDesirableToPromoteOp</a> (SDValue, EVT &amp;) const</>}>
This method query the target whether it is beneficial for dag combiner to promote the specified node. <a href="#a67dd43e2dfeed538828a0028fef372d3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a8f691332d3b84bef71821427b0c676dd">isDesirableToPullExtFromShl</a> (const MachineInstr &amp;MI) const</>}>
GlobalISel - return true if it&#39;s profitable to perform the combine: shl (&#91;sza&#93;ext x), y =&gt; zext (shl x, y) <a href="#a8f691332d3b84bef71821427b0c676dd">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aff7c382c626528004a59c365a2bc7e98">isDesirableToTransformToIntegerOp</a> (unsigned, EVT) const</>}>
Return true if it is profitable for dag combiner to transform a floating point op of specified opcode to a equivalent op of an integer type. <a href="#aff7c382c626528004a59c365a2bc7e98">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2dc906a01997a28f62fd05f6470d7dd7">isExtendedTrueVal</a> (const ConstantSDNode &#42;N, EVT VT, bool SExt) const</>}>
Return if <code>N</code> is a True value when extended to <code>VT</code>. <a href="#a2dc906a01997a28f62fd05f6470d7dd7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#abe66a168970ddd74cce6fbc9a40589c7">isGAPlusOffset</a> (SDNode &#42;N, const GlobalValue &#42;&amp;GA, int64&#95;t &amp;Offset) const</>}>
Returns true (and the <a href="/docs/api/classes/llvm/globalvalue">GlobalValue</a> and the offset) if the node is a GlobalAddress + offset. <a href="#abe66a168970ddd74cce6fbc9a40589c7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#abb1ad8b21c9956ffb90121e24f8bc116">isGuaranteedNotToBeUndefOrPoisonForTargetNode</a> (SDValue Op, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, bool PoisonOnly, unsigned Depth) const</>}>
Return true if this function can prove that <code><a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a></code> is never poison and, if <code>PoisonOnly</code> is false, does not have undef bits. <a href="#abb1ad8b21c9956ffb90121e24f8bc116">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a97f597434d447bcc927007f32b35d3d4">isIndexingLegal</a> (MachineInstr &amp;MI, Register Base, Register Offset, bool IsPre, MachineRegisterInfo &amp;MRI) const</>}>
Returns true if the specified base+offset is a legal indexed addressing mode for this target. <a href="#a97f597434d447bcc927007f32b35d3d4">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aebfdd629d9e82d02230d041fadfa540c">isInlineAsmTargetBranch</a> (const SmallVectorImpl&lt; StringRef &gt; &amp;AsmStrs, unsigned OpNo) const</>}>
On x86, return true if the operand with index OpNo is a CALL or JUMP instruction, which can use either a memory constraint or an address constraint. <a href="#aebfdd629d9e82d02230d041fadfa540c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a6e6f8d5c56365fe5e9a6e4f9581ddb94">isInTailCallPosition</a> (SelectionDAG &amp;DAG, SDNode &#42;Node, SDValue &amp;Chain) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a3a1d4426a85849e75f56ef9d3b13fecc">isKnownNeverNaNForTargetNode</a> (SDValue Op, const SelectionDAG &amp;DAG, bool SNaN=false, unsigned Depth=0) const</>}>
If <code>SNaN</code> is false,. <a href="#a3a1d4426a85849e75f56ef9d3b13fecc">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a74dabfbe18cbb61e4a1935eb1bf4942b">isOffsetFoldingLegal</a> (const GlobalAddressSDNode &#42;GA) const</>}>
Return true if folding a constant offset with the given GlobalAddress is legal. <a href="#a74dabfbe18cbb61e4a1935eb1bf4942b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa8ab0804ddb40450da6549e1943817a2">isPositionIndependent</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2aa7972a9fb95298bb1f59cf65ec46e9">isReassocProfitable</a> (SelectionDAG &amp;DAG, SDValue N0, SDValue N1) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae21fd7066178a309d6f89521e1ceb247">isReassocProfitable</a> (MachineRegisterInfo &amp;MRI, Register N0, Register N1) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa67e0a840aaf40e6406d7be705f44af5">isSDNodeAlwaysUniform</a> (const SDNode &#42;N) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa17502133164c96bd0943f2241171ead">isSDNodeSourceOfDivergence</a> (const SDNode &#42;N, FunctionLoweringInfo &#42;FLI, UniformityInfo &#42;UA) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa31fb5c8038b82f00b3a1d19144c0516">isSplatValueForTargetNode</a> (SDValue Op, const APInt &amp;DemandedElts, APInt &amp;UndefElts, const SelectionDAG &amp;DAG, unsigned Depth=0) const</>}>
Return true if vector <code><a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a></code> has the same value across all <code>DemandedElts</code>, indicating any elements which may be undef in the output <code>UndefElts</code>. <a href="#aa31fb5c8038b82f00b3a1d19144c0516">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a4568c6fee399b92f6971aa10266a89b0">isTargetCanonicalConstantNode</a> (SDValue Op) const</>}>
Returns true if the given Opc is considered a canonical constant for the target, which should not be transformed back into a BUILD&#95;VECTOR. <a href="#a4568c6fee399b92f6971aa10266a89b0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a7c66bde62e1fbe747611b8d385ad6c9a">isTypeDesirableForOp</a> (unsigned, EVT VT) const</>}>
Return true if the target has native support for the specified value type and it is &#39;desirable&#39; to use the type for the given node type. <a href="#a7c66bde62e1fbe747611b8d385ad6c9a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a138a6e09184eae2d1d412cd4e8d60e11">isUsedByReturnOnly</a> (SDNode &#42;, SDValue &amp;) const</>}>
Return true if result of the specified node is used by a return node only. <a href="#a138a6e09184eae2d1d412cd4e8d60e11">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#afeaa822c364e50b66ee8c683136934fd">isXAndYEqZeroPreferableToXAndYEqY</a> (ISD::CondCode, EVT) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a7271d32a363f6f4c4d632f1bf4986b33">joinRegisterPartsIntoValue</a> (SelectionDAG &amp;DAG, const SDLoc &amp;DL, const SDValue &#42;Parts, unsigned NumParts, MVT PartVT, EVT ValueVT, std::optional&lt; CallingConv::ID &gt; CC) const</>}>
Target-specific combining of register parts into its original value. <a href="#a7271d32a363f6f4c4d632f1bf4986b33">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a28d371ce48274d70bac961a1000c6a9a">LegalizeSetCCCondCode</a> (SelectionDAG &amp;DAG, EVT VT, SDValue &amp;LHS, SDValue &amp;RHS, SDValue &amp;CC, SDValue Mask, SDValue EVL, bool &amp;NeedInvert, const SDLoc &amp;dl, SDValue &amp;Chain, bool IsSignaling=false) const</>}>
Legalize a SETCC or VP&#95;SETCC with given LHS and RHS and condition code CC on the current target. <a href="#a28d371ce48274d70bac961a1000c6a9a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ad3f2eb78e627fd0d785fd4119d299558">LowerAsmOperandForConstraint</a> (SDValue Op, StringRef Constraint, std::vector&lt; SDValue &gt; &amp;Ops, SelectionDAG &amp;DAG) const</>}>
Lower the specified operand into the Ops vector. <a href="#ad3f2eb78e627fd0d785fd4119d299558">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a91072af01cf52109f52a15ea367157bf">LowerAsmOutputForConstraint</a> (SDValue &amp;Chain, SDValue &amp;Glue, const SDLoc &amp;DL, const AsmOperandInfo &amp;OpInfo, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a7446faa85fb7b6ebdbd136f514eee0af">LowerCall</a> (CallLoweringInfo &amp;, SmallVectorImpl&lt; SDValue &gt; &amp;) const</>}>
This hook must be implemented to lower calls into the specified DAG. <a href="#a7446faa85fb7b6ebdbd136f514eee0af">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::pair&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a>, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt;</>}
  name={<><a href="#aabd42a6eddc3daec9153679b54f79300">LowerCallTo</a> (CallLoweringInfo &amp;CLI) const</>}>
This function lowers an abstract call to a function into an actual call. <a href="#aabd42a6eddc3daec9153679b54f79300">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a16ad899ace945b24e3ef91384f4faeba">lowerCmpEqZeroToCtlzSrl</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcexpr">MCExpr</a> &#42;</>}
  name={<><a href="#acf30ced2ac2474a0dd5af2e3417c7b7d">LowerCustomJumpTableEntry</a> (const MachineJumpTableInfo &#42;, const MachineBasicBlock &#42;, unsigned, MCContext &amp;) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ab0296381d01e49bf5c4cbe0f3dc07187">LowerFormalArguments</a> (SDValue, CallingConv::ID, bool, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;, const SDLoc &amp;, SelectionDAG &amp;, SmallVectorImpl&lt; SDValue &gt; &amp;) const</>}>
This hook must be implemented to lower the incoming (formal) arguments, described by the Ins array, into the specified DAG. <a href="#ab0296381d01e49bf5c4cbe0f3dc07187">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a04403a336136814ab74d9e2315bcfe23">LowerOperation</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
This callback is invoked for operations that are unsupported by the target, which are registered to use &#39;custom&#39; lowering, and whose defined values are all legal. <a href="#a04403a336136814ab74d9e2315bcfe23">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a12431703c17466d24d4bf388ce467ea3">LowerOperationWrapper</a> (SDNode &#42;N, SmallVectorImpl&lt; SDValue &gt; &amp;Results, SelectionDAG &amp;DAG) const</>}>
This callback is invoked by the type legalizer to legalize nodes with an illegal operand type but legal result types. <a href="#a12431703c17466d24d4bf388ce467ea3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ac7ab87c087e9c55f4acc89ebe8ecbd5c">LowerReturn</a> (SDValue, CallingConv::ID, bool, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;, const SmallVectorImpl&lt; SDValue &gt; &amp;, const SDLoc &amp;, SelectionDAG &amp;) const</>}>
This hook must be implemented to lower outgoing return values, described by the Outs array, into the specified DAG. <a href="#ac7ab87c087e9c55f4acc89ebe8ecbd5c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#afdea2f06c6c1098b324fa2e2a1b9b2f4">LowerToTLSEmulatedModel</a> (const GlobalAddressSDNode &#42;GA, SelectionDAG &amp;DAG) const</>}>
Lower TLS global address <a href="/docs/api/classes/llvm/sdnode">SDNode</a> for target independent emulated TLS model. <a href="#afdea2f06c6c1098b324fa2e2a1b9b2f4">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42;</>}
  name={<><a href="#aeca75f6b346035626e8849863671e02d">LowerXConstraint</a> (EVT ConstraintVT) const</>}>
Try to replace an X constraint, which matches anything, with another that has more specific requirements based on the type of the corresponding operand. <a href="#aeca75f6b346035626e8849863671e02d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::pair&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a>, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt;</>}
  name={<><a href="#ad4a2abb087afa577d8f4239b01acbea0">makeLibCall</a> (SelectionDAG &amp;DAG, RTLIB::Libcall LC, EVT RetVT, ArrayRef&lt; SDValue &gt; Ops, MakeLibCallOptions CallOptions, const SDLoc &amp;dl, SDValue Chain=SDValue()) const</>}>
Returns a pair of (return value, chain). <a href="#ad4a2abb087afa577d8f4239b01acbea0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae4502810d1edc3d8931681159af36d3b">mayBeEmittedAsTailCall</a> (const CallInst &#42;) const</>}>
Return true if the target may be able emit the call instruction as a tail call. <a href="#ae4502810d1edc3d8931681159af36d3b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac11ad16fa22b9e7a5a04849e52b34fef">parametersInCSRMatch</a> (const MachineRegisterInfo &amp;MRI, const uint32&#95;t &#42;CallerPreservedMask, const SmallVectorImpl&lt; CCValAssign &gt; &amp;ArgLocs, const SmallVectorImpl&lt; SDValue &gt; &amp;OutVals) const</>}>
<a href="/docs/api/namespaces/llvm/check">Check</a> whether parameters to a call that are passed in callee saved registers are the same as from the calling function. <a href="#ac11ad16fa22b9e7a5a04849e52b34fef">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="#a3db162658a7687e8a5df34f5a6aaa840">AsmOperandInfoVector</a></>}
  name={<><a href="#a1c5e8b6aef41aead06d61ff0530ed9c2">ParseConstraints</a> (const DataLayout &amp;DL, const TargetRegisterInfo &#42;TRI, const CallBase &amp;Call) const</>}>
Split up the constraint string from the inline assembly value into the specific constraints and their prefixes, and also tie in the associated operand values. <a href="#a1c5e8b6aef41aead06d61ff0530ed9c2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a041dc0924ebd52a3eda7e1a22c00310b">PerformDAGCombine</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
This method will be invoked for all target nodes and for any target-independent nodes that the target has registered with invoke it for. <a href="#a041dc0924ebd52a3eda7e1a22c00310b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a4c8ebb50f3043a4715d5a182288e8c82">prepareVolatileOrAtomicLoad</a> (SDValue Chain, const SDLoc &amp;DL, SelectionDAG &amp;DAG) const</>}>
This callback is used to prepare for a volatile or atomic load. <a href="#a4c8ebb50f3043a4715d5a182288e8c82">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a134fd88697c3564433ba71a0202153e6">ReplaceNodeResults</a> (SDNode &#42;, SmallVectorImpl&lt; SDValue &gt; &amp;, SelectionDAG &amp;) const</>}>
This callback is invoked when a node result type is illegal for the target, and the operation was registered to use &#39;custom&#39; lowering for that result type. <a href="#a134fd88697c3564433ba71a0202153e6">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::pair&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a>, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt;</>}
  name={<><a href="#a9335df3ffa4731120eb2ddc78c2b2eaa">scalarizeVectorLoad</a> (LoadSDNode &#42;LD, SelectionDAG &amp;DAG) const</>}>
Turn load of vector type into a load of the individual elements. <a href="#a9335df3ffa4731120eb2ddc78c2b2eaa">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aa226678963cfca06221c67886a7354f9">scalarizeVectorStore</a> (StoreSDNode &#42;ST, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aaad0d7dc149e145475abe9f7c9769d93">shouldSimplifyDemandedVectorElts</a> (SDValue Op, const TargetLoweringOpt &amp;TLO) const</>}>
Return true if the target supports simplifying demanded vector elements by converting them to undefs. <a href="#aaad0d7dc149e145475abe9f7c9769d93">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac030eb4ba5f177779c4f903fabfdb285">shouldSplitFunctionArgumentsAsLittleEndian</a> (const DataLayout &amp;DL) const</>}>
For most targets, an LLVM type must be broken down into multiple smaller types. <a href="#ac030eb4ba5f177779c4f903fabfdb285">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac6a3aaac8faabe7dc09114d716a93eba">ShrinkDemandedConstant</a> (SDValue Op, const APInt &amp;DemandedBits, const APInt &amp;DemandedElts, TargetLoweringOpt &amp;TLO) const</>}>
<a href="/docs/api/namespaces/llvm/check">Check</a> to see if the specified operand of the specified instruction is a constant integer. <a href="#ac6a3aaac8faabe7dc09114d716a93eba">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a0bfa6eb6976f71f59de24f14085056b9">ShrinkDemandedConstant</a> (SDValue Op, const APInt &amp;DemandedBits, TargetLoweringOpt &amp;TLO) const</>}>
Helper wrapper around ShrinkDemandedConstant, demanding all elements. <a href="#a0bfa6eb6976f71f59de24f14085056b9">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a60c2837ca8052c0432179f52148da7c2">ShrinkDemandedOp</a> (SDValue Op, unsigned BitWidth, const APInt &amp;DemandedBits, TargetLoweringOpt &amp;TLO) const</>}>
Convert x+y to (VT)((SmallVT)x+(SmallVT)y) if the casts are free. <a href="#a60c2837ca8052c0432179f52148da7c2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab2fd70d9aeac9343fa8f00ccdeff7f0b">SimplifyDemandedBits</a> (SDValue Op, const APInt &amp;DemandedBits, const APInt &amp;DemandedElts, KnownBits &amp;Known, TargetLoweringOpt &amp;TLO, unsigned Depth=0, bool AssumeSingleUse=false) const</>}>
Look at <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>. <a href="#ab2fd70d9aeac9343fa8f00ccdeff7f0b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5e35b84c574900228ebd4b735176fece">SimplifyDemandedBits</a> (SDValue Op, const APInt &amp;DemandedBits, KnownBits &amp;Known, TargetLoweringOpt &amp;TLO, unsigned Depth=0, bool AssumeSingleUse=false) const</>}>
Helper wrapper around SimplifyDemandedBits, demanding all elements. <a href="#a5e35b84c574900228ebd4b735176fece">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa7ff8987a5190c8fbac02b359dffa536">SimplifyDemandedBits</a> (SDValue Op, const APInt &amp;DemandedBits, DAGCombinerInfo &amp;DCI) const</>}>
Helper wrapper around SimplifyDemandedBits. <a href="#aa7ff8987a5190c8fbac02b359dffa536">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac9eb27b027f4a319ed244f2da8dbb9cc">SimplifyDemandedBits</a> (SDValue Op, const APInt &amp;DemandedBits, const APInt &amp;DemandedElts, DAGCombinerInfo &amp;DCI) const</>}>
Helper wrapper around SimplifyDemandedBits. <a href="#ac9eb27b027f4a319ed244f2da8dbb9cc">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a1bb3f6ea028996773613a5f135b4d083">SimplifyDemandedBitsForTargetNode</a> (SDValue Op, const APInt &amp;DemandedBits, const APInt &amp;DemandedElts, KnownBits &amp;Known, TargetLoweringOpt &amp;TLO, unsigned Depth=0) const</>}>
Attempt to simplify any target nodes based on the demanded bits/elts, returning true on success. <a href="#a1bb3f6ea028996773613a5f135b4d083">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a45a058376b4d2b008f7ea5ca16cecf55">SimplifyDemandedVectorElts</a> (SDValue Op, const APInt &amp;DemandedEltMask, APInt &amp;KnownUndef, APInt &amp;KnownZero, TargetLoweringOpt &amp;TLO, unsigned Depth=0, bool AssumeSingleUse=false) const</>}>
Look at Vector <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>. <a href="#a45a058376b4d2b008f7ea5ca16cecf55">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a0df0d85885c52c23edc2df2964dda688">SimplifyDemandedVectorElts</a> (SDValue Op, const APInt &amp;DemandedElts, DAGCombinerInfo &amp;DCI) const</>}>
Helper wrapper around SimplifyDemandedVectorElts. <a href="#a0df0d85885c52c23edc2df2964dda688">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af44b4b9c14768bdaaafa69cd6d5c3d46">SimplifyDemandedVectorEltsForTargetNode</a> (SDValue Op, const APInt &amp;DemandedElts, APInt &amp;KnownUndef, APInt &amp;KnownZero, TargetLoweringOpt &amp;TLO, unsigned Depth=0) const</>}>
Attempt to simplify any target nodes based on the demanded vector elements, returning true on success. <a href="#af44b4b9c14768bdaaafa69cd6d5c3d46">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a0338302ee706a6cd16534e768210b0b2">SimplifyMultipleUseDemandedBits</a> (SDValue Op, const APInt &amp;DemandedBits, const APInt &amp;DemandedElts, SelectionDAG &amp;DAG, unsigned Depth=0) const</>}>
More limited version of SimplifyDemandedBits that can be used to &quot;look
through&quot; ops that don&#39;t contribute to the DemandedBits/DemandedElts - bitwise ops etc. <a href="#a0338302ee706a6cd16534e768210b0b2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#afb81fb8d18522d12e39a60c3b43cf291">SimplifyMultipleUseDemandedBits</a> (SDValue Op, const APInt &amp;DemandedBits, SelectionDAG &amp;DAG, unsigned Depth=0) const</>}>
Helper wrapper around SimplifyMultipleUseDemandedBits, demanding all elements. <a href="#afb81fb8d18522d12e39a60c3b43cf291">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a03f40e066df2407ab1e901ca999d717e">SimplifyMultipleUseDemandedBitsForTargetNode</a> (SDValue Op, const APInt &amp;DemandedBits, const APInt &amp;DemandedElts, SelectionDAG &amp;DAG, unsigned Depth) const</>}>
More limited version of SimplifyDemandedBits that can be used to &quot;look
through&quot; ops that don&#39;t contribute to the DemandedBits/DemandedElts - bitwise ops etc. <a href="#a03f40e066df2407ab1e901ca999d717e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a480a8e3181c852945f597bad4fd0d9c3">SimplifyMultipleUseDemandedVectorElts</a> (SDValue Op, const APInt &amp;DemandedElts, SelectionDAG &amp;DAG, unsigned Depth=0) const</>}>
Helper wrapper around SimplifyMultipleUseDemandedBits, demanding all bits from only some vector elements. <a href="#a480a8e3181c852945f597bad4fd0d9c3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a32a31ce1e9f6e4b965d11feb2501fc47">SimplifySetCC</a> (EVT VT, SDValue N0, SDValue N1, ISD::CondCode Cond, bool foldBooleans, DAGCombinerInfo &amp;DCI, const SDLoc &amp;dl) const</>}>
Try to simplify a setcc built with the specified operands and cc. <a href="#a32a31ce1e9f6e4b965d11feb2501fc47">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a62f2d0a1eebd818fb037a64c40cf0521">softenSetCCOperands</a> (SelectionDAG &amp;DAG, EVT VT, SDValue &amp;NewLHS, SDValue &amp;NewRHS, ISD::CondCode &amp;CCCode, const SDLoc &amp;DL, const SDValue OldLHS, const SDValue OldRHS) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a518caa772bb677e2e590fad18c6d07ce">softenSetCCOperands</a> (SelectionDAG &amp;DAG, EVT VT, SDValue &amp;NewLHS, SDValue &amp;NewRHS, ISD::CondCode &amp;CCCode, const SDLoc &amp;DL, const SDValue OldLHS, const SDValue OldRHS, SDValue &amp;Chain, bool IsSignaling=false) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a67bcd59b7c8b892b3252d10a6ebf8370">splitValueIntoRegisterParts</a> (SelectionDAG &amp;DAG, const SDLoc &amp;DL, SDValue Val, SDValue &#42;Parts, unsigned NumParts, MVT PartVT, std::optional&lt; CallingConv::ID &gt; CC) const</>}>
Target-specific splitting of values into parts that fit a register storing a legal type. <a href="#a67bcd59b7c8b892b3252d10a6ebf8370">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a0160cf5c2cae2754444db153907790a2">supportKCFIBundles</a> () const</>}>
Return true if the target supports kcfi operand bundles. <a href="#a0160cf5c2cae2754444db153907790a2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a12cbb115116dd32eb6c32ba191761093">supportPtrAuthBundles</a> () const</>}>
Return true if the target supports ptrauth operand bundles. <a href="#a12cbb115116dd32eb6c32ba191761093">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#adf63d5761e47f6e642a82cab1abda28f">supportSplitCSR</a> (MachineFunction &#42;MF) const</>}>
Return true if the target supports that a subset of CSRs for the given machine function is handled explicitly via copies. <a href="#adf63d5761e47f6e642a82cab1abda28f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a17694ad399c24aae0d2c0ecfbecfea5a">supportSwiftError</a> () const</>}>
Return true if the target supports swifterror attribute. <a href="#a17694ad399c24aae0d2c0ecfbecfea5a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a3b1a3e65e45ccd3664f44797e7e061ab">targetShrinkDemandedConstant</a> (SDValue Op, const APInt &amp;DemandedBits, const APInt &amp;DemandedElts, TargetLoweringOpt &amp;TLO) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a5fb3dd542dde309c8e94f2a54f041814">unwrapAddress</a> (SDValue N) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad2b27b633b21a362571660ad09273d52">useLoadStackGuardNode</a> (const Module &amp;M) const</>}>
If this function returns true, <a href="/docs/api/classes/llvm/selectiondagbuilder">SelectionDAGBuilder</a> emits a LOAD&#95;STACK&#95;GUARD node when it is lowering Intrinsic::stackprotector. <a href="#ad2b27b633b21a362571660ad09273d52">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a25df8af0900b4a664055a7ccba026531">verifyReturnAddressArgumentIsConstant</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a5a4ecad8579717395c05ad1218d440b9">verifyTargetSDNode</a> (const SDNode &#42;N) const</>}>
<a href="/docs/api/namespaces/llvm/check">Check</a> the given <a href="/docs/api/classes/llvm/sdnode">SDNode</a>. Aborts if it is invalid. <a href="#a5a4ecad8579717395c05ad1218d440b9">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a18dbec68fb7d9eadbe98106caa943e51">visitMaskedLoad</a> (SelectionDAG &amp;DAG, const SDLoc &amp;DL, SDValue Chain, MachineMemOperand &#42;MMO, SDValue &amp;NewLoad, SDValue Ptr, SDValue PassThru, SDValue Mask) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ace423253c9f88eb6f6f395daa4bf02b7">visitMaskedStore</a> (SelectionDAG &amp;DAG, const SDLoc &amp;DL, SDValue Chain, MachineMemOperand &#42;MMO, SDValue Ptr, SDValue Val, SDValue Mask) const</>}>
</MembersIndexItem>

</MembersIndex>

## Private Member Functions Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a2d7a30d2401bc903b60de496f314601e">buildSREMEqFold</a> (EVT SETCCVT, SDValue REMNode, SDValue CompTargetNode, ISD::CondCode Cond, DAGCombinerInfo &amp;DCI, const SDLoc &amp;DL) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#af35295204758d3ef527c98a8962de064">buildUREMEqFold</a> (EVT SETCCVT, SDValue REMNode, SDValue CompTargetNode, ISD::CondCode Cond, DAGCombinerInfo &amp;DCI, const SDLoc &amp;DL) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ab7011ad40466921625b5f10b38753fb1">foldSetCCWithAnd</a> (EVT VT, SDValue N0, SDValue N1, ISD::CondCode Cond, const SDLoc &amp;DL, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a33b4592c3de00d9152cca06551702cf3">foldSetCCWithBinOp</a> (EVT VT, SDValue N0, SDValue N1, ISD::CondCode Cond, const SDLoc &amp;DL, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#afc5cfd1ddb384da50e778223a24ef810">optimizeSetCCByHoistingAndByConstFromLogicalShift</a> (EVT SCCVT, SDValue N0, SDValue N1C, ISD::CondCode Cond, DAGCombinerInfo &amp;DCI, const SDLoc &amp;DL) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a5d6826180f440716b7cb16c9fafa1763">optimizeSetCCOfSignedTruncationCheck</a> (EVT SCCVT, SDValue N0, SDValue N1, ISD::CondCode Cond, DAGCombinerInfo &amp;DCI, const SDLoc &amp;DL) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a826160c1a7b93cbd109bcf90dc6f8a75">prepareSREMEqFold</a> (EVT SETCCVT, SDValue REMNode, SDValue CompTargetNode, ISD::CondCode Cond, DAGCombinerInfo &amp;DCI, const SDLoc &amp;DL, SmallVectorImpl&lt; SDNode &#42; &gt; &amp;Created) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a6e5d2af01a293dc8faa840dc01c61791">prepareUREMEqFold</a> (EVT SETCCVT, SDValue REMNode, SDValue CompTargetNode, ISD::CondCode Cond, DAGCombinerInfo &amp;DCI, const SDLoc &amp;DL, SmallVectorImpl&lt; SDNode &#42; &gt; &amp;Created) const</>}>
</MembersIndexItem>

</MembersIndex>

## Description {#details}

This class defines information used to lower LLVM code to legal <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> operators that the target instruction selector can accept natively.

This class also defines callbacks that targets must implement to lower target-specific constructs to <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> operators.

Definition at line 3780 of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.

<SectionDefinition>

## Public Member Typedefs

### AsmOperandInfoVector {#a3db162658a7687e8a5df34f5a6aaa840}

<MemberDefinition
  prototype={<>using llvm::TargetLowering::AsmOperandInfoVector =  std::vector&lt;AsmOperandInfo&gt;</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05008">5008</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### ConstraintGroup {#a0c572d6810211a80e26729c2d3cb0a6d}

<MemberDefinition
  prototype={<>using llvm::TargetLowering::ConstraintGroup =  SmallVector&lt;ConstraintPair&gt;</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05040">5040</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### ConstraintPair {#a94865930eb23376a76409e18190f615d}

<MemberDefinition
  prototype={<>using llvm::TargetLowering::ConstraintPair =  std::pair&lt;StringRef, TargetLowering::ConstraintType&gt;</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05039">5039</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Enumerations

### enum  {#a0b0176781cd4fd9f45cc739f1d007116}

<MemberDefinition
  prototype="enum llvm::TargetLowering::ConstraintType ">

<EnumerationList title="Enumeration values">

<Link id="a0b0176781cd4fd9f45cc739f1d007116a85f9b8131f0608c03c58e4e23d875dfc" />
<EnumerationListItem name="C_Register">

</EnumerationListItem>

<Link id="a0b0176781cd4fd9f45cc739f1d007116a1d7718fd43ac0a5c715686a76f9cfd89" />
<EnumerationListItem name="C_RegisterClass">

</EnumerationListItem>

<Link id="a0b0176781cd4fd9f45cc739f1d007116a420d729d2e7d056ec884c094ccdc4467" />
<EnumerationListItem name="C_Memory">

</EnumerationListItem>

<Link id="a0b0176781cd4fd9f45cc739f1d007116abd588753884964e239e61d80ebc2f039" />
<EnumerationListItem name="C_Address">

</EnumerationListItem>

<Link id="a0b0176781cd4fd9f45cc739f1d007116a7bc0fe0fa6be5eaabb77e46c8d9ab2c8" />
<EnumerationListItem name="C_Immediate">

</EnumerationListItem>

<Link id="a0b0176781cd4fd9f45cc739f1d007116abc9c279d343d2f957ab51b37ff39e88e" />
<EnumerationListItem name="C_Other">

</EnumerationListItem>

<Link id="a0b0176781cd4fd9f45cc739f1d007116ad4cd486b7360ed34c9553b6c9056b764" />
<EnumerationListItem name="C_Unknown">

</EnumerationListItem>

</EnumerationList>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04950">4950</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### enum  {#a7f5cab5437026605269663cda7389abc}

<MemberDefinition
  prototype="enum llvm::TargetLowering::ConstraintWeight ">

<EnumerationList title="Enumeration values">

<Link id="a7f5cab5437026605269663cda7389abca2a03cc05a305d0cd861ff2d070da40ca" />
<EnumerationListItem name="CW_Invalid">
 (= -1)
</EnumerationListItem>

<Link id="a7f5cab5437026605269663cda7389abcad2cf3d9c529f93c9afe82c16053bc0e3" />
<EnumerationListItem name="CW_Okay">
 (= 0)
</EnumerationListItem>

<Link id="a7f5cab5437026605269663cda7389abca69e2895d90783dc2ab3efe070397cbea" />
<EnumerationListItem name="CW_Good">
 (= 1)
</EnumerationListItem>

<Link id="a7f5cab5437026605269663cda7389abca3054688f1464c0691ef2ef5e581276a8" />
<EnumerationListItem name="CW_Better">
 (= 2)
</EnumerationListItem>

<Link id="a7f5cab5437026605269663cda7389abcaeadafdb6717a390cbe0c3ee93a0b1a2c" />
<EnumerationListItem name="CW_Best">
 (= 3)
</EnumerationListItem>

<Link id="a7f5cab5437026605269663cda7389abca8f769b6cac1ebb4de9412ecfe92fe20d" />
<EnumerationListItem name="CW_SpecificReg">
 (= CW&#95;Okay)
</EnumerationListItem>

<Link id="a7f5cab5437026605269663cda7389abcaa36ab38b266c612487d9ff61df7475af" />
<EnumerationListItem name="CW_Register">
 (= CW&#95;Good)
</EnumerationListItem>

<Link id="a7f5cab5437026605269663cda7389abca5b8290e7824d2be12d9886e17c7aedd6" />
<EnumerationListItem name="CW_Memory">
 (= CW&#95;Better)
</EnumerationListItem>

<Link id="a7f5cab5437026605269663cda7389abca632c68154579a54426d0841e490ddb40" />
<EnumerationListItem name="CW_Constant">
 (= CW&#95;Best)
</EnumerationListItem>

<Link id="a7f5cab5437026605269663cda7389abcad4df0dd48c58dea43776a5a77e74ba76" />
<EnumerationListItem name="CW_Default">
 (= CW&#95;Okay)
</EnumerationListItem>

</EnumerationList>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04960">4960</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Constructors

### TargetLowering() {#aaa96f111a59a7a2e7f9c689b344543df}

<MemberDefinition
  prototype={<>llvm::TargetLowering::TargetLowering (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetlowering">TargetLowering</a> &amp;)</>}
  labels = {["delete"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l03785">3785</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### TargetLowering() {#a49680d92d476c9adc1452ca8e9948f8a}

<MemberDefinition
  prototype={<>llvm::TargetLowering::TargetLowering (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetmachine">TargetMachine</a> &amp; TM)</>}
  labels = {["explicit"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l03788">3788</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Operators

### operator=() {#a876bc04d23f1888f4a807eefcc2fa2a7}

<MemberDefinition
  prototype={<>TargetLowering &amp; llvm::TargetLowering::operator= (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetlowering">TargetLowering</a> &amp;)</>}
  labels = {["delete"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l03786">3786</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### AdjustInstrPostInstrSelection() {#a4fb18ab539e6140e63924b8294e62bef}

<MemberDefinition
  prototype={<>virtual void llvm::TargetLowering::AdjustInstrPostInstrSelection (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node) const</>}
  labels = {["virtual"]}>
This method should be implemented by targets that mark instructions with the &#39;hasPostISelHook&#39; flag.

These instructions must be adjusted after instruction selection by target hooks. e.g. To fill in optional defs for <a href="/docs/api/namespaces/llvm/arm">ARM</a> &#39;s&#39; setting instructions.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05588">5588</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### buildLegalVectorShuffle() {#a696ff12171c8e0cf9f749fe7365ab40d}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::buildLegalVectorShuffle (<a href="/docs/api/structs/llvm/evt">EVT</a> VT, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N0, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N1, <a href="/docs/api/classes/llvm/mutablearrayref">MutableArrayRef</a>&lt; int &gt; Mask, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Tries to build a legal vector shuffle using the provided parameters or equivalent variations.

The Mask argument maybe be modified as the function tries different variations. Returns an empty <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> if the operation fails.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04198">4198</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### BuildSDIV() {#a36c8f3817aaf6184163227ef33e08032}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::BuildSDIV (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, bool IsAfterLegalization, bool IsAfterLegalTypes, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; &gt; &amp; Created) const</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05101">5101</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### BuildSDIVPow2() {#a10e676263a198d8cd480918492893dcb}

<MemberDefinition
  prototype={<>virtual SDValue llvm::TargetLowering::BuildSDIVPow2 (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; Divisor, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; &gt; &amp; Created) const</>}
  labels = {["virtual"]}>
Targets may override this function to provide custom SDIV lowering for power-of-2 denominators.

If the target returns an empty <a href="/docs/api/classes/llvm/sdvalue">SDValue</a>, LLVM assumes SDIV is expensive and replaces it with a series of other integer operations.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05116">5116</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### buildSDIVPow2WithCMov() {#ac059b1ca86f2540e9fcfbee0a0da1c7c}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::buildSDIVPow2WithCMov (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; Divisor, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; &gt; &amp; Created) const</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05108">5108</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### BuildSREMPow2() {#abe774a33e51c905a23e19b7b9803e8eb}

<MemberDefinition
  prototype={<>virtual SDValue llvm::TargetLowering::BuildSREMPow2 (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; Divisor, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; &gt; &amp; Created) const</>}
  labels = {["virtual"]}>
Targets may override this function to provide custom SREM lowering for power-of-2 denominators.

If the target returns an empty <a href="/docs/api/classes/llvm/sdvalue">SDValue</a>, LLVM assumes SREM is expensive and replaces it with a series of other integer operations.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05124">5124</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### BuildUDIV() {#a634e703cb950d5425ce8594ea59ef3bd}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::BuildUDIV (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, bool IsAfterLegalization, bool IsAfterLegalTypes, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; &gt; &amp; Created) const</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05104">5104</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### canCreateUndefOrPoisonForTargetNode() {#a690ecd418854c4f2bea36d278c8cb7a2}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::canCreateUndefOrPoisonForTargetNode (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedElts, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, bool PoisonOnly, bool ConsiderFlags, unsigned Depth) const</>}
  labels = {["virtual"]}>
Return true if <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> can create undef or poison from non-undef &amp; non-poison operands.

The DemandedElts argument limits the check to the requested vector elements.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04190">4190</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### CanLowerReturn() {#afc21228b6db4542de1339af252b2a725}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::CanLowerReturn (<a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a>, <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;, bool, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/outputarg">ISD::OutputArg</a> &gt; &amp;, <a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp;, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/type">Type</a> &#42; RetTy) const</>}
  labels = {["inline", "virtual"]}>
This hook should be implemented to check whether the return values described by the Outs array can fit into the return registers.

If false is returned, an sret-demotion is performed.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04781">4781</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### checkForPhysRegDependency() {#ade4fa73063019f286fb23ac86df8839e}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::checkForPhysRegDependency (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Def, <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; User, unsigned Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42; TRI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetinstrinfo">TargetInstrInfo</a> &#42; TII, unsigned &amp; PhysReg, int &amp; Cost) const</>}
  labels = {["inline", "virtual"]}>
Allows the target to handle physreg-carried dependency in target-specific way.

Used from the <a href="/docs/api/classes/llvm/scheduledagsdnodes">ScheduleDAGSDNodes</a> to decide whether to add the edge to the dependency graph. Def - input: Selection DAG node defininfg physical register <a href="/docs/api/classes/llvm/user">User</a> - input: Selection DAG node using physical register <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> - input: Number of <a href="/docs/api/classes/llvm/user">User</a> operand PhysReg - inout: set to the physical register if the edge is necessary, unchanged otherwise <a href="/docs/api/namespaces/llvm/#a19921a3ceb99548f498d3df118eda9ed">Cost</a> - inout: physical register copy cost. Returns &#39;true&#39; is the edge is necessary, &#39;false&#39; otherwise

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04490">4490</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### CollectTargetIntrinsicOperands() {#a79bdddcacb7e2e24a0ba20714b80c18a}

<MemberDefinition
  prototype={<>virtual void llvm::TargetLowering::CollectTargetIntrinsicOperands (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/callinst">CallInst</a> &amp; I, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; Ops, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05093">5093</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### combineRepeatedFPDivisors() {#ad540ba702458038e9dfc70c04d4286ec}

<MemberDefinition
  prototype="virtual unsigned llvm::TargetLowering::combineRepeatedFPDivisors () const"
  labels = {["inline", "virtual"]}>
Indicate whether this target prefers to combine FDIVs with the same divisor.

If the transform should never be done, return zero. If the transform should be done, return the minimum number of divisor uses that must exist.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05132">5132</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### ComputeConstraintToUse() {#a279a7f92d056886ac713c0f06cc73045}

<MemberDefinition
  prototype={<>virtual void llvm::TargetLowering::ComputeConstraintToUse (<a href="/docs/api/structs/llvm/targetlowering/asmoperandinfo">AsmOperandInfo</a> &amp; OpInfo, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &#42; DAG=nullptr) const</>}
  labels = {["virtual"]}>
Determines the constraint code and constraint type to use for the specific <a href="/docs/api/structs/llvm/targetlowering/asmoperandinfo">AsmOperandInfo</a>, setting OpInfo.ConstraintCode and OpInfo.ConstraintType.

If the actual operand being passed in is available, it can be passed in as <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, otherwise an empty <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> can be passed.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05032">5032</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### computeKnownAlignForTargetInstr() {#ae917d897ff4613b4cfdc9cd4dadade41}

<MemberDefinition
  prototype={<>virtual Align llvm::TargetLowering::computeKnownAlignForTargetInstr (<a href="/docs/api/classes/llvm/giselknownbits">GISelKnownBits</a> &amp; Analysis, <a href="/docs/api/classes/llvm/register">Register</a> R, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, unsigned Depth=0) const</>}
  labels = {["virtual"]}>
Determine the known alignment for the pointer value <code>R</code>.

This is can typically be inferred from the number of low known 0 bits. However, for a pointer with a non-integral address space, the alignment value may be independent from the known low bits.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04120">4120</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### computeKnownBitsForFrameIndex() {#a89837a1ae285b93a15adff98bbb21efb}

<MemberDefinition
  prototype={<>virtual void llvm::TargetLowering::computeKnownBitsForFrameIndex (int FIOp, <a href="/docs/api/structs/llvm/knownbits">KnownBits</a> &amp; Known, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["virtual"]}>
Determine which of the bits of FrameIndex <code>FIOp</code> are known to be 0.

Default implementation computes low bits based on alignment information. This should preserve known bits passed into it.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04128">4128</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### computeKnownBitsForTargetInstr() {#af7b6795985b3405f69339661de5d860c}

<MemberDefinition
  prototype={<>virtual void llvm::TargetLowering::computeKnownBitsForTargetInstr (<a href="/docs/api/classes/llvm/giselknownbits">GISelKnownBits</a> &amp; Analysis, <a href="/docs/api/classes/llvm/register">Register</a> R, <a href="/docs/api/structs/llvm/knownbits">KnownBits</a> &amp; Known, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedElts, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, unsigned Depth=0) const</>}
  labels = {["virtual"]}>
Determine which of the bits specified in Mask are known to be either zero or one and return them in the KnownZero/KnownOne bitsets.

The DemandedElts argument allows us to only collect the known bits that are shared by the requested vector elements. This is for GISel.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04110">4110</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### computeKnownBitsForTargetNode() {#a8c00d269d51235a7579e37163eeb3edc}

<MemberDefinition
  prototype={<>virtual void llvm::TargetLowering::computeKnownBitsForTargetNode (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/structs/llvm/knownbits">KnownBits</a> &amp; Known, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedElts, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, unsigned Depth=0) const</>}
  labels = {["virtual"]}>
Determine which of the bits specified in Mask are known to be either zero or one and return them in the KnownZero/KnownOne bitsets.

The DemandedElts argument allows us to only collect the known bits that are shared by the requested vector elements.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04100">4100</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### computeNumSignBitsForTargetInstr() {#a9b359fbfa123fbf333095817e902cf0c}

<MemberDefinition
  prototype={<>virtual unsigned llvm::TargetLowering::computeNumSignBitsForTargetInstr (<a href="/docs/api/classes/llvm/giselknownbits">GISelKnownBits</a> &amp; Analysis, <a href="/docs/api/classes/llvm/register">Register</a> R, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedElts, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, unsigned Depth=0) const</>}
  labels = {["virtual"]}>
This method can be implemented by targets that want to expose additional information about sign bits to GlobalISel combiners.

The DemandedElts argument allows us to only collect the minimum sign bits that are shared by the requested vector elements.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04145">4145</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### ComputeNumSignBitsForTargetNode() {#a6e478aced9c847bcb02f8a94e498c2e7}

<MemberDefinition
  prototype={<>virtual unsigned llvm::TargetLowering::ComputeNumSignBitsForTargetNode (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedElts, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, unsigned Depth=0) const</>}
  labels = {["virtual"]}>
This method can be implemented by targets that want to expose additional information about sign bits to the DAG <a href="/docs/api/classes/llvm/combiner">Combiner</a>.

The DemandedElts argument allows us to only collect the minimum sign bits that are shared by the requested vector elements.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04136">4136</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### createFastISel() {#adb05aefedc1e93f32b6061a23542d508}

<MemberDefinition
  prototype={<>virtual FastISel &#42; llvm::TargetLowering::createFastISel (<a href="/docs/api/classes/llvm/functionloweringinfo">FunctionLoweringInfo</a> &amp;, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetlibraryinfo">TargetLibraryInfo</a> &#42;) const</>}
  labels = {["inline", "virtual"]}>
This method returns a target specific <a href="/docs/api/classes/llvm/fastisel">FastISel</a> object, or null if the target does not support &quot;fast&quot; ISel.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04925">4925</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### createSelectForFMINNUM&#95;FMAXNUM() {#afb677d589b9b39e03a0f38a86411ad3b}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::createSelectForFMINNUM&#95;FMAXNUM (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Try to convert the fminnum/fmaxnum to a compare/select sequence.

This is required for correctness since InstCombine might have canonicalized a fcmp+select sequence to a FMINNUM/FMAXNUM intrinsic. If we were to fall through to the default expansion/soften to libcall, we might introduce a link-time dependency on libm into a file that originally did not have one.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05165">5165</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### CTTZTableLookup() {#ae4ab2e1ac81721435d73f03617e59fc7}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::CTTZTableLookup (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL, <a href="/docs/api/structs/llvm/evt">EVT</a> VT, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, unsigned NumBitsPerElt) const</>}>
Expand CTTZ via Table Lookup.

<ParametersList title="Parameters">
<ParametersListItem name="N"><a href="/docs/api/classes/node">Node</a> to expand</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
The expansion result or <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a> if it fails.
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05352">5352</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### EmitInstrWithCustomInserter() {#aca4f1936569be6534e77b709039afc21}

<MemberDefinition
  prototype={<>virtual MachineBasicBlock &#42; llvm::TargetLowering::EmitInstrWithCustomInserter (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; MBB) const</>}
  labels = {["virtual"]}>
This method should be implemented by targets that mark instructions with the &#39;usesCustomInserter&#39; flag.

These instructions are special in various ways, which require special support to insert. The specified <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> is created but not inserted into any basic blocks, and this method is called to expand it into a sequence of instructions, potentially also creating new basic blocks and control flow. As long as the returned basic block is different (i.e., we created a new one), the custom inserter is free to modify the rest of <code>MBB</code>.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05582">5582</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### emitStackGuardXorFP() {#a1ee0110a687cf5a9bdb9e8596d9ca3fb}

<MemberDefinition
  prototype={<>virtual SDValue llvm::TargetLowering::emitStackGuardXorFP (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Val, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL) const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05595">5595</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandABD() {#a010da65f0320c4a35d573ae07071b786}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::expandABD (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Expand ABDS/ABDU nodes.

Expands vector/scalar ABDS/ABDU nodes. 
<ParametersList title="Parameters">
<ParametersListItem name="N"><a href="/docs/api/classes/node">Node</a> to expand</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
The expansion result or <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a> if it fails.
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05388">5388</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandABS() {#a52e90a14f4d03b8959c096086b1bca73}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::expandABS (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, bool IsNegative=false) const</>}>
Expand ABS nodes.

Expands vector/scalar ABS nodes, vector nodes can only succeed if all operations are legal/custom. (ABS x) -&gt; (XOR (ADD x, (SRA x, type&#95;size)), (SRA x, type&#95;size)) 
<ParametersList title="Parameters">
<ParametersListItem name="N"><a href="/docs/api/classes/node">Node</a> to expand</ParametersListItem>
<ParametersListItem name="IsNegative">indicate negated abs</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
The expansion result or <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a> if it fails.
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05382">5382</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandAddSubSat() {#afcc11ebf4e4f4b44bd9bfb47b73ecaf5}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::expandAddSubSat (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Method for building the DAG expansion of <a href="/docs/api/namespaces/llvm/isd">ISD</a>::&#91;US&#93;&#91;ADD|SUB&#93;SAT.

This method accepts integers as its arguments.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05469">5469</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandAVG() {#a39e0c74abf7ed800cb60f1bf840efe42}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::expandAVG (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Expand vector/scalar AVGCEILS/AVGCEILU/AVGFLOORS/AVGFLOORU nodes.

<ParametersList title="Parameters">
<ParametersListItem name="N"><a href="/docs/api/classes/node">Node</a> to expand</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
The expansion result or <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a> if it fails.
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05393">5393</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandBITREVERSE() {#ad103ae2c1e3a3e2451ea8ab5febf7075}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::expandBITREVERSE (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Expand BITREVERSE nodes.

Expands scalar/vector BITREVERSE nodes. Returns <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a> if expand fails. 
<ParametersList title="Parameters">
<ParametersListItem name="N"><a href="/docs/api/classes/node">Node</a> to expand</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
The expansion result or <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a> if it fails.
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05410">5410</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandBSWAP() {#afdc2ae0ea51276d42cf58621158bb7b6}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::expandBSWAP (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Expand BSWAP nodes.

Expands scalar/vector BSWAP nodes with i16/i32/i64 scalar types. Returns <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a> if expand fails. 
<ParametersList title="Parameters">
<ParametersListItem name="N"><a href="/docs/api/classes/node">Node</a> to expand</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
The expansion result or <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a> if it fails.
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05399">5399</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandCMP() {#a80a2ce744686eaa8a78e89a0274802f0}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::expandCMP (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Method for building the DAG expansion of <a href="/docs/api/namespaces/llvm/isd">ISD</a>::&#91;US&#93;CMP.

This method accepts integers as its arguments

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05473">5473</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandCTLZ() {#aa7fb5a0db40a7dbc4a0ac57bda71b893}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::expandCTLZ (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Expand CTLZ/CTLZ&#95;ZERO&#95;UNDEF nodes.

Expands vector/scalar CTLZ nodes, vector nodes can only succeed if all operations are legal/custom. 
<ParametersList title="Parameters">
<ParametersListItem name="N"><a href="/docs/api/classes/node">Node</a> to expand</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
The expansion result or <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a> if it fails.
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05342">5342</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandCTPOP() {#a4fc0254299bd69d2edbd4bf7949292dc}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::expandCTPOP (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Expand CTPOP nodes.

Expands vector/scalar CTPOP nodes, vector nodes can only succeed if all operations are legal/custom. 
<ParametersList title="Parameters">
<ParametersListItem name="N"><a href="/docs/api/classes/node">Node</a> to expand</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
The expansion result or <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a> if it fails.
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05332">5332</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandCTTZ() {#a3060b73c758e36617520472f85e8a66d}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::expandCTTZ (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Expand CTTZ/CTTZ&#95;ZERO&#95;UNDEF nodes.

Expands vector/scalar CTTZ nodes, vector nodes can only succeed if all operations are legal/custom. 
<ParametersList title="Parameters">
<ParametersListItem name="N"><a href="/docs/api/classes/node">Node</a> to expand</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
The expansion result or <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a> if it fails.
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05359">5359</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandDIVREMByConstant() {#abddef937939ecbe4cff930c60b055176}

<MemberDefinition
  prototype={<>bool llvm::TargetLowering::expandDIVREMByConstant (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; Result, <a href="/docs/api/structs/llvm/evt">EVT</a> HiLoVT, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LL=<a href="/docs/api/classes/llvm/sdvalue">SDValue</a>(), <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LH=<a href="/docs/api/classes/llvm/sdvalue">SDValue</a>()) const</>}>
Attempt to expand an n-bit div/rem/divrem by constant using a n/2-bit urem by constant and other arithmetic ops.

The n/2-bit urem by constant will be expanded by DAGCombiner. This is not possible for all constant divisors. 
<ParametersList title="Parameters">
<ParametersListItem name="N"><a href="/docs/api/classes/node">Node</a> to expand</ParametersListItem>
<ParametersListItem name="Result">A vector that will be filled with the lo and high parts of the results. For &#42;DIVREM, this will be the quotient parts followed by the remainder parts.</ParametersListItem>
<ParametersListItem name="HiLoVT">The value type to use for the Lo and Hi parts. Should be half of VT.</ParametersListItem>
<ParametersListItem name="LL">Low bits of the LHS of the operation. You can use this parameter if you want to control how low bits are extracted from the LHS.</ParametersListItem>
<ParametersListItem name="LH">High bits of the LHS of the operation. See LL for meaning.</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
true if the node has been expanded, false if it has not.
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05245">5245</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandFixedPointDiv() {#a0ec038c8a7d2972492d874496d2a02ad}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::expandFixedPointDiv (unsigned Opcode, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LHS, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> RHS, unsigned Scale, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Method for building the DAG expansion of <a href="/docs/api/namespaces/llvm/isd">ISD</a>::&#91;US&#93;DIVFIX&#91;SAT&#93;.

This method accepts integers as its arguments. Note: This method may fail if the division could not be performed within the type. Clients must retry with a wider type if this happens.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05487">5487</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandFixedPointMul() {#a1a8a58df56ed203d8d45b4c79ea6baa2}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::expandFixedPointMul (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Method for building the DAG expansion of <a href="/docs/api/namespaces/llvm/isd">ISD</a>::&#91;U|S&#93;MULFIX&#91;SAT&#93;.

This method accepts integers as its arguments.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05481">5481</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandFMINIMUM&#95;FMAXIMUM() {#a942902db44f41703d4055454e2b39332}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::expandFMINIMUM&#95;FMAXIMUM (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Expand fminimum/fmaximum into multiple comparison with selects.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05295">5295</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandFMINIMUMNUM&#95;FMAXIMUMNUM() {#ab4b58e5ebed5507d40b5e4c0e5e5d19a}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::expandFMINIMUMNUM&#95;FMAXIMUMNUM (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Expand fminimumnum/fmaximumnum into multiple comparison with selects.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05298">5298</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandFMINNUM&#95;FMAXNUM() {#a2615b4208115a17e0cc88dc5e7142ee9}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::expandFMINNUM&#95;FMAXNUM (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Expand fminnum/fmaxnum into fminnum&#95;ieee/fmaxnum&#95;ieee with quieted inputs.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05292">5292</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandFP&#95;ROUND() {#a077a3e5315f5c8e800b858c179a73f86}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::expandFP&#95;ROUND (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Expand round(fp) to fp conversion.

<ParametersList title="Parameters">
<ParametersListItem name="N"><a href="/docs/api/classes/node">Node</a> to expand</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
The expansion result
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05316">5316</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandFP&#95;TO&#95;INT&#95;SAT() {#a606e204a6a530a50176f469e79f23832}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::expandFP&#95;TO&#95;INT&#95;SAT (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Expand FP&#95;TO&#95;&#91;US&#93;INT&#95;SAT into FP&#95;TO&#95;&#91;US&#93;INT and selects or min/max.

<ParametersList title="Parameters">
<ParametersListItem name="N"><a href="/docs/api/classes/node">Node</a> to expand</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
The expansion result
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05303">5303</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandFP&#95;TO&#95;SINT() {#ae88a98f9b6ef7661ed256aaaaea7455c}

<MemberDefinition
  prototype={<>bool llvm::TargetLowering::expandFP&#95;TO&#95;SINT (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Result, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Expand float(f32) to SINT(i64) conversion.

<ParametersList title="Parameters">
<ParametersListItem name="N"><a href="/docs/api/classes/node">Node</a> to expand</ParametersListItem>
<ParametersListItem name="Result">output after conversion</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
True, if the expansion was successful, false otherwise
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05273">5273</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandFP&#95;TO&#95;UINT() {#ac3bdbef1c14de11ac53ef2736000e900}

<MemberDefinition
  prototype={<>bool llvm::TargetLowering::expandFP&#95;TO&#95;UINT (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Result, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Chain, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Expand float to UINT conversion.

<ParametersList title="Parameters">
<ParametersListItem name="N"><a href="/docs/api/classes/node">Node</a> to expand</ParametersListItem>
<ParametersListItem name="Result">output after conversion</ParametersListItem>
<ParametersListItem name="Chain">output chain after conversion</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
True, if the expansion was successful, false otherwise
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05280">5280</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandFunnelShift() {#a6277730d715a362deb5bd89ed0e17f53}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::expandFunnelShift (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Expand funnel shift.

<ParametersList title="Parameters">
<ParametersListItem name="N"><a href="/docs/api/classes/node">Node</a> to expand</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
The expansion if successful, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a> otherwise
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05253">5253</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandIndirectJTBranch() {#ad19715a9c62a6c91102ac12bbe18b63a}

<MemberDefinition
  prototype={<>virtual SDValue llvm::TargetLowering::expandIndirectJTBranch (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Value, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Addr, int JTI, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["virtual"]}>
Expands target specific indirect branch for the case of <a href="/docs/api/namespaces/llvm/jumptable">JumpTable</a> expansion.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05606">5606</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### ExpandInlineAsm() {#aa394506e609b72337e9c664ef264db8b}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::ExpandInlineAsm (<a href="/docs/api/classes/llvm/callinst">CallInst</a> &#42;) const</>}
  labels = {["inline", "virtual"]}>
This hook allows the target to expand an inline asm call to be explicit llvm code if it wants to.

This is useful for turning simple inline asms into LLVM intrinsics, which gives the compiler more information about the behavior of the code.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04946">4946</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandIntMINMAX() {#a6940d92310c4c204d393e4049e6b4173}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::expandIntMINMAX (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Method for building the DAG expansion of <a href="/docs/api/namespaces/llvm/isd">ISD</a>::&#91;US&#93;&#91;MIN|MAX&#93;.

This method accepts integers as its arguments.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05465">5465</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandIS&#95;FPCLASS() {#ada1945ca82da7a7861f21485db1994c9}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::expandIS&#95;FPCLASS (<a href="/docs/api/structs/llvm/evt">EVT</a> ResultVT, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/namespaces/llvm/#a76921eddf6329af860916f3278ef1d1d">FPClassTest</a> Test, <a href="/docs/api/structs/llvm/sdnodeflags">SDNodeFlags</a> Flags, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Expand check for floating point class.

<ParametersList title="Parameters">
<ParametersListItem name="ResultVT">The type of intrinsic call result.</ParametersListItem>
<ParametersListItem name="<a href=&quot;/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6&quot;>Op</a>">The tested value.</ParametersListItem>
<ParametersListItem name="Test">The test to perform.</ParametersListItem>
<ParametersListItem name="Flags">The optimization flags.</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
The expansion result or <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a> if it fails.
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05324">5324</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandMUL() {#ab707d083b764fa474237a76bc4b05694}

<MemberDefinition
  prototype={<>bool llvm::TargetLowering::expandMUL (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Lo, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Hi, <a href="/docs/api/structs/llvm/evt">EVT</a> HiLoVT, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/targetloweringbase/#aff813db965c76a7e0f64c426cded6534">MulExpansionKind</a> Kind, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LL=<a href="/docs/api/classes/llvm/sdvalue">SDValue</a>(), <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LH=<a href="/docs/api/classes/llvm/sdvalue">SDValue</a>(), <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> RL=<a href="/docs/api/classes/llvm/sdvalue">SDValue</a>(), <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> RH=<a href="/docs/api/classes/llvm/sdvalue">SDValue</a>()) const</>}>
Expand a MUL into two nodes.

One that computes the high bits of the result and one that computes the low bits. 
<ParametersList title="Parameters">
<ParametersListItem name="HiLoVT">The value type to use for the Lo and Hi nodes.</ParametersListItem>
<ParametersListItem name="LL">Low bits of the LHS of the MUL. You can use this parameter if you want to control how low bits are extracted from the LHS.</ParametersListItem>
<ParametersListItem name="LH">High bits of the LHS of the MUL. See LL for meaning.</ParametersListItem>
<ParametersListItem name="RL">Low bits of the RHS of the MUL. See LL for meaning</ParametersListItem>
<ParametersListItem name="RH">High bits of the RHS of the MUL. See LL for meaning.</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
true if the node has been expanded. false if it has not
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05225">5225</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandMUL&#95;LOHI() {#ac7581f7a7740ac3c1dc73fd7aeeccc63}

<MemberDefinition
  prototype={<>bool llvm::TargetLowering::expandMUL&#95;LOHI (unsigned Opcode, <a href="/docs/api/structs/llvm/evt">EVT</a> VT, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LHS, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> RHS, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; Result, <a href="/docs/api/structs/llvm/evt">EVT</a> HiLoVT, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/targetloweringbase/#aff813db965c76a7e0f64c426cded6534">MulExpansionKind</a> Kind, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LL=<a href="/docs/api/classes/llvm/sdvalue">SDValue</a>(), <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LH=<a href="/docs/api/classes/llvm/sdvalue">SDValue</a>(), <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> RL=<a href="/docs/api/classes/llvm/sdvalue">SDValue</a>(), <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> RH=<a href="/docs/api/classes/llvm/sdvalue">SDValue</a>()) const</>}>
Expand a MUL or &#91;US&#93;MUL&#95;LOHI of n-bit values into two or four nodes, respectively, each computing an n/2-bit part of the result.

<ParametersList title="Parameters">
<ParametersListItem name="Result">A vector that will be filled with the parts of the result in little-endian order.</ParametersListItem>
<ParametersListItem name="LL">Low bits of the LHS of the MUL. You can use this parameter if you want to control how low bits are extracted from the LHS.</ParametersListItem>
<ParametersListItem name="LH">High bits of the LHS of the MUL. See LL for meaning.</ParametersListItem>
<ParametersListItem name="RL">Low bits of the RHS of the MUL. See LL for meaning</ParametersListItem>
<ParametersListItem name="RH">High bits of the RHS of the MUL. See LL for meaning.</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
true if the node has been expanded, false if it has not
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05210">5210</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandMULO() {#a79f607ce587b5b9f4ea493d88ba54845}

<MemberDefinition
  prototype={<>bool llvm::TargetLowering::expandMULO (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Result, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Overflow, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Method for building the DAG expansion of <a href="/docs/api/namespaces/llvm/isd">ISD</a>::&#91;US&#93;MULO.

Returns whether expansion was successful and populates the Result and Overflow arguments.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05503">5503</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandREM() {#a83103b2084518ce8c8eaff7fa20c89e4}

<MemberDefinition
  prototype={<>bool llvm::TargetLowering::expandREM (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Result, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Expand an SREM or UREM using SDIV/UDIV or SDIVREM/UDIVREM, if legal.

Returns true if the expansion was successful.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05532">5532</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandROT() {#afdf8e533128a4e28f6720f70ab726376}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::expandROT (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, bool AllowVectorOps, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Expand rotations.

<ParametersList title="Parameters">
<ParametersListItem name="N"><a href="/docs/api/classes/node">Node</a> to expand</ParametersListItem>
<ParametersListItem name="AllowVectorOps">expand vector rotate, this should only be performed if the legalization is happening outside of LegalizeVectorOps</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
The expansion if successful, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a> otherwise
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05260">5260</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandRoundInexactToOdd() {#a107eaea57b1ba73458df31dcd0d41c01}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::expandRoundInexactToOdd (<a href="/docs/api/structs/llvm/evt">EVT</a> ResultVT, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Truncate <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> to ResultVT.

If the result is exact, leave it alone. If it is not exact, force the result to be odd. 
<ParametersList title="Parameters">
<ParametersListItem name="ResultVT">The type of result.</ParametersListItem>
<ParametersListItem name="<a href=&quot;/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6&quot;>Op</a>">The value to round.</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
The expansion result
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05310">5310</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandSADDSUBO() {#a0936c394ae9dcff8bf79032da7eb9472}

<MemberDefinition
  prototype={<>void llvm::TargetLowering::expandSADDSUBO (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Result, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Overflow, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Method for building the DAG expansion of ISD::S(ADD|SUB)O.

Expansion always suceeds and populates the Result and Overflow arguments.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05498">5498</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandShiftParts() {#ad7c6044f8250efb3a9da26bcb6b1db62}

<MemberDefinition
  prototype={<>void llvm::TargetLowering::expandShiftParts (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Lo, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Hi, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Expand shift-by-parts.

<ParametersList title="Parameters">
<ParametersListItem name="N"><a href="/docs/api/classes/node">Node</a> to expand</ParametersListItem>
<ParametersListItem name="Lo">lower-output-part after conversion</ParametersListItem>
<ParametersListItem name="Hi">upper-output-part after conversion</ParametersListItem>
</ParametersList>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05266">5266</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandShlSat() {#a25374963a6923b45451d8fae2fd7a841}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::expandShlSat (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Method for building the DAG expansion of <a href="/docs/api/namespaces/llvm/isd">ISD</a>::&#91;US&#93;SHLSAT.

This method accepts integers as its arguments.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05477">5477</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandUADDSUBO() {#a97d69e6a9860a2705c6d47e94028fbe1}

<MemberDefinition
  prototype={<>void llvm::TargetLowering::expandUADDSUBO (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Result, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Overflow, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Method for building the DAG expansion of ISD::U(ADD|SUB)O.

Expansion always suceeds and populates the Result and Overflow arguments.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05493">5493</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandUINT&#95;TO&#95;FP() {#a1d9e993d1512edc0f76c3545a7730444}

<MemberDefinition
  prototype={<>bool llvm::TargetLowering::expandUINT&#95;TO&#95;FP (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Result, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Chain, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Expand UINT(i64) to double(f64) conversion.

<ParametersList title="Parameters">
<ParametersListItem name="N"><a href="/docs/api/classes/node">Node</a> to expand</ParametersListItem>
<ParametersListItem name="Result">output after conversion</ParametersListItem>
<ParametersListItem name="Chain">output chain after conversion</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
True, if the expansion was successful, false otherwise
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05288">5288</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandUnalignedLoad() {#a48eecfa931988559b1d70ad5b60b4511}

<MemberDefinition
  prototype={<>std::pair&lt; SDValue, SDValue &gt; llvm::TargetLowering::expandUnalignedLoad (<a href="/docs/api/classes/llvm/loadsdnode">LoadSDNode</a> &#42; LD, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Expands an unaligned load to 2 half-size loads for an integer, and possibly more for vectors.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05430">5430</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandUnalignedStore() {#aac0c36cc1d8c43244b007e09b5a221ae}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::expandUnalignedStore (<a href="/docs/api/classes/llvm/storesdnode">StoreSDNode</a> &#42; ST, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Expands an unaligned store to 2 half-size stores for integer values, and possibly more for vectors.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05435">5435</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandVecReduce() {#ad70774809672f50432f4caba1d7c4018}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::expandVecReduce (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Expand a VECREDUCE&#95;&#42; into an explicit calculation.

If Count is specified, only the first Count elements of the vector are used.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05525">5525</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandVecReduceSeq() {#a26774cf193c8fc0a6f65a22f1481c6cd}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::expandVecReduceSeq (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Expand a VECREDUCE&#95;SEQ&#95;&#42; into an explicit ordered calculation.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05528">5528</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandVECTOR&#95;COMPRESS() {#a367e029393fe61621674a8d22eddfbd9}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::expandVECTOR&#95;COMPRESS (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Expand a vector VECTOR&#95;COMPRESS into a sequence of extract element, store temporarily, advance store position, before re-loading the final vector.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05540">5540</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandVectorFindLastActive() {#a5dfdb0c505a77dd707e9e9d4a439d656}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::expandVectorFindLastActive (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Expand VECTOR&#95;FIND&#95;LAST&#95;ACTIVE nodes.

<ParametersList title="Parameters">
<ParametersListItem name="N"><a href="/docs/api/classes/node">Node</a> to expand</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
The expansion result or <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a> if it fails.
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05374">5374</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandVectorNaryOpBySplitting() {#ab7cedb434f2206acccff18f3b653999b}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::expandVectorNaryOpBySplitting (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05623">5623</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandVectorSplice() {#af0d282b6f6a3825d043eb576c1ab5553}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::expandVectorSplice (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Method for building the DAG expansion of <a href="/docs/api/namespaces/llvm/isd/#a22ea9cec080dd5f4f47ba234c2f59110ad55a17543ef86f6d46aebb45028a9067">ISD::VECTOR&#95;SPLICE</a>.

This method accepts vectors as its arguments.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05536">5536</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandVPBITREVERSE() {#afa6a46c05752cd363e5c254403d30965}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::expandVPBITREVERSE (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Expand VP&#95;BITREVERSE nodes.

Expands VP&#95;BITREVERSE nodes with i8/i16/i32/i64 scalar types.
<ParametersList title="Parameters">
<ParametersListItem name="N"><a href="/docs/api/classes/node">Node</a> to expand</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
The expansion result or <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a> if it fails.
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05415">5415</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandVPBSWAP() {#a249598a307c825ac80d22a45d863d3e4}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::expandVPBSWAP (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Expand VP&#95;BSWAP nodes.

Expands VP&#95;BSWAP nodes with i16/i32/i64 scalar types. Returns <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a> if expand fails.
<ParametersList title="Parameters">
<ParametersListItem name="N"><a href="/docs/api/classes/node">Node</a> to expand</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
The expansion result or <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a> if it fails.
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05404">5404</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandVPCTLZ() {#a3d7ed5e11454a58e268bc32c6794a26f}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::expandVPCTLZ (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Expand VP&#95;CTLZ/VP&#95;CTLZ&#95;ZERO&#95;UNDEF nodes.

<ParametersList title="Parameters">
<ParametersListItem name="N"><a href="/docs/api/classes/node">Node</a> to expand</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
The expansion result or <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a> if it fails.
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05347">5347</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandVPCTPOP() {#a63399fefaac1b73b4c1a56c0c941004d}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::expandVPCTPOP (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Expand VP&#95;CTPOP nodes.

<SectionUser title="Returns">
The expansion result or <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a> if it fails.
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05336">5336</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandVPCTTZ() {#ab7abea2a5b5251eb10473c9c610d6490}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::expandVPCTTZ (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Expand VP&#95;CTTZ/VP&#95;CTTZ&#95;ZERO&#95;UNDEF nodes.

<ParametersList title="Parameters">
<ParametersListItem name="N"><a href="/docs/api/classes/node">Node</a> to expand</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
The expansion result or <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a> if it fails.
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05364">5364</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### expandVPCTTZElements() {#a6f29c194ef5edad7c896b8b1ea1b3637}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::expandVPCTTZElements (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Expand VP&#95;CTTZ&#95;ELTS/VP&#95;CTTZ&#95;ELTS&#95;ZERO&#95;UNDEF nodes.

<ParametersList title="Parameters">
<ParametersListItem name="N"><a href="/docs/api/classes/node">Node</a> to expand</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
The expansion result or <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a> if it fails.
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05369">5369</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### findOptimalMemOpLowering() {#a60e48d09cc181b603b17d4e385cc4bb7}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::findOptimalMemOpLowering (std::vector&lt; <a href="/docs/api/structs/llvm/evt">EVT</a> &gt; &amp; MemOps, unsigned Limit, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/memop">MemOp</a> &amp; Op, unsigned DstAS, unsigned SrcAS, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> AttributeList &amp; FuncAttributes) const</>}
  labels = {["virtual"]}>
Determines the optimal series of memory ops to replace the memset / memcpy.

Return true if the number of memory ops is below the threshold (Limit). Note that this is always the case when Limit is ~0. It returns the types of the sequence of memory ops to perform memset / memcpy by reference.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l03973">3973</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### forceExpandMultiply() {#a7fc58a8c37cc23c116a72bc282fe9972}

<MemberDefinition
  prototype={<>void llvm::TargetLowering::forceExpandMultiply (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl, bool Signed, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Lo, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Hi, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LHS, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> RHS, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> HiLHS=<a href="/docs/api/classes/llvm/sdvalue">SDValue</a>(), <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> HiRHS=<a href="/docs/api/classes/llvm/sdvalue">SDValue</a>()) const</>}>
Calculate the product twice the width of LHS and RHS.

If HiLHS/HiRHS are non-null they will be included in the multiplication. The expansion works by splitting the 2 inputs into 4 pieces that we can multiply and add together without neding MULH or MUL&#95;LOHI.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05510">5510</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### forceExpandWideMUL() {#a5693e1f9607ffe47618c90830bb5d919}

<MemberDefinition
  prototype={<>void llvm::TargetLowering::forceExpandWideMUL (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl, bool Signed, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LHS, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> RHS, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Lo, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Hi) const</>}>
Calculate full product of LHS and RHS either via a libcall or through brute force expansion of the multiplication.

The expansion works by splitting the 2 inputs into 4 pieces that we can multiply and add together without needing MULH or MUL&#95;LOHI.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05519">5519</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### functionArgumentNeedsConsecutiveRegisters() {#ac9df75d2d0cb54ed147aaf46cd2b1e84}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::functionArgumentNeedsConsecutiveRegisters (<a href="/docs/api/classes/llvm/type">Type</a> &#42; Ty, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CallConv, bool isVarArg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp; DL) const</>}
  labels = {["inline", "virtual"]}>
For some targets, an LLVM struct type must be broken down into multiple simple types, but the calling convention specifies that the entire struct must be passed in a block of consecutive registers.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04842">4842</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### getCheaperNegatedExpression() {#a48fe15bdf777438d3ff912a613650642}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::getCheaperNegatedExpression (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, bool LegalOps, bool OptForSize, unsigned Depth=0) const</>}
  labels = {["inline"]}>
This is the helper function to return the newly negated expression only when the cost is cheaper.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04452">4452</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### getCheaperOrNeutralNegatedExpression() {#a2f1e2f811ae9139b9543751585239443}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::getCheaperOrNeutralNegatedExpression (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, bool LegalOps, bool OptForSize, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetloweringbase/#ad717707a2df4226d0388460e87c8cd84">NegatibleCost</a> CostThreshold=<a href="/docs/api/classes/llvm/targetloweringbase/#ad717707a2df4226d0388460e87c8cd84ae9bb5320b3890b6747c91b5a71ae5a01">NegatibleCost::Neutral</a>, unsigned Depth=0) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04431">4431</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### getConstraintPreferences() {#a09429106263aff7968fde2119706fd42}

<MemberDefinition
  prototype={<>ConstraintGroup llvm::TargetLowering::getConstraintPreferences (<a href="/docs/api/structs/llvm/targetlowering/asmoperandinfo">AsmOperandInfo</a> &amp; OpInfo) const</>}>
Given an OpInfo with list of constraints codes as strings, return a sorted Vector of pairs of constraint codes and their types in priority of what we&#39;d prefer to lower them as.

This may contain immediates that cannot be lowered, but it is meant to be a machine agnostic order of preferences.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05046">5046</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### getConstraintType() {#a45b2deb637d370d68d3bd3786c21e415}

<MemberDefinition
  prototype={<>virtual ConstraintType llvm::TargetLowering::getConstraintType (<a href="/docs/api/classes/llvm/stringref">StringRef</a> Constraint) const</>}
  labels = {["virtual"]}>
Given a constraint, return the type of constraint it is for this target.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05037">5037</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### getInlineAsmMemConstraint() {#a3acbc2d34d9a6d35b63a04f0ae20136c}

<MemberDefinition
  prototype={<>virtual InlineAsm::ConstraintCode llvm::TargetLowering::getInlineAsmMemConstraint (<a href="/docs/api/classes/llvm/stringref">StringRef</a> ConstraintCode) const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05062">5062</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### getJumpTableEncoding() {#aded686370215fda472fa7b38ccbba458}

<MemberDefinition
  prototype="virtual unsigned llvm::TargetLowering::getJumpTableEncoding () const"
  labels = {["virtual"]}>
Return the entry encoding for a jump table in the current function.

The returned value is a member of the <a href="/docs/api/classes/llvm/machinejumptableinfo/#aaa21facdbb167f7c33d21907b8e5b9d3">MachineJumpTableInfo::JTEntryKind</a> enum.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l03855">3855</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### getJumpTableRegTy() {#af2c7c474fbd3717354a6297baa84a478}

<MemberDefinition
  prototype={<>virtual MVT llvm::TargetLowering::getJumpTableRegTy (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp; DL) const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l03857">3857</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### getMultipleConstraintMatchWeight() {#a242f3e03f104dc030614c21db016e206}

<MemberDefinition
  prototype={<>virtual ConstraintWeight llvm::TargetLowering::getMultipleConstraintMatchWeight (<a href="/docs/api/structs/llvm/targetlowering/asmoperandinfo">AsmOperandInfo</a> &amp; info, int maIndex) const</>}
  labels = {["virtual"]}>
Examine constraint type and operand type and determine a weight value.

The operand object must already have been set up with the operand type.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05020">5020</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### getNegatedExpression() {#aea3e575b3cff4eb444567d50959b929c}

<MemberDefinition
  prototype={<>virtual SDValue llvm::TargetLowering::getNegatedExpression (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, bool LegalOps, bool OptForSize, <a href="/docs/api/classes/llvm/targetloweringbase/#ad717707a2df4226d0388460e87c8cd84">NegatibleCost</a> &amp; Cost, unsigned Depth=0) const</>}
  labels = {["virtual"]}>
Return the newly negated expression if the cost is not expensive and set the cost in <code><a href="/docs/api/namespaces/llvm/#a19921a3ceb99548f498d3df118eda9ed">Cost</a></code> to indicate that if it is cheaper or neutral to do the negation.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04426">4426</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### getNegatedExpression() {#a235b6c220471b5f4e283c7ed685e0005}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::getNegatedExpression (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, bool LegalOps, bool OptForSize, unsigned Depth=0) const</>}
  labels = {["inline"]}>
This is the helper function to return the newly negated expression if the cost is not expensive.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04461">4461</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### getPICJumpTableRelocBase() {#ab4681990679f127bf757790e59678f80}

<MemberDefinition
  prototype={<>virtual SDValue llvm::TargetLowering::getPICJumpTableRelocBase (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Table, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["virtual"]}>
Returns relocation base for the given PIC jumptable.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l03869">3869</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### getPICJumpTableRelocBaseExpr() {#a993d38cd5b37a6ee0c9c3cb24ada5392}

<MemberDefinition
  prototype={<>virtual const MCExpr &#42; llvm::TargetLowering::getPICJumpTableRelocBaseExpr (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &#42; MF, unsigned JTI, <a href="/docs/api/classes/llvm/mccontext">MCContext</a> &amp; Ctx) const</>}
  labels = {["virtual"]}>
This returns the relocation base for the given PIC jumptable, the same as getPICJumpTableRelocBase, but as an <a href="/docs/api/classes/llvm/mcexpr">MCExpr</a>.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l03875">3875</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### getPostIndexedAddressParts() {#ac01f44d948268acd41c5994ea6cc1369}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::getPostIndexedAddressParts (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;, <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp;, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp;, <a href="/docs/api/namespaces/llvm/isd/#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;) const</>}
  labels = {["inline", "virtual"]}>
Returns true by value, base pointer and offset pointer and addressing mode by reference if this node can be combined with a load / store to form a post-indexed load / store.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l03837">3837</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### getPreIndexedAddressParts() {#ad9d63fccccfc98800dc7c8bb11356e90}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::getPreIndexedAddressParts (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp;, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp;, <a href="/docs/api/namespaces/llvm/isd/#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;) const</>}
  labels = {["inline", "virtual"]}>
Returns true by value, base pointer and offset pointer and addressing mode by reference if the node&#39;s address can be legally represented as pre-indexed load / store address.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l03827">3827</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### getRecipEstimate() {#aa4e4a07bf2d469f04b430edb380ee1b5}

<MemberDefinition
  prototype={<>virtual SDValue llvm::TargetLowering::getRecipEstimate (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Operand, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, int Enabled, int &amp; RefinementSteps) const</>}
  labels = {["inline", "virtual"]}>
Return a reciprocal estimate value for the input operand.

<code>Enabled</code> is a <a href="/docs/api/classes/llvm/targetloweringbase/#a0cbb26a6b04c9a328e0e0966881da33f">ReciprocalEstimate</a> enum with value either &#39;Unspecified&#39; or &#39;Enabled&#39; as set by a potential default override attribute. If <code>RefinementSteps</code> is &#39;Unspecified&#39;, the number of Newton-Raphson refinement iterations required to generate a sufficient (though not necessarily IEEE-754 compliant) estimate is returned in that parameter. A target may choose to implement its own refinement within this function. If that&#39;s true, then return &#39;0&#39; as the number of RefinementSteps to avoid any further refinement of the estimate. An empty <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> return means no estimate sequence can be created.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05177">5177</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### getRegForInlineAsmConstraint() {#af09507c47dcb4cdb2a13064aaa6d5243}

<MemberDefinition
  prototype={<>virtual std::pair&lt; unsigned, const TargetRegisterClass &#42; &gt; llvm::TargetLowering::getRegForInlineAsmConstraint (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42; TRI, <a href="/docs/api/classes/llvm/stringref">StringRef</a> Constraint, <a href="/docs/api/classes/llvm/mvt">MVT</a> VT) const</>}
  labels = {["virtual"]}>
Given a physical register constraint (e.g.

&#123;edx&#125;), return the register number and the register class for the register.

Given a register class constraint, like &#39;r&#39;, if this corresponds directly to an LLVM register class, return a register of 0 and the register class pointer.

This should only be used for C&#95;Register constraints. On error, this returns a register number of 0 and a null register class pointer.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05058">5058</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### getRegisterByName() {#a349007dec8d5a6ab5e7d338c282003ca}

<MemberDefinition
  prototype={<>virtual Register llvm::TargetLowering::getRegisterByName (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42; RegName, <a href="/docs/api/classes/llvm/llt">LLT</a> Ty, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["inline", "virtual"]}>
Return the register <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">ID</a> of the name passed in.

Used by named register global variables extension. There is no target-independent behaviour so the default action is to bail.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04821">4821</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### getRoundingControlRegisters() {#ac62b35c70e62f4a9d4c3e9117de615e4}

<MemberDefinition
  prototype={<>virtual ArrayRef&lt; MCPhysReg &gt; llvm::TargetLowering::getRoundingControlRegisters () const</>}
  labels = {["inline", "virtual"]}>
Returns a 0 terminated array of rounding control registers that can be attached into strict FP call.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04865">4865</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### getScratchRegisters() {#ad87e9267a35f4fd6e8e3b66910ac5dea}

<MemberDefinition
  prototype={<>virtual const MCPhysReg &#42; llvm::TargetLowering::getScratchRegisters (<a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC) const</>}
  labels = {["inline", "virtual"]}>
Returns a 0 terminated array of registers that can be safely used as scratch registers.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04859">4859</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### getSingleConstraintMatchWeight() {#afaa66a325b7b8c5c79eb2c8e9822ffd2}

<MemberDefinition
  prototype={<>virtual ConstraintWeight llvm::TargetLowering::getSingleConstraintMatchWeight (<a href="/docs/api/structs/llvm/targetlowering/asmoperandinfo">AsmOperandInfo</a> &amp; info, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42; constraint) const</>}
  labels = {["virtual"]}>
Examine constraint string and operand type and determine a weight value.

The operand object must already have been set up with the operand type.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05025">5025</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### getSqrtEstimate() {#a0f5c79ba78f8b97824689ec83267d746}

<MemberDefinition
  prototype={<>virtual SDValue llvm::TargetLowering::getSqrtEstimate (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Operand, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, int Enabled, int &amp; RefinementSteps, bool &amp; UseOneConstNR, bool Reciprocal) const</>}
  labels = {["inline", "virtual"]}>
Hooks for building estimates in place of slower divisions and square roots.

Return either a square root or its reciprocal estimate value for the input operand. <code>Enabled</code> is a <a href="/docs/api/classes/llvm/targetloweringbase/#a0cbb26a6b04c9a328e0e0966881da33f">ReciprocalEstimate</a> enum with value either &#39;Unspecified&#39; or &#39;Enabled&#39; as set by a potential default override attribute. If <code>RefinementSteps</code> is &#39;Unspecified&#39;, the number of Newton-Raphson refinement iterations required to generate a sufficient (though not necessarily IEEE-754 compliant) estimate is returned in that parameter. The boolean UseOneConstNR output is used to select a Newton-Raphson algorithm implementation that uses either one or two constants. The boolean Reciprocal is used to select whether the estimate is for the square root of the input operand or the reciprocal of its square root. A target may choose to implement its own refinement within this function. If that&#39;s true, then return &#39;0&#39; as the number of RefinementSteps to avoid any further refinement of the estimate. An empty <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> return means no estimate sequence can be created.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05154">5154</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### getSqrtInputTest() {#a89e60908750fd1cca69d96e7aa41ba5b}

<MemberDefinition
  prototype={<>virtual SDValue llvm::TargetLowering::getSqrtInputTest (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Operand, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/denormalmode">DenormalMode</a> &amp; Mode) const</>}
  labels = {["virtual"]}>
Return a target-dependent comparison result if the input operand is suitable for use with a square root estimate calculation.

For example, the comparison may check if the operand is NAN, INF, zero, normal, etc. The result should be used as the condition operand for a select or branch.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05186">5186</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### getSqrtResultForDenormInput() {#abd1a92af13465b269b22fb6b1cddffaf}

<MemberDefinition
  prototype={<>virtual SDValue llvm::TargetLowering::getSqrtResultForDenormInput (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Operand, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["inline", "virtual"]}>
Return a target-dependent result if the input operand is not suitable for use with a square root estimate calculation.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05191">5191</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### getTargetConstantFromLoad() {#a18b2f46b93af4466b33909730c2b2e6b}

<MemberDefinition
  prototype={<>virtual const Constant &#42; llvm::TargetLowering::getTargetConstantFromLoad (<a href="/docs/api/classes/llvm/loadsdnode">LoadSDNode</a> &#42; LD) const</>}
  labels = {["virtual"]}>
This method returns the constant pool value that will be loaded by LD.

NOTE: You must check for implicit extensions of the constant by LD.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04204">4204</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### getTargetNodeName() {#aa07a74d942f49b11a81baf6dba21726e}

<MemberDefinition
  prototype={<>virtual const char &#42; llvm::TargetLowering::getTargetNodeName (unsigned Opcode) const</>}
  labels = {["virtual"]}>
This method returns the name of a target specific DAG node.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04921">4921</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### getTypeForExtReturn() {#a2b10a312e4ab7eb05f1b88f6e5eb8e56}

<MemberDefinition
  prototype={<>virtual EVT llvm::TargetLowering::getTypeForExtReturn (<a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp; Context, <a href="/docs/api/structs/llvm/evt">EVT</a> VT, <a href="/docs/api/namespaces/llvm/isd/#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a>) const</>}
  labels = {["inline", "virtual"]}>
Return the type that should be used to zero or sign extend a zeroext/signext integer return value.

FIXME: Some C calling conventions require the return type to be promoted, but this is not true all the time, e.g. i1/i8/i16 on x86/x86&#95;64. It is also not necessary for non-C calling conventions. The frontend should handle this and include all of the necessary information.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04832">4832</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### getVectorElementPointer() {#a7600a96e79f99a6787e181c6168acbdc}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::getVectorElementPointer (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> VecPtr, <a href="/docs/api/structs/llvm/evt">EVT</a> VecVT, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Index) const</>}>
Get a pointer to vector element <code>Idx</code> located in memory for a vector of type <code>VecVT</code> starting at a base address of <code>VecPtr</code>.

If <code>Idx</code> is out of bounds the returned pointer is unspecified, but will be within the vector bounds.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05452">5452</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### getVectorSubVecPointer() {#a52585a36dd68f2eb54f278948b8013c5}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::getVectorSubVecPointer (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> VecPtr, <a href="/docs/api/structs/llvm/evt">EVT</a> VecVT, <a href="/docs/api/structs/llvm/evt">EVT</a> SubVecVT, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Index) const</>}>
Get a pointer to a sub-vector of type <code>SubVecVT</code> at index <code>Idx</code> located in memory for a vector of type <code>VecVT</code> starting at a base address of <code>VecPtr</code>.

If <code>Idx</code> plus the size of <code>SubVecVT</code> is out of bounds the returned pointer is unspecified, but the value returned will be such that the entire subvector would be within the vector bounds.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05460">5460</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### HandleByVal() {#ad7c36d5b8de34e8f925d02cc2c4000e3}

<MemberDefinition
  prototype={<>virtual void llvm::TargetLowering::HandleByVal (<a href="/docs/api/classes/llvm/ccstate">CCState</a> &#42;, unsigned &amp;, <a href="/docs/api/structs/llvm/align">Align</a>) const</>}
  labels = {["inline", "virtual"]}>
Target-specific cleanup for formal ByVal parameters.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04776">4776</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### IncrementMemoryAddress() {#a25b0bbe65dfcc05e091da9a4eec90d95}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::IncrementMemoryAddress (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Addr, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Mask, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL, <a href="/docs/api/structs/llvm/evt">EVT</a> DataVT, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, bool IsCompressedMemory) const</>}>
Increments memory address <code>Addr</code> according to the type of the value <code>DataVT</code> that should be stored.

If the data is stored in compressed form, the memory address should be incremented according to the number of the stored elements. This number is equal to the number of &#39;1&#39;s bits in the <code>Mask</code>. <code>DataVT</code> is a vector type. <code>Mask</code> is a vector value. <code>DataVT</code> and <code>Mask</code> have the same number of vector elements.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05444">5444</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### initializeSplitCSR() {#aa15229fc1a15ce3693166d66a0994334}

<MemberDefinition
  prototype={<>virtual void llvm::TargetLowering::initializeSplitCSR (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; Entry) const</>}
  labels = {["inline", "virtual"]}>
Perform necessary initialization to handle a subset of CSRs explicitly via copies.

This function is called at the beginning of instruction selection.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04409">4409</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### insertCopiesSplitCSR() {#a73bf38dbdcdff5a2befaff46205f3541}

<MemberDefinition
  prototype={<>virtual void llvm::TargetLowering::insertCopiesSplitCSR (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; Entry, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; &gt; &amp; Exits) const</>}
  labels = {["inline", "virtual"]}>
Insert explicit copies in entry and exit blocks.

We copy a subset of CSRs to virtual registers in the entry block, and copy them back to physical registers in the exit blocks. This function is called at the end of instruction selection.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04417">4417</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### isConstFalseVal() {#a485c321d878ce722bb8d19a4b9d81657}

<MemberDefinition
  prototype={<>bool llvm::TargetLowering::isConstFalseVal (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N) const</>}>
Return if the N is a constant or constant vector equal to the false value from <a href="/docs/api/classes/llvm/targetloweringbase/#a79adbcc34e24b86ef8a216a34ccf5af8">getBooleanContents()</a>.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04261">4261</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### isConstTrueVal() {#a49086baced6151325ba4b88ecdd5383f}

<MemberDefinition
  prototype={<>bool llvm::TargetLowering::isConstTrueVal (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N) const</>}>
Return if the N is a constant or constant vector equal to the true value from <a href="/docs/api/classes/llvm/targetloweringbase/#a79adbcc34e24b86ef8a216a34ccf5af8">getBooleanContents()</a>.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04257">4257</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### isDesirableToCombineLogicOpOfSETCC() {#ad79ec6f151d15fbecd05a6d0c47c3729}

<MemberDefinition
  prototype={<>virtual AndOrSETCCFoldKind llvm::TargetLowering::isDesirableToCombineLogicOpOfSETCC (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; LogicOp, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; SETCC0, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; SETCC1) const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04351">4351</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### isDesirableToCommuteWithShift() {#acadf633df07f9e11330ae99edf3e1bb7}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::isDesirableToCommuteWithShift (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/namespaces/llvm/#aa6d856e4879bb775617f8c3634773b7a">CombineLevel</a> Level) const</>}
  labels = {["inline", "virtual"]}>
Return true if it is profitable to move this shift by a constant amount through its operand, adjusting any immediate operands as necessary to preserve semantics.

This transformation may not be desirable if it disrupts a particularly auspicious target-specific tree (e.g. bitfield extraction in <a href="/docs/api/namespaces/llvm/aarch64">AArch64</a>). By default, it returns true.


<ParametersList title="Parameters">
<ParametersListItem name="N">the shift node</ParametersListItem>
<ParametersListItem name="Level">the current DAGCombine legalization level.</ParametersListItem>
</ParametersList>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04303">4303</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### isDesirableToCommuteWithShift() {#a10338eadd129baf2b64756673c1ea883}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::isDesirableToCommuteWithShift (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, bool IsAfterLegal) const</>}
  labels = {["inline", "virtual"]}>
GlobalISel - return true if it is profitable to move this shift by a constant amount through its operand, adjusting any immediate operands as necessary to preserve semantics.

This transformation may not be desirable if it disrupts a particularly auspicious target-specific tree (e.g. bitfield extraction in <a href="/docs/api/namespaces/llvm/aarch64">AArch64</a>). By default, it returns true.


<ParametersList title="Parameters">
<ParametersListItem name="MI">the shift instruction</ParametersListItem>
<ParametersListItem name="IsAfterLegal">true if running after legalization.</ParametersListItem>
</ParametersList>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04322">4322</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### isDesirableToCommuteXorWithShift() {#aaa536ba062854f0951a19b7457665c96}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::isDesirableToCommuteXorWithShift (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N) const</>}
  labels = {["inline", "virtual"]}>
Return true if it is profitable to combine an XOR of a logical shift to create a logical shift of NOT.

This transformation may not be desirable if it disrupts a particularly auspicious target-specific tree (e.g. BIC on ARM/AArch64). By default, it returns true.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04360">4360</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### IsDesirableToPromoteOp() {#a67dd43e2dfeed538828a0028fef372d3}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::IsDesirableToPromoteOp (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a>, <a href="/docs/api/structs/llvm/evt">EVT</a> &amp;) const</>}
  labels = {["inline", "virtual"]}>
This method query the target whether it is beneficial for dag combiner to promote the specified node.

If true, it should return the desired promotion type by reference.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04384">4384</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### isDesirableToPullExtFromShl() {#a8f691332d3b84bef71821427b0c676dd}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::isDesirableToPullExtFromShl (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}
  labels = {["inline", "virtual"]}>
GlobalISel - return true if it&#39;s profitable to perform the combine: shl (&#91;sza&#93;ext x), y =&gt; zext (shl x, y)

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04329">4329</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### isDesirableToTransformToIntegerOp() {#aff7c382c626528004a59c365a2bc7e98}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::isDesirableToTransformToIntegerOp (unsigned, <a href="/docs/api/structs/llvm/evt">EVT</a>) const</>}
  labels = {["inline", "virtual"]}>
Return true if it is profitable for dag combiner to transform a floating point op of specified opcode to a equivalent op of an integer type.

e.g. f32 load -&gt; i32 load can be profitable on <a href="/docs/api/namespaces/llvm/arm">ARM</a>.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04376">4376</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### isExtendedTrueVal() {#a2dc906a01997a28f62fd05f6470d7dd7}

<MemberDefinition
  prototype={<>bool llvm::TargetLowering::isExtendedTrueVal (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/constantsdnode">ConstantSDNode</a> &#42; N, <a href="/docs/api/structs/llvm/evt">EVT</a> VT, bool SExt) const</>}>
Return if <code>N</code> is a True value when extended to <code>VT</code>.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04264">4264</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### isGAPlusOffset() {#abe66a168970ddd74cce6fbc9a40589c7}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::isGAPlusOffset (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/globalvalue">GlobalValue</a> &#42;&amp; GA, int64&#95;t &amp; Offset) const</>}
  labels = {["virtual"]}>
Returns true (and the <a href="/docs/api/classes/llvm/globalvalue">GlobalValue</a> and the offset) if the node is a GlobalAddress + offset.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04278">4278</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### isGuaranteedNotToBeUndefOrPoisonForTargetNode() {#abb1ad8b21c9956ffb90121e24f8bc116}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::isGuaranteedNotToBeUndefOrPoisonForTargetNode (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedElts, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, bool PoisonOnly, unsigned Depth) const</>}
  labels = {["virtual"]}>
Return true if this function can prove that <code><a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a></code> is never poison and, if <code>PoisonOnly</code> is false, does not have undef bits.

The DemandedElts argument limits the check to the requested vector elements.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04182">4182</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### isIndexingLegal() {#a97f597434d447bcc927007f32b35d3d4}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::isIndexingLegal (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/register">Register</a> Base, <a href="/docs/api/classes/llvm/register">Register</a> Offset, bool IsPre, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI) const</>}
  labels = {["inline", "virtual"]}>
Returns true if the specified base+offset is a legal indexed addressing mode for this target.

<code>MI</code> is the load or store instruction that is being considered for transformation.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l03848">3848</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### isInlineAsmTargetBranch() {#aebfdd629d9e82d02230d041fadfa540c}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::isInlineAsmTargetBranch (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/stringref">StringRef</a> &gt; &amp; AsmStrs, unsigned OpNo) const</>}
  labels = {["inline", "virtual"]}>
On x86, return true if the operand with index OpNo is a CALL or JUMP instruction, which can use either a memory constraint or an address constraint.

-fasm-blocks &quot;&#95;&#95;asm call foo&quot; lowers to call void asm sideeffect inteldialect &quot;call $&#123;0:P&#125;&quot;, &quot;&#42;m...&quot;

This function is used by a hack to choose the address constraint, lowering to a direct call.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l03890">3890</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### isInTailCallPosition() {#a6e6f8d5c56365fe5e9a6e4f9581ddb94}

<MemberDefinition
  prototype={<>bool llvm::TargetLowering::isInTailCallPosition (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Chain) const</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l03895">3895</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### isKnownNeverNaNForTargetNode() {#a3a1d4426a85849e75f56ef9d3b13fecc}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::isKnownNeverNaNForTargetNode (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, bool SNaN=false, unsigned Depth=0) const</>}
  labels = {["virtual"]}>
If <code>SNaN</code> is false,.

<SectionUser title="Returns">
true if <code><a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a></code> is known to never be any NaN. If <code>sNaN</code> is true, returns if <code><a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a></code> is known to never be a signaling NaN.
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04209">4209</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### isOffsetFoldingLegal() {#a74dabfbe18cbb61e4a1935eb1bf4942b}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::isOffsetFoldingLegal (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/globaladdresssdnode">GlobalAddressSDNode</a> &#42; GA) const</>}
  labels = {["virtual"]}>
Return true if folding a constant offset with the given GlobalAddress is legal.

It is frequently not legal in PIC relocation models.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l03880">3880</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### isPositionIndependent() {#aa8ab0804ddb40450da6549e1943817a2}

<MemberDefinition
  prototype="bool llvm::TargetLowering::isPositionIndependent () const">

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l03790">3790</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### isReassocProfitable() {#a2aa7972a9fb95298bb1f59cf65ec46e9}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::isReassocProfitable (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N0, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N1) const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l03804">3804</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### isReassocProfitable() {#ae21fd7066178a309d6f89521e1ceb247}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::isReassocProfitable (<a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, <a href="/docs/api/classes/llvm/register">Register</a> N0, <a href="/docs/api/classes/llvm/register">Register</a> N1) const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l03815">3815</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### isSDNodeAlwaysUniform() {#aa67e0a840aaf40e6406d7be705f44af5}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::isSDNodeAlwaysUniform (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N) const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l03820">3820</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### isSDNodeSourceOfDivergence() {#aa17502133164c96bd0943f2241171ead}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::isSDNodeSourceOfDivergence (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/functionloweringinfo">FunctionLoweringInfo</a> &#42; FLI, <a href="/docs/api/namespaces/llvm/#a00a2f5a62b5d5d5b6b0e143c4d30041f">UniformityInfo</a> &#42; UA) const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l03792">3792</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### isSplatValueForTargetNode() {#aa31fb5c8038b82f00b3a1d19144c0516}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::isSplatValueForTargetNode (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedElts, <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; UndefElts, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, unsigned Depth=0) const</>}
  labels = {["virtual"]}>
Return true if vector <code><a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a></code> has the same value across all <code>DemandedElts</code>, indicating any elements which may be undef in the output <code>UndefElts</code>.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04216">4216</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### isTargetCanonicalConstantNode() {#a4568c6fee399b92f6971aa10266a89b0}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::isTargetCanonicalConstantNode (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op) const</>}
  labels = {["inline", "virtual"]}>
Returns true if the given Opc is considered a canonical constant for the target, which should not be transformed back into a BUILD&#95;VECTOR.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04223">4223</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### isTypeDesirableForOp() {#a7c66bde62e1fbe747611b8d385ad6c9a}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::isTypeDesirableForOp (unsigned, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["inline", "virtual"]}>
Return true if the target has native support for the specified value type and it is &#39;desirable&#39; to use the type for the given node type.

e.g. On x86 i16 is legal, but undesirable since i16 instruction encodings are longer and some i16 instructions are slow.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04368">4368</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### isUsedByReturnOnly() {#a138a6e09184eae2d1d412cd4e8d60e11}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::isUsedByReturnOnly (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp;) const</>}
  labels = {["inline", "virtual"]}>
Return true if result of the specified node is used by a return node only.

It also compute and return the input chain for the tail call.

This is used to determine whether it is possible to codegen a libcall as tail call at legalization time.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04807">4807</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### isXAndYEqZeroPreferableToXAndYEqY() {#afeaa822c364e50b66ee8c683136934fd}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::isXAndYEqZeroPreferableToXAndYEqY (<a href="/docs/api/namespaces/llvm/isd/#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>, <a href="/docs/api/structs/llvm/evt">EVT</a>) const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05617">5617</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### joinRegisterPartsIntoValue() {#a7271d32a363f6f4c4d632f1bf4986b33}

<MemberDefinition
  prototype={<>virtual SDValue llvm::TargetLowering::joinRegisterPartsIntoValue (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &#42; Parts, unsigned NumParts, <a href="/docs/api/classes/llvm/mvt">MVT</a> PartVT, <a href="/docs/api/structs/llvm/evt">EVT</a> ValueVT, std::optional&lt; <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> &gt; CC) const</>}
  labels = {["inline", "virtual"]}>
Target-specific combining of register parts into its original value.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04499">4499</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### LegalizeSetCCCondCode() {#a28d371ce48274d70bac961a1000c6a9a}

<MemberDefinition
  prototype={<>bool llvm::TargetLowering::LegalizeSetCCCondCode (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/structs/llvm/evt">EVT</a> VT, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; LHS, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; RHS, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; CC, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Mask, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> EVL, bool &amp; NeedInvert, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Chain, bool IsSignaling=false) const</>}>
Legalize a SETCC or VP&#95;SETCC with given LHS and RHS and condition code CC on the current target.

A VP&#95;SETCC will additionally be given a Mask and/or EVL not equal to <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>.

If the SETCC has been legalized using AND / OR, then the legalized node will be stored in LHS. RHS and CC will be set to <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>. NeedInvert will be set to false. This will also hold if the VP&#95;SETCC has been legalized using VP&#95;AND / VP&#95;OR.

If the SETCC / VP&#95;SETCC has been legalized by using getSetCCSwappedOperands(), then the values of LHS and RHS will be swapped, CC will be set to the new condition, and NeedInvert will be set to false.

If the SETCC / VP&#95;SETCC has been legalized using the inverse condcode, then LHS and RHS will be unchanged, CC will set to the inverted condcode, and NeedInvert will be set to true. The caller must invert the result of the SETCC with <a href="/docs/api/classes/llvm/selectiondag/#afd9ac842f542adb5aec80d8141f91b68">SelectionDAG::getLogicalNOT()</a> or take equivalent action to swap the effect of a true/false result.


<SectionUser title="Returns">
true if the SETCC / VP&#95;SETCC has been legalized, false if it hasn&#39;t.
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05564">5564</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### LowerAsmOperandForConstraint() {#ad3f2eb78e627fd0d785fd4119d299558}

<MemberDefinition
  prototype={<>virtual void llvm::TargetLowering::LowerAsmOperandForConstraint (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/stringref">StringRef</a> Constraint, std::vector&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; Ops, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["virtual"]}>
Lower the specified operand into the Ops vector.

If it is invalid, don&#39;t add anything to Ops.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05081">5081</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### LowerAsmOutputForConstraint() {#a91072af01cf52109f52a15ea367157bf}

<MemberDefinition
  prototype={<>virtual SDValue llvm::TargetLowering::LowerAsmOutputForConstraint (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Chain, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Glue, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/targetlowering/asmoperandinfo">AsmOperandInfo</a> &amp; OpInfo, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05086">5086</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### LowerCall() {#a7446faa85fb7b6ebdbd136f514eee0af}

<MemberDefinition
  prototype={<>virtual SDValue llvm::TargetLowering::LowerCall (<a href="/docs/api/structs/llvm/targetlowering/callloweringinfo">CallLoweringInfo</a> &amp;, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp;) const</>}
  labels = {["inline", "virtual"]}>
This hook must be implemented to lower calls into the specified DAG.

The outgoing arguments to the call are described by the Outs array, and the values to be returned by the call are described by the Ins array. The implementation should fill in the InVals array with legal-type return values from the call, and return the resulting token chain value.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04770">4770</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### LowerCallTo() {#aabd42a6eddc3daec9153679b54f79300}

<MemberDefinition
  prototype={<>std::pair&lt; SDValue, SDValue &gt; llvm::TargetLowering::LowerCallTo (<a href="/docs/api/structs/llvm/targetlowering/callloweringinfo">CallLoweringInfo</a> &amp; CLI) const</>}>
This function lowers an abstract call to a function into an actual call.

This returns a pair of operands. The first element is the return value for the function (if RetTy is not VoidTy). The second element is the outgoing token chain. It calls LowerCall to do the actual lowering.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04762">4762</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### lowerCmpEqZeroToCtlzSrl() {#a16ad899ace945b24e3ef91384f4faeba}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::lowerCmpEqZeroToCtlzSrl (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05614">5614</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### LowerCustomJumpTableEntry() {#acf30ced2ac2474a0dd5af2e3417c7b7d}

<MemberDefinition
  prototype={<>virtual const MCExpr &#42; llvm::TargetLowering::LowerCustomJumpTableEntry (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinejumptableinfo">MachineJumpTableInfo</a> &#42;, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;, unsigned, <a href="/docs/api/classes/llvm/mccontext">MCContext</a> &amp;) const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l03862">3862</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### LowerFormalArguments() {#ab0296381d01e49bf5c4cbe0f3dc07187}

<MemberDefinition
  prototype={<>virtual SDValue llvm::TargetLowering::LowerFormalArguments (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a>, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a>, bool, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/inputarg">ISD::InputArg</a> &gt; &amp;, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp;, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp;) const</>}
  labels = {["inline", "virtual"]}>
This hook must be implemented to lower the incoming (formal) arguments, described by the Ins array, into the specified DAG.

The implementation should fill in the InVals array with legal-type argument values, and return the resulting token chain value.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04510">4510</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### LowerOperation() {#a04403a336136814ab74d9e2315bcfe23}

<MemberDefinition
  prototype={<>virtual SDValue llvm::TargetLowering::LowerOperation (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["virtual"]}>
This callback is invoked for operations that are unsupported by the target, which are registered to use &#39;custom&#39; lowering, and whose defined values are all legal.

If the target has no operations that require custom lowering, it need not implement this. The default implementation of this aborts.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04903">4903</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### LowerOperationWrapper() {#a12431703c17466d24d4bf388ce467ea3}

<MemberDefinition
  prototype={<>virtual void llvm::TargetLowering::LowerOperationWrapper (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; Results, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["virtual"]}>
This callback is invoked by the type legalizer to legalize nodes with an illegal operand type but legal result types.

It replaces the LowerOperation callback in the type <a href="/docs/api/classes/llvm/legalizer">Legalizer</a>. The reason we can not do away with LowerOperation entirely is that LegalizeDAG isn&#39;t yet ready to use this callback.

TODO: Consider merging with ReplaceNodeResults.

The target places new result values for the node in Results (their number and types must exactly match those of the original return values of the node), or leaves Results empty, which indicates that the node is not to be custom lowered after all. The default implementation calls LowerOperation.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04894">4894</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### LowerReturn() {#ac7ab87c087e9c55f4acc89ebe8ecbd5c}

<MemberDefinition
  prototype={<>virtual SDValue llvm::TargetLowering::LowerReturn (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a>, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a>, bool, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/outputarg">ISD::OutputArg</a> &gt; &amp;, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp;, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp;, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;) const</>}
  labels = {["inline", "virtual"]}>
This hook must be implemented to lower outgoing return values, described by the Outs array, into the specified DAG.

The implementation should return the resulting token chain value.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04793">4793</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### LowerToTLSEmulatedModel() {#afdea2f06c6c1098b324fa2e2a1b9b2f4}

<MemberDefinition
  prototype={<>virtual SDValue llvm::TargetLowering::LowerToTLSEmulatedModel (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/globaladdresssdnode">GlobalAddressSDNode</a> &#42; GA, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["virtual"]}>
Lower TLS global address <a href="/docs/api/classes/llvm/sdnode">SDNode</a> for target independent emulated TLS model.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05601">5601</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### LowerXConstraint() {#aeca75f6b346035626e8849863671e02d}

<MemberDefinition
  prototype={<>virtual const char &#42; llvm::TargetLowering::LowerXConstraint (<a href="/docs/api/structs/llvm/evt">EVT</a> ConstraintVT) const</>}
  labels = {["virtual"]}>
Try to replace an X constraint, which matches anything, with another that has more specific requirements based on the type of the corresponding operand.

This returns null if there is no replacement to make.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05077">5077</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### makeLibCall() {#ad4a2abb087afa577d8f4239b01acbea0}

<MemberDefinition
  prototype={<>std::pair&lt; SDValue, SDValue &gt; llvm::TargetLowering::makeLibCall (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/namespaces/llvm/rtlib/#a50a0bab21f1d14a86a1483ec283e4447">RTLIB::Libcall</a> LC, <a href="/docs/api/structs/llvm/evt">EVT</a> RetVT, <a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; Ops, <a href="/docs/api/structs/llvm/targetlowering/makelibcalloptions">MakeLibCallOptions</a> CallOptions, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Chain=<a href="/docs/api/classes/llvm/sdvalue">SDValue</a>()) const</>}>
Returns a pair of (return value, chain).

It is an error to pass RTLIB::UNKNOWN&#95;LIBCALL as <code>LC</code>.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l03925">3925</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### mayBeEmittedAsTailCall() {#ae4502810d1edc3d8931681159af36d3b}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::mayBeEmittedAsTailCall (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/callinst">CallInst</a> &#42;) const</>}
  labels = {["inline", "virtual"]}>
Return true if the target may be able emit the call instruction as a tail call.

This is used by optimization passes to determine if it&#39;s profitable to duplicate return instructions to enable tailcall optimization.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04814">4814</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### parametersInCSRMatch() {#ac11ad16fa22b9e7a5a04849e52b34fef}

<MemberDefinition
  prototype={<>bool llvm::TargetLowering::parametersInCSRMatch (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint32&#95;t &#42; CallerPreservedMask, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/ccvalassign">CCValAssign</a> &gt; &amp; ArgLocs, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; OutVals) const</>}>
<a href="/docs/api/namespaces/llvm/check">Check</a> whether parameters to a call that are passed in callee saved registers are the same as from the calling function.

This needs to be checked for tail call eligibility.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l03934">3934</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### ParseConstraints() {#a1c5e8b6aef41aead06d61ff0530ed9c2}

<MemberDefinition
  prototype={<>virtual AsmOperandInfoVector llvm::TargetLowering::ParseConstraints (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp; DL, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42; TRI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/callbase">CallBase</a> &amp; Call) const</>}
  labels = {["virtual"]}>
Split up the constraint string from the inline assembly value into the specific constraints and their prefixes, and also tie in the associated operand values.

If this returns an empty vector, and if the constraint string itself isn&#39;t empty, there was an error parsing.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05014">5014</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### PerformDAGCombine() {#a041dc0924ebd52a3eda7e1a22c00310b}

<MemberDefinition
  prototype={<>virtual SDValue llvm::TargetLowering::PerformDAGCombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}
  labels = {["virtual"]}>
This method will be invoked for all target nodes and for any target-independent nodes that the target has registered with invoke it for.

The semantics are as follows: Return <a href="/docs/api/classes/llvm/value">Value</a>: SDValue.Val == 0 - No change was made SDValue.Val == N - N was replaced, is dead, and is already handled. otherwise - N should be replaced by the returned Operand.

In addition, methods provided by <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> may be used to perform more complex transformations.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04293">4293</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### prepareVolatileOrAtomicLoad() {#a4c8ebb50f3043a4715d5a182288e8c82}

<MemberDefinition
  prototype={<>virtual SDValue llvm::TargetLowering::prepareVolatileOrAtomicLoad (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Chain, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["inline", "virtual"]}>
This callback is used to prepare for a volatile or atomic load.

It takes a chain node as input and returns the chain for the load itself.

Having a callback like this is necessary for targets like <a href="/docs/api/namespaces/llvm/systemz">SystemZ</a>, which allows a CPU to reuse the result of a previous load indefinitely, even if a cache-coherent store is performed by another CPU. The default implementation does nothing.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04876">4876</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### ReplaceNodeResults() {#a134fd88697c3564433ba71a0202153e6}

<MemberDefinition
  prototype={<>virtual void llvm::TargetLowering::ReplaceNodeResults (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp;, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;) const</>}
  labels = {["inline", "virtual"]}>
This callback is invoked when a node result type is illegal for the target, and the operation was registered to use &#39;custom&#39; lowering for that result type.

The target places new result values for the node in Results (their number and types must exactly match those of the original return values of the node), or leaves Results empty, which indicates that the node is not to be custom lowered after all.

If the target has no operations that require custom lowering, it need not implement this. The default implementation aborts.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04914">4914</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### scalarizeVectorLoad() {#a9335df3ffa4731120eb2ddc78c2b2eaa}

<MemberDefinition
  prototype={<>std::pair&lt; SDValue, SDValue &gt; llvm::TargetLowering::scalarizeVectorLoad (<a href="/docs/api/classes/llvm/loadsdnode">LoadSDNode</a> &#42; LD, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Turn load of vector type into a load of the individual elements.

<ParametersList title="Parameters">
<ParametersListItem name="LD">load to expand</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
BUILD&#95;VECTOR and TokenFactor nodes.
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05420">5420</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### scalarizeVectorStore() {#aa226678963cfca06221c67886a7354f9}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::scalarizeVectorStore (<a href="/docs/api/classes/llvm/storesdnode">StoreSDNode</a> &#42; ST, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

<ParametersList title="Parameters">
<ParametersListItem name="ST">Store with a vector value type</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
TokenFactor of the individual store chains.
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05426">5426</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### shouldSimplifyDemandedVectorElts() {#aaad0d7dc149e145475abe9f7c9769d93}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::shouldSimplifyDemandedVectorElts (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/targetlowering/targetloweringopt">TargetLoweringOpt</a> &amp; TLO) const</>}
  labels = {["inline", "virtual"]}>
Return true if the target supports simplifying demanded vector elements by converting them to undefs.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04091">4091</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### shouldSplitFunctionArgumentsAsLittleEndian() {#ac030eb4ba5f177779c4f903fabfdb285}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::shouldSplitFunctionArgumentsAsLittleEndian (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp; DL) const</>}
  labels = {["inline", "virtual"]}>
For most targets, an LLVM type must be broken down into multiple smaller types.

Usually the halves are ordered according to the endianness but for some platform that would break. So this method will default to matching the endianness but can be overridden.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04853">4853</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### ShrinkDemandedConstant() {#ac6a3aaac8faabe7dc09114d716a93eba}

<MemberDefinition
  prototype={<>bool llvm::TargetLowering::ShrinkDemandedConstant (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedBits, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedElts, <a href="/docs/api/structs/llvm/targetlowering/targetloweringopt">TargetLoweringOpt</a> &amp; TLO) const</>}>
<a href="/docs/api/namespaces/llvm/check">Check</a> to see if the specified operand of the specified instruction is a constant integer.

If so, check to see if there are any bits set in the constant that are not demanded. If so, shrink the constant and return true.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l03981">3981</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### ShrinkDemandedConstant() {#a0bfa6eb6976f71f59de24f14085056b9}

<MemberDefinition
  prototype={<>bool llvm::TargetLowering::ShrinkDemandedConstant (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedBits, <a href="/docs/api/structs/llvm/targetlowering/targetloweringopt">TargetLoweringOpt</a> &amp; TLO) const</>}>
Helper wrapper around ShrinkDemandedConstant, demanding all elements.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l03986">3986</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### ShrinkDemandedOp() {#a60c2837ca8052c0432179f52148da7c2}

<MemberDefinition
  prototype={<>bool llvm::TargetLowering::ShrinkDemandedOp (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, unsigned BitWidth, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedBits, <a href="/docs/api/structs/llvm/targetlowering/targetloweringopt">TargetLoweringOpt</a> &amp; TLO) const</>}>
Convert x+y to (VT)((SmallVT)x+(SmallVT)y) if the casts are free.

This uses isTruncateFree/isZExtFree and ANY&#95;EXTEND for the widening cast, but it could be generalized for targets with other types of implicit widening casts.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04003">4003</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### SimplifyDemandedBits() {#ab2fd70d9aeac9343fa8f00ccdeff7f0b}

<MemberDefinition
  prototype={<>bool llvm::TargetLowering::SimplifyDemandedBits (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedBits, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedElts, <a href="/docs/api/structs/llvm/knownbits">KnownBits</a> &amp; Known, <a href="/docs/api/structs/llvm/targetlowering/targetloweringopt">TargetLoweringOpt</a> &amp; TLO, unsigned Depth=0, bool AssumeSingleUse=false) const</>}>
Look at <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.

At this point, we know that only the <a href="/docs/api/classes/llvm/demandedbits">DemandedBits</a> bits of the result of <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> are ever used downstream. If we can use this information to simplify <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, create a new simplified DAG node and return true, returning the original and new nodes in Old and New. Otherwise, analyze the expression and return a mask of KnownOne and KnownZero bits for the expression (used to simplify the caller). The KnownZero/One bits may only be accurate for those bits in the Demanded masks. <code>AssumeSingleUse</code> When this parameter is true, this function will attempt to simplify <code><a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a></code> even if there are multiple uses. Callers are responsible for correctly updating the DAG based on the results of this function, because simply replacing TLO.Old with TLO.New will be incorrect when this parameter is true and TLO.Old has multiple uses.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04020">4020</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### SimplifyDemandedBits() {#a5e35b84c574900228ebd4b735176fece}

<MemberDefinition
  prototype={<>bool llvm::TargetLowering::SimplifyDemandedBits (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedBits, <a href="/docs/api/structs/llvm/knownbits">KnownBits</a> &amp; Known, <a href="/docs/api/structs/llvm/targetlowering/targetloweringopt">TargetLoweringOpt</a> &amp; TLO, unsigned Depth=0, bool AssumeSingleUse=false) const</>}>
Helper wrapper around SimplifyDemandedBits, demanding all elements.

Adds <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> back to the worklist upon success.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04027">4027</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### SimplifyDemandedBits() {#aa7ff8987a5190c8fbac02b359dffa536}

<MemberDefinition
  prototype={<>bool llvm::TargetLowering::SimplifyDemandedBits (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedBits, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>
Helper wrapper around SimplifyDemandedBits.

Adds <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> back to the worklist upon success.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04034">4034</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### SimplifyDemandedBits() {#ac9eb27b027f4a319ed244f2da8dbb9cc}

<MemberDefinition
  prototype={<>bool llvm::TargetLowering::SimplifyDemandedBits (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedBits, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedElts, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>
Helper wrapper around SimplifyDemandedBits.

Adds <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> back to the worklist upon success.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04039">4039</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### SimplifyDemandedBitsForTargetNode() {#a1bb3f6ea028996773613a5f135b4d083}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::SimplifyDemandedBitsForTargetNode (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedBits, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedElts, <a href="/docs/api/structs/llvm/knownbits">KnownBits</a> &amp; Known, <a href="/docs/api/structs/llvm/targetlowering/targetloweringopt">TargetLoweringOpt</a> &amp; TLO, unsigned Depth=0) const</>}
  labels = {["virtual"]}>
Attempt to simplify any target nodes based on the demanded bits/elts, returning true on success.

Otherwise, analyze the expression and return a mask of KnownOne and KnownZero bits for the expression (used to simplify the caller). The KnownZero/One bits may only be accurate for those bits in the Demanded masks.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04165">4165</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### SimplifyDemandedVectorElts() {#a45a058376b4d2b008f7ea5ca16cecf55}

<MemberDefinition
  prototype={<>bool llvm::TargetLowering::SimplifyDemandedVectorElts (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedEltMask, <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; KnownUndef, <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; KnownZero, <a href="/docs/api/structs/llvm/targetlowering/targetloweringopt">TargetLoweringOpt</a> &amp; TLO, unsigned Depth=0, bool AssumeSingleUse=false) const</>}>
Look at Vector <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.

At this point, we know that only the DemandedElts elements of the result of <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> are ever used downstream. If we can use this information to simplify <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, create a new simplified DAG node and return true, storing the original and new nodes in TLO. Otherwise, analyze the expression and return a mask of KnownUndef and KnownZero elements for the expression (used to simplify the caller). The KnownUndef/Zero elements may only be accurate for those bits in the DemandedMask. <code>AssumeSingleUse</code> When this parameter is true, this function will attempt to simplify <code><a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a></code> even if there are multiple uses. Callers are responsible for correctly updating the DAG based on the results of this function, because simply replacing TLO.Old with TLO.New will be incorrect when this parameter is true and TLO.Old has multiple uses.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04078">4078</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### SimplifyDemandedVectorElts() {#a0df0d85885c52c23edc2df2964dda688}

<MemberDefinition
  prototype={<>bool llvm::TargetLowering::SimplifyDemandedVectorElts (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedElts, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>
Helper wrapper around SimplifyDemandedVectorElts.

Adds <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> back to the worklist upon success.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04085">4085</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### SimplifyDemandedVectorEltsForTargetNode() {#af44b4b9c14768bdaaafa69cd6d5c3d46}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::SimplifyDemandedVectorEltsForTargetNode (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedElts, <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; KnownUndef, <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; KnownZero, <a href="/docs/api/structs/llvm/targetlowering/targetloweringopt">TargetLoweringOpt</a> &amp; TLO, unsigned Depth=0) const</>}
  labels = {["virtual"]}>
Attempt to simplify any target nodes based on the demanded vector elements, returning true on success.

Otherwise, analyze the expression and return a mask of KnownUndef and KnownZero elements for the expression (used to simplify the caller). The KnownUndef/Zero elements may only be accurate for those bits in the DemandedMask.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04156">4156</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### SimplifyMultipleUseDemandedBits() {#a0338302ee706a6cd16534e768210b0b2}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::SimplifyMultipleUseDemandedBits (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedBits, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedElts, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, unsigned Depth=0) const</>}>
More limited version of SimplifyDemandedBits that can be used to &quot;look
through&quot; ops that don&#39;t contribute to the DemandedBits/DemandedElts - bitwise ops etc.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04046">4046</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### SimplifyMultipleUseDemandedBits() {#afb81fb8d18522d12e39a60c3b43cf291}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::SimplifyMultipleUseDemandedBits (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedBits, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, unsigned Depth=0) const</>}>
Helper wrapper around SimplifyMultipleUseDemandedBits, demanding all elements.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04053">4053</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### SimplifyMultipleUseDemandedBitsForTargetNode() {#a03f40e066df2407ab1e901ca999d717e}

<MemberDefinition
  prototype={<>virtual SDValue llvm::TargetLowering::SimplifyMultipleUseDemandedBitsForTargetNode (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedBits, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedElts, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, unsigned Depth) const</>}
  labels = {["virtual"]}>
More limited version of SimplifyDemandedBits that can be used to &quot;look
through&quot; ops that don&#39;t contribute to the DemandedBits/DemandedElts - bitwise ops etc.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04175">4175</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### SimplifyMultipleUseDemandedVectorElts() {#a480a8e3181c852945f597bad4fd0d9c3}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::SimplifyMultipleUseDemandedVectorElts (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedElts, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, unsigned Depth=0) const</>}>
Helper wrapper around SimplifyMultipleUseDemandedBits, demanding all bits from only some vector elements.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04059">4059</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### SimplifySetCC() {#a32a31ce1e9f6e4b965d11feb2501fc47}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::SimplifySetCC (<a href="/docs/api/structs/llvm/evt">EVT</a> VT, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N0, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N1, <a href="/docs/api/namespaces/llvm/isd/#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> Cond, bool foldBooleans, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl) const</>}>
Try to simplify a setcc built with the specified operands and cc.

If it is unable to simplify it, return a null <a href="/docs/api/classes/llvm/sdvalue">SDValue</a>.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04268">4268</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### softenSetCCOperands() {#a62f2d0a1eebd818fb037a64c40cf0521}

<MemberDefinition
  prototype={<>void llvm::TargetLowering::softenSetCCOperands (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/structs/llvm/evt">EVT</a> VT, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; NewLHS, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; NewRHS, <a href="/docs/api/namespaces/llvm/isd/#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> &amp; CCCode, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> OldLHS, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> OldRHS) const</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l03898">3898</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### softenSetCCOperands() {#a518caa772bb677e2e590fad18c6d07ce}

<MemberDefinition
  prototype={<>void llvm::TargetLowering::softenSetCCOperands (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/structs/llvm/evt">EVT</a> VT, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; NewLHS, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; NewRHS, <a href="/docs/api/namespaces/llvm/isd/#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> &amp; CCCode, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> OldLHS, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> OldRHS, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Chain, bool IsSignaling=false) const</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l03903">3903</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### splitValueIntoRegisterParts() {#a67bcd59b7c8b892b3252d10a6ebf8370}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::splitValueIntoRegisterParts (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Val, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &#42; Parts, unsigned NumParts, <a href="/docs/api/classes/llvm/mvt">MVT</a> PartVT, std::optional&lt; <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> &gt; CC) const</>}
  labels = {["inline", "virtual"]}>
Target-specific splitting of values into parts that fit a register storing a legal type.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04474">4474</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### supportKCFIBundles() {#a0160cf5c2cae2754444db153907790a2}

<MemberDefinition
  prototype="virtual bool llvm::TargetLowering::supportKCFIBundles () const"
  labels = {["inline", "virtual"]}>
Return true if the target supports kcfi operand bundles.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04401">4401</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### supportPtrAuthBundles() {#a12cbb115116dd32eb6c32ba191761093}

<MemberDefinition
  prototype="virtual bool llvm::TargetLowering::supportPtrAuthBundles () const"
  labels = {["inline", "virtual"]}>
Return true if the target supports ptrauth operand bundles.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04404">4404</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### supportSplitCSR() {#adf63d5761e47f6e642a82cab1abda28f}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::supportSplitCSR (<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &#42; MF) const</>}
  labels = {["inline", "virtual"]}>
Return true if the target supports that a subset of CSRs for the given machine function is handled explicitly via copies.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04396">4396</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### supportSwiftError() {#a17694ad399c24aae0d2c0ecfbecfea5a}

<MemberDefinition
  prototype="virtual bool llvm::TargetLowering::supportSwiftError () const"
  labels = {["inline", "virtual"]}>
Return true if the target supports swifterror attribute.

It optimizes loads and stores to reading and writing a specific register.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04390">4390</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### targetShrinkDemandedConstant() {#a3b1a3e65e45ccd3664f44797e7e061ab}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::targetShrinkDemandedConstant (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedBits, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedElts, <a href="/docs/api/structs/llvm/targetlowering/targetloweringopt">TargetLoweringOpt</a> &amp; TLO) const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l03992">3992</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### unwrapAddress() {#a5fb3dd542dde309c8e94f2a54f041814}

<MemberDefinition
  prototype={<>virtual SDValue llvm::TargetLowering::unwrapAddress (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N) const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04273">4273</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### useLoadStackGuardNode() {#ad2b27b633b21a362571660ad09273d52}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetLowering::useLoadStackGuardNode (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/module">Module</a> &amp; M) const</>}
  labels = {["inline", "virtual"]}>
If this function returns true, <a href="/docs/api/classes/llvm/selectiondagbuilder">SelectionDAGBuilder</a> emits a LOAD&#95;STACK&#95;GUARD node when it is lowering Intrinsic::stackprotector.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05593">5593</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### verifyReturnAddressArgumentIsConstant() {#a25df8af0900b4a664055a7ccba026531}

<MemberDefinition
  prototype={<>bool llvm::TargetLowering::verifyReturnAddressArgumentIsConstant (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04930">4930</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### verifyTargetSDNode() {#a5a4ecad8579717395c05ad1218d440b9}

<MemberDefinition
  prototype={<>virtual void llvm::TargetLowering::verifyTargetSDNode (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N) const</>}
  labels = {["inline", "virtual"]}>
<a href="/docs/api/namespaces/llvm/check">Check</a> the given <a href="/docs/api/classes/llvm/sdnode">SDNode</a>. Aborts if it is invalid.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l04935">4935</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### visitMaskedLoad() {#a18dbec68fb7d9eadbe98106caa943e51}

<MemberDefinition
  prototype={<>virtual SDValue llvm::TargetLowering::visitMaskedLoad (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Chain, <a href="/docs/api/classes/llvm/machinememoperand">MachineMemOperand</a> &#42; MMO, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; NewLoad, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Ptr, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> PassThru, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Mask) const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l03909">3909</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### visitMaskedStore() {#ace423253c9f88eb6f6f395daa4bf02b7}

<MemberDefinition
  prototype={<>virtual SDValue llvm::TargetLowering::visitMaskedStore (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Chain, <a href="/docs/api/classes/llvm/machinememoperand">MachineMemOperand</a> &#42; MMO, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Ptr, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Val, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Mask) const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l03916">3916</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Member Functions

### buildSREMEqFold() {#a2d7a30d2401bc903b60de496f314601e}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::buildSREMEqFold (<a href="/docs/api/structs/llvm/evt">EVT</a> SETCCVT, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> REMNode, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> CompTargetNode, <a href="/docs/api/namespaces/llvm/isd/#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> Cond, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL) const</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05653">5653</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### buildUREMEqFold() {#af35295204758d3ef527c98a8962de064}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::buildUREMEqFold (<a href="/docs/api/structs/llvm/evt">EVT</a> SETCCVT, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> REMNode, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> CompTargetNode, <a href="/docs/api/namespaces/llvm/isd/#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> Cond, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL) const</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05645">5645</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### foldSetCCWithAnd() {#ab7011ad40466921625b5f10b38753fb1}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::foldSetCCWithAnd (<a href="/docs/api/structs/llvm/evt">EVT</a> VT, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N0, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N1, <a href="/docs/api/namespaces/llvm/isd/#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> Cond, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05626">5626</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### foldSetCCWithBinOp() {#a33b4592c3de00d9152cca06551702cf3}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::foldSetCCWithBinOp (<a href="/docs/api/structs/llvm/evt">EVT</a> VT, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N0, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N1, <a href="/docs/api/namespaces/llvm/isd/#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> Cond, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05628">5628</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### optimizeSetCCByHoistingAndByConstFromLogicalShift() {#afc5cfd1ddb384da50e778223a24ef810}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::optimizeSetCCByHoistingAndByConstFromLogicalShift (<a href="/docs/api/structs/llvm/evt">EVT</a> SCCVT, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N0, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N1C, <a href="/docs/api/namespaces/llvm/isd/#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> Cond, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL) const</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05637">5637</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### optimizeSetCCOfSignedTruncationCheck() {#a5d6826180f440716b7cb16c9fafa1763}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::optimizeSetCCOfSignedTruncationCheck (<a href="/docs/api/structs/llvm/evt">EVT</a> SCCVT, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N0, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N1, <a href="/docs/api/namespaces/llvm/isd/#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> Cond, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL) const</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05631">5631</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### prepareSREMEqFold() {#a826160c1a7b93cbd109bcf90dc6f8a75}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::prepareSREMEqFold (<a href="/docs/api/structs/llvm/evt">EVT</a> SETCCVT, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> REMNode, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> CompTargetNode, <a href="/docs/api/namespaces/llvm/isd/#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> Cond, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; &gt; &amp; Created) const</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05649">5649</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

### prepareUREMEqFold() {#a6e5d2af01a293dc8faa840dc01c61791}

<MemberDefinition
  prototype={<>SDValue llvm::TargetLowering::prepareUREMEqFold (<a href="/docs/api/structs/llvm/evt">EVT</a> SETCCVT, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> REMNode, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> CompTargetNode, <a href="/docs/api/namespaces/llvm/isd/#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> Cond, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; &gt; &amp; Created) const</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h/#l05641">5641</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following file:

<ul>
<li><a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">TargetLowering.h</a></li>
</ul>

</DoxygenPage>
