Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e85d9d0020ae4c06a2337ebc7332aa01 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot F1_ADCx2_DistributedRead_tb_behav xil_defaultlib.F1_ADCx2_DistributedRead_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.F1_ADCx2_DistributedRead [f1_adcx2_distributedread_default]
Compiling module xil_defaultlib.F1_ADCx2_DistributedRead_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot F1_ADCx2_DistributedRead_tb_behav
