graph block {
  node [shape = box, margin = 0.2]
  ranksep = 3.0
  nodesep = 1.0
  //splines = ortho

  6502 [label = "6502 CPU\nW65C02S"]

  BIFROST [label = "BIFRÃ–ST\nSystem Controller\nFPGA"]


  // bus groups
  subgraph cluster_a {
    style = invisible
    rank = same
    node [style = dashed, width=1.4, height=1.0]
    BUS [label = "ADDR\nDATA\nRWB", color = "blue"]
    CLK [label = "CLK\n1/2/4/8 MHz", color = "green"]
    IRQ [label = "IRQ", color = "red"]
    CS [label = "CS"]
  }

  // system bus devices
  {
    rank = same
    SRAM [label = "SRAM\n512 KiB"]
    VIA1 [label = "6522 VIA\nW65C22S"]
    VIA2 [label = "6522 VIA\nW65C22S"]
    UART [label = "UART\nSC28L92"]
    SID [label = "SID\n(ARMSID)"]
    FLASH [label = "Serial\nEEPROM"]
  }

  // IO ports
  {
    rank = same
    node [shape = hexagon, width=1.2, height=0.8, margin=0]
    GPIO1 [label = "GPIO\n2 x 8-bit"]
    GPIO2 [label = "GPIO\n2 x 8-bit"]
    SPI_PORT [label = "SPI"]
    UART_PORT1 [label = "UART"]
    UART_PORT2 [label = "UART"]
    ICSP [label = "ICSP"]
    SOUND [label = "Sound\nin/out"]
    JOYSTICK [label = "Joystick\nX/Y"]
  }

  BIFROST -- FLASH
  FLASH -- ICSP [xlabel = "SPI"]

  6502 -- BIFROST

  {
    VIA1 -- GPIO1
    VIA2 -- GPIO2
    BIFROST -- SPI_PORT [xlabel = "MOSI\nMISO\nCS x 8\nIRQ x 2"]
    UART -- UART_PORT1 [xlabel = "TX/RX\nRTS/CTS"]
    UART -- UART_PORT2 [xlabel = "TX/RX\nRTS/CTS"]
    SID -- SOUND
    SID -- JOYSTICK
  }

  {
    edge [color = blue]
    BIFROST -- BUS
    BUS -- 6502
    BUS -- SRAM
    BUS -- VIA1
    BUS -- VIA2
    BUS -- UART
    BUS -- SID
  }

  {
    edge [color = green]
    BIFROST -- CLK
    CLK -- 6502
    CLK -- VIA1
    CLK -- VIA2
    CLK -- UART
  }

  {
    edge [color = red]
    6502 -- IRQ
    IRQ -- VIA1
    IRQ -- VIA2
    IRQ -- UART
    IRQ -- BIFROST
  }

  {
    edge [color = orange]
    BIFROST -- CS
    CS -- SRAM
    CS -- VIA1
    CS -- VIA2
    CS -- UART
    CS -- SID
  }
}
