TimeQuest Timing Analyzer report for DE2_BaseProject
Sat Dec 07 22:11:02 2013
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clock100'
 13. Slow Model Setup: 'clock27'
 14. Slow Model Hold: 'clock100'
 15. Slow Model Hold: 'clock27'
 16. Slow Model Recovery: 'clock100'
 17. Slow Model Removal: 'clock100'
 18. Slow Model Minimum Pulse Width: 'clock100'
 19. Slow Model Minimum Pulse Width: 'CLOCK_50'
 20. Slow Model Minimum Pulse Width: 'clock27'
 21. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Propagation Delay
 27. Minimum Propagation Delay
 28. Fast Model Setup Summary
 29. Fast Model Hold Summary
 30. Fast Model Recovery Summary
 31. Fast Model Removal Summary
 32. Fast Model Minimum Pulse Width Summary
 33. Fast Model Setup: 'clock100'
 34. Fast Model Setup: 'clock27'
 35. Fast Model Hold: 'clock100'
 36. Fast Model Hold: 'clock27'
 37. Fast Model Recovery: 'clock100'
 38. Fast Model Removal: 'clock100'
 39. Fast Model Minimum Pulse Width: 'clock100'
 40. Fast Model Minimum Pulse Width: 'CLOCK_50'
 41. Fast Model Minimum Pulse Width: 'clock27'
 42. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Propagation Delay
 48. Minimum Propagation Delay
 49. Multicorner Timing Analysis Summary
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Progagation Delay
 55. Minimum Progagation Delay
 56. Setup Transfers
 57. Hold Transfers
 58. Recovery Transfers
 59. Removal Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths
 63. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name      ; DE2_BaseProject                                     ;
; Device Family      ; Cyclone II                                          ;
; Device Name        ; EP2C35F672C6                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Unavailable                                         ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------+
; SDC File List                                                                                   ;
+-------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                               ; Status ; Read at                  ;
+-------------------------------------------------------------+--------+--------------------------+
; final_fpga/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Sat Dec 07 22:11:00 2013 ;
; final_fpga/synthesis/submodules/final_fpga_cpu.sdc          ; OK     ; Sat Dec 07 22:11:00 2013 ;
; DE2_BaseProject.out.sdc                                     ; OK     ; Sat Dec 07 22:11:00 2013 ;
+-------------------------------------------------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                          ;
+---------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------+--------------------------------------+
; Clock Name          ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source   ; Targets                              ;
+---------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------+--------------------------------------+
; altera_reserved_tck ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;          ; { altera_reserved_tck }              ;
; clock27             ; Base      ; 37.000  ; 27.03 MHz ; 0.000 ; 18.500 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;          ; { CLOCK_27 }                         ;
; clock100            ; Generated ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ;            ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLOCK_50 ; { xpll|altpll_component|pll|clk[0] } ;
; CLOCK_50            ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;          ; { CLOCK_50 }                         ;
+---------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------+--------------------------------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 103.15 MHz ; 103.15 MHz      ; clock100   ;      ;
; 146.56 MHz ; 146.56 MHz      ; clock27    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; clock100 ; 0.305  ; 0.000         ;
; clock27  ; 30.177 ; 0.000         ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; clock100 ; 0.391 ; 0.000         ;
; clock27  ; 0.391 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Slow Model Recovery Summary      ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; clock100 ; 2.086 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Slow Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; clock100 ; 2.684 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------------------+
; Slow Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clock100            ; 2.873  ; 0.000         ;
; CLOCK_50            ; 10.000 ; 0.000         ;
; clock27             ; 16.120 ; 0.000         ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock100'                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.305 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ctrl_mul_lsw               ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ienable_reg_irq0           ; clock100     ; clock100    ; 10.000       ; -0.010     ; 9.721      ;
; 0.473 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ctrl_mul_lsw               ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_bstatus_reg_pie            ; clock100     ; clock100    ; 10.000       ; -0.017     ; 9.546      ;
; 0.566 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ctrl_shift_rot             ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ienable_reg_irq0           ; clock100     ; clock100    ; 10.000       ; -0.010     ; 9.460      ;
; 0.598 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_alu_result[5]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ienable_reg_irq0           ; clock100     ; clock100    ; 10.000       ; -0.025     ; 9.413      ;
; 0.708 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ctrl_mul_lsw               ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_estatus_reg_pie            ; clock100     ; clock100    ; 10.000       ; -0.017     ; 9.311      ;
; 0.734 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ctrl_shift_rot             ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_bstatus_reg_pie            ; clock100     ; clock100    ; 10.000       ; -0.017     ; 9.285      ;
; 0.766 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_alu_result[5]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_bstatus_reg_pie            ; clock100     ; clock100    ; 10.000       ; -0.032     ; 9.238      ;
; 0.771 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|av_ld_or_div_done            ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ienable_reg_irq0           ; clock100     ; clock100    ; 10.000       ; -0.010     ; 9.255      ;
; 0.878 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_alu_result[2]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ienable_reg_irq0           ; clock100     ; clock100    ; 10.000       ; -0.009     ; 9.149      ;
; 0.881 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[0]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[21]         ; clock100     ; clock100    ; 10.000       ; -0.009     ; 9.146      ;
; 0.926 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ctrl_mul_lsw               ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_pipe_flush                 ; clock100     ; clock100    ; 10.000       ; -0.017     ; 9.093      ;
; 0.936 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[1]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[21]         ; clock100     ; clock100    ; 10.000       ; -0.009     ; 9.091      ;
; 0.939 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|av_ld_or_div_done            ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_bstatus_reg_pie            ; clock100     ; clock100    ; 10.000       ; -0.017     ; 9.080      ;
; 0.952 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[3]                      ; clock100     ; clock100    ; 10.000       ; -0.015     ; 9.069      ;
; 0.952 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[4]                      ; clock100     ; clock100    ; 10.000       ; -0.015     ; 9.069      ;
; 0.952 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[2]                      ; clock100     ; clock100    ; 10.000       ; -0.015     ; 9.069      ;
; 0.952 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[29]                     ; clock100     ; clock100    ; 10.000       ; -0.031     ; 9.053      ;
; 0.952 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_dst_regnum[3]              ; clock100     ; clock100    ; 10.000       ; -0.031     ; 9.053      ;
; 0.952 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[30]                     ; clock100     ; clock100    ; 10.000       ; -0.031     ; 9.053      ;
; 0.952 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|W_wr_dst_reg                 ; clock100     ; clock100    ; 10.000       ; -0.031     ; 9.053      ;
; 0.952 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|W_dst_regnum[2]              ; clock100     ; clock100    ; 10.000       ; -0.031     ; 9.053      ;
; 0.952 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|W_dst_regnum[3]              ; clock100     ; clock100    ; 10.000       ; -0.031     ; 9.053      ;
; 0.952 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|W_wr_data[31]                ; clock100     ; clock100    ; 10.000       ; -0.015     ; 9.069      ;
; 0.952 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[6]                      ; clock100     ; clock100    ; 10.000       ; -0.015     ; 9.069      ;
; 0.952 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src2_prelim[31]            ; clock100     ; clock100    ; 10.000       ; -0.015     ; 9.069      ;
; 0.952 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_st_data[31]                ; clock100     ; clock100    ; 10.000       ; -0.015     ; 9.069      ;
; 0.952 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_dst_regnum[2]              ; clock100     ; clock100    ; 10.000       ; -0.031     ; 9.053      ;
; 0.952 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[1]                      ; clock100     ; clock100    ; 10.000       ; -0.015     ; 9.069      ;
; 0.961 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src2_prelim[29]            ; clock100     ; clock100    ; 10.000       ; -0.041     ; 9.034      ;
; 0.961 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[0]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[20]         ; clock100     ; clock100    ; 10.000       ; -0.005     ; 9.070      ;
; 0.963 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|av_ld_data_aligned_or_div[4] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ienable_reg_irq0           ; clock100     ; clock100    ; 10.000       ; -0.002     ; 9.071      ;
; 0.969 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ctrl_shift_rot             ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_estatus_reg_pie            ; clock100     ; clock100    ; 10.000       ; -0.017     ; 9.050      ;
; 0.983 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_ctrl_alu_signed_comparison ; clock100     ; clock100    ; 10.000       ; -0.039     ; 9.014      ;
; 0.983 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_ctrl_alu_subtract          ; clock100     ; clock100    ; 10.000       ; -0.039     ; 9.014      ;
; 0.999 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_st_data[24]                ; clock100     ; clock100    ; 10.000       ; -0.030     ; 9.007      ;
; 1.001 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_alu_result[5]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_estatus_reg_pie            ; clock100     ; clock100    ; 10.000       ; -0.032     ; 9.003      ;
; 1.009 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[2]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[21]         ; clock100     ; clock100    ; 10.000       ; -0.009     ; 9.018      ;
; 1.011 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src2_prelim[14]            ; clock100     ; clock100    ; 10.000       ; -0.039     ; 8.986      ;
; 1.014 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_st_data[29]                ; clock100     ; clock100    ; 10.000       ; -0.039     ; 8.983      ;
; 1.016 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[1]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[20]         ; clock100     ; clock100    ; 10.000       ; -0.005     ; 9.015      ;
; 1.025 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src2_imm[10]               ; clock100     ; clock100    ; 10.000       ; -0.030     ; 8.981      ;
; 1.025 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|W_wr_data[10]                ; clock100     ; clock100    ; 10.000       ; -0.030     ; 8.981      ;
; 1.025 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src2_prelim[10]            ; clock100     ; clock100    ; 10.000       ; -0.030     ; 8.981      ;
; 1.025 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src2_prelim[2]             ; clock100     ; clock100    ; 10.000       ; -0.030     ; 8.981      ;
; 1.025 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src2_prelim[24]            ; clock100     ; clock100    ; 10.000       ; -0.030     ; 8.981      ;
; 1.037 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src2_imm[5]                ; clock100     ; clock100    ; 10.000       ; -0.051     ; 8.948      ;
; 1.037 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_st_data[13]                ; clock100     ; clock100    ; 10.000       ; -0.051     ; 8.948      ;
; 1.037 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src2_imm[7]                ; clock100     ; clock100    ; 10.000       ; -0.051     ; 8.948      ;
; 1.045 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src2_imm[19]               ; clock100     ; clock100    ; 10.000       ; -0.049     ; 8.942      ;
; 1.045 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src2_imm[28]               ; clock100     ; clock100    ; 10.000       ; -0.038     ; 8.953      ;
; 1.045 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src2_imm[27]               ; clock100     ; clock100    ; 10.000       ; -0.038     ; 8.953      ;
; 1.045 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|W_wr_data[27]                ; clock100     ; clock100    ; 10.000       ; -0.038     ; 8.953      ;
; 1.045 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src2_prelim[27]            ; clock100     ; clock100    ; 10.000       ; -0.038     ; 8.953      ;
; 1.045 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_st_data[28]                ; clock100     ; clock100    ; 10.000       ; -0.038     ; 8.953      ;
; 1.045 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|W_wr_data[19]                ; clock100     ; clock100    ; 10.000       ; -0.049     ; 8.942      ;
; 1.045 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_alu_result[27]             ; clock100     ; clock100    ; 10.000       ; -0.038     ; 8.953      ;
; 1.045 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src2_prelim[28]            ; clock100     ; clock100    ; 10.000       ; -0.038     ; 8.953      ;
; 1.045 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src2_prelim[19]            ; clock100     ; clock100    ; 10.000       ; -0.049     ; 8.942      ;
; 1.046 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_alu_result[2]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_bstatus_reg_pie            ; clock100     ; clock100    ; 10.000       ; -0.016     ; 8.974      ;
; 1.051 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[0]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[22]         ; clock100     ; clock100    ; 10.000       ; -0.005     ; 8.980      ;
; 1.053 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_valid_from_D               ; clock100     ; clock100    ; 10.000       ; -0.039     ; 8.944      ;
; 1.053 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_pipe_flush                 ; clock100     ; clock100    ; 10.000       ; -0.039     ; 8.944      ;
; 1.055 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_ctrl_cmp                   ; clock100     ; clock100    ; 10.000       ; -0.022     ; 8.959      ;
; 1.055 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_alu_result[1]              ; clock100     ; clock100    ; 10.000       ; -0.022     ; 8.959      ;
; 1.055 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_alu_result[0]              ; clock100     ; clock100    ; 10.000       ; -0.039     ; 8.942      ;
; 1.056 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_st_data[20]                ; clock100     ; clock100    ; 10.000       ; -0.032     ; 8.948      ;
; 1.056 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_st_data[19]                ; clock100     ; clock100    ; 10.000       ; -0.032     ; 8.948      ;
; 1.056 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_st_data[21]                ; clock100     ; clock100    ; 10.000       ; -0.032     ; 8.948      ;
; 1.060 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_st_data[15]                ; clock100     ; clock100    ; 10.000       ; -0.021     ; 8.955      ;
; 1.060 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_st_data[14]                ; clock100     ; clock100    ; 10.000       ; -0.021     ; 8.955      ;
; 1.060 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_st_data[12]                ; clock100     ; clock100    ; 10.000       ; -0.021     ; 8.955      ;
; 1.060 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_st_data[8]                 ; clock100     ; clock100    ; 10.000       ; -0.021     ; 8.955      ;
; 1.063 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src2_imm[26]               ; clock100     ; clock100    ; 10.000       ; -0.035     ; 8.938      ;
; 1.063 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src2_imm[20]               ; clock100     ; clock100    ; 10.000       ; -0.035     ; 8.938      ;
; 1.063 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_st_data[26]                ; clock100     ; clock100    ; 10.000       ; -0.035     ; 8.938      ;
; 1.064 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw_valid                   ; clock100     ; clock100    ; 10.000       ; -0.030     ; 8.942      ;
; 1.064 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_issue                      ; clock100     ; clock100    ; 10.000       ; -0.030     ; 8.942      ;
; 1.068 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|av_ld_data_aligned_or_div[2] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ienable_reg_irq0           ; clock100     ; clock100    ; 10.000       ; 0.026      ; 8.994      ;
; 1.075 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_st_data[23]                ; clock100     ; clock100    ; 10.000       ; -0.030     ; 8.931      ;
; 1.075 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_st_data[16]                ; clock100     ; clock100    ; 10.000       ; -0.030     ; 8.931      ;
; 1.077 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src2_imm[18]               ; clock100     ; clock100    ; 10.000       ; -0.043     ; 8.916      ;
; 1.077 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src2_prelim[18]            ; clock100     ; clock100    ; 10.000       ; -0.043     ; 8.916      ;
; 1.077 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src2_prelim[23]            ; clock100     ; clock100    ; 10.000       ; -0.035     ; 8.924      ;
; 1.077 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src2_prelim[20]            ; clock100     ; clock100    ; 10.000       ; -0.035     ; 8.924      ;
; 1.080 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_ctrl_shift_rot_left        ; clock100     ; clock100    ; 10.000       ; -0.025     ; 8.931      ;
; 1.080 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_ctrl_shift_rot_right       ; clock100     ; clock100    ; 10.000       ; -0.025     ; 8.931      ;
; 1.080 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_sel_fill0              ; clock100     ; clock100    ; 10.000       ; -0.025     ; 8.931      ;
; 1.080 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_ctrl_rot                   ; clock100     ; clock100    ; 10.000       ; -0.025     ; 8.931      ;
; 1.080 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_pass0                  ; clock100     ; clock100    ; 10.000       ; -0.025     ; 8.931      ;
; 1.080 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_pass3                  ; clock100     ; clock100    ; 10.000       ; -0.025     ; 8.931      ;
; 1.080 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_sel_fill3              ; clock100     ; clock100    ; 10.000       ; -0.025     ; 8.931      ;
; 1.080 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_mask[1]                ; clock100     ; clock100    ; 10.000       ; -0.025     ; 8.931      ;
; 1.080 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_mask[5]                ; clock100     ; clock100    ; 10.000       ; -0.025     ; 8.931      ;
; 1.080 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_mask[6]                ; clock100     ; clock100    ; 10.000       ; -0.025     ; 8.931      ;
; 1.080 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_pass2                  ; clock100     ; clock100    ; 10.000       ; -0.025     ; 8.931      ;
; 1.080 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_sel_fill2              ; clock100     ; clock100    ; 10.000       ; -0.025     ; 8.931      ;
; 1.080 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_mask[4]                ; clock100     ; clock100    ; 10.000       ; -0.025     ; 8.931      ;
; 1.080 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]                  ; clock100     ; clock100    ; 10.000       ; -0.025     ; 8.931      ;
; 1.080 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[4]                  ; clock100     ; clock100    ; 10.000       ; -0.025     ; 8.931      ;
; 1.080 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[11]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[3]                  ; clock100     ; clock100    ; 10.000       ; -0.025     ; 8.931      ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock27'                                                                                                  ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; 30.177 ; vga:xvga|hcounter[11] ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; 0.007      ; 6.866      ;
; 30.506 ; vga:xvga|hcounter[14] ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; 0.007      ; 6.537      ;
; 30.556 ; vga:xvga|vcounter[5]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; -0.002     ; 6.478      ;
; 30.723 ; vga:xvga|hcounter[1]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; 0.007      ; 6.320      ;
; 30.740 ; vga:xvga|hcounter[0]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; 0.007      ; 6.303      ;
; 30.742 ; vga:xvga|hcounter[11] ; vga:xvga|vcounter[0]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 6.303      ;
; 30.742 ; vga:xvga|hcounter[11] ; vga:xvga|vcounter[1]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 6.303      ;
; 30.742 ; vga:xvga|hcounter[11] ; vga:xvga|vcounter[3]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 6.303      ;
; 30.742 ; vga:xvga|hcounter[11] ; vga:xvga|vcounter[4]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 6.303      ;
; 30.742 ; vga:xvga|hcounter[11] ; vga:xvga|vcounter[5]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 6.303      ;
; 30.742 ; vga:xvga|hcounter[11] ; vga:xvga|vcounter[6]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 6.303      ;
; 30.742 ; vga:xvga|hcounter[11] ; vga:xvga|vcounter[7]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 6.303      ;
; 30.742 ; vga:xvga|hcounter[11] ; vga:xvga|vcounter[8]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 6.303      ;
; 30.742 ; vga:xvga|hcounter[11] ; vga:xvga|vcounter[9]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 6.303      ;
; 30.742 ; vga:xvga|hcounter[11] ; vga:xvga|vcounter[10] ; clock27      ; clock27     ; 37.000       ; 0.009      ; 6.303      ;
; 30.742 ; vga:xvga|hcounter[11] ; vga:xvga|vcounter[11] ; clock27      ; clock27     ; 37.000       ; 0.009      ; 6.303      ;
; 30.742 ; vga:xvga|hcounter[11] ; vga:xvga|vcounter[12] ; clock27      ; clock27     ; 37.000       ; 0.009      ; 6.303      ;
; 30.742 ; vga:xvga|hcounter[11] ; vga:xvga|vcounter[13] ; clock27      ; clock27     ; 37.000       ; 0.009      ; 6.303      ;
; 30.742 ; vga:xvga|hcounter[11] ; vga:xvga|vcounter[14] ; clock27      ; clock27     ; 37.000       ; 0.009      ; 6.303      ;
; 30.742 ; vga:xvga|hcounter[11] ; vga:xvga|vcounter[15] ; clock27      ; clock27     ; 37.000       ; 0.009      ; 6.303      ;
; 30.742 ; vga:xvga|hcounter[11] ; vga:xvga|vcounter[2]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 6.303      ;
; 30.780 ; vga:xvga|hcounter[10] ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; 0.007      ; 6.263      ;
; 30.787 ; vga:xvga|hcounter[13] ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; 0.007      ; 6.256      ;
; 30.802 ; vga:xvga|hcounter[5]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; 0.007      ; 6.241      ;
; 30.821 ; vga:xvga|hcounter[2]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; 0.007      ; 6.222      ;
; 30.850 ; vga:xvga|hcounter[11] ; vga:xvga|hsyncN       ; clock27      ; clock27     ; 37.000       ; 0.007      ; 6.193      ;
; 30.852 ; vga:xvga|hcounter[11] ; vga:xvga|vsyncN       ; clock27      ; clock27     ; 37.000       ; 0.007      ; 6.191      ;
; 30.945 ; vga:xvga|hcounter[4]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; 0.007      ; 6.098      ;
; 30.989 ; vga:xvga|hcounter[3]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; 0.007      ; 6.054      ;
; 31.024 ; vga:xvga|vcounter[5]  ; vga:xvga|vsyncN       ; clock27      ; clock27     ; 37.000       ; -0.002     ; 6.010      ;
; 31.071 ; vga:xvga|hcounter[7]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; 0.007      ; 5.972      ;
; 31.071 ; vga:xvga|hcounter[14] ; vga:xvga|vcounter[0]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.974      ;
; 31.071 ; vga:xvga|hcounter[14] ; vga:xvga|vcounter[1]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.974      ;
; 31.071 ; vga:xvga|hcounter[14] ; vga:xvga|vcounter[3]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.974      ;
; 31.071 ; vga:xvga|hcounter[14] ; vga:xvga|vcounter[4]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.974      ;
; 31.071 ; vga:xvga|hcounter[14] ; vga:xvga|vcounter[5]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.974      ;
; 31.071 ; vga:xvga|hcounter[14] ; vga:xvga|vcounter[6]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.974      ;
; 31.071 ; vga:xvga|hcounter[14] ; vga:xvga|vcounter[7]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.974      ;
; 31.071 ; vga:xvga|hcounter[14] ; vga:xvga|vcounter[8]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.974      ;
; 31.071 ; vga:xvga|hcounter[14] ; vga:xvga|vcounter[9]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.974      ;
; 31.071 ; vga:xvga|hcounter[14] ; vga:xvga|vcounter[10] ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.974      ;
; 31.071 ; vga:xvga|hcounter[14] ; vga:xvga|vcounter[11] ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.974      ;
; 31.071 ; vga:xvga|hcounter[14] ; vga:xvga|vcounter[12] ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.974      ;
; 31.071 ; vga:xvga|hcounter[14] ; vga:xvga|vcounter[13] ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.974      ;
; 31.071 ; vga:xvga|hcounter[14] ; vga:xvga|vcounter[14] ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.974      ;
; 31.071 ; vga:xvga|hcounter[14] ; vga:xvga|vcounter[15] ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.974      ;
; 31.071 ; vga:xvga|hcounter[14] ; vga:xvga|vcounter[2]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.974      ;
; 31.096 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[0]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 5.940      ;
; 31.096 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[1]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 5.940      ;
; 31.096 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[3]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 5.940      ;
; 31.096 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[4]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 5.940      ;
; 31.096 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[5]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 5.940      ;
; 31.096 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[6]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 5.940      ;
; 31.096 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[7]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 5.940      ;
; 31.096 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[8]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 5.940      ;
; 31.096 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[9]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 5.940      ;
; 31.096 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[10] ; clock27      ; clock27     ; 37.000       ; 0.000      ; 5.940      ;
; 31.096 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[11] ; clock27      ; clock27     ; 37.000       ; 0.000      ; 5.940      ;
; 31.096 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[12] ; clock27      ; clock27     ; 37.000       ; 0.000      ; 5.940      ;
; 31.096 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[13] ; clock27      ; clock27     ; 37.000       ; 0.000      ; 5.940      ;
; 31.096 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[14] ; clock27      ; clock27     ; 37.000       ; 0.000      ; 5.940      ;
; 31.096 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[15] ; clock27      ; clock27     ; 37.000       ; 0.000      ; 5.940      ;
; 31.096 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[2]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 5.940      ;
; 31.100 ; vga:xvga|hcounter[6]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; 0.007      ; 5.943      ;
; 31.137 ; vga:xvga|hcounter[15] ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; 0.007      ; 5.906      ;
; 31.146 ; vga:xvga|hcounter[11] ; vga:xvga|hvalid       ; clock27      ; clock27     ; 37.000       ; 0.001      ; 5.891      ;
; 31.179 ; vga:xvga|hcounter[14] ; vga:xvga|hsyncN       ; clock27      ; clock27     ; 37.000       ; 0.007      ; 5.864      ;
; 31.181 ; vga:xvga|hcounter[14] ; vga:xvga|vsyncN       ; clock27      ; clock27     ; 37.000       ; 0.007      ; 5.862      ;
; 31.288 ; vga:xvga|hcounter[1]  ; vga:xvga|vcounter[0]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.757      ;
; 31.288 ; vga:xvga|hcounter[1]  ; vga:xvga|vcounter[1]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.757      ;
; 31.288 ; vga:xvga|hcounter[1]  ; vga:xvga|vcounter[3]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.757      ;
; 31.288 ; vga:xvga|hcounter[1]  ; vga:xvga|vcounter[4]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.757      ;
; 31.288 ; vga:xvga|hcounter[1]  ; vga:xvga|vcounter[5]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.757      ;
; 31.288 ; vga:xvga|hcounter[1]  ; vga:xvga|vcounter[6]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.757      ;
; 31.288 ; vga:xvga|hcounter[1]  ; vga:xvga|vcounter[7]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.757      ;
; 31.288 ; vga:xvga|hcounter[1]  ; vga:xvga|vcounter[8]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.757      ;
; 31.288 ; vga:xvga|hcounter[1]  ; vga:xvga|vcounter[9]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.757      ;
; 31.288 ; vga:xvga|hcounter[1]  ; vga:xvga|vcounter[10] ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.757      ;
; 31.288 ; vga:xvga|hcounter[1]  ; vga:xvga|vcounter[11] ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.757      ;
; 31.288 ; vga:xvga|hcounter[1]  ; vga:xvga|vcounter[12] ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.757      ;
; 31.288 ; vga:xvga|hcounter[1]  ; vga:xvga|vcounter[13] ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.757      ;
; 31.288 ; vga:xvga|hcounter[1]  ; vga:xvga|vcounter[14] ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.757      ;
; 31.288 ; vga:xvga|hcounter[1]  ; vga:xvga|vcounter[15] ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.757      ;
; 31.288 ; vga:xvga|hcounter[1]  ; vga:xvga|vcounter[2]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.757      ;
; 31.305 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[0]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.740      ;
; 31.305 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[1]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.740      ;
; 31.305 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[3]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.740      ;
; 31.305 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[4]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.740      ;
; 31.305 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[5]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.740      ;
; 31.305 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[6]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.740      ;
; 31.305 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[7]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.740      ;
; 31.305 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[8]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.740      ;
; 31.305 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[9]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.740      ;
; 31.305 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[10] ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.740      ;
; 31.305 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[11] ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.740      ;
; 31.305 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[12] ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.740      ;
; 31.305 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[13] ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.740      ;
; 31.305 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[14] ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.740      ;
; 31.305 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[15] ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.740      ;
; 31.305 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[2]  ; clock27      ; clock27     ; 37.000       ; 0.009      ; 5.740      ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock100'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                               ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                       ; final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                  ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                  ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_line[2]                                                                                                                                                                                                                                                                                              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_line[2]                                                                                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                           ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                           ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_line[4]                                                                                                                                                                                                                                                                                              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_line[4]                                                                                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                                         ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                                         ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                   ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                   ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                    ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                    ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_r:the_final_fpga_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                      ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_r:the_final_fpga_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_r:the_final_fpga_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                 ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_r:the_final_fpga_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                 ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|read                                                                                                                                                                                                                                                   ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|read                                                                                                                                                                                                                                                   ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                                    ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                                    ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_debug:the_final_fpga_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                        ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_debug:the_final_fpga_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                        ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_debug:the_final_fpga_cpu_nios2_oci_debug|resetlatch                                                                                                                                                                           ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_debug:the_final_fpga_cpu_nios2_oci_debug|resetlatch                                                                                                                                                                           ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                                                ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                                                ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                               ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                          ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                          ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                 ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                                 ; final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                                 ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                               ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                               ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                                                   ; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                                                   ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                                    ; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                                    ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator|altera_merlin_master_translator:dma_engine_0_avalon_master_translator|end_begintransfer                                                                                                                                                  ; final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator|altera_merlin_master_translator:dma_engine_0_avalon_master_translator|end_begintransfer                                                                                                                                                  ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                                                                                                                                                                                ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                                                                                                                                                                                ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS                                                                                                                                                                                          ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS                                                                                                                                                                                          ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|gssht_flag                                                                                                                                                                                                                                                                                                    ; final_fpga:xfinal_fpga|grab_if:grab_if_0|gssht_flag                                                                                                                                                                                                                                                                                                    ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|framedone                                                                                                                                                                                                                                                                       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|framedone                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|state.LASTWRITE                                                                                                                                                                                                                                                                 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|state.LASTWRITE                                                                                                                                                                                                                                                                 ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|cur_raddrbuf                                                                                                                                                                                                                                                                    ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|cur_raddrbuf                                                                                                                                                                                                                                                                    ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|buf_raddr2[0]                                                                                                                                                                                                                                                                   ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|buf_raddr2[0]                                                                                                                                                                                                                                                                   ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52]                                              ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52]                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][16]                                              ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][16]                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][17]                                              ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][17]                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][78]                                              ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][78]                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                         ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                         ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                         ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                         ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|final_fpga_new_sdram_controller_0_input_efifo_module:the_final_fpga_new_sdram_controller_0_input_efifo_module|entries[0]                                                                                                                                               ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|final_fpga_new_sdram_controller_0_input_efifo_module:the_final_fpga_new_sdram_controller_0_input_efifo_module|entries[0]                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                                                                                                                                             ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                                                                                                                                            ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                                                                                                                                            ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                                                                                                                                             ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                                                                                                                                             ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                                                                                                                                              ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                                                                                                                                              ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                                                                                                                                              ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                                                                                                                                             ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                                                                                                                                             ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                                                                                                                                            ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                                                                                                                                            ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                                                                                                                                              ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                                                                                                                                                      ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                                                                                                                                                                       ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                                                                                                                                                                             ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                                                                                                                                                                             ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|final_fpga_new_sdram_controller_0_input_efifo_module:the_final_fpga_new_sdram_controller_0_input_efifo_module|rd_address                                                                                                                                               ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|final_fpga_new_sdram_controller_0_input_efifo_module:the_final_fpga_new_sdram_controller_0_input_efifo_module|rd_address                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|final_fpga_new_sdram_controller_0_input_efifo_module:the_final_fpga_new_sdram_controller_0_input_efifo_module|wr_address                                                                                                                                               ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|final_fpga_new_sdram_controller_0_input_efifo_module:the_final_fpga_new_sdram_controller_0_input_efifo_module|wr_address                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                                                                                                                                                                       ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                                                                                                                                                                      ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                                                                                                                                                    ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                                                                                                                                                    ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                                                                                                                                                        ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                                                                                                                                                        ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|final_fpga_new_sdram_controller_0_input_efifo_module:the_final_fpga_new_sdram_controller_0_input_efifo_module|entries[1]                                                                                                                                               ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|final_fpga_new_sdram_controller_0_input_efifo_module:the_final_fpga_new_sdram_controller_0_input_efifo_module|entries[1]                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|first_frame                                                                                                                                                                                                                                                                                             ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|first_frame                                                                                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|first_line                                                                                                                                                                                                                                                                                              ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|first_line                                                                                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[0]                                                                                                                                                                                          ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[0]                                                                                                                                                                                          ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[1]                                                                                                                                                                                          ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[1]                                                                                                                                                                                          ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                                                                                                                                                            ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                                                                                                                                                            ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                                                                                                                                               ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                              ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                             ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                             ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|readen_sig                                                                                                                                                                                                                                                                                              ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|readen_sig                                                                                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                                                                                                              ; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                             ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                             ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                                                       ; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                                        ; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                                        ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|current_half                                                                                                                                                                                                                                                                    ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|current_half                                                                                                                                                                                                                                                                    ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                              ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[0]                                                                                                                                                                                         ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[0]                                                                                                                                                                                         ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][65]                                              ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][65]                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][68]                                              ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][68]                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][18]                                              ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][18]                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[12]                                                                                                                                                                                                                       ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[12]                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                      ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                 ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                 ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                                                  ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                                                  ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                           ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                           ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                  ; final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                  ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                  ; final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                  ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                            ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                            ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|write                                                                                                                                                                                                                                                  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|write                                                                                                                                                                                                                                                  ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                                        ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                                        ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][77]                                              ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][77]                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[13]                                                                                                                                                                                                                       ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[13]                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[7]                                                                                                                                                                                                                        ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[7]                                                                                                                                                                                                                        ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[15]                                                                                                                                                                                                                       ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[15]                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                           ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                           ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[10]                                                                                                                                                                                                                       ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[10]                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                               ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock27'                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; vga:xvga|vvalid                                                                         ; vga:xvga|vvalid                                                                                                                                                                               ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga:xvga|hsyncN                                                                         ; vga:xvga|hsyncN                                                                                                                                                                               ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|field_int        ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|field_int                                                                                                              ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|gspdg_int        ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|gspdg_int                                                                                                              ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|multiplegrab     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|multiplegrab                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.ACTIVEWAIT ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.ACTIVEWAIT                                                                                                       ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.WAITING    ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.WAITING                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|wdone_int        ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|wdone_int                                                                                                              ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga:xvga|vsyncN                                                                         ; vga:xvga|vsyncN                                                                                                                                                                               ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|y_toggle                                       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|y_toggle                                                                                                                                             ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga:xvga|first_line                                                                     ; vga:xvga|first_line                                                                                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga:xvga|lineOddEven_sig                                                                ; vga:xvga|lineOddEven_sig                                                                                                                                                                      ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.657      ;
; 0.520 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|rdone2                                         ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|wdone_int                                                                                                              ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|rdone1                                         ; final_fpga:xfinal_fpga|grab_if:grab_if_0|rdone2                                                                                                                                               ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.787      ;
; 0.525 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[10]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[10]                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.791      ;
; 0.531 ; vga:xvga|hcounter[15]                                                                   ; vga:xvga|hcounter[15]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; vga:xvga|vcounter[15]                                                                   ; vga:xvga|vcounter[15]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.797      ;
; 0.534 ; vga:xvga|set_SOF                                                                        ; vga:xvga|first_line                                                                                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.800      ;
; 0.536 ; vga:xvga|vsyncN                                                                         ; vga:xvga|vsync_1p                                                                                                                                                                             ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.802      ;
; 0.537 ; vga:xvga|set_SOL                                                                        ; vga:xvga|lineOddEven_sig                                                                                                                                                                      ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.803      ;
; 0.539 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[8]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[8]                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.805      ;
; 0.539 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[12]    ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[12]                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.805      ;
; 0.539 ; vga:xvga|vsyncN                                                                         ; vga:xvga|set_SOF                                                                                                                                                                              ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.805      ;
; 0.540 ; vga:xvga|set_SOL                                                                        ; vga:xvga|first_line_rst                                                                                                                                                                       ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.806      ;
; 0.554 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.WAITING    ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.ACTIVE                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.820      ;
; 0.563 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.ACTIVE     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.WAITING                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.829      ;
; 0.569 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[0]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[5]                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.835      ;
; 0.569 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[0]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[7]                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.835      ;
; 0.622 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|vdata_delayed[3]                               ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg3  ; clock27      ; clock27     ; 0.000        ; 0.070      ; 0.926      ;
; 0.622 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|vdata_delayed[2]                               ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg2  ; clock27      ; clock27     ; 0.000        ; 0.070      ; 0.926      ;
; 0.623 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|vdata_delayed[7]                               ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg7  ; clock27      ; clock27     ; 0.000        ; 0.070      ; 0.927      ;
; 0.623 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|vdata_delayed[1]                               ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg1  ; clock27      ; clock27     ; 0.000        ; 0.070      ; 0.927      ;
; 0.631 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|vdata_delayed[5]                               ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg5  ; clock27      ; clock27     ; 0.000        ; 0.070      ; 0.935      ;
; 0.632 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|vdata_delayed[0]                               ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg0  ; clock27      ; clock27     ; 0.000        ; 0.070      ; 0.936      ;
; 0.633 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|vdata_delayed[4]                               ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg4  ; clock27      ; clock27     ; 0.000        ; 0.070      ; 0.937      ;
; 0.635 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|vdata_delayed[6]                               ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg6  ; clock27      ; clock27     ; 0.000        ; 0.070      ; 0.939      ;
; 0.653 ; vga:xvga|vvalid                                                                         ; vga:xvga|set_SOL                                                                                                                                                                              ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.919      ;
; 0.659 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[8]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg8 ; clock27      ; clock27     ; 0.000        ; 0.083      ; 0.976      ;
; 0.659 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[3]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg3 ; clock27      ; clock27     ; 0.000        ; 0.083      ; 0.976      ;
; 0.659 ; vga:xvga|vsync_1p                                                                       ; vga:xvga|set_SOF                                                                                                                                                                              ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.925      ;
; 0.660 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[5]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg5 ; clock27      ; clock27     ; 0.000        ; 0.083      ; 0.977      ;
; 0.666 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[4]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg4 ; clock27      ; clock27     ; 0.000        ; 0.083      ; 0.983      ;
; 0.669 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[2]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg2 ; clock27      ; clock27     ; 0.000        ; 0.083      ; 0.986      ;
; 0.670 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[6]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg6 ; clock27      ; clock27     ; 0.000        ; 0.083      ; 0.987      ;
; 0.674 ; vga:xvga|hsyncN                                                                         ; vga:xvga|hsync_1p                                                                                                                                                                             ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.940      ;
; 0.679 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[7]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg7 ; clock27      ; clock27     ; 0.000        ; 0.083      ; 0.996      ;
; 0.755 ; vga:xvga|hsync_1p                                                                       ; vga:xvga|set_SOL                                                                                                                                                                              ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.021      ;
; 0.772 ; vga:xvga|first_line_rst                                                                 ; vga:xvga|first_line                                                                                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.038      ;
; 0.779 ; vga:xvga|first_line                                                                     ; vga:xvga|first_line_rst                                                                                                                                                                       ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.045      ;
; 0.795 ; vga:xvga|hcounter[0]                                                                    ; vga:xvga|hcounter[0]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; vga:xvga|vcounter[0]                                                                    ; vga:xvga|vcounter[0]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.061      ;
; 0.800 ; vga:xvga|first_line                                                                     ; vga:xvga|lineOddEven_sig                                                                                                                                                                      ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.066      ;
; 0.801 ; vga:xvga|rdaddress[6]                                                                   ; vga:xvga|rdaddress[6]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; vga:xvga|rdaddress[1]                                                                   ; vga:xvga|rdaddress[1]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; vga:xvga|rdaddress[4]                                                                   ; vga:xvga|rdaddress[4]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; vga:xvga|rdaddress[8]                                                                   ; vga:xvga|rdaddress[8]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.068      ;
; 0.805 ; vga:xvga|hcounter[1]                                                                    ; vga:xvga|hcounter[1]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; vga:xvga|vcounter[1]                                                                    ; vga:xvga|vcounter[1]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; vga:xvga|hcounter[2]                                                                    ; vga:xvga|hcounter[2]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga:xvga|hcounter[4]                                                                    ; vga:xvga|hcounter[4]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga:xvga|hcounter[7]                                                                    ; vga:xvga|hcounter[7]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga:xvga|hcounter[13]                                                                   ; vga:xvga|hcounter[13]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga:xvga|vcounter[4]                                                                    ; vga:xvga|vcounter[4]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga:xvga|vcounter[7]                                                                    ; vga:xvga|vcounter[7]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga:xvga|vcounter[9]                                                                    ; vga:xvga|vcounter[9]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga:xvga|vcounter[11]                                                                   ; vga:xvga|vcounter[11]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga:xvga|vcounter[13]                                                                   ; vga:xvga|vcounter[13]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga:xvga|vcounter[14]                                                                   ; vga:xvga|vcounter[14]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga:xvga|vcounter[2]                                                                    ; vga:xvga|vcounter[2]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.072      ;
; 0.808 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[6]      ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[6]                                                                                                            ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.074      ;
; 0.809 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[8]      ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[8]                                                                                                            ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.075      ;
; 0.809 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[10]    ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[10]                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.075      ;
; 0.809 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[11]    ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[11]                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[1]      ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[1]                                                                                                            ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[4]      ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[4]                                                                                                            ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.076      ;
; 0.812 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[6]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[6]                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.078      ;
; 0.812 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[8]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[8]                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.078      ;
; 0.813 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[1]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[1]                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[4]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[4]                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; vga:xvga|hcounter[9]                                                                    ; vga:xvga|hcounter[9]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; vga:xvga|hcounter[11]                                                                   ; vga:xvga|hcounter[11]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; vga:xvga|hcounter[14]                                                                   ; vga:xvga|hcounter[14]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[2]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[2]                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.080      ;
; 0.837 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[3]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[3]                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.103      ;
; 0.838 ; vga:xvga|hcounter[3]                                                                    ; vga:xvga|hcounter[3]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; vga:xvga|hcounter[8]                                                                    ; vga:xvga|hcounter[8]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; vga:xvga|hcounter[10]                                                                   ; vga:xvga|hcounter[10]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; vga:xvga|hcounter[12]                                                                   ; vga:xvga|hcounter[12]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; vga:xvga|vcounter[8]                                                                    ; vga:xvga|vcounter[8]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; vga:xvga|vcounter[10]                                                                   ; vga:xvga|vcounter[10]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; vga:xvga|vcounter[12]                                                                   ; vga:xvga|vcounter[12]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; vga:xvga|rdaddress[0]                                                                   ; vga:xvga|rdaddress[0]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; vga:xvga|rdaddress[5]                                                                   ; vga:xvga|rdaddress[5]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; vga:xvga|rdaddress[9]                                                                   ; vga:xvga|rdaddress[9]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; vga:xvga|hcounter[5]                                                                    ; vga:xvga|hcounter[5]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; vga:xvga|hcounter[6]                                                                    ; vga:xvga|hcounter[6]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; vga:xvga|vcounter[5]                                                                    ; vga:xvga|vcounter[5]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; vga:xvga|rdaddress[2]                                                                   ; vga:xvga|rdaddress[2]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.ACTIVE     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.ACTIVEWAIT                                                                                                       ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.105      ;
; 0.840 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[0]      ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[0]                                                                                                            ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.106      ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clock100'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.086 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[17]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; -0.003     ; 2.947      ;
; 2.086 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[12]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; -0.004     ; 2.946      ;
; 2.086 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[28]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; -0.004     ; 2.946      ;
; 2.086 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[26]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; -0.013     ; 2.937      ;
; 2.086 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[10]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; -0.013     ; 2.937      ;
; 2.086 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[2]                                                                                                                                                                                                                                                                        ; clock100     ; clock100    ; 5.000        ; -0.013     ; 2.937      ;
; 2.086 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[1]                                                                                                                                                                                                                                                                        ; clock100     ; clock100    ; 5.000        ; -0.003     ; 2.947      ;
; 2.086 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[27]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; -0.005     ; 2.945      ;
; 2.086 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[11]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; -0.005     ; 2.945      ;
; 2.086 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[9]                                                                                                                                                                                                                                                                        ; clock100     ; clock100    ; 5.000        ; -0.003     ; 2.947      ;
; 2.086 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[6]                                                                                                                                                                                                                                                                        ; clock100     ; clock100    ; 5.000        ; -0.013     ; 2.937      ;
; 2.086 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[22]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; -0.013     ; 2.937      ;
; 2.086 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[20]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; -0.004     ; 2.946      ;
; 2.086 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[4]                                                                                                                                                                                                                                                                        ; clock100     ; clock100    ; 5.000        ; -0.004     ; 2.946      ;
; 2.086 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[16]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; -0.004     ; 2.946      ;
; 2.086 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[0]                                                                                                                                                                                                                                                                        ; clock100     ; clock100    ; 5.000        ; -0.004     ; 2.946      ;
; 2.086 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[14]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; -0.013     ; 2.937      ;
; 2.086 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[30]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; -0.013     ; 2.937      ;
; 2.086 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[29]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; -0.003     ; 2.947      ;
; 2.086 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[25]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; -0.003     ; 2.947      ;
; 2.086 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[24]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; -0.004     ; 2.946      ;
; 2.086 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[8]                                                                                                                                                                                                                                                                        ; clock100     ; clock100    ; 5.000        ; -0.004     ; 2.946      ;
; 2.086 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[18]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; -0.013     ; 2.937      ;
; 2.086 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[5]                                                                                                                                                                                                                                                                        ; clock100     ; clock100    ; 5.000        ; -0.003     ; 2.947      ;
; 2.086 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[21]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; -0.003     ; 2.947      ;
; 2.086 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[19]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; -0.005     ; 2.945      ;
; 2.086 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[3]                                                                                                                                                                                                                                                                        ; clock100     ; clock100    ; 5.000        ; -0.005     ; 2.945      ;
; 2.086 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[13]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; -0.003     ; 2.947      ;
; 2.086 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[15]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; -0.005     ; 2.945      ;
; 2.086 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[31]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; -0.005     ; 2.945      ;
; 2.086 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[23]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; -0.005     ; 2.945      ;
; 2.086 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[7]                                                                                                                                                                                                                                                                        ; clock100     ; clock100    ; 5.000        ; -0.005     ; 2.945      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; clock100     ; clock100    ; 10.000       ; 0.037      ; 3.568      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; clock100     ; clock100    ; 10.000       ; 0.037      ; 3.568      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; clock100     ; clock100    ; 10.000       ; 0.037      ; 3.568      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; clock100     ; clock100    ; 10.000       ; 0.037      ; 3.568      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; clock100     ; clock100    ; 10.000       ; 0.037      ; 3.568      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; clock100     ; clock100    ; 10.000       ; 0.037      ; 3.568      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; clock100     ; clock100    ; 10.000       ; 0.037      ; 3.568      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; clock100     ; clock100    ; 10.000       ; 0.037      ; 3.568      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; clock100     ; clock100    ; 10.000       ; 0.037      ; 3.568      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; clock100     ; clock100    ; 10.000       ; 0.037      ; 3.568      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; clock100     ; clock100    ; 10.000       ; 0.037      ; 3.568      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; clock100     ; clock100    ; 10.000       ; 0.037      ; 3.568      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; clock100     ; clock100    ; 10.000       ; 0.037      ; 3.568      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; clock100     ; clock100    ; 10.000       ; 0.037      ; 3.568      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; clock100     ; clock100    ; 10.000       ; 0.037      ; 3.568      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; clock100     ; clock100    ; 10.000       ; 0.037      ; 3.568      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; clock100     ; clock100    ; 10.000       ; 0.030      ; 3.561      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; clock100     ; clock100    ; 10.000       ; 0.030      ; 3.561      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; clock100     ; clock100    ; 10.000       ; 0.030      ; 3.561      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; clock100     ; clock100    ; 10.000       ; 0.030      ; 3.561      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; clock100     ; clock100    ; 10.000       ; 0.030      ; 3.561      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; clock100     ; clock100    ; 10.000       ; 0.030      ; 3.561      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; clock100     ; clock100    ; 10.000       ; 0.030      ; 3.561      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; clock100     ; clock100    ; 10.000       ; 0.030      ; 3.561      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; clock100     ; clock100    ; 10.000       ; 0.030      ; 3.561      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; clock100     ; clock100    ; 10.000       ; 0.030      ; 3.561      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; clock100     ; clock100    ; 10.000       ; 0.030      ; 3.561      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; clock100     ; clock100    ; 10.000       ; 0.030      ; 3.561      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; clock100     ; clock100    ; 10.000       ; 0.030      ; 3.561      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; clock100     ; clock100    ; 10.000       ; 0.030      ; 3.561      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; clock100     ; clock100    ; 10.000       ; 0.030      ; 3.561      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; clock100     ; clock100    ; 10.000       ; 0.030      ; 3.561      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; clock100     ; clock100    ; 10.000       ; 0.030      ; 3.561      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; clock100     ; clock100    ; 10.000       ; 0.030      ; 3.561      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; clock100     ; clock100    ; 10.000       ; 0.030      ; 3.561      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; clock100     ; clock100    ; 10.000       ; 0.030      ; 3.561      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; clock100     ; clock100    ; 10.000       ; 0.030      ; 3.561      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; clock100     ; clock100    ; 10.000       ; 0.030      ; 3.561      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; clock100     ; clock100    ; 10.000       ; 0.030      ; 3.561      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; clock100     ; clock100    ; 10.000       ; 0.030      ; 3.561      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; clock100     ; clock100    ; 10.000       ; 0.030      ; 3.561      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; clock100     ; clock100    ; 10.000       ; 0.030      ; 3.561      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; clock100     ; clock100    ; 10.000       ; 0.030      ; 3.561      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; clock100     ; clock100    ; 10.000       ; 0.030      ; 3.561      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; clock100     ; clock100    ; 10.000       ; 0.030      ; 3.561      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; clock100     ; clock100    ; 10.000       ; 0.030      ; 3.561      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; clock100     ; clock100    ; 10.000       ; 0.030      ; 3.561      ;
; 6.422 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; clock100     ; clock100    ; 10.000       ; 0.030      ; 3.561      ;
; 6.610 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_src1[0]                                                                                                                                                                                                                                                                          ; clock100     ; clock100    ; 10.000       ; 0.029      ; 3.372      ;
; 6.610 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_src1[1]                                                                                                                                                                                                                                                                          ; clock100     ; clock100    ; 10.000       ; 0.029      ; 3.372      ;
; 6.610 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_src1[2]                                                                                                                                                                                                                                                                          ; clock100     ; clock100    ; 10.000       ; 0.029      ; 3.372      ;
; 6.610 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_src1[3]                                                                                                                                                                                                                                                                          ; clock100     ; clock100    ; 10.000       ; 0.029      ; 3.372      ;
; 6.610 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_src1[4]                                                                                                                                                                                                                                                                          ; clock100     ; clock100    ; 10.000       ; 0.029      ; 3.372      ;
; 6.610 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_src1[5]                                                                                                                                                                                                                                                                          ; clock100     ; clock100    ; 10.000       ; 0.029      ; 3.372      ;
; 6.610 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_src1[6]                                                                                                                                                                                                                                                                          ; clock100     ; clock100    ; 10.000       ; 0.029      ; 3.372      ;
; 6.610 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_src1[7]                                                                                                                                                                                                                                                                          ; clock100     ; clock100    ; 10.000       ; 0.029      ; 3.372      ;
; 6.610 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_src1[8]                                                                                                                                                                                                                                                                          ; clock100     ; clock100    ; 10.000       ; 0.029      ; 3.372      ;
; 6.610 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_src1[9]                                                                                                                                                                                                                                                                          ; clock100     ; clock100    ; 10.000       ; 0.029      ; 3.372      ;
; 6.610 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_src1[10]                                                                                                                                                                                                                                                                         ; clock100     ; clock100    ; 10.000       ; 0.029      ; 3.372      ;
; 6.610 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_src1[11]                                                                                                                                                                                                                                                                         ; clock100     ; clock100    ; 10.000       ; 0.029      ; 3.372      ;
; 6.610 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_src1[12]                                                                                                                                                                                                                                                                         ; clock100     ; clock100    ; 10.000       ; 0.029      ; 3.372      ;
; 6.610 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_src1[13]                                                                                                                                                                                                                                                                         ; clock100     ; clock100    ; 10.000       ; 0.029      ; 3.372      ;
; 6.610 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_src1[14]                                                                                                                                                                                                                                                                         ; clock100     ; clock100    ; 10.000       ; 0.029      ; 3.372      ;
; 6.610 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_src1[15]                                                                                                                                                                                                                                                                         ; clock100     ; clock100    ; 10.000       ; 0.029      ; 3.372      ;
; 6.637 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 10.000       ; -0.140     ; 3.147      ;
; 6.637 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[10]                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 10.000       ; -0.145     ; 3.142      ;
; 6.637 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[11]                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 10.000       ; -0.140     ; 3.147      ;
; 6.637 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[9]                                                                                                                                                                                                                                        ; clock100     ; clock100    ; 10.000       ; -0.145     ; 3.142      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clock100'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_iw[14]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.020      ; 2.970      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[3]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.009      ; 2.959      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_iw[3]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.013      ; 2.963      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_iw[3]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.013      ; 2.963      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_iw[1]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.013      ; 2.963      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_iw[1]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.013      ; 2.963      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_iw[0]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.013      ; 2.963      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_iw[0]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.013      ; 2.963      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_iw[2]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.013      ; 2.963      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_iw[2]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.013      ; 2.963      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.009      ; 2.959      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_iw[4]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.013      ; 2.963      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_iw[4]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.013      ; 2.963      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[5]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.013      ; 2.963      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_iw[5]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.013      ; 2.963      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_iw[5]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.013      ; 2.963      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[12]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.017      ; 2.967      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_iw[12]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.017      ; 2.967      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_iw[12]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.013      ; 2.963      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[11]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.017      ; 2.967      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_iw[11]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.013      ; 2.963      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_iw[11]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.013      ; 2.963      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_iw[13]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.013      ; 2.963      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_iw[13]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.013      ; 2.963      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[15]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.013      ; 2.963      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_iw[15]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.020      ; 2.970      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_iw[15]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.023      ; 2.973      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[16]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.017      ; 2.967      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_iw[16]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.013      ; 2.963      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_iw[16]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.013      ; 2.963      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_valid_from_E                                                                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.016      ; 2.966      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_ctrl_break                                                                                                                                                                                                                                 ; clock100     ; clock100    ; 0.000        ; 0.002      ; 2.952      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ctrl_break                                                                                                                                                                                                                                 ; clock100     ; clock100    ; 0.000        ; 0.020      ; 2.970      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.020      ; 2.970      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.009      ; 2.959      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_ctrl_logic                                                                                                                                                                                                                                 ; clock100     ; clock100    ; 0.000        ; 0.017      ; 2.967      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_ctrl_rdctl_inst                                                                                                                                                                                                                            ; clock100     ; clock100    ; 0.000        ; -0.008     ; 2.942      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_ctrl_cmp                                                                                                                                                                                                                                   ; clock100     ; clock100    ; 0.000        ; 0.002      ; 2.952      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_ctrl_retaddr                                                                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; -0.007     ; 2.943      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_ctrl_shift_rot                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; 0.008      ; 2.958      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ctrl_shift_rot                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; 0.002      ; 2.952      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ctrl_mul_lsw                                                                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.002      ; 2.952      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_ctrl_shift_rot_left                                                                                                                                                                                                                        ; clock100     ; clock100    ; 0.000        ; -0.001     ; 2.949      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[24]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.017      ; 2.967      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                       ; clock100     ; clock100    ; 0.000        ; 0.020      ; 2.970      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux_005:cmd_xbar_mux_005|packet_in_progress                                                                                                                                                                                                 ; clock100     ; clock100    ; 0.000        ; 0.017      ; 2.967      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[21]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.017      ; 2.967      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_compare_op[0]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; 0.001      ; 2.951      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_compare_op[1]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; 0.008      ; 2.958      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_wr_dst_reg                                                                                                                                                                                                                                 ; clock100     ; clock100    ; 0.000        ; 0.001      ; 2.951      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[31]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.002      ; 2.952      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[26]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.002      ; 2.952      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_dst_regnum[4]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; 0.001      ; 2.951      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_dst_regnum[4]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; 0.001      ; 2.951      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[28]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.013      ; 2.963      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[22]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.013      ; 2.963      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[17]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.017      ; 2.967      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_dst_regnum[0]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.007     ; 2.943      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_dst_regnum[0]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.007     ; 2.943      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[23]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.017      ; 2.967      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[18]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.017      ; 2.967      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_dst_regnum[1]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.007     ; 2.943      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_dst_regnum[1]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.007     ; 2.943      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[27]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.016      ; 2.966      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[29]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; -0.007     ; 2.943      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[20]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.017      ; 2.967      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[25]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.016      ; 2.966      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_dst_regnum[3]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.007     ; 2.943      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_dst_regnum[3]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.007     ; 2.943      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[30]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; -0.007     ; 2.943      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|W_dst_regnum[1]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.007     ; 2.943      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|W_dst_regnum[0]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.007     ; 2.943      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|W_wr_dst_reg                                                                                                                                                                                                                                 ; clock100     ; clock100    ; 0.000        ; -0.007     ; 2.943      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|W_dst_regnum[4]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; 0.001      ; 2.951      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|W_dst_regnum[2]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.007     ; 2.943      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|W_dst_regnum[3]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.007     ; 2.943      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|W_wr_data[31]                                                                                                                                                                                                                                ; clock100     ; clock100    ; 0.000        ; 0.009      ; 2.959      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_ctrl_src2_choose_imm                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; 0.002      ; 2.952      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src2_imm[30]                                                                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.018      ; 2.968      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_ctrl_shift_rot_right                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; -0.001     ; 2.949      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src2_hazard_M                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; 0.002      ; 2.952      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[7]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.017      ; 2.967      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src2_imm[1]                                                                                                                                                                                                                                ; clock100     ; clock100    ; 0.000        ; 0.002      ; 2.952      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|W_wr_data[1]                                                                                                                                                                                                                                 ; clock100     ; clock100    ; 0.000        ; 0.001      ; 2.951      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src1_prelim[1]                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; 0.001      ; 2.951      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[6]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.009      ; 2.959      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_iw[6]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; -0.008     ; 2.942      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[8]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.017      ; 2.967      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_iw[8]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; -0.008     ; 2.942      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_ctrl_wrctl_inst                                                                                                                                                                                                                            ; clock100     ; clock100    ; 0.000        ; 0.023      ; 2.973      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_iw[7]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.020      ; 2.970      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ienable_reg_irq1                                                                                                                                                                                                                           ; clock100     ; clock100    ; 0.000        ; -0.008     ; 2.942      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent|hold_waitrequest ; clock100     ; clock100    ; 0.000        ; 0.016      ; 2.966      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|W_wr_data[4]                                                                                                                                                                                                                                 ; clock100     ; clock100    ; 0.000        ; 0.002      ; 2.952      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src1_prelim[4]                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; 0.001      ; 2.951      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_kill                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; 0.023      ; 2.973      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw_valid                                                                                                                                                                                                                                   ; clock100     ; clock100    ; 0.000        ; -0.006     ; 2.944      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_ctrl_jmp_direct                                                                                                                                                                                                                            ; clock100     ; clock100    ; 0.000        ; 0.013      ; 2.963      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_valid_from_D                                                                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; -0.015     ; 2.935      ;
; 2.684 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_ctrl_jmp_indirect                                                                                                                                                                                                                          ; clock100     ; clock100    ; 0.000        ; -0.016     ; 2.934      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock100'                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_re_reg       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_re_reg       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a28~porta_memory_reg0 ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; xpll|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; xpll|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; xpll|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; xpll|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock27'                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|av_int                                                                                                                 ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|av_int                                                                                                                 ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|field_int                                                                                                              ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|field_int                                                                                                              ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[0]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[0]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[10]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[10]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[1]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[1]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[2]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[2]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[3]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[3]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[4]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[4]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[5]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[5]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[6]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[6]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[7]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[7]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[8]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[8]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[9]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[9]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.ARM1                                                                                                             ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.ARM1                                                                                                             ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.ARM2                                                                                                             ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.ARM2                                                                                                             ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.UPDATE                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.UPDATE                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.WAITING                                                                                                          ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.WAITING                                                                                                          ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|curbuf                                                                                                                 ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|curbuf                                                                                                                 ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|gspdg_int                                                                                                              ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|gspdg_int                                                                                                              ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[0]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[0]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[1]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[1]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[2]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[2]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[3]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[3]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[4]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[4]                                                                                                           ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.902 ; 1.902 ; Rise       ; clock100        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.872 ; 1.872 ; Rise       ; clock100        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.902 ; 1.902 ; Rise       ; clock100        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.902 ; 1.902 ; Rise       ; clock100        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.874 ; 1.874 ; Rise       ; clock100        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.874 ; 1.874 ; Rise       ; clock100        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.874 ; 1.874 ; Rise       ; clock100        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.874 ; 1.874 ; Rise       ; clock100        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.898 ; 1.898 ; Rise       ; clock100        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.868 ; 1.868 ; Rise       ; clock100        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.898 ; 1.898 ; Rise       ; clock100        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.898 ; 1.898 ; Rise       ; clock100        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.883 ; 1.883 ; Rise       ; clock100        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.883 ; 1.883 ; Rise       ; clock100        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.893 ; 1.893 ; Rise       ; clock100        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.893 ; 1.893 ; Rise       ; clock100        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.859 ; 1.859 ; Rise       ; clock100        ;
; TD_DATA[*]   ; clock27    ; 6.503 ; 6.503 ; Rise       ; clock27         ;
;  TD_DATA[0]  ; clock27    ; 6.503 ; 6.503 ; Rise       ; clock27         ;
;  TD_DATA[1]  ; clock27    ; 6.355 ; 6.355 ; Rise       ; clock27         ;
;  TD_DATA[2]  ; clock27    ; 6.249 ; 6.249 ; Rise       ; clock27         ;
;  TD_DATA[3]  ; clock27    ; 6.006 ; 6.006 ; Rise       ; clock27         ;
;  TD_DATA[4]  ; clock27    ; 6.458 ; 6.458 ; Rise       ; clock27         ;
;  TD_DATA[5]  ; clock27    ; 6.418 ; 6.418 ; Rise       ; clock27         ;
;  TD_DATA[6]  ; clock27    ; 6.457 ; 6.457 ; Rise       ; clock27         ;
;  TD_DATA[7]  ; clock27    ; 6.462 ; 6.462 ; Rise       ; clock27         ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -1.695 ; -1.695 ; Rise       ; clock100        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -1.708 ; -1.708 ; Rise       ; clock100        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -1.738 ; -1.738 ; Rise       ; clock100        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.738 ; -1.738 ; Rise       ; clock100        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -1.710 ; -1.710 ; Rise       ; clock100        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -1.710 ; -1.710 ; Rise       ; clock100        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -1.710 ; -1.710 ; Rise       ; clock100        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -1.710 ; -1.710 ; Rise       ; clock100        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -1.734 ; -1.734 ; Rise       ; clock100        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -1.704 ; -1.704 ; Rise       ; clock100        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -1.734 ; -1.734 ; Rise       ; clock100        ;
;  DRAM_DQ[10] ; CLOCK_50   ; -1.734 ; -1.734 ; Rise       ; clock100        ;
;  DRAM_DQ[11] ; CLOCK_50   ; -1.719 ; -1.719 ; Rise       ; clock100        ;
;  DRAM_DQ[12] ; CLOCK_50   ; -1.719 ; -1.719 ; Rise       ; clock100        ;
;  DRAM_DQ[13] ; CLOCK_50   ; -1.729 ; -1.729 ; Rise       ; clock100        ;
;  DRAM_DQ[14] ; CLOCK_50   ; -1.729 ; -1.729 ; Rise       ; clock100        ;
;  DRAM_DQ[15] ; CLOCK_50   ; -1.695 ; -1.695 ; Rise       ; clock100        ;
; TD_DATA[*]   ; clock27    ; -3.888 ; -3.888 ; Rise       ; clock27         ;
;  TD_DATA[0]  ; clock27    ; -4.068 ; -4.068 ; Rise       ; clock27         ;
;  TD_DATA[1]  ; clock27    ; -4.225 ; -4.225 ; Rise       ; clock27         ;
;  TD_DATA[2]  ; clock27    ; -4.116 ; -4.116 ; Rise       ; clock27         ;
;  TD_DATA[3]  ; clock27    ; -4.125 ; -4.125 ; Rise       ; clock27         ;
;  TD_DATA[4]  ; clock27    ; -4.061 ; -4.061 ; Rise       ; clock27         ;
;  TD_DATA[5]  ; clock27    ; -3.888 ; -3.888 ; Rise       ; clock27         ;
;  TD_DATA[6]  ; clock27    ; -4.082 ; -4.082 ; Rise       ; clock27         ;
;  TD_DATA[7]  ; clock27    ; -4.083 ; -4.083 ; Rise       ; clock27         ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DRAM_CLK       ; CLOCK_50   ; 0.868 ; 0.868 ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 0.868 ; 0.868 ; Fall       ; CLOCK_50        ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.627 ; 2.627 ; Rise       ; clock100        ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.596 ; 2.596 ; Rise       ; clock100        ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.606 ; 2.606 ; Rise       ; clock100        ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.616 ; 2.616 ; Rise       ; clock100        ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.626 ; 2.626 ; Rise       ; clock100        ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.626 ; 2.626 ; Rise       ; clock100        ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.596 ; 2.596 ; Rise       ; clock100        ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.596 ; 2.596 ; Rise       ; clock100        ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.597 ; 2.597 ; Rise       ; clock100        ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.617 ; 2.617 ; Rise       ; clock100        ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.617 ; 2.617 ; Rise       ; clock100        ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.627 ; 2.627 ; Rise       ; clock100        ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.607 ; 2.607 ; Rise       ; clock100        ;
; DRAM_BA_0      ; CLOCK_50   ; 2.684 ; 2.684 ; Rise       ; clock100        ;
; DRAM_BA_1      ; CLOCK_50   ; 2.684 ; 2.684 ; Rise       ; clock100        ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.664 ; 2.664 ; Rise       ; clock100        ;
; DRAM_CS_N      ; CLOCK_50   ; 2.666 ; 2.666 ; Rise       ; clock100        ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.666 ; 2.666 ; Rise       ; clock100        ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.607 ; 2.607 ; Rise       ; clock100        ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.637 ; 2.637 ; Rise       ; clock100        ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.637 ; 2.637 ; Rise       ; clock100        ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.625 ; 2.625 ; Rise       ; clock100        ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.625 ; 2.625 ; Rise       ; clock100        ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.625 ; 2.625 ; Rise       ; clock100        ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.625 ; 2.625 ; Rise       ; clock100        ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.661 ; 2.661 ; Rise       ; clock100        ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.631 ; 2.631 ; Rise       ; clock100        ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.661 ; 2.661 ; Rise       ; clock100        ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.661 ; 2.661 ; Rise       ; clock100        ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.656 ; 2.656 ; Rise       ; clock100        ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.656 ; 2.656 ; Rise       ; clock100        ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.666 ; 2.666 ; Rise       ; clock100        ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.666 ; 2.666 ; Rise       ; clock100        ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.640 ; 2.640 ; Rise       ; clock100        ;
; DRAM_LDQM      ; CLOCK_50   ; 2.680 ; 2.680 ; Rise       ; clock100        ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.664 ; 2.664 ; Rise       ; clock100        ;
; DRAM_UDQM      ; CLOCK_50   ; 2.640 ; 2.640 ; Rise       ; clock100        ;
; DRAM_WE_N      ; CLOCK_50   ; 2.680 ; 2.680 ; Rise       ; clock100        ;
; LEDR[*]        ; CLOCK_50   ; 8.439 ; 8.439 ; Rise       ; clock100        ;
;  LEDR[0]       ; CLOCK_50   ; 8.439 ; 8.439 ; Rise       ; clock100        ;
;  LEDR[1]       ; CLOCK_50   ; 5.891 ; 5.891 ; Rise       ; clock100        ;
;  LEDR[2]       ; CLOCK_50   ; 6.505 ; 6.505 ; Rise       ; clock100        ;
;  LEDR[16]      ; CLOCK_50   ; 5.309 ; 5.309 ; Rise       ; clock100        ;
;  LEDR[17]      ; CLOCK_50   ; 5.303 ; 5.303 ; Rise       ; clock100        ;
; VGA_B[*]       ; CLOCK_50   ; 8.142 ; 8.142 ; Rise       ; clock100        ;
;  VGA_B[2]      ; CLOCK_50   ; 6.649 ; 6.649 ; Rise       ; clock100        ;
;  VGA_B[3]      ; CLOCK_50   ; 7.792 ; 7.792 ; Rise       ; clock100        ;
;  VGA_B[4]      ; CLOCK_50   ; 7.004 ; 7.004 ; Rise       ; clock100        ;
;  VGA_B[5]      ; CLOCK_50   ; 6.745 ; 6.745 ; Rise       ; clock100        ;
;  VGA_B[6]      ; CLOCK_50   ; 7.252 ; 7.252 ; Rise       ; clock100        ;
;  VGA_B[7]      ; CLOCK_50   ; 8.142 ; 8.142 ; Rise       ; clock100        ;
;  VGA_B[8]      ; CLOCK_50   ; 8.046 ; 8.046 ; Rise       ; clock100        ;
;  VGA_B[9]      ; CLOCK_50   ; 6.766 ; 6.766 ; Rise       ; clock100        ;
; VGA_G[*]       ; CLOCK_50   ; 8.166 ; 8.166 ; Rise       ; clock100        ;
;  VGA_G[2]      ; CLOCK_50   ; 7.158 ; 7.158 ; Rise       ; clock100        ;
;  VGA_G[3]      ; CLOCK_50   ; 8.077 ; 8.077 ; Rise       ; clock100        ;
;  VGA_G[4]      ; CLOCK_50   ; 7.232 ; 7.232 ; Rise       ; clock100        ;
;  VGA_G[5]      ; CLOCK_50   ; 7.014 ; 7.014 ; Rise       ; clock100        ;
;  VGA_G[6]      ; CLOCK_50   ; 7.289 ; 7.289 ; Rise       ; clock100        ;
;  VGA_G[7]      ; CLOCK_50   ; 8.166 ; 8.166 ; Rise       ; clock100        ;
;  VGA_G[8]      ; CLOCK_50   ; 8.091 ; 8.091 ; Rise       ; clock100        ;
;  VGA_G[9]      ; CLOCK_50   ; 6.833 ; 6.833 ; Rise       ; clock100        ;
; VGA_R[*]       ; CLOCK_50   ; 8.401 ; 8.401 ; Rise       ; clock100        ;
;  VGA_R[2]      ; CLOCK_50   ; 7.416 ; 7.416 ; Rise       ; clock100        ;
;  VGA_R[3]      ; CLOCK_50   ; 8.302 ; 8.302 ; Rise       ; clock100        ;
;  VGA_R[4]      ; CLOCK_50   ; 7.678 ; 7.678 ; Rise       ; clock100        ;
;  VGA_R[5]      ; CLOCK_50   ; 7.436 ; 7.436 ; Rise       ; clock100        ;
;  VGA_R[6]      ; CLOCK_50   ; 7.489 ; 7.489 ; Rise       ; clock100        ;
;  VGA_R[7]      ; CLOCK_50   ; 8.401 ; 8.401 ; Rise       ; clock100        ;
;  VGA_R[8]      ; CLOCK_50   ; 8.289 ; 8.289 ; Rise       ; clock100        ;
;  VGA_R[9]      ; CLOCK_50   ; 7.000 ; 7.000 ; Rise       ; clock100        ;
; VGA_BLANK      ; clock27    ; 9.340 ; 9.340 ; Rise       ; clock27         ;
; VGA_CLK        ; clock27    ; 5.155 ; 5.155 ; Rise       ; clock27         ;
; VGA_HS         ; clock27    ; 8.453 ; 8.453 ; Rise       ; clock27         ;
; VGA_VS         ; clock27    ; 8.794 ; 8.794 ; Rise       ; clock27         ;
; VGA_CLK        ; clock27    ; 5.155 ; 5.155 ; Fall       ; clock27         ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DRAM_CLK       ; CLOCK_50   ; 0.868 ; 0.868 ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 0.868 ; 0.868 ; Fall       ; CLOCK_50        ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.596 ; 2.596 ; Rise       ; clock100        ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.596 ; 2.596 ; Rise       ; clock100        ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.606 ; 2.606 ; Rise       ; clock100        ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.616 ; 2.616 ; Rise       ; clock100        ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.626 ; 2.626 ; Rise       ; clock100        ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.626 ; 2.626 ; Rise       ; clock100        ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.596 ; 2.596 ; Rise       ; clock100        ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.596 ; 2.596 ; Rise       ; clock100        ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.597 ; 2.597 ; Rise       ; clock100        ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.617 ; 2.617 ; Rise       ; clock100        ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.617 ; 2.617 ; Rise       ; clock100        ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.627 ; 2.627 ; Rise       ; clock100        ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.607 ; 2.607 ; Rise       ; clock100        ;
; DRAM_BA_0      ; CLOCK_50   ; 2.684 ; 2.684 ; Rise       ; clock100        ;
; DRAM_BA_1      ; CLOCK_50   ; 2.684 ; 2.684 ; Rise       ; clock100        ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.664 ; 2.664 ; Rise       ; clock100        ;
; DRAM_CS_N      ; CLOCK_50   ; 2.666 ; 2.666 ; Rise       ; clock100        ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.604 ; 2.604 ; Rise       ; clock100        ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.604 ; 2.604 ; Rise       ; clock100        ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.634 ; 2.634 ; Rise       ; clock100        ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.634 ; 2.634 ; Rise       ; clock100        ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.622 ; 2.622 ; Rise       ; clock100        ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.622 ; 2.622 ; Rise       ; clock100        ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.622 ; 2.622 ; Rise       ; clock100        ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.622 ; 2.622 ; Rise       ; clock100        ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.658 ; 2.658 ; Rise       ; clock100        ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.628 ; 2.628 ; Rise       ; clock100        ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.658 ; 2.658 ; Rise       ; clock100        ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.658 ; 2.658 ; Rise       ; clock100        ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.653 ; 2.653 ; Rise       ; clock100        ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.653 ; 2.653 ; Rise       ; clock100        ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.663 ; 2.663 ; Rise       ; clock100        ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.663 ; 2.663 ; Rise       ; clock100        ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.637 ; 2.637 ; Rise       ; clock100        ;
; DRAM_LDQM      ; CLOCK_50   ; 2.680 ; 2.680 ; Rise       ; clock100        ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.664 ; 2.664 ; Rise       ; clock100        ;
; DRAM_UDQM      ; CLOCK_50   ; 2.640 ; 2.640 ; Rise       ; clock100        ;
; DRAM_WE_N      ; CLOCK_50   ; 2.680 ; 2.680 ; Rise       ; clock100        ;
; LEDR[*]        ; CLOCK_50   ; 5.303 ; 5.303 ; Rise       ; clock100        ;
;  LEDR[0]       ; CLOCK_50   ; 8.439 ; 8.439 ; Rise       ; clock100        ;
;  LEDR[1]       ; CLOCK_50   ; 5.891 ; 5.891 ; Rise       ; clock100        ;
;  LEDR[2]       ; CLOCK_50   ; 6.505 ; 6.505 ; Rise       ; clock100        ;
;  LEDR[16]      ; CLOCK_50   ; 5.309 ; 5.309 ; Rise       ; clock100        ;
;  LEDR[17]      ; CLOCK_50   ; 5.303 ; 5.303 ; Rise       ; clock100        ;
; VGA_B[*]       ; CLOCK_50   ; 6.649 ; 6.649 ; Rise       ; clock100        ;
;  VGA_B[2]      ; CLOCK_50   ; 6.649 ; 6.649 ; Rise       ; clock100        ;
;  VGA_B[3]      ; CLOCK_50   ; 7.792 ; 7.792 ; Rise       ; clock100        ;
;  VGA_B[4]      ; CLOCK_50   ; 7.004 ; 7.004 ; Rise       ; clock100        ;
;  VGA_B[5]      ; CLOCK_50   ; 6.745 ; 6.745 ; Rise       ; clock100        ;
;  VGA_B[6]      ; CLOCK_50   ; 7.252 ; 7.252 ; Rise       ; clock100        ;
;  VGA_B[7]      ; CLOCK_50   ; 8.142 ; 8.142 ; Rise       ; clock100        ;
;  VGA_B[8]      ; CLOCK_50   ; 8.046 ; 8.046 ; Rise       ; clock100        ;
;  VGA_B[9]      ; CLOCK_50   ; 6.766 ; 6.766 ; Rise       ; clock100        ;
; VGA_G[*]       ; CLOCK_50   ; 6.833 ; 6.833 ; Rise       ; clock100        ;
;  VGA_G[2]      ; CLOCK_50   ; 7.158 ; 7.158 ; Rise       ; clock100        ;
;  VGA_G[3]      ; CLOCK_50   ; 8.077 ; 8.077 ; Rise       ; clock100        ;
;  VGA_G[4]      ; CLOCK_50   ; 7.232 ; 7.232 ; Rise       ; clock100        ;
;  VGA_G[5]      ; CLOCK_50   ; 7.014 ; 7.014 ; Rise       ; clock100        ;
;  VGA_G[6]      ; CLOCK_50   ; 7.289 ; 7.289 ; Rise       ; clock100        ;
;  VGA_G[7]      ; CLOCK_50   ; 8.166 ; 8.166 ; Rise       ; clock100        ;
;  VGA_G[8]      ; CLOCK_50   ; 8.091 ; 8.091 ; Rise       ; clock100        ;
;  VGA_G[9]      ; CLOCK_50   ; 6.833 ; 6.833 ; Rise       ; clock100        ;
; VGA_R[*]       ; CLOCK_50   ; 7.000 ; 7.000 ; Rise       ; clock100        ;
;  VGA_R[2]      ; CLOCK_50   ; 7.416 ; 7.416 ; Rise       ; clock100        ;
;  VGA_R[3]      ; CLOCK_50   ; 8.302 ; 8.302 ; Rise       ; clock100        ;
;  VGA_R[4]      ; CLOCK_50   ; 7.678 ; 7.678 ; Rise       ; clock100        ;
;  VGA_R[5]      ; CLOCK_50   ; 7.436 ; 7.436 ; Rise       ; clock100        ;
;  VGA_R[6]      ; CLOCK_50   ; 7.489 ; 7.489 ; Rise       ; clock100        ;
;  VGA_R[7]      ; CLOCK_50   ; 8.401 ; 8.401 ; Rise       ; clock100        ;
;  VGA_R[8]      ; CLOCK_50   ; 8.289 ; 8.289 ; Rise       ; clock100        ;
;  VGA_R[9]      ; CLOCK_50   ; 7.000 ; 7.000 ; Rise       ; clock100        ;
; VGA_BLANK      ; clock27    ; 9.119 ; 9.119 ; Rise       ; clock27         ;
; VGA_CLK        ; clock27    ; 5.155 ; 5.155 ; Rise       ; clock27         ;
; VGA_HS         ; clock27    ; 8.453 ; 8.453 ; Rise       ; clock27         ;
; VGA_VS         ; clock27    ; 8.794 ; 8.794 ; Rise       ; clock27         ;
; VGA_CLK        ; clock27    ; 5.155 ; 5.155 ; Fall       ; clock27         ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; VGA_B[2]    ; 6.600 ;       ;       ; 6.600 ;
; SW[2]      ; VGA_B[3]    ; 6.815 ;       ;       ; 6.815 ;
; SW[2]      ; VGA_B[4]    ; 6.655 ;       ;       ; 6.655 ;
; SW[2]      ; VGA_B[5]    ; 6.635 ;       ;       ; 6.635 ;
; SW[2]      ; VGA_B[6]    ; 6.849 ;       ;       ; 6.849 ;
; SW[2]      ; VGA_B[7]    ; 6.854 ;       ;       ; 6.854 ;
; SW[2]      ; VGA_B[8]    ; 6.840 ;       ;       ; 6.840 ;
; SW[2]      ; VGA_B[9]    ; 6.835 ;       ;       ; 6.835 ;
; SW[2]      ; VGA_G[2]    ;       ; 7.084 ; 7.084 ;       ;
; SW[2]      ; VGA_G[3]    ; 7.100 ;       ;       ; 7.100 ;
; SW[2]      ; VGA_G[4]    ; 6.883 ;       ;       ; 6.883 ;
; SW[2]      ; VGA_G[5]    ;       ; 6.878 ; 6.878 ;       ;
; SW[2]      ; VGA_G[6]    ;       ; 6.863 ; 6.863 ;       ;
; SW[2]      ; VGA_G[7]    ; 6.878 ;       ;       ; 6.878 ;
; SW[2]      ; VGA_G[8]    ; 6.885 ;       ;       ; 6.885 ;
; SW[2]      ; VGA_G[9]    ;       ; 6.874 ; 6.874 ;       ;
; SW[2]      ; VGA_R[2]    ; 7.367 ;       ;       ; 7.367 ;
; SW[2]      ; VGA_R[3]    ; 7.325 ;       ;       ; 7.325 ;
; SW[2]      ; VGA_R[4]    ; 7.329 ;       ;       ; 7.329 ;
; SW[2]      ; VGA_R[5]    ; 7.326 ;       ;       ; 7.326 ;
; SW[2]      ; VGA_R[6]    ; 7.086 ;       ;       ; 7.086 ;
; SW[2]      ; VGA_R[7]    ; 7.113 ;       ;       ; 7.113 ;
; SW[2]      ; VGA_R[8]    ; 7.083 ;       ;       ; 7.083 ;
; SW[2]      ; VGA_R[9]    ; 7.069 ;       ;       ; 7.069 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; VGA_B[2]    ; 6.600 ;       ;       ; 6.600 ;
; SW[2]      ; VGA_B[3]    ; 6.815 ;       ;       ; 6.815 ;
; SW[2]      ; VGA_B[4]    ; 6.655 ;       ;       ; 6.655 ;
; SW[2]      ; VGA_B[5]    ; 6.635 ;       ;       ; 6.635 ;
; SW[2]      ; VGA_B[6]    ; 6.849 ;       ;       ; 6.849 ;
; SW[2]      ; VGA_B[7]    ; 6.854 ;       ;       ; 6.854 ;
; SW[2]      ; VGA_B[8]    ; 6.840 ;       ;       ; 6.840 ;
; SW[2]      ; VGA_B[9]    ; 6.835 ;       ;       ; 6.835 ;
; SW[2]      ; VGA_G[2]    ;       ; 7.084 ; 7.084 ;       ;
; SW[2]      ; VGA_G[3]    ; 7.100 ;       ;       ; 7.100 ;
; SW[2]      ; VGA_G[4]    ; 6.883 ;       ;       ; 6.883 ;
; SW[2]      ; VGA_G[5]    ;       ; 6.878 ; 6.878 ;       ;
; SW[2]      ; VGA_G[6]    ;       ; 6.863 ; 6.863 ;       ;
; SW[2]      ; VGA_G[7]    ; 6.878 ;       ;       ; 6.878 ;
; SW[2]      ; VGA_G[8]    ; 6.885 ;       ;       ; 6.885 ;
; SW[2]      ; VGA_G[9]    ;       ; 6.874 ; 6.874 ;       ;
; SW[2]      ; VGA_R[2]    ; 7.367 ;       ;       ; 7.367 ;
; SW[2]      ; VGA_R[3]    ; 7.325 ;       ;       ; 7.325 ;
; SW[2]      ; VGA_R[4]    ; 7.329 ;       ;       ; 7.329 ;
; SW[2]      ; VGA_R[5]    ; 7.326 ;       ;       ; 7.326 ;
; SW[2]      ; VGA_R[6]    ; 7.086 ;       ;       ; 7.086 ;
; SW[2]      ; VGA_R[7]    ; 7.113 ;       ;       ; 7.113 ;
; SW[2]      ; VGA_R[8]    ; 7.083 ;       ;       ; 7.083 ;
; SW[2]      ; VGA_R[9]    ; 7.069 ;       ;       ; 7.069 ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------+
; Fast Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; clock100 ; 3.606  ; 0.000         ;
; clock27  ; 33.945 ; 0.000         ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; clock100 ; 0.215 ; 0.000         ;
; clock27  ; 0.215 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Fast Model Recovery Summary      ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; clock100 ; 3.267 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Fast Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; clock100 ; 1.613 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------------------+
; Fast Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clock100            ; 2.873  ; 0.000         ;
; CLOCK_50            ; 10.000 ; 0.000         ;
; clock27             ; 16.120 ; 0.000         ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock100'                                                                                                                                                                         ;
+-------+-----------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.606 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[22] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[30] ; clock100     ; clock100    ; 5.000        ; -0.031     ; 1.395      ;
; 3.635 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[1]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[9]  ; clock100     ; clock100    ; 5.000        ; 0.001      ; 1.398      ;
; 3.637 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[25] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[5]  ; clock100     ; clock100    ; 5.000        ; 0.001      ; 1.396      ;
; 3.690 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[22] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[2]  ; clock100     ; clock100    ; 5.000        ; -0.031     ; 1.311      ;
; 3.713 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[21] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[29] ; clock100     ; clock100    ; 5.000        ; -0.020     ; 1.299      ;
; 3.741 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[1]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[13] ; clock100     ; clock100    ; 5.000        ; 0.001      ; 1.292      ;
; 3.759 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[8]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[20] ; clock100     ; clock100    ; 5.000        ; 0.000      ; 1.273      ;
; 3.794 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[18] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[30] ; clock100     ; clock100    ; 5.000        ; -0.008     ; 1.230      ;
; 3.795 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[21] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[1]  ; clock100     ; clock100    ; 5.000        ; -0.020     ; 1.217      ;
; 3.810 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[31] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[11] ; clock100     ; clock100    ; 5.000        ; 0.000      ; 1.222      ;
; 3.810 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]     ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[31] ; clock100     ; clock100    ; 5.000        ; -0.001     ; 1.221      ;
; 3.812 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[14] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[22] ; clock100     ; clock100    ; 5.000        ; -0.008     ; 1.212      ;
; 3.814 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]     ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[20] ; clock100     ; clock100    ; 5.000        ; -0.003     ; 1.215      ;
; 3.826 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[26] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[6]  ; clock100     ; clock100    ; 5.000        ; -0.010     ; 1.196      ;
; 3.827 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[10] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[22] ; clock100     ; clock100    ; 5.000        ; -0.008     ; 1.197      ;
; 3.828 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[31] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[7]  ; clock100     ; clock100    ; 5.000        ; 0.000      ; 1.204      ;
; 3.838 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[9]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[17] ; clock100     ; clock100    ; 5.000        ; 0.003      ; 1.197      ;
; 3.838 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[20] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[28] ; clock100     ; clock100    ; 5.000        ; -0.023     ; 1.171      ;
; 3.839 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[18] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[18] ; clock100     ; clock100    ; 5.000        ; -0.008     ; 1.185      ;
; 3.840 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[10] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[18] ; clock100     ; clock100    ; 5.000        ; -0.008     ; 1.184      ;
; 3.846 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[29] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[9]  ; clock100     ; clock100    ; 5.000        ; 0.001      ; 1.187      ;
; 3.856 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[8]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[16] ; clock100     ; clock100    ; 5.000        ; 0.000      ; 1.176      ;
; 3.859 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[15] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[23] ; clock100     ; clock100    ; 5.000        ; 0.002      ; 1.175      ;
; 3.867 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[12] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[20] ; clock100     ; clock100    ; 5.000        ; 0.000      ; 1.165      ;
; 3.871 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[27] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[7]  ; clock100     ; clock100    ; 5.000        ; 0.000      ; 1.161      ;
; 3.876 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[18] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[26] ; clock100     ; clock100    ; 5.000        ; -0.008     ; 1.148      ;
; 3.886 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]     ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[3]  ; clock100     ; clock100    ; 5.000        ; -0.001     ; 1.145      ;
; 3.893 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]     ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[15] ; clock100     ; clock100    ; 5.000        ; -0.001     ; 1.138      ;
; 3.911 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[26] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[2]  ; clock100     ; clock100    ; 5.000        ; -0.010     ; 1.111      ;
; 3.912 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]     ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[16] ; clock100     ; clock100    ; 5.000        ; -0.003     ; 1.117      ;
; 3.915 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]     ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[12] ; clock100     ; clock100    ; 5.000        ; -0.003     ; 1.114      ;
; 3.917 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[9]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[21] ; clock100     ; clock100    ; 5.000        ; 0.003      ; 1.118      ;
; 3.918 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]     ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[29] ; clock100     ; clock100    ; 5.000        ; 0.000      ; 1.114      ;
; 3.919 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[14] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[18] ; clock100     ; clock100    ; 5.000        ; -0.008     ; 1.105      ;
; 3.922 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]     ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[9]  ; clock100     ; clock100    ; 5.000        ; 0.000      ; 1.110      ;
; 3.922 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]     ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[11] ; clock100     ; clock100    ; 5.000        ; -0.001     ; 1.109      ;
; 3.930 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[12] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[24] ; clock100     ; clock100    ; 5.000        ; 0.000      ; 1.102      ;
; 3.936 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[20] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[0]  ; clock100     ; clock100    ; 5.000        ; -0.023     ; 1.073      ;
; 3.937 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[6]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[18] ; clock100     ; clock100    ; 5.000        ; -0.010     ; 1.085      ;
; 3.938 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[22] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[26] ; clock100     ; clock100    ; 5.000        ; -0.031     ; 1.063      ;
; 3.938 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]     ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[23] ; clock100     ; clock100    ; 5.000        ; -0.001     ; 1.093      ;
; 3.939 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]     ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[7]  ; clock100     ; clock100    ; 5.000        ; -0.001     ; 1.092      ;
; 3.939 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[11] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[23] ; clock100     ; clock100    ; 5.000        ; 0.002      ; 1.095      ;
; 3.945 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[22] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[22] ; clock100     ; clock100    ; 5.000        ; -0.031     ; 1.056      ;
; 3.945 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[30] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[6]  ; clock100     ; clock100    ; 5.000        ; -0.010     ; 1.077      ;
; 3.948 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[3]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[11] ; clock100     ; clock100    ; 5.000        ; 0.000      ; 1.084      ;
; 3.948 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[0]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[12] ; clock100     ; clock100    ; 5.000        ; -0.002     ; 1.082      ;
; 3.950 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[13] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[25] ; clock100     ; clock100    ; 5.000        ; 0.003      ; 1.085      ;
; 3.955 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[13] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[21] ; clock100     ; clock100    ; 5.000        ; 0.003      ; 1.080      ;
; 3.956 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[14] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[26] ; clock100     ; clock100    ; 5.000        ; -0.008     ; 1.068      ;
; 3.957 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[4]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[12] ; clock100     ; clock100    ; 5.000        ; -0.002     ; 1.073      ;
; 3.959 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[29] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[5]  ; clock100     ; clock100    ; 5.000        ; 0.001      ; 1.074      ;
; 3.960 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[4]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[16] ; clock100     ; clock100    ; 5.000        ; -0.002     ; 1.070      ;
; 3.965 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[23] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[31] ; clock100     ; clock100    ; 5.000        ; -0.021     ; 1.046      ;
; 3.967 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[5]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[17] ; clock100     ; clock100    ; 5.000        ; 0.001      ; 1.066      ;
; 3.970 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[30] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[2]  ; clock100     ; clock100    ; 5.000        ; -0.010     ; 1.052      ;
; 3.971 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[5]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[13] ; clock100     ; clock100    ; 5.000        ; 0.001      ; 1.062      ;
; 3.976 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[25] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[29] ; clock100     ; clock100    ; 5.000        ; 0.001      ; 1.057      ;
; 3.987 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[16] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[28] ; clock100     ; clock100    ; 5.000        ; 0.000      ; 1.045      ;
; 3.995 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]     ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[4]  ; clock100     ; clock100    ; 5.000        ; -0.003     ; 1.034      ;
; 3.996 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]     ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[8]  ; clock100     ; clock100    ; 5.000        ; -0.003     ; 1.033      ;
; 4.004 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[15] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[27] ; clock100     ; clock100    ; 5.000        ; 0.002      ; 1.030      ;
; 4.004 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[2]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[14] ; clock100     ; clock100    ; 5.000        ; -0.010     ; 1.018      ;
; 4.004 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[6]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[14] ; clock100     ; clock100    ; 5.000        ; -0.010     ; 1.018      ;
; 4.005 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[30] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[10] ; clock100     ; clock100    ; 5.000        ; -0.010     ; 1.017      ;
; 4.005 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]     ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[0]  ; clock100     ; clock100    ; 5.000        ; -0.003     ; 1.024      ;
; 4.015 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]     ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[30] ; clock100     ; clock100    ; 5.000        ; -0.011     ; 1.006      ;
; 4.016 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]     ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[22] ; clock100     ; clock100    ; 5.000        ; -0.011     ; 1.005      ;
; 4.017 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]     ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[19] ; clock100     ; clock100    ; 5.000        ; -0.001     ; 1.014      ;
; 4.017 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]     ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[27] ; clock100     ; clock100    ; 5.000        ; -0.001     ; 1.014      ;
; 4.019 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]     ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[28] ; clock100     ; clock100    ; 5.000        ; -0.003     ; 1.010      ;
; 4.021 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[17] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[25] ; clock100     ; clock100    ; 5.000        ; 0.003      ; 1.014      ;
; 4.023 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]     ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[6]  ; clock100     ; clock100    ; 5.000        ; -0.011     ; 0.998      ;
; 4.024 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[25] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[1]  ; clock100     ; clock100    ; 5.000        ; 0.001      ; 1.009      ;
; 4.027 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]     ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[18] ; clock100     ; clock100    ; 5.000        ; -0.011     ; 0.994      ;
; 4.028 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[7]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[19] ; clock100     ; clock100    ; 5.000        ; 0.002      ; 1.006      ;
; 4.030 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[11] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[19] ; clock100     ; clock100    ; 5.000        ; 0.002      ; 1.004      ;
; 4.036 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[3]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[15] ; clock100     ; clock100    ; 5.000        ; 0.000      ; 0.996      ;
; 4.036 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[24] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[4]  ; clock100     ; clock100    ; 5.000        ; -0.002     ; 0.994      ;
; 4.039 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]     ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[5]  ; clock100     ; clock100    ; 5.000        ; 0.000      ; 0.993      ;
; 4.039 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[0]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[8]  ; clock100     ; clock100    ; 5.000        ; -0.002     ; 0.991      ;
; 4.043 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[21] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[25] ; clock100     ; clock100    ; 5.000        ; -0.020     ; 0.969      ;
; 4.043 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]     ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[13] ; clock100     ; clock100    ; 5.000        ; 0.000      ; 0.989      ;
; 4.046 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[23] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[3]  ; clock100     ; clock100    ; 5.000        ; -0.021     ; 0.965      ;
; 4.048 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]     ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[17] ; clock100     ; clock100    ; 5.000        ; 0.000      ; 0.984      ;
; 4.048 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[19] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[27] ; clock100     ; clock100    ; 5.000        ; 0.002      ; 0.986      ;
; 4.050 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[21] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[21] ; clock100     ; clock100    ; 5.000        ; -0.020     ; 0.962      ;
; 4.052 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[2]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[2]  ; clock100     ; clock100    ; 5.000        ; -0.010     ; 0.970      ;
; 4.056 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]     ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[2]  ; clock100     ; clock100    ; 5.000        ; -0.011     ; 0.965      ;
; 4.066 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[17] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[29] ; clock100     ; clock100    ; 5.000        ; 0.003      ; 0.969      ;
; 4.073 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[0] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M2_rot[16]       ; clock100     ; clock100    ; 5.000        ; 0.023      ; 0.982      ;
; 4.076 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[3]     ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[27] ; clock100     ; clock100    ; 5.000        ; -0.001     ; 0.955      ;
; 4.076 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[3]     ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[11] ; clock100     ; clock100    ; 5.000        ; -0.001     ; 0.955      ;
; 4.076 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[3]     ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[19] ; clock100     ; clock100    ; 5.000        ; -0.001     ; 0.955      ;
; 4.076 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[3]     ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[3]  ; clock100     ; clock100    ; 5.000        ; -0.001     ; 0.955      ;
; 4.076 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[3]     ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[15] ; clock100     ; clock100    ; 5.000        ; -0.001     ; 0.955      ;
; 4.076 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[3]     ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[31] ; clock100     ; clock100    ; 5.000        ; -0.001     ; 0.955      ;
; 4.076 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[3]     ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[23] ; clock100     ; clock100    ; 5.000        ; -0.001     ; 0.955      ;
; 4.076 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[3]     ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[7]  ; clock100     ; clock100    ; 5.000        ; -0.001     ; 0.955      ;
; 4.076 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[16] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[24] ; clock100     ; clock100    ; 5.000        ; 0.000      ; 0.956      ;
+-------+-----------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock27'                                                                                                  ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; 33.945 ; vga:xvga|hcounter[11] ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; 0.004      ; 3.091      ;
; 34.058 ; vga:xvga|hcounter[14] ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; 0.004      ; 2.978      ;
; 34.079 ; vga:xvga|vcounter[5]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; -0.002     ; 2.951      ;
; 34.095 ; vga:xvga|hcounter[11] ; vga:xvga|vcounter[0]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.943      ;
; 34.095 ; vga:xvga|hcounter[11] ; vga:xvga|vcounter[1]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.943      ;
; 34.095 ; vga:xvga|hcounter[11] ; vga:xvga|vcounter[3]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.943      ;
; 34.095 ; vga:xvga|hcounter[11] ; vga:xvga|vcounter[4]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.943      ;
; 34.095 ; vga:xvga|hcounter[11] ; vga:xvga|vcounter[5]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.943      ;
; 34.095 ; vga:xvga|hcounter[11] ; vga:xvga|vcounter[6]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.943      ;
; 34.095 ; vga:xvga|hcounter[11] ; vga:xvga|vcounter[7]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.943      ;
; 34.095 ; vga:xvga|hcounter[11] ; vga:xvga|vcounter[8]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.943      ;
; 34.095 ; vga:xvga|hcounter[11] ; vga:xvga|vcounter[9]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.943      ;
; 34.095 ; vga:xvga|hcounter[11] ; vga:xvga|vcounter[10] ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.943      ;
; 34.095 ; vga:xvga|hcounter[11] ; vga:xvga|vcounter[11] ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.943      ;
; 34.095 ; vga:xvga|hcounter[11] ; vga:xvga|vcounter[12] ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.943      ;
; 34.095 ; vga:xvga|hcounter[11] ; vga:xvga|vcounter[13] ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.943      ;
; 34.095 ; vga:xvga|hcounter[11] ; vga:xvga|vcounter[14] ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.943      ;
; 34.095 ; vga:xvga|hcounter[11] ; vga:xvga|vcounter[15] ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.943      ;
; 34.095 ; vga:xvga|hcounter[11] ; vga:xvga|vcounter[2]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.943      ;
; 34.105 ; vga:xvga|hcounter[1]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; 0.004      ; 2.931      ;
; 34.110 ; vga:xvga|hcounter[0]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; 0.004      ; 2.926      ;
; 34.173 ; vga:xvga|hcounter[5]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; 0.004      ; 2.863      ;
; 34.181 ; vga:xvga|hcounter[10] ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; 0.004      ; 2.855      ;
; 34.190 ; vga:xvga|hcounter[2]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; 0.004      ; 2.846      ;
; 34.192 ; vga:xvga|hcounter[13] ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; 0.004      ; 2.844      ;
; 34.208 ; vga:xvga|hcounter[14] ; vga:xvga|vcounter[0]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.830      ;
; 34.208 ; vga:xvga|hcounter[14] ; vga:xvga|vcounter[1]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.830      ;
; 34.208 ; vga:xvga|hcounter[14] ; vga:xvga|vcounter[3]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.830      ;
; 34.208 ; vga:xvga|hcounter[14] ; vga:xvga|vcounter[4]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.830      ;
; 34.208 ; vga:xvga|hcounter[14] ; vga:xvga|vcounter[5]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.830      ;
; 34.208 ; vga:xvga|hcounter[14] ; vga:xvga|vcounter[6]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.830      ;
; 34.208 ; vga:xvga|hcounter[14] ; vga:xvga|vcounter[7]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.830      ;
; 34.208 ; vga:xvga|hcounter[14] ; vga:xvga|vcounter[8]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.830      ;
; 34.208 ; vga:xvga|hcounter[14] ; vga:xvga|vcounter[9]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.830      ;
; 34.208 ; vga:xvga|hcounter[14] ; vga:xvga|vcounter[10] ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.830      ;
; 34.208 ; vga:xvga|hcounter[14] ; vga:xvga|vcounter[11] ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.830      ;
; 34.208 ; vga:xvga|hcounter[14] ; vga:xvga|vcounter[12] ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.830      ;
; 34.208 ; vga:xvga|hcounter[14] ; vga:xvga|vcounter[13] ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.830      ;
; 34.208 ; vga:xvga|hcounter[14] ; vga:xvga|vcounter[14] ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.830      ;
; 34.208 ; vga:xvga|hcounter[14] ; vga:xvga|vcounter[15] ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.830      ;
; 34.208 ; vga:xvga|hcounter[14] ; vga:xvga|vcounter[2]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.830      ;
; 34.230 ; vga:xvga|hcounter[11] ; vga:xvga|vsyncN       ; clock27      ; clock27     ; 37.000       ; 0.004      ; 2.806      ;
; 34.231 ; vga:xvga|hcounter[11] ; vga:xvga|hsyncN       ; clock27      ; clock27     ; 37.000       ; 0.004      ; 2.805      ;
; 34.234 ; vga:xvga|hcounter[3]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; 0.004      ; 2.802      ;
; 34.237 ; vga:xvga|hcounter[4]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; 0.004      ; 2.799      ;
; 34.248 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[0]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 2.784      ;
; 34.248 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[1]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 2.784      ;
; 34.248 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[3]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 2.784      ;
; 34.248 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[4]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 2.784      ;
; 34.248 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[5]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 2.784      ;
; 34.248 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[6]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 2.784      ;
; 34.248 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[7]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 2.784      ;
; 34.248 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[8]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 2.784      ;
; 34.248 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[9]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 2.784      ;
; 34.248 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[10] ; clock27      ; clock27     ; 37.000       ; 0.000      ; 2.784      ;
; 34.248 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[11] ; clock27      ; clock27     ; 37.000       ; 0.000      ; 2.784      ;
; 34.248 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[12] ; clock27      ; clock27     ; 37.000       ; 0.000      ; 2.784      ;
; 34.248 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[13] ; clock27      ; clock27     ; 37.000       ; 0.000      ; 2.784      ;
; 34.248 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[14] ; clock27      ; clock27     ; 37.000       ; 0.000      ; 2.784      ;
; 34.248 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[15] ; clock27      ; clock27     ; 37.000       ; 0.000      ; 2.784      ;
; 34.248 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[2]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 2.784      ;
; 34.255 ; vga:xvga|hcounter[1]  ; vga:xvga|vcounter[0]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.783      ;
; 34.255 ; vga:xvga|hcounter[1]  ; vga:xvga|vcounter[1]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.783      ;
; 34.255 ; vga:xvga|hcounter[1]  ; vga:xvga|vcounter[3]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.783      ;
; 34.255 ; vga:xvga|hcounter[1]  ; vga:xvga|vcounter[4]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.783      ;
; 34.255 ; vga:xvga|hcounter[1]  ; vga:xvga|vcounter[5]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.783      ;
; 34.255 ; vga:xvga|hcounter[1]  ; vga:xvga|vcounter[6]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.783      ;
; 34.255 ; vga:xvga|hcounter[1]  ; vga:xvga|vcounter[7]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.783      ;
; 34.255 ; vga:xvga|hcounter[1]  ; vga:xvga|vcounter[8]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.783      ;
; 34.255 ; vga:xvga|hcounter[1]  ; vga:xvga|vcounter[9]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.783      ;
; 34.255 ; vga:xvga|hcounter[1]  ; vga:xvga|vcounter[10] ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.783      ;
; 34.255 ; vga:xvga|hcounter[1]  ; vga:xvga|vcounter[11] ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.783      ;
; 34.255 ; vga:xvga|hcounter[1]  ; vga:xvga|vcounter[12] ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.783      ;
; 34.255 ; vga:xvga|hcounter[1]  ; vga:xvga|vcounter[13] ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.783      ;
; 34.255 ; vga:xvga|hcounter[1]  ; vga:xvga|vcounter[14] ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.783      ;
; 34.255 ; vga:xvga|hcounter[1]  ; vga:xvga|vcounter[15] ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.783      ;
; 34.255 ; vga:xvga|hcounter[1]  ; vga:xvga|vcounter[2]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.783      ;
; 34.260 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[0]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.778      ;
; 34.260 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[1]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.778      ;
; 34.260 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[3]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.778      ;
; 34.260 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[4]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.778      ;
; 34.260 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[5]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.778      ;
; 34.260 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[6]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.778      ;
; 34.260 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[7]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.778      ;
; 34.260 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[8]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.778      ;
; 34.260 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[9]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.778      ;
; 34.260 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[10] ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.778      ;
; 34.260 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[11] ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.778      ;
; 34.260 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[12] ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.778      ;
; 34.260 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[13] ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.778      ;
; 34.260 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[14] ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.778      ;
; 34.260 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[15] ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.778      ;
; 34.260 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[2]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.778      ;
; 34.284 ; vga:xvga|vcounter[5]  ; vga:xvga|vsyncN       ; clock27      ; clock27     ; 37.000       ; -0.002     ; 2.746      ;
; 34.291 ; vga:xvga|hcounter[7]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; 0.004      ; 2.745      ;
; 34.306 ; vga:xvga|hcounter[15] ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; 0.004      ; 2.730      ;
; 34.323 ; vga:xvga|hcounter[5]  ; vga:xvga|vcounter[0]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.715      ;
; 34.323 ; vga:xvga|hcounter[5]  ; vga:xvga|vcounter[1]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.715      ;
; 34.323 ; vga:xvga|hcounter[5]  ; vga:xvga|vcounter[3]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.715      ;
; 34.323 ; vga:xvga|hcounter[5]  ; vga:xvga|vcounter[4]  ; clock27      ; clock27     ; 37.000       ; 0.006      ; 2.715      ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock100'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                               ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                       ; final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                  ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                  ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_line[2]                                                                                                                                                                                                                                                                                              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_line[2]                                                                                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                           ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                           ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_line[4]                                                                                                                                                                                                                                                                                              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_line[4]                                                                                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                                         ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                                         ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                   ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                   ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                    ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                    ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_r:the_final_fpga_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                      ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_r:the_final_fpga_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_r:the_final_fpga_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                 ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_r:the_final_fpga_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                 ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|read                                                                                                                                                                                                                                                   ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|read                                                                                                                                                                                                                                                   ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                                    ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                                    ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_debug:the_final_fpga_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                        ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_debug:the_final_fpga_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                        ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_debug:the_final_fpga_cpu_nios2_oci_debug|resetlatch                                                                                                                                                                           ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_debug:the_final_fpga_cpu_nios2_oci_debug|resetlatch                                                                                                                                                                           ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                                                ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                                                ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                               ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                          ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                          ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                 ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                                 ; final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                                 ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                               ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                               ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                                                   ; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                                                   ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                                    ; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                                    ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator|altera_merlin_master_translator:dma_engine_0_avalon_master_translator|end_begintransfer                                                                                                                                                  ; final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator|altera_merlin_master_translator:dma_engine_0_avalon_master_translator|end_begintransfer                                                                                                                                                  ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                                                                                                                                                                                ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                                                                                                                                                                                ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS                                                                                                                                                                                          ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS                                                                                                                                                                                          ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|gssht_flag                                                                                                                                                                                                                                                                                                    ; final_fpga:xfinal_fpga|grab_if:grab_if_0|gssht_flag                                                                                                                                                                                                                                                                                                    ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|framedone                                                                                                                                                                                                                                                                       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|framedone                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|state.LASTWRITE                                                                                                                                                                                                                                                                 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|state.LASTWRITE                                                                                                                                                                                                                                                                 ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|cur_raddrbuf                                                                                                                                                                                                                                                                    ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|cur_raddrbuf                                                                                                                                                                                                                                                                    ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|buf_raddr2[0]                                                                                                                                                                                                                                                                   ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|buf_raddr2[0]                                                                                                                                                                                                                                                                   ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52]                                              ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52]                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][16]                                              ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][16]                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][17]                                              ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][17]                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][78]                                              ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][78]                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                         ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                         ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                         ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                         ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|final_fpga_new_sdram_controller_0_input_efifo_module:the_final_fpga_new_sdram_controller_0_input_efifo_module|entries[0]                                                                                                                                               ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|final_fpga_new_sdram_controller_0_input_efifo_module:the_final_fpga_new_sdram_controller_0_input_efifo_module|entries[0]                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                                                                                                                                             ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                                                                                                                                            ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                                                                                                                                            ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                                                                                                                                             ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                                                                                                                                             ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                                                                                                                                              ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                                                                                                                                              ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                                                                                                                                              ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                                                                                                                                             ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                                                                                                                                             ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                                                                                                                                            ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                                                                                                                                            ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                                                                                                                                              ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                                                                                                                                                      ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                                                                                                                                                                       ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                                                                                                                                                                             ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                                                                                                                                                                             ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|final_fpga_new_sdram_controller_0_input_efifo_module:the_final_fpga_new_sdram_controller_0_input_efifo_module|rd_address                                                                                                                                               ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|final_fpga_new_sdram_controller_0_input_efifo_module:the_final_fpga_new_sdram_controller_0_input_efifo_module|rd_address                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|final_fpga_new_sdram_controller_0_input_efifo_module:the_final_fpga_new_sdram_controller_0_input_efifo_module|wr_address                                                                                                                                               ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|final_fpga_new_sdram_controller_0_input_efifo_module:the_final_fpga_new_sdram_controller_0_input_efifo_module|wr_address                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                                                                                                                                                                       ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                                                                                                                                                                      ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                                                                                                                                                    ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                                                                                                                                                    ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                                                                                                                                                        ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                                                                                                                                                        ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|final_fpga_new_sdram_controller_0_input_efifo_module:the_final_fpga_new_sdram_controller_0_input_efifo_module|entries[1]                                                                                                                                               ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|final_fpga_new_sdram_controller_0_input_efifo_module:the_final_fpga_new_sdram_controller_0_input_efifo_module|entries[1]                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|first_frame                                                                                                                                                                                                                                                                                             ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|first_frame                                                                                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|first_line                                                                                                                                                                                                                                                                                              ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|first_line                                                                                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[0]                                                                                                                                                                                          ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[0]                                                                                                                                                                                          ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[1]                                                                                                                                                                                          ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[1]                                                                                                                                                                                          ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                                                                                                                                                            ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                                                                                                                                                            ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                                                                                                                                               ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                              ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                             ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                             ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|readen_sig                                                                                                                                                                                                                                                                                              ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|readen_sig                                                                                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                                                                                                              ; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                             ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                             ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                                                       ; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                                        ; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                                        ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|current_half                                                                                                                                                                                                                                                                    ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|current_half                                                                                                                                                                                                                                                                    ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                              ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[0]                                                                                                                                                                                         ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[0]                                                                                                                                                                                         ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][65]                                              ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][65]                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][68]                                              ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][68]                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][18]                                              ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][18]                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[12]                                                                                                                                                                                                                       ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[12]                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                      ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                 ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                 ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                                                  ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                                                  ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                           ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                           ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                  ; final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                  ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                  ; final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                  ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                            ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                            ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|write                                                                                                                                                                                                                                                  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|write                                                                                                                                                                                                                                                  ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                                        ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                                        ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][77]                                              ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][77]                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[13]                                                                                                                                                                                                                       ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[13]                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[7]                                                                                                                                                                                                                        ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[7]                                                                                                                                                                                                                        ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[15]                                                                                                                                                                                                                       ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[15]                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                           ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                           ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[10]                                                                                                                                                                                                                       ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[10]                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                               ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock27'                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; vga:xvga|vvalid                                                                         ; vga:xvga|vvalid                                                                                                                                                                               ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga:xvga|hsyncN                                                                         ; vga:xvga|hsyncN                                                                                                                                                                               ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|field_int        ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|field_int                                                                                                              ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|gspdg_int        ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|gspdg_int                                                                                                              ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|multiplegrab     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|multiplegrab                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.ACTIVEWAIT ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.ACTIVEWAIT                                                                                                       ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.WAITING    ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.WAITING                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|wdone_int        ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|wdone_int                                                                                                              ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga:xvga|vsyncN                                                                         ; vga:xvga|vsyncN                                                                                                                                                                               ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|y_toggle                                       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|y_toggle                                                                                                                                             ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga:xvga|first_line                                                                     ; vga:xvga|first_line                                                                                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga:xvga|lineOddEven_sig                                                                ; vga:xvga|lineOddEven_sig                                                                                                                                                                      ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|rdone2                                         ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|wdone_int                                                                                                              ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.390      ;
; 0.242 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[10]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[10]                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; vga:xvga|hcounter[15]                                                                   ; vga:xvga|hcounter[15]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; vga:xvga|vcounter[15]                                                                   ; vga:xvga|vcounter[15]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|rdone1                                         ; final_fpga:xfinal_fpga|grab_if:grab_if_0|rdone2                                                                                                                                               ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.395      ;
; 0.246 ; vga:xvga|set_SOF                                                                        ; vga:xvga|first_line                                                                                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; vga:xvga|vsyncN                                                                         ; vga:xvga|vsync_1p                                                                                                                                                                             ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; vga:xvga|set_SOL                                                                        ; vga:xvga|lineOddEven_sig                                                                                                                                                                      ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[12]    ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[12]                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|vdata_delayed[3]                               ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg3  ; clock27      ; clock27     ; 0.000        ; 0.066      ; 0.452      ;
; 0.248 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|vdata_delayed[2]                               ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg2  ; clock27      ; clock27     ; 0.000        ; 0.066      ; 0.452      ;
; 0.249 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[8]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[8]                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; vga:xvga|vsyncN                                                                         ; vga:xvga|set_SOF                                                                                                                                                                              ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|vdata_delayed[7]                               ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg7  ; clock27      ; clock27     ; 0.000        ; 0.066      ; 0.453      ;
; 0.249 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|vdata_delayed[1]                               ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg1  ; clock27      ; clock27     ; 0.000        ; 0.066      ; 0.453      ;
; 0.250 ; vga:xvga|set_SOL                                                                        ; vga:xvga|first_line_rst                                                                                                                                                                       ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.402      ;
; 0.253 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|vdata_delayed[5]                               ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg5  ; clock27      ; clock27     ; 0.000        ; 0.066      ; 0.457      ;
; 0.253 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|vdata_delayed[0]                               ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg0  ; clock27      ; clock27     ; 0.000        ; 0.066      ; 0.457      ;
; 0.254 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|vdata_delayed[4]                               ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg4  ; clock27      ; clock27     ; 0.000        ; 0.066      ; 0.458      ;
; 0.255 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|vdata_delayed[6]                               ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg6  ; clock27      ; clock27     ; 0.000        ; 0.066      ; 0.459      ;
; 0.257 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.WAITING    ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.ACTIVE                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.409      ;
; 0.262 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.ACTIVE     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.WAITING                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.414      ;
; 0.265 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[0]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[5]                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.417      ;
; 0.265 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[0]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[7]                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.417      ;
; 0.283 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[8]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg8 ; clock27      ; clock27     ; 0.000        ; 0.065      ; 0.486      ;
; 0.283 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[3]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg3 ; clock27      ; clock27     ; 0.000        ; 0.065      ; 0.486      ;
; 0.284 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[5]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg5 ; clock27      ; clock27     ; 0.000        ; 0.065      ; 0.487      ;
; 0.287 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[4]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg4 ; clock27      ; clock27     ; 0.000        ; 0.065      ; 0.490      ;
; 0.289 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[6]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg6 ; clock27      ; clock27     ; 0.000        ; 0.065      ; 0.492      ;
; 0.289 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[2]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg2 ; clock27      ; clock27     ; 0.000        ; 0.065      ; 0.492      ;
; 0.293 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[7]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg7 ; clock27      ; clock27     ; 0.000        ; 0.065      ; 0.496      ;
; 0.293 ; vga:xvga|vsync_1p                                                                       ; vga:xvga|set_SOF                                                                                                                                                                              ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.445      ;
; 0.314 ; vga:xvga|vvalid                                                                         ; vga:xvga|set_SOL                                                                                                                                                                              ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.466      ;
; 0.331 ; vga:xvga|hsyncN                                                                         ; vga:xvga|hsync_1p                                                                                                                                                                             ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.483      ;
; 0.355 ; vga:xvga|hcounter[0]                                                                    ; vga:xvga|hcounter[0]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; vga:xvga|vcounter[0]                                                                    ; vga:xvga|vcounter[0]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.507      ;
; 0.358 ; vga:xvga|rdaddress[1]                                                                   ; vga:xvga|rdaddress[1]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; vga:xvga|rdaddress[4]                                                                   ; vga:xvga|rdaddress[4]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; vga:xvga|rdaddress[6]                                                                   ; vga:xvga|rdaddress[6]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; vga:xvga|rdaddress[8]                                                                   ; vga:xvga|rdaddress[8]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; vga:xvga|hcounter[1]                                                                    ; vga:xvga|hcounter[1]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; vga:xvga|vcounter[1]                                                                    ; vga:xvga|vcounter[1]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; vga:xvga|hcounter[2]                                                                    ; vga:xvga|hcounter[2]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga:xvga|vcounter[9]                                                                    ; vga:xvga|vcounter[9]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga:xvga|vcounter[11]                                                                   ; vga:xvga|vcounter[11]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga:xvga|vcounter[2]                                                                    ; vga:xvga|vcounter[2]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga:xvga|first_line_rst                                                                 ; vga:xvga|first_line                                                                                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga:xvga|first_line                                                                     ; vga:xvga|lineOddEven_sig                                                                                                                                                                      ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; vga:xvga|hcounter[4]                                                                    ; vga:xvga|hcounter[4]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga:xvga|hcounter[7]                                                                    ; vga:xvga|hcounter[7]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga:xvga|hcounter[13]                                                                   ; vga:xvga|hcounter[13]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga:xvga|vcounter[4]                                                                    ; vga:xvga|vcounter[4]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga:xvga|vcounter[7]                                                                    ; vga:xvga|vcounter[7]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga:xvga|vcounter[13]                                                                   ; vga:xvga|vcounter[13]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga:xvga|vcounter[14]                                                                   ; vga:xvga|vcounter[14]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga:xvga|hsync_1p                                                                       ; vga:xvga|set_SOL                                                                                                                                                                              ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; vga:xvga|hcounter[9]                                                                    ; vga:xvga|hcounter[9]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; vga:xvga|hcounter[11]                                                                   ; vga:xvga|hcounter[11]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[6]      ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[6]                                                                                                            ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[6]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[6]                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; vga:xvga|hcounter[14]                                                                   ; vga:xvga|hcounter[14]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[8]      ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[8]                                                                                                            ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[8]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[8]                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[4]      ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[4]                                                                                                            ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[10]    ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[10]                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[11]    ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[11]                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[1]      ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[1]                                                                                                            ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[1]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[1]                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[4]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[4]                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.518      ;
; 0.368 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[2]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[2]                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.520      ;
; 0.371 ; vga:xvga|hcounter[3]                                                                    ; vga:xvga|hcounter[3]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; vga:xvga|hcounter[8]                                                                    ; vga:xvga|hcounter[8]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; vga:xvga|hcounter[10]                                                                   ; vga:xvga|hcounter[10]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; vga:xvga|vcounter[8]                                                                    ; vga:xvga|vcounter[8]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; vga:xvga|vcounter[10]                                                                   ; vga:xvga|vcounter[10]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; vga:xvga|rdaddress[0]                                                                   ; vga:xvga|rdaddress[0]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; vga:xvga|rdaddress[5]                                                                   ; vga:xvga|rdaddress[5]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; vga:xvga|first_line                                                                     ; vga:xvga|first_line_rst                                                                                                                                                                       ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; vga:xvga|hcounter[5]                                                                    ; vga:xvga|hcounter[5]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; vga:xvga|hcounter[6]                                                                    ; vga:xvga|hcounter[6]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; vga:xvga|hcounter[12]                                                                   ; vga:xvga|hcounter[12]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; vga:xvga|vcounter[5]                                                                    ; vga:xvga|vcounter[5]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; vga:xvga|vcounter[12]                                                                   ; vga:xvga|vcounter[12]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[3]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[3]                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; vga:xvga|rdaddress[2]                                                                   ; vga:xvga|rdaddress[2]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; vga:xvga|rdaddress[9]                                                                   ; vga:xvga|rdaddress[9]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; vga:xvga|vcounter[3]                                                                    ; vga:xvga|vcounter[3]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; vga:xvga|rdaddress[7]                                                                   ; vga:xvga|rdaddress[7]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.526      ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clock100'                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.267 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[17]                                       ; clock100     ; clock100    ; 5.000        ; -0.002     ; 1.763      ;
; 3.267 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[12]                                       ; clock100     ; clock100    ; 5.000        ; -0.005     ; 1.760      ;
; 3.267 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[28]                                       ; clock100     ; clock100    ; 5.000        ; -0.005     ; 1.760      ;
; 3.267 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[26]                                       ; clock100     ; clock100    ; 5.000        ; -0.013     ; 1.752      ;
; 3.267 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[10]                                       ; clock100     ; clock100    ; 5.000        ; -0.013     ; 1.752      ;
; 3.267 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[2]                                        ; clock100     ; clock100    ; 5.000        ; -0.013     ; 1.752      ;
; 3.267 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[1]                                        ; clock100     ; clock100    ; 5.000        ; -0.002     ; 1.763      ;
; 3.267 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[27]                                       ; clock100     ; clock100    ; 5.000        ; -0.003     ; 1.762      ;
; 3.267 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[11]                                       ; clock100     ; clock100    ; 5.000        ; -0.003     ; 1.762      ;
; 3.267 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[9]                                        ; clock100     ; clock100    ; 5.000        ; -0.002     ; 1.763      ;
; 3.267 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[6]                                        ; clock100     ; clock100    ; 5.000        ; -0.013     ; 1.752      ;
; 3.267 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[22]                                       ; clock100     ; clock100    ; 5.000        ; -0.013     ; 1.752      ;
; 3.267 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[20]                                       ; clock100     ; clock100    ; 5.000        ; -0.005     ; 1.760      ;
; 3.267 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[4]                                        ; clock100     ; clock100    ; 5.000        ; -0.005     ; 1.760      ;
; 3.267 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[16]                                       ; clock100     ; clock100    ; 5.000        ; -0.005     ; 1.760      ;
; 3.267 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[0]                                        ; clock100     ; clock100    ; 5.000        ; -0.005     ; 1.760      ;
; 3.267 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[14]                                       ; clock100     ; clock100    ; 5.000        ; -0.013     ; 1.752      ;
; 3.267 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[30]                                       ; clock100     ; clock100    ; 5.000        ; -0.013     ; 1.752      ;
; 3.267 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[29]                                       ; clock100     ; clock100    ; 5.000        ; -0.002     ; 1.763      ;
; 3.267 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[25]                                       ; clock100     ; clock100    ; 5.000        ; -0.002     ; 1.763      ;
; 3.267 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[24]                                       ; clock100     ; clock100    ; 5.000        ; -0.005     ; 1.760      ;
; 3.267 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[8]                                        ; clock100     ; clock100    ; 5.000        ; -0.005     ; 1.760      ;
; 3.267 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[18]                                       ; clock100     ; clock100    ; 5.000        ; -0.013     ; 1.752      ;
; 3.267 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[5]                                        ; clock100     ; clock100    ; 5.000        ; -0.002     ; 1.763      ;
; 3.267 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[21]                                       ; clock100     ; clock100    ; 5.000        ; -0.002     ; 1.763      ;
; 3.267 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[19]                                       ; clock100     ; clock100    ; 5.000        ; -0.003     ; 1.762      ;
; 3.267 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[3]                                        ; clock100     ; clock100    ; 5.000        ; -0.003     ; 1.762      ;
; 3.267 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[13]                                       ; clock100     ; clock100    ; 5.000        ; -0.002     ; 1.763      ;
; 3.267 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[15]                                       ; clock100     ; clock100    ; 5.000        ; -0.003     ; 1.762      ;
; 3.267 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[31]                                       ; clock100     ; clock100    ; 5.000        ; -0.003     ; 1.762      ;
; 3.267 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[23]                                       ; clock100     ; clock100    ; 5.000        ; -0.003     ; 1.762      ;
; 3.267 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[7]                                        ; clock100     ; clock100    ; 5.000        ; -0.003     ; 1.762      ;
; 7.951 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; clock100     ; clock100    ; 10.000       ; -0.139     ; 1.875      ;
; 7.951 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[10]       ; clock100     ; clock100    ; 10.000       ; -0.144     ; 1.870      ;
; 7.951 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[11]       ; clock100     ; clock100    ; 10.000       ; -0.139     ; 1.875      ;
; 7.951 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; clock100     ; clock100    ; 10.000       ; -0.144     ; 1.870      ;
; 7.951 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; clock100     ; clock100    ; 10.000       ; -0.139     ; 1.875      ;
; 7.951 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; clock100     ; clock100    ; 10.000       ; -0.144     ; 1.870      ;
; 7.951 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[8]        ; clock100     ; clock100    ; 10.000       ; -0.144     ; 1.870      ;
; 7.951 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; clock100     ; clock100    ; 10.000       ; -0.139     ; 1.875      ;
; 7.951 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]         ; clock100     ; clock100    ; 10.000       ; -0.132     ; 1.882      ;
; 7.951 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]         ; clock100     ; clock100    ; 10.000       ; -0.132     ; 1.882      ;
; 7.951 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]        ; clock100     ; clock100    ; 10.000       ; -0.132     ; 1.882      ;
; 7.951 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]        ; clock100     ; clock100    ; 10.000       ; -0.132     ; 1.882      ;
; 7.952 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; clock100     ; clock100    ; 10.000       ; -0.157     ; 1.856      ;
; 7.952 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; clock100     ; clock100    ; 10.000       ; -0.157     ; 1.856      ;
; 7.952 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; clock100     ; clock100    ; 10.000       ; -0.150     ; 1.863      ;
; 7.952 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; clock100     ; clock100    ; 10.000       ; -0.150     ; 1.863      ;
; 7.952 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; clock100     ; clock100    ; 10.000       ; -0.157     ; 1.856      ;
; 7.952 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; clock100     ; clock100    ; 10.000       ; -0.135     ; 1.878      ;
; 7.952 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ; clock100     ; clock100    ; 10.000       ; -0.150     ; 1.863      ;
; 7.952 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; clock100     ; clock100    ; 10.000       ; -0.150     ; 1.863      ;
; 7.952 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]       ; clock100     ; clock100    ; 10.000       ; -0.157     ; 1.856      ;
; 7.952 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]         ; clock100     ; clock100    ; 10.000       ; -0.135     ; 1.878      ;
; 7.952 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]         ; clock100     ; clock100    ; 10.000       ; -0.135     ; 1.878      ;
; 7.952 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]         ; clock100     ; clock100    ; 10.000       ; -0.135     ; 1.878      ;
; 7.952 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]         ; clock100     ; clock100    ; 10.000       ; -0.129     ; 1.884      ;
; 7.953 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]        ; clock100     ; clock100    ; 10.000       ; -0.167     ; 1.845      ;
; 7.953 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]        ; clock100     ; clock100    ; 10.000       ; -0.167     ; 1.845      ;
; 7.953 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]        ; clock100     ; clock100    ; 10.000       ; -0.167     ; 1.845      ;
; 7.953 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]        ; clock100     ; clock100    ; 10.000       ; -0.176     ; 1.836      ;
; 7.953 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]        ; clock100     ; clock100    ; 10.000       ; -0.176     ; 1.836      ;
; 7.953 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]        ; clock100     ; clock100    ; 10.000       ; -0.176     ; 1.836      ;
; 7.953 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]        ; clock100     ; clock100    ; 10.000       ; -0.176     ; 1.836      ;
; 7.953 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]        ; clock100     ; clock100    ; 10.000       ; -0.166     ; 1.846      ;
; 7.953 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]        ; clock100     ; clock100    ; 10.000       ; -0.166     ; 1.846      ;
; 7.953 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]        ; clock100     ; clock100    ; 10.000       ; -0.166     ; 1.846      ;
; 7.953 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]       ; clock100     ; clock100    ; 10.000       ; -0.166     ; 1.846      ;
; 7.961 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12 ; clock100     ; clock100    ; 10.000       ; -0.131     ; 1.873      ;
; 7.961 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10 ; clock100     ; clock100    ; 10.000       ; -0.136     ; 1.868      ;
; 7.961 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11 ; clock100     ; clock100    ; 10.000       ; -0.131     ; 1.873      ;
; 7.961 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9  ; clock100     ; clock100    ; 10.000       ; -0.136     ; 1.868      ;
; 7.961 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13 ; clock100     ; clock100    ; 10.000       ; -0.131     ; 1.873      ;
; 7.961 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7  ; clock100     ; clock100    ; 10.000       ; -0.136     ; 1.868      ;
; 7.961 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8  ; clock100     ; clock100    ; 10.000       ; -0.136     ; 1.868      ;
; 7.961 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14 ; clock100     ; clock100    ; 10.000       ; -0.131     ; 1.873      ;
; 7.962 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2  ; clock100     ; clock100    ; 10.000       ; -0.149     ; 1.854      ;
; 7.962 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1  ; clock100     ; clock100    ; 10.000       ; -0.149     ; 1.854      ;
; 7.962 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6  ; clock100     ; clock100    ; 10.000       ; -0.142     ; 1.861      ;
; 7.962 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4  ; clock100     ; clock100    ; 10.000       ; -0.142     ; 1.861      ;
; 7.962 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|oe               ; clock100     ; clock100    ; 10.000       ; -0.149     ; 1.854      ;
; 7.962 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15 ; clock100     ; clock100    ; 10.000       ; -0.127     ; 1.876      ;
; 7.962 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5  ; clock100     ; clock100    ; 10.000       ; -0.142     ; 1.861      ;
; 7.962 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3  ; clock100     ; clock100    ; 10.000       ; -0.142     ; 1.861      ;
; 7.965 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|za_data[12]      ; clock100     ; clock100    ; 10.000       ; -0.141     ; 1.859      ;
; 7.965 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|za_data[10]      ; clock100     ; clock100    ; 10.000       ; -0.146     ; 1.854      ;
; 7.965 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|za_data[11]      ; clock100     ; clock100    ; 10.000       ; -0.141     ; 1.859      ;
; 7.965 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|za_data[9]       ; clock100     ; clock100    ; 10.000       ; -0.146     ; 1.854      ;
; 7.965 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|za_data[13]      ; clock100     ; clock100    ; 10.000       ; -0.141     ; 1.859      ;
; 7.965 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|za_data[7]       ; clock100     ; clock100    ; 10.000       ; -0.146     ; 1.854      ;
; 7.965 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|za_data[8]       ; clock100     ; clock100    ; 10.000       ; -0.146     ; 1.854      ;
; 7.965 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|za_data[14]      ; clock100     ; clock100    ; 10.000       ; -0.141     ; 1.859      ;
; 7.966 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|za_data[2]       ; clock100     ; clock100    ; 10.000       ; -0.159     ; 1.840      ;
; 7.966 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|za_data[1]       ; clock100     ; clock100    ; 10.000       ; -0.159     ; 1.840      ;
; 7.966 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|za_data[6]       ; clock100     ; clock100    ; 10.000       ; -0.152     ; 1.847      ;
; 7.966 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|za_data[4]       ; clock100     ; clock100    ; 10.000       ; -0.152     ; 1.847      ;
; 7.966 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|za_data[0]       ; clock100     ; clock100    ; 10.000       ; -0.159     ; 1.840      ;
; 7.966 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|za_data[15]      ; clock100     ; clock100    ; 10.000       ; -0.137     ; 1.862      ;
; 7.966 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|za_data[5]       ; clock100     ; clock100    ; 10.000       ; -0.152     ; 1.847      ;
; 7.966 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|za_data[3]       ; clock100     ; clock100    ; 10.000       ; -0.152     ; 1.847      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clock100'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_iw[14]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.017      ; 1.782      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[3]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.006      ; 1.771      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_iw[3]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.010      ; 1.775      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_iw[3]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.010      ; 1.775      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_iw[1]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.010      ; 1.775      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_iw[1]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.010      ; 1.775      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_iw[0]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.010      ; 1.775      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_iw[0]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.010      ; 1.775      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_iw[2]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.010      ; 1.775      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_iw[2]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.010      ; 1.775      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.006      ; 1.771      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_iw[4]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.011      ; 1.776      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_iw[4]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.011      ; 1.776      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[5]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.011      ; 1.776      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_iw[5]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.011      ; 1.776      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_iw[5]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.011      ; 1.776      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[12]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.014      ; 1.779      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_iw[12]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.014      ; 1.779      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_iw[12]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.011      ; 1.776      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[11]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.014      ; 1.779      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_iw[11]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.011      ; 1.776      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_iw[11]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.011      ; 1.776      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_iw[13]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.011      ; 1.776      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_iw[13]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.011      ; 1.776      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[15]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.011      ; 1.776      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_iw[15]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.017      ; 1.782      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_iw[15]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.020      ; 1.785      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[16]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.014      ; 1.779      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_iw[16]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.011      ; 1.776      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_iw[16]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.011      ; 1.776      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_valid_from_E                                                                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.013      ; 1.778      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_ctrl_break                                                                                                                                                                                                                                 ; clock100     ; clock100    ; 0.000        ; 0.000      ; 1.765      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ctrl_break                                                                                                                                                                                                                                 ; clock100     ; clock100    ; 0.000        ; 0.017      ; 1.782      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.017      ; 1.782      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.006      ; 1.771      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_ctrl_logic                                                                                                                                                                                                                                 ; clock100     ; clock100    ; 0.000        ; 0.014      ; 1.779      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_ctrl_rdctl_inst                                                                                                                                                                                                                            ; clock100     ; clock100    ; 0.000        ; -0.006     ; 1.759      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_ctrl_cmp                                                                                                                                                                                                                                   ; clock100     ; clock100    ; 0.000        ; 0.000      ; 1.765      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_ctrl_retaddr                                                                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; -0.008     ; 1.757      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_ctrl_shift_rot                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; 0.006      ; 1.771      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ctrl_shift_rot                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; 0.000      ; 1.765      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ctrl_mul_lsw                                                                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.000      ; 1.765      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_ctrl_shift_rot_left                                                                                                                                                                                                                        ; clock100     ; clock100    ; 0.000        ; -0.002     ; 1.763      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[24]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.014      ; 1.779      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                       ; clock100     ; clock100    ; 0.000        ; 0.017      ; 1.782      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux_005:cmd_xbar_mux_005|packet_in_progress                                                                                                                                                                                                 ; clock100     ; clock100    ; 0.000        ; 0.014      ; 1.779      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[21]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.014      ; 1.779      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_compare_op[0]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 1.765      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_compare_op[1]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; 0.006      ; 1.771      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_wr_dst_reg                                                                                                                                                                                                                                 ; clock100     ; clock100    ; 0.000        ; -0.001     ; 1.764      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[31]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.000      ; 1.765      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[26]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.000      ; 1.765      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_dst_regnum[4]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.001     ; 1.764      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_dst_regnum[4]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.001     ; 1.764      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[28]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.010      ; 1.775      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[22]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.010      ; 1.775      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[17]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.014      ; 1.779      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_dst_regnum[0]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.008     ; 1.757      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_dst_regnum[0]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.008     ; 1.757      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[23]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.014      ; 1.779      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[18]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.014      ; 1.779      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_dst_regnum[1]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.008     ; 1.757      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_dst_regnum[1]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.008     ; 1.757      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[27]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.013      ; 1.778      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[29]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; -0.008     ; 1.757      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[20]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.014      ; 1.779      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[25]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.013      ; 1.778      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_dst_regnum[3]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.008     ; 1.757      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_dst_regnum[3]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.008     ; 1.757      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[30]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; -0.008     ; 1.757      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|W_dst_regnum[1]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.008     ; 1.757      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|W_dst_regnum[0]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.008     ; 1.757      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|W_wr_dst_reg                                                                                                                                                                                                                                 ; clock100     ; clock100    ; 0.000        ; -0.008     ; 1.757      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|W_dst_regnum[4]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.001     ; 1.764      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|W_dst_regnum[2]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.008     ; 1.757      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|W_dst_regnum[3]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.008     ; 1.757      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|W_wr_data[31]                                                                                                                                                                                                                                ; clock100     ; clock100    ; 0.000        ; 0.006      ; 1.771      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_ctrl_src2_choose_imm                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; 0.000      ; 1.765      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src2_imm[30]                                                                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.015      ; 1.780      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_ctrl_shift_rot_right                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; -0.002     ; 1.763      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src2_hazard_M                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 1.765      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[7]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.014      ; 1.779      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src2_imm[1]                                                                                                                                                                                                                                ; clock100     ; clock100    ; 0.000        ; 0.000      ; 1.765      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|W_wr_data[1]                                                                                                                                                                                                                                 ; clock100     ; clock100    ; 0.000        ; -0.001     ; 1.764      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src1_prelim[1]                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.001     ; 1.764      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[6]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.006      ; 1.771      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_iw[6]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; -0.006     ; 1.759      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[8]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.014      ; 1.779      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_iw[8]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; -0.006     ; 1.759      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_ctrl_wrctl_inst                                                                                                                                                                                                                            ; clock100     ; clock100    ; 0.000        ; 0.019      ; 1.784      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_iw[7]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.017      ; 1.782      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ienable_reg_irq1                                                                                                                                                                                                                           ; clock100     ; clock100    ; 0.000        ; -0.006     ; 1.759      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent|hold_waitrequest ; clock100     ; clock100    ; 0.000        ; 0.013      ; 1.778      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|W_wr_data[4]                                                                                                                                                                                                                                 ; clock100     ; clock100    ; 0.000        ; 0.000      ; 1.765      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src1_prelim[4]                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.001     ; 1.764      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_kill                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; 0.019      ; 1.784      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw_valid                                                                                                                                                                                                                                   ; clock100     ; clock100    ; 0.000        ; -0.005     ; 1.760      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_ctrl_jmp_direct                                                                                                                                                                                                                            ; clock100     ; clock100    ; 0.000        ; 0.011      ; 1.776      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_valid_from_D                                                                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; -0.013     ; 1.752      ;
; 1.613 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_ctrl_jmp_indirect                                                                                                                                                                                                                          ; clock100     ; clock100    ; 0.000        ; -0.016     ; 1.749      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock100'                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_re_reg       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_re_reg       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a28~porta_memory_reg0 ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; xpll|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; xpll|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; xpll|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; xpll|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock27'                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|av_int                                                                                                                 ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|av_int                                                                                                                 ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|field_int                                                                                                              ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|field_int                                                                                                              ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[0]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[0]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[10]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[10]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[1]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[1]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[2]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[2]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[3]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[3]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[4]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[4]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[5]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[5]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[6]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[6]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[7]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[7]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[8]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[8]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[9]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[9]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.ARM1                                                                                                             ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.ARM1                                                                                                             ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.ARM2                                                                                                             ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.ARM2                                                                                                             ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.UPDATE                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.UPDATE                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.WAITING                                                                                                          ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.WAITING                                                                                                          ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|curbuf                                                                                                                 ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|curbuf                                                                                                                 ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|gspdg_int                                                                                                              ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|gspdg_int                                                                                                              ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[0]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[0]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[1]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[1]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[2]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[2]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[3]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[3]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[4]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[4]                                                                                                           ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.289 ; 1.289 ; Rise       ; clock100        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.259 ; 1.259 ; Rise       ; clock100        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.289 ; 1.289 ; Rise       ; clock100        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.289 ; 1.289 ; Rise       ; clock100        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.262 ; 1.262 ; Rise       ; clock100        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.262 ; 1.262 ; Rise       ; clock100        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.262 ; 1.262 ; Rise       ; clock100        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.262 ; 1.262 ; Rise       ; clock100        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.286 ; 1.286 ; Rise       ; clock100        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.256 ; 1.256 ; Rise       ; clock100        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.286 ; 1.286 ; Rise       ; clock100        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.286 ; 1.286 ; Rise       ; clock100        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.271 ; 1.271 ; Rise       ; clock100        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.271 ; 1.271 ; Rise       ; clock100        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.281 ; 1.281 ; Rise       ; clock100        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.281 ; 1.281 ; Rise       ; clock100        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.247 ; 1.247 ; Rise       ; clock100        ;
; TD_DATA[*]   ; clock27    ; 3.311 ; 3.311 ; Rise       ; clock27         ;
;  TD_DATA[0]  ; clock27    ; 3.311 ; 3.311 ; Rise       ; clock27         ;
;  TD_DATA[1]  ; clock27    ; 3.245 ; 3.245 ; Rise       ; clock27         ;
;  TD_DATA[2]  ; clock27    ; 3.196 ; 3.196 ; Rise       ; clock27         ;
;  TD_DATA[3]  ; clock27    ; 3.065 ; 3.065 ; Rise       ; clock27         ;
;  TD_DATA[4]  ; clock27    ; 3.268 ; 3.268 ; Rise       ; clock27         ;
;  TD_DATA[5]  ; clock27    ; 3.262 ; 3.262 ; Rise       ; clock27         ;
;  TD_DATA[6]  ; clock27    ; 3.283 ; 3.283 ; Rise       ; clock27         ;
;  TD_DATA[7]  ; clock27    ; 3.293 ; 3.293 ; Rise       ; clock27         ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -1.161 ; -1.161 ; Rise       ; clock100        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -1.173 ; -1.173 ; Rise       ; clock100        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -1.203 ; -1.203 ; Rise       ; clock100        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.203 ; -1.203 ; Rise       ; clock100        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -1.176 ; -1.176 ; Rise       ; clock100        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -1.176 ; -1.176 ; Rise       ; clock100        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -1.176 ; -1.176 ; Rise       ; clock100        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -1.176 ; -1.176 ; Rise       ; clock100        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -1.200 ; -1.200 ; Rise       ; clock100        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -1.170 ; -1.170 ; Rise       ; clock100        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -1.200 ; -1.200 ; Rise       ; clock100        ;
;  DRAM_DQ[10] ; CLOCK_50   ; -1.200 ; -1.200 ; Rise       ; clock100        ;
;  DRAM_DQ[11] ; CLOCK_50   ; -1.185 ; -1.185 ; Rise       ; clock100        ;
;  DRAM_DQ[12] ; CLOCK_50   ; -1.185 ; -1.185 ; Rise       ; clock100        ;
;  DRAM_DQ[13] ; CLOCK_50   ; -1.195 ; -1.195 ; Rise       ; clock100        ;
;  DRAM_DQ[14] ; CLOCK_50   ; -1.195 ; -1.195 ; Rise       ; clock100        ;
;  DRAM_DQ[15] ; CLOCK_50   ; -1.161 ; -1.161 ; Rise       ; clock100        ;
; TD_DATA[*]   ; clock27    ; -2.123 ; -2.123 ; Rise       ; clock27         ;
;  TD_DATA[0]  ; clock27    ; -2.245 ; -2.245 ; Rise       ; clock27         ;
;  TD_DATA[1]  ; clock27    ; -2.283 ; -2.283 ; Rise       ; clock27         ;
;  TD_DATA[2]  ; clock27    ; -2.232 ; -2.232 ; Rise       ; clock27         ;
;  TD_DATA[3]  ; clock27    ; -2.225 ; -2.225 ; Rise       ; clock27         ;
;  TD_DATA[4]  ; clock27    ; -2.174 ; -2.174 ; Rise       ; clock27         ;
;  TD_DATA[5]  ; clock27    ; -2.123 ; -2.123 ; Rise       ; clock27         ;
;  TD_DATA[6]  ; clock27    ; -2.194 ; -2.194 ; Rise       ; clock27         ;
;  TD_DATA[7]  ; clock27    ; -2.203 ; -2.203 ; Rise       ; clock27         ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DRAM_CLK       ; CLOCK_50   ; 0.154 ; 0.154 ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 0.154 ; 0.154 ; Fall       ; CLOCK_50        ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.236 ; 1.236 ; Rise       ; clock100        ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 1.205 ; 1.205 ; Rise       ; clock100        ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 1.215 ; 1.215 ; Rise       ; clock100        ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 1.225 ; 1.225 ; Rise       ; clock100        ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 1.236 ; 1.236 ; Rise       ; clock100        ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 1.236 ; 1.236 ; Rise       ; clock100        ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 1.206 ; 1.206 ; Rise       ; clock100        ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 1.206 ; 1.206 ; Rise       ; clock100        ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 1.206 ; 1.206 ; Rise       ; clock100        ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 1.226 ; 1.226 ; Rise       ; clock100        ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 1.226 ; 1.226 ; Rise       ; clock100        ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 1.236 ; 1.236 ; Rise       ; clock100        ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 1.215 ; 1.215 ; Rise       ; clock100        ;
; DRAM_BA_0      ; CLOCK_50   ; 1.290 ; 1.290 ; Rise       ; clock100        ;
; DRAM_BA_1      ; CLOCK_50   ; 1.290 ; 1.290 ; Rise       ; clock100        ;
; DRAM_CAS_N     ; CLOCK_50   ; 1.270 ; 1.270 ; Rise       ; clock100        ;
; DRAM_CS_N      ; CLOCK_50   ; 1.273 ; 1.273 ; Rise       ; clock100        ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.286 ; 1.286 ; Rise       ; clock100        ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 1.228 ; 1.228 ; Rise       ; clock100        ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 1.258 ; 1.258 ; Rise       ; clock100        ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 1.258 ; 1.258 ; Rise       ; clock100        ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 1.245 ; 1.245 ; Rise       ; clock100        ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 1.245 ; 1.245 ; Rise       ; clock100        ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 1.245 ; 1.245 ; Rise       ; clock100        ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 1.245 ; 1.245 ; Rise       ; clock100        ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 1.281 ; 1.281 ; Rise       ; clock100        ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.251 ; 1.251 ; Rise       ; clock100        ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.281 ; 1.281 ; Rise       ; clock100        ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.281 ; 1.281 ; Rise       ; clock100        ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.276 ; 1.276 ; Rise       ; clock100        ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.276 ; 1.276 ; Rise       ; clock100        ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.286 ; 1.286 ; Rise       ; clock100        ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.286 ; 1.286 ; Rise       ; clock100        ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.260 ; 1.260 ; Rise       ; clock100        ;
; DRAM_LDQM      ; CLOCK_50   ; 1.287 ; 1.287 ; Rise       ; clock100        ;
; DRAM_RAS_N     ; CLOCK_50   ; 1.270 ; 1.270 ; Rise       ; clock100        ;
; DRAM_UDQM      ; CLOCK_50   ; 1.247 ; 1.247 ; Rise       ; clock100        ;
; DRAM_WE_N      ; CLOCK_50   ; 1.287 ; 1.287 ; Rise       ; clock100        ;
; LEDR[*]        ; CLOCK_50   ; 4.134 ; 4.134 ; Rise       ; clock100        ;
;  LEDR[0]       ; CLOCK_50   ; 4.134 ; 4.134 ; Rise       ; clock100        ;
;  LEDR[1]       ; CLOCK_50   ; 3.042 ; 3.042 ; Rise       ; clock100        ;
;  LEDR[2]       ; CLOCK_50   ; 3.290 ; 3.290 ; Rise       ; clock100        ;
;  LEDR[16]      ; CLOCK_50   ; 2.678 ; 2.678 ; Rise       ; clock100        ;
;  LEDR[17]      ; CLOCK_50   ; 2.676 ; 2.676 ; Rise       ; clock100        ;
; VGA_B[*]       ; CLOCK_50   ; 4.090 ; 4.090 ; Rise       ; clock100        ;
;  VGA_B[2]      ; CLOCK_50   ; 3.363 ; 3.363 ; Rise       ; clock100        ;
;  VGA_B[3]      ; CLOCK_50   ; 3.814 ; 3.814 ; Rise       ; clock100        ;
;  VGA_B[4]      ; CLOCK_50   ; 3.583 ; 3.583 ; Rise       ; clock100        ;
;  VGA_B[5]      ; CLOCK_50   ; 3.442 ; 3.442 ; Rise       ; clock100        ;
;  VGA_B[6]      ; CLOCK_50   ; 3.668 ; 3.668 ; Rise       ; clock100        ;
;  VGA_B[7]      ; CLOCK_50   ; 4.090 ; 4.090 ; Rise       ; clock100        ;
;  VGA_B[8]      ; CLOCK_50   ; 4.053 ; 4.053 ; Rise       ; clock100        ;
;  VGA_B[9]      ; CLOCK_50   ; 3.461 ; 3.461 ; Rise       ; clock100        ;
; VGA_G[*]       ; CLOCK_50   ; 4.099 ; 4.099 ; Rise       ; clock100        ;
;  VGA_G[2]      ; CLOCK_50   ; 3.625 ; 3.625 ; Rise       ; clock100        ;
;  VGA_G[3]      ; CLOCK_50   ; 3.968 ; 3.968 ; Rise       ; clock100        ;
;  VGA_G[4]      ; CLOCK_50   ; 3.676 ; 3.676 ; Rise       ; clock100        ;
;  VGA_G[5]      ; CLOCK_50   ; 3.573 ; 3.573 ; Rise       ; clock100        ;
;  VGA_G[6]      ; CLOCK_50   ; 3.688 ; 3.688 ; Rise       ; clock100        ;
;  VGA_G[7]      ; CLOCK_50   ; 4.099 ; 4.099 ; Rise       ; clock100        ;
;  VGA_G[8]      ; CLOCK_50   ; 4.083 ; 4.083 ; Rise       ; clock100        ;
;  VGA_G[9]      ; CLOCK_50   ; 3.515 ; 3.515 ; Rise       ; clock100        ;
; VGA_R[*]       ; CLOCK_50   ; 4.211 ; 4.211 ; Rise       ; clock100        ;
;  VGA_R[2]      ; CLOCK_50   ; 3.739 ; 3.739 ; Rise       ; clock100        ;
;  VGA_R[3]      ; CLOCK_50   ; 4.068 ; 4.068 ; Rise       ; clock100        ;
;  VGA_R[4]      ; CLOCK_50   ; 3.869 ; 3.869 ; Rise       ; clock100        ;
;  VGA_R[5]      ; CLOCK_50   ; 3.743 ; 3.743 ; Rise       ; clock100        ;
;  VGA_R[6]      ; CLOCK_50   ; 3.771 ; 3.771 ; Rise       ; clock100        ;
;  VGA_R[7]      ; CLOCK_50   ; 4.211 ; 4.211 ; Rise       ; clock100        ;
;  VGA_R[8]      ; CLOCK_50   ; 4.159 ; 4.159 ; Rise       ; clock100        ;
;  VGA_R[9]      ; CLOCK_50   ; 3.562 ; 3.562 ; Rise       ; clock100        ;
; VGA_BLANK      ; clock27    ; 5.099 ; 5.099 ; Rise       ; clock27         ;
; VGA_CLK        ; clock27    ; 2.792 ; 2.792 ; Rise       ; clock27         ;
; VGA_HS         ; clock27    ; 4.689 ; 4.689 ; Rise       ; clock27         ;
; VGA_VS         ; clock27    ; 4.829 ; 4.829 ; Rise       ; clock27         ;
; VGA_CLK        ; clock27    ; 2.792 ; 2.792 ; Fall       ; clock27         ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DRAM_CLK       ; CLOCK_50   ; 0.154 ; 0.154 ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 0.154 ; 0.154 ; Fall       ; CLOCK_50        ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.205 ; 1.205 ; Rise       ; clock100        ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 1.205 ; 1.205 ; Rise       ; clock100        ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 1.215 ; 1.215 ; Rise       ; clock100        ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 1.225 ; 1.225 ; Rise       ; clock100        ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 1.236 ; 1.236 ; Rise       ; clock100        ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 1.236 ; 1.236 ; Rise       ; clock100        ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 1.206 ; 1.206 ; Rise       ; clock100        ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 1.206 ; 1.206 ; Rise       ; clock100        ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 1.206 ; 1.206 ; Rise       ; clock100        ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 1.226 ; 1.226 ; Rise       ; clock100        ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 1.226 ; 1.226 ; Rise       ; clock100        ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 1.236 ; 1.236 ; Rise       ; clock100        ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 1.215 ; 1.215 ; Rise       ; clock100        ;
; DRAM_BA_0      ; CLOCK_50   ; 1.290 ; 1.290 ; Rise       ; clock100        ;
; DRAM_BA_1      ; CLOCK_50   ; 1.290 ; 1.290 ; Rise       ; clock100        ;
; DRAM_CAS_N     ; CLOCK_50   ; 1.270 ; 1.270 ; Rise       ; clock100        ;
; DRAM_CS_N      ; CLOCK_50   ; 1.273 ; 1.273 ; Rise       ; clock100        ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.215 ; 1.215 ; Rise       ; clock100        ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 1.215 ; 1.215 ; Rise       ; clock100        ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 1.245 ; 1.245 ; Rise       ; clock100        ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 1.245 ; 1.245 ; Rise       ; clock100        ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 1.232 ; 1.232 ; Rise       ; clock100        ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 1.232 ; 1.232 ; Rise       ; clock100        ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 1.232 ; 1.232 ; Rise       ; clock100        ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 1.232 ; 1.232 ; Rise       ; clock100        ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 1.268 ; 1.268 ; Rise       ; clock100        ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.238 ; 1.238 ; Rise       ; clock100        ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.268 ; 1.268 ; Rise       ; clock100        ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.268 ; 1.268 ; Rise       ; clock100        ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.263 ; 1.263 ; Rise       ; clock100        ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.263 ; 1.263 ; Rise       ; clock100        ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.273 ; 1.273 ; Rise       ; clock100        ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.273 ; 1.273 ; Rise       ; clock100        ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.247 ; 1.247 ; Rise       ; clock100        ;
; DRAM_LDQM      ; CLOCK_50   ; 1.287 ; 1.287 ; Rise       ; clock100        ;
; DRAM_RAS_N     ; CLOCK_50   ; 1.270 ; 1.270 ; Rise       ; clock100        ;
; DRAM_UDQM      ; CLOCK_50   ; 1.247 ; 1.247 ; Rise       ; clock100        ;
; DRAM_WE_N      ; CLOCK_50   ; 1.287 ; 1.287 ; Rise       ; clock100        ;
; LEDR[*]        ; CLOCK_50   ; 2.676 ; 2.676 ; Rise       ; clock100        ;
;  LEDR[0]       ; CLOCK_50   ; 4.134 ; 4.134 ; Rise       ; clock100        ;
;  LEDR[1]       ; CLOCK_50   ; 3.042 ; 3.042 ; Rise       ; clock100        ;
;  LEDR[2]       ; CLOCK_50   ; 3.290 ; 3.290 ; Rise       ; clock100        ;
;  LEDR[16]      ; CLOCK_50   ; 2.678 ; 2.678 ; Rise       ; clock100        ;
;  LEDR[17]      ; CLOCK_50   ; 2.676 ; 2.676 ; Rise       ; clock100        ;
; VGA_B[*]       ; CLOCK_50   ; 3.363 ; 3.363 ; Rise       ; clock100        ;
;  VGA_B[2]      ; CLOCK_50   ; 3.363 ; 3.363 ; Rise       ; clock100        ;
;  VGA_B[3]      ; CLOCK_50   ; 3.814 ; 3.814 ; Rise       ; clock100        ;
;  VGA_B[4]      ; CLOCK_50   ; 3.583 ; 3.583 ; Rise       ; clock100        ;
;  VGA_B[5]      ; CLOCK_50   ; 3.442 ; 3.442 ; Rise       ; clock100        ;
;  VGA_B[6]      ; CLOCK_50   ; 3.668 ; 3.668 ; Rise       ; clock100        ;
;  VGA_B[7]      ; CLOCK_50   ; 4.090 ; 4.090 ; Rise       ; clock100        ;
;  VGA_B[8]      ; CLOCK_50   ; 4.053 ; 4.053 ; Rise       ; clock100        ;
;  VGA_B[9]      ; CLOCK_50   ; 3.461 ; 3.461 ; Rise       ; clock100        ;
; VGA_G[*]       ; CLOCK_50   ; 3.515 ; 3.515 ; Rise       ; clock100        ;
;  VGA_G[2]      ; CLOCK_50   ; 3.625 ; 3.625 ; Rise       ; clock100        ;
;  VGA_G[3]      ; CLOCK_50   ; 3.968 ; 3.968 ; Rise       ; clock100        ;
;  VGA_G[4]      ; CLOCK_50   ; 3.676 ; 3.676 ; Rise       ; clock100        ;
;  VGA_G[5]      ; CLOCK_50   ; 3.573 ; 3.573 ; Rise       ; clock100        ;
;  VGA_G[6]      ; CLOCK_50   ; 3.688 ; 3.688 ; Rise       ; clock100        ;
;  VGA_G[7]      ; CLOCK_50   ; 4.099 ; 4.099 ; Rise       ; clock100        ;
;  VGA_G[8]      ; CLOCK_50   ; 4.083 ; 4.083 ; Rise       ; clock100        ;
;  VGA_G[9]      ; CLOCK_50   ; 3.515 ; 3.515 ; Rise       ; clock100        ;
; VGA_R[*]       ; CLOCK_50   ; 3.562 ; 3.562 ; Rise       ; clock100        ;
;  VGA_R[2]      ; CLOCK_50   ; 3.739 ; 3.739 ; Rise       ; clock100        ;
;  VGA_R[3]      ; CLOCK_50   ; 4.068 ; 4.068 ; Rise       ; clock100        ;
;  VGA_R[4]      ; CLOCK_50   ; 3.869 ; 3.869 ; Rise       ; clock100        ;
;  VGA_R[5]      ; CLOCK_50   ; 3.743 ; 3.743 ; Rise       ; clock100        ;
;  VGA_R[6]      ; CLOCK_50   ; 3.771 ; 3.771 ; Rise       ; clock100        ;
;  VGA_R[7]      ; CLOCK_50   ; 4.211 ; 4.211 ; Rise       ; clock100        ;
;  VGA_R[8]      ; CLOCK_50   ; 4.159 ; 4.159 ; Rise       ; clock100        ;
;  VGA_R[9]      ; CLOCK_50   ; 3.562 ; 3.562 ; Rise       ; clock100        ;
; VGA_BLANK      ; clock27    ; 4.995 ; 4.995 ; Rise       ; clock27         ;
; VGA_CLK        ; clock27    ; 2.792 ; 2.792 ; Rise       ; clock27         ;
; VGA_HS         ; clock27    ; 4.689 ; 4.689 ; Rise       ; clock27         ;
; VGA_VS         ; clock27    ; 4.829 ; 4.829 ; Rise       ; clock27         ;
; VGA_CLK        ; clock27    ; 2.792 ; 2.792 ; Fall       ; clock27         ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; VGA_B[2]    ; 3.498 ;       ;       ; 3.498 ;
; SW[2]      ; VGA_B[3]    ; 3.593 ;       ;       ; 3.593 ;
; SW[2]      ; VGA_B[4]    ; 3.561 ;       ;       ; 3.561 ;
; SW[2]      ; VGA_B[5]    ; 3.545 ;       ;       ; 3.545 ;
; SW[2]      ; VGA_B[6]    ; 3.630 ;       ;       ; 3.630 ;
; SW[2]      ; VGA_B[7]    ; 3.634 ;       ;       ; 3.634 ;
; SW[2]      ; VGA_B[8]    ; 3.620 ;       ;       ; 3.620 ;
; SW[2]      ; VGA_B[9]    ; 3.613 ;       ;       ; 3.613 ;
; SW[2]      ; VGA_G[2]    ;       ; 3.737 ; 3.737 ;       ;
; SW[2]      ; VGA_G[3]    ; 3.747 ;       ;       ; 3.747 ;
; SW[2]      ; VGA_G[4]    ; 3.654 ;       ;       ; 3.654 ;
; SW[2]      ; VGA_G[5]    ;       ; 3.652 ; 3.652 ;       ;
; SW[2]      ; VGA_G[6]    ;       ; 3.627 ; 3.627 ;       ;
; SW[2]      ; VGA_G[7]    ; 3.643 ;       ;       ; 3.643 ;
; SW[2]      ; VGA_G[8]    ; 3.650 ;       ;       ; 3.650 ;
; SW[2]      ; VGA_G[9]    ;       ; 3.644 ; 3.644 ;       ;
; SW[2]      ; VGA_R[2]    ; 3.874 ;       ;       ; 3.874 ;
; SW[2]      ; VGA_R[3]    ; 3.847 ;       ;       ; 3.847 ;
; SW[2]      ; VGA_R[4]    ; 3.847 ;       ;       ; 3.847 ;
; SW[2]      ; VGA_R[5]    ; 3.846 ;       ;       ; 3.846 ;
; SW[2]      ; VGA_R[6]    ; 3.733 ;       ;       ; 3.733 ;
; SW[2]      ; VGA_R[7]    ; 3.755 ;       ;       ; 3.755 ;
; SW[2]      ; VGA_R[8]    ; 3.726 ;       ;       ; 3.726 ;
; SW[2]      ; VGA_R[9]    ; 3.714 ;       ;       ; 3.714 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; VGA_B[2]    ; 3.498 ;       ;       ; 3.498 ;
; SW[2]      ; VGA_B[3]    ; 3.593 ;       ;       ; 3.593 ;
; SW[2]      ; VGA_B[4]    ; 3.561 ;       ;       ; 3.561 ;
; SW[2]      ; VGA_B[5]    ; 3.545 ;       ;       ; 3.545 ;
; SW[2]      ; VGA_B[6]    ; 3.630 ;       ;       ; 3.630 ;
; SW[2]      ; VGA_B[7]    ; 3.634 ;       ;       ; 3.634 ;
; SW[2]      ; VGA_B[8]    ; 3.620 ;       ;       ; 3.620 ;
; SW[2]      ; VGA_B[9]    ; 3.613 ;       ;       ; 3.613 ;
; SW[2]      ; VGA_G[2]    ;       ; 3.737 ; 3.737 ;       ;
; SW[2]      ; VGA_G[3]    ; 3.747 ;       ;       ; 3.747 ;
; SW[2]      ; VGA_G[4]    ; 3.654 ;       ;       ; 3.654 ;
; SW[2]      ; VGA_G[5]    ;       ; 3.652 ; 3.652 ;       ;
; SW[2]      ; VGA_G[6]    ;       ; 3.627 ; 3.627 ;       ;
; SW[2]      ; VGA_G[7]    ; 3.643 ;       ;       ; 3.643 ;
; SW[2]      ; VGA_G[8]    ; 3.650 ;       ;       ; 3.650 ;
; SW[2]      ; VGA_G[9]    ;       ; 3.644 ; 3.644 ;       ;
; SW[2]      ; VGA_R[2]    ; 3.874 ;       ;       ; 3.874 ;
; SW[2]      ; VGA_R[3]    ; 3.847 ;       ;       ; 3.847 ;
; SW[2]      ; VGA_R[4]    ; 3.847 ;       ;       ; 3.847 ;
; SW[2]      ; VGA_R[5]    ; 3.846 ;       ;       ; 3.846 ;
; SW[2]      ; VGA_R[6]    ; 3.733 ;       ;       ; 3.733 ;
; SW[2]      ; VGA_R[7]    ; 3.755 ;       ;       ; 3.755 ;
; SW[2]      ; VGA_R[8]    ; 3.726 ;       ;       ; 3.726 ;
; SW[2]      ; VGA_R[9]    ; 3.714 ;       ;       ; 3.714 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 0.305  ; 0.215 ; 2.086    ; 1.613   ; 2.873               ;
;  CLOCK_50            ; N/A    ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  altera_reserved_tck ; N/A    ; N/A   ; N/A      ; N/A     ; 97.778              ;
;  clock100            ; 0.305  ; 0.215 ; 2.086    ; 1.613   ; 2.873               ;
;  clock27             ; 30.177 ; 0.215 ; N/A      ; N/A     ; 16.120              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clock100            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clock27             ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.902 ; 1.902 ; Rise       ; clock100        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.872 ; 1.872 ; Rise       ; clock100        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.902 ; 1.902 ; Rise       ; clock100        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.902 ; 1.902 ; Rise       ; clock100        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.874 ; 1.874 ; Rise       ; clock100        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.874 ; 1.874 ; Rise       ; clock100        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.874 ; 1.874 ; Rise       ; clock100        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.874 ; 1.874 ; Rise       ; clock100        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.898 ; 1.898 ; Rise       ; clock100        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.868 ; 1.868 ; Rise       ; clock100        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.898 ; 1.898 ; Rise       ; clock100        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.898 ; 1.898 ; Rise       ; clock100        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.883 ; 1.883 ; Rise       ; clock100        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.883 ; 1.883 ; Rise       ; clock100        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.893 ; 1.893 ; Rise       ; clock100        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.893 ; 1.893 ; Rise       ; clock100        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.859 ; 1.859 ; Rise       ; clock100        ;
; TD_DATA[*]   ; clock27    ; 6.503 ; 6.503 ; Rise       ; clock27         ;
;  TD_DATA[0]  ; clock27    ; 6.503 ; 6.503 ; Rise       ; clock27         ;
;  TD_DATA[1]  ; clock27    ; 6.355 ; 6.355 ; Rise       ; clock27         ;
;  TD_DATA[2]  ; clock27    ; 6.249 ; 6.249 ; Rise       ; clock27         ;
;  TD_DATA[3]  ; clock27    ; 6.006 ; 6.006 ; Rise       ; clock27         ;
;  TD_DATA[4]  ; clock27    ; 6.458 ; 6.458 ; Rise       ; clock27         ;
;  TD_DATA[5]  ; clock27    ; 6.418 ; 6.418 ; Rise       ; clock27         ;
;  TD_DATA[6]  ; clock27    ; 6.457 ; 6.457 ; Rise       ; clock27         ;
;  TD_DATA[7]  ; clock27    ; 6.462 ; 6.462 ; Rise       ; clock27         ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -1.161 ; -1.161 ; Rise       ; clock100        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -1.173 ; -1.173 ; Rise       ; clock100        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -1.203 ; -1.203 ; Rise       ; clock100        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.203 ; -1.203 ; Rise       ; clock100        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -1.176 ; -1.176 ; Rise       ; clock100        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -1.176 ; -1.176 ; Rise       ; clock100        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -1.176 ; -1.176 ; Rise       ; clock100        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -1.176 ; -1.176 ; Rise       ; clock100        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -1.200 ; -1.200 ; Rise       ; clock100        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -1.170 ; -1.170 ; Rise       ; clock100        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -1.200 ; -1.200 ; Rise       ; clock100        ;
;  DRAM_DQ[10] ; CLOCK_50   ; -1.200 ; -1.200 ; Rise       ; clock100        ;
;  DRAM_DQ[11] ; CLOCK_50   ; -1.185 ; -1.185 ; Rise       ; clock100        ;
;  DRAM_DQ[12] ; CLOCK_50   ; -1.185 ; -1.185 ; Rise       ; clock100        ;
;  DRAM_DQ[13] ; CLOCK_50   ; -1.195 ; -1.195 ; Rise       ; clock100        ;
;  DRAM_DQ[14] ; CLOCK_50   ; -1.195 ; -1.195 ; Rise       ; clock100        ;
;  DRAM_DQ[15] ; CLOCK_50   ; -1.161 ; -1.161 ; Rise       ; clock100        ;
; TD_DATA[*]   ; clock27    ; -2.123 ; -2.123 ; Rise       ; clock27         ;
;  TD_DATA[0]  ; clock27    ; -2.245 ; -2.245 ; Rise       ; clock27         ;
;  TD_DATA[1]  ; clock27    ; -2.283 ; -2.283 ; Rise       ; clock27         ;
;  TD_DATA[2]  ; clock27    ; -2.232 ; -2.232 ; Rise       ; clock27         ;
;  TD_DATA[3]  ; clock27    ; -2.225 ; -2.225 ; Rise       ; clock27         ;
;  TD_DATA[4]  ; clock27    ; -2.174 ; -2.174 ; Rise       ; clock27         ;
;  TD_DATA[5]  ; clock27    ; -2.123 ; -2.123 ; Rise       ; clock27         ;
;  TD_DATA[6]  ; clock27    ; -2.194 ; -2.194 ; Rise       ; clock27         ;
;  TD_DATA[7]  ; clock27    ; -2.203 ; -2.203 ; Rise       ; clock27         ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DRAM_CLK       ; CLOCK_50   ; 0.868 ; 0.868 ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 0.868 ; 0.868 ; Fall       ; CLOCK_50        ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.627 ; 2.627 ; Rise       ; clock100        ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.596 ; 2.596 ; Rise       ; clock100        ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.606 ; 2.606 ; Rise       ; clock100        ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.616 ; 2.616 ; Rise       ; clock100        ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.626 ; 2.626 ; Rise       ; clock100        ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.626 ; 2.626 ; Rise       ; clock100        ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.596 ; 2.596 ; Rise       ; clock100        ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.596 ; 2.596 ; Rise       ; clock100        ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.597 ; 2.597 ; Rise       ; clock100        ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.617 ; 2.617 ; Rise       ; clock100        ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.617 ; 2.617 ; Rise       ; clock100        ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.627 ; 2.627 ; Rise       ; clock100        ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.607 ; 2.607 ; Rise       ; clock100        ;
; DRAM_BA_0      ; CLOCK_50   ; 2.684 ; 2.684 ; Rise       ; clock100        ;
; DRAM_BA_1      ; CLOCK_50   ; 2.684 ; 2.684 ; Rise       ; clock100        ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.664 ; 2.664 ; Rise       ; clock100        ;
; DRAM_CS_N      ; CLOCK_50   ; 2.666 ; 2.666 ; Rise       ; clock100        ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.666 ; 2.666 ; Rise       ; clock100        ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.607 ; 2.607 ; Rise       ; clock100        ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.637 ; 2.637 ; Rise       ; clock100        ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.637 ; 2.637 ; Rise       ; clock100        ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.625 ; 2.625 ; Rise       ; clock100        ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.625 ; 2.625 ; Rise       ; clock100        ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.625 ; 2.625 ; Rise       ; clock100        ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.625 ; 2.625 ; Rise       ; clock100        ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.661 ; 2.661 ; Rise       ; clock100        ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.631 ; 2.631 ; Rise       ; clock100        ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.661 ; 2.661 ; Rise       ; clock100        ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.661 ; 2.661 ; Rise       ; clock100        ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.656 ; 2.656 ; Rise       ; clock100        ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.656 ; 2.656 ; Rise       ; clock100        ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.666 ; 2.666 ; Rise       ; clock100        ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.666 ; 2.666 ; Rise       ; clock100        ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.640 ; 2.640 ; Rise       ; clock100        ;
; DRAM_LDQM      ; CLOCK_50   ; 2.680 ; 2.680 ; Rise       ; clock100        ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.664 ; 2.664 ; Rise       ; clock100        ;
; DRAM_UDQM      ; CLOCK_50   ; 2.640 ; 2.640 ; Rise       ; clock100        ;
; DRAM_WE_N      ; CLOCK_50   ; 2.680 ; 2.680 ; Rise       ; clock100        ;
; LEDR[*]        ; CLOCK_50   ; 8.439 ; 8.439 ; Rise       ; clock100        ;
;  LEDR[0]       ; CLOCK_50   ; 8.439 ; 8.439 ; Rise       ; clock100        ;
;  LEDR[1]       ; CLOCK_50   ; 5.891 ; 5.891 ; Rise       ; clock100        ;
;  LEDR[2]       ; CLOCK_50   ; 6.505 ; 6.505 ; Rise       ; clock100        ;
;  LEDR[16]      ; CLOCK_50   ; 5.309 ; 5.309 ; Rise       ; clock100        ;
;  LEDR[17]      ; CLOCK_50   ; 5.303 ; 5.303 ; Rise       ; clock100        ;
; VGA_B[*]       ; CLOCK_50   ; 8.142 ; 8.142 ; Rise       ; clock100        ;
;  VGA_B[2]      ; CLOCK_50   ; 6.649 ; 6.649 ; Rise       ; clock100        ;
;  VGA_B[3]      ; CLOCK_50   ; 7.792 ; 7.792 ; Rise       ; clock100        ;
;  VGA_B[4]      ; CLOCK_50   ; 7.004 ; 7.004 ; Rise       ; clock100        ;
;  VGA_B[5]      ; CLOCK_50   ; 6.745 ; 6.745 ; Rise       ; clock100        ;
;  VGA_B[6]      ; CLOCK_50   ; 7.252 ; 7.252 ; Rise       ; clock100        ;
;  VGA_B[7]      ; CLOCK_50   ; 8.142 ; 8.142 ; Rise       ; clock100        ;
;  VGA_B[8]      ; CLOCK_50   ; 8.046 ; 8.046 ; Rise       ; clock100        ;
;  VGA_B[9]      ; CLOCK_50   ; 6.766 ; 6.766 ; Rise       ; clock100        ;
; VGA_G[*]       ; CLOCK_50   ; 8.166 ; 8.166 ; Rise       ; clock100        ;
;  VGA_G[2]      ; CLOCK_50   ; 7.158 ; 7.158 ; Rise       ; clock100        ;
;  VGA_G[3]      ; CLOCK_50   ; 8.077 ; 8.077 ; Rise       ; clock100        ;
;  VGA_G[4]      ; CLOCK_50   ; 7.232 ; 7.232 ; Rise       ; clock100        ;
;  VGA_G[5]      ; CLOCK_50   ; 7.014 ; 7.014 ; Rise       ; clock100        ;
;  VGA_G[6]      ; CLOCK_50   ; 7.289 ; 7.289 ; Rise       ; clock100        ;
;  VGA_G[7]      ; CLOCK_50   ; 8.166 ; 8.166 ; Rise       ; clock100        ;
;  VGA_G[8]      ; CLOCK_50   ; 8.091 ; 8.091 ; Rise       ; clock100        ;
;  VGA_G[9]      ; CLOCK_50   ; 6.833 ; 6.833 ; Rise       ; clock100        ;
; VGA_R[*]       ; CLOCK_50   ; 8.401 ; 8.401 ; Rise       ; clock100        ;
;  VGA_R[2]      ; CLOCK_50   ; 7.416 ; 7.416 ; Rise       ; clock100        ;
;  VGA_R[3]      ; CLOCK_50   ; 8.302 ; 8.302 ; Rise       ; clock100        ;
;  VGA_R[4]      ; CLOCK_50   ; 7.678 ; 7.678 ; Rise       ; clock100        ;
;  VGA_R[5]      ; CLOCK_50   ; 7.436 ; 7.436 ; Rise       ; clock100        ;
;  VGA_R[6]      ; CLOCK_50   ; 7.489 ; 7.489 ; Rise       ; clock100        ;
;  VGA_R[7]      ; CLOCK_50   ; 8.401 ; 8.401 ; Rise       ; clock100        ;
;  VGA_R[8]      ; CLOCK_50   ; 8.289 ; 8.289 ; Rise       ; clock100        ;
;  VGA_R[9]      ; CLOCK_50   ; 7.000 ; 7.000 ; Rise       ; clock100        ;
; VGA_BLANK      ; clock27    ; 9.340 ; 9.340 ; Rise       ; clock27         ;
; VGA_CLK        ; clock27    ; 5.155 ; 5.155 ; Rise       ; clock27         ;
; VGA_HS         ; clock27    ; 8.453 ; 8.453 ; Rise       ; clock27         ;
; VGA_VS         ; clock27    ; 8.794 ; 8.794 ; Rise       ; clock27         ;
; VGA_CLK        ; clock27    ; 5.155 ; 5.155 ; Fall       ; clock27         ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DRAM_CLK       ; CLOCK_50   ; 0.154 ; 0.154 ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 0.154 ; 0.154 ; Fall       ; CLOCK_50        ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.205 ; 1.205 ; Rise       ; clock100        ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 1.205 ; 1.205 ; Rise       ; clock100        ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 1.215 ; 1.215 ; Rise       ; clock100        ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 1.225 ; 1.225 ; Rise       ; clock100        ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 1.236 ; 1.236 ; Rise       ; clock100        ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 1.236 ; 1.236 ; Rise       ; clock100        ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 1.206 ; 1.206 ; Rise       ; clock100        ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 1.206 ; 1.206 ; Rise       ; clock100        ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 1.206 ; 1.206 ; Rise       ; clock100        ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 1.226 ; 1.226 ; Rise       ; clock100        ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 1.226 ; 1.226 ; Rise       ; clock100        ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 1.236 ; 1.236 ; Rise       ; clock100        ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 1.215 ; 1.215 ; Rise       ; clock100        ;
; DRAM_BA_0      ; CLOCK_50   ; 1.290 ; 1.290 ; Rise       ; clock100        ;
; DRAM_BA_1      ; CLOCK_50   ; 1.290 ; 1.290 ; Rise       ; clock100        ;
; DRAM_CAS_N     ; CLOCK_50   ; 1.270 ; 1.270 ; Rise       ; clock100        ;
; DRAM_CS_N      ; CLOCK_50   ; 1.273 ; 1.273 ; Rise       ; clock100        ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.215 ; 1.215 ; Rise       ; clock100        ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 1.215 ; 1.215 ; Rise       ; clock100        ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 1.245 ; 1.245 ; Rise       ; clock100        ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 1.245 ; 1.245 ; Rise       ; clock100        ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 1.232 ; 1.232 ; Rise       ; clock100        ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 1.232 ; 1.232 ; Rise       ; clock100        ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 1.232 ; 1.232 ; Rise       ; clock100        ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 1.232 ; 1.232 ; Rise       ; clock100        ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 1.268 ; 1.268 ; Rise       ; clock100        ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.238 ; 1.238 ; Rise       ; clock100        ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.268 ; 1.268 ; Rise       ; clock100        ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.268 ; 1.268 ; Rise       ; clock100        ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.263 ; 1.263 ; Rise       ; clock100        ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.263 ; 1.263 ; Rise       ; clock100        ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.273 ; 1.273 ; Rise       ; clock100        ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.273 ; 1.273 ; Rise       ; clock100        ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.247 ; 1.247 ; Rise       ; clock100        ;
; DRAM_LDQM      ; CLOCK_50   ; 1.287 ; 1.287 ; Rise       ; clock100        ;
; DRAM_RAS_N     ; CLOCK_50   ; 1.270 ; 1.270 ; Rise       ; clock100        ;
; DRAM_UDQM      ; CLOCK_50   ; 1.247 ; 1.247 ; Rise       ; clock100        ;
; DRAM_WE_N      ; CLOCK_50   ; 1.287 ; 1.287 ; Rise       ; clock100        ;
; LEDR[*]        ; CLOCK_50   ; 2.676 ; 2.676 ; Rise       ; clock100        ;
;  LEDR[0]       ; CLOCK_50   ; 4.134 ; 4.134 ; Rise       ; clock100        ;
;  LEDR[1]       ; CLOCK_50   ; 3.042 ; 3.042 ; Rise       ; clock100        ;
;  LEDR[2]       ; CLOCK_50   ; 3.290 ; 3.290 ; Rise       ; clock100        ;
;  LEDR[16]      ; CLOCK_50   ; 2.678 ; 2.678 ; Rise       ; clock100        ;
;  LEDR[17]      ; CLOCK_50   ; 2.676 ; 2.676 ; Rise       ; clock100        ;
; VGA_B[*]       ; CLOCK_50   ; 3.363 ; 3.363 ; Rise       ; clock100        ;
;  VGA_B[2]      ; CLOCK_50   ; 3.363 ; 3.363 ; Rise       ; clock100        ;
;  VGA_B[3]      ; CLOCK_50   ; 3.814 ; 3.814 ; Rise       ; clock100        ;
;  VGA_B[4]      ; CLOCK_50   ; 3.583 ; 3.583 ; Rise       ; clock100        ;
;  VGA_B[5]      ; CLOCK_50   ; 3.442 ; 3.442 ; Rise       ; clock100        ;
;  VGA_B[6]      ; CLOCK_50   ; 3.668 ; 3.668 ; Rise       ; clock100        ;
;  VGA_B[7]      ; CLOCK_50   ; 4.090 ; 4.090 ; Rise       ; clock100        ;
;  VGA_B[8]      ; CLOCK_50   ; 4.053 ; 4.053 ; Rise       ; clock100        ;
;  VGA_B[9]      ; CLOCK_50   ; 3.461 ; 3.461 ; Rise       ; clock100        ;
; VGA_G[*]       ; CLOCK_50   ; 3.515 ; 3.515 ; Rise       ; clock100        ;
;  VGA_G[2]      ; CLOCK_50   ; 3.625 ; 3.625 ; Rise       ; clock100        ;
;  VGA_G[3]      ; CLOCK_50   ; 3.968 ; 3.968 ; Rise       ; clock100        ;
;  VGA_G[4]      ; CLOCK_50   ; 3.676 ; 3.676 ; Rise       ; clock100        ;
;  VGA_G[5]      ; CLOCK_50   ; 3.573 ; 3.573 ; Rise       ; clock100        ;
;  VGA_G[6]      ; CLOCK_50   ; 3.688 ; 3.688 ; Rise       ; clock100        ;
;  VGA_G[7]      ; CLOCK_50   ; 4.099 ; 4.099 ; Rise       ; clock100        ;
;  VGA_G[8]      ; CLOCK_50   ; 4.083 ; 4.083 ; Rise       ; clock100        ;
;  VGA_G[9]      ; CLOCK_50   ; 3.515 ; 3.515 ; Rise       ; clock100        ;
; VGA_R[*]       ; CLOCK_50   ; 3.562 ; 3.562 ; Rise       ; clock100        ;
;  VGA_R[2]      ; CLOCK_50   ; 3.739 ; 3.739 ; Rise       ; clock100        ;
;  VGA_R[3]      ; CLOCK_50   ; 4.068 ; 4.068 ; Rise       ; clock100        ;
;  VGA_R[4]      ; CLOCK_50   ; 3.869 ; 3.869 ; Rise       ; clock100        ;
;  VGA_R[5]      ; CLOCK_50   ; 3.743 ; 3.743 ; Rise       ; clock100        ;
;  VGA_R[6]      ; CLOCK_50   ; 3.771 ; 3.771 ; Rise       ; clock100        ;
;  VGA_R[7]      ; CLOCK_50   ; 4.211 ; 4.211 ; Rise       ; clock100        ;
;  VGA_R[8]      ; CLOCK_50   ; 4.159 ; 4.159 ; Rise       ; clock100        ;
;  VGA_R[9]      ; CLOCK_50   ; 3.562 ; 3.562 ; Rise       ; clock100        ;
; VGA_BLANK      ; clock27    ; 4.995 ; 4.995 ; Rise       ; clock27         ;
; VGA_CLK        ; clock27    ; 2.792 ; 2.792 ; Rise       ; clock27         ;
; VGA_HS         ; clock27    ; 4.689 ; 4.689 ; Rise       ; clock27         ;
; VGA_VS         ; clock27    ; 4.829 ; 4.829 ; Rise       ; clock27         ;
; VGA_CLK        ; clock27    ; 2.792 ; 2.792 ; Fall       ; clock27         ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Progagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; VGA_B[2]    ; 6.600 ;       ;       ; 6.600 ;
; SW[2]      ; VGA_B[3]    ; 6.815 ;       ;       ; 6.815 ;
; SW[2]      ; VGA_B[4]    ; 6.655 ;       ;       ; 6.655 ;
; SW[2]      ; VGA_B[5]    ; 6.635 ;       ;       ; 6.635 ;
; SW[2]      ; VGA_B[6]    ; 6.849 ;       ;       ; 6.849 ;
; SW[2]      ; VGA_B[7]    ; 6.854 ;       ;       ; 6.854 ;
; SW[2]      ; VGA_B[8]    ; 6.840 ;       ;       ; 6.840 ;
; SW[2]      ; VGA_B[9]    ; 6.835 ;       ;       ; 6.835 ;
; SW[2]      ; VGA_G[2]    ;       ; 7.084 ; 7.084 ;       ;
; SW[2]      ; VGA_G[3]    ; 7.100 ;       ;       ; 7.100 ;
; SW[2]      ; VGA_G[4]    ; 6.883 ;       ;       ; 6.883 ;
; SW[2]      ; VGA_G[5]    ;       ; 6.878 ; 6.878 ;       ;
; SW[2]      ; VGA_G[6]    ;       ; 6.863 ; 6.863 ;       ;
; SW[2]      ; VGA_G[7]    ; 6.878 ;       ;       ; 6.878 ;
; SW[2]      ; VGA_G[8]    ; 6.885 ;       ;       ; 6.885 ;
; SW[2]      ; VGA_G[9]    ;       ; 6.874 ; 6.874 ;       ;
; SW[2]      ; VGA_R[2]    ; 7.367 ;       ;       ; 7.367 ;
; SW[2]      ; VGA_R[3]    ; 7.325 ;       ;       ; 7.325 ;
; SW[2]      ; VGA_R[4]    ; 7.329 ;       ;       ; 7.329 ;
; SW[2]      ; VGA_R[5]    ; 7.326 ;       ;       ; 7.326 ;
; SW[2]      ; VGA_R[6]    ; 7.086 ;       ;       ; 7.086 ;
; SW[2]      ; VGA_R[7]    ; 7.113 ;       ;       ; 7.113 ;
; SW[2]      ; VGA_R[8]    ; 7.083 ;       ;       ; 7.083 ;
; SW[2]      ; VGA_R[9]    ; 7.069 ;       ;       ; 7.069 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; VGA_B[2]    ; 3.498 ;       ;       ; 3.498 ;
; SW[2]      ; VGA_B[3]    ; 3.593 ;       ;       ; 3.593 ;
; SW[2]      ; VGA_B[4]    ; 3.561 ;       ;       ; 3.561 ;
; SW[2]      ; VGA_B[5]    ; 3.545 ;       ;       ; 3.545 ;
; SW[2]      ; VGA_B[6]    ; 3.630 ;       ;       ; 3.630 ;
; SW[2]      ; VGA_B[7]    ; 3.634 ;       ;       ; 3.634 ;
; SW[2]      ; VGA_B[8]    ; 3.620 ;       ;       ; 3.620 ;
; SW[2]      ; VGA_B[9]    ; 3.613 ;       ;       ; 3.613 ;
; SW[2]      ; VGA_G[2]    ;       ; 3.737 ; 3.737 ;       ;
; SW[2]      ; VGA_G[3]    ; 3.747 ;       ;       ; 3.747 ;
; SW[2]      ; VGA_G[4]    ; 3.654 ;       ;       ; 3.654 ;
; SW[2]      ; VGA_G[5]    ;       ; 3.652 ; 3.652 ;       ;
; SW[2]      ; VGA_G[6]    ;       ; 3.627 ; 3.627 ;       ;
; SW[2]      ; VGA_G[7]    ; 3.643 ;       ;       ; 3.643 ;
; SW[2]      ; VGA_G[8]    ; 3.650 ;       ;       ; 3.650 ;
; SW[2]      ; VGA_G[9]    ;       ; 3.644 ; 3.644 ;       ;
; SW[2]      ; VGA_R[2]    ; 3.874 ;       ;       ; 3.874 ;
; SW[2]      ; VGA_R[3]    ; 3.847 ;       ;       ; 3.847 ;
; SW[2]      ; VGA_R[4]    ; 3.847 ;       ;       ; 3.847 ;
; SW[2]      ; VGA_R[5]    ; 3.846 ;       ;       ; 3.846 ;
; SW[2]      ; VGA_R[6]    ; 3.733 ;       ;       ; 3.733 ;
; SW[2]      ; VGA_R[7]    ; 3.755 ;       ;       ; 3.755 ;
; SW[2]      ; VGA_R[8]    ; 3.726 ;       ;       ; 3.726 ;
; SW[2]      ; VGA_R[9]    ; 3.714 ;       ;       ; 3.714 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------+
; Setup Transfers                                                     ;
+------------+----------+------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+------------+----------+----------+----------+
; clock27    ; clock27  ; 2278       ; 0        ; 0        ; 0        ;
; clock100   ; clock27  ; false path ; 0        ; 0        ; 0        ;
; clock27    ; clock100 ; false path ; 0        ; 0        ; 0        ;
; clock100   ; clock100 ; 561218     ; 64       ; 224      ; 0        ;
+------------+----------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Hold Transfers                                                      ;
+------------+----------+------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+------------+----------+----------+----------+
; clock27    ; clock27  ; 2278       ; 0        ; 0        ; 0        ;
; clock100   ; clock27  ; false path ; 0        ; 0        ; 0        ;
; clock27    ; clock100 ; false path ; 0        ; 0        ; 0        ;
; clock100   ; clock100 ; 561218     ; 64       ; 224      ; 0        ;
+------------+----------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Recovery Transfers                                                  ;
+------------+----------+------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+------------+----------+----------+----------+
; clock100   ; clock27  ; false path ; 0        ; 0        ; 0        ;
; clock100   ; clock100 ; 2261       ; 0        ; 32       ; 0        ;
+------------+----------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Removal Transfers                                                   ;
+------------+----------+------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+------------+----------+----------+----------+
; clock100   ; clock27  ; false path ; 0        ; 0        ; 0        ;
; clock100   ; clock100 ; 2261       ; 0        ; 32       ; 0        ;
+------------+----------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 124   ; 124  ;
; Unconstrained Output Ports      ; 34    ; 34   ;
; Unconstrained Output Port Paths ; 59    ; 59   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Sat Dec 07 22:10:56 2013
Info: Command: quartus_sta DE2_BaseProject -c DE2_BaseProject
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'final_fpga/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'final_fpga/synthesis/submodules/final_fpga_cpu.sdc'
Info (332104): Reading SDC File: 'DE2_BaseProject.out.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332070): Port "DRAM_DQ[0]" relative to the rising edge of clock "clock100" does not specify a min-fall input delay
Warning (332070): Port "DRAM_DQ[0]" relative to the rising edge of clock "clock100" does not specify a min-rise input delay
Warning (332070): Port "DRAM_DQ[10]" relative to the rising edge of clock "clock100" does not specify a min-fall input delay
Warning (332070): Port "DRAM_DQ[10]" relative to the rising edge of clock "clock100" does not specify a min-rise input delay
Warning (332070): Port "DRAM_DQ[11]" relative to the rising edge of clock "clock100" does not specify a min-fall input delay
Warning (332070): Port "DRAM_DQ[11]" relative to the rising edge of clock "clock100" does not specify a min-rise input delay
Warning (332070): Port "DRAM_DQ[12]" relative to the rising edge of clock "clock100" does not specify a min-fall input delay
Warning (332070): Port "DRAM_DQ[12]" relative to the rising edge of clock "clock100" does not specify a min-rise input delay
Warning (332070): Port "DRAM_DQ[13]" relative to the rising edge of clock "clock100" does not specify a min-fall input delay
Warning (332070): Port "DRAM_DQ[13]" relative to the rising edge of clock "clock100" does not specify a min-rise input delay
Warning (332070): Port "DRAM_DQ[14]" relative to the rising edge of clock "clock100" does not specify a min-fall input delay
Warning (332070): Port "DRAM_DQ[14]" relative to the rising edge of clock "clock100" does not specify a min-rise input delay
Warning (332070): Port "DRAM_DQ[15]" relative to the rising edge of clock "clock100" does not specify a min-fall input delay
Warning (332070): Port "DRAM_DQ[15]" relative to the rising edge of clock "clock100" does not specify a min-rise input delay
Warning (332070): Port "DRAM_DQ[1]" relative to the rising edge of clock "clock100" does not specify a min-fall input delay
Warning (332070): Port "DRAM_DQ[1]" relative to the rising edge of clock "clock100" does not specify a min-rise input delay
Warning (332070): Port "DRAM_DQ[2]" relative to the rising edge of clock "clock100" does not specify a min-fall input delay
Warning (332070): Port "DRAM_DQ[2]" relative to the rising edge of clock "clock100" does not specify a min-rise input delay
Warning (332070): Port "DRAM_DQ[3]" relative to the rising edge of clock "clock100" does not specify a min-fall input delay
Warning (332070): Port "DRAM_DQ[3]" relative to the rising edge of clock "clock100" does not specify a min-rise input delay
Warning (332070): Port "DRAM_DQ[4]" relative to the rising edge of clock "clock100" does not specify a min-fall input delay
Warning (332070): Port "DRAM_DQ[4]" relative to the rising edge of clock "clock100" does not specify a min-rise input delay
Warning (332070): Port "DRAM_DQ[5]" relative to the rising edge of clock "clock100" does not specify a min-fall input delay
Warning (332070): Port "DRAM_DQ[5]" relative to the rising edge of clock "clock100" does not specify a min-rise input delay
Warning (332070): Port "DRAM_DQ[6]" relative to the rising edge of clock "clock100" does not specify a min-fall input delay
Warning (332070): Port "DRAM_DQ[6]" relative to the rising edge of clock "clock100" does not specify a min-rise input delay
Warning (332070): Port "DRAM_DQ[7]" relative to the rising edge of clock "clock100" does not specify a min-fall input delay
Warning (332070): Port "DRAM_DQ[7]" relative to the rising edge of clock "clock100" does not specify a min-rise input delay
Warning (332070): Port "DRAM_DQ[8]" relative to the rising edge of clock "clock100" does not specify a min-fall input delay
Warning (332070): Port "DRAM_DQ[8]" relative to the rising edge of clock "clock100" does not specify a min-rise input delay
Warning (332070): Port "DRAM_DQ[9]" relative to the rising edge of clock "clock100" does not specify a min-fall input delay
Warning (332070): Port "DRAM_DQ[9]" relative to the rising edge of clock "clock100" does not specify a min-rise input delay
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: xpll|altpll_component|pll|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 0.305
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.305         0.000 clock100 
    Info (332119):    30.177         0.000 clock27 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 clock100 
    Info (332119):     0.391         0.000 clock27 
Info (332146): Worst-case recovery slack is 2.086
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.086         0.000 clock100 
Info (332146): Worst-case removal slack is 2.684
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.684         0.000 clock100 
Info (332146): Worst-case minimum pulse width slack is 2.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.873         0.000 clock100 
    Info (332119):    10.000         0.000 CLOCK_50 
    Info (332119):    16.120         0.000 clock27 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: xpll|altpll_component|pll|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 3.606
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.606         0.000 clock100 
    Info (332119):    33.945         0.000 clock27 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clock100 
    Info (332119):     0.215         0.000 clock27 
Info (332146): Worst-case recovery slack is 3.267
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.267         0.000 clock100 
Info (332146): Worst-case removal slack is 1.613
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.613         0.000 clock100 
Info (332146): Worst-case minimum pulse width slack is 2.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.873         0.000 clock100 
    Info (332119):    10.000         0.000 CLOCK_50 
    Info (332119):    16.120         0.000 clock27 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 551 megabytes
    Info: Processing ended: Sat Dec 07 22:11:02 2013
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:03


