
W25Q_QSPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000493c  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08004bd4  08004bd4  00005bd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08004c04  08004c04  00005c04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08004c0c  08004c0c  00005c0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08004c10  08004c10  00005c10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000001c  24000000  08004c14  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000074  2400001c  08004c30  0000601c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000090  08004c30  00006090  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000601c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000e374  00000000  00000000  0000604a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000020fb  00000000  00000000  000143be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000ab0  00000000  00000000  000164c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000804  00000000  00000000  00016f70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00036b30  00000000  00000000  00017774  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0000e616  00000000  00000000  0004e2a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00159dff  00000000  00000000  0005c8ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001b66b9  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002a74  00000000  00000000  001b66fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006c  00000000  00000000  001b9170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	2400001c 	.word	0x2400001c
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08004bbc 	.word	0x08004bbc

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000020 	.word	0x24000020
 80002d4:	08004bbc 	.word	0x08004bbc

080002d8 <strlen>:
 80002d8:	4603      	mov	r3, r0
 80002da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002de:	2a00      	cmp	r2, #0
 80002e0:	d1fb      	bne.n	80002da <strlen+0x2>
 80002e2:	1a18      	subs	r0, r3, r0
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr

080002e8 <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 80002e8:	b480      	push	{r7}
 80002ea:	b087      	sub	sp, #28
 80002ec:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80002ee:	4b30      	ldr	r3, [pc, #192]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 80002f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80002f4:	4a2e      	ldr	r2, [pc, #184]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 80002f6:	f043 0310 	orr.w	r3, r3, #16
 80002fa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80002fe:	4b2c      	ldr	r3, [pc, #176]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 8000300:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000304:	f003 0310 	and.w	r3, r3, #16
 8000308:	617b      	str	r3, [r7, #20]
 800030a:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800030c:	4b28      	ldr	r3, [pc, #160]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 800030e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000312:	4a27      	ldr	r2, [pc, #156]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 8000314:	f043 0304 	orr.w	r3, r3, #4
 8000318:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800031c:	4b24      	ldr	r3, [pc, #144]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 800031e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000322:	f003 0304 	and.w	r3, r3, #4
 8000326:	613b      	str	r3, [r7, #16]
 8000328:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800032a:	4b21      	ldr	r3, [pc, #132]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 800032c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000330:	4a1f      	ldr	r2, [pc, #124]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 8000332:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000336:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800033a:	4b1d      	ldr	r3, [pc, #116]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 800033c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000340:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000344:	60fb      	str	r3, [r7, #12]
 8000346:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000348:	4b19      	ldr	r3, [pc, #100]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 800034a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800034e:	4a18      	ldr	r2, [pc, #96]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 8000350:	f043 0302 	orr.w	r3, r3, #2
 8000354:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000358:	4b15      	ldr	r3, [pc, #84]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 800035a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800035e:	f003 0302 	and.w	r3, r3, #2
 8000362:	60bb      	str	r3, [r7, #8]
 8000364:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000366:	4b12      	ldr	r3, [pc, #72]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 8000368:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800036c:	4a10      	ldr	r2, [pc, #64]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 800036e:	f043 0308 	orr.w	r3, r3, #8
 8000372:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000376:	4b0e      	ldr	r3, [pc, #56]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 8000378:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800037c:	f003 0308 	and.w	r3, r3, #8
 8000380:	607b      	str	r3, [r7, #4]
 8000382:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000384:	4b0a      	ldr	r3, [pc, #40]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 8000386:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800038a:	4a09      	ldr	r2, [pc, #36]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 800038c:	f043 0301 	orr.w	r3, r3, #1
 8000390:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000394:	4b06      	ldr	r3, [pc, #24]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 8000396:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800039a:	f003 0301 	and.w	r3, r3, #1
 800039e:	603b      	str	r3, [r7, #0]
 80003a0:	683b      	ldr	r3, [r7, #0]

}
 80003a2:	bf00      	nop
 80003a4:	371c      	adds	r7, #28
 80003a6:	46bd      	mov	sp, r7
 80003a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop
 80003b0:	58024400 	.word	0x58024400

080003b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b086      	sub	sp, #24
 80003b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  const char *test_string = "QUAD_MODE_FUNCIONAL_2";
 80003ba:	4b4d      	ldr	r3, [pc, #308]	@ (80004f0 <main+0x13c>)
 80003bc:	617b      	str	r3, [r7, #20]
  uint32_t string_len = strlen(test_string);
 80003be:	6978      	ldr	r0, [r7, #20]
 80003c0:	f7ff ff8a 	bl	80002d8 <strlen>
 80003c4:	6138      	str	r0, [r7, #16]
  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80003c6:	f000 f917 	bl	80005f8 <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80003ca:	4b4a      	ldr	r3, [pc, #296]	@ (80004f4 <main+0x140>)
 80003cc:	695b      	ldr	r3, [r3, #20]
 80003ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80003d2:	2b00      	cmp	r3, #0
 80003d4:	d11b      	bne.n	800040e <main+0x5a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80003d6:	f3bf 8f4f 	dsb	sy
}
 80003da:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80003dc:	f3bf 8f6f 	isb	sy
}
 80003e0:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80003e2:	4b44      	ldr	r3, [pc, #272]	@ (80004f4 <main+0x140>)
 80003e4:	2200      	movs	r2, #0
 80003e6:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80003ea:	f3bf 8f4f 	dsb	sy
}
 80003ee:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80003f0:	f3bf 8f6f 	isb	sy
}
 80003f4:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80003f6:	4b3f      	ldr	r3, [pc, #252]	@ (80004f4 <main+0x140>)
 80003f8:	695b      	ldr	r3, [r3, #20]
 80003fa:	4a3e      	ldr	r2, [pc, #248]	@ (80004f4 <main+0x140>)
 80003fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000400:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000402:	f3bf 8f4f 	dsb	sy
}
 8000406:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000408:	f3bf 8f6f 	isb	sy
}
 800040c:	e000      	b.n	8000410 <main+0x5c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800040e:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000410:	4b38      	ldr	r3, [pc, #224]	@ (80004f4 <main+0x140>)
 8000412:	695b      	ldr	r3, [r3, #20]
 8000414:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000418:	2b00      	cmp	r3, #0
 800041a:	d138      	bne.n	800048e <main+0xda>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 800041c:	4b35      	ldr	r3, [pc, #212]	@ (80004f4 <main+0x140>)
 800041e:	2200      	movs	r2, #0
 8000420:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000424:	f3bf 8f4f 	dsb	sy
}
 8000428:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 800042a:	4b32      	ldr	r3, [pc, #200]	@ (80004f4 <main+0x140>)
 800042c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000430:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000432:	68fb      	ldr	r3, [r7, #12]
 8000434:	0b5b      	lsrs	r3, r3, #13
 8000436:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800043a:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800043c:	68fb      	ldr	r3, [r7, #12]
 800043e:	08db      	lsrs	r3, r3, #3
 8000440:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000444:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000446:	68bb      	ldr	r3, [r7, #8]
 8000448:	015a      	lsls	r2, r3, #5
 800044a:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 800044e:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000450:	687a      	ldr	r2, [r7, #4]
 8000452:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000454:	4927      	ldr	r1, [pc, #156]	@ (80004f4 <main+0x140>)
 8000456:	4313      	orrs	r3, r2
 8000458:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	1e5a      	subs	r2, r3, #1
 8000460:	607a      	str	r2, [r7, #4]
 8000462:	2b00      	cmp	r3, #0
 8000464:	d1ef      	bne.n	8000446 <main+0x92>
    } while(sets-- != 0U);
 8000466:	68bb      	ldr	r3, [r7, #8]
 8000468:	1e5a      	subs	r2, r3, #1
 800046a:	60ba      	str	r2, [r7, #8]
 800046c:	2b00      	cmp	r3, #0
 800046e:	d1e5      	bne.n	800043c <main+0x88>
  __ASM volatile ("dsb 0xF":::"memory");
 8000470:	f3bf 8f4f 	dsb	sy
}
 8000474:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000476:	4b1f      	ldr	r3, [pc, #124]	@ (80004f4 <main+0x140>)
 8000478:	695b      	ldr	r3, [r3, #20]
 800047a:	4a1e      	ldr	r2, [pc, #120]	@ (80004f4 <main+0x140>)
 800047c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000480:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000482:	f3bf 8f4f 	dsb	sy
}
 8000486:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000488:	f3bf 8f6f 	isb	sy
}
 800048c:	e000      	b.n	8000490 <main+0xdc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800048e:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000490:	f001 f804 	bl	800149c <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000494:	f000 f832 	bl	80004fc <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000498:	f7ff ff26 	bl	80002e8 <MX_GPIO_Init>
  MX_QUADSPI_Init();
 800049c:	f000 f8e6 	bl	800066c <MX_QUADSPI_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 80004a0:	2000      	movs	r0, #0
 80004a2:	f000 ff1f 	bl	80012e4 <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 80004a6:	2001      	movs	r0, #1
 80004a8:	f000 ff1c 	bl	80012e4 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 80004ac:	2002      	movs	r0, #2
 80004ae:	f000 ff19 	bl	80012e4 <BSP_LED_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  BSP_LED_On(LED_YELLOW);
 80004b2:	2001      	movs	r0, #1
 80004b4:	f000 ff8c 	bl	80013d0 <BSP_LED_On>

  if(QSPI_SelfTest(&hqspi, TEST_ADDRESS, test_string, string_len) == HAL_OK){
 80004b8:	693b      	ldr	r3, [r7, #16]
 80004ba:	697a      	ldr	r2, [r7, #20]
 80004bc:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 80004c0:	480d      	ldr	r0, [pc, #52]	@ (80004f8 <main+0x144>)
 80004c2:	f000 fd4a 	bl	8000f5a <QSPI_SelfTest>
 80004c6:	4603      	mov	r3, r0
 80004c8:	2b00      	cmp	r3, #0
 80004ca:	d106      	bne.n	80004da <main+0x126>
      BSP_LED_Off(LED_RED);
 80004cc:	2002      	movs	r0, #2
 80004ce:	f000 ffa9 	bl	8001424 <BSP_LED_Off>
      BSP_LED_On(LED_GREEN);
 80004d2:	2000      	movs	r0, #0
 80004d4:	f000 ff7c 	bl	80013d0 <BSP_LED_On>
 80004d8:	e005      	b.n	80004e6 <main+0x132>
  }
  else {
      BSP_LED_On(LED_RED);
 80004da:	2002      	movs	r0, #2
 80004dc:	f000 ff78 	bl	80013d0 <BSP_LED_On>
      BSP_LED_Off(LED_GREEN);
 80004e0:	2000      	movs	r0, #0
 80004e2:	f000 ff9f 	bl	8001424 <BSP_LED_Off>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  HAL_Delay(50);
 80004e6:	2032      	movs	r0, #50	@ 0x32
 80004e8:	f001 f86a 	bl	80015c0 <HAL_Delay>
 80004ec:	e7fb      	b.n	80004e6 <main+0x132>
 80004ee:	bf00      	nop
 80004f0:	08004bd4 	.word	0x08004bd4
 80004f4:	e000ed00 	.word	0xe000ed00
 80004f8:	24000038 	.word	0x24000038

080004fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b09c      	sub	sp, #112	@ 0x70
 8000500:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000502:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000506:	224c      	movs	r2, #76	@ 0x4c
 8000508:	2100      	movs	r1, #0
 800050a:	4618      	mov	r0, r3
 800050c:	f004 fb2a 	bl	8004b64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000510:	1d3b      	adds	r3, r7, #4
 8000512:	2220      	movs	r2, #32
 8000514:	2100      	movs	r1, #0
 8000516:	4618      	mov	r0, r3
 8000518:	f004 fb24 	bl	8004b64 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800051c:	2002      	movs	r0, #2
 800051e:	f001 fbd5 	bl	8001ccc <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000522:	2300      	movs	r3, #0
 8000524:	603b      	str	r3, [r7, #0]
 8000526:	4b32      	ldr	r3, [pc, #200]	@ (80005f0 <SystemClock_Config+0xf4>)
 8000528:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800052a:	4a31      	ldr	r2, [pc, #196]	@ (80005f0 <SystemClock_Config+0xf4>)
 800052c:	f023 0301 	bic.w	r3, r3, #1
 8000530:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000532:	4b2f      	ldr	r3, [pc, #188]	@ (80005f0 <SystemClock_Config+0xf4>)
 8000534:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000536:	f003 0301 	and.w	r3, r3, #1
 800053a:	603b      	str	r3, [r7, #0]
 800053c:	4b2d      	ldr	r3, [pc, #180]	@ (80005f4 <SystemClock_Config+0xf8>)
 800053e:	699b      	ldr	r3, [r3, #24]
 8000540:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000544:	4a2b      	ldr	r2, [pc, #172]	@ (80005f4 <SystemClock_Config+0xf8>)
 8000546:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800054a:	6193      	str	r3, [r2, #24]
 800054c:	4b29      	ldr	r3, [pc, #164]	@ (80005f4 <SystemClock_Config+0xf8>)
 800054e:	699b      	ldr	r3, [r3, #24]
 8000550:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000554:	603b      	str	r3, [r7, #0]
 8000556:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000558:	bf00      	nop
 800055a:	4b26      	ldr	r3, [pc, #152]	@ (80005f4 <SystemClock_Config+0xf8>)
 800055c:	699b      	ldr	r3, [r3, #24]
 800055e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000562:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000566:	d1f8      	bne.n	800055a <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000568:	2301      	movs	r3, #1
 800056a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800056c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000570:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000572:	2302      	movs	r3, #2
 8000574:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000576:	2302      	movs	r3, #2
 8000578:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 800057a:	2302      	movs	r3, #2
 800057c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 800057e:	230c      	movs	r3, #12
 8000580:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000582:	2302      	movs	r3, #2
 8000584:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000586:	2303      	movs	r3, #3
 8000588:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800058a:	2302      	movs	r3, #2
 800058c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800058e:	230c      	movs	r3, #12
 8000590:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8000592:	2302      	movs	r3, #2
 8000594:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000596:	2300      	movs	r3, #0
 8000598:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800059a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800059e:	4618      	mov	r0, r3
 80005a0:	f001 ffac 	bl	80024fc <HAL_RCC_OscConfig>
 80005a4:	4603      	mov	r3, r0
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d001      	beq.n	80005ae <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80005aa:	f000 f851 	bl	8000650 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005ae:	233f      	movs	r3, #63	@ 0x3f
 80005b0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005b2:	2303      	movs	r3, #3
 80005b4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80005b6:	2300      	movs	r3, #0
 80005b8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80005ba:	2300      	movs	r3, #0
 80005bc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80005be:	2300      	movs	r3, #0
 80005c0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80005c2:	2300      	movs	r3, #0
 80005c4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80005c6:	2300      	movs	r3, #0
 80005c8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80005ca:	2300      	movs	r3, #0
 80005cc:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80005ce:	1d3b      	adds	r3, r7, #4
 80005d0:	2101      	movs	r1, #1
 80005d2:	4618      	mov	r0, r3
 80005d4:	f002 fbec 	bl	8002db0 <HAL_RCC_ClockConfig>
 80005d8:	4603      	mov	r3, r0
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d001      	beq.n	80005e2 <SystemClock_Config+0xe6>
  {
    Error_Handler();
 80005de:	f000 f837 	bl	8000650 <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 80005e2:	f002 fd9b 	bl	800311c <HAL_RCC_EnableCSS>
}
 80005e6:	bf00      	nop
 80005e8:	3770      	adds	r7, #112	@ 0x70
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	bf00      	nop
 80005f0:	58000400 	.word	0x58000400
 80005f4:	58024800 	.word	0x58024800

080005f8 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b084      	sub	sp, #16
 80005fc:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80005fe:	463b      	mov	r3, r7
 8000600:	2200      	movs	r2, #0
 8000602:	601a      	str	r2, [r3, #0]
 8000604:	605a      	str	r2, [r3, #4]
 8000606:	609a      	str	r2, [r3, #8]
 8000608:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800060a:	f001 f8ed 	bl	80017e8 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800060e:	2301      	movs	r3, #1
 8000610:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000612:	2300      	movs	r3, #0
 8000614:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000616:	2300      	movs	r3, #0
 8000618:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800061a:	231f      	movs	r3, #31
 800061c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800061e:	2387      	movs	r3, #135	@ 0x87
 8000620:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000622:	2300      	movs	r3, #0
 8000624:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000626:	2300      	movs	r3, #0
 8000628:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800062a:	2301      	movs	r3, #1
 800062c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800062e:	2301      	movs	r3, #1
 8000630:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000632:	2300      	movs	r3, #0
 8000634:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000636:	2300      	movs	r3, #0
 8000638:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800063a:	463b      	mov	r3, r7
 800063c:	4618      	mov	r0, r3
 800063e:	f001 f90b 	bl	8001858 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000642:	2004      	movs	r0, #4
 8000644:	f001 f8e8 	bl	8001818 <HAL_MPU_Enable>

}
 8000648:	bf00      	nop
 800064a:	3710      	adds	r7, #16
 800064c:	46bd      	mov	sp, r7
 800064e:	bd80      	pop	{r7, pc}

08000650 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */

  // Si ocurre un error en cualquier paso
  BSP_LED_Off(LED_GREEN);
 8000654:	2000      	movs	r0, #0
 8000656:	f000 fee5 	bl	8001424 <BSP_LED_Off>
  BSP_LED_Off(LED_YELLOW);
 800065a:	2001      	movs	r0, #1
 800065c:	f000 fee2 	bl	8001424 <BSP_LED_Off>
  BSP_LED_On(LED_RED); // Fallo: LED Rojo Encendido Fijo
 8000660:	2002      	movs	r0, #2
 8000662:	f000 feb5 	bl	80013d0 <BSP_LED_On>
  while(1){
 8000666:	bf00      	nop
 8000668:	e7fd      	b.n	8000666 <Error_Handler+0x16>
	...

0800066c <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN QUADSPI_Init 0 */
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */
  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 8000670:	4b12      	ldr	r3, [pc, #72]	@ (80006bc <MX_QUADSPI_Init+0x50>)
 8000672:	4a13      	ldr	r2, [pc, #76]	@ (80006c0 <MX_QUADSPI_Init+0x54>)
 8000674:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 8000676:	4b11      	ldr	r3, [pc, #68]	@ (80006bc <MX_QUADSPI_Init+0x50>)
 8000678:	2201      	movs	r2, #1
 800067a:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 800067c:	4b0f      	ldr	r3, [pc, #60]	@ (80006bc <MX_QUADSPI_Init+0x50>)
 800067e:	2201      	movs	r2, #1
 8000680:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000682:	4b0e      	ldr	r3, [pc, #56]	@ (80006bc <MX_QUADSPI_Init+0x50>)
 8000684:	2210      	movs	r2, #16
 8000686:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 25;
 8000688:	4b0c      	ldr	r3, [pc, #48]	@ (80006bc <MX_QUADSPI_Init+0x50>)
 800068a:	2219      	movs	r2, #25
 800068c:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 800068e:	4b0b      	ldr	r3, [pc, #44]	@ (80006bc <MX_QUADSPI_Init+0x50>)
 8000690:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000694:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000696:	4b09      	ldr	r3, [pc, #36]	@ (80006bc <MX_QUADSPI_Init+0x50>)
 8000698:	2200      	movs	r2, #0
 800069a:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 800069c:	4b07      	ldr	r3, [pc, #28]	@ (80006bc <MX_QUADSPI_Init+0x50>)
 800069e:	2200      	movs	r2, #0
 80006a0:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 80006a2:	4b06      	ldr	r3, [pc, #24]	@ (80006bc <MX_QUADSPI_Init+0x50>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 80006a8:	4804      	ldr	r0, [pc, #16]	@ (80006bc <MX_QUADSPI_Init+0x50>)
 80006aa:	f001 fb49 	bl	8001d40 <HAL_QSPI_Init>
 80006ae:	4603      	mov	r3, r0
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d001      	beq.n	80006b8 <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 80006b4:	f7ff ffcc 	bl	8000650 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */
  /* USER CODE END QUADSPI_Init 2 */

}
 80006b8:	bf00      	nop
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	24000038 	.word	0x24000038
 80006c0:	52005000 	.word	0x52005000

080006c4 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b0bc      	sub	sp, #240	@ 0xf0
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006cc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80006d0:	2200      	movs	r2, #0
 80006d2:	601a      	str	r2, [r3, #0]
 80006d4:	605a      	str	r2, [r3, #4]
 80006d6:	609a      	str	r2, [r3, #8]
 80006d8:	60da      	str	r2, [r3, #12]
 80006da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80006dc:	f107 0318 	add.w	r3, r7, #24
 80006e0:	22c0      	movs	r2, #192	@ 0xc0
 80006e2:	2100      	movs	r1, #0
 80006e4:	4618      	mov	r0, r3
 80006e6:	f004 fa3d 	bl	8004b64 <memset>
  if(qspiHandle->Instance==QUADSPI)
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	4a55      	ldr	r2, [pc, #340]	@ (8000844 <HAL_QSPI_MspInit+0x180>)
 80006f0:	4293      	cmp	r3, r2
 80006f2:	f040 80a3 	bne.w	800083c <HAL_QSPI_MspInit+0x178>
  /* USER CODE BEGIN QUADSPI_MspInit 0 */
  /* USER CODE END QUADSPI_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 80006f6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80006fa:	f04f 0300 	mov.w	r3, #0
 80006fe:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_PLL;
 8000702:	2310      	movs	r3, #16
 8000704:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000706:	f107 0318 	add.w	r3, r7, #24
 800070a:	4618      	mov	r0, r3
 800070c:	f002 feac 	bl	8003468 <HAL_RCCEx_PeriphCLKConfig>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d001      	beq.n	800071a <HAL_QSPI_MspInit+0x56>
    {
      Error_Handler();
 8000716:	f7ff ff9b 	bl	8000650 <Error_Handler>
    }

    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 800071a:	4b4b      	ldr	r3, [pc, #300]	@ (8000848 <HAL_QSPI_MspInit+0x184>)
 800071c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000720:	4a49      	ldr	r2, [pc, #292]	@ (8000848 <HAL_QSPI_MspInit+0x184>)
 8000722:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000726:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 800072a:	4b47      	ldr	r3, [pc, #284]	@ (8000848 <HAL_QSPI_MspInit+0x184>)
 800072c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000730:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000734:	617b      	str	r3, [r7, #20]
 8000736:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000738:	4b43      	ldr	r3, [pc, #268]	@ (8000848 <HAL_QSPI_MspInit+0x184>)
 800073a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800073e:	4a42      	ldr	r2, [pc, #264]	@ (8000848 <HAL_QSPI_MspInit+0x184>)
 8000740:	f043 0310 	orr.w	r3, r3, #16
 8000744:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000748:	4b3f      	ldr	r3, [pc, #252]	@ (8000848 <HAL_QSPI_MspInit+0x184>)
 800074a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800074e:	f003 0310 	and.w	r3, r3, #16
 8000752:	613b      	str	r3, [r7, #16]
 8000754:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000756:	4b3c      	ldr	r3, [pc, #240]	@ (8000848 <HAL_QSPI_MspInit+0x184>)
 8000758:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800075c:	4a3a      	ldr	r2, [pc, #232]	@ (8000848 <HAL_QSPI_MspInit+0x184>)
 800075e:	f043 0302 	orr.w	r3, r3, #2
 8000762:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000766:	4b38      	ldr	r3, [pc, #224]	@ (8000848 <HAL_QSPI_MspInit+0x184>)
 8000768:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800076c:	f003 0302 	and.w	r3, r3, #2
 8000770:	60fb      	str	r3, [r7, #12]
 8000772:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000774:	4b34      	ldr	r3, [pc, #208]	@ (8000848 <HAL_QSPI_MspInit+0x184>)
 8000776:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800077a:	4a33      	ldr	r2, [pc, #204]	@ (8000848 <HAL_QSPI_MspInit+0x184>)
 800077c:	f043 0308 	orr.w	r3, r3, #8
 8000780:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000784:	4b30      	ldr	r3, [pc, #192]	@ (8000848 <HAL_QSPI_MspInit+0x184>)
 8000786:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800078a:	f003 0308 	and.w	r3, r3, #8
 800078e:	60bb      	str	r3, [r7, #8]
 8000790:	68bb      	ldr	r3, [r7, #8]
    PD11     ------> QUADSPI_BK1_IO0
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PB6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000792:	2304      	movs	r3, #4
 8000794:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000798:	2302      	movs	r3, #2
 800079a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800079e:	2300      	movs	r3, #0
 80007a0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007a4:	2303      	movs	r3, #3
 80007a6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80007aa:	2309      	movs	r3, #9
 80007ac:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80007b0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80007b4:	4619      	mov	r1, r3
 80007b6:	4825      	ldr	r0, [pc, #148]	@ (800084c <HAL_QSPI_MspInit+0x188>)
 80007b8:	f001 f8be 	bl	8001938 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80007bc:	2304      	movs	r3, #4
 80007be:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007c2:	2302      	movs	r3, #2
 80007c4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c8:	2300      	movs	r3, #0
 80007ca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007ce:	2303      	movs	r3, #3
 80007d0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80007d4:	2309      	movs	r3, #9
 80007d6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007da:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80007de:	4619      	mov	r1, r3
 80007e0:	481b      	ldr	r0, [pc, #108]	@ (8000850 <HAL_QSPI_MspInit+0x18c>)
 80007e2:	f001 f8a9 	bl	8001938 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 80007e6:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 80007ea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007ee:	2302      	movs	r3, #2
 80007f0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f4:	2300      	movs	r3, #0
 80007f6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007fa:	2303      	movs	r3, #3
 80007fc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000800:	2309      	movs	r3, #9
 8000802:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000806:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800080a:	4619      	mov	r1, r3
 800080c:	4811      	ldr	r0, [pc, #68]	@ (8000854 <HAL_QSPI_MspInit+0x190>)
 800080e:	f001 f893 	bl	8001938 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000812:	2340      	movs	r3, #64	@ 0x40
 8000814:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000818:	2302      	movs	r3, #2
 800081a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081e:	2300      	movs	r3, #0
 8000820:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000824:	2303      	movs	r3, #3
 8000826:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800082a:	230a      	movs	r3, #10
 800082c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000830:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000834:	4619      	mov	r1, r3
 8000836:	4806      	ldr	r0, [pc, #24]	@ (8000850 <HAL_QSPI_MspInit+0x18c>)
 8000838:	f001 f87e 	bl	8001938 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */
  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 800083c:	bf00      	nop
 800083e:	37f0      	adds	r7, #240	@ 0xf0
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}
 8000844:	52005000 	.word	0x52005000
 8000848:	58024400 	.word	0x58024400
 800084c:	58021000 	.word	0x58021000
 8000850:	58020400 	.word	0x58020400
 8000854:	58020c00 	.word	0x58020c00

08000858 <QSPI_Wait_For_Ready_Manual>:

    return HAL_QSPI_AutoPolling(hqspi, &sCommand, &sConfig, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
}

HAL_StatusTypeDef QSPI_Wait_For_Ready_Manual(QSPI_HandleTypeDef *hqspi, uint32_t timeout)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b092      	sub	sp, #72	@ 0x48
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
 8000860:	6039      	str	r1, [r7, #0]
    QSPI_CommandTypeDef sCommand;
    uint8_t status = 0;
 8000862:	2300      	movs	r3, #0
 8000864:	72fb      	strb	r3, [r7, #11]
    uint32_t tickstart = HAL_GetTick();
 8000866:	f000 fe9f 	bl	80015a8 <HAL_GetTick>
 800086a:	6478      	str	r0, [r7, #68]	@ 0x44

    memset(&sCommand, 0, sizeof(sCommand));
 800086c:	f107 030c 	add.w	r3, r7, #12
 8000870:	2238      	movs	r2, #56	@ 0x38
 8000872:	2100      	movs	r1, #0
 8000874:	4618      	mov	r0, r3
 8000876:	f004 f975 	bl	8004b64 <memset>
    sCommand.InstructionMode 	= QSPI_INSTRUCTION_1_LINE;
 800087a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800087e:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.Instruction     	= W25Q256JV_READ_STATUS_REG1_CMD; // 0x05
 8000880:	2305      	movs	r3, #5
 8000882:	60fb      	str	r3, [r7, #12]
    sCommand.AddressMode     	= QSPI_ADDRESS_NONE;
 8000884:	2300      	movs	r3, #0
 8000886:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.AlternateByteMode 	= QSPI_ALTERNATE_BYTES_NONE;
 8000888:	2300      	movs	r3, #0
 800088a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DataMode        	= QSPI_DATA_1_LINE;
 800088c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000890:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DummyCycles     	= 0;
 8000892:	2300      	movs	r3, #0
 8000894:	623b      	str	r3, [r7, #32]
    sCommand.NbData          	= 1;
 8000896:	2301      	movs	r3, #1
 8000898:	637b      	str	r3, [r7, #52]	@ 0x34

    do {
        if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800089a:	f107 030c 	add.w	r3, r7, #12
 800089e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80008a2:	4619      	mov	r1, r3
 80008a4:	6878      	ldr	r0, [r7, #4]
 80008a6:	f001 fabf 	bl	8001e28 <HAL_QSPI_Command>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d001      	beq.n	80008b4 <QSPI_Wait_For_Ready_Manual+0x5c>
            return HAL_ERROR;
 80008b0:	2301      	movs	r3, #1
 80008b2:	e01c      	b.n	80008ee <QSPI_Wait_For_Ready_Manual+0x96>

        if (HAL_QSPI_Receive(hqspi, &status, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80008b4:	f107 030b 	add.w	r3, r7, #11
 80008b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80008bc:	4619      	mov	r1, r3
 80008be:	6878      	ldr	r0, [r7, #4]
 80008c0:	f001 fba2 	bl	8002008 <HAL_QSPI_Receive>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <QSPI_Wait_For_Ready_Manual+0x76>
            return HAL_ERROR;
 80008ca:	2301      	movs	r3, #1
 80008cc:	e00f      	b.n	80008ee <QSPI_Wait_For_Ready_Manual+0x96>

        if ((HAL_GetTick() - tickstart) > timeout)
 80008ce:	f000 fe6b 	bl	80015a8 <HAL_GetTick>
 80008d2:	4602      	mov	r2, r0
 80008d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80008d6:	1ad3      	subs	r3, r2, r3
 80008d8:	683a      	ldr	r2, [r7, #0]
 80008da:	429a      	cmp	r2, r3
 80008dc:	d201      	bcs.n	80008e2 <QSPI_Wait_For_Ready_Manual+0x8a>
            return HAL_TIMEOUT;
 80008de:	2303      	movs	r3, #3
 80008e0:	e005      	b.n	80008ee <QSPI_Wait_For_Ready_Manual+0x96>

    } while (status & W25Q256JV_STATUS_REG1_BUSY_MASK);  // Bit 0 = BUSY
 80008e2:	7afb      	ldrb	r3, [r7, #11]
 80008e4:	f003 0301 	and.w	r3, r3, #1
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d1d6      	bne.n	800089a <QSPI_Wait_For_Ready_Manual+0x42>

    return HAL_OK;
 80008ec:	2300      	movs	r3, #0
}
 80008ee:	4618      	mov	r0, r3
 80008f0:	3748      	adds	r7, #72	@ 0x48
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}

080008f6 <QSPI_Enable_Quad_Mode>:

    return HAL_OK;
}

HAL_StatusTypeDef QSPI_Enable_Quad_Mode(QSPI_HandleTypeDef *hqspi)
{
 80008f6:	b580      	push	{r7, lr}
 80008f8:	b092      	sub	sp, #72	@ 0x48
 80008fa:	af00      	add	r7, sp, #0
 80008fc:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    uint8_t reg_status2 = 0;
 80008fe:	2300      	movs	r3, #0
 8000900:	73fb      	strb	r3, [r7, #15]

    memset(&sCommand, 0, sizeof(sCommand));
 8000902:	f107 0310 	add.w	r3, r7, #16
 8000906:	2238      	movs	r2, #56	@ 0x38
 8000908:	2100      	movs	r1, #0
 800090a:	4618      	mov	r0, r3
 800090c:	f004 f92a 	bl	8004b64 <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000910:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000914:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_READ_STATUS_REG2_CMD;
 8000916:	2335      	movs	r3, #53	@ 0x35
 8000918:	613b      	str	r3, [r7, #16]
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 800091a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800091e:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000920:	2300      	movs	r3, #0
 8000922:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000924:	2300      	movs	r3, #0
 8000926:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DummyCycles       = 0;
 8000928:	2300      	movs	r3, #0
 800092a:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.NbData            = 1;
 800092c:	2301      	movs	r3, #1
 800092e:	63bb      	str	r3, [r7, #56]	@ 0x38


    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 8000930:	f107 0310 	add.w	r3, r7, #16
 8000934:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000938:	4619      	mov	r1, r3
 800093a:	6878      	ldr	r0, [r7, #4]
 800093c:	f001 fa74 	bl	8001e28 <HAL_QSPI_Command>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d001      	beq.n	800094a <QSPI_Enable_Quad_Mode+0x54>
 8000946:	2301      	movs	r3, #1
 8000948:	e05b      	b.n	8000a02 <QSPI_Enable_Quad_Mode+0x10c>
    if (HAL_QSPI_Receive(hqspi, &reg_status2, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 800094a:	f107 030f 	add.w	r3, r7, #15
 800094e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000952:	4619      	mov	r1, r3
 8000954:	6878      	ldr	r0, [r7, #4]
 8000956:	f001 fb57 	bl	8002008 <HAL_QSPI_Receive>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d001      	beq.n	8000964 <QSPI_Enable_Quad_Mode+0x6e>
 8000960:	2301      	movs	r3, #1
 8000962:	e04e      	b.n	8000a02 <QSPI_Enable_Quad_Mode+0x10c>
    if ((reg_status2 & W25Q256JV_STATUS_REG2_QE_MASK) == W25Q256JV_STATUS_REG2_QE_MASK)
    {
        //return HAL_OK;
    }

    memset(&sCommand, 0, sizeof(sCommand));   // <--- IMPORTANTE
 8000964:	f107 0310 	add.w	r3, r7, #16
 8000968:	2238      	movs	r2, #56	@ 0x38
 800096a:	2100      	movs	r1, #0
 800096c:	4618      	mov	r0, r3
 800096e:	f004 f8f9 	bl	8004b64 <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000972:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000976:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_WRITE_ENABLE_CMD; // 0x06
 8000978:	2306      	movs	r3, #6
 800097a:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 800097c:	2300      	movs	r3, #0
 800097e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000980:	2300      	movs	r3, #0
 8000982:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_NONE;
 8000984:	2300      	movs	r3, #0
 8000986:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 8000988:	2300      	movs	r3, #0
 800098a:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 800098c:	2300      	movs	r3, #0
 800098e:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000990:	f107 0310 	add.w	r3, r7, #16
 8000994:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000998:	4619      	mov	r1, r3
 800099a:	6878      	ldr	r0, [r7, #4]
 800099c:	f001 fa44 	bl	8001e28 <HAL_QSPI_Command>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d001      	beq.n	80009aa <QSPI_Enable_Quad_Mode+0xb4>
        return HAL_ERROR;
 80009a6:	2301      	movs	r3, #1
 80009a8:	e02b      	b.n	8000a02 <QSPI_Enable_Quad_Mode+0x10c>

    reg_status2 |= W25Q256JV_STATUS_REG2_QE_MASK; // Establecer el Bit QE (0x02)
 80009aa:	7bfb      	ldrb	r3, [r7, #15]
 80009ac:	f043 0302 	orr.w	r3, r3, #2
 80009b0:	b2db      	uxtb	r3, r3
 80009b2:	73fb      	strb	r3, [r7, #15]

    sCommand.Instruction       = W25Q256JV_WRITE_STATUS_REG2_CMD;
 80009b4:	2331      	movs	r3, #49	@ 0x31
 80009b6:	613b      	str	r3, [r7, #16]
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 80009b8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80009bc:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.NbData            = 1;
 80009be:	2301      	movs	r3, #1
 80009c0:	63bb      	str	r3, [r7, #56]	@ 0x38

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 80009c2:	f107 0310 	add.w	r3, r7, #16
 80009c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80009ca:	4619      	mov	r1, r3
 80009cc:	6878      	ldr	r0, [r7, #4]
 80009ce:	f001 fa2b 	bl	8001e28 <HAL_QSPI_Command>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d001      	beq.n	80009dc <QSPI_Enable_Quad_Mode+0xe6>
 80009d8:	2301      	movs	r3, #1
 80009da:	e012      	b.n	8000a02 <QSPI_Enable_Quad_Mode+0x10c>
    if (HAL_QSPI_Transmit(hqspi, &reg_status2, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 80009dc:	f107 030f 	add.w	r3, r7, #15
 80009e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80009e4:	4619      	mov	r1, r3
 80009e6:	6878      	ldr	r0, [r7, #4]
 80009e8:	f001 fa7c 	bl	8001ee4 <HAL_QSPI_Transmit>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d001      	beq.n	80009f6 <QSPI_Enable_Quad_Mode+0x100>
 80009f2:	2301      	movs	r3, #1
 80009f4:	e005      	b.n	8000a02 <QSPI_Enable_Quad_Mode+0x10c>

    return QSPI_Wait_For_Ready_Manual(hqspi,HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 80009f6:	f241 3188 	movw	r1, #5000	@ 0x1388
 80009fa:	6878      	ldr	r0, [r7, #4]
 80009fc:	f7ff ff2c 	bl	8000858 <QSPI_Wait_For_Ready_Manual>
 8000a00:	4603      	mov	r3, r0
}
 8000a02:	4618      	mov	r0, r3
 8000a04:	3748      	adds	r7, #72	@ 0x48
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}

08000a0a <QSPI_Software_Reset>:

HAL_StatusTypeDef QSPI_Software_Reset(QSPI_HandleTypeDef *hqspi)
{
 8000a0a:	b580      	push	{r7, lr}
 8000a0c:	b092      	sub	sp, #72	@ 0x48
 8000a0e:	af00      	add	r7, sp, #0
 8000a10:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    HAL_StatusTypeDef status;

    memset(&sCommand, 0, sizeof(sCommand));   // <--- IMPORTANTE
 8000a12:	f107 030c 	add.w	r3, r7, #12
 8000a16:	2238      	movs	r2, #56	@ 0x38
 8000a18:	2100      	movs	r1, #0
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f004 f8a2 	bl	8004b64 <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000a20:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000a24:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.Instruction       = W25Q256JV_ENABLE_RESET_CMD;
 8000a26:	2366      	movs	r3, #102	@ 0x66
 8000a28:	60fb      	str	r3, [r7, #12]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.DataMode          = QSPI_DATA_NONE;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DummyCycles       = 0;
 8000a32:	2300      	movs	r3, #0
 8000a34:	623b      	str	r3, [r7, #32]

    status = HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000a36:	f107 030c 	add.w	r3, r7, #12
 8000a3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000a3e:	4619      	mov	r1, r3
 8000a40:	6878      	ldr	r0, [r7, #4]
 8000a42:	f001 f9f1 	bl	8001e28 <HAL_QSPI_Command>
 8000a46:	4603      	mov	r3, r0
 8000a48:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (status != HAL_OK) return status;
 8000a4c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d002      	beq.n	8000a5a <QSPI_Software_Reset+0x50>
 8000a54:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000a58:	e019      	b.n	8000a8e <QSPI_Software_Reset+0x84>

    sCommand.Instruction       = W25Q256JV_RESET_DEVICE_CMD;
 8000a5a:	2399      	movs	r3, #153	@ 0x99
 8000a5c:	60fb      	str	r3, [r7, #12]

    status = HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000a5e:	f107 030c 	add.w	r3, r7, #12
 8000a62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000a66:	4619      	mov	r1, r3
 8000a68:	6878      	ldr	r0, [r7, #4]
 8000a6a:	f001 f9dd 	bl	8001e28 <HAL_QSPI_Command>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (status != HAL_OK) return status;
 8000a74:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d002      	beq.n	8000a82 <QSPI_Software_Reset+0x78>
 8000a7c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000a80:	e005      	b.n	8000a8e <QSPI_Software_Reset+0x84>

    return QSPI_Wait_For_Ready_Manual(hqspi,HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000a82:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000a86:	6878      	ldr	r0, [r7, #4]
 8000a88:	f7ff fee6 	bl	8000858 <QSPI_Wait_For_Ready_Manual>
 8000a8c:	4603      	mov	r3, r0
}
 8000a8e:	4618      	mov	r0, r3
 8000a90:	3748      	adds	r7, #72	@ 0x48
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}

08000a96 <QSPI_WriteEnable>:

HAL_StatusTypeDef QSPI_WriteEnable(QSPI_HandleTypeDef *hqspi)
{
 8000a96:	b580      	push	{r7, lr}
 8000a98:	b092      	sub	sp, #72	@ 0x48
 8000a9a:	af00      	add	r7, sp, #0
 8000a9c:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    uint8_t status;

    if (QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000a9e:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000aa2:	6878      	ldr	r0, [r7, #4]
 8000aa4:	f7ff fed8 	bl	8000858 <QSPI_Wait_For_Ready_Manual>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d001      	beq.n	8000ab2 <QSPI_WriteEnable+0x1c>
        return HAL_ERROR;
 8000aae:	2301      	movs	r3, #1
 8000ab0:	e060      	b.n	8000b74 <QSPI_WriteEnable+0xde>

    memset(&sCommand, 0, sizeof(sCommand));
 8000ab2:	f107 0310 	add.w	r3, r7, #16
 8000ab6:	2238      	movs	r2, #56	@ 0x38
 8000ab8:	2100      	movs	r1, #0
 8000aba:	4618      	mov	r0, r3
 8000abc:	f004 f852 	bl	8004b64 <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000ac0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ac4:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_WRITE_ENABLE_CMD; // WRITE ENABLE
 8000ac6:	2306      	movs	r3, #6
 8000ac8:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000aca:	2300      	movs	r3, #0
 8000acc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_NONE;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000ada:	2300      	movs	r3, #0
 8000adc:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000ade:	f107 0310 	add.w	r3, r7, #16
 8000ae2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	6878      	ldr	r0, [r7, #4]
 8000aea:	f001 f99d 	bl	8001e28 <HAL_QSPI_Command>
 8000aee:	4603      	mov	r3, r0
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d001      	beq.n	8000af8 <QSPI_WriteEnable+0x62>
        return HAL_ERROR;
 8000af4:	2301      	movs	r3, #1
 8000af6:	e03d      	b.n	8000b74 <QSPI_WriteEnable+0xde>

    // Leer SR1 para confirmar WEL=1
    memset(&sCommand, 0, sizeof(sCommand));
 8000af8:	f107 0310 	add.w	r3, r7, #16
 8000afc:	2238      	movs	r2, #56	@ 0x38
 8000afe:	2100      	movs	r1, #0
 8000b00:	4618      	mov	r0, r3
 8000b02:	f004 f82f 	bl	8004b64 <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000b06:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b0a:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_READ_STATUS_REG1_CMD; // READ STATUS REGISTER-1
 8000b0c:	2305      	movs	r3, #5
 8000b0e:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000b10:	2300      	movs	r3, #0
 8000b12:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8000b14:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000b18:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.NbData            = 1;
 8000b1a:	2301      	movs	r3, #1
 8000b1c:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.DummyCycles       = 0;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000b22:	2300      	movs	r3, #0
 8000b24:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000b26:	f107 0310 	add.w	r3, r7, #16
 8000b2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000b2e:	4619      	mov	r1, r3
 8000b30:	6878      	ldr	r0, [r7, #4]
 8000b32:	f001 f979 	bl	8001e28 <HAL_QSPI_Command>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d001      	beq.n	8000b40 <QSPI_WriteEnable+0xaa>
        return HAL_ERROR;
 8000b3c:	2301      	movs	r3, #1
 8000b3e:	e019      	b.n	8000b74 <QSPI_WriteEnable+0xde>

    if (HAL_QSPI_Receive(hqspi, &status, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000b40:	f107 030f 	add.w	r3, r7, #15
 8000b44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000b48:	4619      	mov	r1, r3
 8000b4a:	6878      	ldr	r0, [r7, #4]
 8000b4c:	f001 fa5c 	bl	8002008 <HAL_QSPI_Receive>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d001      	beq.n	8000b5a <QSPI_WriteEnable+0xc4>
        return HAL_ERROR;
 8000b56:	2301      	movs	r3, #1
 8000b58:	e00c      	b.n	8000b74 <QSPI_WriteEnable+0xde>

    if (!(status & 0x02)) // Bit 1 = WEL
 8000b5a:	7bfb      	ldrb	r3, [r7, #15]
 8000b5c:	f003 0302 	and.w	r3, r3, #2
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d101      	bne.n	8000b68 <QSPI_WriteEnable+0xd2>
        return HAL_ERROR;
 8000b64:	2301      	movs	r3, #1
 8000b66:	e005      	b.n	8000b74 <QSPI_WriteEnable+0xde>

    return QSPI_Wait_For_Ready_Manual(hqspi,HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000b68:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000b6c:	6878      	ldr	r0, [r7, #4]
 8000b6e:	f7ff fe73 	bl	8000858 <QSPI_Wait_For_Ready_Manual>
 8000b72:	4603      	mov	r3, r0
}
 8000b74:	4618      	mov	r0, r3
 8000b76:	3748      	adds	r7, #72	@ 0x48
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd80      	pop	{r7, pc}

08000b7c <QSPI_Sector_Erase>:

HAL_StatusTypeDef QSPI_Sector_Erase(QSPI_HandleTypeDef *hqspi, uint32_t SectorAddress)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b090      	sub	sp, #64	@ 0x40
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
 8000b84:	6039      	str	r1, [r7, #0]
    QSPI_CommandTypeDef sCommand;

    if (QSPI_WriteEnable(hqspi) != HAL_OK)
 8000b86:	6878      	ldr	r0, [r7, #4]
 8000b88:	f7ff ff85 	bl	8000a96 <QSPI_WriteEnable>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d001      	beq.n	8000b96 <QSPI_Sector_Erase+0x1a>
        return HAL_ERROR;
 8000b92:	2301      	movs	r3, #1
 8000b94:	e02e      	b.n	8000bf4 <QSPI_Sector_Erase+0x78>

    memset(&sCommand, 0, sizeof(sCommand));
 8000b96:	f107 0308 	add.w	r3, r7, #8
 8000b9a:	2238      	movs	r2, #56	@ 0x38
 8000b9c:	2100      	movs	r1, #0
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f003 ffe0 	bl	8004b64 <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000ba4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ba8:	623b      	str	r3, [r7, #32]
    sCommand.Instruction       = W25Q256JV_SECTOR_ERASE_CMD; // 0x20
 8000baa:	2320      	movs	r3, #32
 8000bac:	60bb      	str	r3, [r7, #8]
    sCommand.AddressMode       = QSPI_ADDRESS_1_LINE;
 8000bae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000bb2:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.AddressSize       = QSPI_ADDRESS_32_BITS;
 8000bb4:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000bb8:	617b      	str	r3, [r7, #20]
    sCommand.Address           = SectorAddress;
 8000bba:	683b      	ldr	r3, [r7, #0]
 8000bbc:	60fb      	str	r3, [r7, #12]
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.DataMode          = QSPI_DATA_NONE;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DummyCycles       = 0;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	61fb      	str	r3, [r7, #28]
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000bce:	f107 0308 	add.w	r3, r7, #8
 8000bd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	6878      	ldr	r0, [r7, #4]
 8000bda:	f001 f925 	bl	8001e28 <HAL_QSPI_Command>
 8000bde:	4603      	mov	r3, r0
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d001      	beq.n	8000be8 <QSPI_Sector_Erase+0x6c>
        return HAL_ERROR;
 8000be4:	2301      	movs	r3, #1
 8000be6:	e005      	b.n	8000bf4 <QSPI_Sector_Erase+0x78>

    return QSPI_Wait_For_Ready_Manual(hqspi, W25Q256JV_SECTOR_ERASE_MAX_TIME);
 8000be8:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8000bec:	6878      	ldr	r0, [r7, #4]
 8000bee:	f7ff fe33 	bl	8000858 <QSPI_Wait_For_Ready_Manual>
 8000bf2:	4603      	mov	r3, r0
}
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	3740      	adds	r7, #64	@ 0x40
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}

08000bfc <QSPI_Write_String_Quad>:

    return QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
}

HAL_StatusTypeDef QSPI_Write_String_Quad(QSPI_HandleTypeDef *hqspi, const char *pString, uint32_t Address)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b094      	sub	sp, #80	@ 0x50
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	60f8      	str	r0, [r7, #12]
 8000c04:	60b9      	str	r1, [r7, #8]
 8000c06:	607a      	str	r2, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    uint32_t size = strlen(pString);
 8000c08:	68b8      	ldr	r0, [r7, #8]
 8000c0a:	f7ff fb65 	bl	80002d8 <strlen>
 8000c0e:	64f8      	str	r0, [r7, #76]	@ 0x4c
    if (size > W25Q256JV_PAGE_SIZE) size = W25Q256JV_PAGE_SIZE;
 8000c10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000c12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000c16:	d902      	bls.n	8000c1e <QSPI_Write_String_Quad+0x22>
 8000c18:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c1c:	64fb      	str	r3, [r7, #76]	@ 0x4c

    if (QSPI_WriteEnable(hqspi) != HAL_OK)
 8000c1e:	68f8      	ldr	r0, [r7, #12]
 8000c20:	f7ff ff39 	bl	8000a96 <QSPI_WriteEnable>
 8000c24:	4603      	mov	r3, r0
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d001      	beq.n	8000c2e <QSPI_Write_String_Quad+0x32>
        return HAL_ERROR;
 8000c2a:	2301      	movs	r3, #1
 8000c2c:	e03c      	b.n	8000ca8 <QSPI_Write_String_Quad+0xac>

    memset(&sCommand, 0, sizeof(sCommand));
 8000c2e:	f107 0314 	add.w	r3, r7, #20
 8000c32:	2238      	movs	r2, #56	@ 0x38
 8000c34:	2100      	movs	r1, #0
 8000c36:	4618      	mov	r0, r3
 8000c38:	f003 ff94 	bl	8004b64 <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000c3c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c40:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.Instruction       = W25Q256JV_PAGE_PROGRAM_QUAD_INPUT_CMD; // 0x32
 8000c42:	2332      	movs	r3, #50	@ 0x32
 8000c44:	617b      	str	r3, [r7, #20]
    sCommand.AddressMode       = QSPI_ADDRESS_1_LINE;
 8000c46:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c4a:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.AddressSize       = QSPI_ADDRESS_32_BITS;
 8000c4c:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000c50:	623b      	str	r3, [r7, #32]
    sCommand.Address           = Address;
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	61bb      	str	r3, [r7, #24]
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000c56:	2300      	movs	r3, #0
 8000c58:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DataMode          = QSPI_DATA_4_LINES;  // escritura en Quad
 8000c5a:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8000c5e:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.DummyCycles       = 0;
 8000c60:	2300      	movs	r3, #0
 8000c62:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.NbData            = size;
 8000c64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000c66:	63fb      	str	r3, [r7, #60]	@ 0x3c
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	64bb      	str	r3, [r7, #72]	@ 0x48

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000c6c:	f107 0314 	add.w	r3, r7, #20
 8000c70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000c74:	4619      	mov	r1, r3
 8000c76:	68f8      	ldr	r0, [r7, #12]
 8000c78:	f001 f8d6 	bl	8001e28 <HAL_QSPI_Command>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d001      	beq.n	8000c86 <QSPI_Write_String_Quad+0x8a>
        return HAL_ERROR;
 8000c82:	2301      	movs	r3, #1
 8000c84:	e010      	b.n	8000ca8 <QSPI_Write_String_Quad+0xac>

    if (HAL_QSPI_Transmit(hqspi, (uint8_t *)pString, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000c86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000c8a:	68b9      	ldr	r1, [r7, #8]
 8000c8c:	68f8      	ldr	r0, [r7, #12]
 8000c8e:	f001 f929 	bl	8001ee4 <HAL_QSPI_Transmit>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d001      	beq.n	8000c9c <QSPI_Write_String_Quad+0xa0>
        return HAL_ERROR;
 8000c98:	2301      	movs	r3, #1
 8000c9a:	e005      	b.n	8000ca8 <QSPI_Write_String_Quad+0xac>

    return QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000c9c:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000ca0:	68f8      	ldr	r0, [r7, #12]
 8000ca2:	f7ff fdd9 	bl	8000858 <QSPI_Wait_For_Ready_Manual>
 8000ca6:	4603      	mov	r3, r0
}
 8000ca8:	4618      	mov	r0, r3
 8000caa:	3750      	adds	r7, #80	@ 0x50
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bd80      	pop	{r7, pc}

08000cb0 <QSPI_Read_Data_Quad>:

    return HAL_QSPI_Receive(hqspi, buffer, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
}

HAL_StatusTypeDef QSPI_Read_Data_Quad(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Address, uint32_t Size)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b092      	sub	sp, #72	@ 0x48
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	60f8      	str	r0, [r7, #12]
 8000cb8:	60b9      	str	r1, [r7, #8]
 8000cba:	607a      	str	r2, [r7, #4]
 8000cbc:	603b      	str	r3, [r7, #0]
    QSPI_CommandTypeDef sCommand;

    memset(&sCommand, 0, sizeof(sCommand));
 8000cbe:	f107 0310 	add.w	r3, r7, #16
 8000cc2:	2238      	movs	r2, #56	@ 0x38
 8000cc4:	2100      	movs	r1, #0
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f003 ff4c 	bl	8004b64 <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000ccc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000cd0:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_FAST_READ_QUAD_OUT_CMD;  // Fast Read Quad Output (1-1-4)
 8000cd2:	236b      	movs	r3, #107	@ 0x6b
 8000cd4:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_1_LINE;
 8000cd6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000cda:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AddressSize       = QSPI_ADDRESS_32_BITS;
 8000cdc:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000ce0:	61fb      	str	r3, [r7, #28]
    sCommand.Address           = Address;
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	617b      	str	r3, [r7, #20]
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_4_LINES;
 8000cea:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8000cee:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 8;     // 8 dummy cycles tpicos para 0x6B
 8000cf0:	2308      	movs	r3, #8
 8000cf2:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.NbData            = Size;
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000cfc:	f107 0310 	add.w	r3, r7, #16
 8000d00:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000d04:	4619      	mov	r1, r3
 8000d06:	68f8      	ldr	r0, [r7, #12]
 8000d08:	f001 f88e 	bl	8001e28 <HAL_QSPI_Command>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d001      	beq.n	8000d16 <QSPI_Read_Data_Quad+0x66>
        return HAL_ERROR;
 8000d12:	2301      	movs	r3, #1
 8000d14:	e006      	b.n	8000d24 <QSPI_Read_Data_Quad+0x74>

    return HAL_QSPI_Receive(hqspi, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000d16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000d1a:	68b9      	ldr	r1, [r7, #8]
 8000d1c:	68f8      	ldr	r0, [r7, #12]
 8000d1e:	f001 f973 	bl	8002008 <HAL_QSPI_Receive>
 8000d22:	4603      	mov	r3, r0
}
 8000d24:	4618      	mov	r0, r3
 8000d26:	3748      	adds	r7, #72	@ 0x48
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}

08000d2c <QSPI_Check_4Byte_Mode>:
}



HAL_StatusTypeDef QSPI_Check_4Byte_Mode(QSPI_HandleTypeDef *hqspi, uint8_t *mode)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b092      	sub	sp, #72	@ 0x48
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
 8000d34:	6039      	str	r1, [r7, #0]
    QSPI_CommandTypeDef sCommand;
    uint8_t status_reg3 = 0;
 8000d36:	2300      	movs	r3, #0
 8000d38:	73fb      	strb	r3, [r7, #15]

    if (QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000d3a:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000d3e:	6878      	ldr	r0, [r7, #4]
 8000d40:	f7ff fd8a 	bl	8000858 <QSPI_Wait_For_Ready_Manual>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d001      	beq.n	8000d4e <QSPI_Check_4Byte_Mode+0x22>
        return HAL_ERROR;
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	e03c      	b.n	8000dc8 <QSPI_Check_4Byte_Mode+0x9c>

    memset(&sCommand, 0, sizeof(sCommand));
 8000d4e:	f107 0310 	add.w	r3, r7, #16
 8000d52:	2238      	movs	r2, #56	@ 0x38
 8000d54:	2100      	movs	r1, #0
 8000d56:	4618      	mov	r0, r3
 8000d58:	f003 ff04 	bl	8004b64 <memset>

    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000d5c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d60:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_READ_STATUS_REG3_CMD; // READ STATUS REGISTER-3
 8000d62:	2315      	movs	r3, #21
 8000d64:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000d66:	2300      	movs	r3, #0
 8000d68:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8000d6e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000d72:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 8000d74:	2300      	movs	r3, #0
 8000d76:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.NbData            = 1;
 8000d78:	2301      	movs	r3, #1
 8000d7a:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000d80:	f107 0310 	add.w	r3, r7, #16
 8000d84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000d88:	4619      	mov	r1, r3
 8000d8a:	6878      	ldr	r0, [r7, #4]
 8000d8c:	f001 f84c 	bl	8001e28 <HAL_QSPI_Command>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d001      	beq.n	8000d9a <QSPI_Check_4Byte_Mode+0x6e>
        return HAL_ERROR;
 8000d96:	2301      	movs	r3, #1
 8000d98:	e016      	b.n	8000dc8 <QSPI_Check_4Byte_Mode+0x9c>

    if (HAL_QSPI_Receive(hqspi, &status_reg3, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000d9a:	f107 030f 	add.w	r3, r7, #15
 8000d9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000da2:	4619      	mov	r1, r3
 8000da4:	6878      	ldr	r0, [r7, #4]
 8000da6:	f001 f92f 	bl	8002008 <HAL_QSPI_Receive>
 8000daa:	4603      	mov	r3, r0
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d001      	beq.n	8000db4 <QSPI_Check_4Byte_Mode+0x88>
        return HAL_ERROR;
 8000db0:	2301      	movs	r3, #1
 8000db2:	e009      	b.n	8000dc8 <QSPI_Check_4Byte_Mode+0x9c>

    if (mode != NULL)
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d005      	beq.n	8000dc6 <QSPI_Check_4Byte_Mode+0x9a>
        *mode = (status_reg3 & 0x01) ? 1 : 0;
 8000dba:	7bfb      	ldrb	r3, [r7, #15]
 8000dbc:	f003 0301 	and.w	r3, r3, #1
 8000dc0:	b2da      	uxtb	r2, r3
 8000dc2:	683b      	ldr	r3, [r7, #0]
 8000dc4:	701a      	strb	r2, [r3, #0]

    return HAL_OK;
 8000dc6:	2300      	movs	r3, #0
}
 8000dc8:	4618      	mov	r0, r3
 8000dca:	3748      	adds	r7, #72	@ 0x48
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}

08000dd0 <QSPI_Enter_4Byte_Mode>:

    return HAL_OK;
}

HAL_StatusTypeDef QSPI_Enter_4Byte_Mode(QSPI_HandleTypeDef *hqspi)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b092      	sub	sp, #72	@ 0x48
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;

    if (QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000dd8:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000ddc:	6878      	ldr	r0, [r7, #4]
 8000dde:	f7ff fd3b 	bl	8000858 <QSPI_Wait_For_Ready_Manual>
 8000de2:	4603      	mov	r3, r0
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d001      	beq.n	8000dec <QSPI_Enter_4Byte_Mode+0x1c>
        return HAL_ERROR;
 8000de8:	2301      	movs	r3, #1
 8000dea:	e03d      	b.n	8000e68 <QSPI_Enter_4Byte_Mode+0x98>

    memset(&sCommand, 0, sizeof(sCommand));
 8000dec:	f107 0310 	add.w	r3, r7, #16
 8000df0:	2238      	movs	r2, #56	@ 0x38
 8000df2:	2100      	movs	r1, #0
 8000df4:	4618      	mov	r0, r3
 8000df6:	f003 feb5 	bl	8004b64 <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000dfa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000dfe:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_ENTER_4BYTE_ADDRESS_MODE_CMD; // ENTER 4-BYTE ADDRESS MODE
 8000e00:	23b7      	movs	r3, #183	@ 0xb7
 8000e02:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000e04:	2300      	movs	r3, #0
 8000e06:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_NONE;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 8000e10:	2300      	movs	r3, #0
 8000e12:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000e14:	2300      	movs	r3, #0
 8000e16:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000e18:	f107 0310 	add.w	r3, r7, #16
 8000e1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000e20:	4619      	mov	r1, r3
 8000e22:	6878      	ldr	r0, [r7, #4]
 8000e24:	f001 f800 	bl	8001e28 <HAL_QSPI_Command>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d001      	beq.n	8000e32 <QSPI_Enter_4Byte_Mode+0x62>
        return HAL_ERROR;
 8000e2e:	2301      	movs	r3, #1
 8000e30:	e01a      	b.n	8000e68 <QSPI_Enter_4Byte_Mode+0x98>

    if (QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000e32:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000e36:	6878      	ldr	r0, [r7, #4]
 8000e38:	f7ff fd0e 	bl	8000858 <QSPI_Wait_For_Ready_Manual>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d001      	beq.n	8000e46 <QSPI_Enter_4Byte_Mode+0x76>
        return HAL_ERROR;
 8000e42:	2301      	movs	r3, #1
 8000e44:	e010      	b.n	8000e68 <QSPI_Enter_4Byte_Mode+0x98>

    uint8_t ads = 0;
 8000e46:	2300      	movs	r3, #0
 8000e48:	73fb      	strb	r3, [r7, #15]
    if (QSPI_Check_4Byte_Mode(hqspi, &ads) == HAL_OK && ads == 1)
 8000e4a:	f107 030f 	add.w	r3, r7, #15
 8000e4e:	4619      	mov	r1, r3
 8000e50:	6878      	ldr	r0, [r7, #4]
 8000e52:	f7ff ff6b 	bl	8000d2c <QSPI_Check_4Byte_Mode>
 8000e56:	4603      	mov	r3, r0
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d104      	bne.n	8000e66 <QSPI_Enter_4Byte_Mode+0x96>
 8000e5c:	7bfb      	ldrb	r3, [r7, #15]
 8000e5e:	2b01      	cmp	r3, #1
 8000e60:	d101      	bne.n	8000e66 <QSPI_Enter_4Byte_Mode+0x96>
        return HAL_OK;
 8000e62:	2300      	movs	r3, #0
 8000e64:	e000      	b.n	8000e68 <QSPI_Enter_4Byte_Mode+0x98>

    return HAL_ERROR;
 8000e66:	2301      	movs	r3, #1
}
 8000e68:	4618      	mov	r0, r3
 8000e6a:	3748      	adds	r7, #72	@ 0x48
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}

08000e70 <QSPI_Clear_CMP>:

    return QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
}

HAL_StatusTypeDef QSPI_Clear_CMP(QSPI_HandleTypeDef *hqspi)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b092      	sub	sp, #72	@ 0x48
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    uint8_t data[2];

    // SR1 = 0x00  sin BP, sin TB
    // SR2 = 0x02  QE=1, CMP=0
    data[0] = 0x00;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	733b      	strb	r3, [r7, #12]
    data[1] = 0x02;
 8000e7c:	2302      	movs	r3, #2
 8000e7e:	737b      	strb	r3, [r7, #13]

    if (QSPI_WriteEnable(hqspi) != HAL_OK)
 8000e80:	6878      	ldr	r0, [r7, #4]
 8000e82:	f7ff fe08 	bl	8000a96 <QSPI_WriteEnable>
 8000e86:	4603      	mov	r3, r0
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d001      	beq.n	8000e90 <QSPI_Clear_CMP+0x20>
        return HAL_ERROR;
 8000e8c:	2301      	movs	r3, #1
 8000e8e:	e032      	b.n	8000ef6 <QSPI_Clear_CMP+0x86>

    memset(&sCommand, 0, sizeof(sCommand));
 8000e90:	f107 0310 	add.w	r3, r7, #16
 8000e94:	2238      	movs	r2, #56	@ 0x38
 8000e96:	2100      	movs	r1, #0
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f003 fe63 	bl	8004b64 <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000e9e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ea2:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_WRITE_STATUS_REG1_CMD; // Write SR1+SR2 juntos
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8000eac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000eb0:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.NbData            = 2;
 8000eb2:	2302      	movs	r3, #2
 8000eb4:	63bb      	str	r3, [r7, #56]	@ 0x38

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000eb6:	f107 0310 	add.w	r3, r7, #16
 8000eba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	6878      	ldr	r0, [r7, #4]
 8000ec2:	f000 ffb1 	bl	8001e28 <HAL_QSPI_Command>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d001      	beq.n	8000ed0 <QSPI_Clear_CMP+0x60>
        return HAL_ERROR;
 8000ecc:	2301      	movs	r3, #1
 8000ece:	e012      	b.n	8000ef6 <QSPI_Clear_CMP+0x86>

    if (HAL_QSPI_Transmit(hqspi, data, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000ed0:	f107 030c 	add.w	r3, r7, #12
 8000ed4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000ed8:	4619      	mov	r1, r3
 8000eda:	6878      	ldr	r0, [r7, #4]
 8000edc:	f001 f802 	bl	8001ee4 <HAL_QSPI_Transmit>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d001      	beq.n	8000eea <QSPI_Clear_CMP+0x7a>
        return HAL_ERROR;
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	e005      	b.n	8000ef6 <QSPI_Clear_CMP+0x86>

    return QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000eea:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000eee:	6878      	ldr	r0, [r7, #4]
 8000ef0:	f7ff fcb2 	bl	8000858 <QSPI_Wait_For_Ready_Manual>
 8000ef4:	4603      	mov	r3, r0
}
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	3748      	adds	r7, #72	@ 0x48
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}

08000efe <QSPI_Set_Status_Config>:

HAL_StatusTypeDef QSPI_Set_Status_Config(QSPI_HandleTypeDef *hqspi)
{
 8000efe:	b580      	push	{r7, lr}
 8000f00:	b084      	sub	sp, #16
 8000f02:	af00      	add	r7, sp, #0
 8000f04:	6078      	str	r0, [r7, #4]
	uint8_t status = 0;
 8000f06:	2300      	movs	r3, #0
 8000f08:	73fb      	strb	r3, [r7, #15]

	status = QSPI_Software_Reset(hqspi);
 8000f0a:	6878      	ldr	r0, [r7, #4]
 8000f0c:	f7ff fd7d 	bl	8000a0a <QSPI_Software_Reset>
 8000f10:	4603      	mov	r3, r0
 8000f12:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 8000f14:	7bfb      	ldrb	r3, [r7, #15]
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d001      	beq.n	8000f1e <QSPI_Set_Status_Config+0x20>
 8000f1a:	7bfb      	ldrb	r3, [r7, #15]
 8000f1c:	e019      	b.n	8000f52 <QSPI_Set_Status_Config+0x54>
	status = QSPI_Enter_4Byte_Mode(hqspi);
 8000f1e:	6878      	ldr	r0, [r7, #4]
 8000f20:	f7ff ff56 	bl	8000dd0 <QSPI_Enter_4Byte_Mode>
 8000f24:	4603      	mov	r3, r0
 8000f26:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 8000f28:	7bfb      	ldrb	r3, [r7, #15]
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <QSPI_Set_Status_Config+0x34>
 8000f2e:	7bfb      	ldrb	r3, [r7, #15]
 8000f30:	e00f      	b.n	8000f52 <QSPI_Set_Status_Config+0x54>
	status = QSPI_Enable_Quad_Mode(hqspi);
 8000f32:	6878      	ldr	r0, [r7, #4]
 8000f34:	f7ff fcdf 	bl	80008f6 <QSPI_Enable_Quad_Mode>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 8000f3c:	7bfb      	ldrb	r3, [r7, #15]
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <QSPI_Set_Status_Config+0x48>
 8000f42:	7bfb      	ldrb	r3, [r7, #15]
 8000f44:	e005      	b.n	8000f52 <QSPI_Set_Status_Config+0x54>
	status = QSPI_Clear_CMP(hqspi);
 8000f46:	6878      	ldr	r0, [r7, #4]
 8000f48:	f7ff ff92 	bl	8000e70 <QSPI_Clear_CMP>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	73fb      	strb	r3, [r7, #15]

	return status;
 8000f50:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	3710      	adds	r7, #16
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}

08000f5a <QSPI_SelfTest>:

    return HAL_OK;
}

HAL_StatusTypeDef QSPI_SelfTest(QSPI_HandleTypeDef *hqspi, uint32_t address, const char *pattern, uint32_t size)
{
 8000f5a:	b590      	push	{r4, r7, lr}
 8000f5c:	f5ad 7d07 	sub.w	sp, sp, #540	@ 0x21c
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	f507 7406 	add.w	r4, r7, #536	@ 0x218
 8000f66:	f5a4 7403 	sub.w	r4, r4, #524	@ 0x20c
 8000f6a:	6020      	str	r0, [r4, #0]
 8000f6c:	f507 7006 	add.w	r0, r7, #536	@ 0x218
 8000f70:	f5a0 7004 	sub.w	r0, r0, #528	@ 0x210
 8000f74:	6001      	str	r1, [r0, #0]
 8000f76:	f507 7106 	add.w	r1, r7, #536	@ 0x218
 8000f7a:	f5a1 7105 	sub.w	r1, r1, #532	@ 0x214
 8000f7e:	600a      	str	r2, [r1, #0]
 8000f80:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8000f84:	f5a2 7206 	sub.w	r2, r2, #536	@ 0x218
 8000f88:	6013      	str	r3, [r2, #0]
    uint8_t verify_buf[512]; // buffer temporal de lectura
    uint32_t test_size = size;
 8000f8a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8000f8e:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214

    if (test_size > W25Q256JV_PAGE_SIZE)
 8000f98:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8000f9c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000fa0:	d903      	bls.n	8000faa <QSPI_SelfTest+0x50>
        test_size = W25Q256JV_PAGE_SIZE;
 8000fa2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000fa6:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214

    if (QSPI_Wait_For_Ready_Manual(hqspi, 1000) != HAL_OK) return HAL_ERROR;
 8000faa:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8000fae:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8000fb2:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000fb6:	6818      	ldr	r0, [r3, #0]
 8000fb8:	f7ff fc4e 	bl	8000858 <QSPI_Wait_For_Ready_Manual>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d001      	beq.n	8000fc6 <QSPI_SelfTest+0x6c>
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	e052      	b.n	800106c <QSPI_SelfTest+0x112>
    if (QSPI_Set_Status_Config(hqspi) != HAL_OK) return HAL_ERROR;
 8000fc6:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8000fca:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8000fce:	6818      	ldr	r0, [r3, #0]
 8000fd0:	f7ff ff95 	bl	8000efe <QSPI_Set_Status_Config>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d001      	beq.n	8000fde <QSPI_SelfTest+0x84>
 8000fda:	2301      	movs	r3, #1
 8000fdc:	e046      	b.n	800106c <QSPI_SelfTest+0x112>
    if (QSPI_Sector_Erase(hqspi, TEST_ADDRESS) != HAL_OK) return HAL_ERROR;
 8000fde:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8000fe2:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8000fe6:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 8000fea:	6818      	ldr	r0, [r3, #0]
 8000fec:	f7ff fdc6 	bl	8000b7c <QSPI_Sector_Erase>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d001      	beq.n	8000ffa <QSPI_SelfTest+0xa0>
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	e038      	b.n	800106c <QSPI_SelfTest+0x112>
    if (QSPI_Write_String_Quad(hqspi, pattern, TEST_ADDRESS) != HAL_OK) return HAL_ERROR;
 8000ffa:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8000ffe:	f5a3 7105 	sub.w	r1, r3, #532	@ 0x214
 8001002:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001006:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 800100a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800100e:	6809      	ldr	r1, [r1, #0]
 8001010:	6818      	ldr	r0, [r3, #0]
 8001012:	f7ff fdf3 	bl	8000bfc <QSPI_Write_String_Quad>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <QSPI_SelfTest+0xc6>
 800101c:	2301      	movs	r3, #1
 800101e:	e025      	b.n	800106c <QSPI_SelfTest+0x112>
    if (QSPI_Read_Data_Quad(hqspi, verify_buf, address, test_size) != HAL_OK) return HAL_ERROR;
 8001020:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001024:	f5a3 7204 	sub.w	r2, r3, #528	@ 0x210
 8001028:	f107 0114 	add.w	r1, r7, #20
 800102c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001030:	f5a3 7003 	sub.w	r0, r3, #524	@ 0x20c
 8001034:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8001038:	6812      	ldr	r2, [r2, #0]
 800103a:	6800      	ldr	r0, [r0, #0]
 800103c:	f7ff fe38 	bl	8000cb0 <QSPI_Read_Data_Quad>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d001      	beq.n	800104a <QSPI_SelfTest+0xf0>
 8001046:	2301      	movs	r3, #1
 8001048:	e010      	b.n	800106c <QSPI_SelfTest+0x112>

    if (memcmp(pattern, verify_buf, test_size) != 0) return HAL_ERROR;
 800104a:	f107 0114 	add.w	r1, r7, #20
 800104e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001052:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8001056:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 800105a:	6818      	ldr	r0, [r3, #0]
 800105c:	f003 fd72 	bl	8004b44 <memcmp>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d001      	beq.n	800106a <QSPI_SelfTest+0x110>
 8001066:	2301      	movs	r3, #1
 8001068:	e000      	b.n	800106c <QSPI_SelfTest+0x112>

    return HAL_OK;
 800106a:	2300      	movs	r3, #0
}
 800106c:	4618      	mov	r0, r3
 800106e:	f507 7707 	add.w	r7, r7, #540	@ 0x21c
 8001072:	46bd      	mov	sp, r7
 8001074:	bd90      	pop	{r4, r7, pc}
	...

08001078 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001078:	b480      	push	{r7}
 800107a:	b083      	sub	sp, #12
 800107c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800107e:	4b0a      	ldr	r3, [pc, #40]	@ (80010a8 <HAL_MspInit+0x30>)
 8001080:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001084:	4a08      	ldr	r2, [pc, #32]	@ (80010a8 <HAL_MspInit+0x30>)
 8001086:	f043 0302 	orr.w	r3, r3, #2
 800108a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800108e:	4b06      	ldr	r3, [pc, #24]	@ (80010a8 <HAL_MspInit+0x30>)
 8001090:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001094:	f003 0302 	and.w	r3, r3, #2
 8001098:	607b      	str	r3, [r7, #4]
 800109a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800109c:	bf00      	nop
 800109e:	370c      	adds	r7, #12
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr
 80010a8:	58024400 	.word	0x58024400

080010ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 80010b0:	f002 f9be 	bl	8003430 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010b4:	bf00      	nop
 80010b6:	e7fd      	b.n	80010b4 <NMI_Handler+0x8>

080010b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010bc:	bf00      	nop
 80010be:	e7fd      	b.n	80010bc <HardFault_Handler+0x4>

080010c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010c4:	bf00      	nop
 80010c6:	e7fd      	b.n	80010c4 <MemManage_Handler+0x4>

080010c8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010cc:	bf00      	nop
 80010ce:	e7fd      	b.n	80010cc <BusFault_Handler+0x4>

080010d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010d4:	bf00      	nop
 80010d6:	e7fd      	b.n	80010d4 <UsageFault_Handler+0x4>

080010d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010d8:	b480      	push	{r7}
 80010da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010dc:	bf00      	nop
 80010de:	46bd      	mov	sp, r7
 80010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e4:	4770      	bx	lr

080010e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010e6:	b480      	push	{r7}
 80010e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010ea:	bf00      	nop
 80010ec:	46bd      	mov	sp, r7
 80010ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f2:	4770      	bx	lr

080010f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010f8:	bf00      	nop
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr

08001102 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001102:	b580      	push	{r7, lr}
 8001104:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001106:	f000 fa3b 	bl	8001580 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800110a:	bf00      	nop
 800110c:	bd80      	pop	{r7, pc}

0800110e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800110e:	b580      	push	{r7, lr}
 8001110:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8001112:	2000      	movs	r0, #0
 8001114:	f000 f9b0 	bl	8001478 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001118:	bf00      	nop
 800111a:	bd80      	pop	{r7, pc}

0800111c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800111c:	b480      	push	{r7}
 800111e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001120:	4b43      	ldr	r3, [pc, #268]	@ (8001230 <SystemInit+0x114>)
 8001122:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001126:	4a42      	ldr	r2, [pc, #264]	@ (8001230 <SystemInit+0x114>)
 8001128:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800112c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001130:	4b40      	ldr	r3, [pc, #256]	@ (8001234 <SystemInit+0x118>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f003 030f 	and.w	r3, r3, #15
 8001138:	2b06      	cmp	r3, #6
 800113a:	d807      	bhi.n	800114c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800113c:	4b3d      	ldr	r3, [pc, #244]	@ (8001234 <SystemInit+0x118>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	f023 030f 	bic.w	r3, r3, #15
 8001144:	4a3b      	ldr	r2, [pc, #236]	@ (8001234 <SystemInit+0x118>)
 8001146:	f043 0307 	orr.w	r3, r3, #7
 800114a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800114c:	4b3a      	ldr	r3, [pc, #232]	@ (8001238 <SystemInit+0x11c>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4a39      	ldr	r2, [pc, #228]	@ (8001238 <SystemInit+0x11c>)
 8001152:	f043 0301 	orr.w	r3, r3, #1
 8001156:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001158:	4b37      	ldr	r3, [pc, #220]	@ (8001238 <SystemInit+0x11c>)
 800115a:	2200      	movs	r2, #0
 800115c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800115e:	4b36      	ldr	r3, [pc, #216]	@ (8001238 <SystemInit+0x11c>)
 8001160:	681a      	ldr	r2, [r3, #0]
 8001162:	4935      	ldr	r1, [pc, #212]	@ (8001238 <SystemInit+0x11c>)
 8001164:	4b35      	ldr	r3, [pc, #212]	@ (800123c <SystemInit+0x120>)
 8001166:	4013      	ands	r3, r2
 8001168:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800116a:	4b32      	ldr	r3, [pc, #200]	@ (8001234 <SystemInit+0x118>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f003 0308 	and.w	r3, r3, #8
 8001172:	2b00      	cmp	r3, #0
 8001174:	d007      	beq.n	8001186 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001176:	4b2f      	ldr	r3, [pc, #188]	@ (8001234 <SystemInit+0x118>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f023 030f 	bic.w	r3, r3, #15
 800117e:	4a2d      	ldr	r2, [pc, #180]	@ (8001234 <SystemInit+0x118>)
 8001180:	f043 0307 	orr.w	r3, r3, #7
 8001184:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001186:	4b2c      	ldr	r3, [pc, #176]	@ (8001238 <SystemInit+0x11c>)
 8001188:	2200      	movs	r2, #0
 800118a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800118c:	4b2a      	ldr	r3, [pc, #168]	@ (8001238 <SystemInit+0x11c>)
 800118e:	2200      	movs	r2, #0
 8001190:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001192:	4b29      	ldr	r3, [pc, #164]	@ (8001238 <SystemInit+0x11c>)
 8001194:	2200      	movs	r2, #0
 8001196:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001198:	4b27      	ldr	r3, [pc, #156]	@ (8001238 <SystemInit+0x11c>)
 800119a:	4a29      	ldr	r2, [pc, #164]	@ (8001240 <SystemInit+0x124>)
 800119c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800119e:	4b26      	ldr	r3, [pc, #152]	@ (8001238 <SystemInit+0x11c>)
 80011a0:	4a28      	ldr	r2, [pc, #160]	@ (8001244 <SystemInit+0x128>)
 80011a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80011a4:	4b24      	ldr	r3, [pc, #144]	@ (8001238 <SystemInit+0x11c>)
 80011a6:	4a28      	ldr	r2, [pc, #160]	@ (8001248 <SystemInit+0x12c>)
 80011a8:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80011aa:	4b23      	ldr	r3, [pc, #140]	@ (8001238 <SystemInit+0x11c>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80011b0:	4b21      	ldr	r3, [pc, #132]	@ (8001238 <SystemInit+0x11c>)
 80011b2:	4a25      	ldr	r2, [pc, #148]	@ (8001248 <SystemInit+0x12c>)
 80011b4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80011b6:	4b20      	ldr	r3, [pc, #128]	@ (8001238 <SystemInit+0x11c>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80011bc:	4b1e      	ldr	r3, [pc, #120]	@ (8001238 <SystemInit+0x11c>)
 80011be:	4a22      	ldr	r2, [pc, #136]	@ (8001248 <SystemInit+0x12c>)
 80011c0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80011c2:	4b1d      	ldr	r3, [pc, #116]	@ (8001238 <SystemInit+0x11c>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80011c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001238 <SystemInit+0x11c>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4a1a      	ldr	r2, [pc, #104]	@ (8001238 <SystemInit+0x11c>)
 80011ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80011d2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80011d4:	4b18      	ldr	r3, [pc, #96]	@ (8001238 <SystemInit+0x11c>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80011da:	4b1c      	ldr	r3, [pc, #112]	@ (800124c <SystemInit+0x130>)
 80011dc:	681a      	ldr	r2, [r3, #0]
 80011de:	4b1c      	ldr	r3, [pc, #112]	@ (8001250 <SystemInit+0x134>)
 80011e0:	4013      	ands	r3, r2
 80011e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80011e6:	d202      	bcs.n	80011ee <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80011e8:	4b1a      	ldr	r3, [pc, #104]	@ (8001254 <SystemInit+0x138>)
 80011ea:	2201      	movs	r2, #1
 80011ec:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80011ee:	4b12      	ldr	r3, [pc, #72]	@ (8001238 <SystemInit+0x11c>)
 80011f0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80011f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d113      	bne.n	8001224 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80011fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001238 <SystemInit+0x11c>)
 80011fe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001202:	4a0d      	ldr	r2, [pc, #52]	@ (8001238 <SystemInit+0x11c>)
 8001204:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001208:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800120c:	4b12      	ldr	r3, [pc, #72]	@ (8001258 <SystemInit+0x13c>)
 800120e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001212:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001214:	4b08      	ldr	r3, [pc, #32]	@ (8001238 <SystemInit+0x11c>)
 8001216:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800121a:	4a07      	ldr	r2, [pc, #28]	@ (8001238 <SystemInit+0x11c>)
 800121c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001220:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001224:	bf00      	nop
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop
 8001230:	e000ed00 	.word	0xe000ed00
 8001234:	52002000 	.word	0x52002000
 8001238:	58024400 	.word	0x58024400
 800123c:	eaf6ed7f 	.word	0xeaf6ed7f
 8001240:	02020200 	.word	0x02020200
 8001244:	01ff0000 	.word	0x01ff0000
 8001248:	01010280 	.word	0x01010280
 800124c:	5c001000 	.word	0x5c001000
 8001250:	ffff0000 	.word	0xffff0000
 8001254:	51008108 	.word	0x51008108
 8001258:	52004000 	.word	0x52004000

0800125c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 800125c:	b480      	push	{r7}
 800125e:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001260:	4b09      	ldr	r3, [pc, #36]	@ (8001288 <ExitRun0Mode+0x2c>)
 8001262:	68db      	ldr	r3, [r3, #12]
 8001264:	4a08      	ldr	r2, [pc, #32]	@ (8001288 <ExitRun0Mode+0x2c>)
 8001266:	f043 0302 	orr.w	r3, r3, #2
 800126a:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 800126c:	bf00      	nop
 800126e:	4b06      	ldr	r3, [pc, #24]	@ (8001288 <ExitRun0Mode+0x2c>)
 8001270:	685b      	ldr	r3, [r3, #4]
 8001272:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001276:	2b00      	cmp	r3, #0
 8001278:	d0f9      	beq.n	800126e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800127a:	bf00      	nop
 800127c:	bf00      	nop
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr
 8001286:	bf00      	nop
 8001288:	58024800 	.word	0x58024800

0800128c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800128c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80012c8 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001290:	f7ff ffe4 	bl	800125c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001294:	f7ff ff42 	bl	800111c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001298:	480c      	ldr	r0, [pc, #48]	@ (80012cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800129a:	490d      	ldr	r1, [pc, #52]	@ (80012d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800129c:	4a0d      	ldr	r2, [pc, #52]	@ (80012d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800129e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012a0:	e002      	b.n	80012a8 <LoopCopyDataInit>

080012a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012a6:	3304      	adds	r3, #4

080012a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012ac:	d3f9      	bcc.n	80012a2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012ae:	4a0a      	ldr	r2, [pc, #40]	@ (80012d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80012b0:	4c0a      	ldr	r4, [pc, #40]	@ (80012dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80012b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012b4:	e001      	b.n	80012ba <LoopFillZerobss>

080012b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012b8:	3204      	adds	r2, #4

080012ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012bc:	d3fb      	bcc.n	80012b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012be:	f003 fc59 	bl	8004b74 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012c2:	f7ff f877 	bl	80003b4 <main>
  bx  lr
 80012c6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80012c8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80012cc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80012d0:	2400001c 	.word	0x2400001c
  ldr r2, =_sidata
 80012d4:	08004c14 	.word	0x08004c14
  ldr r2, =_sbss
 80012d8:	2400001c 	.word	0x2400001c
  ldr r4, =_ebss
 80012dc:	24000090 	.word	0x24000090

080012e0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012e0:	e7fe      	b.n	80012e0 <ADC3_IRQHandler>
	...

080012e4 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b08c      	sub	sp, #48	@ 0x30
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	4603      	mov	r3, r0
 80012ec:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80012ee:	2300      	movs	r3, #0
 80012f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 80012f2:	79fb      	ldrb	r3, [r7, #7]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d009      	beq.n	800130c <BSP_LED_Init+0x28>
 80012f8:	79fb      	ldrb	r3, [r7, #7]
 80012fa:	2b01      	cmp	r3, #1
 80012fc:	d006      	beq.n	800130c <BSP_LED_Init+0x28>
 80012fe:	79fb      	ldrb	r3, [r7, #7]
 8001300:	2b02      	cmp	r3, #2
 8001302:	d003      	beq.n	800130c <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001304:	f06f 0301 	mvn.w	r3, #1
 8001308:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800130a:	e055      	b.n	80013b8 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 800130c:	79fb      	ldrb	r3, [r7, #7]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d10f      	bne.n	8001332 <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8001312:	4b2c      	ldr	r3, [pc, #176]	@ (80013c4 <BSP_LED_Init+0xe0>)
 8001314:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001318:	4a2a      	ldr	r2, [pc, #168]	@ (80013c4 <BSP_LED_Init+0xe0>)
 800131a:	f043 0302 	orr.w	r3, r3, #2
 800131e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001322:	4b28      	ldr	r3, [pc, #160]	@ (80013c4 <BSP_LED_Init+0xe0>)
 8001324:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001328:	f003 0302 	and.w	r3, r3, #2
 800132c:	617b      	str	r3, [r7, #20]
 800132e:	697b      	ldr	r3, [r7, #20]
 8001330:	e021      	b.n	8001376 <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8001332:	79fb      	ldrb	r3, [r7, #7]
 8001334:	2b01      	cmp	r3, #1
 8001336:	d10f      	bne.n	8001358 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8001338:	4b22      	ldr	r3, [pc, #136]	@ (80013c4 <BSP_LED_Init+0xe0>)
 800133a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800133e:	4a21      	ldr	r2, [pc, #132]	@ (80013c4 <BSP_LED_Init+0xe0>)
 8001340:	f043 0310 	orr.w	r3, r3, #16
 8001344:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001348:	4b1e      	ldr	r3, [pc, #120]	@ (80013c4 <BSP_LED_Init+0xe0>)
 800134a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800134e:	f003 0310 	and.w	r3, r3, #16
 8001352:	613b      	str	r3, [r7, #16]
 8001354:	693b      	ldr	r3, [r7, #16]
 8001356:	e00e      	b.n	8001376 <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8001358:	4b1a      	ldr	r3, [pc, #104]	@ (80013c4 <BSP_LED_Init+0xe0>)
 800135a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800135e:	4a19      	ldr	r2, [pc, #100]	@ (80013c4 <BSP_LED_Init+0xe0>)
 8001360:	f043 0302 	orr.w	r3, r3, #2
 8001364:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001368:	4b16      	ldr	r3, [pc, #88]	@ (80013c4 <BSP_LED_Init+0xe0>)
 800136a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800136e:	f003 0302 	and.w	r3, r3, #2
 8001372:	60fb      	str	r3, [r7, #12]
 8001374:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8001376:	79fb      	ldrb	r3, [r7, #7]
 8001378:	4a13      	ldr	r2, [pc, #76]	@ (80013c8 <BSP_LED_Init+0xe4>)
 800137a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800137e:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001380:	2301      	movs	r3, #1
 8001382:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8001384:	2300      	movs	r3, #0
 8001386:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001388:	2303      	movs	r3, #3
 800138a:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 800138c:	79fb      	ldrb	r3, [r7, #7]
 800138e:	4a0f      	ldr	r2, [pc, #60]	@ (80013cc <BSP_LED_Init+0xe8>)
 8001390:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001394:	f107 0218 	add.w	r2, r7, #24
 8001398:	4611      	mov	r1, r2
 800139a:	4618      	mov	r0, r3
 800139c:	f000 facc 	bl	8001938 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 80013a0:	79fb      	ldrb	r3, [r7, #7]
 80013a2:	4a0a      	ldr	r2, [pc, #40]	@ (80013cc <BSP_LED_Init+0xe8>)
 80013a4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80013a8:	79fb      	ldrb	r3, [r7, #7]
 80013aa:	4a07      	ldr	r2, [pc, #28]	@ (80013c8 <BSP_LED_Init+0xe4>)
 80013ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013b0:	2200      	movs	r2, #0
 80013b2:	4619      	mov	r1, r3
 80013b4:	f000 fc70 	bl	8001c98 <HAL_GPIO_WritePin>
  }

  return ret;
 80013b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	3730      	adds	r7, #48	@ 0x30
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	58024400 	.word	0x58024400
 80013c8:	08004bfc 	.word	0x08004bfc
 80013cc:	24000008 	.word	0x24000008

080013d0 <BSP_LED_On>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b084      	sub	sp, #16
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	4603      	mov	r3, r0
 80013d8:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80013da:	2300      	movs	r3, #0
 80013dc:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 80013de:	79fb      	ldrb	r3, [r7, #7]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d009      	beq.n	80013f8 <BSP_LED_On+0x28>
 80013e4:	79fb      	ldrb	r3, [r7, #7]
 80013e6:	2b01      	cmp	r3, #1
 80013e8:	d006      	beq.n	80013f8 <BSP_LED_On+0x28>
 80013ea:	79fb      	ldrb	r3, [r7, #7]
 80013ec:	2b02      	cmp	r3, #2
 80013ee:	d003      	beq.n	80013f8 <BSP_LED_On+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80013f0:	f06f 0301 	mvn.w	r3, #1
 80013f4:	60fb      	str	r3, [r7, #12]
 80013f6:	e00b      	b.n	8001410 <BSP_LED_On+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 80013f8:	79fb      	ldrb	r3, [r7, #7]
 80013fa:	4a08      	ldr	r2, [pc, #32]	@ (800141c <BSP_LED_On+0x4c>)
 80013fc:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001400:	79fb      	ldrb	r3, [r7, #7]
 8001402:	4a07      	ldr	r2, [pc, #28]	@ (8001420 <BSP_LED_On+0x50>)
 8001404:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001408:	2201      	movs	r2, #1
 800140a:	4619      	mov	r1, r3
 800140c:	f000 fc44 	bl	8001c98 <HAL_GPIO_WritePin>
  }

  return ret;
 8001410:	68fb      	ldr	r3, [r7, #12]
}
 8001412:	4618      	mov	r0, r3
 8001414:	3710      	adds	r7, #16
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	24000008 	.word	0x24000008
 8001420:	08004bfc 	.word	0x08004bfc

08001424 <BSP_LED_Off>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b084      	sub	sp, #16
 8001428:	af00      	add	r7, sp, #0
 800142a:	4603      	mov	r3, r0
 800142c:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800142e:	2300      	movs	r3, #0
 8001430:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8001432:	79fb      	ldrb	r3, [r7, #7]
 8001434:	2b00      	cmp	r3, #0
 8001436:	d009      	beq.n	800144c <BSP_LED_Off+0x28>
 8001438:	79fb      	ldrb	r3, [r7, #7]
 800143a:	2b01      	cmp	r3, #1
 800143c:	d006      	beq.n	800144c <BSP_LED_Off+0x28>
 800143e:	79fb      	ldrb	r3, [r7, #7]
 8001440:	2b02      	cmp	r3, #2
 8001442:	d003      	beq.n	800144c <BSP_LED_Off+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001444:	f06f 0301 	mvn.w	r3, #1
 8001448:	60fb      	str	r3, [r7, #12]
 800144a:	e00b      	b.n	8001464 <BSP_LED_Off+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 800144c:	79fb      	ldrb	r3, [r7, #7]
 800144e:	4a08      	ldr	r2, [pc, #32]	@ (8001470 <BSP_LED_Off+0x4c>)
 8001450:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001454:	79fb      	ldrb	r3, [r7, #7]
 8001456:	4a07      	ldr	r2, [pc, #28]	@ (8001474 <BSP_LED_Off+0x50>)
 8001458:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800145c:	2200      	movs	r2, #0
 800145e:	4619      	mov	r1, r3
 8001460:	f000 fc1a 	bl	8001c98 <HAL_GPIO_WritePin>
  }

  return ret;
 8001464:	68fb      	ldr	r3, [r7, #12]
}
 8001466:	4618      	mov	r0, r3
 8001468:	3710      	adds	r7, #16
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	24000008 	.word	0x24000008
 8001474:	08004bfc 	.word	0x08004bfc

08001478 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b082      	sub	sp, #8
 800147c:	af00      	add	r7, sp, #0
 800147e:	4603      	mov	r3, r0
 8001480:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8001482:	79fb      	ldrb	r3, [r7, #7]
 8001484:	00db      	lsls	r3, r3, #3
 8001486:	4a04      	ldr	r2, [pc, #16]	@ (8001498 <BSP_PB_IRQHandler+0x20>)
 8001488:	4413      	add	r3, r2
 800148a:	4618      	mov	r0, r3
 800148c:	f000 fa24 	bl	80018d8 <HAL_EXTI_IRQHandler>
}
 8001490:	bf00      	nop
 8001492:	3708      	adds	r7, #8
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}
 8001498:	24000084 	.word	0x24000084

0800149c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014a2:	2003      	movs	r0, #3
 80014a4:	f000 f96e 	bl	8001784 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80014a8:	f001 fe48 	bl	800313c <HAL_RCC_GetSysClockFreq>
 80014ac:	4602      	mov	r2, r0
 80014ae:	4b15      	ldr	r3, [pc, #84]	@ (8001504 <HAL_Init+0x68>)
 80014b0:	699b      	ldr	r3, [r3, #24]
 80014b2:	0a1b      	lsrs	r3, r3, #8
 80014b4:	f003 030f 	and.w	r3, r3, #15
 80014b8:	4913      	ldr	r1, [pc, #76]	@ (8001508 <HAL_Init+0x6c>)
 80014ba:	5ccb      	ldrb	r3, [r1, r3]
 80014bc:	f003 031f 	and.w	r3, r3, #31
 80014c0:	fa22 f303 	lsr.w	r3, r2, r3
 80014c4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80014c6:	4b0f      	ldr	r3, [pc, #60]	@ (8001504 <HAL_Init+0x68>)
 80014c8:	699b      	ldr	r3, [r3, #24]
 80014ca:	f003 030f 	and.w	r3, r3, #15
 80014ce:	4a0e      	ldr	r2, [pc, #56]	@ (8001508 <HAL_Init+0x6c>)
 80014d0:	5cd3      	ldrb	r3, [r2, r3]
 80014d2:	f003 031f 	and.w	r3, r3, #31
 80014d6:	687a      	ldr	r2, [r7, #4]
 80014d8:	fa22 f303 	lsr.w	r3, r2, r3
 80014dc:	4a0b      	ldr	r2, [pc, #44]	@ (800150c <HAL_Init+0x70>)
 80014de:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80014e0:	4a0b      	ldr	r2, [pc, #44]	@ (8001510 <HAL_Init+0x74>)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80014e6:	2000      	movs	r0, #0
 80014e8:	f000 f814 	bl	8001514 <HAL_InitTick>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d001      	beq.n	80014f6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80014f2:	2301      	movs	r3, #1
 80014f4:	e002      	b.n	80014fc <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80014f6:	f7ff fdbf 	bl	8001078 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014fa:	2300      	movs	r3, #0
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	3708      	adds	r7, #8
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	58024400 	.word	0x58024400
 8001508:	08004bec 	.word	0x08004bec
 800150c:	24000004 	.word	0x24000004
 8001510:	24000000 	.word	0x24000000

08001514 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800151c:	4b15      	ldr	r3, [pc, #84]	@ (8001574 <HAL_InitTick+0x60>)
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d101      	bne.n	8001528 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001524:	2301      	movs	r3, #1
 8001526:	e021      	b.n	800156c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001528:	4b13      	ldr	r3, [pc, #76]	@ (8001578 <HAL_InitTick+0x64>)
 800152a:	681a      	ldr	r2, [r3, #0]
 800152c:	4b11      	ldr	r3, [pc, #68]	@ (8001574 <HAL_InitTick+0x60>)
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	4619      	mov	r1, r3
 8001532:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001536:	fbb3 f3f1 	udiv	r3, r3, r1
 800153a:	fbb2 f3f3 	udiv	r3, r2, r3
 800153e:	4618      	mov	r0, r3
 8001540:	f000 f945 	bl	80017ce <HAL_SYSTICK_Config>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
 800154c:	e00e      	b.n	800156c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	2b0f      	cmp	r3, #15
 8001552:	d80a      	bhi.n	800156a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001554:	2200      	movs	r2, #0
 8001556:	6879      	ldr	r1, [r7, #4]
 8001558:	f04f 30ff 	mov.w	r0, #4294967295
 800155c:	f000 f91d 	bl	800179a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001560:	4a06      	ldr	r2, [pc, #24]	@ (800157c <HAL_InitTick+0x68>)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001566:	2300      	movs	r3, #0
 8001568:	e000      	b.n	800156c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800156a:	2301      	movs	r3, #1
}
 800156c:	4618      	mov	r0, r3
 800156e:	3708      	adds	r7, #8
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	24000018 	.word	0x24000018
 8001578:	24000000 	.word	0x24000000
 800157c:	24000014 	.word	0x24000014

08001580 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001584:	4b06      	ldr	r3, [pc, #24]	@ (80015a0 <HAL_IncTick+0x20>)
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	461a      	mov	r2, r3
 800158a:	4b06      	ldr	r3, [pc, #24]	@ (80015a4 <HAL_IncTick+0x24>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	4413      	add	r3, r2
 8001590:	4a04      	ldr	r2, [pc, #16]	@ (80015a4 <HAL_IncTick+0x24>)
 8001592:	6013      	str	r3, [r2, #0]
}
 8001594:	bf00      	nop
 8001596:	46bd      	mov	sp, r7
 8001598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159c:	4770      	bx	lr
 800159e:	bf00      	nop
 80015a0:	24000018 	.word	0x24000018
 80015a4:	2400008c 	.word	0x2400008c

080015a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  return uwTick;
 80015ac:	4b03      	ldr	r3, [pc, #12]	@ (80015bc <HAL_GetTick+0x14>)
 80015ae:	681b      	ldr	r3, [r3, #0]
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	2400008c 	.word	0x2400008c

080015c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b084      	sub	sp, #16
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80015c8:	f7ff ffee 	bl	80015a8 <HAL_GetTick>
 80015cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015d8:	d005      	beq.n	80015e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80015da:	4b0a      	ldr	r3, [pc, #40]	@ (8001604 <HAL_Delay+0x44>)
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	461a      	mov	r2, r3
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	4413      	add	r3, r2
 80015e4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80015e6:	bf00      	nop
 80015e8:	f7ff ffde 	bl	80015a8 <HAL_GetTick>
 80015ec:	4602      	mov	r2, r0
 80015ee:	68bb      	ldr	r3, [r7, #8]
 80015f0:	1ad3      	subs	r3, r2, r3
 80015f2:	68fa      	ldr	r2, [r7, #12]
 80015f4:	429a      	cmp	r2, r3
 80015f6:	d8f7      	bhi.n	80015e8 <HAL_Delay+0x28>
  {
  }
}
 80015f8:	bf00      	nop
 80015fa:	bf00      	nop
 80015fc:	3710      	adds	r7, #16
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	24000018 	.word	0x24000018

08001608 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800160c:	4b03      	ldr	r3, [pc, #12]	@ (800161c <HAL_GetREVID+0x14>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	0c1b      	lsrs	r3, r3, #16
}
 8001612:	4618      	mov	r0, r3
 8001614:	46bd      	mov	sp, r7
 8001616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161a:	4770      	bx	lr
 800161c:	5c001000 	.word	0x5c001000

08001620 <__NVIC_SetPriorityGrouping>:
{
 8001620:	b480      	push	{r7}
 8001622:	b085      	sub	sp, #20
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	f003 0307 	and.w	r3, r3, #7
 800162e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001630:	4b0b      	ldr	r3, [pc, #44]	@ (8001660 <__NVIC_SetPriorityGrouping+0x40>)
 8001632:	68db      	ldr	r3, [r3, #12]
 8001634:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001636:	68ba      	ldr	r2, [r7, #8]
 8001638:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800163c:	4013      	ands	r3, r2
 800163e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001644:	68bb      	ldr	r3, [r7, #8]
 8001646:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001648:	4b06      	ldr	r3, [pc, #24]	@ (8001664 <__NVIC_SetPriorityGrouping+0x44>)
 800164a:	4313      	orrs	r3, r2
 800164c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800164e:	4a04      	ldr	r2, [pc, #16]	@ (8001660 <__NVIC_SetPriorityGrouping+0x40>)
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	60d3      	str	r3, [r2, #12]
}
 8001654:	bf00      	nop
 8001656:	3714      	adds	r7, #20
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr
 8001660:	e000ed00 	.word	0xe000ed00
 8001664:	05fa0000 	.word	0x05fa0000

08001668 <__NVIC_GetPriorityGrouping>:
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800166c:	4b04      	ldr	r3, [pc, #16]	@ (8001680 <__NVIC_GetPriorityGrouping+0x18>)
 800166e:	68db      	ldr	r3, [r3, #12]
 8001670:	0a1b      	lsrs	r3, r3, #8
 8001672:	f003 0307 	and.w	r3, r3, #7
}
 8001676:	4618      	mov	r0, r3
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr
 8001680:	e000ed00 	.word	0xe000ed00

08001684 <__NVIC_SetPriority>:
{
 8001684:	b480      	push	{r7}
 8001686:	b083      	sub	sp, #12
 8001688:	af00      	add	r7, sp, #0
 800168a:	4603      	mov	r3, r0
 800168c:	6039      	str	r1, [r7, #0]
 800168e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001690:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001694:	2b00      	cmp	r3, #0
 8001696:	db0a      	blt.n	80016ae <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	b2da      	uxtb	r2, r3
 800169c:	490c      	ldr	r1, [pc, #48]	@ (80016d0 <__NVIC_SetPriority+0x4c>)
 800169e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016a2:	0112      	lsls	r2, r2, #4
 80016a4:	b2d2      	uxtb	r2, r2
 80016a6:	440b      	add	r3, r1
 80016a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80016ac:	e00a      	b.n	80016c4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	b2da      	uxtb	r2, r3
 80016b2:	4908      	ldr	r1, [pc, #32]	@ (80016d4 <__NVIC_SetPriority+0x50>)
 80016b4:	88fb      	ldrh	r3, [r7, #6]
 80016b6:	f003 030f 	and.w	r3, r3, #15
 80016ba:	3b04      	subs	r3, #4
 80016bc:	0112      	lsls	r2, r2, #4
 80016be:	b2d2      	uxtb	r2, r2
 80016c0:	440b      	add	r3, r1
 80016c2:	761a      	strb	r2, [r3, #24]
}
 80016c4:	bf00      	nop
 80016c6:	370c      	adds	r7, #12
 80016c8:	46bd      	mov	sp, r7
 80016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ce:	4770      	bx	lr
 80016d0:	e000e100 	.word	0xe000e100
 80016d4:	e000ed00 	.word	0xe000ed00

080016d8 <NVIC_EncodePriority>:
{
 80016d8:	b480      	push	{r7}
 80016da:	b089      	sub	sp, #36	@ 0x24
 80016dc:	af00      	add	r7, sp, #0
 80016de:	60f8      	str	r0, [r7, #12]
 80016e0:	60b9      	str	r1, [r7, #8]
 80016e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	f003 0307 	and.w	r3, r3, #7
 80016ea:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016ec:	69fb      	ldr	r3, [r7, #28]
 80016ee:	f1c3 0307 	rsb	r3, r3, #7
 80016f2:	2b04      	cmp	r3, #4
 80016f4:	bf28      	it	cs
 80016f6:	2304      	movcs	r3, #4
 80016f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016fa:	69fb      	ldr	r3, [r7, #28]
 80016fc:	3304      	adds	r3, #4
 80016fe:	2b06      	cmp	r3, #6
 8001700:	d902      	bls.n	8001708 <NVIC_EncodePriority+0x30>
 8001702:	69fb      	ldr	r3, [r7, #28]
 8001704:	3b03      	subs	r3, #3
 8001706:	e000      	b.n	800170a <NVIC_EncodePriority+0x32>
 8001708:	2300      	movs	r3, #0
 800170a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800170c:	f04f 32ff 	mov.w	r2, #4294967295
 8001710:	69bb      	ldr	r3, [r7, #24]
 8001712:	fa02 f303 	lsl.w	r3, r2, r3
 8001716:	43da      	mvns	r2, r3
 8001718:	68bb      	ldr	r3, [r7, #8]
 800171a:	401a      	ands	r2, r3
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001720:	f04f 31ff 	mov.w	r1, #4294967295
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	fa01 f303 	lsl.w	r3, r1, r3
 800172a:	43d9      	mvns	r1, r3
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001730:	4313      	orrs	r3, r2
}
 8001732:	4618      	mov	r0, r3
 8001734:	3724      	adds	r7, #36	@ 0x24
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr
	...

08001740 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	3b01      	subs	r3, #1
 800174c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001750:	d301      	bcc.n	8001756 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001752:	2301      	movs	r3, #1
 8001754:	e00f      	b.n	8001776 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001756:	4a0a      	ldr	r2, [pc, #40]	@ (8001780 <SysTick_Config+0x40>)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	3b01      	subs	r3, #1
 800175c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800175e:	210f      	movs	r1, #15
 8001760:	f04f 30ff 	mov.w	r0, #4294967295
 8001764:	f7ff ff8e 	bl	8001684 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001768:	4b05      	ldr	r3, [pc, #20]	@ (8001780 <SysTick_Config+0x40>)
 800176a:	2200      	movs	r2, #0
 800176c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800176e:	4b04      	ldr	r3, [pc, #16]	@ (8001780 <SysTick_Config+0x40>)
 8001770:	2207      	movs	r2, #7
 8001772:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001774:	2300      	movs	r3, #0
}
 8001776:	4618      	mov	r0, r3
 8001778:	3708      	adds	r7, #8
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	e000e010 	.word	0xe000e010

08001784 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800178c:	6878      	ldr	r0, [r7, #4]
 800178e:	f7ff ff47 	bl	8001620 <__NVIC_SetPriorityGrouping>
}
 8001792:	bf00      	nop
 8001794:	3708      	adds	r7, #8
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}

0800179a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800179a:	b580      	push	{r7, lr}
 800179c:	b086      	sub	sp, #24
 800179e:	af00      	add	r7, sp, #0
 80017a0:	4603      	mov	r3, r0
 80017a2:	60b9      	str	r1, [r7, #8]
 80017a4:	607a      	str	r2, [r7, #4]
 80017a6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80017a8:	f7ff ff5e 	bl	8001668 <__NVIC_GetPriorityGrouping>
 80017ac:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017ae:	687a      	ldr	r2, [r7, #4]
 80017b0:	68b9      	ldr	r1, [r7, #8]
 80017b2:	6978      	ldr	r0, [r7, #20]
 80017b4:	f7ff ff90 	bl	80016d8 <NVIC_EncodePriority>
 80017b8:	4602      	mov	r2, r0
 80017ba:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80017be:	4611      	mov	r1, r2
 80017c0:	4618      	mov	r0, r3
 80017c2:	f7ff ff5f 	bl	8001684 <__NVIC_SetPriority>
}
 80017c6:	bf00      	nop
 80017c8:	3718      	adds	r7, #24
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}

080017ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017ce:	b580      	push	{r7, lr}
 80017d0:	b082      	sub	sp, #8
 80017d2:	af00      	add	r7, sp, #0
 80017d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017d6:	6878      	ldr	r0, [r7, #4]
 80017d8:	f7ff ffb2 	bl	8001740 <SysTick_Config>
 80017dc:	4603      	mov	r3, r0
}
 80017de:	4618      	mov	r0, r3
 80017e0:	3708      	adds	r7, #8
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
	...

080017e8 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80017ec:	f3bf 8f5f 	dmb	sy
}
 80017f0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80017f2:	4b07      	ldr	r3, [pc, #28]	@ (8001810 <HAL_MPU_Disable+0x28>)
 80017f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017f6:	4a06      	ldr	r2, [pc, #24]	@ (8001810 <HAL_MPU_Disable+0x28>)
 80017f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80017fc:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80017fe:	4b05      	ldr	r3, [pc, #20]	@ (8001814 <HAL_MPU_Disable+0x2c>)
 8001800:	2200      	movs	r2, #0
 8001802:	605a      	str	r2, [r3, #4]
}
 8001804:	bf00      	nop
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr
 800180e:	bf00      	nop
 8001810:	e000ed00 	.word	0xe000ed00
 8001814:	e000ed90 	.word	0xe000ed90

08001818 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001818:	b480      	push	{r7}
 800181a:	b083      	sub	sp, #12
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001820:	4a0b      	ldr	r2, [pc, #44]	@ (8001850 <HAL_MPU_Enable+0x38>)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	f043 0301 	orr.w	r3, r3, #1
 8001828:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800182a:	4b0a      	ldr	r3, [pc, #40]	@ (8001854 <HAL_MPU_Enable+0x3c>)
 800182c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800182e:	4a09      	ldr	r2, [pc, #36]	@ (8001854 <HAL_MPU_Enable+0x3c>)
 8001830:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001834:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001836:	f3bf 8f4f 	dsb	sy
}
 800183a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800183c:	f3bf 8f6f 	isb	sy
}
 8001840:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001842:	bf00      	nop
 8001844:	370c      	adds	r7, #12
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr
 800184e:	bf00      	nop
 8001850:	e000ed90 	.word	0xe000ed90
 8001854:	e000ed00 	.word	0xe000ed00

08001858 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001858:	b480      	push	{r7}
 800185a:	b083      	sub	sp, #12
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	785a      	ldrb	r2, [r3, #1]
 8001864:	4b1b      	ldr	r3, [pc, #108]	@ (80018d4 <HAL_MPU_ConfigRegion+0x7c>)
 8001866:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001868:	4b1a      	ldr	r3, [pc, #104]	@ (80018d4 <HAL_MPU_ConfigRegion+0x7c>)
 800186a:	691b      	ldr	r3, [r3, #16]
 800186c:	4a19      	ldr	r2, [pc, #100]	@ (80018d4 <HAL_MPU_ConfigRegion+0x7c>)
 800186e:	f023 0301 	bic.w	r3, r3, #1
 8001872:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001874:	4a17      	ldr	r2, [pc, #92]	@ (80018d4 <HAL_MPU_ConfigRegion+0x7c>)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	7b1b      	ldrb	r3, [r3, #12]
 8001880:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	7adb      	ldrb	r3, [r3, #11]
 8001886:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001888:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	7a9b      	ldrb	r3, [r3, #10]
 800188e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001890:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	7b5b      	ldrb	r3, [r3, #13]
 8001896:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001898:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	7b9b      	ldrb	r3, [r3, #14]
 800189e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80018a0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	7bdb      	ldrb	r3, [r3, #15]
 80018a6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80018a8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	7a5b      	ldrb	r3, [r3, #9]
 80018ae:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80018b0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	7a1b      	ldrb	r3, [r3, #8]
 80018b6:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80018b8:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80018ba:	687a      	ldr	r2, [r7, #4]
 80018bc:	7812      	ldrb	r2, [r2, #0]
 80018be:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80018c0:	4a04      	ldr	r2, [pc, #16]	@ (80018d4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80018c2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80018c4:	6113      	str	r3, [r2, #16]
}
 80018c6:	bf00      	nop
 80018c8:	370c      	adds	r7, #12
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr
 80018d2:	bf00      	nop
 80018d4:	e000ed90 	.word	0xe000ed90

080018d8 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b086      	sub	sp, #24
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	0c1b      	lsrs	r3, r3, #16
 80018e6:	f003 0303 	and.w	r3, r3, #3
 80018ea:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f003 031f 	and.w	r3, r3, #31
 80018f4:	2201      	movs	r2, #1
 80018f6:	fa02 f303 	lsl.w	r3, r2, r3
 80018fa:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 80018fc:	697b      	ldr	r3, [r7, #20]
 80018fe:	011a      	lsls	r2, r3, #4
 8001900:	4b0c      	ldr	r3, [pc, #48]	@ (8001934 <HAL_EXTI_IRQHandler+0x5c>)
 8001902:	4413      	add	r3, r2
 8001904:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	693a      	ldr	r2, [r7, #16]
 800190c:	4013      	ands	r3, r2
 800190e:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 8001910:	68bb      	ldr	r3, [r7, #8]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d009      	beq.n	800192a <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	693a      	ldr	r2, [r7, #16]
 800191a:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d002      	beq.n	800192a <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	4798      	blx	r3
    }
  }
}
 800192a:	bf00      	nop
 800192c:	3718      	adds	r7, #24
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	58000088 	.word	0x58000088

08001938 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001938:	b480      	push	{r7}
 800193a:	b089      	sub	sp, #36	@ 0x24
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
 8001940:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001942:	2300      	movs	r3, #0
 8001944:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001946:	4b89      	ldr	r3, [pc, #548]	@ (8001b6c <HAL_GPIO_Init+0x234>)
 8001948:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800194a:	e194      	b.n	8001c76 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	2101      	movs	r1, #1
 8001952:	69fb      	ldr	r3, [r7, #28]
 8001954:	fa01 f303 	lsl.w	r3, r1, r3
 8001958:	4013      	ands	r3, r2
 800195a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800195c:	693b      	ldr	r3, [r7, #16]
 800195e:	2b00      	cmp	r3, #0
 8001960:	f000 8186 	beq.w	8001c70 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	f003 0303 	and.w	r3, r3, #3
 800196c:	2b01      	cmp	r3, #1
 800196e:	d005      	beq.n	800197c <HAL_GPIO_Init+0x44>
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	f003 0303 	and.w	r3, r3, #3
 8001978:	2b02      	cmp	r3, #2
 800197a:	d130      	bne.n	80019de <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001982:	69fb      	ldr	r3, [r7, #28]
 8001984:	005b      	lsls	r3, r3, #1
 8001986:	2203      	movs	r2, #3
 8001988:	fa02 f303 	lsl.w	r3, r2, r3
 800198c:	43db      	mvns	r3, r3
 800198e:	69ba      	ldr	r2, [r7, #24]
 8001990:	4013      	ands	r3, r2
 8001992:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	68da      	ldr	r2, [r3, #12]
 8001998:	69fb      	ldr	r3, [r7, #28]
 800199a:	005b      	lsls	r3, r3, #1
 800199c:	fa02 f303 	lsl.w	r3, r2, r3
 80019a0:	69ba      	ldr	r2, [r7, #24]
 80019a2:	4313      	orrs	r3, r2
 80019a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	69ba      	ldr	r2, [r7, #24]
 80019aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80019b2:	2201      	movs	r2, #1
 80019b4:	69fb      	ldr	r3, [r7, #28]
 80019b6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ba:	43db      	mvns	r3, r3
 80019bc:	69ba      	ldr	r2, [r7, #24]
 80019be:	4013      	ands	r3, r2
 80019c0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	091b      	lsrs	r3, r3, #4
 80019c8:	f003 0201 	and.w	r2, r3, #1
 80019cc:	69fb      	ldr	r3, [r7, #28]
 80019ce:	fa02 f303 	lsl.w	r3, r2, r3
 80019d2:	69ba      	ldr	r2, [r7, #24]
 80019d4:	4313      	orrs	r3, r2
 80019d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	69ba      	ldr	r2, [r7, #24]
 80019dc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	f003 0303 	and.w	r3, r3, #3
 80019e6:	2b03      	cmp	r3, #3
 80019e8:	d017      	beq.n	8001a1a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	68db      	ldr	r3, [r3, #12]
 80019ee:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80019f0:	69fb      	ldr	r3, [r7, #28]
 80019f2:	005b      	lsls	r3, r3, #1
 80019f4:	2203      	movs	r2, #3
 80019f6:	fa02 f303 	lsl.w	r3, r2, r3
 80019fa:	43db      	mvns	r3, r3
 80019fc:	69ba      	ldr	r2, [r7, #24]
 80019fe:	4013      	ands	r3, r2
 8001a00:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	689a      	ldr	r2, [r3, #8]
 8001a06:	69fb      	ldr	r3, [r7, #28]
 8001a08:	005b      	lsls	r3, r3, #1
 8001a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0e:	69ba      	ldr	r2, [r7, #24]
 8001a10:	4313      	orrs	r3, r2
 8001a12:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	69ba      	ldr	r2, [r7, #24]
 8001a18:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	f003 0303 	and.w	r3, r3, #3
 8001a22:	2b02      	cmp	r3, #2
 8001a24:	d123      	bne.n	8001a6e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a26:	69fb      	ldr	r3, [r7, #28]
 8001a28:	08da      	lsrs	r2, r3, #3
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	3208      	adds	r2, #8
 8001a2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a32:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001a34:	69fb      	ldr	r3, [r7, #28]
 8001a36:	f003 0307 	and.w	r3, r3, #7
 8001a3a:	009b      	lsls	r3, r3, #2
 8001a3c:	220f      	movs	r2, #15
 8001a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a42:	43db      	mvns	r3, r3
 8001a44:	69ba      	ldr	r2, [r7, #24]
 8001a46:	4013      	ands	r3, r2
 8001a48:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	691a      	ldr	r2, [r3, #16]
 8001a4e:	69fb      	ldr	r3, [r7, #28]
 8001a50:	f003 0307 	and.w	r3, r3, #7
 8001a54:	009b      	lsls	r3, r3, #2
 8001a56:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5a:	69ba      	ldr	r2, [r7, #24]
 8001a5c:	4313      	orrs	r3, r2
 8001a5e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001a60:	69fb      	ldr	r3, [r7, #28]
 8001a62:	08da      	lsrs	r2, r3, #3
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	3208      	adds	r2, #8
 8001a68:	69b9      	ldr	r1, [r7, #24]
 8001a6a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001a74:	69fb      	ldr	r3, [r7, #28]
 8001a76:	005b      	lsls	r3, r3, #1
 8001a78:	2203      	movs	r2, #3
 8001a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7e:	43db      	mvns	r3, r3
 8001a80:	69ba      	ldr	r2, [r7, #24]
 8001a82:	4013      	ands	r3, r2
 8001a84:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	f003 0203 	and.w	r2, r3, #3
 8001a8e:	69fb      	ldr	r3, [r7, #28]
 8001a90:	005b      	lsls	r3, r3, #1
 8001a92:	fa02 f303 	lsl.w	r3, r2, r3
 8001a96:	69ba      	ldr	r2, [r7, #24]
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	69ba      	ldr	r2, [r7, #24]
 8001aa0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	f000 80e0 	beq.w	8001c70 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ab0:	4b2f      	ldr	r3, [pc, #188]	@ (8001b70 <HAL_GPIO_Init+0x238>)
 8001ab2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001ab6:	4a2e      	ldr	r2, [pc, #184]	@ (8001b70 <HAL_GPIO_Init+0x238>)
 8001ab8:	f043 0302 	orr.w	r3, r3, #2
 8001abc:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001ac0:	4b2b      	ldr	r3, [pc, #172]	@ (8001b70 <HAL_GPIO_Init+0x238>)
 8001ac2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001ac6:	f003 0302 	and.w	r3, r3, #2
 8001aca:	60fb      	str	r3, [r7, #12]
 8001acc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001ace:	4a29      	ldr	r2, [pc, #164]	@ (8001b74 <HAL_GPIO_Init+0x23c>)
 8001ad0:	69fb      	ldr	r3, [r7, #28]
 8001ad2:	089b      	lsrs	r3, r3, #2
 8001ad4:	3302      	adds	r3, #2
 8001ad6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ada:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001adc:	69fb      	ldr	r3, [r7, #28]
 8001ade:	f003 0303 	and.w	r3, r3, #3
 8001ae2:	009b      	lsls	r3, r3, #2
 8001ae4:	220f      	movs	r2, #15
 8001ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aea:	43db      	mvns	r3, r3
 8001aec:	69ba      	ldr	r2, [r7, #24]
 8001aee:	4013      	ands	r3, r2
 8001af0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	4a20      	ldr	r2, [pc, #128]	@ (8001b78 <HAL_GPIO_Init+0x240>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d052      	beq.n	8001ba0 <HAL_GPIO_Init+0x268>
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	4a1f      	ldr	r2, [pc, #124]	@ (8001b7c <HAL_GPIO_Init+0x244>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d031      	beq.n	8001b66 <HAL_GPIO_Init+0x22e>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	4a1e      	ldr	r2, [pc, #120]	@ (8001b80 <HAL_GPIO_Init+0x248>)
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d02b      	beq.n	8001b62 <HAL_GPIO_Init+0x22a>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	4a1d      	ldr	r2, [pc, #116]	@ (8001b84 <HAL_GPIO_Init+0x24c>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d025      	beq.n	8001b5e <HAL_GPIO_Init+0x226>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	4a1c      	ldr	r2, [pc, #112]	@ (8001b88 <HAL_GPIO_Init+0x250>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d01f      	beq.n	8001b5a <HAL_GPIO_Init+0x222>
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	4a1b      	ldr	r2, [pc, #108]	@ (8001b8c <HAL_GPIO_Init+0x254>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d019      	beq.n	8001b56 <HAL_GPIO_Init+0x21e>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	4a1a      	ldr	r2, [pc, #104]	@ (8001b90 <HAL_GPIO_Init+0x258>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d013      	beq.n	8001b52 <HAL_GPIO_Init+0x21a>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	4a19      	ldr	r2, [pc, #100]	@ (8001b94 <HAL_GPIO_Init+0x25c>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d00d      	beq.n	8001b4e <HAL_GPIO_Init+0x216>
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	4a18      	ldr	r2, [pc, #96]	@ (8001b98 <HAL_GPIO_Init+0x260>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d007      	beq.n	8001b4a <HAL_GPIO_Init+0x212>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	4a17      	ldr	r2, [pc, #92]	@ (8001b9c <HAL_GPIO_Init+0x264>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d101      	bne.n	8001b46 <HAL_GPIO_Init+0x20e>
 8001b42:	2309      	movs	r3, #9
 8001b44:	e02d      	b.n	8001ba2 <HAL_GPIO_Init+0x26a>
 8001b46:	230a      	movs	r3, #10
 8001b48:	e02b      	b.n	8001ba2 <HAL_GPIO_Init+0x26a>
 8001b4a:	2308      	movs	r3, #8
 8001b4c:	e029      	b.n	8001ba2 <HAL_GPIO_Init+0x26a>
 8001b4e:	2307      	movs	r3, #7
 8001b50:	e027      	b.n	8001ba2 <HAL_GPIO_Init+0x26a>
 8001b52:	2306      	movs	r3, #6
 8001b54:	e025      	b.n	8001ba2 <HAL_GPIO_Init+0x26a>
 8001b56:	2305      	movs	r3, #5
 8001b58:	e023      	b.n	8001ba2 <HAL_GPIO_Init+0x26a>
 8001b5a:	2304      	movs	r3, #4
 8001b5c:	e021      	b.n	8001ba2 <HAL_GPIO_Init+0x26a>
 8001b5e:	2303      	movs	r3, #3
 8001b60:	e01f      	b.n	8001ba2 <HAL_GPIO_Init+0x26a>
 8001b62:	2302      	movs	r3, #2
 8001b64:	e01d      	b.n	8001ba2 <HAL_GPIO_Init+0x26a>
 8001b66:	2301      	movs	r3, #1
 8001b68:	e01b      	b.n	8001ba2 <HAL_GPIO_Init+0x26a>
 8001b6a:	bf00      	nop
 8001b6c:	58000080 	.word	0x58000080
 8001b70:	58024400 	.word	0x58024400
 8001b74:	58000400 	.word	0x58000400
 8001b78:	58020000 	.word	0x58020000
 8001b7c:	58020400 	.word	0x58020400
 8001b80:	58020800 	.word	0x58020800
 8001b84:	58020c00 	.word	0x58020c00
 8001b88:	58021000 	.word	0x58021000
 8001b8c:	58021400 	.word	0x58021400
 8001b90:	58021800 	.word	0x58021800
 8001b94:	58021c00 	.word	0x58021c00
 8001b98:	58022000 	.word	0x58022000
 8001b9c:	58022400 	.word	0x58022400
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	69fa      	ldr	r2, [r7, #28]
 8001ba4:	f002 0203 	and.w	r2, r2, #3
 8001ba8:	0092      	lsls	r2, r2, #2
 8001baa:	4093      	lsls	r3, r2
 8001bac:	69ba      	ldr	r2, [r7, #24]
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001bb2:	4938      	ldr	r1, [pc, #224]	@ (8001c94 <HAL_GPIO_Init+0x35c>)
 8001bb4:	69fb      	ldr	r3, [r7, #28]
 8001bb6:	089b      	lsrs	r3, r3, #2
 8001bb8:	3302      	adds	r3, #2
 8001bba:	69ba      	ldr	r2, [r7, #24]
 8001bbc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001bc0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001bc8:	693b      	ldr	r3, [r7, #16]
 8001bca:	43db      	mvns	r3, r3
 8001bcc:	69ba      	ldr	r2, [r7, #24]
 8001bce:	4013      	ands	r3, r2
 8001bd0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d003      	beq.n	8001be6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001bde:	69ba      	ldr	r2, [r7, #24]
 8001be0:	693b      	ldr	r3, [r7, #16]
 8001be2:	4313      	orrs	r3, r2
 8001be4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001be6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001bea:	69bb      	ldr	r3, [r7, #24]
 8001bec:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001bee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	43db      	mvns	r3, r3
 8001bfa:	69ba      	ldr	r2, [r7, #24]
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d003      	beq.n	8001c14 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001c0c:	69ba      	ldr	r2, [r7, #24]
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	4313      	orrs	r3, r2
 8001c12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001c14:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c18:	69bb      	ldr	r3, [r7, #24]
 8001c1a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001c1c:	697b      	ldr	r3, [r7, #20]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001c22:	693b      	ldr	r3, [r7, #16]
 8001c24:	43db      	mvns	r3, r3
 8001c26:	69ba      	ldr	r2, [r7, #24]
 8001c28:	4013      	ands	r3, r2
 8001c2a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d003      	beq.n	8001c40 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001c38:	69ba      	ldr	r2, [r7, #24]
 8001c3a:	693b      	ldr	r3, [r7, #16]
 8001c3c:	4313      	orrs	r3, r2
 8001c3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	69ba      	ldr	r2, [r7, #24]
 8001c44:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001c46:	697b      	ldr	r3, [r7, #20]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001c4c:	693b      	ldr	r3, [r7, #16]
 8001c4e:	43db      	mvns	r3, r3
 8001c50:	69ba      	ldr	r2, [r7, #24]
 8001c52:	4013      	ands	r3, r2
 8001c54:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d003      	beq.n	8001c6a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001c62:	69ba      	ldr	r2, [r7, #24]
 8001c64:	693b      	ldr	r3, [r7, #16]
 8001c66:	4313      	orrs	r3, r2
 8001c68:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001c6a:	697b      	ldr	r3, [r7, #20]
 8001c6c:	69ba      	ldr	r2, [r7, #24]
 8001c6e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001c70:	69fb      	ldr	r3, [r7, #28]
 8001c72:	3301      	adds	r3, #1
 8001c74:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	681a      	ldr	r2, [r3, #0]
 8001c7a:	69fb      	ldr	r3, [r7, #28]
 8001c7c:	fa22 f303 	lsr.w	r3, r2, r3
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	f47f ae63 	bne.w	800194c <HAL_GPIO_Init+0x14>
  }
}
 8001c86:	bf00      	nop
 8001c88:	bf00      	nop
 8001c8a:	3724      	adds	r7, #36	@ 0x24
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c92:	4770      	bx	lr
 8001c94:	58000400 	.word	0x58000400

08001c98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b083      	sub	sp, #12
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
 8001ca0:	460b      	mov	r3, r1
 8001ca2:	807b      	strh	r3, [r7, #2]
 8001ca4:	4613      	mov	r3, r2
 8001ca6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ca8:	787b      	ldrb	r3, [r7, #1]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d003      	beq.n	8001cb6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001cae:	887a      	ldrh	r2, [r7, #2]
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001cb4:	e003      	b.n	8001cbe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001cb6:	887b      	ldrh	r3, [r7, #2]
 8001cb8:	041a      	lsls	r2, r3, #16
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	619a      	str	r2, [r3, #24]
}
 8001cbe:	bf00      	nop
 8001cc0:	370c      	adds	r7, #12
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr
	...

08001ccc <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b084      	sub	sp, #16
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8001cd4:	4b19      	ldr	r3, [pc, #100]	@ (8001d3c <HAL_PWREx_ConfigSupply+0x70>)
 8001cd6:	68db      	ldr	r3, [r3, #12]
 8001cd8:	f003 0304 	and.w	r3, r3, #4
 8001cdc:	2b04      	cmp	r3, #4
 8001cde:	d00a      	beq.n	8001cf6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001ce0:	4b16      	ldr	r3, [pc, #88]	@ (8001d3c <HAL_PWREx_ConfigSupply+0x70>)
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	f003 0307 	and.w	r3, r3, #7
 8001ce8:	687a      	ldr	r2, [r7, #4]
 8001cea:	429a      	cmp	r2, r3
 8001cec:	d001      	beq.n	8001cf2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001cee:	2301      	movs	r3, #1
 8001cf0:	e01f      	b.n	8001d32 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	e01d      	b.n	8001d32 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001cf6:	4b11      	ldr	r3, [pc, #68]	@ (8001d3c <HAL_PWREx_ConfigSupply+0x70>)
 8001cf8:	68db      	ldr	r3, [r3, #12]
 8001cfa:	f023 0207 	bic.w	r2, r3, #7
 8001cfe:	490f      	ldr	r1, [pc, #60]	@ (8001d3c <HAL_PWREx_ConfigSupply+0x70>)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	4313      	orrs	r3, r2
 8001d04:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001d06:	f7ff fc4f 	bl	80015a8 <HAL_GetTick>
 8001d0a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001d0c:	e009      	b.n	8001d22 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001d0e:	f7ff fc4b 	bl	80015a8 <HAL_GetTick>
 8001d12:	4602      	mov	r2, r0
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	1ad3      	subs	r3, r2, r3
 8001d18:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001d1c:	d901      	bls.n	8001d22 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	e007      	b.n	8001d32 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001d22:	4b06      	ldr	r3, [pc, #24]	@ (8001d3c <HAL_PWREx_ConfigSupply+0x70>)
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d2a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001d2e:	d1ee      	bne.n	8001d0e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001d30:	2300      	movs	r3, #0
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	3710      	adds	r7, #16
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	58024800 	.word	0x58024800

08001d40 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b086      	sub	sp, #24
 8001d44:	af02      	add	r7, sp, #8
 8001d46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8001d48:	f7ff fc2e 	bl	80015a8 <HAL_GetTick>
 8001d4c:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d101      	bne.n	8001d58 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8001d54:	2301      	movs	r3, #1
 8001d56:	e05f      	b.n	8001e18 <HAL_QSPI_Init+0xd8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001d5e:	b2db      	uxtb	r3, r3
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d107      	bne.n	8001d74 <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8001d64:	6878      	ldr	r0, [r7, #4]
 8001d66:	f7fe fcad 	bl	80006c4 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8001d6a:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001d6e:	6878      	ldr	r0, [r7, #4]
 8001d70:	f000 f9e7 	bl	8002142 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	3b01      	subs	r3, #1
 8001d84:	021a      	lsls	r2, r3, #8
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	430a      	orrs	r2, r1
 8001d8c:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d92:	9300      	str	r3, [sp, #0]
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	2200      	movs	r2, #0
 8001d98:	2120      	movs	r1, #32
 8001d9a:	6878      	ldr	r0, [r7, #4]
 8001d9c:	f000 f9df 	bl	800215e <QSPI_WaitFlagStateUntilTimeout>
 8001da0:	4603      	mov	r3, r0
 8001da2:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8001da4:	7afb      	ldrb	r3, [r7, #11]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d135      	bne.n	8001e16 <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	681a      	ldr	r2, [r3, #0]
 8001db0:	4b1b      	ldr	r3, [pc, #108]	@ (8001e20 <HAL_QSPI_Init+0xe0>)
 8001db2:	4013      	ands	r3, r2
 8001db4:	687a      	ldr	r2, [r7, #4]
 8001db6:	6852      	ldr	r2, [r2, #4]
 8001db8:	0611      	lsls	r1, r2, #24
 8001dba:	687a      	ldr	r2, [r7, #4]
 8001dbc:	68d2      	ldr	r2, [r2, #12]
 8001dbe:	4311      	orrs	r1, r2
 8001dc0:	687a      	ldr	r2, [r7, #4]
 8001dc2:	69d2      	ldr	r2, [r2, #28]
 8001dc4:	4311      	orrs	r1, r2
 8001dc6:	687a      	ldr	r2, [r7, #4]
 8001dc8:	6a12      	ldr	r2, [r2, #32]
 8001dca:	4311      	orrs	r1, r2
 8001dcc:	687a      	ldr	r2, [r7, #4]
 8001dce:	6812      	ldr	r2, [r2, #0]
 8001dd0:	430b      	orrs	r3, r1
 8001dd2:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	685a      	ldr	r2, [r3, #4]
 8001dda:	4b12      	ldr	r3, [pc, #72]	@ (8001e24 <HAL_QSPI_Init+0xe4>)
 8001ddc:	4013      	ands	r3, r2
 8001dde:	687a      	ldr	r2, [r7, #4]
 8001de0:	6912      	ldr	r2, [r2, #16]
 8001de2:	0411      	lsls	r1, r2, #16
 8001de4:	687a      	ldr	r2, [r7, #4]
 8001de6:	6952      	ldr	r2, [r2, #20]
 8001de8:	4311      	orrs	r1, r2
 8001dea:	687a      	ldr	r2, [r7, #4]
 8001dec:	6992      	ldr	r2, [r2, #24]
 8001dee:	4311      	orrs	r1, r2
 8001df0:	687a      	ldr	r2, [r7, #4]
 8001df2:	6812      	ldr	r2, [r2, #0]
 8001df4:	430b      	orrs	r3, r1
 8001df6:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	681a      	ldr	r2, [r3, #0]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f042 0201 	orr.w	r2, r2, #1
 8001e06:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2201      	movs	r2, #1
 8001e12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 8001e16:	7afb      	ldrb	r3, [r7, #11]
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	3710      	adds	r7, #16
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	00ffff2f 	.word	0x00ffff2f
 8001e24:	ffe0f8fe 	.word	0xffe0f8fe

08001e28 <HAL_QSPI_Command>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b088      	sub	sp, #32
 8001e2c:	af02      	add	r7, sp, #8
 8001e2e:	60f8      	str	r0, [r7, #12]
 8001e30:	60b9      	str	r1, [r7, #8]
 8001e32:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8001e34:	f7ff fbb8 	bl	80015a8 <HAL_GetTick>
 8001e38:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	d101      	bne.n	8001e4a <HAL_QSPI_Command+0x22>
 8001e46:	2302      	movs	r3, #2
 8001e48:	e048      	b.n	8001edc <HAL_QSPI_Command+0xb4>
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	2b01      	cmp	r3, #1
 8001e5c:	d137      	bne.n	8001ece <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	2200      	movs	r2, #0
 8001e62:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	2202      	movs	r2, #2
 8001e68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	9300      	str	r3, [sp, #0]
 8001e70:	693b      	ldr	r3, [r7, #16]
 8001e72:	2200      	movs	r2, #0
 8001e74:	2120      	movs	r1, #32
 8001e76:	68f8      	ldr	r0, [r7, #12]
 8001e78:	f000 f971 	bl	800215e <QSPI_WaitFlagStateUntilTimeout>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8001e80:	7dfb      	ldrb	r3, [r7, #23]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d125      	bne.n	8001ed2 <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8001e86:	2200      	movs	r2, #0
 8001e88:	68b9      	ldr	r1, [r7, #8]
 8001e8a:	68f8      	ldr	r0, [r7, #12]
 8001e8c:	f000 f99e 	bl	80021cc <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 8001e90:	68bb      	ldr	r3, [r7, #8]
 8001e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d115      	bne.n	8001ec4 <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	9300      	str	r3, [sp, #0]
 8001e9c:	693b      	ldr	r3, [r7, #16]
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	2102      	movs	r1, #2
 8001ea2:	68f8      	ldr	r0, [r7, #12]
 8001ea4:	f000 f95b 	bl	800215e <QSPI_WaitFlagStateUntilTimeout>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8001eac:	7dfb      	ldrb	r3, [r7, #23]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d10f      	bne.n	8001ed2 <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	2202      	movs	r2, #2
 8001eb8:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8001ec2:	e006      	b.n	8001ed2 <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	2201      	movs	r2, #1
 8001ec8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8001ecc:	e001      	b.n	8001ed2 <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8001ece:	2302      	movs	r3, #2
 8001ed0:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 8001eda:	7dfb      	ldrb	r3, [r7, #23]
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	3718      	adds	r7, #24
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}

08001ee4 <HAL_QSPI_Transmit>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b08a      	sub	sp, #40	@ 0x28
 8001ee8:	af02      	add	r7, sp, #8
 8001eea:	60f8      	str	r0, [r7, #12]
 8001eec:	60b9      	str	r1, [r7, #8]
 8001eee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8001ef4:	f7ff fb58 	bl	80015a8 <HAL_GetTick>
 8001ef8:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	3320      	adds	r3, #32
 8001f00:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001f08:	b2db      	uxtb	r3, r3
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	d101      	bne.n	8001f12 <HAL_QSPI_Transmit+0x2e>
 8001f0e:	2302      	movs	r3, #2
 8001f10:	e076      	b.n	8002000 <HAL_QSPI_Transmit+0x11c>
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	2201      	movs	r2, #1
 8001f16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001f20:	b2db      	uxtb	r3, r3
 8001f22:	2b01      	cmp	r3, #1
 8001f24:	d165      	bne.n	8001ff2 <HAL_QSPI_Transmit+0x10e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	2200      	movs	r2, #0
 8001f2a:	645a      	str	r2, [r3, #68]	@ 0x44

    if(pData != NULL )
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d056      	beq.n	8001fe0 <HAL_QSPI_Transmit+0xfc>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	2212      	movs	r2, #18
 8001f36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	691b      	ldr	r3, [r3, #16]
 8001f40:	1c5a      	adds	r2, r3, #1
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	62da      	str	r2, [r3, #44]	@ 0x2c
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	691b      	ldr	r3, [r3, #16]
 8001f4c:	1c5a      	adds	r2, r3, #1
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	629a      	str	r2, [r3, #40]	@ 0x28
      hqspi->pTxBuffPtr = pData;
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	68ba      	ldr	r2, [r7, #8]
 8001f56:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	695a      	ldr	r2, [r3, #20]
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8001f66:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 8001f68:	e01b      	b.n	8001fa2 <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	9300      	str	r3, [sp, #0]
 8001f6e:	69bb      	ldr	r3, [r7, #24]
 8001f70:	2201      	movs	r2, #1
 8001f72:	2104      	movs	r1, #4
 8001f74:	68f8      	ldr	r0, [r7, #12]
 8001f76:	f000 f8f2 	bl	800215e <QSPI_WaitFlagStateUntilTimeout>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8001f7e:	7ffb      	ldrb	r3, [r7, #31]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d113      	bne.n	8001fac <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f88:	781a      	ldrb	r2, [r3, #0]
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f92:	1c5a      	adds	r2, r3, #1
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	625a      	str	r2, [r3, #36]	@ 0x24
        hqspi->TxXferCount--;
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f9c:	1e5a      	subs	r2, r3, #1
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	62da      	str	r2, [r3, #44]	@ 0x2c
      while(hqspi->TxXferCount > 0U)
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d1df      	bne.n	8001f6a <HAL_QSPI_Transmit+0x86>
 8001faa:	e000      	b.n	8001fae <HAL_QSPI_Transmit+0xca>
          break;
 8001fac:	bf00      	nop
      }

      if (status == HAL_OK)
 8001fae:	7ffb      	ldrb	r3, [r7, #31]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d110      	bne.n	8001fd6 <HAL_QSPI_Transmit+0xf2>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	9300      	str	r3, [sp, #0]
 8001fb8:	69bb      	ldr	r3, [r7, #24]
 8001fba:	2201      	movs	r2, #1
 8001fbc:	2102      	movs	r1, #2
 8001fbe:	68f8      	ldr	r0, [r7, #12]
 8001fc0:	f000 f8cd 	bl	800215e <QSPI_WaitFlagStateUntilTimeout>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8001fc8:	7ffb      	ldrb	r3, [r7, #31]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d103      	bne.n	8001fd6 <HAL_QSPI_Transmit+0xf2>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	2202      	movs	r2, #2
 8001fd4:	60da      	str	r2, [r3, #12]

        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	2201      	movs	r2, #1
 8001fda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8001fde:	e00a      	b.n	8001ff6 <HAL_QSPI_Transmit+0x112>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fe4:	f043 0208 	orr.w	r2, r3, #8
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	645a      	str	r2, [r3, #68]	@ 0x44
      status = HAL_ERROR;
 8001fec:	2301      	movs	r3, #1
 8001fee:	77fb      	strb	r3, [r7, #31]
 8001ff0:	e001      	b.n	8001ff6 <HAL_QSPI_Transmit+0x112>
    }
  }
  else
  {
    status = HAL_BUSY;
 8001ff2:	2302      	movs	r3, #2
 8001ff4:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return status;
 8001ffe:	7ffb      	ldrb	r3, [r7, #31]
}
 8002000:	4618      	mov	r0, r3
 8002002:	3720      	adds	r7, #32
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}

08002008 <HAL_QSPI_Receive>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b08a      	sub	sp, #40	@ 0x28
 800200c:	af02      	add	r7, sp, #8
 800200e:	60f8      	str	r0, [r7, #12]
 8002010:	60b9      	str	r1, [r7, #8]
 8002012:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002014:	2300      	movs	r3, #0
 8002016:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8002018:	f7ff fac6 	bl	80015a8 <HAL_GetTick>
 800201c:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	699b      	ldr	r3, [r3, #24]
 8002024:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	3320      	adds	r3, #32
 800202c:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002034:	b2db      	uxtb	r3, r3
 8002036:	2b01      	cmp	r3, #1
 8002038:	d101      	bne.n	800203e <HAL_QSPI_Receive+0x36>
 800203a:	2302      	movs	r3, #2
 800203c:	e07d      	b.n	800213a <HAL_QSPI_Receive+0x132>
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	2201      	movs	r2, #1
 8002042:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800204c:	b2db      	uxtb	r3, r3
 800204e:	2b01      	cmp	r3, #1
 8002050:	d16c      	bne.n	800212c <HAL_QSPI_Receive+0x124>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	2200      	movs	r2, #0
 8002056:	645a      	str	r2, [r3, #68]	@ 0x44

    if(pData != NULL )
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d05d      	beq.n	800211a <HAL_QSPI_Receive+0x112>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	2222      	movs	r2, #34	@ 0x22
 8002062:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	691b      	ldr	r3, [r3, #16]
 800206c:	1c5a      	adds	r2, r3, #1
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	639a      	str	r2, [r3, #56]	@ 0x38
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	691b      	ldr	r3, [r3, #16]
 8002078:	1c5a      	adds	r2, r3, #1
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	635a      	str	r2, [r3, #52]	@ 0x34
      hqspi->pRxBuffPtr = pData;
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	68ba      	ldr	r2, [r7, #8]
 8002082:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	695b      	ldr	r3, [r3, #20]
 800208a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002096:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	697a      	ldr	r2, [r7, #20]
 800209e:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 80020a0:	e01c      	b.n	80020dc <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	9300      	str	r3, [sp, #0]
 80020a6:	69bb      	ldr	r3, [r7, #24]
 80020a8:	2201      	movs	r2, #1
 80020aa:	2106      	movs	r1, #6
 80020ac:	68f8      	ldr	r0, [r7, #12]
 80020ae:	f000 f856 	bl	800215e <QSPI_WaitFlagStateUntilTimeout>
 80020b2:	4603      	mov	r3, r0
 80020b4:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 80020b6:	7ffb      	ldrb	r3, [r7, #31]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d114      	bne.n	80020e6 <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020c0:	693a      	ldr	r2, [r7, #16]
 80020c2:	7812      	ldrb	r2, [r2, #0]
 80020c4:	b2d2      	uxtb	r2, r2
 80020c6:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020cc:	1c5a      	adds	r2, r3, #1
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	631a      	str	r2, [r3, #48]	@ 0x30
        hqspi->RxXferCount--;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020d6:	1e5a      	subs	r2, r3, #1
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	639a      	str	r2, [r3, #56]	@ 0x38
      while(hqspi->RxXferCount > 0U)
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d1de      	bne.n	80020a2 <HAL_QSPI_Receive+0x9a>
 80020e4:	e000      	b.n	80020e8 <HAL_QSPI_Receive+0xe0>
          break;
 80020e6:	bf00      	nop
      }

      if (status == HAL_OK)
 80020e8:	7ffb      	ldrb	r3, [r7, #31]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d110      	bne.n	8002110 <HAL_QSPI_Receive+0x108>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	9300      	str	r3, [sp, #0]
 80020f2:	69bb      	ldr	r3, [r7, #24]
 80020f4:	2201      	movs	r2, #1
 80020f6:	2102      	movs	r1, #2
 80020f8:	68f8      	ldr	r0, [r7, #12]
 80020fa:	f000 f830 	bl	800215e <QSPI_WaitFlagStateUntilTimeout>
 80020fe:	4603      	mov	r3, r0
 8002100:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 8002102:	7ffb      	ldrb	r3, [r7, #31]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d103      	bne.n	8002110 <HAL_QSPI_Receive+0x108>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	2202      	movs	r2, #2
 800210e:	60da      	str	r2, [r3, #12]

        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	2201      	movs	r2, #1
 8002114:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002118:	e00a      	b.n	8002130 <HAL_QSPI_Receive+0x128>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800211e:	f043 0208 	orr.w	r2, r3, #8
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	645a      	str	r2, [r3, #68]	@ 0x44
      status = HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	77fb      	strb	r3, [r7, #31]
 800212a:	e001      	b.n	8002130 <HAL_QSPI_Receive+0x128>
    }
  }
  else
  {
    status = HAL_BUSY;
 800212c:	2302      	movs	r3, #2
 800212e:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	2200      	movs	r2, #0
 8002134:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return status;
 8002138:	7ffb      	ldrb	r3, [r7, #31]
}
 800213a:	4618      	mov	r0, r3
 800213c:	3720      	adds	r7, #32
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}

08002142 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8002142:	b480      	push	{r7}
 8002144:	b083      	sub	sp, #12
 8002146:	af00      	add	r7, sp, #0
 8002148:	6078      	str	r0, [r7, #4]
 800214a:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	683a      	ldr	r2, [r7, #0]
 8002150:	649a      	str	r2, [r3, #72]	@ 0x48
}
 8002152:	bf00      	nop
 8002154:	370c      	adds	r7, #12
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr

0800215e <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800215e:	b580      	push	{r7, lr}
 8002160:	b084      	sub	sp, #16
 8002162:	af00      	add	r7, sp, #0
 8002164:	60f8      	str	r0, [r7, #12]
 8002166:	60b9      	str	r1, [r7, #8]
 8002168:	603b      	str	r3, [r7, #0]
 800216a:	4613      	mov	r3, r2
 800216c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800216e:	e01a      	b.n	80021a6 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002170:	69bb      	ldr	r3, [r7, #24]
 8002172:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002176:	d016      	beq.n	80021a6 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002178:	f7ff fa16 	bl	80015a8 <HAL_GetTick>
 800217c:	4602      	mov	r2, r0
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	1ad3      	subs	r3, r2, r3
 8002182:	69ba      	ldr	r2, [r7, #24]
 8002184:	429a      	cmp	r2, r3
 8002186:	d302      	bcc.n	800218e <QSPI_WaitFlagStateUntilTimeout+0x30>
 8002188:	69bb      	ldr	r3, [r7, #24]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d10b      	bne.n	80021a6 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	2204      	movs	r2, #4
 8002192:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800219a:	f043 0201 	orr.w	r2, r3, #1
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	e00e      	b.n	80021c4 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	689a      	ldr	r2, [r3, #8]
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	4013      	ands	r3, r2
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	bf14      	ite	ne
 80021b4:	2301      	movne	r3, #1
 80021b6:	2300      	moveq	r3, #0
 80021b8:	b2db      	uxtb	r3, r3
 80021ba:	461a      	mov	r2, r3
 80021bc:	79fb      	ldrb	r3, [r7, #7]
 80021be:	429a      	cmp	r2, r3
 80021c0:	d1d6      	bne.n	8002170 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80021c2:	2300      	movs	r3, #0
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	3710      	adds	r7, #16
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}

080021cc <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 80021cc:	b480      	push	{r7}
 80021ce:	b085      	sub	sp, #20
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	60f8      	str	r0, [r7, #12]
 80021d4:	60b9      	str	r1, [r7, #8]
 80021d6:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d009      	beq.n	80021f4 <QSPI_Config+0x28>
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80021e6:	d005      	beq.n	80021f4 <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 80021e8:	68bb      	ldr	r3, [r7, #8]
 80021ea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	3a01      	subs	r2, #1
 80021f2:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 80021f4:	68bb      	ldr	r3, [r7, #8]
 80021f6:	699b      	ldr	r3, [r3, #24]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	f000 80c1 	beq.w	8002380 <QSPI_Config+0x1b4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	6a1b      	ldr	r3, [r3, #32]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d063      	beq.n	80022ce <QSPI_Config+0x102>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	68ba      	ldr	r2, [r7, #8]
 800220c:	6892      	ldr	r2, [r2, #8]
 800220e:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8002210:	68bb      	ldr	r3, [r7, #8]
 8002212:	69db      	ldr	r3, [r3, #28]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d031      	beq.n	800227c <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800221c:	68bb      	ldr	r3, [r7, #8]
 800221e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002220:	431a      	orrs	r2, r3
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002226:	431a      	orrs	r2, r3
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800222c:	431a      	orrs	r2, r3
 800222e:	68bb      	ldr	r3, [r7, #8]
 8002230:	695b      	ldr	r3, [r3, #20]
 8002232:	049b      	lsls	r3, r3, #18
 8002234:	431a      	orrs	r2, r3
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	691b      	ldr	r3, [r3, #16]
 800223a:	431a      	orrs	r2, r3
 800223c:	68bb      	ldr	r3, [r7, #8]
 800223e:	6a1b      	ldr	r3, [r3, #32]
 8002240:	431a      	orrs	r2, r3
 8002242:	68bb      	ldr	r3, [r7, #8]
 8002244:	68db      	ldr	r3, [r3, #12]
 8002246:	431a      	orrs	r2, r3
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	69db      	ldr	r3, [r3, #28]
 800224c:	431a      	orrs	r2, r3
 800224e:	68bb      	ldr	r3, [r7, #8]
 8002250:	699b      	ldr	r3, [r3, #24]
 8002252:	431a      	orrs	r2, r3
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	ea42 0103 	orr.w	r1, r2, r3
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	687a      	ldr	r2, [r7, #4]
 8002262:	430a      	orrs	r2, r1
 8002264:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800226c:	f000 813f 	beq.w	80024ee <QSPI_Config+0x322>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	68ba      	ldr	r2, [r7, #8]
 8002276:	6852      	ldr	r2, [r2, #4]
 8002278:	619a      	str	r2, [r3, #24]
          CLEAR_REG(hqspi->Instance->AR);
        }
      }
    }
  }
}
 800227a:	e138      	b.n	80024ee <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002284:	431a      	orrs	r2, r3
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800228a:	431a      	orrs	r2, r3
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002290:	431a      	orrs	r2, r3
 8002292:	68bb      	ldr	r3, [r7, #8]
 8002294:	695b      	ldr	r3, [r3, #20]
 8002296:	049b      	lsls	r3, r3, #18
 8002298:	431a      	orrs	r2, r3
 800229a:	68bb      	ldr	r3, [r7, #8]
 800229c:	691b      	ldr	r3, [r3, #16]
 800229e:	431a      	orrs	r2, r3
 80022a0:	68bb      	ldr	r3, [r7, #8]
 80022a2:	6a1b      	ldr	r3, [r3, #32]
 80022a4:	431a      	orrs	r2, r3
 80022a6:	68bb      	ldr	r3, [r7, #8]
 80022a8:	69db      	ldr	r3, [r3, #28]
 80022aa:	431a      	orrs	r2, r3
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	699b      	ldr	r3, [r3, #24]
 80022b0:	431a      	orrs	r2, r3
 80022b2:	68bb      	ldr	r3, [r7, #8]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	ea42 0103 	orr.w	r1, r2, r3
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	687a      	ldr	r2, [r7, #4]
 80022c0:	430a      	orrs	r2, r1
 80022c2:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	2200      	movs	r2, #0
 80022ca:	619a      	str	r2, [r3, #24]
}
 80022cc:	e10f      	b.n	80024ee <QSPI_Config+0x322>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80022ce:	68bb      	ldr	r3, [r7, #8]
 80022d0:	69db      	ldr	r3, [r3, #28]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d02e      	beq.n	8002334 <QSPI_Config+0x168>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022de:	431a      	orrs	r2, r3
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022e4:	431a      	orrs	r2, r3
 80022e6:	68bb      	ldr	r3, [r7, #8]
 80022e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ea:	431a      	orrs	r2, r3
 80022ec:	68bb      	ldr	r3, [r7, #8]
 80022ee:	695b      	ldr	r3, [r3, #20]
 80022f0:	049b      	lsls	r3, r3, #18
 80022f2:	431a      	orrs	r2, r3
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	6a1b      	ldr	r3, [r3, #32]
 80022f8:	431a      	orrs	r2, r3
 80022fa:	68bb      	ldr	r3, [r7, #8]
 80022fc:	68db      	ldr	r3, [r3, #12]
 80022fe:	431a      	orrs	r2, r3
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	69db      	ldr	r3, [r3, #28]
 8002304:	431a      	orrs	r2, r3
 8002306:	68bb      	ldr	r3, [r7, #8]
 8002308:	699b      	ldr	r3, [r3, #24]
 800230a:	431a      	orrs	r2, r3
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	ea42 0103 	orr.w	r1, r2, r3
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	687a      	ldr	r2, [r7, #4]
 800231a:	430a      	orrs	r2, r1
 800231c:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8002324:	f000 80e3 	beq.w	80024ee <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	68ba      	ldr	r2, [r7, #8]
 800232e:	6852      	ldr	r2, [r2, #4]
 8002330:	619a      	str	r2, [r3, #24]
}
 8002332:	e0dc      	b.n	80024ee <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8002334:	68bb      	ldr	r3, [r7, #8]
 8002336:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800233c:	431a      	orrs	r2, r3
 800233e:	68bb      	ldr	r3, [r7, #8]
 8002340:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002342:	431a      	orrs	r2, r3
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002348:	431a      	orrs	r2, r3
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	695b      	ldr	r3, [r3, #20]
 800234e:	049b      	lsls	r3, r3, #18
 8002350:	431a      	orrs	r2, r3
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	6a1b      	ldr	r3, [r3, #32]
 8002356:	431a      	orrs	r2, r3
 8002358:	68bb      	ldr	r3, [r7, #8]
 800235a:	69db      	ldr	r3, [r3, #28]
 800235c:	431a      	orrs	r2, r3
 800235e:	68bb      	ldr	r3, [r7, #8]
 8002360:	699b      	ldr	r3, [r3, #24]
 8002362:	431a      	orrs	r2, r3
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	ea42 0103 	orr.w	r1, r2, r3
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	687a      	ldr	r2, [r7, #4]
 8002372:	430a      	orrs	r2, r1
 8002374:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	2200      	movs	r2, #0
 800237c:	619a      	str	r2, [r3, #24]
}
 800237e:	e0b6      	b.n	80024ee <QSPI_Config+0x322>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	6a1b      	ldr	r3, [r3, #32]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d05d      	beq.n	8002444 <QSPI_Config+0x278>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	68ba      	ldr	r2, [r7, #8]
 800238e:	6892      	ldr	r2, [r2, #8]
 8002390:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8002392:	68bb      	ldr	r3, [r7, #8]
 8002394:	69db      	ldr	r3, [r3, #28]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d02e      	beq.n	80023f8 <QSPI_Config+0x22c>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800239a:	68bb      	ldr	r3, [r7, #8]
 800239c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800239e:	68bb      	ldr	r3, [r7, #8]
 80023a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023a2:	431a      	orrs	r2, r3
 80023a4:	68bb      	ldr	r3, [r7, #8]
 80023a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023a8:	431a      	orrs	r2, r3
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ae:	431a      	orrs	r2, r3
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	695b      	ldr	r3, [r3, #20]
 80023b4:	049b      	lsls	r3, r3, #18
 80023b6:	431a      	orrs	r2, r3
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	691b      	ldr	r3, [r3, #16]
 80023bc:	431a      	orrs	r2, r3
 80023be:	68bb      	ldr	r3, [r7, #8]
 80023c0:	6a1b      	ldr	r3, [r3, #32]
 80023c2:	431a      	orrs	r2, r3
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	68db      	ldr	r3, [r3, #12]
 80023c8:	431a      	orrs	r2, r3
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	69db      	ldr	r3, [r3, #28]
 80023ce:	431a      	orrs	r2, r3
 80023d0:	68bb      	ldr	r3, [r7, #8]
 80023d2:	699b      	ldr	r3, [r3, #24]
 80023d4:	ea42 0103 	orr.w	r1, r2, r3
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	687a      	ldr	r2, [r7, #4]
 80023de:	430a      	orrs	r2, r1
 80023e0:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80023e8:	f000 8081 	beq.w	80024ee <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	68ba      	ldr	r2, [r7, #8]
 80023f2:	6852      	ldr	r2, [r2, #4]
 80023f4:	619a      	str	r2, [r3, #24]
}
 80023f6:	e07a      	b.n	80024ee <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023fc:	68bb      	ldr	r3, [r7, #8]
 80023fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002400:	431a      	orrs	r2, r3
 8002402:	68bb      	ldr	r3, [r7, #8]
 8002404:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002406:	431a      	orrs	r2, r3
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800240c:	431a      	orrs	r2, r3
 800240e:	68bb      	ldr	r3, [r7, #8]
 8002410:	695b      	ldr	r3, [r3, #20]
 8002412:	049b      	lsls	r3, r3, #18
 8002414:	431a      	orrs	r2, r3
 8002416:	68bb      	ldr	r3, [r7, #8]
 8002418:	691b      	ldr	r3, [r3, #16]
 800241a:	431a      	orrs	r2, r3
 800241c:	68bb      	ldr	r3, [r7, #8]
 800241e:	6a1b      	ldr	r3, [r3, #32]
 8002420:	431a      	orrs	r2, r3
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	69db      	ldr	r3, [r3, #28]
 8002426:	431a      	orrs	r2, r3
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	699b      	ldr	r3, [r3, #24]
 800242c:	ea42 0103 	orr.w	r1, r2, r3
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	687a      	ldr	r2, [r7, #4]
 8002436:	430a      	orrs	r2, r1
 8002438:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	2200      	movs	r2, #0
 8002440:	619a      	str	r2, [r3, #24]
}
 8002442:	e054      	b.n	80024ee <QSPI_Config+0x322>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	69db      	ldr	r3, [r3, #28]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d02a      	beq.n	80024a2 <QSPI_Config+0x2d6>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002454:	431a      	orrs	r2, r3
 8002456:	68bb      	ldr	r3, [r7, #8]
 8002458:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800245a:	431a      	orrs	r2, r3
 800245c:	68bb      	ldr	r3, [r7, #8]
 800245e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002460:	431a      	orrs	r2, r3
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	695b      	ldr	r3, [r3, #20]
 8002466:	049b      	lsls	r3, r3, #18
 8002468:	431a      	orrs	r2, r3
 800246a:	68bb      	ldr	r3, [r7, #8]
 800246c:	6a1b      	ldr	r3, [r3, #32]
 800246e:	431a      	orrs	r2, r3
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	68db      	ldr	r3, [r3, #12]
 8002474:	431a      	orrs	r2, r3
 8002476:	68bb      	ldr	r3, [r7, #8]
 8002478:	69db      	ldr	r3, [r3, #28]
 800247a:	431a      	orrs	r2, r3
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	699b      	ldr	r3, [r3, #24]
 8002480:	ea42 0103 	orr.w	r1, r2, r3
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	687a      	ldr	r2, [r7, #4]
 800248a:	430a      	orrs	r2, r1
 800248c:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8002494:	d02b      	beq.n	80024ee <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	68ba      	ldr	r2, [r7, #8]
 800249c:	6852      	ldr	r2, [r2, #4]
 800249e:	619a      	str	r2, [r3, #24]
}
 80024a0:	e025      	b.n	80024ee <QSPI_Config+0x322>
        if (cmd->DataMode != QSPI_DATA_NONE)
 80024a2:	68bb      	ldr	r3, [r7, #8]
 80024a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d021      	beq.n	80024ee <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024b2:	431a      	orrs	r2, r3
 80024b4:	68bb      	ldr	r3, [r7, #8]
 80024b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024b8:	431a      	orrs	r2, r3
 80024ba:	68bb      	ldr	r3, [r7, #8]
 80024bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024be:	431a      	orrs	r2, r3
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	695b      	ldr	r3, [r3, #20]
 80024c4:	049b      	lsls	r3, r3, #18
 80024c6:	431a      	orrs	r2, r3
 80024c8:	68bb      	ldr	r3, [r7, #8]
 80024ca:	6a1b      	ldr	r3, [r3, #32]
 80024cc:	431a      	orrs	r2, r3
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	69db      	ldr	r3, [r3, #28]
 80024d2:	431a      	orrs	r2, r3
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	699b      	ldr	r3, [r3, #24]
 80024d8:	ea42 0103 	orr.w	r1, r2, r3
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	687a      	ldr	r2, [r7, #4]
 80024e2:	430a      	orrs	r2, r1
 80024e4:	615a      	str	r2, [r3, #20]
          CLEAR_REG(hqspi->Instance->AR);
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	2200      	movs	r2, #0
 80024ec:	619a      	str	r2, [r3, #24]
}
 80024ee:	bf00      	nop
 80024f0:	3714      	adds	r7, #20
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr
	...

080024fc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b08c      	sub	sp, #48	@ 0x30
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d102      	bne.n	8002510 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800250a:	2301      	movs	r3, #1
 800250c:	f000 bc48 	b.w	8002da0 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f003 0301 	and.w	r3, r3, #1
 8002518:	2b00      	cmp	r3, #0
 800251a:	f000 8088 	beq.w	800262e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800251e:	4b99      	ldr	r3, [pc, #612]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 8002520:	691b      	ldr	r3, [r3, #16]
 8002522:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002526:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002528:	4b96      	ldr	r3, [pc, #600]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 800252a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800252c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800252e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002530:	2b10      	cmp	r3, #16
 8002532:	d007      	beq.n	8002544 <HAL_RCC_OscConfig+0x48>
 8002534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002536:	2b18      	cmp	r3, #24
 8002538:	d111      	bne.n	800255e <HAL_RCC_OscConfig+0x62>
 800253a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800253c:	f003 0303 	and.w	r3, r3, #3
 8002540:	2b02      	cmp	r3, #2
 8002542:	d10c      	bne.n	800255e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002544:	4b8f      	ldr	r3, [pc, #572]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800254c:	2b00      	cmp	r3, #0
 800254e:	d06d      	beq.n	800262c <HAL_RCC_OscConfig+0x130>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d169      	bne.n	800262c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002558:	2301      	movs	r3, #1
 800255a:	f000 bc21 	b.w	8002da0 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002566:	d106      	bne.n	8002576 <HAL_RCC_OscConfig+0x7a>
 8002568:	4b86      	ldr	r3, [pc, #536]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a85      	ldr	r2, [pc, #532]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 800256e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002572:	6013      	str	r3, [r2, #0]
 8002574:	e02e      	b.n	80025d4 <HAL_RCC_OscConfig+0xd8>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d10c      	bne.n	8002598 <HAL_RCC_OscConfig+0x9c>
 800257e:	4b81      	ldr	r3, [pc, #516]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4a80      	ldr	r2, [pc, #512]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 8002584:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002588:	6013      	str	r3, [r2, #0]
 800258a:	4b7e      	ldr	r3, [pc, #504]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a7d      	ldr	r2, [pc, #500]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 8002590:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002594:	6013      	str	r3, [r2, #0]
 8002596:	e01d      	b.n	80025d4 <HAL_RCC_OscConfig+0xd8>
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80025a0:	d10c      	bne.n	80025bc <HAL_RCC_OscConfig+0xc0>
 80025a2:	4b78      	ldr	r3, [pc, #480]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a77      	ldr	r2, [pc, #476]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 80025a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80025ac:	6013      	str	r3, [r2, #0]
 80025ae:	4b75      	ldr	r3, [pc, #468]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a74      	ldr	r2, [pc, #464]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 80025b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025b8:	6013      	str	r3, [r2, #0]
 80025ba:	e00b      	b.n	80025d4 <HAL_RCC_OscConfig+0xd8>
 80025bc:	4b71      	ldr	r3, [pc, #452]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a70      	ldr	r2, [pc, #448]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 80025c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025c6:	6013      	str	r3, [r2, #0]
 80025c8:	4b6e      	ldr	r3, [pc, #440]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a6d      	ldr	r2, [pc, #436]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 80025ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80025d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d013      	beq.n	8002604 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025dc:	f7fe ffe4 	bl	80015a8 <HAL_GetTick>
 80025e0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80025e2:	e008      	b.n	80025f6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025e4:	f7fe ffe0 	bl	80015a8 <HAL_GetTick>
 80025e8:	4602      	mov	r2, r0
 80025ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	2b64      	cmp	r3, #100	@ 0x64
 80025f0:	d901      	bls.n	80025f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80025f2:	2303      	movs	r3, #3
 80025f4:	e3d4      	b.n	8002da0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80025f6:	4b63      	ldr	r3, [pc, #396]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d0f0      	beq.n	80025e4 <HAL_RCC_OscConfig+0xe8>
 8002602:	e014      	b.n	800262e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002604:	f7fe ffd0 	bl	80015a8 <HAL_GetTick>
 8002608:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800260a:	e008      	b.n	800261e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800260c:	f7fe ffcc 	bl	80015a8 <HAL_GetTick>
 8002610:	4602      	mov	r2, r0
 8002612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002614:	1ad3      	subs	r3, r2, r3
 8002616:	2b64      	cmp	r3, #100	@ 0x64
 8002618:	d901      	bls.n	800261e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800261a:	2303      	movs	r3, #3
 800261c:	e3c0      	b.n	8002da0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800261e:	4b59      	ldr	r3, [pc, #356]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002626:	2b00      	cmp	r3, #0
 8002628:	d1f0      	bne.n	800260c <HAL_RCC_OscConfig+0x110>
 800262a:	e000      	b.n	800262e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800262c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 0302 	and.w	r3, r3, #2
 8002636:	2b00      	cmp	r3, #0
 8002638:	f000 80ca 	beq.w	80027d0 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800263c:	4b51      	ldr	r3, [pc, #324]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 800263e:	691b      	ldr	r3, [r3, #16]
 8002640:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002644:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002646:	4b4f      	ldr	r3, [pc, #316]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 8002648:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800264a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800264c:	6a3b      	ldr	r3, [r7, #32]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d007      	beq.n	8002662 <HAL_RCC_OscConfig+0x166>
 8002652:	6a3b      	ldr	r3, [r7, #32]
 8002654:	2b18      	cmp	r3, #24
 8002656:	d156      	bne.n	8002706 <HAL_RCC_OscConfig+0x20a>
 8002658:	69fb      	ldr	r3, [r7, #28]
 800265a:	f003 0303 	and.w	r3, r3, #3
 800265e:	2b00      	cmp	r3, #0
 8002660:	d151      	bne.n	8002706 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002662:	4b48      	ldr	r3, [pc, #288]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f003 0304 	and.w	r3, r3, #4
 800266a:	2b00      	cmp	r3, #0
 800266c:	d005      	beq.n	800267a <HAL_RCC_OscConfig+0x17e>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	68db      	ldr	r3, [r3, #12]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d101      	bne.n	800267a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	e392      	b.n	8002da0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800267a:	4b42      	ldr	r3, [pc, #264]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f023 0219 	bic.w	r2, r3, #25
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	68db      	ldr	r3, [r3, #12]
 8002686:	493f      	ldr	r1, [pc, #252]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 8002688:	4313      	orrs	r3, r2
 800268a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800268c:	f7fe ff8c 	bl	80015a8 <HAL_GetTick>
 8002690:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002692:	e008      	b.n	80026a6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002694:	f7fe ff88 	bl	80015a8 <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	2b02      	cmp	r3, #2
 80026a0:	d901      	bls.n	80026a6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80026a2:	2303      	movs	r3, #3
 80026a4:	e37c      	b.n	8002da0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80026a6:	4b37      	ldr	r3, [pc, #220]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f003 0304 	and.w	r3, r3, #4
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d0f0      	beq.n	8002694 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026b2:	f7fe ffa9 	bl	8001608 <HAL_GetREVID>
 80026b6:	4603      	mov	r3, r0
 80026b8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80026bc:	4293      	cmp	r3, r2
 80026be:	d817      	bhi.n	80026f0 <HAL_RCC_OscConfig+0x1f4>
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	691b      	ldr	r3, [r3, #16]
 80026c4:	2b40      	cmp	r3, #64	@ 0x40
 80026c6:	d108      	bne.n	80026da <HAL_RCC_OscConfig+0x1de>
 80026c8:	4b2e      	ldr	r3, [pc, #184]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80026d0:	4a2c      	ldr	r2, [pc, #176]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 80026d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026d6:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80026d8:	e07a      	b.n	80027d0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026da:	4b2a      	ldr	r3, [pc, #168]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	691b      	ldr	r3, [r3, #16]
 80026e6:	031b      	lsls	r3, r3, #12
 80026e8:	4926      	ldr	r1, [pc, #152]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 80026ea:	4313      	orrs	r3, r2
 80026ec:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80026ee:	e06f      	b.n	80027d0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026f0:	4b24      	ldr	r3, [pc, #144]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	691b      	ldr	r3, [r3, #16]
 80026fc:	061b      	lsls	r3, r3, #24
 80026fe:	4921      	ldr	r1, [pc, #132]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 8002700:	4313      	orrs	r3, r2
 8002702:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002704:	e064      	b.n	80027d0 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	68db      	ldr	r3, [r3, #12]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d047      	beq.n	800279e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800270e:	4b1d      	ldr	r3, [pc, #116]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f023 0219 	bic.w	r2, r3, #25
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	68db      	ldr	r3, [r3, #12]
 800271a:	491a      	ldr	r1, [pc, #104]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 800271c:	4313      	orrs	r3, r2
 800271e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002720:	f7fe ff42 	bl	80015a8 <HAL_GetTick>
 8002724:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002726:	e008      	b.n	800273a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002728:	f7fe ff3e 	bl	80015a8 <HAL_GetTick>
 800272c:	4602      	mov	r2, r0
 800272e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	2b02      	cmp	r3, #2
 8002734:	d901      	bls.n	800273a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002736:	2303      	movs	r3, #3
 8002738:	e332      	b.n	8002da0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800273a:	4b12      	ldr	r3, [pc, #72]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f003 0304 	and.w	r3, r3, #4
 8002742:	2b00      	cmp	r3, #0
 8002744:	d0f0      	beq.n	8002728 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002746:	f7fe ff5f 	bl	8001608 <HAL_GetREVID>
 800274a:	4603      	mov	r3, r0
 800274c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002750:	4293      	cmp	r3, r2
 8002752:	d819      	bhi.n	8002788 <HAL_RCC_OscConfig+0x28c>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	691b      	ldr	r3, [r3, #16]
 8002758:	2b40      	cmp	r3, #64	@ 0x40
 800275a:	d108      	bne.n	800276e <HAL_RCC_OscConfig+0x272>
 800275c:	4b09      	ldr	r3, [pc, #36]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002764:	4a07      	ldr	r2, [pc, #28]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 8002766:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800276a:	6053      	str	r3, [r2, #4]
 800276c:	e030      	b.n	80027d0 <HAL_RCC_OscConfig+0x2d4>
 800276e:	4b05      	ldr	r3, [pc, #20]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	691b      	ldr	r3, [r3, #16]
 800277a:	031b      	lsls	r3, r3, #12
 800277c:	4901      	ldr	r1, [pc, #4]	@ (8002784 <HAL_RCC_OscConfig+0x288>)
 800277e:	4313      	orrs	r3, r2
 8002780:	604b      	str	r3, [r1, #4]
 8002782:	e025      	b.n	80027d0 <HAL_RCC_OscConfig+0x2d4>
 8002784:	58024400 	.word	0x58024400
 8002788:	4b9a      	ldr	r3, [pc, #616]	@ (80029f4 <HAL_RCC_OscConfig+0x4f8>)
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	691b      	ldr	r3, [r3, #16]
 8002794:	061b      	lsls	r3, r3, #24
 8002796:	4997      	ldr	r1, [pc, #604]	@ (80029f4 <HAL_RCC_OscConfig+0x4f8>)
 8002798:	4313      	orrs	r3, r2
 800279a:	604b      	str	r3, [r1, #4]
 800279c:	e018      	b.n	80027d0 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800279e:	4b95      	ldr	r3, [pc, #596]	@ (80029f4 <HAL_RCC_OscConfig+0x4f8>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a94      	ldr	r2, [pc, #592]	@ (80029f4 <HAL_RCC_OscConfig+0x4f8>)
 80027a4:	f023 0301 	bic.w	r3, r3, #1
 80027a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027aa:	f7fe fefd 	bl	80015a8 <HAL_GetTick>
 80027ae:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80027b0:	e008      	b.n	80027c4 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027b2:	f7fe fef9 	bl	80015a8 <HAL_GetTick>
 80027b6:	4602      	mov	r2, r0
 80027b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ba:	1ad3      	subs	r3, r2, r3
 80027bc:	2b02      	cmp	r3, #2
 80027be:	d901      	bls.n	80027c4 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80027c0:	2303      	movs	r3, #3
 80027c2:	e2ed      	b.n	8002da0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80027c4:	4b8b      	ldr	r3, [pc, #556]	@ (80029f4 <HAL_RCC_OscConfig+0x4f8>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f003 0304 	and.w	r3, r3, #4
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d1f0      	bne.n	80027b2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 0310 	and.w	r3, r3, #16
 80027d8:	2b00      	cmp	r3, #0
 80027da:	f000 80a9 	beq.w	8002930 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027de:	4b85      	ldr	r3, [pc, #532]	@ (80029f4 <HAL_RCC_OscConfig+0x4f8>)
 80027e0:	691b      	ldr	r3, [r3, #16]
 80027e2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80027e6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80027e8:	4b82      	ldr	r3, [pc, #520]	@ (80029f4 <HAL_RCC_OscConfig+0x4f8>)
 80027ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027ec:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80027ee:	69bb      	ldr	r3, [r7, #24]
 80027f0:	2b08      	cmp	r3, #8
 80027f2:	d007      	beq.n	8002804 <HAL_RCC_OscConfig+0x308>
 80027f4:	69bb      	ldr	r3, [r7, #24]
 80027f6:	2b18      	cmp	r3, #24
 80027f8:	d13a      	bne.n	8002870 <HAL_RCC_OscConfig+0x374>
 80027fa:	697b      	ldr	r3, [r7, #20]
 80027fc:	f003 0303 	and.w	r3, r3, #3
 8002800:	2b01      	cmp	r3, #1
 8002802:	d135      	bne.n	8002870 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002804:	4b7b      	ldr	r3, [pc, #492]	@ (80029f4 <HAL_RCC_OscConfig+0x4f8>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800280c:	2b00      	cmp	r3, #0
 800280e:	d005      	beq.n	800281c <HAL_RCC_OscConfig+0x320>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	69db      	ldr	r3, [r3, #28]
 8002814:	2b80      	cmp	r3, #128	@ 0x80
 8002816:	d001      	beq.n	800281c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002818:	2301      	movs	r3, #1
 800281a:	e2c1      	b.n	8002da0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800281c:	f7fe fef4 	bl	8001608 <HAL_GetREVID>
 8002820:	4603      	mov	r3, r0
 8002822:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002826:	4293      	cmp	r3, r2
 8002828:	d817      	bhi.n	800285a <HAL_RCC_OscConfig+0x35e>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6a1b      	ldr	r3, [r3, #32]
 800282e:	2b20      	cmp	r3, #32
 8002830:	d108      	bne.n	8002844 <HAL_RCC_OscConfig+0x348>
 8002832:	4b70      	ldr	r3, [pc, #448]	@ (80029f4 <HAL_RCC_OscConfig+0x4f8>)
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800283a:	4a6e      	ldr	r2, [pc, #440]	@ (80029f4 <HAL_RCC_OscConfig+0x4f8>)
 800283c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002840:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002842:	e075      	b.n	8002930 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002844:	4b6b      	ldr	r3, [pc, #428]	@ (80029f4 <HAL_RCC_OscConfig+0x4f8>)
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6a1b      	ldr	r3, [r3, #32]
 8002850:	069b      	lsls	r3, r3, #26
 8002852:	4968      	ldr	r1, [pc, #416]	@ (80029f4 <HAL_RCC_OscConfig+0x4f8>)
 8002854:	4313      	orrs	r3, r2
 8002856:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002858:	e06a      	b.n	8002930 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800285a:	4b66      	ldr	r3, [pc, #408]	@ (80029f4 <HAL_RCC_OscConfig+0x4f8>)
 800285c:	68db      	ldr	r3, [r3, #12]
 800285e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6a1b      	ldr	r3, [r3, #32]
 8002866:	061b      	lsls	r3, r3, #24
 8002868:	4962      	ldr	r1, [pc, #392]	@ (80029f4 <HAL_RCC_OscConfig+0x4f8>)
 800286a:	4313      	orrs	r3, r2
 800286c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800286e:	e05f      	b.n	8002930 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	69db      	ldr	r3, [r3, #28]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d042      	beq.n	80028fe <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002878:	4b5e      	ldr	r3, [pc, #376]	@ (80029f4 <HAL_RCC_OscConfig+0x4f8>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a5d      	ldr	r2, [pc, #372]	@ (80029f4 <HAL_RCC_OscConfig+0x4f8>)
 800287e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002882:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002884:	f7fe fe90 	bl	80015a8 <HAL_GetTick>
 8002888:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800288a:	e008      	b.n	800289e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800288c:	f7fe fe8c 	bl	80015a8 <HAL_GetTick>
 8002890:	4602      	mov	r2, r0
 8002892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002894:	1ad3      	subs	r3, r2, r3
 8002896:	2b02      	cmp	r3, #2
 8002898:	d901      	bls.n	800289e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800289a:	2303      	movs	r3, #3
 800289c:	e280      	b.n	8002da0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800289e:	4b55      	ldr	r3, [pc, #340]	@ (80029f4 <HAL_RCC_OscConfig+0x4f8>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d0f0      	beq.n	800288c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80028aa:	f7fe fead 	bl	8001608 <HAL_GetREVID>
 80028ae:	4603      	mov	r3, r0
 80028b0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d817      	bhi.n	80028e8 <HAL_RCC_OscConfig+0x3ec>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6a1b      	ldr	r3, [r3, #32]
 80028bc:	2b20      	cmp	r3, #32
 80028be:	d108      	bne.n	80028d2 <HAL_RCC_OscConfig+0x3d6>
 80028c0:	4b4c      	ldr	r3, [pc, #304]	@ (80029f4 <HAL_RCC_OscConfig+0x4f8>)
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80028c8:	4a4a      	ldr	r2, [pc, #296]	@ (80029f4 <HAL_RCC_OscConfig+0x4f8>)
 80028ca:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80028ce:	6053      	str	r3, [r2, #4]
 80028d0:	e02e      	b.n	8002930 <HAL_RCC_OscConfig+0x434>
 80028d2:	4b48      	ldr	r3, [pc, #288]	@ (80029f4 <HAL_RCC_OscConfig+0x4f8>)
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6a1b      	ldr	r3, [r3, #32]
 80028de:	069b      	lsls	r3, r3, #26
 80028e0:	4944      	ldr	r1, [pc, #272]	@ (80029f4 <HAL_RCC_OscConfig+0x4f8>)
 80028e2:	4313      	orrs	r3, r2
 80028e4:	604b      	str	r3, [r1, #4]
 80028e6:	e023      	b.n	8002930 <HAL_RCC_OscConfig+0x434>
 80028e8:	4b42      	ldr	r3, [pc, #264]	@ (80029f4 <HAL_RCC_OscConfig+0x4f8>)
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6a1b      	ldr	r3, [r3, #32]
 80028f4:	061b      	lsls	r3, r3, #24
 80028f6:	493f      	ldr	r1, [pc, #252]	@ (80029f4 <HAL_RCC_OscConfig+0x4f8>)
 80028f8:	4313      	orrs	r3, r2
 80028fa:	60cb      	str	r3, [r1, #12]
 80028fc:	e018      	b.n	8002930 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80028fe:	4b3d      	ldr	r3, [pc, #244]	@ (80029f4 <HAL_RCC_OscConfig+0x4f8>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4a3c      	ldr	r2, [pc, #240]	@ (80029f4 <HAL_RCC_OscConfig+0x4f8>)
 8002904:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002908:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800290a:	f7fe fe4d 	bl	80015a8 <HAL_GetTick>
 800290e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002910:	e008      	b.n	8002924 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002912:	f7fe fe49 	bl	80015a8 <HAL_GetTick>
 8002916:	4602      	mov	r2, r0
 8002918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800291a:	1ad3      	subs	r3, r2, r3
 800291c:	2b02      	cmp	r3, #2
 800291e:	d901      	bls.n	8002924 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002920:	2303      	movs	r3, #3
 8002922:	e23d      	b.n	8002da0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002924:	4b33      	ldr	r3, [pc, #204]	@ (80029f4 <HAL_RCC_OscConfig+0x4f8>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800292c:	2b00      	cmp	r3, #0
 800292e:	d1f0      	bne.n	8002912 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f003 0308 	and.w	r3, r3, #8
 8002938:	2b00      	cmp	r3, #0
 800293a:	d036      	beq.n	80029aa <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	695b      	ldr	r3, [r3, #20]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d019      	beq.n	8002978 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002944:	4b2b      	ldr	r3, [pc, #172]	@ (80029f4 <HAL_RCC_OscConfig+0x4f8>)
 8002946:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002948:	4a2a      	ldr	r2, [pc, #168]	@ (80029f4 <HAL_RCC_OscConfig+0x4f8>)
 800294a:	f043 0301 	orr.w	r3, r3, #1
 800294e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002950:	f7fe fe2a 	bl	80015a8 <HAL_GetTick>
 8002954:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002956:	e008      	b.n	800296a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002958:	f7fe fe26 	bl	80015a8 <HAL_GetTick>
 800295c:	4602      	mov	r2, r0
 800295e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002960:	1ad3      	subs	r3, r2, r3
 8002962:	2b02      	cmp	r3, #2
 8002964:	d901      	bls.n	800296a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002966:	2303      	movs	r3, #3
 8002968:	e21a      	b.n	8002da0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800296a:	4b22      	ldr	r3, [pc, #136]	@ (80029f4 <HAL_RCC_OscConfig+0x4f8>)
 800296c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800296e:	f003 0302 	and.w	r3, r3, #2
 8002972:	2b00      	cmp	r3, #0
 8002974:	d0f0      	beq.n	8002958 <HAL_RCC_OscConfig+0x45c>
 8002976:	e018      	b.n	80029aa <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002978:	4b1e      	ldr	r3, [pc, #120]	@ (80029f4 <HAL_RCC_OscConfig+0x4f8>)
 800297a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800297c:	4a1d      	ldr	r2, [pc, #116]	@ (80029f4 <HAL_RCC_OscConfig+0x4f8>)
 800297e:	f023 0301 	bic.w	r3, r3, #1
 8002982:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002984:	f7fe fe10 	bl	80015a8 <HAL_GetTick>
 8002988:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800298a:	e008      	b.n	800299e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800298c:	f7fe fe0c 	bl	80015a8 <HAL_GetTick>
 8002990:	4602      	mov	r2, r0
 8002992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002994:	1ad3      	subs	r3, r2, r3
 8002996:	2b02      	cmp	r3, #2
 8002998:	d901      	bls.n	800299e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	e200      	b.n	8002da0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800299e:	4b15      	ldr	r3, [pc, #84]	@ (80029f4 <HAL_RCC_OscConfig+0x4f8>)
 80029a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029a2:	f003 0302 	and.w	r3, r3, #2
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d1f0      	bne.n	800298c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f003 0320 	and.w	r3, r3, #32
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d039      	beq.n	8002a2a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	699b      	ldr	r3, [r3, #24]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d01c      	beq.n	80029f8 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80029be:	4b0d      	ldr	r3, [pc, #52]	@ (80029f4 <HAL_RCC_OscConfig+0x4f8>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4a0c      	ldr	r2, [pc, #48]	@ (80029f4 <HAL_RCC_OscConfig+0x4f8>)
 80029c4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80029c8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80029ca:	f7fe fded 	bl	80015a8 <HAL_GetTick>
 80029ce:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80029d0:	e008      	b.n	80029e4 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80029d2:	f7fe fde9 	bl	80015a8 <HAL_GetTick>
 80029d6:	4602      	mov	r2, r0
 80029d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029da:	1ad3      	subs	r3, r2, r3
 80029dc:	2b02      	cmp	r3, #2
 80029de:	d901      	bls.n	80029e4 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80029e0:	2303      	movs	r3, #3
 80029e2:	e1dd      	b.n	8002da0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80029e4:	4b03      	ldr	r3, [pc, #12]	@ (80029f4 <HAL_RCC_OscConfig+0x4f8>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d0f0      	beq.n	80029d2 <HAL_RCC_OscConfig+0x4d6>
 80029f0:	e01b      	b.n	8002a2a <HAL_RCC_OscConfig+0x52e>
 80029f2:	bf00      	nop
 80029f4:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80029f8:	4b9b      	ldr	r3, [pc, #620]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a9a      	ldr	r2, [pc, #616]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 80029fe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002a02:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002a04:	f7fe fdd0 	bl	80015a8 <HAL_GetTick>
 8002a08:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002a0a:	e008      	b.n	8002a1e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002a0c:	f7fe fdcc 	bl	80015a8 <HAL_GetTick>
 8002a10:	4602      	mov	r2, r0
 8002a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a14:	1ad3      	subs	r3, r2, r3
 8002a16:	2b02      	cmp	r3, #2
 8002a18:	d901      	bls.n	8002a1e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002a1a:	2303      	movs	r3, #3
 8002a1c:	e1c0      	b.n	8002da0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002a1e:	4b92      	ldr	r3, [pc, #584]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d1f0      	bne.n	8002a0c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f003 0304 	and.w	r3, r3, #4
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	f000 8081 	beq.w	8002b3a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002a38:	4b8c      	ldr	r3, [pc, #560]	@ (8002c6c <HAL_RCC_OscConfig+0x770>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a8b      	ldr	r2, [pc, #556]	@ (8002c6c <HAL_RCC_OscConfig+0x770>)
 8002a3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a42:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002a44:	f7fe fdb0 	bl	80015a8 <HAL_GetTick>
 8002a48:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002a4a:	e008      	b.n	8002a5e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a4c:	f7fe fdac 	bl	80015a8 <HAL_GetTick>
 8002a50:	4602      	mov	r2, r0
 8002a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a54:	1ad3      	subs	r3, r2, r3
 8002a56:	2b64      	cmp	r3, #100	@ 0x64
 8002a58:	d901      	bls.n	8002a5e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002a5a:	2303      	movs	r3, #3
 8002a5c:	e1a0      	b.n	8002da0 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002a5e:	4b83      	ldr	r3, [pc, #524]	@ (8002c6c <HAL_RCC_OscConfig+0x770>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d0f0      	beq.n	8002a4c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	689b      	ldr	r3, [r3, #8]
 8002a6e:	2b01      	cmp	r3, #1
 8002a70:	d106      	bne.n	8002a80 <HAL_RCC_OscConfig+0x584>
 8002a72:	4b7d      	ldr	r3, [pc, #500]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002a74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a76:	4a7c      	ldr	r2, [pc, #496]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002a78:	f043 0301 	orr.w	r3, r3, #1
 8002a7c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a7e:	e02d      	b.n	8002adc <HAL_RCC_OscConfig+0x5e0>
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d10c      	bne.n	8002aa2 <HAL_RCC_OscConfig+0x5a6>
 8002a88:	4b77      	ldr	r3, [pc, #476]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002a8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a8c:	4a76      	ldr	r2, [pc, #472]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002a8e:	f023 0301 	bic.w	r3, r3, #1
 8002a92:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a94:	4b74      	ldr	r3, [pc, #464]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002a96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a98:	4a73      	ldr	r2, [pc, #460]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002a9a:	f023 0304 	bic.w	r3, r3, #4
 8002a9e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002aa0:	e01c      	b.n	8002adc <HAL_RCC_OscConfig+0x5e0>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	2b05      	cmp	r3, #5
 8002aa8:	d10c      	bne.n	8002ac4 <HAL_RCC_OscConfig+0x5c8>
 8002aaa:	4b6f      	ldr	r3, [pc, #444]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002aac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002aae:	4a6e      	ldr	r2, [pc, #440]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002ab0:	f043 0304 	orr.w	r3, r3, #4
 8002ab4:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ab6:	4b6c      	ldr	r3, [pc, #432]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002ab8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002aba:	4a6b      	ldr	r2, [pc, #428]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002abc:	f043 0301 	orr.w	r3, r3, #1
 8002ac0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ac2:	e00b      	b.n	8002adc <HAL_RCC_OscConfig+0x5e0>
 8002ac4:	4b68      	ldr	r3, [pc, #416]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002ac6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ac8:	4a67      	ldr	r2, [pc, #412]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002aca:	f023 0301 	bic.w	r3, r3, #1
 8002ace:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ad0:	4b65      	ldr	r3, [pc, #404]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002ad2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ad4:	4a64      	ldr	r2, [pc, #400]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002ad6:	f023 0304 	bic.w	r3, r3, #4
 8002ada:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	689b      	ldr	r3, [r3, #8]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d015      	beq.n	8002b10 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ae4:	f7fe fd60 	bl	80015a8 <HAL_GetTick>
 8002ae8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002aea:	e00a      	b.n	8002b02 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002aec:	f7fe fd5c 	bl	80015a8 <HAL_GetTick>
 8002af0:	4602      	mov	r2, r0
 8002af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002af4:	1ad3      	subs	r3, r2, r3
 8002af6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d901      	bls.n	8002b02 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002afe:	2303      	movs	r3, #3
 8002b00:	e14e      	b.n	8002da0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002b02:	4b59      	ldr	r3, [pc, #356]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002b04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b06:	f003 0302 	and.w	r3, r3, #2
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d0ee      	beq.n	8002aec <HAL_RCC_OscConfig+0x5f0>
 8002b0e:	e014      	b.n	8002b3a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b10:	f7fe fd4a 	bl	80015a8 <HAL_GetTick>
 8002b14:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002b16:	e00a      	b.n	8002b2e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b18:	f7fe fd46 	bl	80015a8 <HAL_GetTick>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b20:	1ad3      	subs	r3, r2, r3
 8002b22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d901      	bls.n	8002b2e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002b2a:	2303      	movs	r3, #3
 8002b2c:	e138      	b.n	8002da0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002b2e:	4b4e      	ldr	r3, [pc, #312]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002b30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b32:	f003 0302 	and.w	r3, r3, #2
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d1ee      	bne.n	8002b18 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	f000 812d 	beq.w	8002d9e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002b44:	4b48      	ldr	r3, [pc, #288]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002b46:	691b      	ldr	r3, [r3, #16]
 8002b48:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002b4c:	2b18      	cmp	r3, #24
 8002b4e:	f000 80bd 	beq.w	8002ccc <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b56:	2b02      	cmp	r3, #2
 8002b58:	f040 809e 	bne.w	8002c98 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b5c:	4b42      	ldr	r3, [pc, #264]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a41      	ldr	r2, [pc, #260]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002b62:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002b66:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b68:	f7fe fd1e 	bl	80015a8 <HAL_GetTick>
 8002b6c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002b6e:	e008      	b.n	8002b82 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b70:	f7fe fd1a 	bl	80015a8 <HAL_GetTick>
 8002b74:	4602      	mov	r2, r0
 8002b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b78:	1ad3      	subs	r3, r2, r3
 8002b7a:	2b02      	cmp	r3, #2
 8002b7c:	d901      	bls.n	8002b82 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002b7e:	2303      	movs	r3, #3
 8002b80:	e10e      	b.n	8002da0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002b82:	4b39      	ldr	r3, [pc, #228]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d1f0      	bne.n	8002b70 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b8e:	4b36      	ldr	r3, [pc, #216]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002b90:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002b92:	4b37      	ldr	r3, [pc, #220]	@ (8002c70 <HAL_RCC_OscConfig+0x774>)
 8002b94:	4013      	ands	r3, r2
 8002b96:	687a      	ldr	r2, [r7, #4]
 8002b98:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002b9a:	687a      	ldr	r2, [r7, #4]
 8002b9c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002b9e:	0112      	lsls	r2, r2, #4
 8002ba0:	430a      	orrs	r2, r1
 8002ba2:	4931      	ldr	r1, [pc, #196]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	628b      	str	r3, [r1, #40]	@ 0x28
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bac:	3b01      	subs	r3, #1
 8002bae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bb6:	3b01      	subs	r3, #1
 8002bb8:	025b      	lsls	r3, r3, #9
 8002bba:	b29b      	uxth	r3, r3
 8002bbc:	431a      	orrs	r2, r3
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bc2:	3b01      	subs	r3, #1
 8002bc4:	041b      	lsls	r3, r3, #16
 8002bc6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002bca:	431a      	orrs	r2, r3
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bd0:	3b01      	subs	r3, #1
 8002bd2:	061b      	lsls	r3, r3, #24
 8002bd4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002bd8:	4923      	ldr	r1, [pc, #140]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002bde:	4b22      	ldr	r3, [pc, #136]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002be0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002be2:	4a21      	ldr	r2, [pc, #132]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002be4:	f023 0301 	bic.w	r3, r3, #1
 8002be8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002bea:	4b1f      	ldr	r3, [pc, #124]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002bec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002bee:	4b21      	ldr	r3, [pc, #132]	@ (8002c74 <HAL_RCC_OscConfig+0x778>)
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	687a      	ldr	r2, [r7, #4]
 8002bf4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002bf6:	00d2      	lsls	r2, r2, #3
 8002bf8:	491b      	ldr	r1, [pc, #108]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002bfe:	4b1a      	ldr	r3, [pc, #104]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002c00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c02:	f023 020c 	bic.w	r2, r3, #12
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c0a:	4917      	ldr	r1, [pc, #92]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002c10:	4b15      	ldr	r3, [pc, #84]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002c12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c14:	f023 0202 	bic.w	r2, r3, #2
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c1c:	4912      	ldr	r1, [pc, #72]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002c22:	4b11      	ldr	r3, [pc, #68]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002c24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c26:	4a10      	ldr	r2, [pc, #64]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002c28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c2c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c2e:	4b0e      	ldr	r3, [pc, #56]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002c30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c32:	4a0d      	ldr	r2, [pc, #52]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002c34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c38:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002c3a:	4b0b      	ldr	r3, [pc, #44]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002c3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c3e:	4a0a      	ldr	r2, [pc, #40]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002c40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c44:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002c46:	4b08      	ldr	r3, [pc, #32]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002c48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c4a:	4a07      	ldr	r2, [pc, #28]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002c4c:	f043 0301 	orr.w	r3, r3, #1
 8002c50:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c52:	4b05      	ldr	r3, [pc, #20]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4a04      	ldr	r2, [pc, #16]	@ (8002c68 <HAL_RCC_OscConfig+0x76c>)
 8002c58:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002c5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c5e:	f7fe fca3 	bl	80015a8 <HAL_GetTick>
 8002c62:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002c64:	e011      	b.n	8002c8a <HAL_RCC_OscConfig+0x78e>
 8002c66:	bf00      	nop
 8002c68:	58024400 	.word	0x58024400
 8002c6c:	58024800 	.word	0x58024800
 8002c70:	fffffc0c 	.word	0xfffffc0c
 8002c74:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c78:	f7fe fc96 	bl	80015a8 <HAL_GetTick>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c80:	1ad3      	subs	r3, r2, r3
 8002c82:	2b02      	cmp	r3, #2
 8002c84:	d901      	bls.n	8002c8a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002c86:	2303      	movs	r3, #3
 8002c88:	e08a      	b.n	8002da0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002c8a:	4b47      	ldr	r3, [pc, #284]	@ (8002da8 <HAL_RCC_OscConfig+0x8ac>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d0f0      	beq.n	8002c78 <HAL_RCC_OscConfig+0x77c>
 8002c96:	e082      	b.n	8002d9e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c98:	4b43      	ldr	r3, [pc, #268]	@ (8002da8 <HAL_RCC_OscConfig+0x8ac>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a42      	ldr	r2, [pc, #264]	@ (8002da8 <HAL_RCC_OscConfig+0x8ac>)
 8002c9e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ca2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ca4:	f7fe fc80 	bl	80015a8 <HAL_GetTick>
 8002ca8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002caa:	e008      	b.n	8002cbe <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cac:	f7fe fc7c 	bl	80015a8 <HAL_GetTick>
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cb4:	1ad3      	subs	r3, r2, r3
 8002cb6:	2b02      	cmp	r3, #2
 8002cb8:	d901      	bls.n	8002cbe <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002cba:	2303      	movs	r3, #3
 8002cbc:	e070      	b.n	8002da0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002cbe:	4b3a      	ldr	r3, [pc, #232]	@ (8002da8 <HAL_RCC_OscConfig+0x8ac>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d1f0      	bne.n	8002cac <HAL_RCC_OscConfig+0x7b0>
 8002cca:	e068      	b.n	8002d9e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002ccc:	4b36      	ldr	r3, [pc, #216]	@ (8002da8 <HAL_RCC_OscConfig+0x8ac>)
 8002cce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cd0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002cd2:	4b35      	ldr	r3, [pc, #212]	@ (8002da8 <HAL_RCC_OscConfig+0x8ac>)
 8002cd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cd6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cdc:	2b01      	cmp	r3, #1
 8002cde:	d031      	beq.n	8002d44 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ce0:	693b      	ldr	r3, [r7, #16]
 8002ce2:	f003 0203 	and.w	r2, r3, #3
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cea:	429a      	cmp	r2, r3
 8002cec:	d12a      	bne.n	8002d44 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	091b      	lsrs	r3, r3, #4
 8002cf2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d122      	bne.n	8002d44 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d08:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002d0a:	429a      	cmp	r2, r3
 8002d0c:	d11a      	bne.n	8002d44 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	0a5b      	lsrs	r3, r3, #9
 8002d12:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d1a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	d111      	bne.n	8002d44 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	0c1b      	lsrs	r3, r3, #16
 8002d24:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d2c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	d108      	bne.n	8002d44 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	0e1b      	lsrs	r3, r3, #24
 8002d36:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d3e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002d40:	429a      	cmp	r2, r3
 8002d42:	d001      	beq.n	8002d48 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002d44:	2301      	movs	r3, #1
 8002d46:	e02b      	b.n	8002da0 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002d48:	4b17      	ldr	r3, [pc, #92]	@ (8002da8 <HAL_RCC_OscConfig+0x8ac>)
 8002d4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d4c:	08db      	lsrs	r3, r3, #3
 8002d4e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002d52:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d58:	693a      	ldr	r2, [r7, #16]
 8002d5a:	429a      	cmp	r2, r3
 8002d5c:	d01f      	beq.n	8002d9e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002d5e:	4b12      	ldr	r3, [pc, #72]	@ (8002da8 <HAL_RCC_OscConfig+0x8ac>)
 8002d60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d62:	4a11      	ldr	r2, [pc, #68]	@ (8002da8 <HAL_RCC_OscConfig+0x8ac>)
 8002d64:	f023 0301 	bic.w	r3, r3, #1
 8002d68:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002d6a:	f7fe fc1d 	bl	80015a8 <HAL_GetTick>
 8002d6e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002d70:	bf00      	nop
 8002d72:	f7fe fc19 	bl	80015a8 <HAL_GetTick>
 8002d76:	4602      	mov	r2, r0
 8002d78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d0f9      	beq.n	8002d72 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002d7e:	4b0a      	ldr	r3, [pc, #40]	@ (8002da8 <HAL_RCC_OscConfig+0x8ac>)
 8002d80:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002d82:	4b0a      	ldr	r3, [pc, #40]	@ (8002dac <HAL_RCC_OscConfig+0x8b0>)
 8002d84:	4013      	ands	r3, r2
 8002d86:	687a      	ldr	r2, [r7, #4]
 8002d88:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002d8a:	00d2      	lsls	r2, r2, #3
 8002d8c:	4906      	ldr	r1, [pc, #24]	@ (8002da8 <HAL_RCC_OscConfig+0x8ac>)
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002d92:	4b05      	ldr	r3, [pc, #20]	@ (8002da8 <HAL_RCC_OscConfig+0x8ac>)
 8002d94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d96:	4a04      	ldr	r2, [pc, #16]	@ (8002da8 <HAL_RCC_OscConfig+0x8ac>)
 8002d98:	f043 0301 	orr.w	r3, r3, #1
 8002d9c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002d9e:	2300      	movs	r3, #0
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	3730      	adds	r7, #48	@ 0x30
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}
 8002da8:	58024400 	.word	0x58024400
 8002dac:	ffff0007 	.word	0xffff0007

08002db0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b086      	sub	sp, #24
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
 8002db8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d101      	bne.n	8002dc4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e19c      	b.n	80030fe <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002dc4:	4b8a      	ldr	r3, [pc, #552]	@ (8002ff0 <HAL_RCC_ClockConfig+0x240>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f003 030f 	and.w	r3, r3, #15
 8002dcc:	683a      	ldr	r2, [r7, #0]
 8002dce:	429a      	cmp	r2, r3
 8002dd0:	d910      	bls.n	8002df4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dd2:	4b87      	ldr	r3, [pc, #540]	@ (8002ff0 <HAL_RCC_ClockConfig+0x240>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f023 020f 	bic.w	r2, r3, #15
 8002dda:	4985      	ldr	r1, [pc, #532]	@ (8002ff0 <HAL_RCC_ClockConfig+0x240>)
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	4313      	orrs	r3, r2
 8002de0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002de2:	4b83      	ldr	r3, [pc, #524]	@ (8002ff0 <HAL_RCC_ClockConfig+0x240>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f003 030f 	and.w	r3, r3, #15
 8002dea:	683a      	ldr	r2, [r7, #0]
 8002dec:	429a      	cmp	r2, r3
 8002dee:	d001      	beq.n	8002df4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002df0:	2301      	movs	r3, #1
 8002df2:	e184      	b.n	80030fe <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f003 0304 	and.w	r3, r3, #4
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d010      	beq.n	8002e22 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	691a      	ldr	r2, [r3, #16]
 8002e04:	4b7b      	ldr	r3, [pc, #492]	@ (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002e06:	699b      	ldr	r3, [r3, #24]
 8002e08:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e0c:	429a      	cmp	r2, r3
 8002e0e:	d908      	bls.n	8002e22 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002e10:	4b78      	ldr	r3, [pc, #480]	@ (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002e12:	699b      	ldr	r3, [r3, #24]
 8002e14:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	691b      	ldr	r3, [r3, #16]
 8002e1c:	4975      	ldr	r1, [pc, #468]	@ (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 0308 	and.w	r3, r3, #8
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d010      	beq.n	8002e50 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	695a      	ldr	r2, [r3, #20]
 8002e32:	4b70      	ldr	r3, [pc, #448]	@ (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002e34:	69db      	ldr	r3, [r3, #28]
 8002e36:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e3a:	429a      	cmp	r2, r3
 8002e3c:	d908      	bls.n	8002e50 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002e3e:	4b6d      	ldr	r3, [pc, #436]	@ (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002e40:	69db      	ldr	r3, [r3, #28]
 8002e42:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	695b      	ldr	r3, [r3, #20]
 8002e4a:	496a      	ldr	r1, [pc, #424]	@ (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f003 0310 	and.w	r3, r3, #16
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d010      	beq.n	8002e7e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	699a      	ldr	r2, [r3, #24]
 8002e60:	4b64      	ldr	r3, [pc, #400]	@ (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002e62:	69db      	ldr	r3, [r3, #28]
 8002e64:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002e68:	429a      	cmp	r2, r3
 8002e6a:	d908      	bls.n	8002e7e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002e6c:	4b61      	ldr	r3, [pc, #388]	@ (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002e6e:	69db      	ldr	r3, [r3, #28]
 8002e70:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	699b      	ldr	r3, [r3, #24]
 8002e78:	495e      	ldr	r1, [pc, #376]	@ (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f003 0320 	and.w	r3, r3, #32
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d010      	beq.n	8002eac <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	69da      	ldr	r2, [r3, #28]
 8002e8e:	4b59      	ldr	r3, [pc, #356]	@ (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002e90:	6a1b      	ldr	r3, [r3, #32]
 8002e92:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d908      	bls.n	8002eac <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002e9a:	4b56      	ldr	r3, [pc, #344]	@ (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002e9c:	6a1b      	ldr	r3, [r3, #32]
 8002e9e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	69db      	ldr	r3, [r3, #28]
 8002ea6:	4953      	ldr	r1, [pc, #332]	@ (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f003 0302 	and.w	r3, r3, #2
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d010      	beq.n	8002eda <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	68da      	ldr	r2, [r3, #12]
 8002ebc:	4b4d      	ldr	r3, [pc, #308]	@ (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002ebe:	699b      	ldr	r3, [r3, #24]
 8002ec0:	f003 030f 	and.w	r3, r3, #15
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	d908      	bls.n	8002eda <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ec8:	4b4a      	ldr	r3, [pc, #296]	@ (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002eca:	699b      	ldr	r3, [r3, #24]
 8002ecc:	f023 020f 	bic.w	r2, r3, #15
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	68db      	ldr	r3, [r3, #12]
 8002ed4:	4947      	ldr	r1, [pc, #284]	@ (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f003 0301 	and.w	r3, r3, #1
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d055      	beq.n	8002f92 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002ee6:	4b43      	ldr	r3, [pc, #268]	@ (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002ee8:	699b      	ldr	r3, [r3, #24]
 8002eea:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	689b      	ldr	r3, [r3, #8]
 8002ef2:	4940      	ldr	r1, [pc, #256]	@ (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	2b02      	cmp	r3, #2
 8002efe:	d107      	bne.n	8002f10 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002f00:	4b3c      	ldr	r3, [pc, #240]	@ (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d121      	bne.n	8002f50 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	e0f6      	b.n	80030fe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	2b03      	cmp	r3, #3
 8002f16:	d107      	bne.n	8002f28 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f18:	4b36      	ldr	r3, [pc, #216]	@ (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d115      	bne.n	8002f50 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	e0ea      	b.n	80030fe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d107      	bne.n	8002f40 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002f30:	4b30      	ldr	r3, [pc, #192]	@ (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d109      	bne.n	8002f50 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	e0de      	b.n	80030fe <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002f40:	4b2c      	ldr	r3, [pc, #176]	@ (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f003 0304 	and.w	r3, r3, #4
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d101      	bne.n	8002f50 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	e0d6      	b.n	80030fe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002f50:	4b28      	ldr	r3, [pc, #160]	@ (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002f52:	691b      	ldr	r3, [r3, #16]
 8002f54:	f023 0207 	bic.w	r2, r3, #7
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	4925      	ldr	r1, [pc, #148]	@ (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f62:	f7fe fb21 	bl	80015a8 <HAL_GetTick>
 8002f66:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f68:	e00a      	b.n	8002f80 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f6a:	f7fe fb1d 	bl	80015a8 <HAL_GetTick>
 8002f6e:	4602      	mov	r2, r0
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	1ad3      	subs	r3, r2, r3
 8002f74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d901      	bls.n	8002f80 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002f7c:	2303      	movs	r3, #3
 8002f7e:	e0be      	b.n	80030fe <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f80:	4b1c      	ldr	r3, [pc, #112]	@ (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002f82:	691b      	ldr	r3, [r3, #16]
 8002f84:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	00db      	lsls	r3, r3, #3
 8002f8e:	429a      	cmp	r2, r3
 8002f90:	d1eb      	bne.n	8002f6a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f003 0302 	and.w	r3, r3, #2
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d010      	beq.n	8002fc0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	68da      	ldr	r2, [r3, #12]
 8002fa2:	4b14      	ldr	r3, [pc, #80]	@ (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002fa4:	699b      	ldr	r3, [r3, #24]
 8002fa6:	f003 030f 	and.w	r3, r3, #15
 8002faa:	429a      	cmp	r2, r3
 8002fac:	d208      	bcs.n	8002fc0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fae:	4b11      	ldr	r3, [pc, #68]	@ (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002fb0:	699b      	ldr	r3, [r3, #24]
 8002fb2:	f023 020f 	bic.w	r2, r3, #15
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	68db      	ldr	r3, [r3, #12]
 8002fba:	490e      	ldr	r1, [pc, #56]	@ (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002fc0:	4b0b      	ldr	r3, [pc, #44]	@ (8002ff0 <HAL_RCC_ClockConfig+0x240>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f003 030f 	and.w	r3, r3, #15
 8002fc8:	683a      	ldr	r2, [r7, #0]
 8002fca:	429a      	cmp	r2, r3
 8002fcc:	d214      	bcs.n	8002ff8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fce:	4b08      	ldr	r3, [pc, #32]	@ (8002ff0 <HAL_RCC_ClockConfig+0x240>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f023 020f 	bic.w	r2, r3, #15
 8002fd6:	4906      	ldr	r1, [pc, #24]	@ (8002ff0 <HAL_RCC_ClockConfig+0x240>)
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fde:	4b04      	ldr	r3, [pc, #16]	@ (8002ff0 <HAL_RCC_ClockConfig+0x240>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 030f 	and.w	r3, r3, #15
 8002fe6:	683a      	ldr	r2, [r7, #0]
 8002fe8:	429a      	cmp	r2, r3
 8002fea:	d005      	beq.n	8002ff8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002fec:	2301      	movs	r3, #1
 8002fee:	e086      	b.n	80030fe <HAL_RCC_ClockConfig+0x34e>
 8002ff0:	52002000 	.word	0x52002000
 8002ff4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f003 0304 	and.w	r3, r3, #4
 8003000:	2b00      	cmp	r3, #0
 8003002:	d010      	beq.n	8003026 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	691a      	ldr	r2, [r3, #16]
 8003008:	4b3f      	ldr	r3, [pc, #252]	@ (8003108 <HAL_RCC_ClockConfig+0x358>)
 800300a:	699b      	ldr	r3, [r3, #24]
 800300c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003010:	429a      	cmp	r2, r3
 8003012:	d208      	bcs.n	8003026 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003014:	4b3c      	ldr	r3, [pc, #240]	@ (8003108 <HAL_RCC_ClockConfig+0x358>)
 8003016:	699b      	ldr	r3, [r3, #24]
 8003018:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	691b      	ldr	r3, [r3, #16]
 8003020:	4939      	ldr	r1, [pc, #228]	@ (8003108 <HAL_RCC_ClockConfig+0x358>)
 8003022:	4313      	orrs	r3, r2
 8003024:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f003 0308 	and.w	r3, r3, #8
 800302e:	2b00      	cmp	r3, #0
 8003030:	d010      	beq.n	8003054 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	695a      	ldr	r2, [r3, #20]
 8003036:	4b34      	ldr	r3, [pc, #208]	@ (8003108 <HAL_RCC_ClockConfig+0x358>)
 8003038:	69db      	ldr	r3, [r3, #28]
 800303a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800303e:	429a      	cmp	r2, r3
 8003040:	d208      	bcs.n	8003054 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003042:	4b31      	ldr	r3, [pc, #196]	@ (8003108 <HAL_RCC_ClockConfig+0x358>)
 8003044:	69db      	ldr	r3, [r3, #28]
 8003046:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	695b      	ldr	r3, [r3, #20]
 800304e:	492e      	ldr	r1, [pc, #184]	@ (8003108 <HAL_RCC_ClockConfig+0x358>)
 8003050:	4313      	orrs	r3, r2
 8003052:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f003 0310 	and.w	r3, r3, #16
 800305c:	2b00      	cmp	r3, #0
 800305e:	d010      	beq.n	8003082 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	699a      	ldr	r2, [r3, #24]
 8003064:	4b28      	ldr	r3, [pc, #160]	@ (8003108 <HAL_RCC_ClockConfig+0x358>)
 8003066:	69db      	ldr	r3, [r3, #28]
 8003068:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800306c:	429a      	cmp	r2, r3
 800306e:	d208      	bcs.n	8003082 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003070:	4b25      	ldr	r3, [pc, #148]	@ (8003108 <HAL_RCC_ClockConfig+0x358>)
 8003072:	69db      	ldr	r3, [r3, #28]
 8003074:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	699b      	ldr	r3, [r3, #24]
 800307c:	4922      	ldr	r1, [pc, #136]	@ (8003108 <HAL_RCC_ClockConfig+0x358>)
 800307e:	4313      	orrs	r3, r2
 8003080:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f003 0320 	and.w	r3, r3, #32
 800308a:	2b00      	cmp	r3, #0
 800308c:	d010      	beq.n	80030b0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	69da      	ldr	r2, [r3, #28]
 8003092:	4b1d      	ldr	r3, [pc, #116]	@ (8003108 <HAL_RCC_ClockConfig+0x358>)
 8003094:	6a1b      	ldr	r3, [r3, #32]
 8003096:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800309a:	429a      	cmp	r2, r3
 800309c:	d208      	bcs.n	80030b0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800309e:	4b1a      	ldr	r3, [pc, #104]	@ (8003108 <HAL_RCC_ClockConfig+0x358>)
 80030a0:	6a1b      	ldr	r3, [r3, #32]
 80030a2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	69db      	ldr	r3, [r3, #28]
 80030aa:	4917      	ldr	r1, [pc, #92]	@ (8003108 <HAL_RCC_ClockConfig+0x358>)
 80030ac:	4313      	orrs	r3, r2
 80030ae:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80030b0:	f000 f844 	bl	800313c <HAL_RCC_GetSysClockFreq>
 80030b4:	4602      	mov	r2, r0
 80030b6:	4b14      	ldr	r3, [pc, #80]	@ (8003108 <HAL_RCC_ClockConfig+0x358>)
 80030b8:	699b      	ldr	r3, [r3, #24]
 80030ba:	0a1b      	lsrs	r3, r3, #8
 80030bc:	f003 030f 	and.w	r3, r3, #15
 80030c0:	4912      	ldr	r1, [pc, #72]	@ (800310c <HAL_RCC_ClockConfig+0x35c>)
 80030c2:	5ccb      	ldrb	r3, [r1, r3]
 80030c4:	f003 031f 	and.w	r3, r3, #31
 80030c8:	fa22 f303 	lsr.w	r3, r2, r3
 80030cc:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80030ce:	4b0e      	ldr	r3, [pc, #56]	@ (8003108 <HAL_RCC_ClockConfig+0x358>)
 80030d0:	699b      	ldr	r3, [r3, #24]
 80030d2:	f003 030f 	and.w	r3, r3, #15
 80030d6:	4a0d      	ldr	r2, [pc, #52]	@ (800310c <HAL_RCC_ClockConfig+0x35c>)
 80030d8:	5cd3      	ldrb	r3, [r2, r3]
 80030da:	f003 031f 	and.w	r3, r3, #31
 80030de:	693a      	ldr	r2, [r7, #16]
 80030e0:	fa22 f303 	lsr.w	r3, r2, r3
 80030e4:	4a0a      	ldr	r2, [pc, #40]	@ (8003110 <HAL_RCC_ClockConfig+0x360>)
 80030e6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80030e8:	4a0a      	ldr	r2, [pc, #40]	@ (8003114 <HAL_RCC_ClockConfig+0x364>)
 80030ea:	693b      	ldr	r3, [r7, #16]
 80030ec:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80030ee:	4b0a      	ldr	r3, [pc, #40]	@ (8003118 <HAL_RCC_ClockConfig+0x368>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4618      	mov	r0, r3
 80030f4:	f7fe fa0e 	bl	8001514 <HAL_InitTick>
 80030f8:	4603      	mov	r3, r0
 80030fa:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80030fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80030fe:	4618      	mov	r0, r3
 8003100:	3718      	adds	r7, #24
 8003102:	46bd      	mov	sp, r7
 8003104:	bd80      	pop	{r7, pc}
 8003106:	bf00      	nop
 8003108:	58024400 	.word	0x58024400
 800310c:	08004bec 	.word	0x08004bec
 8003110:	24000004 	.word	0x24000004
 8003114:	24000000 	.word	0x24000000
 8003118:	24000014 	.word	0x24000014

0800311c <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M NMI (Non-Mask-able Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 800311c:	b480      	push	{r7}
 800311e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSHSEON) ;
 8003120:	4b05      	ldr	r3, [pc, #20]	@ (8003138 <HAL_RCC_EnableCSS+0x1c>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a04      	ldr	r2, [pc, #16]	@ (8003138 <HAL_RCC_EnableCSS+0x1c>)
 8003126:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800312a:	6013      	str	r3, [r2, #0]
}
 800312c:	bf00      	nop
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr
 8003136:	bf00      	nop
 8003138:	58024400 	.word	0x58024400

0800313c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800313c:	b480      	push	{r7}
 800313e:	b089      	sub	sp, #36	@ 0x24
 8003140:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003142:	4bb3      	ldr	r3, [pc, #716]	@ (8003410 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003144:	691b      	ldr	r3, [r3, #16]
 8003146:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800314a:	2b18      	cmp	r3, #24
 800314c:	f200 8155 	bhi.w	80033fa <HAL_RCC_GetSysClockFreq+0x2be>
 8003150:	a201      	add	r2, pc, #4	@ (adr r2, 8003158 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003152:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003156:	bf00      	nop
 8003158:	080031bd 	.word	0x080031bd
 800315c:	080033fb 	.word	0x080033fb
 8003160:	080033fb 	.word	0x080033fb
 8003164:	080033fb 	.word	0x080033fb
 8003168:	080033fb 	.word	0x080033fb
 800316c:	080033fb 	.word	0x080033fb
 8003170:	080033fb 	.word	0x080033fb
 8003174:	080033fb 	.word	0x080033fb
 8003178:	080031e3 	.word	0x080031e3
 800317c:	080033fb 	.word	0x080033fb
 8003180:	080033fb 	.word	0x080033fb
 8003184:	080033fb 	.word	0x080033fb
 8003188:	080033fb 	.word	0x080033fb
 800318c:	080033fb 	.word	0x080033fb
 8003190:	080033fb 	.word	0x080033fb
 8003194:	080033fb 	.word	0x080033fb
 8003198:	080031e9 	.word	0x080031e9
 800319c:	080033fb 	.word	0x080033fb
 80031a0:	080033fb 	.word	0x080033fb
 80031a4:	080033fb 	.word	0x080033fb
 80031a8:	080033fb 	.word	0x080033fb
 80031ac:	080033fb 	.word	0x080033fb
 80031b0:	080033fb 	.word	0x080033fb
 80031b4:	080033fb 	.word	0x080033fb
 80031b8:	080031ef 	.word	0x080031ef
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80031bc:	4b94      	ldr	r3, [pc, #592]	@ (8003410 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f003 0320 	and.w	r3, r3, #32
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d009      	beq.n	80031dc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80031c8:	4b91      	ldr	r3, [pc, #580]	@ (8003410 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	08db      	lsrs	r3, r3, #3
 80031ce:	f003 0303 	and.w	r3, r3, #3
 80031d2:	4a90      	ldr	r2, [pc, #576]	@ (8003414 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80031d4:	fa22 f303 	lsr.w	r3, r2, r3
 80031d8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80031da:	e111      	b.n	8003400 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80031dc:	4b8d      	ldr	r3, [pc, #564]	@ (8003414 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80031de:	61bb      	str	r3, [r7, #24]
      break;
 80031e0:	e10e      	b.n	8003400 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80031e2:	4b8d      	ldr	r3, [pc, #564]	@ (8003418 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80031e4:	61bb      	str	r3, [r7, #24]
      break;
 80031e6:	e10b      	b.n	8003400 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80031e8:	4b8c      	ldr	r3, [pc, #560]	@ (800341c <HAL_RCC_GetSysClockFreq+0x2e0>)
 80031ea:	61bb      	str	r3, [r7, #24]
      break;
 80031ec:	e108      	b.n	8003400 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80031ee:	4b88      	ldr	r3, [pc, #544]	@ (8003410 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031f2:	f003 0303 	and.w	r3, r3, #3
 80031f6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80031f8:	4b85      	ldr	r3, [pc, #532]	@ (8003410 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031fc:	091b      	lsrs	r3, r3, #4
 80031fe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003202:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003204:	4b82      	ldr	r3, [pc, #520]	@ (8003410 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003206:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003208:	f003 0301 	and.w	r3, r3, #1
 800320c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800320e:	4b80      	ldr	r3, [pc, #512]	@ (8003410 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003210:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003212:	08db      	lsrs	r3, r3, #3
 8003214:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003218:	68fa      	ldr	r2, [r7, #12]
 800321a:	fb02 f303 	mul.w	r3, r2, r3
 800321e:	ee07 3a90 	vmov	s15, r3
 8003222:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003226:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	2b00      	cmp	r3, #0
 800322e:	f000 80e1 	beq.w	80033f4 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8003232:	697b      	ldr	r3, [r7, #20]
 8003234:	2b02      	cmp	r3, #2
 8003236:	f000 8083 	beq.w	8003340 <HAL_RCC_GetSysClockFreq+0x204>
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	2b02      	cmp	r3, #2
 800323e:	f200 80a1 	bhi.w	8003384 <HAL_RCC_GetSysClockFreq+0x248>
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d003      	beq.n	8003250 <HAL_RCC_GetSysClockFreq+0x114>
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	2b01      	cmp	r3, #1
 800324c:	d056      	beq.n	80032fc <HAL_RCC_GetSysClockFreq+0x1c0>
 800324e:	e099      	b.n	8003384 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003250:	4b6f      	ldr	r3, [pc, #444]	@ (8003410 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f003 0320 	and.w	r3, r3, #32
 8003258:	2b00      	cmp	r3, #0
 800325a:	d02d      	beq.n	80032b8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800325c:	4b6c      	ldr	r3, [pc, #432]	@ (8003410 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	08db      	lsrs	r3, r3, #3
 8003262:	f003 0303 	and.w	r3, r3, #3
 8003266:	4a6b      	ldr	r2, [pc, #428]	@ (8003414 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003268:	fa22 f303 	lsr.w	r3, r2, r3
 800326c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	ee07 3a90 	vmov	s15, r3
 8003274:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	ee07 3a90 	vmov	s15, r3
 800327e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003282:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003286:	4b62      	ldr	r3, [pc, #392]	@ (8003410 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800328a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800328e:	ee07 3a90 	vmov	s15, r3
 8003292:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003296:	ed97 6a02 	vldr	s12, [r7, #8]
 800329a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003420 <HAL_RCC_GetSysClockFreq+0x2e4>
 800329e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80032a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80032a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80032aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80032ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032b2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80032b6:	e087      	b.n	80033c8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80032b8:	693b      	ldr	r3, [r7, #16]
 80032ba:	ee07 3a90 	vmov	s15, r3
 80032be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032c2:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003424 <HAL_RCC_GetSysClockFreq+0x2e8>
 80032c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80032ca:	4b51      	ldr	r3, [pc, #324]	@ (8003410 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032d2:	ee07 3a90 	vmov	s15, r3
 80032d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80032da:	ed97 6a02 	vldr	s12, [r7, #8]
 80032de:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003420 <HAL_RCC_GetSysClockFreq+0x2e4>
 80032e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80032e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80032ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80032ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80032f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032f6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80032fa:	e065      	b.n	80033c8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80032fc:	693b      	ldr	r3, [r7, #16]
 80032fe:	ee07 3a90 	vmov	s15, r3
 8003302:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003306:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003428 <HAL_RCC_GetSysClockFreq+0x2ec>
 800330a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800330e:	4b40      	ldr	r3, [pc, #256]	@ (8003410 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003312:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003316:	ee07 3a90 	vmov	s15, r3
 800331a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800331e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003322:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003420 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003326:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800332a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800332e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003332:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003336:	ee67 7a27 	vmul.f32	s15, s14, s15
 800333a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800333e:	e043      	b.n	80033c8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003340:	693b      	ldr	r3, [r7, #16]
 8003342:	ee07 3a90 	vmov	s15, r3
 8003346:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800334a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800342c <HAL_RCC_GetSysClockFreq+0x2f0>
 800334e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003352:	4b2f      	ldr	r3, [pc, #188]	@ (8003410 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003356:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800335a:	ee07 3a90 	vmov	s15, r3
 800335e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003362:	ed97 6a02 	vldr	s12, [r7, #8]
 8003366:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003420 <HAL_RCC_GetSysClockFreq+0x2e4>
 800336a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800336e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003372:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003376:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800337a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800337e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003382:	e021      	b.n	80033c8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	ee07 3a90 	vmov	s15, r3
 800338a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800338e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003428 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003392:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003396:	4b1e      	ldr	r3, [pc, #120]	@ (8003410 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800339a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800339e:	ee07 3a90 	vmov	s15, r3
 80033a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80033a6:	ed97 6a02 	vldr	s12, [r7, #8]
 80033aa:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003420 <HAL_RCC_GetSysClockFreq+0x2e4>
 80033ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80033b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80033b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80033ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80033be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033c2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80033c6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80033c8:	4b11      	ldr	r3, [pc, #68]	@ (8003410 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80033ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033cc:	0a5b      	lsrs	r3, r3, #9
 80033ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80033d2:	3301      	adds	r3, #1
 80033d4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	ee07 3a90 	vmov	s15, r3
 80033dc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80033e0:	edd7 6a07 	vldr	s13, [r7, #28]
 80033e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80033e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80033ec:	ee17 3a90 	vmov	r3, s15
 80033f0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80033f2:	e005      	b.n	8003400 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80033f4:	2300      	movs	r3, #0
 80033f6:	61bb      	str	r3, [r7, #24]
      break;
 80033f8:	e002      	b.n	8003400 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80033fa:	4b07      	ldr	r3, [pc, #28]	@ (8003418 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80033fc:	61bb      	str	r3, [r7, #24]
      break;
 80033fe:	bf00      	nop
  }

  return sysclockfreq;
 8003400:	69bb      	ldr	r3, [r7, #24]
}
 8003402:	4618      	mov	r0, r3
 8003404:	3724      	adds	r7, #36	@ 0x24
 8003406:	46bd      	mov	sp, r7
 8003408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340c:	4770      	bx	lr
 800340e:	bf00      	nop
 8003410:	58024400 	.word	0x58024400
 8003414:	03d09000 	.word	0x03d09000
 8003418:	003d0900 	.word	0x003d0900
 800341c:	017d7840 	.word	0x017d7840
 8003420:	46000000 	.word	0x46000000
 8003424:	4c742400 	.word	0x4c742400
 8003428:	4a742400 	.word	0x4a742400
 800342c:	4bbebc20 	.word	0x4bbebc20

08003430 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 8003434:	4b07      	ldr	r3, [pc, #28]	@ (8003454 <HAL_RCC_NMI_IRQHandler+0x24>)
 8003436:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003438:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800343c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003440:	d105      	bne.n	800344e <HAL_RCC_NMI_IRQHandler+0x1e>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8003442:	f000 f809 	bl	8003458 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8003446:	4b03      	ldr	r3, [pc, #12]	@ (8003454 <HAL_RCC_NMI_IRQHandler+0x24>)
 8003448:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800344c:	669a      	str	r2, [r3, #104]	@ 0x68
  }
}
 800344e:	bf00      	nop
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop
 8003454:	58024400 	.word	0x58024400

08003458 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8003458:	b480      	push	{r7}
 800345a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 800345c:	bf00      	nop
 800345e:	46bd      	mov	sp, r7
 8003460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003464:	4770      	bx	lr
	...

08003468 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003468:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800346c:	b0ca      	sub	sp, #296	@ 0x128
 800346e:	af00      	add	r7, sp, #0
 8003470:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003474:	2300      	movs	r3, #0
 8003476:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800347a:	2300      	movs	r3, #0
 800347c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003480:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003488:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800348c:	2500      	movs	r5, #0
 800348e:	ea54 0305 	orrs.w	r3, r4, r5
 8003492:	d049      	beq.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003494:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003498:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800349a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800349e:	d02f      	beq.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80034a0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80034a4:	d828      	bhi.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80034a6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80034aa:	d01a      	beq.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80034ac:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80034b0:	d822      	bhi.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d003      	beq.n	80034be <HAL_RCCEx_PeriphCLKConfig+0x56>
 80034b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80034ba:	d007      	beq.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x64>
 80034bc:	e01c      	b.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80034be:	4bb8      	ldr	r3, [pc, #736]	@ (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80034c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034c2:	4ab7      	ldr	r2, [pc, #732]	@ (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80034c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80034ca:	e01a      	b.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80034cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034d0:	3308      	adds	r3, #8
 80034d2:	2102      	movs	r1, #2
 80034d4:	4618      	mov	r0, r3
 80034d6:	f001 f9d1 	bl	800487c <RCCEx_PLL2_Config>
 80034da:	4603      	mov	r3, r0
 80034dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80034e0:	e00f      	b.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80034e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034e6:	3328      	adds	r3, #40	@ 0x28
 80034e8:	2102      	movs	r1, #2
 80034ea:	4618      	mov	r0, r3
 80034ec:	f001 fa78 	bl	80049e0 <RCCEx_PLL3_Config>
 80034f0:	4603      	mov	r3, r0
 80034f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80034f6:	e004      	b.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80034fe:	e000      	b.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003500:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003502:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003506:	2b00      	cmp	r3, #0
 8003508:	d10a      	bne.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800350a:	4ba5      	ldr	r3, [pc, #660]	@ (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800350c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800350e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003512:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003516:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003518:	4aa1      	ldr	r2, [pc, #644]	@ (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800351a:	430b      	orrs	r3, r1
 800351c:	6513      	str	r3, [r2, #80]	@ 0x50
 800351e:	e003      	b.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003520:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003524:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003528:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800352c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003530:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003534:	f04f 0900 	mov.w	r9, #0
 8003538:	ea58 0309 	orrs.w	r3, r8, r9
 800353c:	d047      	beq.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800353e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003542:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003544:	2b04      	cmp	r3, #4
 8003546:	d82a      	bhi.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003548:	a201      	add	r2, pc, #4	@ (adr r2, 8003550 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800354a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800354e:	bf00      	nop
 8003550:	08003565 	.word	0x08003565
 8003554:	08003573 	.word	0x08003573
 8003558:	08003589 	.word	0x08003589
 800355c:	080035a7 	.word	0x080035a7
 8003560:	080035a7 	.word	0x080035a7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003564:	4b8e      	ldr	r3, [pc, #568]	@ (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003566:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003568:	4a8d      	ldr	r2, [pc, #564]	@ (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800356a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800356e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003570:	e01a      	b.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003572:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003576:	3308      	adds	r3, #8
 8003578:	2100      	movs	r1, #0
 800357a:	4618      	mov	r0, r3
 800357c:	f001 f97e 	bl	800487c <RCCEx_PLL2_Config>
 8003580:	4603      	mov	r3, r0
 8003582:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003586:	e00f      	b.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003588:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800358c:	3328      	adds	r3, #40	@ 0x28
 800358e:	2100      	movs	r1, #0
 8003590:	4618      	mov	r0, r3
 8003592:	f001 fa25 	bl	80049e0 <RCCEx_PLL3_Config>
 8003596:	4603      	mov	r3, r0
 8003598:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800359c:	e004      	b.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80035a4:	e000      	b.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80035a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d10a      	bne.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80035b0:	4b7b      	ldr	r3, [pc, #492]	@ (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80035b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035b4:	f023 0107 	bic.w	r1, r3, #7
 80035b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035be:	4a78      	ldr	r2, [pc, #480]	@ (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80035c0:	430b      	orrs	r3, r1
 80035c2:	6513      	str	r3, [r2, #80]	@ 0x50
 80035c4:	e003      	b.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80035ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035d6:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80035da:	f04f 0b00 	mov.w	fp, #0
 80035de:	ea5a 030b 	orrs.w	r3, sl, fp
 80035e2:	d04c      	beq.n	800367e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80035e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035ee:	d030      	beq.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80035f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035f4:	d829      	bhi.n	800364a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80035f6:	2bc0      	cmp	r3, #192	@ 0xc0
 80035f8:	d02d      	beq.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80035fa:	2bc0      	cmp	r3, #192	@ 0xc0
 80035fc:	d825      	bhi.n	800364a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80035fe:	2b80      	cmp	r3, #128	@ 0x80
 8003600:	d018      	beq.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003602:	2b80      	cmp	r3, #128	@ 0x80
 8003604:	d821      	bhi.n	800364a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003606:	2b00      	cmp	r3, #0
 8003608:	d002      	beq.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800360a:	2b40      	cmp	r3, #64	@ 0x40
 800360c:	d007      	beq.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800360e:	e01c      	b.n	800364a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003610:	4b63      	ldr	r3, [pc, #396]	@ (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003612:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003614:	4a62      	ldr	r2, [pc, #392]	@ (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003616:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800361a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800361c:	e01c      	b.n	8003658 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800361e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003622:	3308      	adds	r3, #8
 8003624:	2100      	movs	r1, #0
 8003626:	4618      	mov	r0, r3
 8003628:	f001 f928 	bl	800487c <RCCEx_PLL2_Config>
 800362c:	4603      	mov	r3, r0
 800362e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003632:	e011      	b.n	8003658 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003634:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003638:	3328      	adds	r3, #40	@ 0x28
 800363a:	2100      	movs	r1, #0
 800363c:	4618      	mov	r0, r3
 800363e:	f001 f9cf 	bl	80049e0 <RCCEx_PLL3_Config>
 8003642:	4603      	mov	r3, r0
 8003644:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003648:	e006      	b.n	8003658 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003650:	e002      	b.n	8003658 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003652:	bf00      	nop
 8003654:	e000      	b.n	8003658 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003656:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003658:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800365c:	2b00      	cmp	r3, #0
 800365e:	d10a      	bne.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003660:	4b4f      	ldr	r3, [pc, #316]	@ (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003662:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003664:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003668:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800366c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800366e:	4a4c      	ldr	r2, [pc, #304]	@ (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003670:	430b      	orrs	r3, r1
 8003672:	6513      	str	r3, [r2, #80]	@ 0x50
 8003674:	e003      	b.n	800367e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003676:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800367a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800367e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003686:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800368a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800368e:	2300      	movs	r3, #0
 8003690:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003694:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003698:	460b      	mov	r3, r1
 800369a:	4313      	orrs	r3, r2
 800369c:	d053      	beq.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800369e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036a2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80036a6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80036aa:	d035      	beq.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80036ac:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80036b0:	d82e      	bhi.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80036b2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80036b6:	d031      	beq.n	800371c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80036b8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80036bc:	d828      	bhi.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80036be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80036c2:	d01a      	beq.n	80036fa <HAL_RCCEx_PeriphCLKConfig+0x292>
 80036c4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80036c8:	d822      	bhi.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d003      	beq.n	80036d6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80036ce:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80036d2:	d007      	beq.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80036d4:	e01c      	b.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036d6:	4b32      	ldr	r3, [pc, #200]	@ (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80036d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036da:	4a31      	ldr	r2, [pc, #196]	@ (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80036dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80036e2:	e01c      	b.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80036e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036e8:	3308      	adds	r3, #8
 80036ea:	2100      	movs	r1, #0
 80036ec:	4618      	mov	r0, r3
 80036ee:	f001 f8c5 	bl	800487c <RCCEx_PLL2_Config>
 80036f2:	4603      	mov	r3, r0
 80036f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80036f8:	e011      	b.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80036fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036fe:	3328      	adds	r3, #40	@ 0x28
 8003700:	2100      	movs	r1, #0
 8003702:	4618      	mov	r0, r3
 8003704:	f001 f96c 	bl	80049e0 <RCCEx_PLL3_Config>
 8003708:	4603      	mov	r3, r0
 800370a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800370e:	e006      	b.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003716:	e002      	b.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003718:	bf00      	nop
 800371a:	e000      	b.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800371c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800371e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003722:	2b00      	cmp	r3, #0
 8003724:	d10b      	bne.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003726:	4b1e      	ldr	r3, [pc, #120]	@ (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003728:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800372a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800372e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003732:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003736:	4a1a      	ldr	r2, [pc, #104]	@ (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003738:	430b      	orrs	r3, r1
 800373a:	6593      	str	r3, [r2, #88]	@ 0x58
 800373c:	e003      	b.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800373e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003742:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003746:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800374a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800374e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003752:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003756:	2300      	movs	r3, #0
 8003758:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800375c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003760:	460b      	mov	r3, r1
 8003762:	4313      	orrs	r3, r2
 8003764:	d056      	beq.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003766:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800376a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800376e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003772:	d038      	beq.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003774:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003778:	d831      	bhi.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x376>
 800377a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800377e:	d034      	beq.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003780:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003784:	d82b      	bhi.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003786:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800378a:	d01d      	beq.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800378c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003790:	d825      	bhi.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003792:	2b00      	cmp	r3, #0
 8003794:	d006      	beq.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8003796:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800379a:	d00a      	beq.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800379c:	e01f      	b.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x376>
 800379e:	bf00      	nop
 80037a0:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037a4:	4ba2      	ldr	r3, [pc, #648]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80037a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037a8:	4aa1      	ldr	r2, [pc, #644]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80037aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80037b0:	e01c      	b.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80037b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037b6:	3308      	adds	r3, #8
 80037b8:	2100      	movs	r1, #0
 80037ba:	4618      	mov	r0, r3
 80037bc:	f001 f85e 	bl	800487c <RCCEx_PLL2_Config>
 80037c0:	4603      	mov	r3, r0
 80037c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80037c6:	e011      	b.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80037c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037cc:	3328      	adds	r3, #40	@ 0x28
 80037ce:	2100      	movs	r1, #0
 80037d0:	4618      	mov	r0, r3
 80037d2:	f001 f905 	bl	80049e0 <RCCEx_PLL3_Config>
 80037d6:	4603      	mov	r3, r0
 80037d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80037dc:	e006      	b.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80037de:	2301      	movs	r3, #1
 80037e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80037e4:	e002      	b.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80037e6:	bf00      	nop
 80037e8:	e000      	b.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80037ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d10b      	bne.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80037f4:	4b8e      	ldr	r3, [pc, #568]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80037f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037f8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80037fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003800:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003804:	4a8a      	ldr	r2, [pc, #552]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003806:	430b      	orrs	r3, r1
 8003808:	6593      	str	r3, [r2, #88]	@ 0x58
 800380a:	e003      	b.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800380c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003810:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003814:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800381c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003820:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003824:	2300      	movs	r3, #0
 8003826:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800382a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800382e:	460b      	mov	r3, r1
 8003830:	4313      	orrs	r3, r2
 8003832:	d03a      	beq.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003834:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003838:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800383a:	2b30      	cmp	r3, #48	@ 0x30
 800383c:	d01f      	beq.n	800387e <HAL_RCCEx_PeriphCLKConfig+0x416>
 800383e:	2b30      	cmp	r3, #48	@ 0x30
 8003840:	d819      	bhi.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003842:	2b20      	cmp	r3, #32
 8003844:	d00c      	beq.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8003846:	2b20      	cmp	r3, #32
 8003848:	d815      	bhi.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800384a:	2b00      	cmp	r3, #0
 800384c:	d019      	beq.n	8003882 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800384e:	2b10      	cmp	r3, #16
 8003850:	d111      	bne.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003852:	4b77      	ldr	r3, [pc, #476]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003856:	4a76      	ldr	r2, [pc, #472]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003858:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800385c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800385e:	e011      	b.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003860:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003864:	3308      	adds	r3, #8
 8003866:	2102      	movs	r1, #2
 8003868:	4618      	mov	r0, r3
 800386a:	f001 f807 	bl	800487c <RCCEx_PLL2_Config>
 800386e:	4603      	mov	r3, r0
 8003870:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003874:	e006      	b.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800387c:	e002      	b.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800387e:	bf00      	nop
 8003880:	e000      	b.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003882:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003884:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003888:	2b00      	cmp	r3, #0
 800388a:	d10a      	bne.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800388c:	4b68      	ldr	r3, [pc, #416]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800388e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003890:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003894:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003898:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800389a:	4a65      	ldr	r2, [pc, #404]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800389c:	430b      	orrs	r3, r1
 800389e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80038a0:	e003      	b.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80038aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038b2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80038b6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80038ba:	2300      	movs	r3, #0
 80038bc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80038c0:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80038c4:	460b      	mov	r3, r1
 80038c6:	4313      	orrs	r3, r2
 80038c8:	d051      	beq.n	800396e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80038ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038d0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80038d4:	d035      	beq.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80038d6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80038da:	d82e      	bhi.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80038dc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80038e0:	d031      	beq.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80038e2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80038e6:	d828      	bhi.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80038e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038ec:	d01a      	beq.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80038ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038f2:	d822      	bhi.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d003      	beq.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80038f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038fc:	d007      	beq.n	800390e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80038fe:	e01c      	b.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003900:	4b4b      	ldr	r3, [pc, #300]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003904:	4a4a      	ldr	r2, [pc, #296]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003906:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800390a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800390c:	e01c      	b.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800390e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003912:	3308      	adds	r3, #8
 8003914:	2100      	movs	r1, #0
 8003916:	4618      	mov	r0, r3
 8003918:	f000 ffb0 	bl	800487c <RCCEx_PLL2_Config>
 800391c:	4603      	mov	r3, r0
 800391e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003922:	e011      	b.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003924:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003928:	3328      	adds	r3, #40	@ 0x28
 800392a:	2100      	movs	r1, #0
 800392c:	4618      	mov	r0, r3
 800392e:	f001 f857 	bl	80049e0 <RCCEx_PLL3_Config>
 8003932:	4603      	mov	r3, r0
 8003934:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003938:	e006      	b.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003940:	e002      	b.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003942:	bf00      	nop
 8003944:	e000      	b.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003946:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003948:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800394c:	2b00      	cmp	r3, #0
 800394e:	d10a      	bne.n	8003966 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003950:	4b37      	ldr	r3, [pc, #220]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003952:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003954:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003958:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800395c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800395e:	4a34      	ldr	r2, [pc, #208]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003960:	430b      	orrs	r3, r1
 8003962:	6513      	str	r3, [r2, #80]	@ 0x50
 8003964:	e003      	b.n	800396e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003966:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800396a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800396e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003976:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800397a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800397e:	2300      	movs	r3, #0
 8003980:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003984:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003988:	460b      	mov	r3, r1
 800398a:	4313      	orrs	r3, r2
 800398c:	d056      	beq.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800398e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003992:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003994:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003998:	d033      	beq.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800399a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800399e:	d82c      	bhi.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x592>
 80039a0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80039a4:	d02f      	beq.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80039a6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80039aa:	d826      	bhi.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x592>
 80039ac:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80039b0:	d02b      	beq.n	8003a0a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80039b2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80039b6:	d820      	bhi.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x592>
 80039b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80039bc:	d012      	beq.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80039be:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80039c2:	d81a      	bhi.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x592>
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d022      	beq.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80039c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039cc:	d115      	bne.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80039ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039d2:	3308      	adds	r3, #8
 80039d4:	2101      	movs	r1, #1
 80039d6:	4618      	mov	r0, r3
 80039d8:	f000 ff50 	bl	800487c <RCCEx_PLL2_Config>
 80039dc:	4603      	mov	r3, r0
 80039de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80039e2:	e015      	b.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80039e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039e8:	3328      	adds	r3, #40	@ 0x28
 80039ea:	2101      	movs	r1, #1
 80039ec:	4618      	mov	r0, r3
 80039ee:	f000 fff7 	bl	80049e0 <RCCEx_PLL3_Config>
 80039f2:	4603      	mov	r3, r0
 80039f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80039f8:	e00a      	b.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a00:	e006      	b.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003a02:	bf00      	nop
 8003a04:	e004      	b.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003a06:	bf00      	nop
 8003a08:	e002      	b.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003a0a:	bf00      	nop
 8003a0c:	e000      	b.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003a0e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d10d      	bne.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003a18:	4b05      	ldr	r3, [pc, #20]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a1c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003a20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a24:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003a26:	4a02      	ldr	r2, [pc, #8]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a28:	430b      	orrs	r3, r1
 8003a2a:	6513      	str	r3, [r2, #80]	@ 0x50
 8003a2c:	e006      	b.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003a2e:	bf00      	nop
 8003a30:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a34:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a38:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003a3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a44:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003a48:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003a52:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003a56:	460b      	mov	r3, r1
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	d055      	beq.n	8003b08 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003a5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a60:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003a64:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a68:	d033      	beq.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8003a6a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a6e:	d82c      	bhi.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003a70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a74:	d02f      	beq.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8003a76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a7a:	d826      	bhi.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003a7c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003a80:	d02b      	beq.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0x672>
 8003a82:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003a86:	d820      	bhi.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003a88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a8c:	d012      	beq.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003a8e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a92:	d81a      	bhi.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d022      	beq.n	8003ade <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003a98:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003a9c:	d115      	bne.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003a9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aa2:	3308      	adds	r3, #8
 8003aa4:	2101      	movs	r1, #1
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f000 fee8 	bl	800487c <RCCEx_PLL2_Config>
 8003aac:	4603      	mov	r3, r0
 8003aae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003ab2:	e015      	b.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003ab4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ab8:	3328      	adds	r3, #40	@ 0x28
 8003aba:	2101      	movs	r1, #1
 8003abc:	4618      	mov	r0, r3
 8003abe:	f000 ff8f 	bl	80049e0 <RCCEx_PLL3_Config>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003ac8:	e00a      	b.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ad0:	e006      	b.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003ad2:	bf00      	nop
 8003ad4:	e004      	b.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003ad6:	bf00      	nop
 8003ad8:	e002      	b.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003ada:	bf00      	nop
 8003adc:	e000      	b.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003ade:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ae0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d10b      	bne.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003ae8:	4ba3      	ldr	r3, [pc, #652]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003aea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aec:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003af0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003af4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003af8:	4a9f      	ldr	r2, [pc, #636]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003afa:	430b      	orrs	r3, r1
 8003afc:	6593      	str	r3, [r2, #88]	@ 0x58
 8003afe:	e003      	b.n	8003b08 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b04:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003b08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b10:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003b14:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003b18:	2300      	movs	r3, #0
 8003b1a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003b1e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003b22:	460b      	mov	r3, r1
 8003b24:	4313      	orrs	r3, r2
 8003b26:	d037      	beq.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003b28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b2e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003b32:	d00e      	beq.n	8003b52 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8003b34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003b38:	d816      	bhi.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d018      	beq.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8003b3e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003b42:	d111      	bne.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b44:	4b8c      	ldr	r3, [pc, #560]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b48:	4a8b      	ldr	r2, [pc, #556]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b4a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b4e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003b50:	e00f      	b.n	8003b72 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003b52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b56:	3308      	adds	r3, #8
 8003b58:	2101      	movs	r1, #1
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f000 fe8e 	bl	800487c <RCCEx_PLL2_Config>
 8003b60:	4603      	mov	r3, r0
 8003b62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003b66:	e004      	b.n	8003b72 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b6e:	e000      	b.n	8003b72 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003b70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d10a      	bne.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003b7a:	4b7f      	ldr	r3, [pc, #508]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b7e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003b82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b88:	4a7b      	ldr	r2, [pc, #492]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b8a:	430b      	orrs	r3, r1
 8003b8c:	6513      	str	r3, [r2, #80]	@ 0x50
 8003b8e:	e003      	b.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b90:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b94:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003b98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ba0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003ba4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003ba8:	2300      	movs	r3, #0
 8003baa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003bae:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003bb2:	460b      	mov	r3, r1
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	d039      	beq.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003bb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bbe:	2b03      	cmp	r3, #3
 8003bc0:	d81c      	bhi.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x794>
 8003bc2:	a201      	add	r2, pc, #4	@ (adr r2, 8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003bc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bc8:	08003c05 	.word	0x08003c05
 8003bcc:	08003bd9 	.word	0x08003bd9
 8003bd0:	08003be7 	.word	0x08003be7
 8003bd4:	08003c05 	.word	0x08003c05
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003bd8:	4b67      	ldr	r3, [pc, #412]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bdc:	4a66      	ldr	r2, [pc, #408]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bde:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003be2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003be4:	e00f      	b.n	8003c06 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003be6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bea:	3308      	adds	r3, #8
 8003bec:	2102      	movs	r1, #2
 8003bee:	4618      	mov	r0, r3
 8003bf0:	f000 fe44 	bl	800487c <RCCEx_PLL2_Config>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003bfa:	e004      	b.n	8003c06 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c02:	e000      	b.n	8003c06 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003c04:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d10a      	bne.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003c0e:	4b5a      	ldr	r3, [pc, #360]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c12:	f023 0103 	bic.w	r1, r3, #3
 8003c16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c1c:	4a56      	ldr	r2, [pc, #344]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c1e:	430b      	orrs	r3, r1
 8003c20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c22:	e003      	b.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c28:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003c2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c34:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003c38:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003c42:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003c46:	460b      	mov	r3, r1
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	f000 809f 	beq.w	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c4e:	4b4b      	ldr	r3, [pc, #300]	@ (8003d7c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a4a      	ldr	r2, [pc, #296]	@ (8003d7c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003c54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c58:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003c5a:	f7fd fca5 	bl	80015a8 <HAL_GetTick>
 8003c5e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003c62:	e00b      	b.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c64:	f7fd fca0 	bl	80015a8 <HAL_GetTick>
 8003c68:	4602      	mov	r2, r0
 8003c6a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003c6e:	1ad3      	subs	r3, r2, r3
 8003c70:	2b64      	cmp	r3, #100	@ 0x64
 8003c72:	d903      	bls.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003c74:	2303      	movs	r3, #3
 8003c76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c7a:	e005      	b.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003c7c:	4b3f      	ldr	r3, [pc, #252]	@ (8003d7c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d0ed      	beq.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8003c88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d179      	bne.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003c90:	4b39      	ldr	r3, [pc, #228]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c92:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003c94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c98:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003c9c:	4053      	eors	r3, r2
 8003c9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d015      	beq.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003ca6:	4b34      	ldr	r3, [pc, #208]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ca8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003caa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003cae:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003cb2:	4b31      	ldr	r3, [pc, #196]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cb6:	4a30      	ldr	r2, [pc, #192]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cbc:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003cbe:	4b2e      	ldr	r3, [pc, #184]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cc2:	4a2d      	ldr	r2, [pc, #180]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cc4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003cc8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003cca:	4a2b      	ldr	r2, [pc, #172]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ccc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003cd0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003cd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cd6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003cda:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cde:	d118      	bne.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ce0:	f7fd fc62 	bl	80015a8 <HAL_GetTick>
 8003ce4:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003ce8:	e00d      	b.n	8003d06 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cea:	f7fd fc5d 	bl	80015a8 <HAL_GetTick>
 8003cee:	4602      	mov	r2, r0
 8003cf0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003cf4:	1ad2      	subs	r2, r2, r3
 8003cf6:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003cfa:	429a      	cmp	r2, r3
 8003cfc:	d903      	bls.n	8003d06 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8003cfe:	2303      	movs	r3, #3
 8003d00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003d04:	e005      	b.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003d06:	4b1c      	ldr	r3, [pc, #112]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d0a:	f003 0302 	and.w	r3, r3, #2
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d0eb      	beq.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8003d12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d129      	bne.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d1e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003d22:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d26:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003d2a:	d10e      	bne.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003d2c:	4b12      	ldr	r3, [pc, #72]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d2e:	691b      	ldr	r3, [r3, #16]
 8003d30:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003d34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d38:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003d3c:	091a      	lsrs	r2, r3, #4
 8003d3e:	4b10      	ldr	r3, [pc, #64]	@ (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003d40:	4013      	ands	r3, r2
 8003d42:	4a0d      	ldr	r2, [pc, #52]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d44:	430b      	orrs	r3, r1
 8003d46:	6113      	str	r3, [r2, #16]
 8003d48:	e005      	b.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8003d4a:	4b0b      	ldr	r3, [pc, #44]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d4c:	691b      	ldr	r3, [r3, #16]
 8003d4e:	4a0a      	ldr	r2, [pc, #40]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d50:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003d54:	6113      	str	r3, [r2, #16]
 8003d56:	4b08      	ldr	r3, [pc, #32]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d58:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003d5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d5e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003d62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d66:	4a04      	ldr	r2, [pc, #16]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d68:	430b      	orrs	r3, r1
 8003d6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d6c:	e00e      	b.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003d6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d72:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8003d76:	e009      	b.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003d78:	58024400 	.word	0x58024400
 8003d7c:	58024800 	.word	0x58024800
 8003d80:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d88:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003d8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d94:	f002 0301 	and.w	r3, r2, #1
 8003d98:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003da2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003da6:	460b      	mov	r3, r1
 8003da8:	4313      	orrs	r3, r2
 8003daa:	f000 8089 	beq.w	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003dae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003db2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003db4:	2b28      	cmp	r3, #40	@ 0x28
 8003db6:	d86b      	bhi.n	8003e90 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003db8:	a201      	add	r2, pc, #4	@ (adr r2, 8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003dba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dbe:	bf00      	nop
 8003dc0:	08003e99 	.word	0x08003e99
 8003dc4:	08003e91 	.word	0x08003e91
 8003dc8:	08003e91 	.word	0x08003e91
 8003dcc:	08003e91 	.word	0x08003e91
 8003dd0:	08003e91 	.word	0x08003e91
 8003dd4:	08003e91 	.word	0x08003e91
 8003dd8:	08003e91 	.word	0x08003e91
 8003ddc:	08003e91 	.word	0x08003e91
 8003de0:	08003e65 	.word	0x08003e65
 8003de4:	08003e91 	.word	0x08003e91
 8003de8:	08003e91 	.word	0x08003e91
 8003dec:	08003e91 	.word	0x08003e91
 8003df0:	08003e91 	.word	0x08003e91
 8003df4:	08003e91 	.word	0x08003e91
 8003df8:	08003e91 	.word	0x08003e91
 8003dfc:	08003e91 	.word	0x08003e91
 8003e00:	08003e7b 	.word	0x08003e7b
 8003e04:	08003e91 	.word	0x08003e91
 8003e08:	08003e91 	.word	0x08003e91
 8003e0c:	08003e91 	.word	0x08003e91
 8003e10:	08003e91 	.word	0x08003e91
 8003e14:	08003e91 	.word	0x08003e91
 8003e18:	08003e91 	.word	0x08003e91
 8003e1c:	08003e91 	.word	0x08003e91
 8003e20:	08003e99 	.word	0x08003e99
 8003e24:	08003e91 	.word	0x08003e91
 8003e28:	08003e91 	.word	0x08003e91
 8003e2c:	08003e91 	.word	0x08003e91
 8003e30:	08003e91 	.word	0x08003e91
 8003e34:	08003e91 	.word	0x08003e91
 8003e38:	08003e91 	.word	0x08003e91
 8003e3c:	08003e91 	.word	0x08003e91
 8003e40:	08003e99 	.word	0x08003e99
 8003e44:	08003e91 	.word	0x08003e91
 8003e48:	08003e91 	.word	0x08003e91
 8003e4c:	08003e91 	.word	0x08003e91
 8003e50:	08003e91 	.word	0x08003e91
 8003e54:	08003e91 	.word	0x08003e91
 8003e58:	08003e91 	.word	0x08003e91
 8003e5c:	08003e91 	.word	0x08003e91
 8003e60:	08003e99 	.word	0x08003e99
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003e64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e68:	3308      	adds	r3, #8
 8003e6a:	2101      	movs	r1, #1
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	f000 fd05 	bl	800487c <RCCEx_PLL2_Config>
 8003e72:	4603      	mov	r3, r0
 8003e74:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003e78:	e00f      	b.n	8003e9a <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003e7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e7e:	3328      	adds	r3, #40	@ 0x28
 8003e80:	2101      	movs	r1, #1
 8003e82:	4618      	mov	r0, r3
 8003e84:	f000 fdac 	bl	80049e0 <RCCEx_PLL3_Config>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003e8e:	e004      	b.n	8003e9a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e90:	2301      	movs	r3, #1
 8003e92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e96:	e000      	b.n	8003e9a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8003e98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d10a      	bne.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003ea2:	4bbf      	ldr	r3, [pc, #764]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003ea4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ea6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003eaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003eb0:	4abb      	ldr	r2, [pc, #748]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003eb2:	430b      	orrs	r3, r1
 8003eb4:	6553      	str	r3, [r2, #84]	@ 0x54
 8003eb6:	e003      	b.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003eb8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ebc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003ec0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ec8:	f002 0302 	and.w	r3, r2, #2
 8003ecc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003ed6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003eda:	460b      	mov	r3, r1
 8003edc:	4313      	orrs	r3, r2
 8003ede:	d041      	beq.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003ee0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ee4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003ee6:	2b05      	cmp	r3, #5
 8003ee8:	d824      	bhi.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8003eea:	a201      	add	r2, pc, #4	@ (adr r2, 8003ef0 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8003eec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ef0:	08003f3d 	.word	0x08003f3d
 8003ef4:	08003f09 	.word	0x08003f09
 8003ef8:	08003f1f 	.word	0x08003f1f
 8003efc:	08003f3d 	.word	0x08003f3d
 8003f00:	08003f3d 	.word	0x08003f3d
 8003f04:	08003f3d 	.word	0x08003f3d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003f08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f0c:	3308      	adds	r3, #8
 8003f0e:	2101      	movs	r1, #1
 8003f10:	4618      	mov	r0, r3
 8003f12:	f000 fcb3 	bl	800487c <RCCEx_PLL2_Config>
 8003f16:	4603      	mov	r3, r0
 8003f18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003f1c:	e00f      	b.n	8003f3e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003f1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f22:	3328      	adds	r3, #40	@ 0x28
 8003f24:	2101      	movs	r1, #1
 8003f26:	4618      	mov	r0, r3
 8003f28:	f000 fd5a 	bl	80049e0 <RCCEx_PLL3_Config>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003f32:	e004      	b.n	8003f3e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f34:	2301      	movs	r3, #1
 8003f36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f3a:	e000      	b.n	8003f3e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8003f3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d10a      	bne.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003f46:	4b96      	ldr	r3, [pc, #600]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003f48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f4a:	f023 0107 	bic.w	r1, r3, #7
 8003f4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f52:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003f54:	4a92      	ldr	r2, [pc, #584]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003f56:	430b      	orrs	r3, r1
 8003f58:	6553      	str	r3, [r2, #84]	@ 0x54
 8003f5a:	e003      	b.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f5c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f60:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003f64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f6c:	f002 0304 	and.w	r3, r2, #4
 8003f70:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003f74:	2300      	movs	r3, #0
 8003f76:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003f7a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003f7e:	460b      	mov	r3, r1
 8003f80:	4313      	orrs	r3, r2
 8003f82:	d044      	beq.n	800400e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003f84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f88:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f8c:	2b05      	cmp	r3, #5
 8003f8e:	d825      	bhi.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8003f90:	a201      	add	r2, pc, #4	@ (adr r2, 8003f98 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8003f92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f96:	bf00      	nop
 8003f98:	08003fe5 	.word	0x08003fe5
 8003f9c:	08003fb1 	.word	0x08003fb1
 8003fa0:	08003fc7 	.word	0x08003fc7
 8003fa4:	08003fe5 	.word	0x08003fe5
 8003fa8:	08003fe5 	.word	0x08003fe5
 8003fac:	08003fe5 	.word	0x08003fe5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003fb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fb4:	3308      	adds	r3, #8
 8003fb6:	2101      	movs	r1, #1
 8003fb8:	4618      	mov	r0, r3
 8003fba:	f000 fc5f 	bl	800487c <RCCEx_PLL2_Config>
 8003fbe:	4603      	mov	r3, r0
 8003fc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003fc4:	e00f      	b.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003fc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fca:	3328      	adds	r3, #40	@ 0x28
 8003fcc:	2101      	movs	r1, #1
 8003fce:	4618      	mov	r0, r3
 8003fd0:	f000 fd06 	bl	80049e0 <RCCEx_PLL3_Config>
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003fda:	e004      	b.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003fe2:	e000      	b.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8003fe4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fe6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d10b      	bne.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003fee:	4b6c      	ldr	r3, [pc, #432]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003ff0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ff2:	f023 0107 	bic.w	r1, r3, #7
 8003ff6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ffa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ffe:	4a68      	ldr	r2, [pc, #416]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004000:	430b      	orrs	r3, r1
 8004002:	6593      	str	r3, [r2, #88]	@ 0x58
 8004004:	e003      	b.n	800400e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004006:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800400a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800400e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004012:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004016:	f002 0320 	and.w	r3, r2, #32
 800401a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800401e:	2300      	movs	r3, #0
 8004020:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004024:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004028:	460b      	mov	r3, r1
 800402a:	4313      	orrs	r3, r2
 800402c:	d055      	beq.n	80040da <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800402e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004032:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004036:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800403a:	d033      	beq.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800403c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004040:	d82c      	bhi.n	800409c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004042:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004046:	d02f      	beq.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004048:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800404c:	d826      	bhi.n	800409c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800404e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004052:	d02b      	beq.n	80040ac <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004054:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004058:	d820      	bhi.n	800409c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800405a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800405e:	d012      	beq.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004060:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004064:	d81a      	bhi.n	800409c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004066:	2b00      	cmp	r3, #0
 8004068:	d022      	beq.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800406a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800406e:	d115      	bne.n	800409c <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004070:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004074:	3308      	adds	r3, #8
 8004076:	2100      	movs	r1, #0
 8004078:	4618      	mov	r0, r3
 800407a:	f000 fbff 	bl	800487c <RCCEx_PLL2_Config>
 800407e:	4603      	mov	r3, r0
 8004080:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004084:	e015      	b.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004086:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800408a:	3328      	adds	r3, #40	@ 0x28
 800408c:	2102      	movs	r1, #2
 800408e:	4618      	mov	r0, r3
 8004090:	f000 fca6 	bl	80049e0 <RCCEx_PLL3_Config>
 8004094:	4603      	mov	r3, r0
 8004096:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800409a:	e00a      	b.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800409c:	2301      	movs	r3, #1
 800409e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80040a2:	e006      	b.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80040a4:	bf00      	nop
 80040a6:	e004      	b.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80040a8:	bf00      	nop
 80040aa:	e002      	b.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80040ac:	bf00      	nop
 80040ae:	e000      	b.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80040b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d10b      	bne.n	80040d2 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80040ba:	4b39      	ldr	r3, [pc, #228]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80040bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040be:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80040c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040ca:	4a35      	ldr	r2, [pc, #212]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80040cc:	430b      	orrs	r3, r1
 80040ce:	6553      	str	r3, [r2, #84]	@ 0x54
 80040d0:	e003      	b.n	80040da <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80040da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040e2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80040e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80040ea:	2300      	movs	r3, #0
 80040ec:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80040f0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80040f4:	460b      	mov	r3, r1
 80040f6:	4313      	orrs	r3, r2
 80040f8:	d058      	beq.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80040fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004102:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004106:	d033      	beq.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004108:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800410c:	d82c      	bhi.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800410e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004112:	d02f      	beq.n	8004174 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004114:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004118:	d826      	bhi.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800411a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800411e:	d02b      	beq.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004120:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004124:	d820      	bhi.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004126:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800412a:	d012      	beq.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800412c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004130:	d81a      	bhi.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004132:	2b00      	cmp	r3, #0
 8004134:	d022      	beq.n	800417c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004136:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800413a:	d115      	bne.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800413c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004140:	3308      	adds	r3, #8
 8004142:	2100      	movs	r1, #0
 8004144:	4618      	mov	r0, r3
 8004146:	f000 fb99 	bl	800487c <RCCEx_PLL2_Config>
 800414a:	4603      	mov	r3, r0
 800414c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004150:	e015      	b.n	800417e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004152:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004156:	3328      	adds	r3, #40	@ 0x28
 8004158:	2102      	movs	r1, #2
 800415a:	4618      	mov	r0, r3
 800415c:	f000 fc40 	bl	80049e0 <RCCEx_PLL3_Config>
 8004160:	4603      	mov	r3, r0
 8004162:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004166:	e00a      	b.n	800417e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004168:	2301      	movs	r3, #1
 800416a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800416e:	e006      	b.n	800417e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004170:	bf00      	nop
 8004172:	e004      	b.n	800417e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004174:	bf00      	nop
 8004176:	e002      	b.n	800417e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004178:	bf00      	nop
 800417a:	e000      	b.n	800417e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800417c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800417e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004182:	2b00      	cmp	r3, #0
 8004184:	d10e      	bne.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004186:	4b06      	ldr	r3, [pc, #24]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004188:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800418a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800418e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004192:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004196:	4a02      	ldr	r2, [pc, #8]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004198:	430b      	orrs	r3, r1
 800419a:	6593      	str	r3, [r2, #88]	@ 0x58
 800419c:	e006      	b.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800419e:	bf00      	nop
 80041a0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041a8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80041ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041b4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80041b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80041bc:	2300      	movs	r3, #0
 80041be:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80041c2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80041c6:	460b      	mov	r3, r1
 80041c8:	4313      	orrs	r3, r2
 80041ca:	d055      	beq.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80041cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041d0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80041d4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80041d8:	d033      	beq.n	8004242 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80041da:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80041de:	d82c      	bhi.n	800423a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80041e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041e4:	d02f      	beq.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80041e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041ea:	d826      	bhi.n	800423a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80041ec:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80041f0:	d02b      	beq.n	800424a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80041f2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80041f6:	d820      	bhi.n	800423a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80041f8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80041fc:	d012      	beq.n	8004224 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80041fe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004202:	d81a      	bhi.n	800423a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004204:	2b00      	cmp	r3, #0
 8004206:	d022      	beq.n	800424e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004208:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800420c:	d115      	bne.n	800423a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800420e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004212:	3308      	adds	r3, #8
 8004214:	2100      	movs	r1, #0
 8004216:	4618      	mov	r0, r3
 8004218:	f000 fb30 	bl	800487c <RCCEx_PLL2_Config>
 800421c:	4603      	mov	r3, r0
 800421e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004222:	e015      	b.n	8004250 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004224:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004228:	3328      	adds	r3, #40	@ 0x28
 800422a:	2102      	movs	r1, #2
 800422c:	4618      	mov	r0, r3
 800422e:	f000 fbd7 	bl	80049e0 <RCCEx_PLL3_Config>
 8004232:	4603      	mov	r3, r0
 8004234:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004238:	e00a      	b.n	8004250 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800423a:	2301      	movs	r3, #1
 800423c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004240:	e006      	b.n	8004250 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004242:	bf00      	nop
 8004244:	e004      	b.n	8004250 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004246:	bf00      	nop
 8004248:	e002      	b.n	8004250 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800424a:	bf00      	nop
 800424c:	e000      	b.n	8004250 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800424e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004250:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004254:	2b00      	cmp	r3, #0
 8004256:	d10b      	bne.n	8004270 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004258:	4ba1      	ldr	r3, [pc, #644]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800425a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800425c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004260:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004264:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004268:	4a9d      	ldr	r2, [pc, #628]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800426a:	430b      	orrs	r3, r1
 800426c:	6593      	str	r3, [r2, #88]	@ 0x58
 800426e:	e003      	b.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004270:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004274:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004278:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800427c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004280:	f002 0308 	and.w	r3, r2, #8
 8004284:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004288:	2300      	movs	r3, #0
 800428a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800428e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004292:	460b      	mov	r3, r1
 8004294:	4313      	orrs	r3, r2
 8004296:	d01e      	beq.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004298:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800429c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042a4:	d10c      	bne.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80042a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042aa:	3328      	adds	r3, #40	@ 0x28
 80042ac:	2102      	movs	r1, #2
 80042ae:	4618      	mov	r0, r3
 80042b0:	f000 fb96 	bl	80049e0 <RCCEx_PLL3_Config>
 80042b4:	4603      	mov	r3, r0
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d002      	beq.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80042ba:	2301      	movs	r3, #1
 80042bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80042c0:	4b87      	ldr	r3, [pc, #540]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80042c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042c4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80042c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042d0:	4a83      	ldr	r2, [pc, #524]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80042d2:	430b      	orrs	r3, r1
 80042d4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80042d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042de:	f002 0310 	and.w	r3, r2, #16
 80042e2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80042e6:	2300      	movs	r3, #0
 80042e8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80042ec:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80042f0:	460b      	mov	r3, r1
 80042f2:	4313      	orrs	r3, r2
 80042f4:	d01e      	beq.n	8004334 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80042f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80042fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004302:	d10c      	bne.n	800431e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004304:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004308:	3328      	adds	r3, #40	@ 0x28
 800430a:	2102      	movs	r1, #2
 800430c:	4618      	mov	r0, r3
 800430e:	f000 fb67 	bl	80049e0 <RCCEx_PLL3_Config>
 8004312:	4603      	mov	r3, r0
 8004314:	2b00      	cmp	r3, #0
 8004316:	d002      	beq.n	800431e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800431e:	4b70      	ldr	r3, [pc, #448]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004320:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004322:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004326:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800432a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800432e:	4a6c      	ldr	r2, [pc, #432]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004330:	430b      	orrs	r3, r1
 8004332:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004334:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800433c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004340:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004344:	2300      	movs	r3, #0
 8004346:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800434a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800434e:	460b      	mov	r3, r1
 8004350:	4313      	orrs	r3, r2
 8004352:	d03e      	beq.n	80043d2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004354:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004358:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800435c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004360:	d022      	beq.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8004362:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004366:	d81b      	bhi.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004368:	2b00      	cmp	r3, #0
 800436a:	d003      	beq.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800436c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004370:	d00b      	beq.n	800438a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8004372:	e015      	b.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004374:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004378:	3308      	adds	r3, #8
 800437a:	2100      	movs	r1, #0
 800437c:	4618      	mov	r0, r3
 800437e:	f000 fa7d 	bl	800487c <RCCEx_PLL2_Config>
 8004382:	4603      	mov	r3, r0
 8004384:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004388:	e00f      	b.n	80043aa <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800438a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800438e:	3328      	adds	r3, #40	@ 0x28
 8004390:	2102      	movs	r1, #2
 8004392:	4618      	mov	r0, r3
 8004394:	f000 fb24 	bl	80049e0 <RCCEx_PLL3_Config>
 8004398:	4603      	mov	r3, r0
 800439a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800439e:	e004      	b.n	80043aa <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80043a0:	2301      	movs	r3, #1
 80043a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80043a6:	e000      	b.n	80043aa <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80043a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d10b      	bne.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80043b2:	4b4b      	ldr	r3, [pc, #300]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043b6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80043ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043be:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80043c2:	4a47      	ldr	r2, [pc, #284]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043c4:	430b      	orrs	r3, r1
 80043c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80043c8:	e003      	b.n	80043d2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80043d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043da:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80043de:	67bb      	str	r3, [r7, #120]	@ 0x78
 80043e0:	2300      	movs	r3, #0
 80043e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80043e4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80043e8:	460b      	mov	r3, r1
 80043ea:	4313      	orrs	r3, r2
 80043ec:	d03b      	beq.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80043ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043f6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80043fa:	d01f      	beq.n	800443c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80043fc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004400:	d818      	bhi.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8004402:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004406:	d003      	beq.n	8004410 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004408:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800440c:	d007      	beq.n	800441e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800440e:	e011      	b.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004410:	4b33      	ldr	r3, [pc, #204]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004414:	4a32      	ldr	r2, [pc, #200]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004416:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800441a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800441c:	e00f      	b.n	800443e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800441e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004422:	3328      	adds	r3, #40	@ 0x28
 8004424:	2101      	movs	r1, #1
 8004426:	4618      	mov	r0, r3
 8004428:	f000 fada 	bl	80049e0 <RCCEx_PLL3_Config>
 800442c:	4603      	mov	r3, r0
 800442e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8004432:	e004      	b.n	800443e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004434:	2301      	movs	r3, #1
 8004436:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800443a:	e000      	b.n	800443e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800443c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800443e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004442:	2b00      	cmp	r3, #0
 8004444:	d10b      	bne.n	800445e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004446:	4b26      	ldr	r3, [pc, #152]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004448:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800444a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800444e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004452:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004456:	4a22      	ldr	r2, [pc, #136]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004458:	430b      	orrs	r3, r1
 800445a:	6553      	str	r3, [r2, #84]	@ 0x54
 800445c:	e003      	b.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800445e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004462:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004466:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800446a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800446e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004472:	673b      	str	r3, [r7, #112]	@ 0x70
 8004474:	2300      	movs	r3, #0
 8004476:	677b      	str	r3, [r7, #116]	@ 0x74
 8004478:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800447c:	460b      	mov	r3, r1
 800447e:	4313      	orrs	r3, r2
 8004480:	d034      	beq.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004482:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004486:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004488:	2b00      	cmp	r3, #0
 800448a:	d003      	beq.n	8004494 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800448c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004490:	d007      	beq.n	80044a2 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8004492:	e011      	b.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004494:	4b12      	ldr	r3, [pc, #72]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004496:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004498:	4a11      	ldr	r2, [pc, #68]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800449a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800449e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80044a0:	e00e      	b.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80044a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044a6:	3308      	adds	r3, #8
 80044a8:	2102      	movs	r1, #2
 80044aa:	4618      	mov	r0, r3
 80044ac:	f000 f9e6 	bl	800487c <RCCEx_PLL2_Config>
 80044b0:	4603      	mov	r3, r0
 80044b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80044b6:	e003      	b.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80044b8:	2301      	movs	r3, #1
 80044ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80044be:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d10d      	bne.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80044c8:	4b05      	ldr	r3, [pc, #20]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80044ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044cc:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80044d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044d6:	4a02      	ldr	r2, [pc, #8]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80044d8:	430b      	orrs	r3, r1
 80044da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80044dc:	e006      	b.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80044de:	bf00      	nop
 80044e0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80044ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044f4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80044f8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80044fa:	2300      	movs	r3, #0
 80044fc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80044fe:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004502:	460b      	mov	r3, r1
 8004504:	4313      	orrs	r3, r2
 8004506:	d00c      	beq.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004508:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800450c:	3328      	adds	r3, #40	@ 0x28
 800450e:	2102      	movs	r1, #2
 8004510:	4618      	mov	r0, r3
 8004512:	f000 fa65 	bl	80049e0 <RCCEx_PLL3_Config>
 8004516:	4603      	mov	r3, r0
 8004518:	2b00      	cmp	r3, #0
 800451a:	d002      	beq.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800451c:	2301      	movs	r3, #1
 800451e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004522:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800452a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800452e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004530:	2300      	movs	r3, #0
 8004532:	667b      	str	r3, [r7, #100]	@ 0x64
 8004534:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004538:	460b      	mov	r3, r1
 800453a:	4313      	orrs	r3, r2
 800453c:	d038      	beq.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800453e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004542:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004546:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800454a:	d018      	beq.n	800457e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800454c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004550:	d811      	bhi.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004552:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004556:	d014      	beq.n	8004582 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004558:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800455c:	d80b      	bhi.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800455e:	2b00      	cmp	r3, #0
 8004560:	d011      	beq.n	8004586 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8004562:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004566:	d106      	bne.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004568:	4bc3      	ldr	r3, [pc, #780]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800456a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800456c:	4ac2      	ldr	r2, [pc, #776]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800456e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004572:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004574:	e008      	b.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004576:	2301      	movs	r3, #1
 8004578:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800457c:	e004      	b.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800457e:	bf00      	nop
 8004580:	e002      	b.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004582:	bf00      	nop
 8004584:	e000      	b.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004586:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004588:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800458c:	2b00      	cmp	r3, #0
 800458e:	d10b      	bne.n	80045a8 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004590:	4bb9      	ldr	r3, [pc, #740]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004592:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004594:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004598:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800459c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80045a0:	4ab5      	ldr	r2, [pc, #724]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045a2:	430b      	orrs	r3, r1
 80045a4:	6553      	str	r3, [r2, #84]	@ 0x54
 80045a6:	e003      	b.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80045b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045b8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80045bc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80045be:	2300      	movs	r3, #0
 80045c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80045c2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80045c6:	460b      	mov	r3, r1
 80045c8:	4313      	orrs	r3, r2
 80045ca:	d009      	beq.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80045cc:	4baa      	ldr	r3, [pc, #680]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045d0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80045d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045da:	4aa7      	ldr	r2, [pc, #668]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045dc:	430b      	orrs	r3, r1
 80045de:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80045e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045e8:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80045ec:	653b      	str	r3, [r7, #80]	@ 0x50
 80045ee:	2300      	movs	r3, #0
 80045f0:	657b      	str	r3, [r7, #84]	@ 0x54
 80045f2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80045f6:	460b      	mov	r3, r1
 80045f8:	4313      	orrs	r3, r2
 80045fa:	d00a      	beq.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80045fc:	4b9e      	ldr	r3, [pc, #632]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045fe:	691b      	ldr	r3, [r3, #16]
 8004600:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004604:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004608:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800460c:	4a9a      	ldr	r2, [pc, #616]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800460e:	430b      	orrs	r3, r1
 8004610:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004612:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004616:	e9d3 2300 	ldrd	r2, r3, [r3]
 800461a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800461e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004620:	2300      	movs	r3, #0
 8004622:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004624:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004628:	460b      	mov	r3, r1
 800462a:	4313      	orrs	r3, r2
 800462c:	d009      	beq.n	8004642 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800462e:	4b92      	ldr	r3, [pc, #584]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004630:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004632:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004636:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800463a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800463c:	4a8e      	ldr	r2, [pc, #568]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800463e:	430b      	orrs	r3, r1
 8004640:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004642:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800464a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800464e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004650:	2300      	movs	r3, #0
 8004652:	647b      	str	r3, [r7, #68]	@ 0x44
 8004654:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004658:	460b      	mov	r3, r1
 800465a:	4313      	orrs	r3, r2
 800465c:	d00e      	beq.n	800467c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800465e:	4b86      	ldr	r3, [pc, #536]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004660:	691b      	ldr	r3, [r3, #16]
 8004662:	4a85      	ldr	r2, [pc, #532]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004664:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004668:	6113      	str	r3, [r2, #16]
 800466a:	4b83      	ldr	r3, [pc, #524]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800466c:	6919      	ldr	r1, [r3, #16]
 800466e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004672:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004676:	4a80      	ldr	r2, [pc, #512]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004678:	430b      	orrs	r3, r1
 800467a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800467c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004684:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004688:	63bb      	str	r3, [r7, #56]	@ 0x38
 800468a:	2300      	movs	r3, #0
 800468c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800468e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004692:	460b      	mov	r3, r1
 8004694:	4313      	orrs	r3, r2
 8004696:	d009      	beq.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004698:	4b77      	ldr	r3, [pc, #476]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800469a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800469c:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80046a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046a6:	4a74      	ldr	r2, [pc, #464]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80046a8:	430b      	orrs	r3, r1
 80046aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80046ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046b4:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80046b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80046ba:	2300      	movs	r3, #0
 80046bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80046be:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80046c2:	460b      	mov	r3, r1
 80046c4:	4313      	orrs	r3, r2
 80046c6:	d00a      	beq.n	80046de <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80046c8:	4b6b      	ldr	r3, [pc, #428]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80046ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046cc:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80046d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80046d8:	4a67      	ldr	r2, [pc, #412]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80046da:	430b      	orrs	r3, r1
 80046dc:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80046de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046e6:	2100      	movs	r1, #0
 80046e8:	62b9      	str	r1, [r7, #40]	@ 0x28
 80046ea:	f003 0301 	and.w	r3, r3, #1
 80046ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046f0:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80046f4:	460b      	mov	r3, r1
 80046f6:	4313      	orrs	r3, r2
 80046f8:	d011      	beq.n	800471e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80046fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046fe:	3308      	adds	r3, #8
 8004700:	2100      	movs	r1, #0
 8004702:	4618      	mov	r0, r3
 8004704:	f000 f8ba 	bl	800487c <RCCEx_PLL2_Config>
 8004708:	4603      	mov	r3, r0
 800470a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800470e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004712:	2b00      	cmp	r3, #0
 8004714:	d003      	beq.n	800471e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004716:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800471a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800471e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004726:	2100      	movs	r1, #0
 8004728:	6239      	str	r1, [r7, #32]
 800472a:	f003 0302 	and.w	r3, r3, #2
 800472e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004730:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004734:	460b      	mov	r3, r1
 8004736:	4313      	orrs	r3, r2
 8004738:	d011      	beq.n	800475e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800473a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800473e:	3308      	adds	r3, #8
 8004740:	2101      	movs	r1, #1
 8004742:	4618      	mov	r0, r3
 8004744:	f000 f89a 	bl	800487c <RCCEx_PLL2_Config>
 8004748:	4603      	mov	r3, r0
 800474a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800474e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004752:	2b00      	cmp	r3, #0
 8004754:	d003      	beq.n	800475e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004756:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800475a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800475e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004766:	2100      	movs	r1, #0
 8004768:	61b9      	str	r1, [r7, #24]
 800476a:	f003 0304 	and.w	r3, r3, #4
 800476e:	61fb      	str	r3, [r7, #28]
 8004770:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004774:	460b      	mov	r3, r1
 8004776:	4313      	orrs	r3, r2
 8004778:	d011      	beq.n	800479e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800477a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800477e:	3308      	adds	r3, #8
 8004780:	2102      	movs	r1, #2
 8004782:	4618      	mov	r0, r3
 8004784:	f000 f87a 	bl	800487c <RCCEx_PLL2_Config>
 8004788:	4603      	mov	r3, r0
 800478a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800478e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004792:	2b00      	cmp	r3, #0
 8004794:	d003      	beq.n	800479e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004796:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800479a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800479e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047a6:	2100      	movs	r1, #0
 80047a8:	6139      	str	r1, [r7, #16]
 80047aa:	f003 0308 	and.w	r3, r3, #8
 80047ae:	617b      	str	r3, [r7, #20]
 80047b0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80047b4:	460b      	mov	r3, r1
 80047b6:	4313      	orrs	r3, r2
 80047b8:	d011      	beq.n	80047de <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80047ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047be:	3328      	adds	r3, #40	@ 0x28
 80047c0:	2100      	movs	r1, #0
 80047c2:	4618      	mov	r0, r3
 80047c4:	f000 f90c 	bl	80049e0 <RCCEx_PLL3_Config>
 80047c8:	4603      	mov	r3, r0
 80047ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80047ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d003      	beq.n	80047de <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80047de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047e6:	2100      	movs	r1, #0
 80047e8:	60b9      	str	r1, [r7, #8]
 80047ea:	f003 0310 	and.w	r3, r3, #16
 80047ee:	60fb      	str	r3, [r7, #12]
 80047f0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80047f4:	460b      	mov	r3, r1
 80047f6:	4313      	orrs	r3, r2
 80047f8:	d011      	beq.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80047fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047fe:	3328      	adds	r3, #40	@ 0x28
 8004800:	2101      	movs	r1, #1
 8004802:	4618      	mov	r0, r3
 8004804:	f000 f8ec 	bl	80049e0 <RCCEx_PLL3_Config>
 8004808:	4603      	mov	r3, r0
 800480a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800480e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004812:	2b00      	cmp	r3, #0
 8004814:	d003      	beq.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004816:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800481a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800481e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004826:	2100      	movs	r1, #0
 8004828:	6039      	str	r1, [r7, #0]
 800482a:	f003 0320 	and.w	r3, r3, #32
 800482e:	607b      	str	r3, [r7, #4]
 8004830:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004834:	460b      	mov	r3, r1
 8004836:	4313      	orrs	r3, r2
 8004838:	d011      	beq.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800483a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800483e:	3328      	adds	r3, #40	@ 0x28
 8004840:	2102      	movs	r1, #2
 8004842:	4618      	mov	r0, r3
 8004844:	f000 f8cc 	bl	80049e0 <RCCEx_PLL3_Config>
 8004848:	4603      	mov	r3, r0
 800484a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800484e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004852:	2b00      	cmp	r3, #0
 8004854:	d003      	beq.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004856:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800485a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800485e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8004862:	2b00      	cmp	r3, #0
 8004864:	d101      	bne.n	800486a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8004866:	2300      	movs	r3, #0
 8004868:	e000      	b.n	800486c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800486a:	2301      	movs	r3, #1
}
 800486c:	4618      	mov	r0, r3
 800486e:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8004872:	46bd      	mov	sp, r7
 8004874:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004878:	58024400 	.word	0x58024400

0800487c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b084      	sub	sp, #16
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
 8004884:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004886:	2300      	movs	r3, #0
 8004888:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800488a:	4b53      	ldr	r3, [pc, #332]	@ (80049d8 <RCCEx_PLL2_Config+0x15c>)
 800488c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800488e:	f003 0303 	and.w	r3, r3, #3
 8004892:	2b03      	cmp	r3, #3
 8004894:	d101      	bne.n	800489a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004896:	2301      	movs	r3, #1
 8004898:	e099      	b.n	80049ce <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800489a:	4b4f      	ldr	r3, [pc, #316]	@ (80049d8 <RCCEx_PLL2_Config+0x15c>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4a4e      	ldr	r2, [pc, #312]	@ (80049d8 <RCCEx_PLL2_Config+0x15c>)
 80048a0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80048a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048a6:	f7fc fe7f 	bl	80015a8 <HAL_GetTick>
 80048aa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80048ac:	e008      	b.n	80048c0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80048ae:	f7fc fe7b 	bl	80015a8 <HAL_GetTick>
 80048b2:	4602      	mov	r2, r0
 80048b4:	68bb      	ldr	r3, [r7, #8]
 80048b6:	1ad3      	subs	r3, r2, r3
 80048b8:	2b02      	cmp	r3, #2
 80048ba:	d901      	bls.n	80048c0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80048bc:	2303      	movs	r3, #3
 80048be:	e086      	b.n	80049ce <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80048c0:	4b45      	ldr	r3, [pc, #276]	@ (80049d8 <RCCEx_PLL2_Config+0x15c>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d1f0      	bne.n	80048ae <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80048cc:	4b42      	ldr	r3, [pc, #264]	@ (80049d8 <RCCEx_PLL2_Config+0x15c>)
 80048ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048d0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	031b      	lsls	r3, r3, #12
 80048da:	493f      	ldr	r1, [pc, #252]	@ (80049d8 <RCCEx_PLL2_Config+0x15c>)
 80048dc:	4313      	orrs	r3, r2
 80048de:	628b      	str	r3, [r1, #40]	@ 0x28
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	3b01      	subs	r3, #1
 80048e6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	689b      	ldr	r3, [r3, #8]
 80048ee:	3b01      	subs	r3, #1
 80048f0:	025b      	lsls	r3, r3, #9
 80048f2:	b29b      	uxth	r3, r3
 80048f4:	431a      	orrs	r2, r3
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	68db      	ldr	r3, [r3, #12]
 80048fa:	3b01      	subs	r3, #1
 80048fc:	041b      	lsls	r3, r3, #16
 80048fe:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004902:	431a      	orrs	r2, r3
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	691b      	ldr	r3, [r3, #16]
 8004908:	3b01      	subs	r3, #1
 800490a:	061b      	lsls	r3, r3, #24
 800490c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004910:	4931      	ldr	r1, [pc, #196]	@ (80049d8 <RCCEx_PLL2_Config+0x15c>)
 8004912:	4313      	orrs	r3, r2
 8004914:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004916:	4b30      	ldr	r3, [pc, #192]	@ (80049d8 <RCCEx_PLL2_Config+0x15c>)
 8004918:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800491a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	695b      	ldr	r3, [r3, #20]
 8004922:	492d      	ldr	r1, [pc, #180]	@ (80049d8 <RCCEx_PLL2_Config+0x15c>)
 8004924:	4313      	orrs	r3, r2
 8004926:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004928:	4b2b      	ldr	r3, [pc, #172]	@ (80049d8 <RCCEx_PLL2_Config+0x15c>)
 800492a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800492c:	f023 0220 	bic.w	r2, r3, #32
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	699b      	ldr	r3, [r3, #24]
 8004934:	4928      	ldr	r1, [pc, #160]	@ (80049d8 <RCCEx_PLL2_Config+0x15c>)
 8004936:	4313      	orrs	r3, r2
 8004938:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800493a:	4b27      	ldr	r3, [pc, #156]	@ (80049d8 <RCCEx_PLL2_Config+0x15c>)
 800493c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800493e:	4a26      	ldr	r2, [pc, #152]	@ (80049d8 <RCCEx_PLL2_Config+0x15c>)
 8004940:	f023 0310 	bic.w	r3, r3, #16
 8004944:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004946:	4b24      	ldr	r3, [pc, #144]	@ (80049d8 <RCCEx_PLL2_Config+0x15c>)
 8004948:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800494a:	4b24      	ldr	r3, [pc, #144]	@ (80049dc <RCCEx_PLL2_Config+0x160>)
 800494c:	4013      	ands	r3, r2
 800494e:	687a      	ldr	r2, [r7, #4]
 8004950:	69d2      	ldr	r2, [r2, #28]
 8004952:	00d2      	lsls	r2, r2, #3
 8004954:	4920      	ldr	r1, [pc, #128]	@ (80049d8 <RCCEx_PLL2_Config+0x15c>)
 8004956:	4313      	orrs	r3, r2
 8004958:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800495a:	4b1f      	ldr	r3, [pc, #124]	@ (80049d8 <RCCEx_PLL2_Config+0x15c>)
 800495c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800495e:	4a1e      	ldr	r2, [pc, #120]	@ (80049d8 <RCCEx_PLL2_Config+0x15c>)
 8004960:	f043 0310 	orr.w	r3, r3, #16
 8004964:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d106      	bne.n	800497a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800496c:	4b1a      	ldr	r3, [pc, #104]	@ (80049d8 <RCCEx_PLL2_Config+0x15c>)
 800496e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004970:	4a19      	ldr	r2, [pc, #100]	@ (80049d8 <RCCEx_PLL2_Config+0x15c>)
 8004972:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004976:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004978:	e00f      	b.n	800499a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	2b01      	cmp	r3, #1
 800497e:	d106      	bne.n	800498e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004980:	4b15      	ldr	r3, [pc, #84]	@ (80049d8 <RCCEx_PLL2_Config+0x15c>)
 8004982:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004984:	4a14      	ldr	r2, [pc, #80]	@ (80049d8 <RCCEx_PLL2_Config+0x15c>)
 8004986:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800498a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800498c:	e005      	b.n	800499a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800498e:	4b12      	ldr	r3, [pc, #72]	@ (80049d8 <RCCEx_PLL2_Config+0x15c>)
 8004990:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004992:	4a11      	ldr	r2, [pc, #68]	@ (80049d8 <RCCEx_PLL2_Config+0x15c>)
 8004994:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004998:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800499a:	4b0f      	ldr	r3, [pc, #60]	@ (80049d8 <RCCEx_PLL2_Config+0x15c>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4a0e      	ldr	r2, [pc, #56]	@ (80049d8 <RCCEx_PLL2_Config+0x15c>)
 80049a0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80049a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049a6:	f7fc fdff 	bl	80015a8 <HAL_GetTick>
 80049aa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80049ac:	e008      	b.n	80049c0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80049ae:	f7fc fdfb 	bl	80015a8 <HAL_GetTick>
 80049b2:	4602      	mov	r2, r0
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	1ad3      	subs	r3, r2, r3
 80049b8:	2b02      	cmp	r3, #2
 80049ba:	d901      	bls.n	80049c0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80049bc:	2303      	movs	r3, #3
 80049be:	e006      	b.n	80049ce <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80049c0:	4b05      	ldr	r3, [pc, #20]	@ (80049d8 <RCCEx_PLL2_Config+0x15c>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d0f0      	beq.n	80049ae <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80049cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80049ce:	4618      	mov	r0, r3
 80049d0:	3710      	adds	r7, #16
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bd80      	pop	{r7, pc}
 80049d6:	bf00      	nop
 80049d8:	58024400 	.word	0x58024400
 80049dc:	ffff0007 	.word	0xffff0007

080049e0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b084      	sub	sp, #16
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
 80049e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80049ea:	2300      	movs	r3, #0
 80049ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80049ee:	4b53      	ldr	r3, [pc, #332]	@ (8004b3c <RCCEx_PLL3_Config+0x15c>)
 80049f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049f2:	f003 0303 	and.w	r3, r3, #3
 80049f6:	2b03      	cmp	r3, #3
 80049f8:	d101      	bne.n	80049fe <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	e099      	b.n	8004b32 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80049fe:	4b4f      	ldr	r3, [pc, #316]	@ (8004b3c <RCCEx_PLL3_Config+0x15c>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a4e      	ldr	r2, [pc, #312]	@ (8004b3c <RCCEx_PLL3_Config+0x15c>)
 8004a04:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a08:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a0a:	f7fc fdcd 	bl	80015a8 <HAL_GetTick>
 8004a0e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004a10:	e008      	b.n	8004a24 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004a12:	f7fc fdc9 	bl	80015a8 <HAL_GetTick>
 8004a16:	4602      	mov	r2, r0
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	1ad3      	subs	r3, r2, r3
 8004a1c:	2b02      	cmp	r3, #2
 8004a1e:	d901      	bls.n	8004a24 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004a20:	2303      	movs	r3, #3
 8004a22:	e086      	b.n	8004b32 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004a24:	4b45      	ldr	r3, [pc, #276]	@ (8004b3c <RCCEx_PLL3_Config+0x15c>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d1f0      	bne.n	8004a12 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004a30:	4b42      	ldr	r3, [pc, #264]	@ (8004b3c <RCCEx_PLL3_Config+0x15c>)
 8004a32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a34:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	051b      	lsls	r3, r3, #20
 8004a3e:	493f      	ldr	r1, [pc, #252]	@ (8004b3c <RCCEx_PLL3_Config+0x15c>)
 8004a40:	4313      	orrs	r3, r2
 8004a42:	628b      	str	r3, [r1, #40]	@ 0x28
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	3b01      	subs	r3, #1
 8004a4a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	689b      	ldr	r3, [r3, #8]
 8004a52:	3b01      	subs	r3, #1
 8004a54:	025b      	lsls	r3, r3, #9
 8004a56:	b29b      	uxth	r3, r3
 8004a58:	431a      	orrs	r2, r3
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	68db      	ldr	r3, [r3, #12]
 8004a5e:	3b01      	subs	r3, #1
 8004a60:	041b      	lsls	r3, r3, #16
 8004a62:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004a66:	431a      	orrs	r2, r3
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	691b      	ldr	r3, [r3, #16]
 8004a6c:	3b01      	subs	r3, #1
 8004a6e:	061b      	lsls	r3, r3, #24
 8004a70:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004a74:	4931      	ldr	r1, [pc, #196]	@ (8004b3c <RCCEx_PLL3_Config+0x15c>)
 8004a76:	4313      	orrs	r3, r2
 8004a78:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004a7a:	4b30      	ldr	r3, [pc, #192]	@ (8004b3c <RCCEx_PLL3_Config+0x15c>)
 8004a7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a7e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	695b      	ldr	r3, [r3, #20]
 8004a86:	492d      	ldr	r1, [pc, #180]	@ (8004b3c <RCCEx_PLL3_Config+0x15c>)
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004a8c:	4b2b      	ldr	r3, [pc, #172]	@ (8004b3c <RCCEx_PLL3_Config+0x15c>)
 8004a8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a90:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	699b      	ldr	r3, [r3, #24]
 8004a98:	4928      	ldr	r1, [pc, #160]	@ (8004b3c <RCCEx_PLL3_Config+0x15c>)
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004a9e:	4b27      	ldr	r3, [pc, #156]	@ (8004b3c <RCCEx_PLL3_Config+0x15c>)
 8004aa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aa2:	4a26      	ldr	r2, [pc, #152]	@ (8004b3c <RCCEx_PLL3_Config+0x15c>)
 8004aa4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004aa8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004aaa:	4b24      	ldr	r3, [pc, #144]	@ (8004b3c <RCCEx_PLL3_Config+0x15c>)
 8004aac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004aae:	4b24      	ldr	r3, [pc, #144]	@ (8004b40 <RCCEx_PLL3_Config+0x160>)
 8004ab0:	4013      	ands	r3, r2
 8004ab2:	687a      	ldr	r2, [r7, #4]
 8004ab4:	69d2      	ldr	r2, [r2, #28]
 8004ab6:	00d2      	lsls	r2, r2, #3
 8004ab8:	4920      	ldr	r1, [pc, #128]	@ (8004b3c <RCCEx_PLL3_Config+0x15c>)
 8004aba:	4313      	orrs	r3, r2
 8004abc:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004abe:	4b1f      	ldr	r3, [pc, #124]	@ (8004b3c <RCCEx_PLL3_Config+0x15c>)
 8004ac0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ac2:	4a1e      	ldr	r2, [pc, #120]	@ (8004b3c <RCCEx_PLL3_Config+0x15c>)
 8004ac4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ac8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d106      	bne.n	8004ade <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004ad0:	4b1a      	ldr	r3, [pc, #104]	@ (8004b3c <RCCEx_PLL3_Config+0x15c>)
 8004ad2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ad4:	4a19      	ldr	r2, [pc, #100]	@ (8004b3c <RCCEx_PLL3_Config+0x15c>)
 8004ad6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004ada:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004adc:	e00f      	b.n	8004afe <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	d106      	bne.n	8004af2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004ae4:	4b15      	ldr	r3, [pc, #84]	@ (8004b3c <RCCEx_PLL3_Config+0x15c>)
 8004ae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ae8:	4a14      	ldr	r2, [pc, #80]	@ (8004b3c <RCCEx_PLL3_Config+0x15c>)
 8004aea:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004aee:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004af0:	e005      	b.n	8004afe <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004af2:	4b12      	ldr	r3, [pc, #72]	@ (8004b3c <RCCEx_PLL3_Config+0x15c>)
 8004af4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004af6:	4a11      	ldr	r2, [pc, #68]	@ (8004b3c <RCCEx_PLL3_Config+0x15c>)
 8004af8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004afc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004afe:	4b0f      	ldr	r3, [pc, #60]	@ (8004b3c <RCCEx_PLL3_Config+0x15c>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4a0e      	ldr	r2, [pc, #56]	@ (8004b3c <RCCEx_PLL3_Config+0x15c>)
 8004b04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b08:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b0a:	f7fc fd4d 	bl	80015a8 <HAL_GetTick>
 8004b0e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004b10:	e008      	b.n	8004b24 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004b12:	f7fc fd49 	bl	80015a8 <HAL_GetTick>
 8004b16:	4602      	mov	r2, r0
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	1ad3      	subs	r3, r2, r3
 8004b1c:	2b02      	cmp	r3, #2
 8004b1e:	d901      	bls.n	8004b24 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004b20:	2303      	movs	r3, #3
 8004b22:	e006      	b.n	8004b32 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004b24:	4b05      	ldr	r3, [pc, #20]	@ (8004b3c <RCCEx_PLL3_Config+0x15c>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d0f0      	beq.n	8004b12 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004b30:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b32:	4618      	mov	r0, r3
 8004b34:	3710      	adds	r7, #16
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bd80      	pop	{r7, pc}
 8004b3a:	bf00      	nop
 8004b3c:	58024400 	.word	0x58024400
 8004b40:	ffff0007 	.word	0xffff0007

08004b44 <memcmp>:
 8004b44:	b510      	push	{r4, lr}
 8004b46:	3901      	subs	r1, #1
 8004b48:	4402      	add	r2, r0
 8004b4a:	4290      	cmp	r0, r2
 8004b4c:	d101      	bne.n	8004b52 <memcmp+0xe>
 8004b4e:	2000      	movs	r0, #0
 8004b50:	e005      	b.n	8004b5e <memcmp+0x1a>
 8004b52:	7803      	ldrb	r3, [r0, #0]
 8004b54:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8004b58:	42a3      	cmp	r3, r4
 8004b5a:	d001      	beq.n	8004b60 <memcmp+0x1c>
 8004b5c:	1b18      	subs	r0, r3, r4
 8004b5e:	bd10      	pop	{r4, pc}
 8004b60:	3001      	adds	r0, #1
 8004b62:	e7f2      	b.n	8004b4a <memcmp+0x6>

08004b64 <memset>:
 8004b64:	4402      	add	r2, r0
 8004b66:	4603      	mov	r3, r0
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d100      	bne.n	8004b6e <memset+0xa>
 8004b6c:	4770      	bx	lr
 8004b6e:	f803 1b01 	strb.w	r1, [r3], #1
 8004b72:	e7f9      	b.n	8004b68 <memset+0x4>

08004b74 <__libc_init_array>:
 8004b74:	b570      	push	{r4, r5, r6, lr}
 8004b76:	4d0d      	ldr	r5, [pc, #52]	@ (8004bac <__libc_init_array+0x38>)
 8004b78:	4c0d      	ldr	r4, [pc, #52]	@ (8004bb0 <__libc_init_array+0x3c>)
 8004b7a:	1b64      	subs	r4, r4, r5
 8004b7c:	10a4      	asrs	r4, r4, #2
 8004b7e:	2600      	movs	r6, #0
 8004b80:	42a6      	cmp	r6, r4
 8004b82:	d109      	bne.n	8004b98 <__libc_init_array+0x24>
 8004b84:	4d0b      	ldr	r5, [pc, #44]	@ (8004bb4 <__libc_init_array+0x40>)
 8004b86:	4c0c      	ldr	r4, [pc, #48]	@ (8004bb8 <__libc_init_array+0x44>)
 8004b88:	f000 f818 	bl	8004bbc <_init>
 8004b8c:	1b64      	subs	r4, r4, r5
 8004b8e:	10a4      	asrs	r4, r4, #2
 8004b90:	2600      	movs	r6, #0
 8004b92:	42a6      	cmp	r6, r4
 8004b94:	d105      	bne.n	8004ba2 <__libc_init_array+0x2e>
 8004b96:	bd70      	pop	{r4, r5, r6, pc}
 8004b98:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b9c:	4798      	blx	r3
 8004b9e:	3601      	adds	r6, #1
 8004ba0:	e7ee      	b.n	8004b80 <__libc_init_array+0xc>
 8004ba2:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ba6:	4798      	blx	r3
 8004ba8:	3601      	adds	r6, #1
 8004baa:	e7f2      	b.n	8004b92 <__libc_init_array+0x1e>
 8004bac:	08004c0c 	.word	0x08004c0c
 8004bb0:	08004c0c 	.word	0x08004c0c
 8004bb4:	08004c0c 	.word	0x08004c0c
 8004bb8:	08004c10 	.word	0x08004c10

08004bbc <_init>:
 8004bbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bbe:	bf00      	nop
 8004bc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bc2:	bc08      	pop	{r3}
 8004bc4:	469e      	mov	lr, r3
 8004bc6:	4770      	bx	lr

08004bc8 <_fini>:
 8004bc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bca:	bf00      	nop
 8004bcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bce:	bc08      	pop	{r3}
 8004bd0:	469e      	mov	lr, r3
 8004bd2:	4770      	bx	lr
