###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =          376   # Number of WRITE/WRITEP commands
num_reads_done                 =      1838236   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1508052   # Number of read row buffer hits
num_read_cmds                  =      1838222   # Number of READ/READP commands
num_writes_done                =          380   # Number of read requests issued
num_write_row_hits             =          291   # Number of write row buffer hits
num_act_cmds                   =       331812   # Number of ACT commands
num_pre_cmds                   =       331799   # Number of PRE commands
num_ondemand_pres              =       318196   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9559930   # Cyles of rank active rank.0
rank_active_cycles.1           =      9385759   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       440070   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       614241   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1679657   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        68949   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        25056   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        17792   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        13737   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         8459   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5578   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3482   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2508   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1756   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        11671   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            1   # Write cmd latency (cycles)
write_latency[100-119]         =            5   # Write cmd latency (cycles)
write_latency[120-139]         =            3   # Write cmd latency (cycles)
write_latency[140-159]         =            7   # Write cmd latency (cycles)
write_latency[160-179]         =            7   # Write cmd latency (cycles)
write_latency[180-199]         =            8   # Write cmd latency (cycles)
write_latency[200-]            =          345   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           20   # Read request latency (cycles)
read_latency[20-39]            =       443653   # Read request latency (cycles)
read_latency[40-59]            =       190103   # Read request latency (cycles)
read_latency[60-79]            =       188227   # Read request latency (cycles)
read_latency[80-99]            =       124543   # Read request latency (cycles)
read_latency[100-119]          =       103396   # Read request latency (cycles)
read_latency[120-139]          =        91696   # Read request latency (cycles)
read_latency[140-159]          =        71022   # Read request latency (cycles)
read_latency[160-179]          =        58539   # Read request latency (cycles)
read_latency[180-199]          =        49488   # Read request latency (cycles)
read_latency[200-]             =       517549   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.87699e+06   # Write energy
read_energy                    =  7.41171e+09   # Read energy
act_energy                     =  9.07838e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.11234e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.94836e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.9654e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.85671e+09   # Active standby energy rank.1
average_read_latency           =      210.629   # Average read request latency (cycles)
average_interarrival           =      5.43879   # Average request interarrival latency (cycles)
total_energy                   =  2.13543e+10   # Total energy (pJ)
average_power                  =      2135.43   # Average power (mW)
average_bandwidth              =      15.6895   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =          501   # Number of WRITE/WRITEP commands
num_reads_done                 =      1919697   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1704883   # Number of read row buffer hits
num_read_cmds                  =      1919688   # Number of READ/READP commands
num_writes_done                =          508   # Number of read requests issued
num_write_row_hits             =          407   # Number of write row buffer hits
num_act_cmds                   =       215966   # Number of ACT commands
num_pre_cmds                   =       215944   # Number of PRE commands
num_ondemand_pres              =       199176   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9516267   # Cyles of rank active rank.0
rank_active_cycles.1           =      9473500   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       483733   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       526500   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1758536   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        73562   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        25209   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        17315   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        13372   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         8391   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5262   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3495   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2475   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1561   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        11091   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            3   # Write cmd latency (cycles)
write_latency[120-139]         =            1   # Write cmd latency (cycles)
write_latency[140-159]         =            3   # Write cmd latency (cycles)
write_latency[160-179]         =            1   # Write cmd latency (cycles)
write_latency[180-199]         =            2   # Write cmd latency (cycles)
write_latency[200-]            =          491   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           15   # Read request latency (cycles)
read_latency[20-39]            =       536281   # Read request latency (cycles)
read_latency[40-59]            =       215271   # Read request latency (cycles)
read_latency[60-79]            =       168114   # Read request latency (cycles)
read_latency[80-99]            =       113966   # Read request latency (cycles)
read_latency[100-119]          =        91579   # Read request latency (cycles)
read_latency[120-139]          =        80831   # Read request latency (cycles)
read_latency[140-159]          =        63891   # Read request latency (cycles)
read_latency[160-179]          =        53165   # Read request latency (cycles)
read_latency[180-199]          =        45079   # Read request latency (cycles)
read_latency[200-]             =       551505   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.50099e+06   # Write energy
read_energy                    =  7.74018e+09   # Read energy
act_energy                     =  5.90883e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.32192e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   2.5272e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.93815e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.91146e+09   # Active standby energy rank.1
average_read_latency           =      239.592   # Average read request latency (cycles)
average_interarrival           =       5.2076   # Average request interarrival latency (cycles)
total_energy                   =  2.13727e+10   # Total energy (pJ)
average_power                  =      2137.27   # Average power (mW)
average_bandwidth              =      16.3857   # Average bandwidth
