\documentclass{vhdl-assignment}

\title{Assignment 5}
\date{2023}

\begin{document}
\maketitle
\thispagestyle{fancy}

\begin{problem}{Verilog tutorial: Create code coverage report in ModelSim}
    Instruction : \href{https://youtu.be/vkzd5ckQ5ZQ}{Code coverage report in verilog tutorial}
\end{problem}

\begin{problem}{}
    For Each of the circuit above :
    \begin{itemize}
        \item Design a verilog module using Dataflow model.
        \item Write testbench for it, using Use \$monitor or \$dislay syntax.
        \item Create code coverage report.
    \end{itemize}

    \begin{enumerate}
        \item Full Adder n-bit
        \item Carry Look Ahead Adder n-bit
        \item Gray Counter n-bit
        \item Full Adder n-bit
        \item 4-bit Comparator from 2-bit Comparator
    \end{enumerate}
\end{problem}

\end{document}