
Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
    1    1                      ;/-------------------------------------------------------------------------------------------------\ 
    2    2                      ;| Motor Controller Subroutines                                                                    |
    3    3                      ;|-------------------------------------------------------------------------------------------------|
    4    4                      ;| HARDWARE DESCRIPTION                                                                            |
    5    5                      ;| Manufacturer:     Polulu Co.                                                                    |
    6    6                      ;| Model Number:     VNH5019 driver carrier                                                        |
    7    7                      ;| Summary:          This module is a compact breakout board for ST's high power VNH5019 motor     |
    8    8                      ;|                   driver IC, a fully integrated H-bridge that can be used for bidrectional      |
    9    9                      ;|                   speed control of a single brushed dc motor.                                   |
   10   10                      ;| Pins Used:        PP1 (PWM)                                                                     |
   11   11                      ;|                   PT3 (ENA)                                                                     |
   12   12                      ;|                   PT2 (ENB)                                                                     |
   13   13                      ;|                   PT5 (INA)                                                                     |
   14   14                      ;|                   PT4 (INB)                                                                     |
   15   15                      ;|                   AN00 (CS)                                                                     |
   16   16                      ;|                                                                                                 |
   17   17                      ;| SUBROUTINE DESCRIPTION                                                                          |
   18   18                      ;| STARTUP_MOTOR:    Initializes the motor driver in BRAKE_MOTOR mode                              |
   19   19                      ;|                   Initializes pins for VNH5019 motor driver control                             |
   20   20                      ;|                   Uses pins PT4 and PT5 for INA and INB to control direction of motor           |
   21   21                      ;|                   Uses pin PP0 for PWM speed modulation                                         | 
   22   22                      ;| ENABLE_MOTOR:     Brings both enable pins on the motor driver high turning the motor driver on. |
   23   23                      ;| DISABLE_MOTOR:    Brings both enable pins on the motor driver low turning the motor driver off. |
   24   24                      ;| UPDATE_MOTOR:     Outputs the absolute value of D as a velocity and the sign of D as a          |
   25   25                      ;|                   direction. If D=8000 the motor will brake                                     |
   26   26                      ;| CURRENT_MOTOR:    Reads 8 samples on ATD channel 0 and returns (motor_current x 1000) in Y      | 
   27   27                      ;\-------------------------------------------------------------------------------------------------/ 
   28   28                      ;
   29   29                                  INCLUDE 'derivative.inc'    
16695   30                                  XDEF STARTUP_MOTOR, ENABLE_MOTOR, DISABLE_MOTOR, UPDATE_MOTOR, CURRENT_MOTOR
16696   31                      
16697   32                      
16698   33                      ; Motor Driver Equates
16699   34          0000 0000   MotorPort   EQU   PORTA                                ; Port which motor driver is on
16700   35          0000 0002   MotorDDR    EQU   DDRA                                 ; Port which motor driver is on    
16701   36                      
16702   37          0000 0010   mMotorINA   EQU   mPORTA_PA4                           ; Mask for motor driver INA
16703   38          0000 0020   mMotorINB   EQU   mPORTA_PA5                           ; Mask for motor driver INB
16704   39                      
16705   40          0000 0040   mMotorENA   EQU   mPORTA_PA6                           ; Mask for motor driver ENA
16706   41          0000 0080   mMotorENB   EQU   mPORTA_PA7                           ; Mask for motor driver ENB
16707   42                      
16708   43          0000 028A   PWM_PER     EQU   650                                  ; Period of PWM (15.385kHz)
16709   44                      
16710   45                      
16711   46                      
16712   47                      Lib_Motor:  SECTION
16713   48                                 
16714   49                      STARTUP_MOTOR:                
16715   50   000000 4D00 10                 bclr  MotorPort, #mMotorINA               ; INIT INA LOW
16716   51   000003 4D00 20                 bclr  MotorPort, #mMotorINB               ; INIT INB LOW
16717   52   000006 4D00 40                 bclr  MotorPort, #mMotorENA               ; INIT ENA LOW
16718   53   000009 4D00 80                 bclr  MotorPort, #mMotorENB               ; INIT ENB LOW
16719   54   00000C 4C02 10                 bset  MotorDDR, #mMotorINA                ; Enable Port T pin 5 as output for motor INA
16720   55   00000F 4C02 20                 bset  MotorDDR, #mMotorINB                ; Enable Port T pin 4 as output for motor INB
16721   56   000012 4C02 40                 bset  MotorDDR, #mMotorENA                ; Enable Port T pin 3 as output for motor ENA
16722   57   000015 4C02 80                 bset  MotorDDR, #mMotorENB                ; Enable Port T pin 2 as output for motor ENB
16723   58   000018 16xx xx                 jsr   DISABLE_MOTOR                       ; Make sure motor is disabled at startup                                      
16724   59   00001B 1803 028A               movw  #PWM_PER,   PWMPER0                 ; Set PWM10 Period to 650          
             00001F 0314       
16725   60   000021 3D                      rts 
16726   61                      ;------------------------------------------------------------------------------------------------------
16727   62                      ENABLE_MOTOR:                                                              
16728   63   000022 1803 0000               movw  #$0000,   PWMDTY0                   ; Set PWM10 Duty to 0

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
             000026 031C       
16729   64   000028 4C00 40                 bset  MotorPort,#mMotorENA;               ; Set Port T pin 3 low to enable ENA              
16730   65   00002B 4C00 80                 bset  MotorPort,#mMotorENB;               ; Set Port T pin 2 low to enable ENB 
16731   66   00002E 3D                      rts
16732   67                      ;------------------------------------------------------------------------------------------------------
16733   68                      DISABLE_MOTOR:
16734   69   00002F 1803 0000               movw  #$0000,   PWMDTY0                   ; Set PWM10 Duty to 0
             000033 031C       
16735   70   000035 4D00 40                 bclr  MotorPort,#mMotorENA;               ; Set Port T pin 3 low to disable ENA              
16736   71   000038 4D00 80                 bclr  MotorPort,#mMotorENB;               ; Set Port T pin 2 low to disable ENB  
16737   72   00003B 3D                      rts                           
16738   73                      ;------------------------------------------------------------------------------------------------------
16739   74                      UPDATE_MOTOR:
16740   75   00003C 8C80 00                 cpd #$8000                                ; Check if the speed is set to BRAKE_MOTOR
16741   76   00003F 271E                    beq BRAKE_MOTOR                           ;
16742   77                                  
16743   78   000041 8C00 00                 cpd #$0000                                ; If not set to BRAKE_MOTOR, check direction
16744   79   000044 2D0A                    blt CCW_MOTOR                             ; If negative spin counter clockwise
16745   80                      
16746   81                      CW_MOTOR:                                                                      
16747   82   000046 7C03 1C                 std  PWMDTY0                              ; Set PWM10 Duty to value in D
16748   83   000049 4C00 10                 bset MotorPort,#mMotorINA                 ; Direction channel A
16749   84   00004C 4D00 20                 bclr MotorPort,#mMotorINB                 ; Direction channel B   
16750   85   00004F 3D                      rts
16751   86                      
16752   87                      CCW_MOTOR: 
16753   88   000050 CDFF FF                 ldy  #$FFFF                               ; Load y with negative 1
16754   89   000053 1813                    emuls                                     ; Multiply D by Y to get a positive value
16755   90   000055 7C03 1C                 std  PWMDTY0                              ; Set PWM10 Duty to value in D      
16756   91   000058 4D00 10                 bclr MotorPort,#mMotorINA                 ; Direction channel A
16757   92   00005B 4C00 20                 bset MotorPort,#mMotorINB                 ; Direction channel B   
16758   93   00005E 3D                      rts
16759   94                                  
16760   95                      BRAKE_MOTOR:
16761   96   00005F 1803 028A               movw  #PWM_PER,  PWMDTY0                    ; Set PWM10 Duty to 100%      
             000063 031C       
16762   97   000065 4D00 10                 bclr MotorPort,#mMotorINA                 ; Direction channel A
16763   98   000068 4D00 20                 bclr MotorPort,#mMotorINB                 ; Direction channel B   
16764   99   00006B 3D                      rts                                                           
16765  100                      ;------------------------------------------------------------------------------------------------------
16766  101                      CURRENT_MOTOR:
16767  102   00006C 180B 8000               movb  #%10000000,ATD1CTL5            
             000070 85         
16768  103                      ;                   |||||\_/
16769  104                      ;                   ||||| |
16770  105                      ;                   |||||  \___________________________ CC:CB:CA=000 (Analog Input Channel 0)
16771  106                      ;                   |||| \_____________________________ Don't Care
16772  107                      ;                   ||| \______________________________ MULT=0 (sample only one channel) 
16773  108                      ;                   || \_______________________________ SCAN=0 (single conversion sequence)
16774  109                      ;                   | \________________________________ DSGN=0 (Unsigned data representation in the result register)
16775  110                      ;                    \_________________________________ DJM=1 (Right justified data in the result register)            
16776  111   000071 4F86 80FC               brclr ATD1STAT0,#mATD1STAT0_SCF,*         ; Wait until sequence complete flag is true
16777  112   000075 CC00 00                 ldd   #$00                                ; Clear D before reading results
16778  113   000078 D390                    addd  ATD1DR0                             ; Collect and add the results to D
16779  114   00007A D392                    addd  ATD1DR1
16780  115   00007C D394                    addd  ATD1DR2
16781  116   00007E D396                    addd  ATD1DR3
16782  117   000080 D398                    addd  ATD1DR4
16783  118   000082 D39A                    addd  ATD1DR5
16784  119   000084 D39C                    addd  ATD1DR6
16785  120   000086 D39E                    addd  ATD1DR7
16786  121   000088 CD27 10                 ldy   #10000                               ; Divide D by 0.2445 to get a value 1A/1000bits   
16787  122   00008B CE09 90                 ldx   #2448
16788  123   00008E 13                      emul

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
16789  124   00008F 11                      ediv
16790  125   000090 3D                      rts            
