

================================================================
== Vitis HLS Report for 'dft_Pipeline_DFT_Loop9'
================================================================
* Date:           Sun Nov 13 21:43:38 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dft
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.34 ns|  3.319 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      295|      295|  0.985 us|  0.985 us|  295|  295|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DFT_Loop  |      293|      293|        40|          2|          1|   128|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 40


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 1
  Pipeline-0 : II = 2, D = 40, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%i_18_0 = alloca i32 1"   --->   Operation 43 'alloca' 'i_18_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %OUT_I_0, i64 666, i64 207, i64 1"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %OUT_R_0, i64 666, i64 207, i64 1"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_3, void @empty_5, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_2, void @empty_5, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_1, void @empty_5, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_0, void @empty_5, i32 0, i32 0, void @empty_1, i32 1, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_3, void @empty_5, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_2, void @empty_5, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_1, void @empty_5, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_0, void @empty_5, i32 0, i32 0, void @empty_1, i32 1, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %i_18_0"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i357.0"   --->   Operation 55 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%i_18_0_load = load i10 %i_18_0"   --->   Operation 56 'load' 'i_18_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 57 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.77ns)   --->   "%icmp_ln68 = icmp_eq  i10 %i_18_0_load, i10 512" [fft.cpp:68]   --->   Operation 58 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %for.inc.i357.split.0, void %_Z9fft_stageILi10EEvPfS0_S0_S0_.exit.exitStub" [fft.cpp:68]   --->   Operation 59 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%empty_20 = trunc i10 %i_18_0_load"   --->   Operation 60 'trunc' 'empty_20' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%lshr_ln77_s = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %i_18_0_load, i32 2, i32 9" [fft.cpp:77]   --->   Operation 61 'partselect' 'lshr_ln77_s' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.99ns)   --->   "%xor_ln79 = xor i8 %lshr_ln77_s, i8 128" [fft.cpp:79]   --->   Operation 62 'xor' 'xor_ln79' <Predicate = (!icmp_ln68)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln68 = or i9 %empty_20, i9 1" [fft.cpp:68]   --->   Operation 63 'or' 'or_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i9 %or_ln68" [fft.cpp:72]   --->   Operation 64 'zext' 'zext_ln72_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%W_real_addr_1 = getelementptr i32 %W_real, i64 0, i64 %zext_ln72_1" [fft.cpp:72]   --->   Operation 65 'getelementptr' 'W_real_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (3.25ns)   --->   "%W_real_load_1 = load i9 %W_real_addr_1" [fft.cpp:72]   --->   Operation 66 'load' 'W_real_load_1' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%W_imag_addr_1 = getelementptr i32 %W_imag, i64 0, i64 %zext_ln72_1" [fft.cpp:73]   --->   Operation 67 'getelementptr' 'W_imag_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (3.25ns)   --->   "%W_imag_load_1 = load i9 %W_imag_addr_1" [fft.cpp:73]   --->   Operation 68 'load' 'W_imag_load_1' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%lshr_ln77_1 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i_18_0_load, i32 2, i32 8" [fft.cpp:77]   --->   Operation 69 'partselect' 'lshr_ln77_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln79_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %lshr_ln77_1" [fft.cpp:79]   --->   Operation 70 'bitconcatenate' 'zext_ln79_s' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i8 %zext_ln79_s" [fft.cpp:79]   --->   Operation 71 'zext' 'zext_ln79_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%buf1_R_1_addr_1 = getelementptr i32 %buf1_R_1, i64 0, i64 %zext_ln79_1" [fft.cpp:79]   --->   Operation 72 'getelementptr' 'buf1_R_1_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (3.25ns)   --->   "%buf1_R_1_load_1 = load i8 %buf1_R_1_addr_1" [fft.cpp:79]   --->   Operation 73 'load' 'buf1_R_1_load_1' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%buf1_I_1_addr_1 = getelementptr i32 %buf1_I_1, i64 0, i64 %zext_ln79_1" [fft.cpp:80]   --->   Operation 74 'getelementptr' 'buf1_I_1_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 75 [2/2] (3.25ns)   --->   "%buf1_I_1_load_1 = load i8 %buf1_I_1_addr_1" [fft.cpp:80]   --->   Operation 75 'load' 'buf1_I_1_load_1' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%buf1_R_2_addr_1 = getelementptr i32 %buf1_R_2, i64 0, i64 %zext_ln79_1" [fft.cpp:79]   --->   Operation 76 'getelementptr' 'buf1_R_2_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 77 [2/2] (3.25ns)   --->   "%buf1_R_2_load_1 = load i8 %buf1_R_2_addr_1" [fft.cpp:79]   --->   Operation 77 'load' 'buf1_R_2_load_1' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%buf1_I_2_addr_1 = getelementptr i32 %buf1_I_2, i64 0, i64 %zext_ln79_1" [fft.cpp:80]   --->   Operation 78 'getelementptr' 'buf1_I_2_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 79 [2/2] (3.25ns)   --->   "%buf1_I_2_load_1 = load i8 %buf1_I_2_addr_1" [fft.cpp:80]   --->   Operation 79 'load' 'buf1_I_2_load_1' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%buf1_R_3_addr_1 = getelementptr i32 %buf1_R_3, i64 0, i64 %zext_ln79_1" [fft.cpp:79]   --->   Operation 80 'getelementptr' 'buf1_R_3_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 81 [2/2] (3.25ns)   --->   "%buf1_R_3_load_1 = load i8 %buf1_R_3_addr_1" [fft.cpp:79]   --->   Operation 81 'load' 'buf1_R_3_load_1' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%buf1_I_3_addr_1 = getelementptr i32 %buf1_I_3, i64 0, i64 %zext_ln79_1" [fft.cpp:80]   --->   Operation 82 'getelementptr' 'buf1_I_3_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (3.25ns)   --->   "%buf1_I_3_load_1 = load i8 %buf1_I_3_addr_1" [fft.cpp:80]   --->   Operation 83 'load' 'buf1_I_3_load_1' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 2 <SV = 1> <Delay = 3.31>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i8 %xor_ln79" [fft.cpp:79]   --->   Operation 84 'zext' 'zext_ln79' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%buf1_R_addr_1 = getelementptr i32 %buf1_R, i64 0, i64 %zext_ln79" [fft.cpp:79]   --->   Operation 85 'getelementptr' 'buf1_R_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 86 [2/2] (3.25ns)   --->   "%buf1_R_load_1 = load i8 %buf1_R_addr_1" [fft.cpp:79]   --->   Operation 86 'load' 'buf1_R_load_1' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%buf1_I_addr_1 = getelementptr i32 %buf1_I, i64 0, i64 %zext_ln79" [fft.cpp:80]   --->   Operation 87 'getelementptr' 'buf1_I_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (3.25ns)   --->   "%buf1_I_load_1 = load i8 %buf1_I_addr_1" [fft.cpp:80]   --->   Operation 88 'load' 'buf1_I_load_1' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 89 [1/2] (3.25ns)   --->   "%W_real_load_1 = load i9 %W_real_addr_1" [fft.cpp:72]   --->   Operation 89 'load' 'W_real_load_1' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 90 [1/2] (3.25ns)   --->   "%W_imag_load_1 = load i9 %W_imag_addr_1" [fft.cpp:73]   --->   Operation 90 'load' 'W_imag_load_1' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 91 [1/2] (3.25ns)   --->   "%buf1_R_1_load_1 = load i8 %buf1_R_1_addr_1" [fft.cpp:79]   --->   Operation 91 'load' 'buf1_R_1_load_1' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 92 [1/2] (3.25ns)   --->   "%buf1_I_1_load_1 = load i8 %buf1_I_1_addr_1" [fft.cpp:80]   --->   Operation 92 'load' 'buf1_I_1_load_1' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%or_ln68_1 = or i9 %empty_20, i9 2" [fft.cpp:68]   --->   Operation 93 'or' 'or_ln68_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln72_2 = zext i9 %or_ln68_1" [fft.cpp:72]   --->   Operation 94 'zext' 'zext_ln72_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%W_real_addr_2 = getelementptr i32 %W_real, i64 0, i64 %zext_ln72_2" [fft.cpp:72]   --->   Operation 95 'getelementptr' 'W_real_addr_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 96 [2/2] (3.25ns)   --->   "%W_real_load_2 = load i9 %W_real_addr_2" [fft.cpp:72]   --->   Operation 96 'load' 'W_real_load_2' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%W_imag_addr_2 = getelementptr i32 %W_imag, i64 0, i64 %zext_ln72_2" [fft.cpp:73]   --->   Operation 97 'getelementptr' 'W_imag_addr_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 98 [2/2] (3.25ns)   --->   "%W_imag_load_2 = load i9 %W_imag_addr_2" [fft.cpp:73]   --->   Operation 98 'load' 'W_imag_load_2' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 99 [1/2] (3.25ns)   --->   "%buf1_R_2_load_1 = load i8 %buf1_R_2_addr_1" [fft.cpp:79]   --->   Operation 99 'load' 'buf1_R_2_load_1' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 100 [1/2] (3.25ns)   --->   "%buf1_I_2_load_1 = load i8 %buf1_I_2_addr_1" [fft.cpp:80]   --->   Operation 100 'load' 'buf1_I_2_load_1' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%or_ln68_2 = or i9 %empty_20, i9 3" [fft.cpp:68]   --->   Operation 101 'or' 'or_ln68_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln72_3 = zext i9 %or_ln68_2" [fft.cpp:72]   --->   Operation 102 'zext' 'zext_ln72_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%W_real_addr_3 = getelementptr i32 %W_real, i64 0, i64 %zext_ln72_3" [fft.cpp:72]   --->   Operation 103 'getelementptr' 'W_real_addr_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 104 [2/2] (3.25ns)   --->   "%W_real_load_3 = load i9 %W_real_addr_3" [fft.cpp:72]   --->   Operation 104 'load' 'W_real_load_3' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%W_imag_addr_3 = getelementptr i32 %W_imag, i64 0, i64 %zext_ln72_3" [fft.cpp:73]   --->   Operation 105 'getelementptr' 'W_imag_addr_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 106 [2/2] (3.25ns)   --->   "%W_imag_load_3 = load i9 %W_imag_addr_3" [fft.cpp:73]   --->   Operation 106 'load' 'W_imag_load_3' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 107 [1/2] (3.25ns)   --->   "%buf1_R_3_load_1 = load i8 %buf1_R_3_addr_1" [fft.cpp:79]   --->   Operation 107 'load' 'buf1_R_3_load_1' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 108 [1/2] (3.25ns)   --->   "%buf1_I_3_load_1 = load i8 %buf1_I_3_addr_1" [fft.cpp:80]   --->   Operation 108 'load' 'buf1_I_3_load_1' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 109 [1/1] (1.73ns)   --->   "%add_ln68 = add i10 %i_18_0_load, i10 4" [fft.cpp:68]   --->   Operation 109 'add' 'add_ln68' <Predicate = (!icmp_ln68)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (1.58ns)   --->   "%store_ln68 = store i10 %add_ln68, i10 %i_18_0" [fft.cpp:68]   --->   Operation 110 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i9 %empty_20" [fft.cpp:72]   --->   Operation 111 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%W_real_addr = getelementptr i32 %W_real, i64 0, i64 %zext_ln72" [fft.cpp:72]   --->   Operation 112 'getelementptr' 'W_real_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [2/2] (3.25ns)   --->   "%W_real_load = load i9 %W_real_addr" [fft.cpp:72]   --->   Operation 113 'load' 'W_real_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%W_imag_addr = getelementptr i32 %W_imag, i64 0, i64 %zext_ln72" [fft.cpp:73]   --->   Operation 114 'getelementptr' 'W_imag_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [2/2] (3.25ns)   --->   "%W_imag_load = load i9 %W_imag_addr" [fft.cpp:73]   --->   Operation 115 'load' 'W_imag_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_3 : Operation 116 [1/2] (3.25ns)   --->   "%buf1_R_load_1 = load i8 %buf1_R_addr_1" [fft.cpp:79]   --->   Operation 116 'load' 'buf1_R_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 117 [1/2] (3.25ns)   --->   "%buf1_I_load_1 = load i8 %buf1_I_addr_1" [fft.cpp:80]   --->   Operation 117 'load' 'buf1_I_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 118 [8/8] (2.56ns)   --->   "%mul22_i8_1 = fmul i32 %buf1_R_1_load_1, i32 %W_real_load_1" [fft.cpp:82]   --->   Operation 118 'fmul' 'mul22_i8_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [8/8] (2.56ns)   --->   "%mul23_i9_1 = fmul i32 %buf1_I_1_load_1, i32 %W_imag_load_1" [fft.cpp:82]   --->   Operation 119 'fmul' 'mul23_i9_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [8/8] (2.56ns)   --->   "%mul24_i8_1 = fmul i32 %buf1_I_1_load_1, i32 %W_real_load_1" [fft.cpp:83]   --->   Operation 120 'fmul' 'mul24_i8_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [8/8] (2.56ns)   --->   "%mul25_i9_1 = fmul i32 %buf1_R_1_load_1, i32 %W_imag_load_1" [fft.cpp:83]   --->   Operation 121 'fmul' 'mul25_i9_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/2] (3.25ns)   --->   "%W_real_load_2 = load i9 %W_real_addr_2" [fft.cpp:72]   --->   Operation 122 'load' 'W_real_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_3 : Operation 123 [1/2] (3.25ns)   --->   "%W_imag_load_2 = load i9 %W_imag_addr_2" [fft.cpp:73]   --->   Operation 123 'load' 'W_imag_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_3 : Operation 124 [1/2] (3.25ns)   --->   "%W_real_load_3 = load i9 %W_real_addr_3" [fft.cpp:72]   --->   Operation 124 'load' 'W_real_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_3 : Operation 125 [1/2] (3.25ns)   --->   "%W_imag_load_3 = load i9 %W_imag_addr_3" [fft.cpp:73]   --->   Operation 125 'load' 'W_imag_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 126 [1/2] (3.25ns)   --->   "%W_real_load = load i9 %W_real_addr" [fft.cpp:72]   --->   Operation 126 'load' 'W_real_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_4 : Operation 127 [1/2] (3.25ns)   --->   "%W_imag_load = load i9 %W_imag_addr" [fft.cpp:73]   --->   Operation 127 'load' 'W_imag_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_4 : Operation 128 [7/8] (2.56ns)   --->   "%mul22_i8_1 = fmul i32 %buf1_R_1_load_1, i32 %W_real_load_1" [fft.cpp:82]   --->   Operation 128 'fmul' 'mul22_i8_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [7/8] (2.56ns)   --->   "%mul23_i9_1 = fmul i32 %buf1_I_1_load_1, i32 %W_imag_load_1" [fft.cpp:82]   --->   Operation 129 'fmul' 'mul23_i9_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [7/8] (2.56ns)   --->   "%mul24_i8_1 = fmul i32 %buf1_I_1_load_1, i32 %W_real_load_1" [fft.cpp:83]   --->   Operation 130 'fmul' 'mul24_i8_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [7/8] (2.56ns)   --->   "%mul25_i9_1 = fmul i32 %buf1_R_1_load_1, i32 %W_imag_load_1" [fft.cpp:83]   --->   Operation 131 'fmul' 'mul25_i9_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [8/8] (2.56ns)   --->   "%mul22_i8_2 = fmul i32 %buf1_R_2_load_1, i32 %W_real_load_2" [fft.cpp:82]   --->   Operation 132 'fmul' 'mul22_i8_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [8/8] (2.56ns)   --->   "%mul23_i9_2 = fmul i32 %buf1_I_2_load_1, i32 %W_imag_load_2" [fft.cpp:82]   --->   Operation 133 'fmul' 'mul23_i9_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [8/8] (2.56ns)   --->   "%mul24_i8_2 = fmul i32 %buf1_I_2_load_1, i32 %W_real_load_2" [fft.cpp:83]   --->   Operation 134 'fmul' 'mul24_i8_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [8/8] (2.56ns)   --->   "%mul25_i9_2 = fmul i32 %buf1_R_2_load_1, i32 %W_imag_load_2" [fft.cpp:83]   --->   Operation 135 'fmul' 'mul25_i9_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [8/8] (2.56ns)   --->   "%mul22_i8_3 = fmul i32 %buf1_R_3_load_1, i32 %W_real_load_3" [fft.cpp:82]   --->   Operation 136 'fmul' 'mul22_i8_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [8/8] (2.56ns)   --->   "%mul23_i9_3 = fmul i32 %buf1_I_3_load_1, i32 %W_imag_load_3" [fft.cpp:82]   --->   Operation 137 'fmul' 'mul23_i9_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [8/8] (2.56ns)   --->   "%mul24_i8_3 = fmul i32 %buf1_I_3_load_1, i32 %W_real_load_3" [fft.cpp:83]   --->   Operation 138 'fmul' 'mul24_i8_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [8/8] (2.56ns)   --->   "%mul25_i9_3 = fmul i32 %buf1_R_3_load_1, i32 %W_imag_load_3" [fft.cpp:83]   --->   Operation 139 'fmul' 'mul25_i9_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.56>
ST_5 : Operation 140 [8/8] (2.56ns)   --->   "%mul22_i8 = fmul i32 %buf1_R_load_1, i32 %W_real_load" [fft.cpp:82]   --->   Operation 140 'fmul' 'mul22_i8' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [8/8] (2.56ns)   --->   "%mul23_i9 = fmul i32 %buf1_I_load_1, i32 %W_imag_load" [fft.cpp:82]   --->   Operation 141 'fmul' 'mul23_i9' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [8/8] (2.56ns)   --->   "%mul24_i8 = fmul i32 %buf1_I_load_1, i32 %W_real_load" [fft.cpp:83]   --->   Operation 142 'fmul' 'mul24_i8' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [8/8] (2.56ns)   --->   "%mul25_i9 = fmul i32 %buf1_R_load_1, i32 %W_imag_load" [fft.cpp:83]   --->   Operation 143 'fmul' 'mul25_i9' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [6/8] (2.56ns)   --->   "%mul22_i8_1 = fmul i32 %buf1_R_1_load_1, i32 %W_real_load_1" [fft.cpp:82]   --->   Operation 144 'fmul' 'mul22_i8_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [6/8] (2.56ns)   --->   "%mul23_i9_1 = fmul i32 %buf1_I_1_load_1, i32 %W_imag_load_1" [fft.cpp:82]   --->   Operation 145 'fmul' 'mul23_i9_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [6/8] (2.56ns)   --->   "%mul24_i8_1 = fmul i32 %buf1_I_1_load_1, i32 %W_real_load_1" [fft.cpp:83]   --->   Operation 146 'fmul' 'mul24_i8_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [6/8] (2.56ns)   --->   "%mul25_i9_1 = fmul i32 %buf1_R_1_load_1, i32 %W_imag_load_1" [fft.cpp:83]   --->   Operation 147 'fmul' 'mul25_i9_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [7/8] (2.56ns)   --->   "%mul22_i8_2 = fmul i32 %buf1_R_2_load_1, i32 %W_real_load_2" [fft.cpp:82]   --->   Operation 148 'fmul' 'mul22_i8_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [7/8] (2.56ns)   --->   "%mul23_i9_2 = fmul i32 %buf1_I_2_load_1, i32 %W_imag_load_2" [fft.cpp:82]   --->   Operation 149 'fmul' 'mul23_i9_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [7/8] (2.56ns)   --->   "%mul24_i8_2 = fmul i32 %buf1_I_2_load_1, i32 %W_real_load_2" [fft.cpp:83]   --->   Operation 150 'fmul' 'mul24_i8_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [7/8] (2.56ns)   --->   "%mul25_i9_2 = fmul i32 %buf1_R_2_load_1, i32 %W_imag_load_2" [fft.cpp:83]   --->   Operation 151 'fmul' 'mul25_i9_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [7/8] (2.56ns)   --->   "%mul22_i8_3 = fmul i32 %buf1_R_3_load_1, i32 %W_real_load_3" [fft.cpp:82]   --->   Operation 152 'fmul' 'mul22_i8_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [7/8] (2.56ns)   --->   "%mul23_i9_3 = fmul i32 %buf1_I_3_load_1, i32 %W_imag_load_3" [fft.cpp:82]   --->   Operation 153 'fmul' 'mul23_i9_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [7/8] (2.56ns)   --->   "%mul24_i8_3 = fmul i32 %buf1_I_3_load_1, i32 %W_real_load_3" [fft.cpp:83]   --->   Operation 154 'fmul' 'mul24_i8_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [7/8] (2.56ns)   --->   "%mul25_i9_3 = fmul i32 %buf1_R_3_load_1, i32 %W_imag_load_3" [fft.cpp:83]   --->   Operation 155 'fmul' 'mul25_i9_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.56>
ST_6 : Operation 156 [7/8] (2.56ns)   --->   "%mul22_i8 = fmul i32 %buf1_R_load_1, i32 %W_real_load" [fft.cpp:82]   --->   Operation 156 'fmul' 'mul22_i8' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [7/8] (2.56ns)   --->   "%mul23_i9 = fmul i32 %buf1_I_load_1, i32 %W_imag_load" [fft.cpp:82]   --->   Operation 157 'fmul' 'mul23_i9' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [7/8] (2.56ns)   --->   "%mul24_i8 = fmul i32 %buf1_I_load_1, i32 %W_real_load" [fft.cpp:83]   --->   Operation 158 'fmul' 'mul24_i8' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [7/8] (2.56ns)   --->   "%mul25_i9 = fmul i32 %buf1_R_load_1, i32 %W_imag_load" [fft.cpp:83]   --->   Operation 159 'fmul' 'mul25_i9' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [5/8] (2.56ns)   --->   "%mul22_i8_1 = fmul i32 %buf1_R_1_load_1, i32 %W_real_load_1" [fft.cpp:82]   --->   Operation 160 'fmul' 'mul22_i8_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [5/8] (2.56ns)   --->   "%mul23_i9_1 = fmul i32 %buf1_I_1_load_1, i32 %W_imag_load_1" [fft.cpp:82]   --->   Operation 161 'fmul' 'mul23_i9_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [5/8] (2.56ns)   --->   "%mul24_i8_1 = fmul i32 %buf1_I_1_load_1, i32 %W_real_load_1" [fft.cpp:83]   --->   Operation 162 'fmul' 'mul24_i8_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [5/8] (2.56ns)   --->   "%mul25_i9_1 = fmul i32 %buf1_R_1_load_1, i32 %W_imag_load_1" [fft.cpp:83]   --->   Operation 163 'fmul' 'mul25_i9_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [6/8] (2.56ns)   --->   "%mul22_i8_2 = fmul i32 %buf1_R_2_load_1, i32 %W_real_load_2" [fft.cpp:82]   --->   Operation 164 'fmul' 'mul22_i8_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [6/8] (2.56ns)   --->   "%mul23_i9_2 = fmul i32 %buf1_I_2_load_1, i32 %W_imag_load_2" [fft.cpp:82]   --->   Operation 165 'fmul' 'mul23_i9_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 166 [6/8] (2.56ns)   --->   "%mul24_i8_2 = fmul i32 %buf1_I_2_load_1, i32 %W_real_load_2" [fft.cpp:83]   --->   Operation 166 'fmul' 'mul24_i8_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [6/8] (2.56ns)   --->   "%mul25_i9_2 = fmul i32 %buf1_R_2_load_1, i32 %W_imag_load_2" [fft.cpp:83]   --->   Operation 167 'fmul' 'mul25_i9_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 168 [6/8] (2.56ns)   --->   "%mul22_i8_3 = fmul i32 %buf1_R_3_load_1, i32 %W_real_load_3" [fft.cpp:82]   --->   Operation 168 'fmul' 'mul22_i8_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [6/8] (2.56ns)   --->   "%mul23_i9_3 = fmul i32 %buf1_I_3_load_1, i32 %W_imag_load_3" [fft.cpp:82]   --->   Operation 169 'fmul' 'mul23_i9_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [6/8] (2.56ns)   --->   "%mul24_i8_3 = fmul i32 %buf1_I_3_load_1, i32 %W_real_load_3" [fft.cpp:83]   --->   Operation 170 'fmul' 'mul24_i8_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [6/8] (2.56ns)   --->   "%mul25_i9_3 = fmul i32 %buf1_R_3_load_1, i32 %W_imag_load_3" [fft.cpp:83]   --->   Operation 171 'fmul' 'mul25_i9_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.56>
ST_7 : Operation 172 [6/8] (2.56ns)   --->   "%mul22_i8 = fmul i32 %buf1_R_load_1, i32 %W_real_load" [fft.cpp:82]   --->   Operation 172 'fmul' 'mul22_i8' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [6/8] (2.56ns)   --->   "%mul23_i9 = fmul i32 %buf1_I_load_1, i32 %W_imag_load" [fft.cpp:82]   --->   Operation 173 'fmul' 'mul23_i9' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [6/8] (2.56ns)   --->   "%mul24_i8 = fmul i32 %buf1_I_load_1, i32 %W_real_load" [fft.cpp:83]   --->   Operation 174 'fmul' 'mul24_i8' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 175 [6/8] (2.56ns)   --->   "%mul25_i9 = fmul i32 %buf1_R_load_1, i32 %W_imag_load" [fft.cpp:83]   --->   Operation 175 'fmul' 'mul25_i9' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 176 [4/8] (2.56ns)   --->   "%mul22_i8_1 = fmul i32 %buf1_R_1_load_1, i32 %W_real_load_1" [fft.cpp:82]   --->   Operation 176 'fmul' 'mul22_i8_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 177 [4/8] (2.56ns)   --->   "%mul23_i9_1 = fmul i32 %buf1_I_1_load_1, i32 %W_imag_load_1" [fft.cpp:82]   --->   Operation 177 'fmul' 'mul23_i9_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 178 [4/8] (2.56ns)   --->   "%mul24_i8_1 = fmul i32 %buf1_I_1_load_1, i32 %W_real_load_1" [fft.cpp:83]   --->   Operation 178 'fmul' 'mul24_i8_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 179 [4/8] (2.56ns)   --->   "%mul25_i9_1 = fmul i32 %buf1_R_1_load_1, i32 %W_imag_load_1" [fft.cpp:83]   --->   Operation 179 'fmul' 'mul25_i9_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 180 [5/8] (2.56ns)   --->   "%mul22_i8_2 = fmul i32 %buf1_R_2_load_1, i32 %W_real_load_2" [fft.cpp:82]   --->   Operation 180 'fmul' 'mul22_i8_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 181 [5/8] (2.56ns)   --->   "%mul23_i9_2 = fmul i32 %buf1_I_2_load_1, i32 %W_imag_load_2" [fft.cpp:82]   --->   Operation 181 'fmul' 'mul23_i9_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 182 [5/8] (2.56ns)   --->   "%mul24_i8_2 = fmul i32 %buf1_I_2_load_1, i32 %W_real_load_2" [fft.cpp:83]   --->   Operation 182 'fmul' 'mul24_i8_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 183 [5/8] (2.56ns)   --->   "%mul25_i9_2 = fmul i32 %buf1_R_2_load_1, i32 %W_imag_load_2" [fft.cpp:83]   --->   Operation 183 'fmul' 'mul25_i9_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 184 [5/8] (2.56ns)   --->   "%mul22_i8_3 = fmul i32 %buf1_R_3_load_1, i32 %W_real_load_3" [fft.cpp:82]   --->   Operation 184 'fmul' 'mul22_i8_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 185 [5/8] (2.56ns)   --->   "%mul23_i9_3 = fmul i32 %buf1_I_3_load_1, i32 %W_imag_load_3" [fft.cpp:82]   --->   Operation 185 'fmul' 'mul23_i9_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 186 [5/8] (2.56ns)   --->   "%mul24_i8_3 = fmul i32 %buf1_I_3_load_1, i32 %W_real_load_3" [fft.cpp:83]   --->   Operation 186 'fmul' 'mul24_i8_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 187 [5/8] (2.56ns)   --->   "%mul25_i9_3 = fmul i32 %buf1_R_3_load_1, i32 %W_imag_load_3" [fft.cpp:83]   --->   Operation 187 'fmul' 'mul25_i9_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.56>
ST_8 : Operation 188 [5/8] (2.56ns)   --->   "%mul22_i8 = fmul i32 %buf1_R_load_1, i32 %W_real_load" [fft.cpp:82]   --->   Operation 188 'fmul' 'mul22_i8' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 189 [5/8] (2.56ns)   --->   "%mul23_i9 = fmul i32 %buf1_I_load_1, i32 %W_imag_load" [fft.cpp:82]   --->   Operation 189 'fmul' 'mul23_i9' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 190 [5/8] (2.56ns)   --->   "%mul24_i8 = fmul i32 %buf1_I_load_1, i32 %W_real_load" [fft.cpp:83]   --->   Operation 190 'fmul' 'mul24_i8' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 191 [5/8] (2.56ns)   --->   "%mul25_i9 = fmul i32 %buf1_R_load_1, i32 %W_imag_load" [fft.cpp:83]   --->   Operation 191 'fmul' 'mul25_i9' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 192 [3/8] (2.56ns)   --->   "%mul22_i8_1 = fmul i32 %buf1_R_1_load_1, i32 %W_real_load_1" [fft.cpp:82]   --->   Operation 192 'fmul' 'mul22_i8_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 193 [3/8] (2.56ns)   --->   "%mul23_i9_1 = fmul i32 %buf1_I_1_load_1, i32 %W_imag_load_1" [fft.cpp:82]   --->   Operation 193 'fmul' 'mul23_i9_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [3/8] (2.56ns)   --->   "%mul24_i8_1 = fmul i32 %buf1_I_1_load_1, i32 %W_real_load_1" [fft.cpp:83]   --->   Operation 194 'fmul' 'mul24_i8_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 195 [3/8] (2.56ns)   --->   "%mul25_i9_1 = fmul i32 %buf1_R_1_load_1, i32 %W_imag_load_1" [fft.cpp:83]   --->   Operation 195 'fmul' 'mul25_i9_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 196 [4/8] (2.56ns)   --->   "%mul22_i8_2 = fmul i32 %buf1_R_2_load_1, i32 %W_real_load_2" [fft.cpp:82]   --->   Operation 196 'fmul' 'mul22_i8_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 197 [4/8] (2.56ns)   --->   "%mul23_i9_2 = fmul i32 %buf1_I_2_load_1, i32 %W_imag_load_2" [fft.cpp:82]   --->   Operation 197 'fmul' 'mul23_i9_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 198 [4/8] (2.56ns)   --->   "%mul24_i8_2 = fmul i32 %buf1_I_2_load_1, i32 %W_real_load_2" [fft.cpp:83]   --->   Operation 198 'fmul' 'mul24_i8_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [4/8] (2.56ns)   --->   "%mul25_i9_2 = fmul i32 %buf1_R_2_load_1, i32 %W_imag_load_2" [fft.cpp:83]   --->   Operation 199 'fmul' 'mul25_i9_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 200 [4/8] (2.56ns)   --->   "%mul22_i8_3 = fmul i32 %buf1_R_3_load_1, i32 %W_real_load_3" [fft.cpp:82]   --->   Operation 200 'fmul' 'mul22_i8_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 201 [4/8] (2.56ns)   --->   "%mul23_i9_3 = fmul i32 %buf1_I_3_load_1, i32 %W_imag_load_3" [fft.cpp:82]   --->   Operation 201 'fmul' 'mul23_i9_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 202 [4/8] (2.56ns)   --->   "%mul24_i8_3 = fmul i32 %buf1_I_3_load_1, i32 %W_real_load_3" [fft.cpp:83]   --->   Operation 202 'fmul' 'mul24_i8_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 203 [4/8] (2.56ns)   --->   "%mul25_i9_3 = fmul i32 %buf1_R_3_load_1, i32 %W_imag_load_3" [fft.cpp:83]   --->   Operation 203 'fmul' 'mul25_i9_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.56>
ST_9 : Operation 204 [4/8] (2.56ns)   --->   "%mul22_i8 = fmul i32 %buf1_R_load_1, i32 %W_real_load" [fft.cpp:82]   --->   Operation 204 'fmul' 'mul22_i8' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 205 [4/8] (2.56ns)   --->   "%mul23_i9 = fmul i32 %buf1_I_load_1, i32 %W_imag_load" [fft.cpp:82]   --->   Operation 205 'fmul' 'mul23_i9' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 206 [4/8] (2.56ns)   --->   "%mul24_i8 = fmul i32 %buf1_I_load_1, i32 %W_real_load" [fft.cpp:83]   --->   Operation 206 'fmul' 'mul24_i8' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 207 [4/8] (2.56ns)   --->   "%mul25_i9 = fmul i32 %buf1_R_load_1, i32 %W_imag_load" [fft.cpp:83]   --->   Operation 207 'fmul' 'mul25_i9' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 208 [2/8] (2.56ns)   --->   "%mul22_i8_1 = fmul i32 %buf1_R_1_load_1, i32 %W_real_load_1" [fft.cpp:82]   --->   Operation 208 'fmul' 'mul22_i8_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 209 [2/8] (2.56ns)   --->   "%mul23_i9_1 = fmul i32 %buf1_I_1_load_1, i32 %W_imag_load_1" [fft.cpp:82]   --->   Operation 209 'fmul' 'mul23_i9_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 210 [2/8] (2.56ns)   --->   "%mul24_i8_1 = fmul i32 %buf1_I_1_load_1, i32 %W_real_load_1" [fft.cpp:83]   --->   Operation 210 'fmul' 'mul24_i8_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 211 [2/8] (2.56ns)   --->   "%mul25_i9_1 = fmul i32 %buf1_R_1_load_1, i32 %W_imag_load_1" [fft.cpp:83]   --->   Operation 211 'fmul' 'mul25_i9_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 212 [3/8] (2.56ns)   --->   "%mul22_i8_2 = fmul i32 %buf1_R_2_load_1, i32 %W_real_load_2" [fft.cpp:82]   --->   Operation 212 'fmul' 'mul22_i8_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 213 [3/8] (2.56ns)   --->   "%mul23_i9_2 = fmul i32 %buf1_I_2_load_1, i32 %W_imag_load_2" [fft.cpp:82]   --->   Operation 213 'fmul' 'mul23_i9_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 214 [3/8] (2.56ns)   --->   "%mul24_i8_2 = fmul i32 %buf1_I_2_load_1, i32 %W_real_load_2" [fft.cpp:83]   --->   Operation 214 'fmul' 'mul24_i8_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 215 [3/8] (2.56ns)   --->   "%mul25_i9_2 = fmul i32 %buf1_R_2_load_1, i32 %W_imag_load_2" [fft.cpp:83]   --->   Operation 215 'fmul' 'mul25_i9_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 216 [3/8] (2.56ns)   --->   "%mul22_i8_3 = fmul i32 %buf1_R_3_load_1, i32 %W_real_load_3" [fft.cpp:82]   --->   Operation 216 'fmul' 'mul22_i8_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 217 [3/8] (2.56ns)   --->   "%mul23_i9_3 = fmul i32 %buf1_I_3_load_1, i32 %W_imag_load_3" [fft.cpp:82]   --->   Operation 217 'fmul' 'mul23_i9_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 218 [3/8] (2.56ns)   --->   "%mul24_i8_3 = fmul i32 %buf1_I_3_load_1, i32 %W_real_load_3" [fft.cpp:83]   --->   Operation 218 'fmul' 'mul24_i8_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 219 [3/8] (2.56ns)   --->   "%mul25_i9_3 = fmul i32 %buf1_R_3_load_1, i32 %W_imag_load_3" [fft.cpp:83]   --->   Operation 219 'fmul' 'mul25_i9_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.56>
ST_10 : Operation 220 [3/8] (2.56ns)   --->   "%mul22_i8 = fmul i32 %buf1_R_load_1, i32 %W_real_load" [fft.cpp:82]   --->   Operation 220 'fmul' 'mul22_i8' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 221 [3/8] (2.56ns)   --->   "%mul23_i9 = fmul i32 %buf1_I_load_1, i32 %W_imag_load" [fft.cpp:82]   --->   Operation 221 'fmul' 'mul23_i9' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 222 [3/8] (2.56ns)   --->   "%mul24_i8 = fmul i32 %buf1_I_load_1, i32 %W_real_load" [fft.cpp:83]   --->   Operation 222 'fmul' 'mul24_i8' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 223 [3/8] (2.56ns)   --->   "%mul25_i9 = fmul i32 %buf1_R_load_1, i32 %W_imag_load" [fft.cpp:83]   --->   Operation 223 'fmul' 'mul25_i9' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 224 [1/8] (2.56ns)   --->   "%mul22_i8_1 = fmul i32 %buf1_R_1_load_1, i32 %W_real_load_1" [fft.cpp:82]   --->   Operation 224 'fmul' 'mul22_i8_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 225 [1/8] (2.56ns)   --->   "%mul23_i9_1 = fmul i32 %buf1_I_1_load_1, i32 %W_imag_load_1" [fft.cpp:82]   --->   Operation 225 'fmul' 'mul23_i9_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 226 [1/8] (2.56ns)   --->   "%mul24_i8_1 = fmul i32 %buf1_I_1_load_1, i32 %W_real_load_1" [fft.cpp:83]   --->   Operation 226 'fmul' 'mul24_i8_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 227 [1/8] (2.56ns)   --->   "%mul25_i9_1 = fmul i32 %buf1_R_1_load_1, i32 %W_imag_load_1" [fft.cpp:83]   --->   Operation 227 'fmul' 'mul25_i9_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 228 [2/8] (2.56ns)   --->   "%mul22_i8_2 = fmul i32 %buf1_R_2_load_1, i32 %W_real_load_2" [fft.cpp:82]   --->   Operation 228 'fmul' 'mul22_i8_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 229 [2/8] (2.56ns)   --->   "%mul23_i9_2 = fmul i32 %buf1_I_2_load_1, i32 %W_imag_load_2" [fft.cpp:82]   --->   Operation 229 'fmul' 'mul23_i9_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 230 [2/8] (2.56ns)   --->   "%mul24_i8_2 = fmul i32 %buf1_I_2_load_1, i32 %W_real_load_2" [fft.cpp:83]   --->   Operation 230 'fmul' 'mul24_i8_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 231 [2/8] (2.56ns)   --->   "%mul25_i9_2 = fmul i32 %buf1_R_2_load_1, i32 %W_imag_load_2" [fft.cpp:83]   --->   Operation 231 'fmul' 'mul25_i9_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 232 [2/8] (2.56ns)   --->   "%mul22_i8_3 = fmul i32 %buf1_R_3_load_1, i32 %W_real_load_3" [fft.cpp:82]   --->   Operation 232 'fmul' 'mul22_i8_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 233 [2/8] (2.56ns)   --->   "%mul23_i9_3 = fmul i32 %buf1_I_3_load_1, i32 %W_imag_load_3" [fft.cpp:82]   --->   Operation 233 'fmul' 'mul23_i9_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 234 [2/8] (2.56ns)   --->   "%mul24_i8_3 = fmul i32 %buf1_I_3_load_1, i32 %W_real_load_3" [fft.cpp:83]   --->   Operation 234 'fmul' 'mul24_i8_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 235 [2/8] (2.56ns)   --->   "%mul25_i9_3 = fmul i32 %buf1_R_3_load_1, i32 %W_imag_load_3" [fft.cpp:83]   --->   Operation 235 'fmul' 'mul25_i9_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.12>
ST_11 : Operation 236 [2/8] (2.56ns)   --->   "%mul22_i8 = fmul i32 %buf1_R_load_1, i32 %W_real_load" [fft.cpp:82]   --->   Operation 236 'fmul' 'mul22_i8' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 237 [2/8] (2.56ns)   --->   "%mul23_i9 = fmul i32 %buf1_I_load_1, i32 %W_imag_load" [fft.cpp:82]   --->   Operation 237 'fmul' 'mul23_i9' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 238 [2/8] (2.56ns)   --->   "%mul24_i8 = fmul i32 %buf1_I_load_1, i32 %W_real_load" [fft.cpp:83]   --->   Operation 238 'fmul' 'mul24_i8' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 239 [2/8] (2.56ns)   --->   "%mul25_i9 = fmul i32 %buf1_R_load_1, i32 %W_imag_load" [fft.cpp:83]   --->   Operation 239 'fmul' 'mul25_i9' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 240 [13/13] (3.12ns)   --->   "%t_R_9_1 = fsub i32 %mul22_i8_1, i32 %mul23_i9_1" [fft.cpp:82]   --->   Operation 240 'fsub' 't_R_9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 241 [13/13] (3.12ns)   --->   "%t_I_9_1 = fadd i32 %mul24_i8_1, i32 %mul25_i9_1" [fft.cpp:83]   --->   Operation 241 'fadd' 't_I_9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 242 [1/8] (2.56ns)   --->   "%mul22_i8_2 = fmul i32 %buf1_R_2_load_1, i32 %W_real_load_2" [fft.cpp:82]   --->   Operation 242 'fmul' 'mul22_i8_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 243 [1/8] (2.56ns)   --->   "%mul23_i9_2 = fmul i32 %buf1_I_2_load_1, i32 %W_imag_load_2" [fft.cpp:82]   --->   Operation 243 'fmul' 'mul23_i9_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 244 [1/8] (2.56ns)   --->   "%mul24_i8_2 = fmul i32 %buf1_I_2_load_1, i32 %W_real_load_2" [fft.cpp:83]   --->   Operation 244 'fmul' 'mul24_i8_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 245 [1/8] (2.56ns)   --->   "%mul25_i9_2 = fmul i32 %buf1_R_2_load_1, i32 %W_imag_load_2" [fft.cpp:83]   --->   Operation 245 'fmul' 'mul25_i9_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 246 [1/8] (2.56ns)   --->   "%mul22_i8_3 = fmul i32 %buf1_R_3_load_1, i32 %W_real_load_3" [fft.cpp:82]   --->   Operation 246 'fmul' 'mul22_i8_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 247 [1/8] (2.56ns)   --->   "%mul23_i9_3 = fmul i32 %buf1_I_3_load_1, i32 %W_imag_load_3" [fft.cpp:82]   --->   Operation 247 'fmul' 'mul23_i9_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 248 [1/8] (2.56ns)   --->   "%mul24_i8_3 = fmul i32 %buf1_I_3_load_1, i32 %W_real_load_3" [fft.cpp:83]   --->   Operation 248 'fmul' 'mul24_i8_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 249 [1/8] (2.56ns)   --->   "%mul25_i9_3 = fmul i32 %buf1_R_3_load_1, i32 %W_imag_load_3" [fft.cpp:83]   --->   Operation 249 'fmul' 'mul25_i9_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.12>
ST_12 : Operation 250 [1/8] (2.56ns)   --->   "%mul22_i8 = fmul i32 %buf1_R_load_1, i32 %W_real_load" [fft.cpp:82]   --->   Operation 250 'fmul' 'mul22_i8' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 251 [1/8] (2.56ns)   --->   "%mul23_i9 = fmul i32 %buf1_I_load_1, i32 %W_imag_load" [fft.cpp:82]   --->   Operation 251 'fmul' 'mul23_i9' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 252 [1/8] (2.56ns)   --->   "%mul24_i8 = fmul i32 %buf1_I_load_1, i32 %W_real_load" [fft.cpp:83]   --->   Operation 252 'fmul' 'mul24_i8' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 253 [1/8] (2.56ns)   --->   "%mul25_i9 = fmul i32 %buf1_R_load_1, i32 %W_imag_load" [fft.cpp:83]   --->   Operation 253 'fmul' 'mul25_i9' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 254 [12/13] (3.12ns)   --->   "%t_R_9_1 = fsub i32 %mul22_i8_1, i32 %mul23_i9_1" [fft.cpp:82]   --->   Operation 254 'fsub' 't_R_9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 255 [12/13] (3.12ns)   --->   "%t_I_9_1 = fadd i32 %mul24_i8_1, i32 %mul25_i9_1" [fft.cpp:83]   --->   Operation 255 'fadd' 't_I_9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 256 [13/13] (3.12ns)   --->   "%t_R_9_2 = fsub i32 %mul22_i8_2, i32 %mul23_i9_2" [fft.cpp:82]   --->   Operation 256 'fsub' 't_R_9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 257 [13/13] (3.12ns)   --->   "%t_I_9_2 = fadd i32 %mul24_i8_2, i32 %mul25_i9_2" [fft.cpp:83]   --->   Operation 257 'fadd' 't_I_9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 258 [13/13] (3.12ns)   --->   "%t_R_9_3 = fsub i32 %mul22_i8_3, i32 %mul23_i9_3" [fft.cpp:82]   --->   Operation 258 'fsub' 't_R_9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 259 [13/13] (3.12ns)   --->   "%t_I_9_3 = fadd i32 %mul24_i8_3, i32 %mul25_i9_3" [fft.cpp:83]   --->   Operation 259 'fadd' 't_I_9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.12>
ST_13 : Operation 260 [13/13] (3.12ns)   --->   "%t_R_9 = fsub i32 %mul22_i8, i32 %mul23_i9" [fft.cpp:82]   --->   Operation 260 'fsub' 't_R_9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 261 [13/13] (3.12ns)   --->   "%t_I_9 = fadd i32 %mul24_i8, i32 %mul25_i9" [fft.cpp:83]   --->   Operation 261 'fadd' 't_I_9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 262 [11/13] (3.12ns)   --->   "%t_R_9_1 = fsub i32 %mul22_i8_1, i32 %mul23_i9_1" [fft.cpp:82]   --->   Operation 262 'fsub' 't_R_9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 263 [11/13] (3.12ns)   --->   "%t_I_9_1 = fadd i32 %mul24_i8_1, i32 %mul25_i9_1" [fft.cpp:83]   --->   Operation 263 'fadd' 't_I_9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 264 [12/13] (3.12ns)   --->   "%t_R_9_2 = fsub i32 %mul22_i8_2, i32 %mul23_i9_2" [fft.cpp:82]   --->   Operation 264 'fsub' 't_R_9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 265 [12/13] (3.12ns)   --->   "%t_I_9_2 = fadd i32 %mul24_i8_2, i32 %mul25_i9_2" [fft.cpp:83]   --->   Operation 265 'fadd' 't_I_9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 266 [12/13] (3.12ns)   --->   "%t_R_9_3 = fsub i32 %mul22_i8_3, i32 %mul23_i9_3" [fft.cpp:82]   --->   Operation 266 'fsub' 't_R_9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 267 [12/13] (3.12ns)   --->   "%t_I_9_3 = fadd i32 %mul24_i8_3, i32 %mul25_i9_3" [fft.cpp:83]   --->   Operation 267 'fadd' 't_I_9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.12>
ST_14 : Operation 268 [12/13] (3.12ns)   --->   "%t_R_9 = fsub i32 %mul22_i8, i32 %mul23_i9" [fft.cpp:82]   --->   Operation 268 'fsub' 't_R_9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 269 [12/13] (3.12ns)   --->   "%t_I_9 = fadd i32 %mul24_i8, i32 %mul25_i9" [fft.cpp:83]   --->   Operation 269 'fadd' 't_I_9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 270 [10/13] (3.12ns)   --->   "%t_R_9_1 = fsub i32 %mul22_i8_1, i32 %mul23_i9_1" [fft.cpp:82]   --->   Operation 270 'fsub' 't_R_9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 271 [10/13] (3.12ns)   --->   "%t_I_9_1 = fadd i32 %mul24_i8_1, i32 %mul25_i9_1" [fft.cpp:83]   --->   Operation 271 'fadd' 't_I_9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 272 [11/13] (3.12ns)   --->   "%t_R_9_2 = fsub i32 %mul22_i8_2, i32 %mul23_i9_2" [fft.cpp:82]   --->   Operation 272 'fsub' 't_R_9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 273 [11/13] (3.12ns)   --->   "%t_I_9_2 = fadd i32 %mul24_i8_2, i32 %mul25_i9_2" [fft.cpp:83]   --->   Operation 273 'fadd' 't_I_9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 274 [11/13] (3.12ns)   --->   "%t_R_9_3 = fsub i32 %mul22_i8_3, i32 %mul23_i9_3" [fft.cpp:82]   --->   Operation 274 'fsub' 't_R_9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 275 [11/13] (3.12ns)   --->   "%t_I_9_3 = fadd i32 %mul24_i8_3, i32 %mul25_i9_3" [fft.cpp:83]   --->   Operation 275 'fadd' 't_I_9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.12>
ST_15 : Operation 276 [11/13] (3.12ns)   --->   "%t_R_9 = fsub i32 %mul22_i8, i32 %mul23_i9" [fft.cpp:82]   --->   Operation 276 'fsub' 't_R_9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 277 [11/13] (3.12ns)   --->   "%t_I_9 = fadd i32 %mul24_i8, i32 %mul25_i9" [fft.cpp:83]   --->   Operation 277 'fadd' 't_I_9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 278 [9/13] (3.12ns)   --->   "%t_R_9_1 = fsub i32 %mul22_i8_1, i32 %mul23_i9_1" [fft.cpp:82]   --->   Operation 278 'fsub' 't_R_9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 279 [9/13] (3.12ns)   --->   "%t_I_9_1 = fadd i32 %mul24_i8_1, i32 %mul25_i9_1" [fft.cpp:83]   --->   Operation 279 'fadd' 't_I_9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 280 [10/13] (3.12ns)   --->   "%t_R_9_2 = fsub i32 %mul22_i8_2, i32 %mul23_i9_2" [fft.cpp:82]   --->   Operation 280 'fsub' 't_R_9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 281 [10/13] (3.12ns)   --->   "%t_I_9_2 = fadd i32 %mul24_i8_2, i32 %mul25_i9_2" [fft.cpp:83]   --->   Operation 281 'fadd' 't_I_9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 282 [10/13] (3.12ns)   --->   "%t_R_9_3 = fsub i32 %mul22_i8_3, i32 %mul23_i9_3" [fft.cpp:82]   --->   Operation 282 'fsub' 't_R_9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 283 [10/13] (3.12ns)   --->   "%t_I_9_3 = fadd i32 %mul24_i8_3, i32 %mul25_i9_3" [fft.cpp:83]   --->   Operation 283 'fadd' 't_I_9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.12>
ST_16 : Operation 284 [10/13] (3.12ns)   --->   "%t_R_9 = fsub i32 %mul22_i8, i32 %mul23_i9" [fft.cpp:82]   --->   Operation 284 'fsub' 't_R_9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 285 [10/13] (3.12ns)   --->   "%t_I_9 = fadd i32 %mul24_i8, i32 %mul25_i9" [fft.cpp:83]   --->   Operation 285 'fadd' 't_I_9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 286 [8/13] (3.12ns)   --->   "%t_R_9_1 = fsub i32 %mul22_i8_1, i32 %mul23_i9_1" [fft.cpp:82]   --->   Operation 286 'fsub' 't_R_9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 287 [8/13] (3.12ns)   --->   "%t_I_9_1 = fadd i32 %mul24_i8_1, i32 %mul25_i9_1" [fft.cpp:83]   --->   Operation 287 'fadd' 't_I_9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 288 [9/13] (3.12ns)   --->   "%t_R_9_2 = fsub i32 %mul22_i8_2, i32 %mul23_i9_2" [fft.cpp:82]   --->   Operation 288 'fsub' 't_R_9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 289 [9/13] (3.12ns)   --->   "%t_I_9_2 = fadd i32 %mul24_i8_2, i32 %mul25_i9_2" [fft.cpp:83]   --->   Operation 289 'fadd' 't_I_9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 290 [9/13] (3.12ns)   --->   "%t_R_9_3 = fsub i32 %mul22_i8_3, i32 %mul23_i9_3" [fft.cpp:82]   --->   Operation 290 'fsub' 't_R_9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 291 [9/13] (3.12ns)   --->   "%t_I_9_3 = fadd i32 %mul24_i8_3, i32 %mul25_i9_3" [fft.cpp:83]   --->   Operation 291 'fadd' 't_I_9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.12>
ST_17 : Operation 292 [9/13] (3.12ns)   --->   "%t_R_9 = fsub i32 %mul22_i8, i32 %mul23_i9" [fft.cpp:82]   --->   Operation 292 'fsub' 't_R_9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 293 [9/13] (3.12ns)   --->   "%t_I_9 = fadd i32 %mul24_i8, i32 %mul25_i9" [fft.cpp:83]   --->   Operation 293 'fadd' 't_I_9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 294 [7/13] (3.12ns)   --->   "%t_R_9_1 = fsub i32 %mul22_i8_1, i32 %mul23_i9_1" [fft.cpp:82]   --->   Operation 294 'fsub' 't_R_9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 295 [7/13] (3.12ns)   --->   "%t_I_9_1 = fadd i32 %mul24_i8_1, i32 %mul25_i9_1" [fft.cpp:83]   --->   Operation 295 'fadd' 't_I_9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 296 [8/13] (3.12ns)   --->   "%t_R_9_2 = fsub i32 %mul22_i8_2, i32 %mul23_i9_2" [fft.cpp:82]   --->   Operation 296 'fsub' 't_R_9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 297 [8/13] (3.12ns)   --->   "%t_I_9_2 = fadd i32 %mul24_i8_2, i32 %mul25_i9_2" [fft.cpp:83]   --->   Operation 297 'fadd' 't_I_9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 298 [8/13] (3.12ns)   --->   "%t_R_9_3 = fsub i32 %mul22_i8_3, i32 %mul23_i9_3" [fft.cpp:82]   --->   Operation 298 'fsub' 't_R_9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 299 [8/13] (3.12ns)   --->   "%t_I_9_3 = fadd i32 %mul24_i8_3, i32 %mul25_i9_3" [fft.cpp:83]   --->   Operation 299 'fadd' 't_I_9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.12>
ST_18 : Operation 300 [8/13] (3.12ns)   --->   "%t_R_9 = fsub i32 %mul22_i8, i32 %mul23_i9" [fft.cpp:82]   --->   Operation 300 'fsub' 't_R_9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 301 [8/13] (3.12ns)   --->   "%t_I_9 = fadd i32 %mul24_i8, i32 %mul25_i9" [fft.cpp:83]   --->   Operation 301 'fadd' 't_I_9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 302 [6/13] (3.12ns)   --->   "%t_R_9_1 = fsub i32 %mul22_i8_1, i32 %mul23_i9_1" [fft.cpp:82]   --->   Operation 302 'fsub' 't_R_9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 303 [6/13] (3.12ns)   --->   "%t_I_9_1 = fadd i32 %mul24_i8_1, i32 %mul25_i9_1" [fft.cpp:83]   --->   Operation 303 'fadd' 't_I_9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 304 [7/13] (3.12ns)   --->   "%t_R_9_2 = fsub i32 %mul22_i8_2, i32 %mul23_i9_2" [fft.cpp:82]   --->   Operation 304 'fsub' 't_R_9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 305 [7/13] (3.12ns)   --->   "%t_I_9_2 = fadd i32 %mul24_i8_2, i32 %mul25_i9_2" [fft.cpp:83]   --->   Operation 305 'fadd' 't_I_9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 306 [7/13] (3.12ns)   --->   "%t_R_9_3 = fsub i32 %mul22_i8_3, i32 %mul23_i9_3" [fft.cpp:82]   --->   Operation 306 'fsub' 't_R_9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 307 [7/13] (3.12ns)   --->   "%t_I_9_3 = fadd i32 %mul24_i8_3, i32 %mul25_i9_3" [fft.cpp:83]   --->   Operation 307 'fadd' 't_I_9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.12>
ST_19 : Operation 308 [7/13] (3.12ns)   --->   "%t_R_9 = fsub i32 %mul22_i8, i32 %mul23_i9" [fft.cpp:82]   --->   Operation 308 'fsub' 't_R_9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 309 [7/13] (3.12ns)   --->   "%t_I_9 = fadd i32 %mul24_i8, i32 %mul25_i9" [fft.cpp:83]   --->   Operation 309 'fadd' 't_I_9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 310 [5/13] (3.12ns)   --->   "%t_R_9_1 = fsub i32 %mul22_i8_1, i32 %mul23_i9_1" [fft.cpp:82]   --->   Operation 310 'fsub' 't_R_9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 311 [5/13] (3.12ns)   --->   "%t_I_9_1 = fadd i32 %mul24_i8_1, i32 %mul25_i9_1" [fft.cpp:83]   --->   Operation 311 'fadd' 't_I_9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 312 [6/13] (3.12ns)   --->   "%t_R_9_2 = fsub i32 %mul22_i8_2, i32 %mul23_i9_2" [fft.cpp:82]   --->   Operation 312 'fsub' 't_R_9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 313 [6/13] (3.12ns)   --->   "%t_I_9_2 = fadd i32 %mul24_i8_2, i32 %mul25_i9_2" [fft.cpp:83]   --->   Operation 313 'fadd' 't_I_9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 314 [6/13] (3.12ns)   --->   "%t_R_9_3 = fsub i32 %mul22_i8_3, i32 %mul23_i9_3" [fft.cpp:82]   --->   Operation 314 'fsub' 't_R_9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 315 [6/13] (3.12ns)   --->   "%t_I_9_3 = fadd i32 %mul24_i8_3, i32 %mul25_i9_3" [fft.cpp:83]   --->   Operation 315 'fadd' 't_I_9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.12>
ST_20 : Operation 316 [6/13] (3.12ns)   --->   "%t_R_9 = fsub i32 %mul22_i8, i32 %mul23_i9" [fft.cpp:82]   --->   Operation 316 'fsub' 't_R_9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 317 [6/13] (3.12ns)   --->   "%t_I_9 = fadd i32 %mul24_i8, i32 %mul25_i9" [fft.cpp:83]   --->   Operation 317 'fadd' 't_I_9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 318 [4/13] (3.12ns)   --->   "%t_R_9_1 = fsub i32 %mul22_i8_1, i32 %mul23_i9_1" [fft.cpp:82]   --->   Operation 318 'fsub' 't_R_9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 319 [4/13] (3.12ns)   --->   "%t_I_9_1 = fadd i32 %mul24_i8_1, i32 %mul25_i9_1" [fft.cpp:83]   --->   Operation 319 'fadd' 't_I_9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 320 [5/13] (3.12ns)   --->   "%t_R_9_2 = fsub i32 %mul22_i8_2, i32 %mul23_i9_2" [fft.cpp:82]   --->   Operation 320 'fsub' 't_R_9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 321 [5/13] (3.12ns)   --->   "%t_I_9_2 = fadd i32 %mul24_i8_2, i32 %mul25_i9_2" [fft.cpp:83]   --->   Operation 321 'fadd' 't_I_9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 322 [5/13] (3.12ns)   --->   "%t_R_9_3 = fsub i32 %mul22_i8_3, i32 %mul23_i9_3" [fft.cpp:82]   --->   Operation 322 'fsub' 't_R_9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 323 [5/13] (3.12ns)   --->   "%t_I_9_3 = fadd i32 %mul24_i8_3, i32 %mul25_i9_3" [fft.cpp:83]   --->   Operation 323 'fadd' 't_I_9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.25>
ST_21 : Operation 324 [5/13] (3.12ns)   --->   "%t_R_9 = fsub i32 %mul22_i8, i32 %mul23_i9" [fft.cpp:82]   --->   Operation 324 'fsub' 't_R_9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 325 [5/13] (3.12ns)   --->   "%t_I_9 = fadd i32 %mul24_i8, i32 %mul25_i9" [fft.cpp:83]   --->   Operation 325 'fadd' 't_I_9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i7 %lshr_ln77_1" [fft.cpp:77]   --->   Operation 326 'zext' 'zext_ln77_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 327 [1/1] (0.00ns)   --->   "%buf1_R_1_addr = getelementptr i32 %buf1_R_1, i64 0, i64 %zext_ln77_1" [fft.cpp:77]   --->   Operation 327 'getelementptr' 'buf1_R_1_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 328 [2/2] (3.25ns)   --->   "%buf1_R_1_load = load i8 %buf1_R_1_addr" [fft.cpp:77]   --->   Operation 328 'load' 'buf1_R_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 329 [1/1] (0.00ns)   --->   "%buf1_I_1_addr = getelementptr i32 %buf1_I_1, i64 0, i64 %zext_ln77_1" [fft.cpp:78]   --->   Operation 329 'getelementptr' 'buf1_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 330 [2/2] (3.25ns)   --->   "%buf1_I_1_load = load i8 %buf1_I_1_addr" [fft.cpp:78]   --->   Operation 330 'load' 'buf1_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 331 [3/13] (3.12ns)   --->   "%t_R_9_1 = fsub i32 %mul22_i8_1, i32 %mul23_i9_1" [fft.cpp:82]   --->   Operation 331 'fsub' 't_R_9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 332 [3/13] (3.12ns)   --->   "%t_I_9_1 = fadd i32 %mul24_i8_1, i32 %mul25_i9_1" [fft.cpp:83]   --->   Operation 332 'fadd' 't_I_9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 333 [4/13] (3.12ns)   --->   "%t_R_9_2 = fsub i32 %mul22_i8_2, i32 %mul23_i9_2" [fft.cpp:82]   --->   Operation 333 'fsub' 't_R_9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 334 [4/13] (3.12ns)   --->   "%t_I_9_2 = fadd i32 %mul24_i8_2, i32 %mul25_i9_2" [fft.cpp:83]   --->   Operation 334 'fadd' 't_I_9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 335 [4/13] (3.12ns)   --->   "%t_R_9_3 = fsub i32 %mul22_i8_3, i32 %mul23_i9_3" [fft.cpp:82]   --->   Operation 335 'fsub' 't_R_9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 336 [4/13] (3.12ns)   --->   "%t_I_9_3 = fadd i32 %mul24_i8_3, i32 %mul25_i9_3" [fft.cpp:83]   --->   Operation 336 'fadd' 't_I_9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.25>
ST_22 : Operation 337 [4/13] (3.12ns)   --->   "%t_R_9 = fsub i32 %mul22_i8, i32 %mul23_i9" [fft.cpp:82]   --->   Operation 337 'fsub' 't_R_9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 338 [4/13] (3.12ns)   --->   "%t_I_9 = fadd i32 %mul24_i8, i32 %mul25_i9" [fft.cpp:83]   --->   Operation 338 'fadd' 't_I_9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 339 [1/2] (3.25ns)   --->   "%buf1_R_1_load = load i8 %buf1_R_1_addr" [fft.cpp:77]   --->   Operation 339 'load' 'buf1_R_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 340 [1/2] (3.25ns)   --->   "%buf1_I_1_load = load i8 %buf1_I_1_addr" [fft.cpp:78]   --->   Operation 340 'load' 'buf1_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 341 [2/13] (3.12ns)   --->   "%t_R_9_1 = fsub i32 %mul22_i8_1, i32 %mul23_i9_1" [fft.cpp:82]   --->   Operation 341 'fsub' 't_R_9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 342 [2/13] (3.12ns)   --->   "%t_I_9_1 = fadd i32 %mul24_i8_1, i32 %mul25_i9_1" [fft.cpp:83]   --->   Operation 342 'fadd' 't_I_9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 343 [3/13] (3.12ns)   --->   "%t_R_9_2 = fsub i32 %mul22_i8_2, i32 %mul23_i9_2" [fft.cpp:82]   --->   Operation 343 'fsub' 't_R_9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 344 [3/13] (3.12ns)   --->   "%t_I_9_2 = fadd i32 %mul24_i8_2, i32 %mul25_i9_2" [fft.cpp:83]   --->   Operation 344 'fadd' 't_I_9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 345 [3/13] (3.12ns)   --->   "%t_R_9_3 = fsub i32 %mul22_i8_3, i32 %mul23_i9_3" [fft.cpp:82]   --->   Operation 345 'fsub' 't_R_9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 346 [3/13] (3.12ns)   --->   "%t_I_9_3 = fadd i32 %mul24_i8_3, i32 %mul25_i9_3" [fft.cpp:83]   --->   Operation 346 'fadd' 't_I_9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.25>
ST_23 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i8 %lshr_ln77_s" [fft.cpp:77]   --->   Operation 347 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 348 [1/1] (0.00ns)   --->   "%buf1_R_addr = getelementptr i32 %buf1_R, i64 0, i64 %zext_ln77" [fft.cpp:77]   --->   Operation 348 'getelementptr' 'buf1_R_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 349 [2/2] (3.25ns)   --->   "%buf1_R_load = load i8 %buf1_R_addr" [fft.cpp:77]   --->   Operation 349 'load' 'buf1_R_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_23 : Operation 350 [1/1] (0.00ns)   --->   "%buf1_I_addr = getelementptr i32 %buf1_I, i64 0, i64 %zext_ln77" [fft.cpp:78]   --->   Operation 350 'getelementptr' 'buf1_I_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 351 [2/2] (3.25ns)   --->   "%buf1_I_load = load i8 %buf1_I_addr" [fft.cpp:78]   --->   Operation 351 'load' 'buf1_I_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_23 : Operation 352 [3/13] (3.12ns)   --->   "%t_R_9 = fsub i32 %mul22_i8, i32 %mul23_i9" [fft.cpp:82]   --->   Operation 352 'fsub' 't_R_9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 353 [3/13] (3.12ns)   --->   "%t_I_9 = fadd i32 %mul24_i8, i32 %mul25_i9" [fft.cpp:83]   --->   Operation 353 'fadd' 't_I_9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 354 [1/13] (3.12ns)   --->   "%t_R_9_1 = fsub i32 %mul22_i8_1, i32 %mul23_i9_1" [fft.cpp:82]   --->   Operation 354 'fsub' 't_R_9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 355 [1/13] (3.12ns)   --->   "%t_I_9_1 = fadd i32 %mul24_i8_1, i32 %mul25_i9_1" [fft.cpp:83]   --->   Operation 355 'fadd' 't_I_9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 356 [1/1] (0.00ns)   --->   "%buf1_R_2_addr = getelementptr i32 %buf1_R_2, i64 0, i64 %zext_ln77_1" [fft.cpp:77]   --->   Operation 356 'getelementptr' 'buf1_R_2_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 357 [2/2] (3.25ns)   --->   "%buf1_R_2_load = load i8 %buf1_R_2_addr" [fft.cpp:77]   --->   Operation 357 'load' 'buf1_R_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_23 : Operation 358 [1/1] (0.00ns)   --->   "%buf1_I_2_addr = getelementptr i32 %buf1_I_2, i64 0, i64 %zext_ln77_1" [fft.cpp:78]   --->   Operation 358 'getelementptr' 'buf1_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 359 [2/2] (3.25ns)   --->   "%buf1_I_2_load = load i8 %buf1_I_2_addr" [fft.cpp:78]   --->   Operation 359 'load' 'buf1_I_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_23 : Operation 360 [2/13] (3.12ns)   --->   "%t_R_9_2 = fsub i32 %mul22_i8_2, i32 %mul23_i9_2" [fft.cpp:82]   --->   Operation 360 'fsub' 't_R_9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 361 [2/13] (3.12ns)   --->   "%t_I_9_2 = fadd i32 %mul24_i8_2, i32 %mul25_i9_2" [fft.cpp:83]   --->   Operation 361 'fadd' 't_I_9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 362 [1/1] (0.00ns)   --->   "%buf1_R_3_addr = getelementptr i32 %buf1_R_3, i64 0, i64 %zext_ln77_1" [fft.cpp:77]   --->   Operation 362 'getelementptr' 'buf1_R_3_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 363 [2/2] (3.25ns)   --->   "%buf1_R_3_load = load i8 %buf1_R_3_addr" [fft.cpp:77]   --->   Operation 363 'load' 'buf1_R_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_23 : Operation 364 [1/1] (0.00ns)   --->   "%buf1_I_3_addr = getelementptr i32 %buf1_I_3, i64 0, i64 %zext_ln77_1" [fft.cpp:78]   --->   Operation 364 'getelementptr' 'buf1_I_3_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 365 [2/2] (3.25ns)   --->   "%buf1_I_3_load = load i8 %buf1_I_3_addr" [fft.cpp:78]   --->   Operation 365 'load' 'buf1_I_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_23 : Operation 366 [2/13] (3.12ns)   --->   "%t_R_9_3 = fsub i32 %mul22_i8_3, i32 %mul23_i9_3" [fft.cpp:82]   --->   Operation 366 'fsub' 't_R_9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 367 [2/13] (3.12ns)   --->   "%t_I_9_3 = fadd i32 %mul24_i8_3, i32 %mul25_i9_3" [fft.cpp:83]   --->   Operation 367 'fadd' 't_I_9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.25>
ST_24 : Operation 368 [1/2] (3.25ns)   --->   "%buf1_R_load = load i8 %buf1_R_addr" [fft.cpp:77]   --->   Operation 368 'load' 'buf1_R_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_24 : Operation 369 [1/2] (3.25ns)   --->   "%buf1_I_load = load i8 %buf1_I_addr" [fft.cpp:78]   --->   Operation 369 'load' 'buf1_I_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_24 : Operation 370 [2/13] (3.12ns)   --->   "%t_R_9 = fsub i32 %mul22_i8, i32 %mul23_i9" [fft.cpp:82]   --->   Operation 370 'fsub' 't_R_9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 371 [2/13] (3.12ns)   --->   "%t_I_9 = fadd i32 %mul24_i8, i32 %mul25_i9" [fft.cpp:83]   --->   Operation 371 'fadd' 't_I_9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 372 [13/13] (3.12ns)   --->   "%sub27_i9_1 = fsub i32 %buf1_R_1_load, i32 %t_R_9_1" [fft.cpp:85]   --->   Operation 372 'fsub' 'sub27_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 373 [13/13] (3.12ns)   --->   "%sub30_i9_1 = fsub i32 %buf1_I_1_load, i32 %t_I_9_1" [fft.cpp:86]   --->   Operation 373 'fsub' 'sub30_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 374 [13/13] (3.12ns)   --->   "%add33_i9_1 = fadd i32 %buf1_R_1_load, i32 %t_R_9_1" [fft.cpp:87]   --->   Operation 374 'fadd' 'add33_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 375 [13/13] (3.12ns)   --->   "%add36_i9_1 = fadd i32 %buf1_I_1_load, i32 %t_I_9_1" [fft.cpp:88]   --->   Operation 375 'fadd' 'add36_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 376 [1/2] (3.25ns)   --->   "%buf1_R_2_load = load i8 %buf1_R_2_addr" [fft.cpp:77]   --->   Operation 376 'load' 'buf1_R_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_24 : Operation 377 [1/2] (3.25ns)   --->   "%buf1_I_2_load = load i8 %buf1_I_2_addr" [fft.cpp:78]   --->   Operation 377 'load' 'buf1_I_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_24 : Operation 378 [1/13] (3.12ns)   --->   "%t_R_9_2 = fsub i32 %mul22_i8_2, i32 %mul23_i9_2" [fft.cpp:82]   --->   Operation 378 'fsub' 't_R_9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 379 [1/13] (3.12ns)   --->   "%t_I_9_2 = fadd i32 %mul24_i8_2, i32 %mul25_i9_2" [fft.cpp:83]   --->   Operation 379 'fadd' 't_I_9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 380 [1/2] (3.25ns)   --->   "%buf1_R_3_load = load i8 %buf1_R_3_addr" [fft.cpp:77]   --->   Operation 380 'load' 'buf1_R_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_24 : Operation 381 [1/2] (3.25ns)   --->   "%buf1_I_3_load = load i8 %buf1_I_3_addr" [fft.cpp:78]   --->   Operation 381 'load' 'buf1_I_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_24 : Operation 382 [1/13] (3.12ns)   --->   "%t_R_9_3 = fsub i32 %mul22_i8_3, i32 %mul23_i9_3" [fft.cpp:82]   --->   Operation 382 'fsub' 't_R_9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 383 [1/13] (3.12ns)   --->   "%t_I_9_3 = fadd i32 %mul24_i8_3, i32 %mul25_i9_3" [fft.cpp:83]   --->   Operation 383 'fadd' 't_I_9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.12>
ST_25 : Operation 384 [1/13] (3.12ns)   --->   "%t_R_9 = fsub i32 %mul22_i8, i32 %mul23_i9" [fft.cpp:82]   --->   Operation 384 'fsub' 't_R_9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 385 [1/13] (3.12ns)   --->   "%t_I_9 = fadd i32 %mul24_i8, i32 %mul25_i9" [fft.cpp:83]   --->   Operation 385 'fadd' 't_I_9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 386 [12/13] (3.12ns)   --->   "%sub27_i9_1 = fsub i32 %buf1_R_1_load, i32 %t_R_9_1" [fft.cpp:85]   --->   Operation 386 'fsub' 'sub27_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 387 [12/13] (3.12ns)   --->   "%sub30_i9_1 = fsub i32 %buf1_I_1_load, i32 %t_I_9_1" [fft.cpp:86]   --->   Operation 387 'fsub' 'sub30_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 388 [12/13] (3.12ns)   --->   "%add33_i9_1 = fadd i32 %buf1_R_1_load, i32 %t_R_9_1" [fft.cpp:87]   --->   Operation 388 'fadd' 'add33_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 389 [12/13] (3.12ns)   --->   "%add36_i9_1 = fadd i32 %buf1_I_1_load, i32 %t_I_9_1" [fft.cpp:88]   --->   Operation 389 'fadd' 'add36_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 390 [13/13] (3.12ns)   --->   "%sub27_i9_2 = fsub i32 %buf1_R_2_load, i32 %t_R_9_2" [fft.cpp:85]   --->   Operation 390 'fsub' 'sub27_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 391 [13/13] (3.12ns)   --->   "%sub30_i9_2 = fsub i32 %buf1_I_2_load, i32 %t_I_9_2" [fft.cpp:86]   --->   Operation 391 'fsub' 'sub30_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 392 [13/13] (3.12ns)   --->   "%add33_i9_2 = fadd i32 %buf1_R_2_load, i32 %t_R_9_2" [fft.cpp:87]   --->   Operation 392 'fadd' 'add33_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 393 [13/13] (3.12ns)   --->   "%add36_i9_2 = fadd i32 %buf1_I_2_load, i32 %t_I_9_2" [fft.cpp:88]   --->   Operation 393 'fadd' 'add36_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 394 [13/13] (3.12ns)   --->   "%sub27_i9_3 = fsub i32 %buf1_R_3_load, i32 %t_R_9_3" [fft.cpp:85]   --->   Operation 394 'fsub' 'sub27_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 395 [13/13] (3.12ns)   --->   "%sub30_i9_3 = fsub i32 %buf1_I_3_load, i32 %t_I_9_3" [fft.cpp:86]   --->   Operation 395 'fsub' 'sub30_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 396 [13/13] (3.12ns)   --->   "%add33_i9_3 = fadd i32 %buf1_R_3_load, i32 %t_R_9_3" [fft.cpp:87]   --->   Operation 396 'fadd' 'add33_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 397 [13/13] (3.12ns)   --->   "%add36_i9_3 = fadd i32 %buf1_I_3_load, i32 %t_I_9_3" [fft.cpp:88]   --->   Operation 397 'fadd' 'add36_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.12>
ST_26 : Operation 398 [13/13] (3.12ns)   --->   "%sub27_i9 = fsub i32 %buf1_R_load, i32 %t_R_9" [fft.cpp:85]   --->   Operation 398 'fsub' 'sub27_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 399 [13/13] (3.12ns)   --->   "%sub30_i9 = fsub i32 %buf1_I_load, i32 %t_I_9" [fft.cpp:86]   --->   Operation 399 'fsub' 'sub30_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 400 [13/13] (3.12ns)   --->   "%add33_i9 = fadd i32 %buf1_R_load, i32 %t_R_9" [fft.cpp:87]   --->   Operation 400 'fadd' 'add33_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 401 [13/13] (3.12ns)   --->   "%add36_i9 = fadd i32 %buf1_I_load, i32 %t_I_9" [fft.cpp:88]   --->   Operation 401 'fadd' 'add36_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 402 [11/13] (3.12ns)   --->   "%sub27_i9_1 = fsub i32 %buf1_R_1_load, i32 %t_R_9_1" [fft.cpp:85]   --->   Operation 402 'fsub' 'sub27_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 403 [11/13] (3.12ns)   --->   "%sub30_i9_1 = fsub i32 %buf1_I_1_load, i32 %t_I_9_1" [fft.cpp:86]   --->   Operation 403 'fsub' 'sub30_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 404 [11/13] (3.12ns)   --->   "%add33_i9_1 = fadd i32 %buf1_R_1_load, i32 %t_R_9_1" [fft.cpp:87]   --->   Operation 404 'fadd' 'add33_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 405 [11/13] (3.12ns)   --->   "%add36_i9_1 = fadd i32 %buf1_I_1_load, i32 %t_I_9_1" [fft.cpp:88]   --->   Operation 405 'fadd' 'add36_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 406 [12/13] (3.12ns)   --->   "%sub27_i9_2 = fsub i32 %buf1_R_2_load, i32 %t_R_9_2" [fft.cpp:85]   --->   Operation 406 'fsub' 'sub27_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 407 [12/13] (3.12ns)   --->   "%sub30_i9_2 = fsub i32 %buf1_I_2_load, i32 %t_I_9_2" [fft.cpp:86]   --->   Operation 407 'fsub' 'sub30_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 408 [12/13] (3.12ns)   --->   "%add33_i9_2 = fadd i32 %buf1_R_2_load, i32 %t_R_9_2" [fft.cpp:87]   --->   Operation 408 'fadd' 'add33_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 409 [12/13] (3.12ns)   --->   "%add36_i9_2 = fadd i32 %buf1_I_2_load, i32 %t_I_9_2" [fft.cpp:88]   --->   Operation 409 'fadd' 'add36_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 410 [12/13] (3.12ns)   --->   "%sub27_i9_3 = fsub i32 %buf1_R_3_load, i32 %t_R_9_3" [fft.cpp:85]   --->   Operation 410 'fsub' 'sub27_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 411 [12/13] (3.12ns)   --->   "%sub30_i9_3 = fsub i32 %buf1_I_3_load, i32 %t_I_9_3" [fft.cpp:86]   --->   Operation 411 'fsub' 'sub30_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 412 [12/13] (3.12ns)   --->   "%add33_i9_3 = fadd i32 %buf1_R_3_load, i32 %t_R_9_3" [fft.cpp:87]   --->   Operation 412 'fadd' 'add33_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 413 [12/13] (3.12ns)   --->   "%add36_i9_3 = fadd i32 %buf1_I_3_load, i32 %t_I_9_3" [fft.cpp:88]   --->   Operation 413 'fadd' 'add36_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.12>
ST_27 : Operation 414 [12/13] (3.12ns)   --->   "%sub27_i9 = fsub i32 %buf1_R_load, i32 %t_R_9" [fft.cpp:85]   --->   Operation 414 'fsub' 'sub27_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 415 [12/13] (3.12ns)   --->   "%sub30_i9 = fsub i32 %buf1_I_load, i32 %t_I_9" [fft.cpp:86]   --->   Operation 415 'fsub' 'sub30_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 416 [12/13] (3.12ns)   --->   "%add33_i9 = fadd i32 %buf1_R_load, i32 %t_R_9" [fft.cpp:87]   --->   Operation 416 'fadd' 'add33_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 417 [12/13] (3.12ns)   --->   "%add36_i9 = fadd i32 %buf1_I_load, i32 %t_I_9" [fft.cpp:88]   --->   Operation 417 'fadd' 'add36_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 418 [10/13] (3.12ns)   --->   "%sub27_i9_1 = fsub i32 %buf1_R_1_load, i32 %t_R_9_1" [fft.cpp:85]   --->   Operation 418 'fsub' 'sub27_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 419 [10/13] (3.12ns)   --->   "%sub30_i9_1 = fsub i32 %buf1_I_1_load, i32 %t_I_9_1" [fft.cpp:86]   --->   Operation 419 'fsub' 'sub30_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 420 [10/13] (3.12ns)   --->   "%add33_i9_1 = fadd i32 %buf1_R_1_load, i32 %t_R_9_1" [fft.cpp:87]   --->   Operation 420 'fadd' 'add33_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 421 [10/13] (3.12ns)   --->   "%add36_i9_1 = fadd i32 %buf1_I_1_load, i32 %t_I_9_1" [fft.cpp:88]   --->   Operation 421 'fadd' 'add36_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 422 [11/13] (3.12ns)   --->   "%sub27_i9_2 = fsub i32 %buf1_R_2_load, i32 %t_R_9_2" [fft.cpp:85]   --->   Operation 422 'fsub' 'sub27_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 423 [11/13] (3.12ns)   --->   "%sub30_i9_2 = fsub i32 %buf1_I_2_load, i32 %t_I_9_2" [fft.cpp:86]   --->   Operation 423 'fsub' 'sub30_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 424 [11/13] (3.12ns)   --->   "%add33_i9_2 = fadd i32 %buf1_R_2_load, i32 %t_R_9_2" [fft.cpp:87]   --->   Operation 424 'fadd' 'add33_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 425 [11/13] (3.12ns)   --->   "%add36_i9_2 = fadd i32 %buf1_I_2_load, i32 %t_I_9_2" [fft.cpp:88]   --->   Operation 425 'fadd' 'add36_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 426 [11/13] (3.12ns)   --->   "%sub27_i9_3 = fsub i32 %buf1_R_3_load, i32 %t_R_9_3" [fft.cpp:85]   --->   Operation 426 'fsub' 'sub27_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 427 [11/13] (3.12ns)   --->   "%sub30_i9_3 = fsub i32 %buf1_I_3_load, i32 %t_I_9_3" [fft.cpp:86]   --->   Operation 427 'fsub' 'sub30_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 428 [11/13] (3.12ns)   --->   "%add33_i9_3 = fadd i32 %buf1_R_3_load, i32 %t_R_9_3" [fft.cpp:87]   --->   Operation 428 'fadd' 'add33_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 429 [11/13] (3.12ns)   --->   "%add36_i9_3 = fadd i32 %buf1_I_3_load, i32 %t_I_9_3" [fft.cpp:88]   --->   Operation 429 'fadd' 'add36_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.12>
ST_28 : Operation 430 [11/13] (3.12ns)   --->   "%sub27_i9 = fsub i32 %buf1_R_load, i32 %t_R_9" [fft.cpp:85]   --->   Operation 430 'fsub' 'sub27_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 431 [11/13] (3.12ns)   --->   "%sub30_i9 = fsub i32 %buf1_I_load, i32 %t_I_9" [fft.cpp:86]   --->   Operation 431 'fsub' 'sub30_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 432 [11/13] (3.12ns)   --->   "%add33_i9 = fadd i32 %buf1_R_load, i32 %t_R_9" [fft.cpp:87]   --->   Operation 432 'fadd' 'add33_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 433 [11/13] (3.12ns)   --->   "%add36_i9 = fadd i32 %buf1_I_load, i32 %t_I_9" [fft.cpp:88]   --->   Operation 433 'fadd' 'add36_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 434 [9/13] (3.12ns)   --->   "%sub27_i9_1 = fsub i32 %buf1_R_1_load, i32 %t_R_9_1" [fft.cpp:85]   --->   Operation 434 'fsub' 'sub27_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 435 [9/13] (3.12ns)   --->   "%sub30_i9_1 = fsub i32 %buf1_I_1_load, i32 %t_I_9_1" [fft.cpp:86]   --->   Operation 435 'fsub' 'sub30_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 436 [9/13] (3.12ns)   --->   "%add33_i9_1 = fadd i32 %buf1_R_1_load, i32 %t_R_9_1" [fft.cpp:87]   --->   Operation 436 'fadd' 'add33_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 437 [9/13] (3.12ns)   --->   "%add36_i9_1 = fadd i32 %buf1_I_1_load, i32 %t_I_9_1" [fft.cpp:88]   --->   Operation 437 'fadd' 'add36_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 438 [10/13] (3.12ns)   --->   "%sub27_i9_2 = fsub i32 %buf1_R_2_load, i32 %t_R_9_2" [fft.cpp:85]   --->   Operation 438 'fsub' 'sub27_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 439 [10/13] (3.12ns)   --->   "%sub30_i9_2 = fsub i32 %buf1_I_2_load, i32 %t_I_9_2" [fft.cpp:86]   --->   Operation 439 'fsub' 'sub30_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 440 [10/13] (3.12ns)   --->   "%add33_i9_2 = fadd i32 %buf1_R_2_load, i32 %t_R_9_2" [fft.cpp:87]   --->   Operation 440 'fadd' 'add33_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 441 [10/13] (3.12ns)   --->   "%add36_i9_2 = fadd i32 %buf1_I_2_load, i32 %t_I_9_2" [fft.cpp:88]   --->   Operation 441 'fadd' 'add36_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 442 [10/13] (3.12ns)   --->   "%sub27_i9_3 = fsub i32 %buf1_R_3_load, i32 %t_R_9_3" [fft.cpp:85]   --->   Operation 442 'fsub' 'sub27_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 443 [10/13] (3.12ns)   --->   "%sub30_i9_3 = fsub i32 %buf1_I_3_load, i32 %t_I_9_3" [fft.cpp:86]   --->   Operation 443 'fsub' 'sub30_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 444 [10/13] (3.12ns)   --->   "%add33_i9_3 = fadd i32 %buf1_R_3_load, i32 %t_R_9_3" [fft.cpp:87]   --->   Operation 444 'fadd' 'add33_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 445 [10/13] (3.12ns)   --->   "%add36_i9_3 = fadd i32 %buf1_I_3_load, i32 %t_I_9_3" [fft.cpp:88]   --->   Operation 445 'fadd' 'add36_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.12>
ST_29 : Operation 446 [10/13] (3.12ns)   --->   "%sub27_i9 = fsub i32 %buf1_R_load, i32 %t_R_9" [fft.cpp:85]   --->   Operation 446 'fsub' 'sub27_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 447 [10/13] (3.12ns)   --->   "%sub30_i9 = fsub i32 %buf1_I_load, i32 %t_I_9" [fft.cpp:86]   --->   Operation 447 'fsub' 'sub30_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 448 [10/13] (3.12ns)   --->   "%add33_i9 = fadd i32 %buf1_R_load, i32 %t_R_9" [fft.cpp:87]   --->   Operation 448 'fadd' 'add33_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 449 [10/13] (3.12ns)   --->   "%add36_i9 = fadd i32 %buf1_I_load, i32 %t_I_9" [fft.cpp:88]   --->   Operation 449 'fadd' 'add36_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 450 [8/13] (3.12ns)   --->   "%sub27_i9_1 = fsub i32 %buf1_R_1_load, i32 %t_R_9_1" [fft.cpp:85]   --->   Operation 450 'fsub' 'sub27_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 451 [8/13] (3.12ns)   --->   "%sub30_i9_1 = fsub i32 %buf1_I_1_load, i32 %t_I_9_1" [fft.cpp:86]   --->   Operation 451 'fsub' 'sub30_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 452 [8/13] (3.12ns)   --->   "%add33_i9_1 = fadd i32 %buf1_R_1_load, i32 %t_R_9_1" [fft.cpp:87]   --->   Operation 452 'fadd' 'add33_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 453 [8/13] (3.12ns)   --->   "%add36_i9_1 = fadd i32 %buf1_I_1_load, i32 %t_I_9_1" [fft.cpp:88]   --->   Operation 453 'fadd' 'add36_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 454 [9/13] (3.12ns)   --->   "%sub27_i9_2 = fsub i32 %buf1_R_2_load, i32 %t_R_9_2" [fft.cpp:85]   --->   Operation 454 'fsub' 'sub27_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 455 [9/13] (3.12ns)   --->   "%sub30_i9_2 = fsub i32 %buf1_I_2_load, i32 %t_I_9_2" [fft.cpp:86]   --->   Operation 455 'fsub' 'sub30_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 456 [9/13] (3.12ns)   --->   "%add33_i9_2 = fadd i32 %buf1_R_2_load, i32 %t_R_9_2" [fft.cpp:87]   --->   Operation 456 'fadd' 'add33_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 457 [9/13] (3.12ns)   --->   "%add36_i9_2 = fadd i32 %buf1_I_2_load, i32 %t_I_9_2" [fft.cpp:88]   --->   Operation 457 'fadd' 'add36_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 458 [9/13] (3.12ns)   --->   "%sub27_i9_3 = fsub i32 %buf1_R_3_load, i32 %t_R_9_3" [fft.cpp:85]   --->   Operation 458 'fsub' 'sub27_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 459 [9/13] (3.12ns)   --->   "%sub30_i9_3 = fsub i32 %buf1_I_3_load, i32 %t_I_9_3" [fft.cpp:86]   --->   Operation 459 'fsub' 'sub30_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 460 [9/13] (3.12ns)   --->   "%add33_i9_3 = fadd i32 %buf1_R_3_load, i32 %t_R_9_3" [fft.cpp:87]   --->   Operation 460 'fadd' 'add33_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 461 [9/13] (3.12ns)   --->   "%add36_i9_3 = fadd i32 %buf1_I_3_load, i32 %t_I_9_3" [fft.cpp:88]   --->   Operation 461 'fadd' 'add36_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.12>
ST_30 : Operation 462 [9/13] (3.12ns)   --->   "%sub27_i9 = fsub i32 %buf1_R_load, i32 %t_R_9" [fft.cpp:85]   --->   Operation 462 'fsub' 'sub27_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 463 [9/13] (3.12ns)   --->   "%sub30_i9 = fsub i32 %buf1_I_load, i32 %t_I_9" [fft.cpp:86]   --->   Operation 463 'fsub' 'sub30_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 464 [9/13] (3.12ns)   --->   "%add33_i9 = fadd i32 %buf1_R_load, i32 %t_R_9" [fft.cpp:87]   --->   Operation 464 'fadd' 'add33_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 465 [9/13] (3.12ns)   --->   "%add36_i9 = fadd i32 %buf1_I_load, i32 %t_I_9" [fft.cpp:88]   --->   Operation 465 'fadd' 'add36_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 466 [7/13] (3.12ns)   --->   "%sub27_i9_1 = fsub i32 %buf1_R_1_load, i32 %t_R_9_1" [fft.cpp:85]   --->   Operation 466 'fsub' 'sub27_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 467 [7/13] (3.12ns)   --->   "%sub30_i9_1 = fsub i32 %buf1_I_1_load, i32 %t_I_9_1" [fft.cpp:86]   --->   Operation 467 'fsub' 'sub30_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 468 [7/13] (3.12ns)   --->   "%add33_i9_1 = fadd i32 %buf1_R_1_load, i32 %t_R_9_1" [fft.cpp:87]   --->   Operation 468 'fadd' 'add33_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 469 [7/13] (3.12ns)   --->   "%add36_i9_1 = fadd i32 %buf1_I_1_load, i32 %t_I_9_1" [fft.cpp:88]   --->   Operation 469 'fadd' 'add36_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 470 [8/13] (3.12ns)   --->   "%sub27_i9_2 = fsub i32 %buf1_R_2_load, i32 %t_R_9_2" [fft.cpp:85]   --->   Operation 470 'fsub' 'sub27_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 471 [8/13] (3.12ns)   --->   "%sub30_i9_2 = fsub i32 %buf1_I_2_load, i32 %t_I_9_2" [fft.cpp:86]   --->   Operation 471 'fsub' 'sub30_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 472 [8/13] (3.12ns)   --->   "%add33_i9_2 = fadd i32 %buf1_R_2_load, i32 %t_R_9_2" [fft.cpp:87]   --->   Operation 472 'fadd' 'add33_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 473 [8/13] (3.12ns)   --->   "%add36_i9_2 = fadd i32 %buf1_I_2_load, i32 %t_I_9_2" [fft.cpp:88]   --->   Operation 473 'fadd' 'add36_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 474 [8/13] (3.12ns)   --->   "%sub27_i9_3 = fsub i32 %buf1_R_3_load, i32 %t_R_9_3" [fft.cpp:85]   --->   Operation 474 'fsub' 'sub27_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 475 [8/13] (3.12ns)   --->   "%sub30_i9_3 = fsub i32 %buf1_I_3_load, i32 %t_I_9_3" [fft.cpp:86]   --->   Operation 475 'fsub' 'sub30_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 476 [8/13] (3.12ns)   --->   "%add33_i9_3 = fadd i32 %buf1_R_3_load, i32 %t_R_9_3" [fft.cpp:87]   --->   Operation 476 'fadd' 'add33_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 477 [8/13] (3.12ns)   --->   "%add36_i9_3 = fadd i32 %buf1_I_3_load, i32 %t_I_9_3" [fft.cpp:88]   --->   Operation 477 'fadd' 'add36_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.12>
ST_31 : Operation 478 [8/13] (3.12ns)   --->   "%sub27_i9 = fsub i32 %buf1_R_load, i32 %t_R_9" [fft.cpp:85]   --->   Operation 478 'fsub' 'sub27_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 479 [8/13] (3.12ns)   --->   "%sub30_i9 = fsub i32 %buf1_I_load, i32 %t_I_9" [fft.cpp:86]   --->   Operation 479 'fsub' 'sub30_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 480 [8/13] (3.12ns)   --->   "%add33_i9 = fadd i32 %buf1_R_load, i32 %t_R_9" [fft.cpp:87]   --->   Operation 480 'fadd' 'add33_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 481 [8/13] (3.12ns)   --->   "%add36_i9 = fadd i32 %buf1_I_load, i32 %t_I_9" [fft.cpp:88]   --->   Operation 481 'fadd' 'add36_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 482 [6/13] (3.12ns)   --->   "%sub27_i9_1 = fsub i32 %buf1_R_1_load, i32 %t_R_9_1" [fft.cpp:85]   --->   Operation 482 'fsub' 'sub27_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 483 [6/13] (3.12ns)   --->   "%sub30_i9_1 = fsub i32 %buf1_I_1_load, i32 %t_I_9_1" [fft.cpp:86]   --->   Operation 483 'fsub' 'sub30_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 484 [6/13] (3.12ns)   --->   "%add33_i9_1 = fadd i32 %buf1_R_1_load, i32 %t_R_9_1" [fft.cpp:87]   --->   Operation 484 'fadd' 'add33_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 485 [6/13] (3.12ns)   --->   "%add36_i9_1 = fadd i32 %buf1_I_1_load, i32 %t_I_9_1" [fft.cpp:88]   --->   Operation 485 'fadd' 'add36_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 486 [7/13] (3.12ns)   --->   "%sub27_i9_2 = fsub i32 %buf1_R_2_load, i32 %t_R_9_2" [fft.cpp:85]   --->   Operation 486 'fsub' 'sub27_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 487 [7/13] (3.12ns)   --->   "%sub30_i9_2 = fsub i32 %buf1_I_2_load, i32 %t_I_9_2" [fft.cpp:86]   --->   Operation 487 'fsub' 'sub30_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 488 [7/13] (3.12ns)   --->   "%add33_i9_2 = fadd i32 %buf1_R_2_load, i32 %t_R_9_2" [fft.cpp:87]   --->   Operation 488 'fadd' 'add33_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 489 [7/13] (3.12ns)   --->   "%add36_i9_2 = fadd i32 %buf1_I_2_load, i32 %t_I_9_2" [fft.cpp:88]   --->   Operation 489 'fadd' 'add36_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 490 [7/13] (3.12ns)   --->   "%sub27_i9_3 = fsub i32 %buf1_R_3_load, i32 %t_R_9_3" [fft.cpp:85]   --->   Operation 490 'fsub' 'sub27_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 491 [7/13] (3.12ns)   --->   "%sub30_i9_3 = fsub i32 %buf1_I_3_load, i32 %t_I_9_3" [fft.cpp:86]   --->   Operation 491 'fsub' 'sub30_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 492 [7/13] (3.12ns)   --->   "%add33_i9_3 = fadd i32 %buf1_R_3_load, i32 %t_R_9_3" [fft.cpp:87]   --->   Operation 492 'fadd' 'add33_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 493 [7/13] (3.12ns)   --->   "%add36_i9_3 = fadd i32 %buf1_I_3_load, i32 %t_I_9_3" [fft.cpp:88]   --->   Operation 493 'fadd' 'add36_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.12>
ST_32 : Operation 494 [7/13] (3.12ns)   --->   "%sub27_i9 = fsub i32 %buf1_R_load, i32 %t_R_9" [fft.cpp:85]   --->   Operation 494 'fsub' 'sub27_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 495 [7/13] (3.12ns)   --->   "%sub30_i9 = fsub i32 %buf1_I_load, i32 %t_I_9" [fft.cpp:86]   --->   Operation 495 'fsub' 'sub30_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 496 [7/13] (3.12ns)   --->   "%add33_i9 = fadd i32 %buf1_R_load, i32 %t_R_9" [fft.cpp:87]   --->   Operation 496 'fadd' 'add33_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 497 [7/13] (3.12ns)   --->   "%add36_i9 = fadd i32 %buf1_I_load, i32 %t_I_9" [fft.cpp:88]   --->   Operation 497 'fadd' 'add36_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 498 [5/13] (3.12ns)   --->   "%sub27_i9_1 = fsub i32 %buf1_R_1_load, i32 %t_R_9_1" [fft.cpp:85]   --->   Operation 498 'fsub' 'sub27_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 499 [5/13] (3.12ns)   --->   "%sub30_i9_1 = fsub i32 %buf1_I_1_load, i32 %t_I_9_1" [fft.cpp:86]   --->   Operation 499 'fsub' 'sub30_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 500 [5/13] (3.12ns)   --->   "%add33_i9_1 = fadd i32 %buf1_R_1_load, i32 %t_R_9_1" [fft.cpp:87]   --->   Operation 500 'fadd' 'add33_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 501 [5/13] (3.12ns)   --->   "%add36_i9_1 = fadd i32 %buf1_I_1_load, i32 %t_I_9_1" [fft.cpp:88]   --->   Operation 501 'fadd' 'add36_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 502 [6/13] (3.12ns)   --->   "%sub27_i9_2 = fsub i32 %buf1_R_2_load, i32 %t_R_9_2" [fft.cpp:85]   --->   Operation 502 'fsub' 'sub27_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 503 [6/13] (3.12ns)   --->   "%sub30_i9_2 = fsub i32 %buf1_I_2_load, i32 %t_I_9_2" [fft.cpp:86]   --->   Operation 503 'fsub' 'sub30_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 504 [6/13] (3.12ns)   --->   "%add33_i9_2 = fadd i32 %buf1_R_2_load, i32 %t_R_9_2" [fft.cpp:87]   --->   Operation 504 'fadd' 'add33_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 505 [6/13] (3.12ns)   --->   "%add36_i9_2 = fadd i32 %buf1_I_2_load, i32 %t_I_9_2" [fft.cpp:88]   --->   Operation 505 'fadd' 'add36_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 506 [6/13] (3.12ns)   --->   "%sub27_i9_3 = fsub i32 %buf1_R_3_load, i32 %t_R_9_3" [fft.cpp:85]   --->   Operation 506 'fsub' 'sub27_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 507 [6/13] (3.12ns)   --->   "%sub30_i9_3 = fsub i32 %buf1_I_3_load, i32 %t_I_9_3" [fft.cpp:86]   --->   Operation 507 'fsub' 'sub30_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 508 [6/13] (3.12ns)   --->   "%add33_i9_3 = fadd i32 %buf1_R_3_load, i32 %t_R_9_3" [fft.cpp:87]   --->   Operation 508 'fadd' 'add33_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 509 [6/13] (3.12ns)   --->   "%add36_i9_3 = fadd i32 %buf1_I_3_load, i32 %t_I_9_3" [fft.cpp:88]   --->   Operation 509 'fadd' 'add36_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.12>
ST_33 : Operation 510 [6/13] (3.12ns)   --->   "%sub27_i9 = fsub i32 %buf1_R_load, i32 %t_R_9" [fft.cpp:85]   --->   Operation 510 'fsub' 'sub27_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 511 [6/13] (3.12ns)   --->   "%sub30_i9 = fsub i32 %buf1_I_load, i32 %t_I_9" [fft.cpp:86]   --->   Operation 511 'fsub' 'sub30_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 512 [6/13] (3.12ns)   --->   "%add33_i9 = fadd i32 %buf1_R_load, i32 %t_R_9" [fft.cpp:87]   --->   Operation 512 'fadd' 'add33_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 513 [6/13] (3.12ns)   --->   "%add36_i9 = fadd i32 %buf1_I_load, i32 %t_I_9" [fft.cpp:88]   --->   Operation 513 'fadd' 'add36_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 514 [4/13] (3.12ns)   --->   "%sub27_i9_1 = fsub i32 %buf1_R_1_load, i32 %t_R_9_1" [fft.cpp:85]   --->   Operation 514 'fsub' 'sub27_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 515 [4/13] (3.12ns)   --->   "%sub30_i9_1 = fsub i32 %buf1_I_1_load, i32 %t_I_9_1" [fft.cpp:86]   --->   Operation 515 'fsub' 'sub30_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 516 [4/13] (3.12ns)   --->   "%add33_i9_1 = fadd i32 %buf1_R_1_load, i32 %t_R_9_1" [fft.cpp:87]   --->   Operation 516 'fadd' 'add33_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 517 [4/13] (3.12ns)   --->   "%add36_i9_1 = fadd i32 %buf1_I_1_load, i32 %t_I_9_1" [fft.cpp:88]   --->   Operation 517 'fadd' 'add36_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 518 [5/13] (3.12ns)   --->   "%sub27_i9_2 = fsub i32 %buf1_R_2_load, i32 %t_R_9_2" [fft.cpp:85]   --->   Operation 518 'fsub' 'sub27_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 519 [5/13] (3.12ns)   --->   "%sub30_i9_2 = fsub i32 %buf1_I_2_load, i32 %t_I_9_2" [fft.cpp:86]   --->   Operation 519 'fsub' 'sub30_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 520 [5/13] (3.12ns)   --->   "%add33_i9_2 = fadd i32 %buf1_R_2_load, i32 %t_R_9_2" [fft.cpp:87]   --->   Operation 520 'fadd' 'add33_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 521 [5/13] (3.12ns)   --->   "%add36_i9_2 = fadd i32 %buf1_I_2_load, i32 %t_I_9_2" [fft.cpp:88]   --->   Operation 521 'fadd' 'add36_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 522 [5/13] (3.12ns)   --->   "%sub27_i9_3 = fsub i32 %buf1_R_3_load, i32 %t_R_9_3" [fft.cpp:85]   --->   Operation 522 'fsub' 'sub27_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 523 [5/13] (3.12ns)   --->   "%sub30_i9_3 = fsub i32 %buf1_I_3_load, i32 %t_I_9_3" [fft.cpp:86]   --->   Operation 523 'fsub' 'sub30_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 524 [5/13] (3.12ns)   --->   "%add33_i9_3 = fadd i32 %buf1_R_3_load, i32 %t_R_9_3" [fft.cpp:87]   --->   Operation 524 'fadd' 'add33_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 525 [5/13] (3.12ns)   --->   "%add36_i9_3 = fadd i32 %buf1_I_3_load, i32 %t_I_9_3" [fft.cpp:88]   --->   Operation 525 'fadd' 'add36_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.12>
ST_34 : Operation 526 [5/13] (3.12ns)   --->   "%sub27_i9 = fsub i32 %buf1_R_load, i32 %t_R_9" [fft.cpp:85]   --->   Operation 526 'fsub' 'sub27_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 527 [5/13] (3.12ns)   --->   "%sub30_i9 = fsub i32 %buf1_I_load, i32 %t_I_9" [fft.cpp:86]   --->   Operation 527 'fsub' 'sub30_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 528 [5/13] (3.12ns)   --->   "%add33_i9 = fadd i32 %buf1_R_load, i32 %t_R_9" [fft.cpp:87]   --->   Operation 528 'fadd' 'add33_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 529 [5/13] (3.12ns)   --->   "%add36_i9 = fadd i32 %buf1_I_load, i32 %t_I_9" [fft.cpp:88]   --->   Operation 529 'fadd' 'add36_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 530 [3/13] (3.12ns)   --->   "%sub27_i9_1 = fsub i32 %buf1_R_1_load, i32 %t_R_9_1" [fft.cpp:85]   --->   Operation 530 'fsub' 'sub27_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 531 [3/13] (3.12ns)   --->   "%sub30_i9_1 = fsub i32 %buf1_I_1_load, i32 %t_I_9_1" [fft.cpp:86]   --->   Operation 531 'fsub' 'sub30_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 532 [3/13] (3.12ns)   --->   "%add33_i9_1 = fadd i32 %buf1_R_1_load, i32 %t_R_9_1" [fft.cpp:87]   --->   Operation 532 'fadd' 'add33_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 533 [3/13] (3.12ns)   --->   "%add36_i9_1 = fadd i32 %buf1_I_1_load, i32 %t_I_9_1" [fft.cpp:88]   --->   Operation 533 'fadd' 'add36_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 534 [4/13] (3.12ns)   --->   "%sub27_i9_2 = fsub i32 %buf1_R_2_load, i32 %t_R_9_2" [fft.cpp:85]   --->   Operation 534 'fsub' 'sub27_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 535 [4/13] (3.12ns)   --->   "%sub30_i9_2 = fsub i32 %buf1_I_2_load, i32 %t_I_9_2" [fft.cpp:86]   --->   Operation 535 'fsub' 'sub30_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 536 [4/13] (3.12ns)   --->   "%add33_i9_2 = fadd i32 %buf1_R_2_load, i32 %t_R_9_2" [fft.cpp:87]   --->   Operation 536 'fadd' 'add33_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 537 [4/13] (3.12ns)   --->   "%add36_i9_2 = fadd i32 %buf1_I_2_load, i32 %t_I_9_2" [fft.cpp:88]   --->   Operation 537 'fadd' 'add36_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 538 [4/13] (3.12ns)   --->   "%sub27_i9_3 = fsub i32 %buf1_R_3_load, i32 %t_R_9_3" [fft.cpp:85]   --->   Operation 538 'fsub' 'sub27_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 539 [4/13] (3.12ns)   --->   "%sub30_i9_3 = fsub i32 %buf1_I_3_load, i32 %t_I_9_3" [fft.cpp:86]   --->   Operation 539 'fsub' 'sub30_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 540 [4/13] (3.12ns)   --->   "%add33_i9_3 = fadd i32 %buf1_R_3_load, i32 %t_R_9_3" [fft.cpp:87]   --->   Operation 540 'fadd' 'add33_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 541 [4/13] (3.12ns)   --->   "%add36_i9_3 = fadd i32 %buf1_I_3_load, i32 %t_I_9_3" [fft.cpp:88]   --->   Operation 541 'fadd' 'add36_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.12>
ST_35 : Operation 542 [4/13] (3.12ns)   --->   "%sub27_i9 = fsub i32 %buf1_R_load, i32 %t_R_9" [fft.cpp:85]   --->   Operation 542 'fsub' 'sub27_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 543 [4/13] (3.12ns)   --->   "%sub30_i9 = fsub i32 %buf1_I_load, i32 %t_I_9" [fft.cpp:86]   --->   Operation 543 'fsub' 'sub30_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 544 [4/13] (3.12ns)   --->   "%add33_i9 = fadd i32 %buf1_R_load, i32 %t_R_9" [fft.cpp:87]   --->   Operation 544 'fadd' 'add33_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 545 [4/13] (3.12ns)   --->   "%add36_i9 = fadd i32 %buf1_I_load, i32 %t_I_9" [fft.cpp:88]   --->   Operation 545 'fadd' 'add36_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 546 [2/13] (3.12ns)   --->   "%sub27_i9_1 = fsub i32 %buf1_R_1_load, i32 %t_R_9_1" [fft.cpp:85]   --->   Operation 546 'fsub' 'sub27_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 547 [2/13] (3.12ns)   --->   "%sub30_i9_1 = fsub i32 %buf1_I_1_load, i32 %t_I_9_1" [fft.cpp:86]   --->   Operation 547 'fsub' 'sub30_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 548 [2/13] (3.12ns)   --->   "%add33_i9_1 = fadd i32 %buf1_R_1_load, i32 %t_R_9_1" [fft.cpp:87]   --->   Operation 548 'fadd' 'add33_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 549 [2/13] (3.12ns)   --->   "%add36_i9_1 = fadd i32 %buf1_I_1_load, i32 %t_I_9_1" [fft.cpp:88]   --->   Operation 549 'fadd' 'add36_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 550 [3/13] (3.12ns)   --->   "%sub27_i9_2 = fsub i32 %buf1_R_2_load, i32 %t_R_9_2" [fft.cpp:85]   --->   Operation 550 'fsub' 'sub27_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 551 [3/13] (3.12ns)   --->   "%sub30_i9_2 = fsub i32 %buf1_I_2_load, i32 %t_I_9_2" [fft.cpp:86]   --->   Operation 551 'fsub' 'sub30_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 552 [3/13] (3.12ns)   --->   "%add33_i9_2 = fadd i32 %buf1_R_2_load, i32 %t_R_9_2" [fft.cpp:87]   --->   Operation 552 'fadd' 'add33_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 553 [3/13] (3.12ns)   --->   "%add36_i9_2 = fadd i32 %buf1_I_2_load, i32 %t_I_9_2" [fft.cpp:88]   --->   Operation 553 'fadd' 'add36_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 554 [3/13] (3.12ns)   --->   "%sub27_i9_3 = fsub i32 %buf1_R_3_load, i32 %t_R_9_3" [fft.cpp:85]   --->   Operation 554 'fsub' 'sub27_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 555 [3/13] (3.12ns)   --->   "%sub30_i9_3 = fsub i32 %buf1_I_3_load, i32 %t_I_9_3" [fft.cpp:86]   --->   Operation 555 'fsub' 'sub30_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 556 [3/13] (3.12ns)   --->   "%add33_i9_3 = fadd i32 %buf1_R_3_load, i32 %t_R_9_3" [fft.cpp:87]   --->   Operation 556 'fadd' 'add33_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 557 [3/13] (3.12ns)   --->   "%add36_i9_3 = fadd i32 %buf1_I_3_load, i32 %t_I_9_3" [fft.cpp:88]   --->   Operation 557 'fadd' 'add36_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.12>
ST_36 : Operation 558 [3/13] (3.12ns)   --->   "%sub27_i9 = fsub i32 %buf1_R_load, i32 %t_R_9" [fft.cpp:85]   --->   Operation 558 'fsub' 'sub27_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 559 [3/13] (3.12ns)   --->   "%sub30_i9 = fsub i32 %buf1_I_load, i32 %t_I_9" [fft.cpp:86]   --->   Operation 559 'fsub' 'sub30_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 560 [3/13] (3.12ns)   --->   "%add33_i9 = fadd i32 %buf1_R_load, i32 %t_R_9" [fft.cpp:87]   --->   Operation 560 'fadd' 'add33_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 561 [3/13] (3.12ns)   --->   "%add36_i9 = fadd i32 %buf1_I_load, i32 %t_I_9" [fft.cpp:88]   --->   Operation 561 'fadd' 'add36_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 562 [1/13] (3.12ns)   --->   "%sub27_i9_1 = fsub i32 %buf1_R_1_load, i32 %t_R_9_1" [fft.cpp:85]   --->   Operation 562 'fsub' 'sub27_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 563 [1/13] (3.12ns)   --->   "%sub30_i9_1 = fsub i32 %buf1_I_1_load, i32 %t_I_9_1" [fft.cpp:86]   --->   Operation 563 'fsub' 'sub30_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 564 [1/13] (3.12ns)   --->   "%add33_i9_1 = fadd i32 %buf1_R_1_load, i32 %t_R_9_1" [fft.cpp:87]   --->   Operation 564 'fadd' 'add33_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 565 [1/13] (3.12ns)   --->   "%add36_i9_1 = fadd i32 %buf1_I_1_load, i32 %t_I_9_1" [fft.cpp:88]   --->   Operation 565 'fadd' 'add36_i9_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 566 [2/13] (3.12ns)   --->   "%sub27_i9_2 = fsub i32 %buf1_R_2_load, i32 %t_R_9_2" [fft.cpp:85]   --->   Operation 566 'fsub' 'sub27_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 567 [2/13] (3.12ns)   --->   "%sub30_i9_2 = fsub i32 %buf1_I_2_load, i32 %t_I_9_2" [fft.cpp:86]   --->   Operation 567 'fsub' 'sub30_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 568 [2/13] (3.12ns)   --->   "%add33_i9_2 = fadd i32 %buf1_R_2_load, i32 %t_R_9_2" [fft.cpp:87]   --->   Operation 568 'fadd' 'add33_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 569 [2/13] (3.12ns)   --->   "%add36_i9_2 = fadd i32 %buf1_I_2_load, i32 %t_I_9_2" [fft.cpp:88]   --->   Operation 569 'fadd' 'add36_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 570 [2/13] (3.12ns)   --->   "%sub27_i9_3 = fsub i32 %buf1_R_3_load, i32 %t_R_9_3" [fft.cpp:85]   --->   Operation 570 'fsub' 'sub27_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 571 [2/13] (3.12ns)   --->   "%sub30_i9_3 = fsub i32 %buf1_I_3_load, i32 %t_I_9_3" [fft.cpp:86]   --->   Operation 571 'fsub' 'sub30_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 572 [2/13] (3.12ns)   --->   "%add33_i9_3 = fadd i32 %buf1_R_3_load, i32 %t_R_9_3" [fft.cpp:87]   --->   Operation 572 'fadd' 'add33_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 573 [2/13] (3.12ns)   --->   "%add36_i9_3 = fadd i32 %buf1_I_3_load, i32 %t_I_9_3" [fft.cpp:88]   --->   Operation 573 'fadd' 'add36_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.25>
ST_37 : Operation 574 [2/13] (3.12ns)   --->   "%sub27_i9 = fsub i32 %buf1_R_load, i32 %t_R_9" [fft.cpp:85]   --->   Operation 574 'fsub' 'sub27_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 575 [2/13] (3.12ns)   --->   "%sub30_i9 = fsub i32 %buf1_I_load, i32 %t_I_9" [fft.cpp:86]   --->   Operation 575 'fsub' 'sub30_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 576 [2/13] (3.12ns)   --->   "%add33_i9 = fadd i32 %buf1_R_load, i32 %t_R_9" [fft.cpp:87]   --->   Operation 576 'fadd' 'add33_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 577 [2/13] (3.12ns)   --->   "%add36_i9 = fadd i32 %buf1_I_load, i32 %t_I_9" [fft.cpp:88]   --->   Operation 577 'fadd' 'add36_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 578 [1/1] (0.00ns)   --->   "%bitcast_ln85_1 = bitcast i32 %sub27_i9_1" [fft.cpp:85]   --->   Operation 578 'bitcast' 'bitcast_ln85_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 579 [1/1] (0.00ns)   --->   "%bitcast_ln86_1 = bitcast i32 %sub30_i9_1" [fft.cpp:86]   --->   Operation 579 'bitcast' 'bitcast_ln86_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 580 [1/1] (0.00ns)   --->   "%OUT_R_1_addr = getelementptr i32 %OUT_R_1, i64 0, i64 %zext_ln79_1" [fft.cpp:85]   --->   Operation 580 'getelementptr' 'OUT_R_1_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 581 [1/1] (3.25ns)   --->   "%store_ln85 = store i32 %bitcast_ln85_1, i8 %OUT_R_1_addr" [fft.cpp:85]   --->   Operation 581 'store' 'store_ln85' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_37 : Operation 582 [1/1] (0.00ns)   --->   "%OUT_I_1_addr = getelementptr i32 %OUT_I_1, i64 0, i64 %zext_ln79_1" [fft.cpp:86]   --->   Operation 582 'getelementptr' 'OUT_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 583 [1/1] (3.25ns)   --->   "%store_ln86 = store i32 %bitcast_ln86_1, i8 %OUT_I_1_addr" [fft.cpp:86]   --->   Operation 583 'store' 'store_ln86' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_37 : Operation 584 [1/1] (0.00ns)   --->   "%bitcast_ln87_1 = bitcast i32 %add33_i9_1" [fft.cpp:87]   --->   Operation 584 'bitcast' 'bitcast_ln87_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 585 [1/1] (0.00ns)   --->   "%bitcast_ln88_1 = bitcast i32 %add36_i9_1" [fft.cpp:88]   --->   Operation 585 'bitcast' 'bitcast_ln88_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 586 [1/1] (0.00ns)   --->   "%OUT_R_1_addr_1 = getelementptr i32 %OUT_R_1, i64 0, i64 %zext_ln77_1" [fft.cpp:87]   --->   Operation 586 'getelementptr' 'OUT_R_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 587 [1/1] (3.25ns)   --->   "%store_ln87 = store i32 %bitcast_ln87_1, i8 %OUT_R_1_addr_1" [fft.cpp:87]   --->   Operation 587 'store' 'store_ln87' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_37 : Operation 588 [1/1] (0.00ns)   --->   "%OUT_I_1_addr_1 = getelementptr i32 %OUT_I_1, i64 0, i64 %zext_ln77_1" [fft.cpp:88]   --->   Operation 588 'getelementptr' 'OUT_I_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 589 [1/1] (3.25ns)   --->   "%store_ln88 = store i32 %bitcast_ln88_1, i8 %OUT_I_1_addr_1" [fft.cpp:88]   --->   Operation 589 'store' 'store_ln88' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_37 : Operation 590 [1/13] (3.12ns)   --->   "%sub27_i9_2 = fsub i32 %buf1_R_2_load, i32 %t_R_9_2" [fft.cpp:85]   --->   Operation 590 'fsub' 'sub27_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 591 [1/13] (3.12ns)   --->   "%sub30_i9_2 = fsub i32 %buf1_I_2_load, i32 %t_I_9_2" [fft.cpp:86]   --->   Operation 591 'fsub' 'sub30_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 592 [1/13] (3.12ns)   --->   "%add33_i9_2 = fadd i32 %buf1_R_2_load, i32 %t_R_9_2" [fft.cpp:87]   --->   Operation 592 'fadd' 'add33_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 593 [1/13] (3.12ns)   --->   "%add36_i9_2 = fadd i32 %buf1_I_2_load, i32 %t_I_9_2" [fft.cpp:88]   --->   Operation 593 'fadd' 'add36_i9_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 594 [1/13] (3.12ns)   --->   "%sub27_i9_3 = fsub i32 %buf1_R_3_load, i32 %t_R_9_3" [fft.cpp:85]   --->   Operation 594 'fsub' 'sub27_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 595 [1/13] (3.12ns)   --->   "%sub30_i9_3 = fsub i32 %buf1_I_3_load, i32 %t_I_9_3" [fft.cpp:86]   --->   Operation 595 'fsub' 'sub30_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 596 [1/13] (3.12ns)   --->   "%add33_i9_3 = fadd i32 %buf1_R_3_load, i32 %t_R_9_3" [fft.cpp:87]   --->   Operation 596 'fadd' 'add33_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 597 [1/13] (3.12ns)   --->   "%add36_i9_3 = fadd i32 %buf1_I_3_load, i32 %t_I_9_3" [fft.cpp:88]   --->   Operation 597 'fadd' 'add36_i9_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.25>
ST_38 : Operation 598 [1/13] (3.12ns)   --->   "%sub27_i9 = fsub i32 %buf1_R_load, i32 %t_R_9" [fft.cpp:85]   --->   Operation 598 'fsub' 'sub27_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 599 [1/13] (3.12ns)   --->   "%sub30_i9 = fsub i32 %buf1_I_load, i32 %t_I_9" [fft.cpp:86]   --->   Operation 599 'fsub' 'sub30_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 600 [1/13] (3.12ns)   --->   "%add33_i9 = fadd i32 %buf1_R_load, i32 %t_R_9" [fft.cpp:87]   --->   Operation 600 'fadd' 'add33_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 601 [1/13] (3.12ns)   --->   "%add36_i9 = fadd i32 %buf1_I_load, i32 %t_I_9" [fft.cpp:88]   --->   Operation 601 'fadd' 'add36_i9' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 602 [1/1] (0.00ns)   --->   "%bitcast_ln85_2 = bitcast i32 %sub27_i9_2" [fft.cpp:85]   --->   Operation 602 'bitcast' 'bitcast_ln85_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 603 [1/1] (0.00ns)   --->   "%bitcast_ln86_2 = bitcast i32 %sub30_i9_2" [fft.cpp:86]   --->   Operation 603 'bitcast' 'bitcast_ln86_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 604 [1/1] (0.00ns)   --->   "%OUT_R_2_addr = getelementptr i32 %OUT_R_2, i64 0, i64 %zext_ln79_1" [fft.cpp:85]   --->   Operation 604 'getelementptr' 'OUT_R_2_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 605 [1/1] (3.25ns)   --->   "%store_ln85 = store i32 %bitcast_ln85_2, i8 %OUT_R_2_addr" [fft.cpp:85]   --->   Operation 605 'store' 'store_ln85' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_38 : Operation 606 [1/1] (0.00ns)   --->   "%OUT_I_2_addr = getelementptr i32 %OUT_I_2, i64 0, i64 %zext_ln79_1" [fft.cpp:86]   --->   Operation 606 'getelementptr' 'OUT_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 607 [1/1] (3.25ns)   --->   "%store_ln86 = store i32 %bitcast_ln86_2, i8 %OUT_I_2_addr" [fft.cpp:86]   --->   Operation 607 'store' 'store_ln86' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_38 : Operation 608 [1/1] (0.00ns)   --->   "%bitcast_ln87_2 = bitcast i32 %add33_i9_2" [fft.cpp:87]   --->   Operation 608 'bitcast' 'bitcast_ln87_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 609 [1/1] (0.00ns)   --->   "%bitcast_ln88_2 = bitcast i32 %add36_i9_2" [fft.cpp:88]   --->   Operation 609 'bitcast' 'bitcast_ln88_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 610 [1/1] (0.00ns)   --->   "%OUT_R_2_addr_1 = getelementptr i32 %OUT_R_2, i64 0, i64 %zext_ln77_1" [fft.cpp:87]   --->   Operation 610 'getelementptr' 'OUT_R_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 611 [1/1] (3.25ns)   --->   "%store_ln87 = store i32 %bitcast_ln87_2, i8 %OUT_R_2_addr_1" [fft.cpp:87]   --->   Operation 611 'store' 'store_ln87' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_38 : Operation 612 [1/1] (0.00ns)   --->   "%OUT_I_2_addr_1 = getelementptr i32 %OUT_I_2, i64 0, i64 %zext_ln77_1" [fft.cpp:88]   --->   Operation 612 'getelementptr' 'OUT_I_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 613 [1/1] (3.25ns)   --->   "%store_ln88 = store i32 %bitcast_ln88_2, i8 %OUT_I_2_addr_1" [fft.cpp:88]   --->   Operation 613 'store' 'store_ln88' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_38 : Operation 614 [1/1] (0.00ns)   --->   "%bitcast_ln85_3 = bitcast i32 %sub27_i9_3" [fft.cpp:85]   --->   Operation 614 'bitcast' 'bitcast_ln85_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 615 [1/1] (0.00ns)   --->   "%bitcast_ln86_3 = bitcast i32 %sub30_i9_3" [fft.cpp:86]   --->   Operation 615 'bitcast' 'bitcast_ln86_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 616 [1/1] (0.00ns)   --->   "%OUT_R_3_addr = getelementptr i32 %OUT_R_3, i64 0, i64 %zext_ln79_1" [fft.cpp:85]   --->   Operation 616 'getelementptr' 'OUT_R_3_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 617 [1/1] (3.25ns)   --->   "%store_ln85 = store i32 %bitcast_ln85_3, i8 %OUT_R_3_addr" [fft.cpp:85]   --->   Operation 617 'store' 'store_ln85' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_38 : Operation 618 [1/1] (0.00ns)   --->   "%OUT_I_3_addr = getelementptr i32 %OUT_I_3, i64 0, i64 %zext_ln79_1" [fft.cpp:86]   --->   Operation 618 'getelementptr' 'OUT_I_3_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 619 [1/1] (3.25ns)   --->   "%store_ln86 = store i32 %bitcast_ln86_3, i8 %OUT_I_3_addr" [fft.cpp:86]   --->   Operation 619 'store' 'store_ln86' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_38 : Operation 620 [1/1] (0.00ns)   --->   "%bitcast_ln87_3 = bitcast i32 %add33_i9_3" [fft.cpp:87]   --->   Operation 620 'bitcast' 'bitcast_ln87_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 621 [1/1] (0.00ns)   --->   "%bitcast_ln88_3 = bitcast i32 %add36_i9_3" [fft.cpp:88]   --->   Operation 621 'bitcast' 'bitcast_ln88_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 622 [1/1] (0.00ns)   --->   "%OUT_R_3_addr_1 = getelementptr i32 %OUT_R_3, i64 0, i64 %zext_ln77_1" [fft.cpp:87]   --->   Operation 622 'getelementptr' 'OUT_R_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 623 [1/1] (3.25ns)   --->   "%store_ln87 = store i32 %bitcast_ln87_3, i8 %OUT_R_3_addr_1" [fft.cpp:87]   --->   Operation 623 'store' 'store_ln87' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_38 : Operation 624 [1/1] (0.00ns)   --->   "%OUT_I_3_addr_1 = getelementptr i32 %OUT_I_3, i64 0, i64 %zext_ln77_1" [fft.cpp:88]   --->   Operation 624 'getelementptr' 'OUT_I_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 625 [1/1] (3.25ns)   --->   "%store_ln88 = store i32 %bitcast_ln88_3, i8 %OUT_I_3_addr_1" [fft.cpp:88]   --->   Operation 625 'store' 'store_ln88' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_38 : Operation 641 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 641 'ret' 'ret_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 39 <SV = 38> <Delay = 3.25>
ST_39 : Operation 626 [1/1] (0.00ns)   --->   "%bitcast_ln85 = bitcast i32 %sub27_i9" [fft.cpp:85]   --->   Operation 626 'bitcast' 'bitcast_ln85' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 627 [1/1] (0.00ns)   --->   "%bitcast_ln86 = bitcast i32 %sub30_i9" [fft.cpp:86]   --->   Operation 627 'bitcast' 'bitcast_ln86' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 628 [1/1] (0.00ns)   --->   "%OUT_R_0_addr = getelementptr i32 %OUT_R_0, i64 0, i64 %zext_ln79" [fft.cpp:85]   --->   Operation 628 'getelementptr' 'OUT_R_0_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 629 [1/1] (3.25ns)   --->   "%store_ln85 = store i32 %bitcast_ln85, i8 %OUT_R_0_addr" [fft.cpp:85]   --->   Operation 629 'store' 'store_ln85' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_39 : Operation 630 [1/1] (0.00ns)   --->   "%OUT_I_0_addr = getelementptr i32 %OUT_I_0, i64 0, i64 %zext_ln79" [fft.cpp:86]   --->   Operation 630 'getelementptr' 'OUT_I_0_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 631 [1/1] (3.25ns)   --->   "%store_ln86 = store i32 %bitcast_ln86, i8 %OUT_I_0_addr" [fft.cpp:86]   --->   Operation 631 'store' 'store_ln86' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>

State 40 <SV = 39> <Delay = 3.25>
ST_40 : Operation 632 [1/1] (0.00ns)   --->   "%specpipeline_ln70 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [fft.cpp:70]   --->   Operation 632 'specpipeline' 'specpipeline_ln70' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 633 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [fft.cpp:68]   --->   Operation 633 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 634 [1/1] (0.00ns)   --->   "%bitcast_ln87 = bitcast i32 %add33_i9" [fft.cpp:87]   --->   Operation 634 'bitcast' 'bitcast_ln87' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 635 [1/1] (0.00ns)   --->   "%bitcast_ln88 = bitcast i32 %add36_i9" [fft.cpp:88]   --->   Operation 635 'bitcast' 'bitcast_ln88' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 636 [1/1] (0.00ns)   --->   "%OUT_R_0_addr_1 = getelementptr i32 %OUT_R_0, i64 0, i64 %zext_ln77" [fft.cpp:87]   --->   Operation 636 'getelementptr' 'OUT_R_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 637 [1/1] (3.25ns)   --->   "%store_ln87 = store i32 %bitcast_ln87, i8 %OUT_R_0_addr_1" [fft.cpp:87]   --->   Operation 637 'store' 'store_ln87' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_40 : Operation 638 [1/1] (0.00ns)   --->   "%OUT_I_0_addr_1 = getelementptr i32 %OUT_I_0, i64 0, i64 %zext_ln77" [fft.cpp:88]   --->   Operation 638 'getelementptr' 'OUT_I_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 639 [1/1] (3.25ns)   --->   "%store_ln88 = store i32 %bitcast_ln88, i8 %OUT_I_0_addr_1" [fft.cpp:88]   --->   Operation 639 'store' 'store_ln88' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_40 : Operation 640 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.inc.i357.0" [fft.cpp:68]   --->   Operation 640 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ OUT_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ OUT_R_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_R_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_R_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_R_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ buf1_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf1_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf1_R_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buf1_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buf1_R_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buf1_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buf1_R_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buf1_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ W_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ W_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_18_0            (alloca           ) [ 01100000000000000000000000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 00000000000000000000000000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 00000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000]
store_ln0         (store            ) [ 00000000000000000000000000000000000000000]
br_ln0            (br               ) [ 00000000000000000000000000000000000000000]
i_18_0_load       (load             ) [ 00100000000000000000000000000000000000000]
empty             (speclooptripcount) [ 00000000000000000000000000000000000000000]
icmp_ln68         (icmp             ) [ 01111111111111111111111111111111111111100]
br_ln68           (br               ) [ 00000000000000000000000000000000000000000]
empty_20          (trunc            ) [ 01110000000000000000000000000000000000000]
lshr_ln77_s       (partselect       ) [ 01111111111111111111111100000000000000000]
xor_ln79          (xor              ) [ 00100000000000000000000000000000000000000]
or_ln68           (or               ) [ 00000000000000000000000000000000000000000]
zext_ln72_1       (zext             ) [ 00000000000000000000000000000000000000000]
W_real_addr_1     (getelementptr    ) [ 00100000000000000000000000000000000000000]
W_imag_addr_1     (getelementptr    ) [ 00100000000000000000000000000000000000000]
lshr_ln77_1       (partselect       ) [ 01111111111111111111110000000000000000000]
zext_ln79_s       (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln79_1       (zext             ) [ 01111111111111111111111111111111111111100]
buf1_R_1_addr_1   (getelementptr    ) [ 00100000000000000000000000000000000000000]
buf1_I_1_addr_1   (getelementptr    ) [ 00100000000000000000000000000000000000000]
buf1_R_2_addr_1   (getelementptr    ) [ 00100000000000000000000000000000000000000]
buf1_I_2_addr_1   (getelementptr    ) [ 00100000000000000000000000000000000000000]
buf1_R_3_addr_1   (getelementptr    ) [ 00100000000000000000000000000000000000000]
buf1_I_3_addr_1   (getelementptr    ) [ 00100000000000000000000000000000000000000]
zext_ln79         (zext             ) [ 01111111111111111111111111111111111111110]
buf1_R_addr_1     (getelementptr    ) [ 01010000000000000000000000000000000000000]
buf1_I_addr_1     (getelementptr    ) [ 01010000000000000000000000000000000000000]
W_real_load_1     (load             ) [ 01111111111000000000000000000000000000000]
W_imag_load_1     (load             ) [ 01111111111000000000000000000000000000000]
buf1_R_1_load_1   (load             ) [ 01111111111000000000000000000000000000000]
buf1_I_1_load_1   (load             ) [ 01111111111000000000000000000000000000000]
or_ln68_1         (or               ) [ 00000000000000000000000000000000000000000]
zext_ln72_2       (zext             ) [ 00000000000000000000000000000000000000000]
W_real_addr_2     (getelementptr    ) [ 01010000000000000000000000000000000000000]
W_imag_addr_2     (getelementptr    ) [ 01010000000000000000000000000000000000000]
buf1_R_2_load_1   (load             ) [ 01111111111100000000000000000000000000000]
buf1_I_2_load_1   (load             ) [ 01111111111100000000000000000000000000000]
or_ln68_2         (or               ) [ 00000000000000000000000000000000000000000]
zext_ln72_3       (zext             ) [ 00000000000000000000000000000000000000000]
W_real_addr_3     (getelementptr    ) [ 01010000000000000000000000000000000000000]
W_imag_addr_3     (getelementptr    ) [ 01010000000000000000000000000000000000000]
buf1_R_3_load_1   (load             ) [ 01111111111100000000000000000000000000000]
buf1_I_3_load_1   (load             ) [ 01111111111100000000000000000000000000000]
add_ln68          (add              ) [ 00000000000000000000000000000000000000000]
store_ln68        (store            ) [ 00000000000000000000000000000000000000000]
zext_ln72         (zext             ) [ 00000000000000000000000000000000000000000]
W_real_addr       (getelementptr    ) [ 00101000000000000000000000000000000000000]
W_imag_addr       (getelementptr    ) [ 00101000000000000000000000000000000000000]
buf1_R_load_1     (load             ) [ 01101111111110000000000000000000000000000]
buf1_I_load_1     (load             ) [ 01101111111110000000000000000000000000000]
W_real_load_2     (load             ) [ 01101111111100000000000000000000000000000]
W_imag_load_2     (load             ) [ 01101111111100000000000000000000000000000]
W_real_load_3     (load             ) [ 01101111111100000000000000000000000000000]
W_imag_load_3     (load             ) [ 01101111111100000000000000000000000000000]
W_real_load       (load             ) [ 01100111111110000000000000000000000000000]
W_imag_load       (load             ) [ 01100111111110000000000000000000000000000]
mul22_i8_1        (fmul             ) [ 01100000000111111111111100000000000000000]
mul23_i9_1        (fmul             ) [ 01100000000111111111111100000000000000000]
mul24_i8_1        (fmul             ) [ 01100000000111111111111100000000000000000]
mul25_i9_1        (fmul             ) [ 01100000000111111111111100000000000000000]
mul22_i8_2        (fmul             ) [ 01100000000011111111111110000000000000000]
mul23_i9_2        (fmul             ) [ 01100000000011111111111110000000000000000]
mul24_i8_2        (fmul             ) [ 01100000000011111111111110000000000000000]
mul25_i9_2        (fmul             ) [ 01100000000011111111111110000000000000000]
mul22_i8_3        (fmul             ) [ 01100000000011111111111110000000000000000]
mul23_i9_3        (fmul             ) [ 01100000000011111111111110000000000000000]
mul24_i8_3        (fmul             ) [ 01100000000011111111111110000000000000000]
mul25_i9_3        (fmul             ) [ 01100000000011111111111110000000000000000]
mul22_i8          (fmul             ) [ 01100000000001111111111111000000000000000]
mul23_i9          (fmul             ) [ 01100000000001111111111111000000000000000]
mul24_i8          (fmul             ) [ 01100000000001111111111111000000000000000]
mul25_i9          (fmul             ) [ 01100000000001111111111111000000000000000]
zext_ln77_1       (zext             ) [ 01100000000000000000001111111111111111100]
buf1_R_1_addr     (getelementptr    ) [ 00100000000000000000001000000000000000000]
buf1_I_1_addr     (getelementptr    ) [ 00100000000000000000001000000000000000000]
buf1_R_1_load     (load             ) [ 01100000000000000000000111111111111110000]
buf1_I_1_load     (load             ) [ 01100000000000000000000111111111111110000]
zext_ln77         (zext             ) [ 01100000000000000000000011111111111111111]
buf1_R_addr       (getelementptr    ) [ 00100000000000000000000010000000000000000]
buf1_I_addr       (getelementptr    ) [ 00100000000000000000000010000000000000000]
t_R_9_1           (fsub             ) [ 01100000000000000000000011111111111110000]
t_I_9_1           (fadd             ) [ 01100000000000000000000011111111111110000]
buf1_R_2_addr     (getelementptr    ) [ 00100000000000000000000010000000000000000]
buf1_I_2_addr     (getelementptr    ) [ 00100000000000000000000010000000000000000]
buf1_R_3_addr     (getelementptr    ) [ 00100000000000000000000010000000000000000]
buf1_I_3_addr     (getelementptr    ) [ 00100000000000000000000010000000000000000]
buf1_R_load       (load             ) [ 01100000000000000000000001111111111111100]
buf1_I_load       (load             ) [ 01100000000000000000000001111111111111100]
buf1_R_2_load     (load             ) [ 01100000000000000000000001111111111111000]
buf1_I_2_load     (load             ) [ 01100000000000000000000001111111111111000]
t_R_9_2           (fsub             ) [ 01100000000000000000000001111111111111000]
t_I_9_2           (fadd             ) [ 01100000000000000000000001111111111111000]
buf1_R_3_load     (load             ) [ 01100000000000000000000001111111111111000]
buf1_I_3_load     (load             ) [ 01100000000000000000000001111111111111000]
t_R_9_3           (fsub             ) [ 01100000000000000000000001111111111111000]
t_I_9_3           (fadd             ) [ 01100000000000000000000001111111111111000]
t_R_9             (fsub             ) [ 01100000000000000000000000111111111111100]
t_I_9             (fadd             ) [ 01100000000000000000000000111111111111100]
sub27_i9_1        (fsub             ) [ 01000000000000000000000000000000000001000]
sub30_i9_1        (fsub             ) [ 01000000000000000000000000000000000001000]
add33_i9_1        (fadd             ) [ 01000000000000000000000000000000000001000]
add36_i9_1        (fadd             ) [ 01000000000000000000000000000000000001000]
bitcast_ln85_1    (bitcast          ) [ 00000000000000000000000000000000000000000]
bitcast_ln86_1    (bitcast          ) [ 00000000000000000000000000000000000000000]
OUT_R_1_addr      (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln85        (store            ) [ 00000000000000000000000000000000000000000]
OUT_I_1_addr      (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln86        (store            ) [ 00000000000000000000000000000000000000000]
bitcast_ln87_1    (bitcast          ) [ 00000000000000000000000000000000000000000]
bitcast_ln88_1    (bitcast          ) [ 00000000000000000000000000000000000000000]
OUT_R_1_addr_1    (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln87        (store            ) [ 00000000000000000000000000000000000000000]
OUT_I_1_addr_1    (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln88        (store            ) [ 00000000000000000000000000000000000000000]
sub27_i9_2        (fsub             ) [ 00100000000000000000000000000000000000100]
sub30_i9_2        (fsub             ) [ 00100000000000000000000000000000000000100]
add33_i9_2        (fadd             ) [ 00100000000000000000000000000000000000100]
add36_i9_2        (fadd             ) [ 00100000000000000000000000000000000000100]
sub27_i9_3        (fsub             ) [ 00100000000000000000000000000000000000100]
sub30_i9_3        (fsub             ) [ 00100000000000000000000000000000000000100]
add33_i9_3        (fadd             ) [ 00100000000000000000000000000000000000100]
add36_i9_3        (fadd             ) [ 00100000000000000000000000000000000000100]
sub27_i9          (fsub             ) [ 01000000000000000000000000000000000000010]
sub30_i9          (fsub             ) [ 01000000000000000000000000000000000000010]
add33_i9          (fadd             ) [ 01100000000000000000000000000000000000011]
add36_i9          (fadd             ) [ 01100000000000000000000000000000000000011]
bitcast_ln85_2    (bitcast          ) [ 00000000000000000000000000000000000000000]
bitcast_ln86_2    (bitcast          ) [ 00000000000000000000000000000000000000000]
OUT_R_2_addr      (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln85        (store            ) [ 00000000000000000000000000000000000000000]
OUT_I_2_addr      (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln86        (store            ) [ 00000000000000000000000000000000000000000]
bitcast_ln87_2    (bitcast          ) [ 00000000000000000000000000000000000000000]
bitcast_ln88_2    (bitcast          ) [ 00000000000000000000000000000000000000000]
OUT_R_2_addr_1    (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln87        (store            ) [ 00000000000000000000000000000000000000000]
OUT_I_2_addr_1    (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln88        (store            ) [ 00000000000000000000000000000000000000000]
bitcast_ln85_3    (bitcast          ) [ 00000000000000000000000000000000000000000]
bitcast_ln86_3    (bitcast          ) [ 00000000000000000000000000000000000000000]
OUT_R_3_addr      (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln85        (store            ) [ 00000000000000000000000000000000000000000]
OUT_I_3_addr      (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln86        (store            ) [ 00000000000000000000000000000000000000000]
bitcast_ln87_3    (bitcast          ) [ 00000000000000000000000000000000000000000]
bitcast_ln88_3    (bitcast          ) [ 00000000000000000000000000000000000000000]
OUT_R_3_addr_1    (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln87        (store            ) [ 00000000000000000000000000000000000000000]
OUT_I_3_addr_1    (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln88        (store            ) [ 00000000000000000000000000000000000000000]
bitcast_ln85      (bitcast          ) [ 00000000000000000000000000000000000000000]
bitcast_ln86      (bitcast          ) [ 00000000000000000000000000000000000000000]
OUT_R_0_addr      (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln85        (store            ) [ 00000000000000000000000000000000000000000]
OUT_I_0_addr      (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln86        (store            ) [ 00000000000000000000000000000000000000000]
specpipeline_ln70 (specpipeline     ) [ 00000000000000000000000000000000000000000]
specloopname_ln68 (specloopname     ) [ 00000000000000000000000000000000000000000]
bitcast_ln87      (bitcast          ) [ 00000000000000000000000000000000000000000]
bitcast_ln88      (bitcast          ) [ 00000000000000000000000000000000000000000]
OUT_R_0_addr_1    (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln87        (store            ) [ 00000000000000000000000000000000000000000]
OUT_I_0_addr_1    (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln88        (store            ) [ 00000000000000000000000000000000000000000]
br_ln68           (br               ) [ 00000000000000000000000000000000000000000]
ret_ln0           (ret              ) [ 00000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="OUT_I_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OUT_I_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="OUT_I_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="OUT_I_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_0"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="OUT_R_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="OUT_R_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="OUT_R_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="OUT_R_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_0"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buf1_R">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1_R"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buf1_I">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1_I"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="buf1_R_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1_R_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="buf1_I_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1_I_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="buf1_R_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1_R_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="buf1_I_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1_I_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="buf1_R_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1_R_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="buf1_I_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1_I_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="W_real">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="W_imag">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="i_18_0_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_18_0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="W_real_addr_1_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="9" slack="0"/>
<pin id="104" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_real_addr_1/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="9" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="0"/>
<pin id="112" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="113" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="1"/>
<pin id="115" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W_real_load_1/1 W_real_load_2/2 W_real_load_3/2 W_real_load/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="W_imag_addr_1_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="9" slack="0"/>
<pin id="121" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_imag_addr_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="9" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="0"/>
<pin id="129" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="130" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="1"/>
<pin id="132" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W_imag_load_1/1 W_imag_load_2/2 W_imag_load_3/2 W_imag_load/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="buf1_R_1_addr_1_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="8" slack="0"/>
<pin id="138" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_R_1_addr_1/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="0"/>
<pin id="146" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="147" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="32" slack="2"/>
<pin id="149" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf1_R_1_load_1/1 buf1_R_1_load/21 "/>
</bind>
</comp>

<comp id="151" class="1004" name="buf1_I_1_addr_1_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="8" slack="0"/>
<pin id="155" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_I_1_addr_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="0" slack="0"/>
<pin id="163" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="164" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="32" slack="2"/>
<pin id="166" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf1_I_1_load_1/1 buf1_I_1_load/21 "/>
</bind>
</comp>

<comp id="168" class="1004" name="buf1_R_2_addr_1_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="8" slack="0"/>
<pin id="172" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_R_2_addr_1/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="0"/>
<pin id="180" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="181" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="32" slack="1"/>
<pin id="183" dir="1" index="7" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf1_R_2_load_1/1 buf1_R_2_load/23 "/>
</bind>
</comp>

<comp id="185" class="1004" name="buf1_I_2_addr_1_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="8" slack="0"/>
<pin id="189" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_I_2_addr_1/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="0" slack="0"/>
<pin id="197" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="198" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="199" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="32" slack="1"/>
<pin id="200" dir="1" index="7" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf1_I_2_load_1/1 buf1_I_2_load/23 "/>
</bind>
</comp>

<comp id="202" class="1004" name="buf1_R_3_addr_1_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="8" slack="0"/>
<pin id="206" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_R_3_addr_1/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="0" slack="0"/>
<pin id="214" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="215" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="216" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="32" slack="1"/>
<pin id="217" dir="1" index="7" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf1_R_3_load_1/1 buf1_R_3_load/23 "/>
</bind>
</comp>

<comp id="219" class="1004" name="buf1_I_3_addr_1_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="8" slack="0"/>
<pin id="223" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_I_3_addr_1/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="0" slack="0"/>
<pin id="231" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="232" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="233" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="32" slack="1"/>
<pin id="234" dir="1" index="7" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf1_I_3_load_1/1 buf1_I_3_load/23 "/>
</bind>
</comp>

<comp id="236" class="1004" name="buf1_R_addr_1_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="8" slack="0"/>
<pin id="240" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_R_addr_1/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf1_R_load_1/2 buf1_R_load/23 "/>
</bind>
</comp>

<comp id="249" class="1004" name="buf1_I_addr_1_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="8" slack="0"/>
<pin id="253" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_I_addr_1/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf1_I_load_1/2 buf1_I_load/23 "/>
</bind>
</comp>

<comp id="262" class="1004" name="W_real_addr_2_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="9" slack="0"/>
<pin id="266" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_real_addr_2/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="W_imag_addr_2_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="9" slack="0"/>
<pin id="274" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_imag_addr_2/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="W_real_addr_3_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="9" slack="0"/>
<pin id="282" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_real_addr_3/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="W_imag_addr_3_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="9" slack="0"/>
<pin id="290" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_imag_addr_3/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="W_real_addr_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="9" slack="0"/>
<pin id="298" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_real_addr/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="W_imag_addr_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="9" slack="0"/>
<pin id="306" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_imag_addr/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="buf1_R_1_addr_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="7" slack="0"/>
<pin id="314" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_R_1_addr/21 "/>
</bind>
</comp>

<comp id="318" class="1004" name="buf1_I_1_addr_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="7" slack="0"/>
<pin id="322" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_I_1_addr/21 "/>
</bind>
</comp>

<comp id="326" class="1004" name="buf1_R_addr_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="8" slack="0"/>
<pin id="330" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_R_addr/23 "/>
</bind>
</comp>

<comp id="334" class="1004" name="buf1_I_addr_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="8" slack="0"/>
<pin id="338" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_I_addr/23 "/>
</bind>
</comp>

<comp id="342" class="1004" name="buf1_R_2_addr_gep_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="7" slack="2"/>
<pin id="346" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_R_2_addr/23 "/>
</bind>
</comp>

<comp id="350" class="1004" name="buf1_I_2_addr_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="7" slack="2"/>
<pin id="354" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_I_2_addr/23 "/>
</bind>
</comp>

<comp id="358" class="1004" name="buf1_R_3_addr_gep_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="7" slack="2"/>
<pin id="362" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_R_3_addr/23 "/>
</bind>
</comp>

<comp id="366" class="1004" name="buf1_I_3_addr_gep_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="7" slack="2"/>
<pin id="370" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_I_3_addr/23 "/>
</bind>
</comp>

<comp id="374" class="1004" name="OUT_R_1_addr_gep_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="8" slack="36"/>
<pin id="378" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_1_addr/37 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_access_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="0" index="2" bw="0" slack="0"/>
<pin id="386" dir="0" index="4" bw="8" slack="0"/>
<pin id="387" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="388" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="389" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/37 store_ln87/37 "/>
</bind>
</comp>

<comp id="391" class="1004" name="OUT_I_1_addr_gep_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="0" index="2" bw="8" slack="36"/>
<pin id="395" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_1_addr/37 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_access_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="0" index="2" bw="0" slack="0"/>
<pin id="403" dir="0" index="4" bw="8" slack="0"/>
<pin id="404" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="405" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="406" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/37 store_ln88/37 "/>
</bind>
</comp>

<comp id="408" class="1004" name="OUT_R_1_addr_1_gep_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="7" slack="16"/>
<pin id="412" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_1_addr_1/37 "/>
</bind>
</comp>

<comp id="416" class="1004" name="OUT_I_1_addr_1_gep_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="0" index="2" bw="7" slack="16"/>
<pin id="420" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_1_addr_1/37 "/>
</bind>
</comp>

<comp id="424" class="1004" name="OUT_R_2_addr_gep_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="8" slack="37"/>
<pin id="428" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_2_addr/38 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_access_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="0" index="2" bw="0" slack="0"/>
<pin id="436" dir="0" index="4" bw="8" slack="0"/>
<pin id="437" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="438" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="435" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="439" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/38 store_ln87/38 "/>
</bind>
</comp>

<comp id="441" class="1004" name="OUT_I_2_addr_gep_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="0" index="2" bw="8" slack="37"/>
<pin id="445" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_2_addr/38 "/>
</bind>
</comp>

<comp id="448" class="1004" name="grp_access_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="0" index="2" bw="0" slack="0"/>
<pin id="453" dir="0" index="4" bw="8" slack="0"/>
<pin id="454" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="455" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="452" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="456" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/38 store_ln88/38 "/>
</bind>
</comp>

<comp id="458" class="1004" name="OUT_R_2_addr_1_gep_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="0" index="2" bw="7" slack="17"/>
<pin id="462" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_2_addr_1/38 "/>
</bind>
</comp>

<comp id="466" class="1004" name="OUT_I_2_addr_1_gep_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="0" index="2" bw="7" slack="17"/>
<pin id="470" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_2_addr_1/38 "/>
</bind>
</comp>

<comp id="474" class="1004" name="OUT_R_3_addr_gep_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="0" index="2" bw="8" slack="37"/>
<pin id="478" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_3_addr/38 "/>
</bind>
</comp>

<comp id="481" class="1004" name="grp_access_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="0" index="2" bw="0" slack="0"/>
<pin id="486" dir="0" index="4" bw="8" slack="0"/>
<pin id="487" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="488" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="485" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="489" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/38 store_ln87/38 "/>
</bind>
</comp>

<comp id="491" class="1004" name="OUT_I_3_addr_gep_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="0" index="2" bw="8" slack="37"/>
<pin id="495" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_3_addr/38 "/>
</bind>
</comp>

<comp id="498" class="1004" name="grp_access_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="0"/>
<pin id="501" dir="0" index="2" bw="0" slack="0"/>
<pin id="503" dir="0" index="4" bw="8" slack="0"/>
<pin id="504" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="505" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="502" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="506" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/38 store_ln88/38 "/>
</bind>
</comp>

<comp id="508" class="1004" name="OUT_R_3_addr_1_gep_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="0" index="2" bw="7" slack="17"/>
<pin id="512" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_3_addr_1/38 "/>
</bind>
</comp>

<comp id="516" class="1004" name="OUT_I_3_addr_1_gep_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="0" index="2" bw="7" slack="17"/>
<pin id="520" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_3_addr_1/38 "/>
</bind>
</comp>

<comp id="524" class="1004" name="OUT_R_0_addr_gep_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="0" index="2" bw="8" slack="37"/>
<pin id="528" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_0_addr/39 "/>
</bind>
</comp>

<comp id="531" class="1004" name="grp_access_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="0"/>
<pin id="534" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="535" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/39 store_ln87/40 "/>
</bind>
</comp>

<comp id="537" class="1004" name="OUT_I_0_addr_gep_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="0" index="2" bw="8" slack="37"/>
<pin id="541" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_0_addr/39 "/>
</bind>
</comp>

<comp id="544" class="1004" name="grp_access_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="0"/>
<pin id="547" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="548" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/39 store_ln88/40 "/>
</bind>
</comp>

<comp id="550" class="1004" name="OUT_R_0_addr_1_gep_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="0" index="2" bw="8" slack="17"/>
<pin id="554" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_0_addr_1/40 "/>
</bind>
</comp>

<comp id="558" class="1004" name="OUT_I_0_addr_1_gep_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="0" index="2" bw="8" slack="17"/>
<pin id="562" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_0_addr_1/40 "/>
</bind>
</comp>

<comp id="566" class="1004" name="grp_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="1"/>
<pin id="568" dir="0" index="1" bw="32" slack="1"/>
<pin id="569" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R_9_1/11 t_R_9_2/12 "/>
</bind>
</comp>

<comp id="570" class="1004" name="grp_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="0" index="1" bw="32" slack="1"/>
<pin id="573" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I_9_1/11 t_I_9_2/12 "/>
</bind>
</comp>

<comp id="574" class="1004" name="grp_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="1"/>
<pin id="576" dir="0" index="1" bw="32" slack="1"/>
<pin id="577" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R_9_3/12 t_R_9/13 "/>
</bind>
</comp>

<comp id="578" class="1004" name="grp_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="1"/>
<pin id="580" dir="0" index="1" bw="32" slack="1"/>
<pin id="581" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I_9_3/12 t_I_9/13 "/>
</bind>
</comp>

<comp id="582" class="1004" name="grp_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="0" index="1" bw="32" slack="1"/>
<pin id="585" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i9_1/24 sub27_i9_2/25 "/>
</bind>
</comp>

<comp id="586" class="1004" name="grp_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="1"/>
<pin id="588" dir="0" index="1" bw="32" slack="1"/>
<pin id="589" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i9_1/24 sub30_i9_2/25 "/>
</bind>
</comp>

<comp id="590" class="1004" name="grp_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="1"/>
<pin id="592" dir="0" index="1" bw="32" slack="1"/>
<pin id="593" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i9_1/24 add33_i9_2/25 "/>
</bind>
</comp>

<comp id="594" class="1004" name="grp_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="1"/>
<pin id="596" dir="0" index="1" bw="32" slack="1"/>
<pin id="597" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i9_1/24 add36_i9_2/25 "/>
</bind>
</comp>

<comp id="598" class="1004" name="grp_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="0" index="1" bw="32" slack="1"/>
<pin id="601" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i9_3/25 sub27_i9/26 "/>
</bind>
</comp>

<comp id="602" class="1004" name="grp_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="0" index="1" bw="32" slack="1"/>
<pin id="605" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i9_3/25 sub30_i9/26 "/>
</bind>
</comp>

<comp id="606" class="1004" name="grp_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="1"/>
<pin id="608" dir="0" index="1" bw="32" slack="1"/>
<pin id="609" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i9_3/25 add33_i9/26 "/>
</bind>
</comp>

<comp id="610" class="1004" name="grp_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="1"/>
<pin id="612" dir="0" index="1" bw="32" slack="1"/>
<pin id="613" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i9_3/25 add36_i9/26 "/>
</bind>
</comp>

<comp id="614" class="1004" name="grp_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="1"/>
<pin id="616" dir="0" index="1" bw="32" slack="1"/>
<pin id="617" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul22_i8_1/3 mul22_i8_2/4 "/>
</bind>
</comp>

<comp id="618" class="1004" name="grp_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="0" index="1" bw="32" slack="1"/>
<pin id="621" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i9_1/3 mul23_i9_2/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="grp_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="1"/>
<pin id="624" dir="0" index="1" bw="32" slack="1"/>
<pin id="625" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul24_i8_1/3 mul24_i8_2/4 "/>
</bind>
</comp>

<comp id="626" class="1004" name="grp_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="1"/>
<pin id="628" dir="0" index="1" bw="32" slack="1"/>
<pin id="629" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i9_1/3 mul25_i9_2/4 "/>
</bind>
</comp>

<comp id="630" class="1004" name="grp_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="2"/>
<pin id="632" dir="0" index="1" bw="32" slack="1"/>
<pin id="633" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul22_i8_3/4 mul22_i8/5 "/>
</bind>
</comp>

<comp id="634" class="1004" name="grp_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="2"/>
<pin id="636" dir="0" index="1" bw="32" slack="1"/>
<pin id="637" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i9_3/4 mul23_i9/5 "/>
</bind>
</comp>

<comp id="638" class="1004" name="grp_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="2"/>
<pin id="640" dir="0" index="1" bw="32" slack="1"/>
<pin id="641" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul24_i8_3/4 mul24_i8/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="grp_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="2"/>
<pin id="644" dir="0" index="1" bw="32" slack="1"/>
<pin id="645" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i9_3/4 mul25_i9/5 "/>
</bind>
</comp>

<comp id="646" class="1005" name="reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub27_i9_1 sub27_i9_2 "/>
</bind>
</comp>

<comp id="650" class="1005" name="reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="1"/>
<pin id="652" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub30_i9_1 sub30_i9_2 "/>
</bind>
</comp>

<comp id="654" class="1005" name="reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="1"/>
<pin id="656" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add33_i9_1 add33_i9_2 "/>
</bind>
</comp>

<comp id="658" class="1005" name="reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="1"/>
<pin id="660" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add36_i9_1 add36_i9_2 "/>
</bind>
</comp>

<comp id="662" class="1005" name="reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="1"/>
<pin id="664" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub27_i9_3 sub27_i9 "/>
</bind>
</comp>

<comp id="666" class="1005" name="reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="1"/>
<pin id="668" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub30_i9_3 sub30_i9 "/>
</bind>
</comp>

<comp id="670" class="1004" name="store_ln0_store_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="10" slack="0"/>
<pin id="673" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="675" class="1004" name="i_18_0_load_load_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="10" slack="0"/>
<pin id="677" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_18_0_load/1 "/>
</bind>
</comp>

<comp id="678" class="1004" name="icmp_ln68_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="10" slack="0"/>
<pin id="680" dir="0" index="1" bw="10" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/1 "/>
</bind>
</comp>

<comp id="684" class="1004" name="empty_20_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="10" slack="0"/>
<pin id="686" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_20/1 "/>
</bind>
</comp>

<comp id="688" class="1004" name="lshr_ln77_s_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="8" slack="0"/>
<pin id="690" dir="0" index="1" bw="10" slack="0"/>
<pin id="691" dir="0" index="2" bw="3" slack="0"/>
<pin id="692" dir="0" index="3" bw="5" slack="0"/>
<pin id="693" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln77_s/1 "/>
</bind>
</comp>

<comp id="698" class="1004" name="xor_ln79_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="0"/>
<pin id="700" dir="0" index="1" bw="8" slack="0"/>
<pin id="701" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln79/1 "/>
</bind>
</comp>

<comp id="704" class="1004" name="or_ln68_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="9" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln68/1 "/>
</bind>
</comp>

<comp id="710" class="1004" name="zext_ln72_1_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="9" slack="0"/>
<pin id="712" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_1/1 "/>
</bind>
</comp>

<comp id="716" class="1004" name="lshr_ln77_1_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="7" slack="0"/>
<pin id="718" dir="0" index="1" bw="10" slack="0"/>
<pin id="719" dir="0" index="2" bw="3" slack="0"/>
<pin id="720" dir="0" index="3" bw="5" slack="0"/>
<pin id="721" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln77_1/1 "/>
</bind>
</comp>

<comp id="726" class="1004" name="zext_ln79_s_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="8" slack="0"/>
<pin id="728" dir="0" index="1" bw="1" slack="0"/>
<pin id="729" dir="0" index="2" bw="7" slack="0"/>
<pin id="730" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln79_s/1 "/>
</bind>
</comp>

<comp id="734" class="1004" name="zext_ln79_1_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="8" slack="0"/>
<pin id="736" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_1/1 "/>
</bind>
</comp>

<comp id="744" class="1004" name="zext_ln79_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="8" slack="1"/>
<pin id="746" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/2 "/>
</bind>
</comp>

<comp id="749" class="1004" name="or_ln68_1_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="9" slack="1"/>
<pin id="751" dir="0" index="1" bw="3" slack="0"/>
<pin id="752" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln68_1/2 "/>
</bind>
</comp>

<comp id="754" class="1004" name="zext_ln72_2_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="9" slack="0"/>
<pin id="756" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_2/2 "/>
</bind>
</comp>

<comp id="760" class="1004" name="or_ln68_2_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="9" slack="1"/>
<pin id="762" dir="0" index="1" bw="3" slack="0"/>
<pin id="763" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln68_2/2 "/>
</bind>
</comp>

<comp id="765" class="1004" name="zext_ln72_3_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="9" slack="0"/>
<pin id="767" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_3/2 "/>
</bind>
</comp>

<comp id="771" class="1004" name="add_ln68_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="10" slack="1"/>
<pin id="773" dir="0" index="1" bw="4" slack="0"/>
<pin id="774" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/2 "/>
</bind>
</comp>

<comp id="776" class="1004" name="store_ln68_store_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="10" slack="0"/>
<pin id="778" dir="0" index="1" bw="10" slack="1"/>
<pin id="779" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/2 "/>
</bind>
</comp>

<comp id="781" class="1004" name="zext_ln72_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="9" slack="2"/>
<pin id="783" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/3 "/>
</bind>
</comp>

<comp id="786" class="1004" name="zext_ln77_1_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="7" slack="20"/>
<pin id="788" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_1/21 "/>
</bind>
</comp>

<comp id="791" class="1004" name="zext_ln77_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="8" slack="22"/>
<pin id="793" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/23 "/>
</bind>
</comp>

<comp id="796" class="1004" name="bitcast_ln85_1_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="1"/>
<pin id="798" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln85_1/37 "/>
</bind>
</comp>

<comp id="801" class="1004" name="bitcast_ln86_1_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="1"/>
<pin id="803" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln86_1/37 "/>
</bind>
</comp>

<comp id="806" class="1004" name="bitcast_ln87_1_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="1"/>
<pin id="808" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln87_1/37 "/>
</bind>
</comp>

<comp id="811" class="1004" name="bitcast_ln88_1_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="1"/>
<pin id="813" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln88_1/37 "/>
</bind>
</comp>

<comp id="816" class="1004" name="bitcast_ln85_2_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="1"/>
<pin id="818" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln85_2/38 "/>
</bind>
</comp>

<comp id="821" class="1004" name="bitcast_ln86_2_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="1"/>
<pin id="823" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln86_2/38 "/>
</bind>
</comp>

<comp id="826" class="1004" name="bitcast_ln87_2_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="1"/>
<pin id="828" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln87_2/38 "/>
</bind>
</comp>

<comp id="831" class="1004" name="bitcast_ln88_2_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="1"/>
<pin id="833" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln88_2/38 "/>
</bind>
</comp>

<comp id="836" class="1004" name="bitcast_ln85_3_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="1"/>
<pin id="838" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln85_3/38 "/>
</bind>
</comp>

<comp id="841" class="1004" name="bitcast_ln86_3_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="1"/>
<pin id="843" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln86_3/38 "/>
</bind>
</comp>

<comp id="846" class="1004" name="bitcast_ln87_3_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="1"/>
<pin id="848" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln87_3/38 "/>
</bind>
</comp>

<comp id="850" class="1004" name="bitcast_ln88_3_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="1"/>
<pin id="852" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln88_3/38 "/>
</bind>
</comp>

<comp id="854" class="1004" name="bitcast_ln85_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="1"/>
<pin id="856" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln85/39 "/>
</bind>
</comp>

<comp id="859" class="1004" name="bitcast_ln86_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="1"/>
<pin id="861" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln86/39 "/>
</bind>
</comp>

<comp id="864" class="1004" name="bitcast_ln87_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="2"/>
<pin id="866" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln87/40 "/>
</bind>
</comp>

<comp id="868" class="1004" name="bitcast_ln88_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="2"/>
<pin id="870" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln88/40 "/>
</bind>
</comp>

<comp id="872" class="1005" name="i_18_0_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="10" slack="0"/>
<pin id="874" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_18_0 "/>
</bind>
</comp>

<comp id="879" class="1005" name="i_18_0_load_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="10" slack="1"/>
<pin id="881" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_18_0_load "/>
</bind>
</comp>

<comp id="884" class="1005" name="icmp_ln68_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="1"/>
<pin id="886" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln68 "/>
</bind>
</comp>

<comp id="888" class="1005" name="empty_20_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="9" slack="1"/>
<pin id="890" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="empty_20 "/>
</bind>
</comp>

<comp id="895" class="1005" name="lshr_ln77_s_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="8" slack="22"/>
<pin id="897" dir="1" index="1" bw="8" slack="22"/>
</pin_list>
<bind>
<opset="lshr_ln77_s "/>
</bind>
</comp>

<comp id="900" class="1005" name="xor_ln79_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="8" slack="1"/>
<pin id="902" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln79 "/>
</bind>
</comp>

<comp id="905" class="1005" name="W_real_addr_1_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="9" slack="1"/>
<pin id="907" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_real_addr_1 "/>
</bind>
</comp>

<comp id="910" class="1005" name="W_imag_addr_1_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="9" slack="1"/>
<pin id="912" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_addr_1 "/>
</bind>
</comp>

<comp id="915" class="1005" name="lshr_ln77_1_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="7" slack="20"/>
<pin id="917" dir="1" index="1" bw="7" slack="20"/>
</pin_list>
<bind>
<opset="lshr_ln77_1 "/>
</bind>
</comp>

<comp id="920" class="1005" name="zext_ln79_1_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="64" slack="36"/>
<pin id="922" dir="1" index="1" bw="64" slack="36"/>
</pin_list>
<bind>
<opset="zext_ln79_1 "/>
</bind>
</comp>

<comp id="930" class="1005" name="buf1_R_1_addr_1_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="8" slack="1"/>
<pin id="932" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf1_R_1_addr_1 "/>
</bind>
</comp>

<comp id="935" class="1005" name="buf1_I_1_addr_1_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="8" slack="1"/>
<pin id="937" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf1_I_1_addr_1 "/>
</bind>
</comp>

<comp id="940" class="1005" name="buf1_R_2_addr_1_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="8" slack="1"/>
<pin id="942" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf1_R_2_addr_1 "/>
</bind>
</comp>

<comp id="945" class="1005" name="buf1_I_2_addr_1_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="8" slack="1"/>
<pin id="947" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf1_I_2_addr_1 "/>
</bind>
</comp>

<comp id="950" class="1005" name="buf1_R_3_addr_1_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="8" slack="1"/>
<pin id="952" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf1_R_3_addr_1 "/>
</bind>
</comp>

<comp id="955" class="1005" name="buf1_I_3_addr_1_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="8" slack="1"/>
<pin id="957" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf1_I_3_addr_1 "/>
</bind>
</comp>

<comp id="960" class="1005" name="zext_ln79_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="64" slack="37"/>
<pin id="962" dir="1" index="1" bw="64" slack="37"/>
</pin_list>
<bind>
<opset="zext_ln79 "/>
</bind>
</comp>

<comp id="966" class="1005" name="buf1_R_addr_1_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="8" slack="1"/>
<pin id="968" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf1_R_addr_1 "/>
</bind>
</comp>

<comp id="971" class="1005" name="buf1_I_addr_1_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="8" slack="1"/>
<pin id="973" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf1_I_addr_1 "/>
</bind>
</comp>

<comp id="976" class="1005" name="W_real_load_1_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="1"/>
<pin id="978" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_real_load_1 "/>
</bind>
</comp>

<comp id="982" class="1005" name="W_imag_load_1_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="1"/>
<pin id="984" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_load_1 "/>
</bind>
</comp>

<comp id="988" class="1005" name="buf1_R_1_load_1_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="1"/>
<pin id="990" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf1_R_1_load_1 "/>
</bind>
</comp>

<comp id="994" class="1005" name="buf1_I_1_load_1_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="1"/>
<pin id="996" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf1_I_1_load_1 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="W_real_addr_2_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="9" slack="1"/>
<pin id="1002" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_real_addr_2 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="W_imag_addr_2_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="9" slack="1"/>
<pin id="1007" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_addr_2 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="buf1_R_2_load_1_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="32" slack="2"/>
<pin id="1012" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf1_R_2_load_1 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="buf1_I_2_load_1_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="32" slack="2"/>
<pin id="1018" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf1_I_2_load_1 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="W_real_addr_3_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="9" slack="1"/>
<pin id="1024" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_real_addr_3 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="W_imag_addr_3_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="9" slack="1"/>
<pin id="1029" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_addr_3 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="buf1_R_3_load_1_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="32" slack="2"/>
<pin id="1034" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf1_R_3_load_1 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="buf1_I_3_load_1_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="32" slack="2"/>
<pin id="1040" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf1_I_3_load_1 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="W_real_addr_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="9" slack="1"/>
<pin id="1046" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_real_addr "/>
</bind>
</comp>

<comp id="1049" class="1005" name="W_imag_addr_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="9" slack="1"/>
<pin id="1051" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_addr "/>
</bind>
</comp>

<comp id="1054" class="1005" name="buf1_R_load_1_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="32" slack="2"/>
<pin id="1056" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf1_R_load_1 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="buf1_I_load_1_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="32" slack="2"/>
<pin id="1062" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf1_I_load_1 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="W_real_load_2_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="32" slack="1"/>
<pin id="1068" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_real_load_2 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="W_imag_load_2_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="32" slack="1"/>
<pin id="1074" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_load_2 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="W_real_load_3_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="32" slack="1"/>
<pin id="1080" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_real_load_3 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="W_imag_load_3_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="32" slack="1"/>
<pin id="1086" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_load_3 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="W_real_load_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="32" slack="1"/>
<pin id="1092" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_real_load "/>
</bind>
</comp>

<comp id="1096" class="1005" name="W_imag_load_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="32" slack="1"/>
<pin id="1098" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_load "/>
</bind>
</comp>

<comp id="1102" class="1005" name="mul22_i8_1_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="32" slack="1"/>
<pin id="1104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul22_i8_1 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="mul23_i9_1_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="32" slack="1"/>
<pin id="1109" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul23_i9_1 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="mul24_i8_1_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="32" slack="1"/>
<pin id="1114" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul24_i8_1 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="mul25_i9_1_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="32" slack="1"/>
<pin id="1119" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul25_i9_1 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="mul22_i8_2_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="32" slack="1"/>
<pin id="1124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul22_i8_2 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="mul23_i9_2_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="32" slack="1"/>
<pin id="1129" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul23_i9_2 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="mul24_i8_2_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="32" slack="1"/>
<pin id="1134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul24_i8_2 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="mul25_i9_2_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="32" slack="1"/>
<pin id="1139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul25_i9_2 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="mul22_i8_3_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="32" slack="1"/>
<pin id="1144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul22_i8_3 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="mul23_i9_3_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="32" slack="1"/>
<pin id="1149" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul23_i9_3 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="mul24_i8_3_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="32" slack="1"/>
<pin id="1154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul24_i8_3 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="mul25_i9_3_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="32" slack="1"/>
<pin id="1159" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul25_i9_3 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="mul22_i8_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="32" slack="1"/>
<pin id="1164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul22_i8 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="mul23_i9_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="32" slack="1"/>
<pin id="1169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul23_i9 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="mul24_i8_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="32" slack="1"/>
<pin id="1174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul24_i8 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="mul25_i9_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="32" slack="1"/>
<pin id="1179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul25_i9 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="zext_ln77_1_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="64" slack="2"/>
<pin id="1184" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln77_1 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="buf1_R_1_addr_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="8" slack="1"/>
<pin id="1198" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf1_R_1_addr "/>
</bind>
</comp>

<comp id="1201" class="1005" name="buf1_I_1_addr_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="8" slack="1"/>
<pin id="1203" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf1_I_1_addr "/>
</bind>
</comp>

<comp id="1206" class="1005" name="buf1_R_1_load_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="32" slack="2"/>
<pin id="1208" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf1_R_1_load "/>
</bind>
</comp>

<comp id="1212" class="1005" name="buf1_I_1_load_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="32" slack="2"/>
<pin id="1214" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf1_I_1_load "/>
</bind>
</comp>

<comp id="1218" class="1005" name="zext_ln77_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="64" slack="17"/>
<pin id="1220" dir="1" index="1" bw="64" slack="17"/>
</pin_list>
<bind>
<opset="zext_ln77 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="buf1_R_addr_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="8" slack="1"/>
<pin id="1226" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf1_R_addr "/>
</bind>
</comp>

<comp id="1229" class="1005" name="buf1_I_addr_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="8" slack="1"/>
<pin id="1231" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf1_I_addr "/>
</bind>
</comp>

<comp id="1234" class="1005" name="t_R_9_1_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="32" slack="1"/>
<pin id="1236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_R_9_1 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="t_I_9_1_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="32" slack="1"/>
<pin id="1242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_I_9_1 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="buf1_R_2_addr_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="8" slack="1"/>
<pin id="1248" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf1_R_2_addr "/>
</bind>
</comp>

<comp id="1251" class="1005" name="buf1_I_2_addr_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="8" slack="1"/>
<pin id="1253" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf1_I_2_addr "/>
</bind>
</comp>

<comp id="1256" class="1005" name="buf1_R_3_addr_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="8" slack="1"/>
<pin id="1258" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf1_R_3_addr "/>
</bind>
</comp>

<comp id="1261" class="1005" name="buf1_I_3_addr_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="8" slack="1"/>
<pin id="1263" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf1_I_3_addr "/>
</bind>
</comp>

<comp id="1266" class="1005" name="buf1_R_load_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="32" slack="2"/>
<pin id="1268" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf1_R_load "/>
</bind>
</comp>

<comp id="1272" class="1005" name="buf1_I_load_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="32" slack="2"/>
<pin id="1274" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf1_I_load "/>
</bind>
</comp>

<comp id="1278" class="1005" name="buf1_R_2_load_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="32" slack="1"/>
<pin id="1280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf1_R_2_load "/>
</bind>
</comp>

<comp id="1284" class="1005" name="buf1_I_2_load_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="32" slack="1"/>
<pin id="1286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf1_I_2_load "/>
</bind>
</comp>

<comp id="1290" class="1005" name="t_R_9_2_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="32" slack="1"/>
<pin id="1292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_R_9_2 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="t_I_9_2_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="32" slack="1"/>
<pin id="1298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_I_9_2 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="buf1_R_3_load_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="32" slack="1"/>
<pin id="1304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf1_R_3_load "/>
</bind>
</comp>

<comp id="1308" class="1005" name="buf1_I_3_load_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="32" slack="1"/>
<pin id="1310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf1_I_3_load "/>
</bind>
</comp>

<comp id="1314" class="1005" name="t_R_9_3_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="32" slack="1"/>
<pin id="1316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_R_9_3 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="t_I_9_3_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="32" slack="1"/>
<pin id="1322" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_I_9_3 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="t_R_9_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="32" slack="1"/>
<pin id="1328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_R_9 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="t_I_9_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="32" slack="1"/>
<pin id="1334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_I_9 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="add33_i9_3_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="32" slack="1"/>
<pin id="1340" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add33_i9_3 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="add36_i9_3_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="32" slack="1"/>
<pin id="1345" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add36_i9_3 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="add33_i9_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="32" slack="2"/>
<pin id="1350" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add33_i9 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="add36_i9_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="32" slack="2"/>
<pin id="1355" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add36_i9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="36" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="32" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="74" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="116"><net_src comp="100" pin="3"/><net_sink comp="107" pin=2"/></net>

<net id="122"><net_src comp="34" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="74" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="133"><net_src comp="117" pin="3"/><net_sink comp="124" pin=2"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="74" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="150"><net_src comp="134" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="74" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="167"><net_src comp="151" pin="3"/><net_sink comp="158" pin=2"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="74" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="184"><net_src comp="168" pin="3"/><net_sink comp="175" pin=2"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="74" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="201"><net_src comp="185" pin="3"/><net_sink comp="192" pin=2"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="74" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="218"><net_src comp="202" pin="3"/><net_sink comp="209" pin=2"/></net>

<net id="224"><net_src comp="30" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="74" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="235"><net_src comp="219" pin="3"/><net_sink comp="226" pin=2"/></net>

<net id="241"><net_src comp="16" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="74" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="236" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="254"><net_src comp="18" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="74" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="249" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="267"><net_src comp="32" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="74" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="262" pin="3"/><net_sink comp="107" pin=2"/></net>

<net id="275"><net_src comp="34" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="74" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="270" pin="3"/><net_sink comp="124" pin=2"/></net>

<net id="283"><net_src comp="32" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="74" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="278" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="291"><net_src comp="34" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="74" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="286" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="299"><net_src comp="32" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="74" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="294" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="307"><net_src comp="34" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="74" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="302" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="315"><net_src comp="20" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="74" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="310" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="323"><net_src comp="22" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="74" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="318" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="331"><net_src comp="16" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="74" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="326" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="339"><net_src comp="18" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="74" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="334" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="347"><net_src comp="24" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="74" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="342" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="355"><net_src comp="26" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="74" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="350" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="363"><net_src comp="28" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="74" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="358" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="371"><net_src comp="30" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="74" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="366" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="379"><net_src comp="12" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="74" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="390"><net_src comp="374" pin="3"/><net_sink comp="381" pin=2"/></net>

<net id="396"><net_src comp="4" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="74" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="407"><net_src comp="391" pin="3"/><net_sink comp="398" pin=2"/></net>

<net id="413"><net_src comp="12" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="74" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="408" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="421"><net_src comp="4" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="74" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="416" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="429"><net_src comp="10" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="74" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="440"><net_src comp="424" pin="3"/><net_sink comp="431" pin=2"/></net>

<net id="446"><net_src comp="2" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="74" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="457"><net_src comp="441" pin="3"/><net_sink comp="448" pin=2"/></net>

<net id="463"><net_src comp="10" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="74" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="458" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="471"><net_src comp="2" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="74" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="466" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="479"><net_src comp="8" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="74" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="490"><net_src comp="474" pin="3"/><net_sink comp="481" pin=2"/></net>

<net id="496"><net_src comp="0" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="74" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="507"><net_src comp="491" pin="3"/><net_sink comp="498" pin=2"/></net>

<net id="513"><net_src comp="8" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="74" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="508" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="521"><net_src comp="0" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="74" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="516" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="529"><net_src comp="14" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="74" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="536"><net_src comp="524" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="542"><net_src comp="6" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="74" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="549"><net_src comp="537" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="555"><net_src comp="14" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="74" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="550" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="563"><net_src comp="6" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="74" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="558" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="649"><net_src comp="582" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="653"><net_src comp="586" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="590" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="594" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="598" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="602" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="674"><net_src comp="56" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="682"><net_src comp="675" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="62" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="687"><net_src comp="675" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="694"><net_src comp="64" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="695"><net_src comp="675" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="696"><net_src comp="66" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="697"><net_src comp="68" pin="0"/><net_sink comp="688" pin=3"/></net>

<net id="702"><net_src comp="688" pin="4"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="70" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="708"><net_src comp="684" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="72" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="713"><net_src comp="704" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="715"><net_src comp="710" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="722"><net_src comp="76" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="723"><net_src comp="675" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="724"><net_src comp="66" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="725"><net_src comp="78" pin="0"/><net_sink comp="716" pin=3"/></net>

<net id="731"><net_src comp="80" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="82" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="733"><net_src comp="716" pin="4"/><net_sink comp="726" pin=2"/></net>

<net id="737"><net_src comp="726" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="739"><net_src comp="734" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="740"><net_src comp="734" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="741"><net_src comp="734" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="742"><net_src comp="734" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="743"><net_src comp="734" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="747"><net_src comp="744" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="753"><net_src comp="84" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="757"><net_src comp="749" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="759"><net_src comp="754" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="764"><net_src comp="86" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="768"><net_src comp="760" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="770"><net_src comp="765" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="775"><net_src comp="88" pin="0"/><net_sink comp="771" pin=1"/></net>

<net id="780"><net_src comp="771" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="784"><net_src comp="781" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="789"><net_src comp="786" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="794"><net_src comp="791" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="799"><net_src comp="646" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="381" pin=4"/></net>

<net id="804"><net_src comp="650" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="398" pin=4"/></net>

<net id="809"><net_src comp="654" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="814"><net_src comp="658" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="819"><net_src comp="646" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="431" pin=4"/></net>

<net id="824"><net_src comp="650" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="448" pin=4"/></net>

<net id="829"><net_src comp="654" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="834"><net_src comp="658" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="839"><net_src comp="662" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="481" pin=4"/></net>

<net id="844"><net_src comp="666" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="498" pin=4"/></net>

<net id="849"><net_src comp="846" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="853"><net_src comp="850" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="857"><net_src comp="662" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="862"><net_src comp="666" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="867"><net_src comp="864" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="871"><net_src comp="868" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="875"><net_src comp="96" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="877"><net_src comp="872" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="878"><net_src comp="872" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="882"><net_src comp="675" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="887"><net_src comp="678" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="891"><net_src comp="684" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="893"><net_src comp="888" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="894"><net_src comp="888" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="898"><net_src comp="688" pin="4"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="903"><net_src comp="698" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="908"><net_src comp="100" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="913"><net_src comp="117" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="918"><net_src comp="716" pin="4"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="923"><net_src comp="734" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="925"><net_src comp="920" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="926"><net_src comp="920" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="927"><net_src comp="920" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="928"><net_src comp="920" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="929"><net_src comp="920" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="933"><net_src comp="134" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="938"><net_src comp="151" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="943"><net_src comp="168" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="948"><net_src comp="185" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="953"><net_src comp="202" pin="3"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="958"><net_src comp="219" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="963"><net_src comp="744" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="965"><net_src comp="960" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="969"><net_src comp="236" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="974"><net_src comp="249" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="979"><net_src comp="107" pin="7"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="981"><net_src comp="976" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="985"><net_src comp="124" pin="7"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="987"><net_src comp="982" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="991"><net_src comp="141" pin="7"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="993"><net_src comp="988" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="997"><net_src comp="158" pin="7"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="999"><net_src comp="994" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="1003"><net_src comp="262" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="1008"><net_src comp="270" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="1013"><net_src comp="175" pin="7"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="1015"><net_src comp="1010" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="1019"><net_src comp="192" pin="7"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="1021"><net_src comp="1016" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="1025"><net_src comp="278" pin="3"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="1030"><net_src comp="286" pin="3"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="1035"><net_src comp="209" pin="7"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="1037"><net_src comp="1032" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="1041"><net_src comp="226" pin="7"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="1043"><net_src comp="1038" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="1047"><net_src comp="294" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="1052"><net_src comp="302" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="1057"><net_src comp="243" pin="3"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="1059"><net_src comp="1054" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="1063"><net_src comp="256" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="1065"><net_src comp="1060" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="1069"><net_src comp="107" pin="7"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="1071"><net_src comp="1066" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="1075"><net_src comp="124" pin="7"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="1077"><net_src comp="1072" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="1081"><net_src comp="107" pin="3"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="1083"><net_src comp="1078" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="1087"><net_src comp="124" pin="3"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="1089"><net_src comp="1084" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="1093"><net_src comp="107" pin="3"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="1095"><net_src comp="1090" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="1099"><net_src comp="124" pin="3"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="1101"><net_src comp="1096" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="1105"><net_src comp="614" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="1110"><net_src comp="618" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="1115"><net_src comp="622" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="1120"><net_src comp="626" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="1125"><net_src comp="614" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="1130"><net_src comp="618" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="1135"><net_src comp="622" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="1140"><net_src comp="626" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="1145"><net_src comp="630" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="1150"><net_src comp="634" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="1155"><net_src comp="638" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="1160"><net_src comp="642" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="1165"><net_src comp="630" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="1170"><net_src comp="634" pin="2"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="1175"><net_src comp="638" pin="2"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="1180"><net_src comp="642" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="1185"><net_src comp="786" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="1187"><net_src comp="1182" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="1188"><net_src comp="1182" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="1189"><net_src comp="1182" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="1190"><net_src comp="1182" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="1191"><net_src comp="1182" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="1192"><net_src comp="1182" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="1193"><net_src comp="1182" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="1194"><net_src comp="1182" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="1195"><net_src comp="1182" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="1199"><net_src comp="310" pin="3"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="1204"><net_src comp="318" pin="3"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="1209"><net_src comp="141" pin="3"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="1211"><net_src comp="1206" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="1215"><net_src comp="158" pin="3"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="1217"><net_src comp="1212" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="1221"><net_src comp="791" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="1223"><net_src comp="1218" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="1227"><net_src comp="326" pin="3"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="1232"><net_src comp="334" pin="3"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="1237"><net_src comp="566" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="1239"><net_src comp="1234" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="1243"><net_src comp="570" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="1245"><net_src comp="1240" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="1249"><net_src comp="342" pin="3"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="1254"><net_src comp="350" pin="3"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="1259"><net_src comp="358" pin="3"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="1264"><net_src comp="366" pin="3"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="1269"><net_src comp="243" pin="3"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="1271"><net_src comp="1266" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="1275"><net_src comp="256" pin="3"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="1277"><net_src comp="1272" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="1281"><net_src comp="175" pin="3"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="1283"><net_src comp="1278" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="1287"><net_src comp="192" pin="3"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="1289"><net_src comp="1284" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="1293"><net_src comp="566" pin="2"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="1295"><net_src comp="1290" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="1299"><net_src comp="570" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="1301"><net_src comp="1296" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="1305"><net_src comp="209" pin="3"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="1307"><net_src comp="1302" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="1311"><net_src comp="226" pin="3"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="1313"><net_src comp="1308" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="1317"><net_src comp="574" pin="2"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="1319"><net_src comp="1314" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="1323"><net_src comp="578" pin="2"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="1325"><net_src comp="1320" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="1329"><net_src comp="574" pin="2"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="1331"><net_src comp="1326" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="1335"><net_src comp="578" pin="2"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="1337"><net_src comp="1332" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="1341"><net_src comp="606" pin="2"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1346"><net_src comp="610" pin="2"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="1351"><net_src comp="606" pin="2"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="1356"><net_src comp="610" pin="2"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="868" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUT_I_3 | {38 }
	Port: OUT_I_2 | {38 }
	Port: OUT_I_1 | {37 }
	Port: OUT_I_0 | {39 40 }
	Port: OUT_R_3 | {38 }
	Port: OUT_R_2 | {38 }
	Port: OUT_R_1 | {37 }
	Port: OUT_R_0 | {39 40 }
 - Input state : 
	Port: dft_Pipeline_DFT_Loop9 : buf1_R | {2 3 23 24 }
	Port: dft_Pipeline_DFT_Loop9 : buf1_I | {2 3 23 24 }
	Port: dft_Pipeline_DFT_Loop9 : buf1_R_1 | {1 2 21 22 }
	Port: dft_Pipeline_DFT_Loop9 : buf1_I_1 | {1 2 21 22 }
	Port: dft_Pipeline_DFT_Loop9 : buf1_R_2 | {1 2 23 24 }
	Port: dft_Pipeline_DFT_Loop9 : buf1_I_2 | {1 2 23 24 }
	Port: dft_Pipeline_DFT_Loop9 : buf1_R_3 | {1 2 23 24 }
	Port: dft_Pipeline_DFT_Loop9 : buf1_I_3 | {1 2 23 24 }
	Port: dft_Pipeline_DFT_Loop9 : W_real | {1 2 3 4 }
	Port: dft_Pipeline_DFT_Loop9 : W_imag | {1 2 3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_18_0_load : 1
		icmp_ln68 : 2
		br_ln68 : 3
		empty_20 : 2
		lshr_ln77_s : 2
		xor_ln79 : 3
		or_ln68 : 3
		zext_ln72_1 : 3
		W_real_addr_1 : 4
		W_real_load_1 : 5
		W_imag_addr_1 : 4
		W_imag_load_1 : 5
		lshr_ln77_1 : 2
		zext_ln79_s : 3
		zext_ln79_1 : 4
		buf1_R_1_addr_1 : 5
		buf1_R_1_load_1 : 6
		buf1_I_1_addr_1 : 5
		buf1_I_1_load_1 : 6
		buf1_R_2_addr_1 : 5
		buf1_R_2_load_1 : 6
		buf1_I_2_addr_1 : 5
		buf1_I_2_load_1 : 6
		buf1_R_3_addr_1 : 5
		buf1_R_3_load_1 : 6
		buf1_I_3_addr_1 : 5
		buf1_I_3_load_1 : 6
	State 2
		buf1_R_addr_1 : 1
		buf1_R_load_1 : 2
		buf1_I_addr_1 : 1
		buf1_I_load_1 : 2
		W_real_addr_2 : 1
		W_real_load_2 : 2
		W_imag_addr_2 : 1
		W_imag_load_2 : 2
		W_real_addr_3 : 1
		W_real_load_3 : 2
		W_imag_addr_3 : 1
		W_imag_load_3 : 2
		store_ln68 : 1
	State 3
		W_real_addr : 1
		W_real_load : 2
		W_imag_addr : 1
		W_imag_load : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		buf1_R_1_addr : 1
		buf1_R_1_load : 2
		buf1_I_1_addr : 1
		buf1_I_1_load : 2
	State 22
	State 23
		buf1_R_addr : 1
		buf1_R_load : 2
		buf1_I_addr : 1
		buf1_I_load : 2
		buf1_R_2_load : 1
		buf1_I_2_load : 1
		buf1_R_3_load : 1
		buf1_I_3_load : 1
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		store_ln85 : 1
		store_ln86 : 1
		store_ln87 : 1
		store_ln88 : 1
	State 38
		store_ln85 : 1
		store_ln86 : 1
		store_ln87 : 1
		store_ln88 : 1
		store_ln85 : 1
		store_ln86 : 1
		store_ln87 : 1
		store_ln88 : 1
	State 39
		store_ln85 : 1
		store_ln86 : 1
	State 40
		store_ln87 : 1
		store_ln88 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |     grp_fu_566     |    0    |   611   |   594   |
|          |     grp_fu_570     |    0    |   611   |   594   |
|          |     grp_fu_574     |    0    |   611   |   594   |
|          |     grp_fu_578     |    0    |   611   |   594   |
|          |     grp_fu_582     |    0    |   611   |   594   |
|   fadd   |     grp_fu_586     |    0    |   611   |   594   |
|          |     grp_fu_590     |    0    |   611   |   594   |
|          |     grp_fu_594     |    0    |   611   |   594   |
|          |     grp_fu_598     |    0    |   611   |   594   |
|          |     grp_fu_602     |    0    |   611   |   594   |
|          |     grp_fu_606     |    0    |   611   |   594   |
|          |     grp_fu_610     |    0    |   611   |   594   |
|----------|--------------------|---------|---------|---------|
|          |     grp_fu_614     |    3    |   199   |   324   |
|          |     grp_fu_618     |    3    |   199   |   324   |
|          |     grp_fu_622     |    3    |   199   |   324   |
|   fmul   |     grp_fu_626     |    3    |   199   |   324   |
|          |     grp_fu_630     |    3    |   199   |   324   |
|          |     grp_fu_634     |    3    |   199   |   324   |
|          |     grp_fu_638     |    3    |   199   |   324   |
|          |     grp_fu_642     |    3    |   199   |   324   |
|----------|--------------------|---------|---------|---------|
|    add   |   add_ln68_fu_771  |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|   icmp   |  icmp_ln68_fu_678  |    0    |    0    |    11   |
|----------|--------------------|---------|---------|---------|
|    xor   |   xor_ln79_fu_698  |    0    |    0    |    8    |
|----------|--------------------|---------|---------|---------|
|   trunc  |   empty_20_fu_684  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect| lshr_ln77_s_fu_688 |    0    |    0    |    0    |
|          | lshr_ln77_1_fu_716 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |   or_ln68_fu_704   |    0    |    0    |    0    |
|    or    |  or_ln68_1_fu_749  |    0    |    0    |    0    |
|          |  or_ln68_2_fu_760  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          | zext_ln72_1_fu_710 |    0    |    0    |    0    |
|          | zext_ln79_1_fu_734 |    0    |    0    |    0    |
|          |  zext_ln79_fu_744  |    0    |    0    |    0    |
|   zext   | zext_ln72_2_fu_754 |    0    |    0    |    0    |
|          | zext_ln72_3_fu_765 |    0    |    0    |    0    |
|          |  zext_ln72_fu_781  |    0    |    0    |    0    |
|          | zext_ln77_1_fu_786 |    0    |    0    |    0    |
|          |  zext_ln77_fu_791  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate| zext_ln79_s_fu_726 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    24   |   8924  |   9752  |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  W_imag_addr_1_reg_910 |    9   |
| W_imag_addr_2_reg_1005 |    9   |
| W_imag_addr_3_reg_1027 |    9   |
|  W_imag_addr_reg_1049  |    9   |
|  W_imag_load_1_reg_982 |   32   |
| W_imag_load_2_reg_1072 |   32   |
| W_imag_load_3_reg_1084 |   32   |
|  W_imag_load_reg_1096  |   32   |
|  W_real_addr_1_reg_905 |    9   |
| W_real_addr_2_reg_1000 |    9   |
| W_real_addr_3_reg_1022 |    9   |
|  W_real_addr_reg_1044  |    9   |
|  W_real_load_1_reg_976 |   32   |
| W_real_load_2_reg_1066 |   32   |
| W_real_load_3_reg_1078 |   32   |
|  W_real_load_reg_1090  |   32   |
|   add33_i9_3_reg_1338  |   32   |
|    add33_i9_reg_1348   |   32   |
|   add36_i9_3_reg_1343  |   32   |
|    add36_i9_reg_1353   |   32   |
| buf1_I_1_addr_1_reg_935|    8   |
| buf1_I_1_addr_reg_1201 |    8   |
| buf1_I_1_load_1_reg_994|   32   |
| buf1_I_1_load_reg_1212 |   32   |
| buf1_I_2_addr_1_reg_945|    8   |
| buf1_I_2_addr_reg_1251 |    8   |
|buf1_I_2_load_1_reg_1016|   32   |
| buf1_I_2_load_reg_1284 |   32   |
| buf1_I_3_addr_1_reg_955|    8   |
| buf1_I_3_addr_reg_1261 |    8   |
|buf1_I_3_load_1_reg_1038|   32   |
| buf1_I_3_load_reg_1308 |   32   |
|  buf1_I_addr_1_reg_971 |    8   |
|  buf1_I_addr_reg_1229  |    8   |
| buf1_I_load_1_reg_1060 |   32   |
|  buf1_I_load_reg_1272  |   32   |
| buf1_R_1_addr_1_reg_930|    8   |
| buf1_R_1_addr_reg_1196 |    8   |
| buf1_R_1_load_1_reg_988|   32   |
| buf1_R_1_load_reg_1206 |   32   |
| buf1_R_2_addr_1_reg_940|    8   |
| buf1_R_2_addr_reg_1246 |    8   |
|buf1_R_2_load_1_reg_1010|   32   |
| buf1_R_2_load_reg_1278 |   32   |
| buf1_R_3_addr_1_reg_950|    8   |
| buf1_R_3_addr_reg_1256 |    8   |
|buf1_R_3_load_1_reg_1032|   32   |
| buf1_R_3_load_reg_1302 |   32   |
|  buf1_R_addr_1_reg_966 |    8   |
|  buf1_R_addr_reg_1224  |    8   |
| buf1_R_load_1_reg_1054 |   32   |
|  buf1_R_load_reg_1266  |   32   |
|    empty_20_reg_888    |    9   |
|   i_18_0_load_reg_879  |   10   |
|     i_18_0_reg_872     |   10   |
|    icmp_ln68_reg_884   |    1   |
|   lshr_ln77_1_reg_915  |    7   |
|   lshr_ln77_s_reg_895  |    8   |
|   mul22_i8_1_reg_1102  |   32   |
|   mul22_i8_2_reg_1122  |   32   |
|   mul22_i8_3_reg_1142  |   32   |
|    mul22_i8_reg_1162   |   32   |
|   mul23_i9_1_reg_1107  |   32   |
|   mul23_i9_2_reg_1127  |   32   |
|   mul23_i9_3_reg_1147  |   32   |
|    mul23_i9_reg_1167   |   32   |
|   mul24_i8_1_reg_1112  |   32   |
|   mul24_i8_2_reg_1132  |   32   |
|   mul24_i8_3_reg_1152  |   32   |
|    mul24_i8_reg_1172   |   32   |
|   mul25_i9_1_reg_1117  |   32   |
|   mul25_i9_2_reg_1137  |   32   |
|   mul25_i9_3_reg_1157  |   32   |
|    mul25_i9_reg_1177   |   32   |
|         reg_646        |   32   |
|         reg_650        |   32   |
|         reg_654        |   32   |
|         reg_658        |   32   |
|         reg_662        |   32   |
|         reg_666        |   32   |
|    t_I_9_1_reg_1240    |   32   |
|    t_I_9_2_reg_1296    |   32   |
|    t_I_9_3_reg_1320    |   32   |
|     t_I_9_reg_1332     |   32   |
|    t_R_9_1_reg_1234    |   32   |
|    t_R_9_2_reg_1290    |   32   |
|    t_R_9_3_reg_1314    |   32   |
|     t_R_9_reg_1326     |   32   |
|    xor_ln79_reg_900    |    8   |
|  zext_ln77_1_reg_1182  |   64   |
|   zext_ln77_reg_1218   |   64   |
|   zext_ln79_1_reg_920  |   64   |
|    zext_ln79_reg_960   |   64   |
+------------------------+--------+
|          Total         |  2365  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_107 |  p0  |   4  |   9  |   36   ||    20   |
| grp_access_fu_107 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_124 |  p0  |   4  |   9  |   36   ||    20   |
| grp_access_fu_124 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_141 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_141 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_158 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_158 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_175 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_175 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_192 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_192 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_209 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_209 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_226 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_226 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_243 |  p0  |   4  |   8  |   32   ||    20   |
| grp_access_fu_256 |  p0  |   4  |   8  |   32   ||    20   |
| grp_access_fu_531 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_531 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_544 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_544 |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_566    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_566    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_570    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_570    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_574    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_574    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_578    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_578    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_582    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_582    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_586    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_586    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_590    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_590    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_594    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_594    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_598    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_598    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_602    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_602    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_606    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_606    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_610    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_610    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_614    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_614    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_618    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_618    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_622    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_622    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_626    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_626    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_630    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_630    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_634    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_634    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_638    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_638    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_642    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_642    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  2952  || 99.8876 ||   624   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   24   |    -   |  8924  |  9752  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   99   |    -   |   624  |
|  Register |    -   |    -   |  2365  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   24   |   99   |  11289 |  10376 |
+-----------+--------+--------+--------+--------+
