FILE: .\boot.asm                        (0001) ;  Generated by PSoC Designer 5.4.3191
                                        (0002) ;
                                        (0003) ;@Id: boot.tpl#903 @
                                        (0004) ;=============================================================================
                                        (0005) ;  FILENAME:   boot.asm
                                        (0006) ;  Version:    1.30
                                        (0007) ;
                                        (0008) ;  DESCRIPTION:
                                        (0009) ;  M8C Boot Code for CY8C28xxx microcontroller devices.
                                        (0010) ;
                                        (0011) ;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0012) ;
                                        (0013) ; NOTES:
                                        (0014) ; PSoC Designer's Device Editor uses a template file, BOOT.TPL, located in
                                        (0015) ; the project's root directory to create BOOT.ASM. Any changes made to
                                        (0016) ; BOOT.ASM will be  overwritten every time the project is generated; therefore
                                        (0017) ; changes should be made to BOOT.TPL not BOOT.ASM. Care must be taken when
                                        (0018) ; modifying BOOT.TPL so that replacement strings (such as @PROJECT_NAME)
                                        (0019) ; are not accidentally modified.
                                        (0020) ;
                                        (0021) ;=============================================================================
                                        (0022) 
                                        (0023) include ".\lib\GlobalParams.inc"	;File generated by PSoC Designer (Project dependent)
                                        (0024) include "m8c.inc"			;Part specific file
                                        (0025) include "m8ssc.inc"			;Part specific file
                                        (0026) include "memory.inc"			;File generated by PSoC Designer (Project dependent)
                                        (0027) 
                                        (0028) ;--------------------------------------
                                        (0029) ; Export Declarations
                                        (0030) ;--------------------------------------
                                        (0031) 
                                        (0032) export __Start
                                        (0033) IF	(TOOLCHAIN & HITECH)
                                        (0034) ELSE
                                        (0035) export __bss_start
                                        (0036) export __data_start
                                        (0037) export __idata_start
                                        (0038) export __func_lit_start
                                        (0039) export __text_start
                                        (0040) ENDIF
                                        (0041) export  _bGetPowerSetting
                                        (0042) export   bGetPowerSetting	
                                        (0043) 
                                        (0044) 
                                        (0045) ;--------------------------------------
                                        (0046) ; Optimization flags
                                        (0047) ;--------------------------------------
                                        (0048) ;
                                        (0049) ; To change the value of these flags, modify the file boot.tpl, not
                                        (0050) ; boot.asm. See the notes in the banner comment at the beginning of
                                        (0051) ; this file.
                                        (0052) 
                                        (0053) ; Optimization for Assembly language (only) projects and C-language projects
                                        (0054) ; that do not depend on the C compiler to initialize the values of RAM variables.
                                        (0055) ;   Set to 1: Support for C Run-time Environment initialization
                                        (0056) ;   Set to 0: Support for C not included. Faster start up, smaller code space.
                                        (0057) ;
                                        (0058) IF	(TOOLCHAIN & HITECH)
                                        (0059) ; The C compiler will customize the startup code - it's not required here
                                        (0060) 
                                        (0061) C_LANGUAGE_SUPPORT:              equ 0
                                        (0062) ELSE
                                        (0063) C_LANGUAGE_SUPPORT:              equ 1
                                        (0064) ENDIF
                                        (0065) 
                                        (0066) 
                                        (0067) ; The following equate is required for proper operation. Reseting its value
                                        (0068) ; is discouraged.  WAIT_FOR_32K is effective only if the crystal oscillator is
                                        (0069) ; selected.  If the designer chooses to not wait then stabilization of the ECO
                                        (0070) ; and PLL_Lock must take place within user code. See the family data sheet for
                                        (0071) ; the requirements of starting the ECO and PLL lock mode.
                                        (0072) ;
                                        (0073) ;   Set to 1: Wait for XTAL (& PLL if selected) to stabilize before
                                        (0074) ;                invoking main
                                        (0075) ;   Set to 0: Boot code does not wait; clock may not have stabilized by
                                        (0076) ;               the time code in main starts executing.
                                        (0077) ;
                                        (0078) WAIT_FOR_32K:                    equ 1
                                        (0079) 
                                        (0080) 
                                        (0081) 
                                        (0082) ; For historical reasons, by default the boot code uses an lcall instruction
                                        (0083) ; to invoke the user's _main code. If _main executes a return instruction,
                                        (0084) ; boot provides an infinite loop. By changing the following equate from zero
                                        (0085) ; to 1, boot's lcall will be replaced by a ljmp instruction, saving two
                                        (0086) ; bytes on the stack which are otherwise required for the return address. If
                                        (0087) ; this option is enabled, _main must not return. (Beginning with the 4.2
                                        (0088) ; release, the C compiler automatically places an infinite loop at the end
                                        (0089) ; of main, rather than a return instruction.)
                                        (0090) ;
                                        (0091) ENABLE_LJMP_TO_MAIN:             equ 0
                                        (0092) 
                                        (0093) 
                                        (0094) ;-----------------------------------------------------------------------------
                                        (0095) ; Interrupt Vector Table
                                        (0096) ;-----------------------------------------------------------------------------
                                        (0097) ;
                                        (0098) ; Interrupt vector table entries are 4 bytes long.  Each one contains
                                        (0099) ; a jump instruction to an ISR (Interrupt Service Routine), although
                                        (0100) ; very short ISRs could be encoded within the table itself. Normally,
                                        (0101) ; vector jump targets are modified automatically according to the user
                                        (0102) ; modules selected. This occurs when the 'Generate Application' opera-
                                        (0103) ; tion is run causing PSoC Designer to create boot.asm and the other
                                        (0104) ; configuration files. If you need to hard code a vector, update the
                                        (0105) ; file boot.tpl, not boot.asm. See the banner comment at the beginning
                                        (0106) ; of this file.
                                        (0107) ;-----------------------------------------------------------------------------
                                        (0108) 
                                        (0109)     AREA TOP (ROM, ABS, CON)
                                        (0110) 
                                        (0111)     org   0                        ;Reset Interrupt Vector
                                        (0112) IF	(TOOLCHAIN & HITECH)
                                        (0113) ;   jmp   __Start                  ;C compiler fills in this vector
                                        (0114) ELSE
0000: 80 7F    JMP   0x0080             (0115)     jmp   __Start                  ;First instruction executed following a Reset
                                        (0116) ENDIF
                                        (0117)     ;@PSoC_BOOT_ISR_UserCode_START@
                                        (0118)     ;---------------------------------------------------
                                        (0119)     ; Insert your custom code below this banner
                                        (0120)     ;---------------------------------------------------
                                        (0121) 
                                        (0122)     org   04h                      ;Low Voltage Detect (LVD) Interrupt Vector
0004: 30       HALT                     (0123)     halt                           ;Stop execution if power falls too low
                                        (0124) 
                                        (0125)     org   08h                      ;Analog Column 0 / Decimator 0 Interrupt Vector
                                        (0126)     // call	void_handler
0008: 7E       RETI                     (0127)     reti
                                        (0128) 
                                        (0129)     org   0Ch                      ;Analog Column 1 / Decimator 1 Interrupt Vector
                                        (0130)     // call	void_handler
000C: 7E       RETI                     (0131)     reti
                                        (0132) 
                                        (0133)     org   10h                      ;Analog Column 2 / Decimator 2 Interrupt Vector
                                        (0134)     // call	void_handler
0010: 7E       RETI                     (0135)     reti
                                        (0136) 
                                        (0137)     org   14h                      ;Analog Column 3 / Decimator 3 Interrupt Vector
                                        (0138)     // call	void_handler
0014: 7E       RETI                     (0139)     reti
                                        (0140)     
                                        (0141)     org   18h                      ;VC3 Interrupt Vector
                                        (0142)     // call	void_handler
0018: 7E       RETI                     (0143)     reti
                                        (0144) 
                                        (0145)     org   1Ch                      ;GPIO Interrupt Vector
001C: 7D 16 21 LJMP  PSoC_GPIO_ISR      (0146)     ljmp	PSoC_GPIO_ISR
001F: 7E       RETI                     (0147)     reti
                                        (0148) 
                                        (0149)     org   20h                      ;PSoC Block DBC00 Interrupt Vector
0020: 7D 0B 7F LJMP  _DUALADC_1_CNT1_ISR(0150)     ljmp	_DUALADC_1_CNT1_ISR
0023: 7E       RETI                     (0151)     reti
                                        (0152) 
                                        (0153)     org   24h                      ;PSoC Block DBC01 Interrupt Vector
                                        (0154)     // call	void_handler
0024: 7E       RETI                     (0155)     reti
                                        (0156) 
                                        (0157)     org   28h                      ;PSoC Block DCC02 Interrupt Vector
0028: 7D 0B 85 LJMP  _DUALADC_1_PWM16_ISR(0158)     ljmp	_DUALADC_1_PWM16_ISR
002B: 7E       RETI                     (0159)     reti
                                        (0160) 
                                        (0161)     org   2Ch                      ;PSoC Block DCC03 Interrupt Vector
002C: 7D 0B 82 LJMP  _DUALADC_1_CNT2_ISR(0162)     ljmp	_DUALADC_1_CNT2_ISR
002F: 7E       RETI                     (0163)     reti
                                        (0164)     
                                        (0165)     org   30h                      ;PSoC Block DBC10 Interrupt Vector
                                        (0166)     // call	void_handler
0030: 7E       RETI                     (0167)     reti
                                        (0168) 
                                        (0169)     org   34h                      ;PSoC Block DBC11 Interrupt Vector
0034: 7D 04 75 LJMP  _PWM8_1_ISR        (0170)     ljmp	_PWM8_1_ISR
0037: 7E       RETI                     (0171)     reti
                                        (0172) 
                                        (0173)     org   38h                      ;PSoC Block DCC12 Interrupt Vector
                                        (0174)     // call	void_handler
0038: 7E       RETI                     (0175)     reti
                                        (0176) 
                                        (0177)     org   3Ch                      ;PSoC Block DCC13 Interrupt Vector
003C: 7D 04 14 LJMP  _Timer16_1_ISR     (0178)     ljmp	_Timer16_1_ISR
003F: 7E       RETI                     (0179)     reti
                                        (0180) 
                                        (0181) 	org   40h                      ;PSoC Block DBC20 Interrupt Vector
                                        (0182)     // call	void_handler
0040: 7E       RETI                     (0183)     reti
                                        (0184) 	
                                        (0185) 	org   44h                      ;PSoC Block DBC21 Interrupt Vector
                                        (0186)     // call	void_handler
0044: 7E       RETI                     (0187)     reti
                                        (0188) 	
                                        (0189) 	org   48h                      ;PSoC Block DCC22 Interrupt Vector
                                        (0190)     // call	void_handler
0048: 7E       RETI                     (0191)     reti
                                        (0192) 	
                                        (0193) 	org   4Ch                      ;PSoC Block DCC23 Interrupt Vector
                                        (0194)     // call	void_handler
004C: 7E       RETI                     (0195)     reti
                                        (0196) 	 
                                        (0197)     org   60h                      ;PSoC I2C0 Interrupt Vector
0060: 7D 09 B4 LJMP  _I2CHW_Temp_ISR    (0198)     ljmp	_I2CHW_Temp_ISR
0063: 7E       RETI                     (0199)     reti
                                        (0200) 
                                        (0201) 	org   64h                      ;PSoC I2C1 Interrupt Vector
                                        (0202)     // call	void_handler
0064: 7E       RETI                     (0203)     reti
                                        (0204) 	
                                        (0205) 	org   68h                      ;PSoC SARADC Interrupt Vector
                                        (0206)     // call	void_handler
0068: 7E       RETI                     (0207)     reti
                                        (0208) 	
                                        (0209) 	org   6Ch                      ;PSoC RTC Interrupt Vector
                                        (0210)     // call	void_handler
006C: 7E       RETI                     (0211)     reti
                                        (0212) 	
                                        (0213) 	org   70h                      ;Analog Column 4 Interrupt Vector
                                        (0214)     // call	void_handler
0070: 7E       RETI                     (0215)     reti
                                        (0216) 	
                                        (0217) 	org   74h                      ;Analog Column 5 Interrupt Vector
                                        (0218)     // call	void_handler
0074: 7E       RETI                     (0219)     reti
                                        (0220) 	
                                        (0221)     org   7Ch                      ;Sleep Timer Interrupt Vector
                                        (0222)     // call	void_handler
007C: 7E       RETI                     (0223)     reti
0080: 71 10    OR    F,0x10             
                                        (0224)     ;---------------------------------------------------
                                        (0225)     ; Insert your custom code above this banner
                                        (0226)     ;---------------------------------------------------
                                        (0227)     ;@PSoC_BOOT_ISR_UserCode_END@
                                        (0228) 
                                        (0229) ;-----------------------------------------------------------------------------
                                        (0230) ;  Start of Execution.
                                        (0231) ;-----------------------------------------------------------------------------
                                        (0232) ;  The Supervisory ROM SWBootReset function has already completed the
                                        (0233) ;  calibrate1 process, loading trim values for 5 volt operation.
                                        (0234) ;
                                        (0235) 
                                        (0236) IF	(TOOLCHAIN & HITECH)
                                        (0237)  	AREA PD_startup(CODE, REL, CON)
                                        (0238) ELSE
                                        (0239)     org 80h
                                        (0240) ENDIF
                                        (0241) __Start:
                                        (0242) 
                                        (0243)     ; initialize SMP values for voltage stabilization, if required,
                                        (0244)     ; leaving power-on reset (POR) level at the default (low) level, at
                                        (0245)     ; least for now. 
                                        (0246)     ;
                                        (0247)     M8C_SetBank1
0082: 62 E3 87 MOV   REG[0xE3],0x87     (0248)     mov   reg[VLT_CR], SWITCH_MODE_PUMP_JUST | LVD_TBEN_JUST | TRIP_VOLTAGE_JUST
0085: 70 EF    AND   F,0xEF             
0087: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0249)     M8C_SetBank0
                                        (0250) 
                                        (0251) M8C_ClearWDTAndSleep			   ; Clear WDT before enabling it.
                                        (0252) IF ( WATCHDOG_ENABLE )             ; WDT selected in Global Params
                                        (0253)     M8C_EnableWatchDog
                                        (0254) ENDIF
                                        (0255) 
                                        (0256) IF ( SELECT_32K )
                                        (0257)     or   reg[CPU_SCR1],  CPU_SCR1_ECO_ALLOWED  ; ECO will be used in this project
                                        (0258) ELSE
008A: 41 FE FB AND   REG[0xFE],0xFB     (0259)     and  reg[CPU_SCR1], ~CPU_SCR1_ECO_ALLOWED  ; Prevent ECO from being enabled
                                        (0260) ENDIF
                                        (0261) 
                                        (0262)     ;---------------------------
                                        (0263)     ; Set up the Temporary stack
                                        (0264)     ;---------------------------
                                        (0265)     ; A temporary stack is set up for the SSC instructions.
                                        (0266)     ; The real stack start will be assigned later.
                                        (0267)     ;
                                        (0268) _stack_start:          equ 80h
008D: 50 80    MOV   A,0x80             (0269)     mov   A, _stack_start          ; Set top of stack to end of used RAM
008F: 4E       SWAP  SP,A               (0270)     swap  SP, A                    ; This is only temporary if going to LMM
0090: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0271) 
                                        (0272)     ;------------------------
                                        (0273)     ; Set Power-related Trim 
                                        (0274)     ;------------------------
                                        (0275) M8C_ClearWDTAndSleep ; Clear WDT before enabling it.
                                        (0276) IF ( POWER_SETTING & POWER_SET_5V0)            ; *** 5.0 Volt operation   ***
                                        (0277)  IF ( POWER_SETTING & POWER_SET_SLOW_IMO)      ; *** 6MHZ Main Oscillator ***
                                        (0278)     or  reg[CPU_SCR1], CPU_SCR1_SLIMO
                                        (0279)     M8SSC_Set2TableTrims 2, SSCTBL2_TRIM_IMO_5V_6MHZ, 1, SSCTBL1_TRIM_BGR_5V, AGND_BYPASS_JUST
                                        (0280) ELSE
                                        (0281) 	IF ( AGND_BYPASS )
                                        (0282)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0283)     ; The 5V trim has already been set, but we need to update the AGNDBYP
                                        (0284)     ; bit in the write-only BDG_TR register. Recalculate the register
                                        (0285)     ; value using the proper trim values.
                                        (0286)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0287)     M8SSC_SetTableVoltageTrim 1, SSCTBL1_TRIM_BGR_5V, AGND_BYPASS_JUST
                                        (0288)   ENDIF
                                        (0289)  ENDIF
                                        (0290) ENDIF ; 5.0 V Operation
                                        (0291) 
                                        (0292) IF ( POWER_SETTING & POWER_SET_3V3)            ; *** 3.3 Volt operation   ***
                                        (0293)  IF ( POWER_SETTING & POWER_SET_SLOW_IMO)      ; *** 6MHZ Main Oscillator ***
                                        (0294)     or  reg[CPU_SCR1], CPU_SCR1_SLIMO
                                        (0295)     M8SSC_Set2TableTrims 2, SSCTBL2_TRIM_IMO_3V_6MHZ, 1, SSCTBL1_TRIM_BGR_3V, AGND_BYPASS_JUST
                                        (0296)  ELSE                                          ; *** 12MHZ Main Oscillator ***
                                        (0297)     M8SSC_SetTableTrims  1, SSCTBL1_TRIM_IMO_3V_24MHZ, SSCTBL1_TRIM_BGR_3V, AGND_BYPASS_JUST
                                        (0298)  ENDIF
                                        (0299) ENDIF ; 3.3 Volt Operation
                                        (0300) 
                                        (0301) 
0093: 55 F8 00 MOV   [sortVocabTables+101],0x0(0302)     mov  [bSSC_KEY1],  0           ; Lock out Flash and Supervisiory operations
0096: 55 F9 00 MOV   [sortVocabTables+102],0x0(0303)     mov  [bSSC_KEYSP], 0
0099: 71 10    OR    F,0x10             
                                        (0304) 
                                        (0305)     ;---------------------------------------
                                        (0306)     ; Initialize Crystal Oscillator and PLL
                                        (0307)     ;---------------------------------------
                                        (0308) IF ( SELECT_32K & WAIT_FOR_32K )
                                        (0309)     ; If the user has requested the External Crystal Oscillator (ECO) then turn it
                                        (0310)     ; on and wait for it to stabilize and the system to switch over to it. The PLL
                                        (0311)     ; is left off.  The SleepTimer period is set to 1 sec to time the wait for
                                        (0312)     ; the ECO to stabilize.
                                        (0313)     ;
                                        (0314)     M8C_SetBank1
                                        (0315)     mov   reg[OSC_CR0], (SELECT_32K_JUST | OSC_CR0_SLEEP_1Hz | OSC_CR0_CPU_12MHz)
                                        (0316)     M8C_SetBank0
                                        (0317)     M8C_ClearWDTAndSleep                  ; Reset the sleep timer to get a full second
                                        (0318)     or    reg[INT_MSK0], INT_MSK0_SLEEP   ; Enable latching of SleepTimer interrupt
                                        (0319)     mov   reg[INT_VC],   0                ; Clear all pending interrupts
                                        (0320) .WaitFor1s:
                                        (0321)     tst   reg[INT_CLR0], INT_MSK0_SLEEP   ; Test the SleepTimer Interrupt Status
                                        (0322)     jz   .WaitFor1s                       ; Interrupt will latch but will not dispatch
                                        (0323)                                           ;  since interrupts are not globally enabled
                                        (0324) ELSE ; !( SELECT_32K & WAIT_FOR_32K )
                                        (0325)     ; Either no ECO, or waiting for stable clock is to be done in main
                                        (0326)     M8C_SetBank1
009B: 62 E0 02 MOV   REG[0xE0],0x2      (0327)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | SLEEP_TIMER_JUST | OSC_CR0_CPU_12MHz)
009E: 70 EF    AND   F,0xEF             
00A0: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0328)     M8C_SetBank0
                                        (0329)     M8C_ClearWDTAndSleep           ; Reset the watch dog
                                        (0330) 
                                        (0331) ENDIF ;( SELECT_32K & WAIT_FOR_32K )
                                        (0332) 
                                        (0333) IF ( PLL_MODE )
                                        (0334)     ; Crystal is now fully operational (assuming WAIT_FOR_32K was enabled).
                                        (0335)     ; Now start up PLL if selected, and wait 16 msec for it to stabilize.
                                        (0336)     ;
                                        (0337)     M8C_SetBank1
                                        (0338)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | OSC_CR0_SLEEP_64Hz | OSC_CR0_CPU_3MHz)
                                        (0339)     M8C_SetBank0
                                        (0340)     M8C_ClearWDTAndSleep                  ; Reset the sleep timer to get full period
                                        (0341)     mov   reg[INT_VC], 0                  ; Clear all pending interrupts
                                        (0342) 
                                        (0343) .WaitFor16ms:
                                        (0344)     tst   reg[INT_CLR0],INT_MSK0_SLEEP    ; Test the SleepTimer Interrupt Status
                                        (0345)     jz   .WaitFor16ms
                                        (0346)     M8C_SetBank1                          ; continue boot at CPU Speed of SYSCLK/2
                                        (0347)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | OSC_CR0_SLEEP_64Hz | OSC_CR0_CPU_12MHz)
                                        (0348)     M8C_SetBank0
                                        (0349) 
                                        (0350) IF      ( WAIT_FOR_32K )
                                        (0351) ELSE ; !( WAIT_FOR_32K )
                                        (0352)     ; Option settings (PLL-Yes, ECO-No) are incompatible - force a syntax error
                                        (0353)     ERROR_PSoC Disabling WAIT_FOR_32K requires that the PLL_Lock must be enabled in user code.
                                        (0354) ENDIF ;(WAIT_FOR_32K)
                                        (0355) ENDIF ;(PLL_MODE)
                                        (0356) 
                                        (0357) 	;-------------------------------------------------------
                                        (0358)     ; Initialize Proper Drive Mode for External Clock Pin
                                        (0359)     ;-------------------------------------------------------
                                        (0360) 
                                        (0361)     ; Change EXTCLK pin from Hi-Z Analog (110b) drive mode to Hi-Z (010b) drive mode
                                        (0362) 
                                        (0363) IF (SYSCLK_SOURCE)
                                        (0364)     and reg[PRT1DM2],  ~0x10        ; Clear bit 4 of EXTCLK pin's DM2 register 
                                        (0365) ENDIF
                                        (0366)     ; EXTCLK pin is now in proper drive mode to input the external clock signal
                                        (0367) 
                                        (0368) 	;------------------------
                                        (0369) 	; Close CT leakage path.
                                        (0370) 	;------------------------
00A3: 62 71 05 MOV   REG[0x71],0x5      (0371) 	mov reg[ACC00CR0], 05h
00A6: 62 75 05 MOV   REG[0x75],0x5      (0372) 	mov reg[ACC01CR0], 05h
00A9: 62 79 05 MOV   REG[0x79],0x5      (0373) 	mov reg[ACC02CR0], 05h
00AC: 62 7D 05 MOV   REG[0x7D],0x5      (0374) 	mov reg[ACC03CR0], 05h
00AF: 62 D1 03 MOV   REG[0xD1],0x3      
                                        (0375) 
                                        (0376) 
                                        (0377) 
                                        (0378) IF	(TOOLCHAIN & HITECH)
                                        (0379)     ;---------------------------------------------
                                        (0380)     ; HI-TECH initialization: Enter the Large Memory Model, if applicable
                                        (0381)     ;---------------------------------------------
                                        (0382) 	global		__Lstackps
                                        (0383) 	mov     a,low __Lstackps
                                        (0384) 	swap    a,sp
                                        (0385) 
                                        (0386) IF ( SYSTEM_LARGE_MEMORY_MODEL )
                                        (0387)     RAM_SETPAGE_STK SYSTEM_STACK_PAGE      ; relocate stack page ...
                                        (0388)     RAM_SETPAGE_IDX2STK            ; initialize other page pointers
                                        (0389)     RAM_SETPAGE_CUR 0
                                        (0390)     RAM_SETPAGE_MVW 0
                                        (0391)     RAM_SETPAGE_MVR 0
                                        (0392)     IF ( SYSTEM_IDXPG_TRACKS_STK_PP ); Now enable paging:
                                        (0393)       or    F, FLAG_PGMODE_11b       ; LMM w/ IndexPage<==>StackPage
                                        (0394)     ELSE
                                        (0395)       or    F, FLAG_PGMODE_10b       ; LMM w/ independent IndexPage
                                        (0396)     ENDIF ;  SYSTEM_IDXPG_TRACKS_STK_PP
                                        (0397) ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                                        (0398) ELSE
                                        (0399)     ;---------------------------------------------
                                        (0400)     ; ImageCraft Enter the Large Memory Model, if applicable
                                        (0401)     ;---------------------------------------------
                                        (0402) IF ( SYSTEM_LARGE_MEMORY_MODEL )
                                        (0403)     RAM_SETPAGE_STK SYSTEM_STACK_PAGE      ; relocate stack page ...
00B2: 50 00    MOV   A,0x0              (0404)     mov   A, SYSTEM_STACK_BASE_ADDR        ;   and offset, if any
00B4: 4E       SWAP  SP,A               (0405)     swap  A, SP
00B5: 62 D3 03 MOV   REG[0xD3],0x3      
00B8: 62 D0 00 MOV   REG[0xD0],0x0      
00BB: 62 D5 00 MOV   REG[0xD5],0x0      
00BE: 62 D4 00 MOV   REG[0xD4],0x0      
                                        (0406)     RAM_SETPAGE_IDX2STK            ; initialize other page pointers
                                        (0407)     RAM_SETPAGE_CUR 0
                                        (0408)     RAM_SETPAGE_MVW 0
                                        (0409)     RAM_SETPAGE_MVR 0
                                        (0410) 
                                        (0411)   IF ( SYSTEM_IDXPG_TRACKS_STK_PP ); Now enable paging:
00C1: 71 C0    OR    F,0xC0             (0412)     or    F, FLAG_PGMODE_11b       ; LMM w/ IndexPage<==>StackPage
                                        (0413)   ELSE
                                        (0414)     or    F, FLAG_PGMODE_10b       ; LMM w/ independent IndexPage
                                        (0415)   ENDIF ;  SYSTEM_IDXPG_TRACKS_STK_PP
                                        (0416) ELSE
                                        (0417)     mov   A, __ramareas_end        ; Set top of stack to end of used RAM
                                        (0418)     swap  SP, A
                                        (0419) ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                                        (0420) ENDIF ;	TOOLCHAIN
                                        (0421) 
                                        (0422)     ;@PSoC_BOOT_LOADCFG_UserCode_START@
                                        (0423)     ;---------------------------------------------------
                                        (0424)     ; Insert your custom code below this banner
                                        (0425)     ;---------------------------------------------------
                                        (0426) 
                                        (0427)     ;---------------------------------------------------
                                        (0428)     ; Insert your custom code above this banner
                                        (0429)     ;---------------------------------------------------
                                        (0430)     ;@PSoC_BOOT_LOADCFG_UserCode_END@ 
                                        (0431) 
                                        (0432)     ;-------------------------
                                        (0433)     ; Load Base Configuration
                                        (0434)     ;-------------------------
                                        (0435)     ; Load global parameter settings and load the user modules in the
                                        (0436)     ; base configuration. Exceptions: (1) Leave CPU Speed fast as possible
                                        (0437)     ; to minimize start up time; (2) We may still need to play with the
                                        (0438)     ; Sleep Timer.
                                        (0439)     ;
00C3: 7C 03 A9 LCALL 0x03A9             (0440)     lcall LoadConfigInit
00C6: 70 EF    AND   F,0xEF             
                                        (0441)     M8C_SetBank0
                                        (0442) 
                                        (0443)     ;-----------------------------------
                                        (0444)     ; Initialize C Run-Time Environment
                                        (0445)     ;-----------------------------------
                                        (0446) IF ( C_LANGUAGE_SUPPORT )
                                        (0447) IF ( SYSTEM_SMALL_MEMORY_MODEL )
                                        (0448)     mov  A,0                           ; clear the 'bss' segment to zero
                                        (0449)     mov  [__r0],<__bss_start
                                        (0450) BssLoop:
                                        (0451)     cmp  [__r0],<__bss_end
                                        (0452)     jz   BssDone
                                        (0453)     mvi  [__r0],A
                                        (0454)     jmp  BssLoop
                                        (0455) BssDone:
                                        (0456)     mov  A,>__idata_start              ; copy idata to data segment
                                        (0457)     mov  X,<__idata_start
                                        (0458)     mov  [__r0],<__data_start
                                        (0459) IDataLoop:
                                        (0460)     cmp  [__r0],<__data_end
                                        (0461)     jz   C_RTE_Done
                                        (0462)     push A
                                        (0463)     romx
                                        (0464)     mvi  [__r0],A
                                        (0465)     pop  A
                                        (0466)     inc  X
                                        (0467)     adc  A,0
                                        (0468)     jmp  IDataLoop
                                        (0469) 
                                        (0470) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                        (0471) 
                                        (0472) IF ( SYSTEM_LARGE_MEMORY_MODEL )
00C8: 62 D0 00 MOV   REG[0xD0],0x0      (0473)     mov   reg[CUR_PP], >__r0           ; force direct addr mode instructions
                                        (0474)                                        ; to use the Virtual Register page.
                                        (0475) 
                                        (0476)     ; Dereference the constant (flash) pointer pXIData to access the start
                                        (0477)     ; of the extended idata area, "xidata." Xidata follows the end of the
                                        (0478)     ; text segment and may have been relocated by the Code Compressor.
                                        (0479)     ;
00CB: 50 02    MOV   A,0x2              (0480)     mov   A, >__pXIData                ; Get the address of the flash
00CD: 57 E2    MOV   X,0xE2             (0481)     mov   X, <__pXIData                ;   pointer to the xidata area.
00CF: 08       PUSH  A                  (0482)     push  A
00D0: 28       ROMX                     (0483)     romx                               ; get the MSB of xidata's address
00D1: 53 92    MOV   [__r0],A           (0484)     mov   [__r0], A
00D3: 18       POP   A                  (0485)     pop   A
00D4: 75       INC   X                  (0486)     inc   X
00D5: 09 00    ADC   A,0x0              (0487)     adc   A, 0
00D7: 28       ROMX                     (0488)     romx                               ; get the LSB of xidata's address
00D8: 4B       SWAP  A,X                (0489)     swap  A, X
00D9: 51 92    MOV   A,[__r0]           (0490)     mov   A, [__r0]                    ; pXIData (in [A,X]) points to the
                                        (0491)                                        ;   XIData structure list in flash
00DB: 80 04    JMP   0x00E0             (0492)     jmp   .AccessStruct
                                        (0493) 
                                        (0494)     ; Unpack one element in the xidata "structure list" that specifies the
                                        (0495)     ; values of C variables. Each structure contains 3 member elements.
                                        (0496)     ; The first is a pointer to a contiguous block of RAM to be initial-
                                        (0497)     ; ized. Blocks are always 255 bytes or less in length and never cross
                                        (0498)     ; RAM page boundaries. The list terminates when the MSB of the pointer
                                        (0499)     ; contains 0xFF. There are two formats for the struct depending on the
                                        (0500)     ; value in the second member element, an unsigned byte:
                                        (0501)     ; (1) If the value of the second element is non-zero, it represents
                                        (0502)     ; the 'size' of the block of RAM to be initialized. In this case, the
                                        (0503)     ; third member of the struct is an array of bytes of length 'size' and
                                        (0504)     ; the bytes are copied to the block of RAM.
                                        (0505)     ; (2) If the value of the second element is zero, the block of RAM is
                                        (0506)     ; to be cleared to zero. In this case, the third member of the struct
                                        (0507)     ; is an unsigned byte containing the number of bytes to clear.
                                        (0508) 
                                        (0509) .AccessNextStructLoop:
00DD: 75       INC   X                  (0510)     inc   X                            ; pXIData++
00DE: 09 00    ADC   A,0x0              (0511)     adc   A, 0
00E0: 62 E3 00 MOV   REG[0xE3],0x0      
                                        (0512) .AccessStruct:                         ; Entry point for first block
                                        (0513)     ;
                                        (0514)     ; Assert: pXIData in [A,X] points to the beginning of an XIData struct.
                                        (0515)     ;
                                        (0516)     M8C_ClearWDT                       ; Clear the watchdog for long inits
00E3: 08       PUSH  A                  (0517)     push  A
00E4: 28       ROMX                     (0518)     romx                               ; MSB of RAM addr (CPU.A <- *pXIData)
00E5: 60 D5    MOV   REG[0xD5],A        (0519)     mov   reg[MVW_PP], A               ;   for use with MVI write operations
00E7: 74       INC   A                  (0520)     inc   A                            ; End of Struct List? (MSB==0xFF?)
00E8: A0 4B    JZ    0x0134             (0521)     jz    .C_RTE_WrapUp                ;   Yes, C runtime environment complete
00EA: 18       POP   A                  (0522)     pop   A                            ; restore pXIData to [A,X]
00EB: 75       INC   X                  (0523)     inc   X                            ; pXIData++
00EC: 09 00    ADC   A,0x0              (0524)     adc   A, 0
00EE: 08       PUSH  A                  (0525)     push  A
00EF: 28       ROMX                     (0526)     romx                               ; LSB of RAM addr (CPU.A <- *pXIData)
00F0: 53 92    MOV   [__r0],A           (0527)     mov   [__r0], A                    ; RAM Addr now in [reg[MVW_PP],[__r0]]
00F2: 18       POP   A                  (0528)     pop   A                            ; restore pXIData to [A,X]
00F3: 75       INC   X                  (0529)     inc   X                            ; pXIData++ (point to size)
00F4: 09 00    ADC   A,0x0              (0530)     adc   A, 0
00F6: 08       PUSH  A                  (0531)     push  A
00F7: 28       ROMX                     (0532)     romx                               ; Get the size (CPU.A <- *pXIData)
00F8: A0 1C    JZ    0x0115             (0533)     jz    .ClearRAMBlockToZero         ; If Size==0, then go clear RAM
00FA: 53 91    MOV   [__r1],A           (0534)     mov   [__r1], A                    ;             else downcount in __r1
00FC: 18       POP   A                  (0535)     pop   A                            ; restore pXIData to [A,X]
                                        (0536) 
                                        (0537) .CopyNextByteLoop:
                                        (0538)     ; For each byte in the structure's array member, copy from flash to RAM.
                                        (0539)     ; Assert: pXIData in [A,X] points to previous byte of flash source;
                                        (0540)     ;         [reg[MVW_PP],[__r0]] points to next RAM destination;
                                        (0541)     ;         __r1 holds a non-zero count of the number of bytes remaining.
                                        (0542)     ;
00FD: 75       INC   X                  (0543)     inc   X                            ; pXIData++ (point to next data byte)
00FE: 09 00    ADC   A,0x0              (0544)     adc   A, 0
0100: 08       PUSH  A                  (0545)     push  A
0101: 28       ROMX                     (0546)     romx                               ; Get the data value (CPU.A <- *pXIData)
0102: 3F 92    MVI   [__r0],A           (0547)     mvi   [__r0], A                    ; Transfer the data to RAM
0104: 47 92 FF TST   [__r0],0xFF        (0548)     tst   [__r0], 0xff                 ; Check for page crossing
0107: B0 06    JNZ   0x010E             (0549)     jnz   .CopyLoopTail                ;   No crossing, keep going
0109: 5D D5    MOV   A,REG[0xD5]        (0550)     mov   A, reg[ MVW_PP]              ;   If crossing, bump MVW page reg
010B: 74       INC   A                  (0551)     inc   A
010C: 60 D5    MOV   REG[0xD5],A        (0552)     mov   reg[ MVW_PP], A
                                        (0553) .CopyLoopTail:
010E: 18       POP   A                  (0554)     pop   A                            ; restore pXIData to [A,X]
010F: 7A 91    DEC   [__r1]             (0555)     dec   [__r1]                       ; End of this array in flash?
0111: BF EB    JNZ   0x00FD             (0556)     jnz   .CopyNextByteLoop            ;   No,  more bytes to copy
0113: 8F C9    JMP   0x00DD             (0557)     jmp   .AccessNextStructLoop        ;   Yes, initialize another RAM block
                                        (0558) 
                                        (0559) .ClearRAMBlockToZero:
0115: 18       POP   A                  (0560)     pop   A                            ; restore pXIData to [A,X]
0116: 75       INC   X                  (0561)     inc   X                            ; pXIData++ (point to next data byte)
0117: 09 00    ADC   A,0x0              (0562)     adc   A, 0
0119: 08       PUSH  A                  (0563)     push  A
011A: 28       ROMX                     (0564)     romx                               ; Get the run length (CPU.A <- *pXIData)
011B: 53 91    MOV   [__r1],A           (0565)     mov   [__r1], A                    ; Initialize downcounter
011D: 50 00    MOV   A,0x0              (0566)     mov   A, 0                         ; Initialize source data
                                        (0567) 
                                        (0568) .ClearRAMBlockLoop:
                                        (0569)     ; Assert: [reg[MVW_PP],[__r0]] points to next RAM destination and
                                        (0570)     ;         __r1 holds a non-zero count of the number of bytes remaining.
                                        (0571)     ;
011F: 3F 92    MVI   [__r0],A           (0572)     mvi   [__r0], A                    ; Clear a byte
0121: 47 92 FF TST   [__r0],0xFF        (0573)     tst   [__r0], 0xff                 ; Check for page crossing
0124: B0 08    JNZ   0x012D             (0574)     jnz   .ClearLoopTail               ;   No crossing, keep going
0126: 5D D5    MOV   A,REG[0xD5]        (0575)     mov   A, reg[ MVW_PP]              ;   If crossing, bump MVW page reg
0128: 74       INC   A                  (0576)     inc   A
0129: 60 D5    MOV   REG[0xD5],A        (0577)     mov   reg[ MVW_PP], A
012B: 50 00    MOV   A,0x0              (0578)     mov   A, 0                         ; Restore the zero used for clearing
                                        (0579) .ClearLoopTail:
012D: 7A 91    DEC   [__r1]             (0580)     dec   [__r1]                       ; Was this the last byte?
012F: BF EF    JNZ   0x011F             (0581)     jnz   .ClearRAMBlockLoop           ;   No,  continue
0131: 18       POP   A                  (0582)     pop   A                            ;   Yes, restore pXIData to [A,X] and
0132: 8F AA    JMP   0x00DD             (0583)     jmp   .AccessNextStructLoop        ;        initialize another RAM block
                                        (0584) 
                                        (0585) .C_RTE_WrapUp:
0134: 18       POP   A                  (0586)     pop   A                            ; balance stack
0135: 71 10    OR    F,0x10             
0137: 70 EF    AND   F,0xEF             
                                        (0587) 
                                        (0588) ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                                        (0589) 
                                        (0590) C_RTE_Done:
                                        (0591) 
                                        (0592) ENDIF ; C_LANGUAGE_SUPPORT
                                        (0593) 
                                        (0594)     ;-------------------------------
                                        (0595)     ; Voltage Stabilization for SMP
                                        (0596)     ;-------------------------------
                                        (0597) 
                                        (0598) IF ( POWER_SETTING & POWER_SET_5V0)    ; 5.0V Operation
                                        (0599) IF ( SWITCH_MODE_PUMP ^ 1 )            ; SMP is operational
                                        (0600)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0601)     ; When using the SMP at 5V, we must wait for Vdd to slew from 3.1V to
                                        (0602)     ; 5V before enabling the Precision Power-On Reset (PPOR).
                                        (0603)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0604)     or   reg[INT_MSK0],INT_MSK0_SLEEP
                                        (0605)     M8C_SetBank1
                                        (0606)     and   reg[OSC_CR0], ~OSC_CR0_SLEEP
                                        (0607)     or    reg[OSC_CR0],  OSC_CR0_SLEEP_512Hz
                                        (0608)     M8C_SetBank0
                                        (0609)     M8C_ClearWDTAndSleep                   ; Restart the sleep timer
                                        (0610)     mov   reg[INT_VC], 0                   ; Clear all pending interrupts
                                        (0611) .WaitFor2ms:
                                        (0612)     tst   reg[INT_CLR0], INT_MSK0_SLEEP    ; Test the SleepTimer Interrupt Status
                                        (0613)     jz   .WaitFor2ms                       ; Branch fails when 2 msec has passed
                                        (0614) ENDIF ; SMP is operational
                                        (0615) ENDIF ; 5.0V Operation
                                        (0616) 
                                        (0617)     ;-------------------------------
                                        (0618)     ; Set Power-On Reset (POR) Level
                                        (0619)     ;-------------------------------
                                        (0620) 
                                        (0621)     ; This checks for improper selection of CPU voltage and processer speed ratings. If an improper selection 
                                        (0622)     ; is made (in the global resources section of the device editor), a compilation error is created, disallowing
                                        (0623)     ; this selection. If the selection is valid, the POR level is then set.
                                        (0624)     ; Invalid cases checked: 
                                        (0625)     ;   -At 3.3 volt operation, the cpu rate must be at or below 12 MHz
                                        (0626) 
                                        (0627) 
                                        (0628) IF (POWER_SETTING & POWER_SET_3V3)		; 3.3V Operation?
                                        (0629)  IF ( POWER_SETTING & POWER_SET_SLOW_IMO)      ; *** SLIMO = 6MHZ, Do Nothing ***
                                        (0630)  ELSE
                                        (0631)    IF (CPU_CLOCK_JUST ^ OSC_CR0_CPU_24MHz)	; Not 24 MHz, Do Nothing...
                                        (0632)    ELSE						; Otherwise, 24 MHz is selected... raise error
                                        (0633) 	ERROR_PSoC SEE COMMENTS			; Error - cannot use 24 MHz w/ 3.3V operation (Clock <= 12 MHz)
                                        (0634)    ENDIF
                                        (0635)  ENDIF
                                        (0636) ENDIF
                                        (0637)     ;  The writes to the VLT_CR register below include setting the POR to VLT_CR_POR_HIGH, 
                                        (0638)     ;  VLT_CR_POR_MID or VLT_CR_POR_LOW. Correctly setting this value is critical to the proper 
                                        (0639)     ;  operation of the PSoC. The POR protects the M8C from mis-executing when Vdd falls low. 
                                        (0640)     ;  These values should not be changed from the settings here. See Section "POR and LVD" of 
                                        (0641)     ;  Technical Reference Manual #001-52594 for more information.
                                        (0642) 
                                        (0643)     M8C_SetBank1
                                        (0644) 
                                        (0645) IF (POWER_SETTING & POWER_SET_5V0)          ; 5.0V Operation?
                                        (0646)  IF (POWER_SETTING & POWER_SET_SLOW_IMO)    ; and Slow Mode?
                                        (0647)  ELSE                                       ;    No, fast mode
                                        (0648)   IF ( CPU_CLOCK_JUST ^ OSC_CR0_CPU_24MHz ) ;    As fast as 24MHz?
                                        (0649)                                             ;       no, set midpoint POR in user code, if desired
                                        (0650)   ELSE ; 24HMz                              ;
                                        (0651)     or    reg[VLT_CR],  VLT_CR_POR_HIGH     ;      yes, highest POR trip point required
                                        (0652)   ENDIF ; 24MHz
                                        (0653)  ENDIF ; Slow Mode
                                        (0654) ENDIF ; 5.0V Operation
                                        (0655) 
                                        (0656)     M8C_SetBank0
                                        (0657) 
                                        (0658)     ;----------------------------
                                        (0659)     ; Wrap up and invoke "main"
                                        (0660)     ;----------------------------
                                        (0661) 
                                        (0662)     ; Disable the Sleep interrupt that was used for timing above.  In fact,
                                        (0663)     ; no interrupts should be enabled now, so may as well clear the register.
                                        (0664)     ;
0139: 62 E0 00 MOV   REG[0xE0],0x0      (0665)     mov  reg[INT_MSK0],0
013C: 71 10    OR    F,0x10             
                                        (0666) 
                                        (0667)     ; Everything has started OK. Now select requested CPU & sleep frequency.
                                        (0668)     ;
                                        (0669)     M8C_SetBank1
013E: 62 E0 02 MOV   REG[0xE0],0x2      (0670)     mov  reg[OSC_CR0],(SELECT_32K_JUST | PLL_MODE_JUST | SLEEP_TIMER_JUST | CPU_CLOCK_JUST)
0141: 43 E2 00 OR    REG[0xE2],0x0      (0671) 	or  reg[OSC_CR2], (SLEEP_TIMER_JUST2)
0144: 70 EF    AND   F,0xEF             
                                        (0672)     M8C_SetBank0
                                        (0673) 
                                        (0674)     ; Global Interrupt are NOT enabled, this should be done in main().
                                        (0675)     ; LVD is set but will not occur unless Global Interrupts are enabled.
                                        (0676)     ; Global Interrupts should be enabled as soon as possible in main().
                                        (0677)     ;
0146: 62 E2 00 MOV   REG[0xE2],0x0      (0678)     mov  reg[INT_VC],0             ; Clear any pending interrupts which may
                                        (0679)                                    ; have been set during the boot process.
                                        (0680) IF	(TOOLCHAIN & HITECH)
                                        (0681) 	ljmp  startup                  ; Jump to C compiler startup code
                                        (0682) ELSE
                                        (0683) IF ENABLE_LJMP_TO_MAIN
                                        (0684)     ljmp  _main                    ; goto main (no return)
                                        (0685) ELSE
0149: 7C 0D 57 LCALL _main              (0686)     lcall _main                    ; call main
                                        (0687) .Exit:
014C: 8F FF    JMP   0x014C             (0688)     jmp  .Exit                     ; Wait here after return till power-off or reset
                                        (0689) ENDIF
                                        (0690) ENDIF ; TOOLCHAIN
                                        (0691) 
                                        (0692)     ;---------------------------------
                                        (0693)     ; Library Access to Global Parms
                                        (0694)     ;---------------------------------
                                        (0695)     ;
                                        (0696)  bGetPowerSetting:
                                        (0697) _bGetPowerSetting:
                                        (0698)     ; Returns value of POWER_SETTING in the A register.
                                        (0699)     ; No inputs. No Side Effects.
                                        (0700)     ;
                                        (0701) IF (POWER_SETTING & POWER_SET_2V7)
                                        (0702)     mov   A, POWER_SETTING | POWER_SET_SLOW_IMO
                                        (0703) ELSE
014E: 50 10    MOV   A,0x10             (0704)     mov   A, POWER_SETTING          ; Supply voltage and internal main osc
                                        (0705) ENDIF
0150: 7F       RET                      (0706)     ret
                                        (0707) 
                                        (0708) IF	(TOOLCHAIN & HITECH)
                                        (0709) ELSE
                                        (0710)     ;---------------------------------
                                        (0711)     ; Order Critical RAM & ROM AREAs
                                        (0712)     ;---------------------------------
                                        (0713)     ;  'TOP' is all that has been defined so far...
                                        (0714) 
                                        (0715)     ;  ROM AREAs for C CONST, static & global items
                                        (0716)     ;
                                        (0717)     AREA lit               (ROM, REL, CON, LIT)   ; 'const' definitions
                                        (0718)     AREA idata             (ROM, REL, CON, LIT)   ; Constants for initializing RAM
                                        (0719) __idata_start:
                                        (0720) 
                                        (0721)     AREA func_lit          (ROM, REL, CON, proclab)   ; Function Pointers
                                        (0722) __func_lit_start:
                                        (0723) 
                                        (0724) IF ( SYSTEM_LARGE_MEMORY_MODEL )
                                        (0725)     ; We use the func_lit area to store a pointer to extended initialized
                                        (0726)     ; data (xidata) area that follows the text area. Func_lit isn't
                                        (0727)     ; relocated by the code compressor, but the text area may shrink and
                                        (0728)     ; that moves xidata around.
                                        (0729)     ;
                                        (0730) __pXIData:         word __text_end           ; ptr to extended idata
                                        (0731) ENDIF
                                        (0732) 
                                        (0733)     AREA psoc_config       (ROM, REL, CON)   ; Configuration Load & Unload
                                        (0734)     AREA UserModules       (ROM, REL, CON)   ; User Module APIs
                                        (0735) 
                                        (0736)     ; CODE segment for general use
                                        (0737)     ;
                                        (0738)     AREA text (ROM, REL, CON)
                                        (0739) __text_start:
                                        (0740) 
                                        (0741)     ; RAM area usage
                                        (0742)     ;
                                        (0743)     AREA data              (RAM, REL, CON)   ; initialized RAM
                                        (0744) __data_start:
                                        (0745) 
                                        (0746)     AREA virtual_registers (RAM, REL, CON)   ; Temp vars of C compiler
                                        (0747)     AREA InterruptRAM      (RAM, REL, CON)   ; Interrupts, on Page 0
                                        (0748)     AREA bss               (RAM, REL, CON)   ; general use
                                        (0749) __bss_start:
                                        (0750) ENDIF ; TOOLCHAIN
                                        (0751) ; end of file boot.asm
FILE: lib\psocconfigtbl.asm             (0001) ;  Generated by PSoC Designer 5.4.3191
02E4: 70 EF    AND   F,0xEF             (0002) ;
                                        (0003) ; =============================================================================
                                        (0004) ; FILENAME: PSoCConfigTBL.asm
                                        (0005) ;  
                                        (0006) ; Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0007) ;  
                                        (0008) ; NOTES:
                                        (0009) ; Do not modify this file. It is generated by PSoC Designer each time the
                                        (0010) ; generate application function is run. The values of the parameters in this
                                        (0011) ; file can be modified by changing the values of the global parameters in the
                                        (0012) ; device editor.
                                        (0013) ;  
                                        (0014) ; =============================================================================
                                        (0015)  
                                        (0016) include "m8c.inc"
                                        (0017) ;  Personalization tables 
                                        (0018) export LoadConfigTBL_pdproject1_Bank1
                                        (0019) export LoadConfigTBL_pdproject1_Bank0
                                        (0020) export LoadConfigTBL_pdproject1_Ordered
                                        (0021) AREA lit(rom, rel)
                                        (0022) LoadConfigTBL_pdproject1_Bank0:
                                        (0023) ;  Instance name DUALADC_1, User Module DUALADC
                                        (0024) ;       Instance name DUALADC_1, Block Name ADC1(ASC10)
                                        (0025) 	db		80h, 90h		;DUALADC_1_bfADC1cr0(ASC10CR0)
                                        (0026) 	db		81h, 00h		;DUALADC_1_bfADC1cr1(ASC10CR1)
                                        (0027) 	db		82h, 61h		;DUALADC_1_bfADC1cr2(ASC10CR2)
                                        (0028) 	db		83h, f0h		;DUALADC_1_bfADC1cr3(ASC10CR3)
                                        (0029) ;       Instance name DUALADC_1, Block Name ADC2(ASD11)
                                        (0030) 	db		84h, 90h		;DUALADC_1_bfADC2cr0(ASD11CR0)
                                        (0031) 	db		85h, 00h		;DUALADC_1_bfADC2cr1(ASD11CR1)
                                        (0032) 	db		86h, 60h		;DUALADC_1_bfADC2cr2(ASD11CR2)
                                        (0033) 	db		87h, f0h		;DUALADC_1_bfADC2cr3(ASD11CR3)
                                        (0034) ;       Instance name DUALADC_1, Block Name CNT1(DBC00)
                                        (0035) 	db		23h, 00h		;DUALADC_1_bCounter1_CR0(DBC00CR0)
                                        (0036) 	db		21h, 00h		;DUALADC_1_bPeriod1(DBC00DR1)
                                        (0037) 	db		22h, 00h		;DUALADC_1_bCompare1(DBC00DR2)
                                        (0038) ;       Instance name DUALADC_1, Block Name CNT2(DCC03)
                                        (0039) 	db		2fh, 00h		;DUALADC_1_bCounter2_CR0(DCC03CR0)
                                        (0040) 	db		2dh, 00h		;DUALADC_1_bPeriod2(DCC03DR1)
                                        (0041) 	db		2eh, 00h		;DUALADC_1_bCompare2(DCC03DR2)
                                        (0042) ;       Instance name DUALADC_1, Block Name PWM16_LSB(DBC01)
                                        (0043) 	db		27h, 00h		;DUALADC_1_fPWM_LSB_CR0(DBC01CR0)
                                        (0044) 	db		25h, 00h		;DUALADC_1_bPWM_Period_LSB(DBC01DR1)
                                        (0045) 	db		26h, 00h		;DUALADC_1_bPWM_IntTime_LSB(DBC01DR2)
                                        (0046) ;       Instance name DUALADC_1, Block Name PWM16_MSB(DCC02)
                                        (0047) 	db		2bh, 00h		;DUALADC_1_fPWM_MSB_CR0(DCC02CR0)
                                        (0048) 	db		29h, 00h		;DUALADC_1_bPWM_Period_MSB(DCC02DR1)
                                        (0049) 	db		2ah, 00h		;DUALADC_1_bPWM_IntTime_MSB(DCC02DR2)
                                        (0050) ;  Instance name I2CHW_Temp, User Module I2CHW
                                        (0051) ;  Instance name LCD_2, User Module LCD
                                        (0052) ;  Instance name PGA_1, User Module PGA
                                        (0053) ;       Instance name PGA_1, Block Name GAIN(ACC00)
                                        (0054) 	db		71h, fdh		;PGA_1_GAIN_CR0(ACC00CR0)
                                        (0055) 	db		72h, a1h		;PGA_1_GAIN_CR1(ACC00CR1)
                                        (0056) 	db		73h, 20h		;PGA_1_GAIN_CR2(ACC00CR2)
                                        (0057) 	db		70h, 00h		;PGA_1_GAIN_CR3(ACC00CR3)
                                        (0058) ;  Instance name PGA_2, User Module PGA
                                        (0059) ;       Instance name PGA_2, Block Name GAIN(ACC01)
                                        (0060) 	db		75h, fdh		;PGA_2_GAIN_CR0(ACC01CR0)
                                        (0061) 	db		76h, a1h		;PGA_2_GAIN_CR1(ACC01CR1)
                                        (0062) 	db		77h, 20h		;PGA_2_GAIN_CR2(ACC01CR2)
                                        (0063) 	db		74h, 00h		;PGA_2_GAIN_CR3(ACC01CR3)
                                        (0064) ;  Instance name PWM8_1, User Module PWM8
                                        (0065) ;       Instance name PWM8_1, Block Name PWM8(DBC11)
                                        (0066) 	db		37h, 00h		;PWM8_1_CONTROL_REG(DBC11CR0)
                                        (0067) 	db		35h, ffh		;PWM8_1_PERIOD_REG(DBC11DR1)
                                        (0068) 	db		36h, 32h		;PWM8_1_COMPARE_REG(DBC11DR2)
                                        (0069) ;  Instance name Timer16_1, User Module Timer16
                                        (0070) ;       Instance name Timer16_1, Block Name TIMER16_LSB(DCC12)
                                        (0071) 	db		3bh, 00h		;Timer16_1_CONTROL_LSB_REG(DCC12CR0)
                                        (0072) 	db		39h, 00h		;Timer16_1_PERIOD_LSB_REG(DCC12DR1)
                                        (0073) 	db		3ah, 00h		;Timer16_1_COMPARE_LSB_REG(DCC12DR2)
                                        (0074) ;       Instance name Timer16_1, Block Name TIMER16_MSB(DCC13)
                                        (0075) 	db		3fh, 04h		;Timer16_1_CONTROL_MSB_REG(DCC13CR0)
                                        (0076) 	db		3dh, 00h		;Timer16_1_PERIOD_MSB_REG(DCC13DR1)
                                        (0077) 	db		3eh, 00h		;Timer16_1_COMPARE_MSB_REG(DCC13DR2)
                                        (0078) ;  Global Register values Bank 0
                                        (0079) 	db		62h, 00h		; AnalogClockSelect3 register (CLK_CR3)
                                        (0080) 	db		60h, 28h		; AnalogColumnInputSelect register (AMX_IN)
                                        (0081) 	db		66h, 00h		; AnalogComparatorControl1 register (CMP_CR1)
                                        (0082) 	db		61h, 00h		; AnalogMuxBusConfig register (AMUX_CFG)
                                        (0083) 	db		fch, 00h		; AnalogMuxDACData:0 register (IDACR_D)
                                        (0084) 	db		fdh, 00h		; AnalogMuxDACData:1 register (IDACL_D)
                                        (0085) 	db		63h, 15h		; AnalogReferenceControl register (ARF_CR)
                                        (0086) 	db		65h, 00h		; AnalogSynchronizationControl register (ASY_CR)
                                        (0087) 	db		e6h, 30h		; DecimatorControl_0 register (DEC_CR0)
                                        (0088) 	db		e7h, 00h		; DecimatorControl_1 register (DEC_CR1)
                                        (0089) 	db		a0h, 00h		; DecimatorDataHigh:0 register (DEC0_DH)
                                        (0090) 	db		a2h, 00h		; DecimatorDataHigh:1 register (DEC1_DH)
                                        (0091) 	db		a4h, 00h		; DecimatorDataHigh:2 register (DEC2_DH)
                                        (0092) 	db		a6h, 00h		; DecimatorDataHigh:3 register (DEC3_DH)
                                        (0093) 	db		a1h, 00h		; DecimatorDataLow:0 register (DEC0_DL)
                                        (0094) 	db		a3h, 00h		; DecimatorDataLow:1 register (DEC1_DL)
                                        (0095) 	db		a5h, 00h		; DecimatorDataLow:2 register (DEC2_DL)
                                        (0096) 	db		a7h, 00h		; DecimatorDataLow:3 register (DEC3_DL)
                                        (0097) 	db		d6h, 08h		; I2CConfig:0 register (I2C0_CFG)
                                        (0098) 	db		e8h, 00h		; Multiply0InputX register (MUL0_X)
                                        (0099) 	db		e9h, 00h		; Multiply0InputY register (MUL0_Y)
                                        (0100) 	db		a8h, 00h		; Multiply1InputX register (MUL1_X)
                                        (0101) 	db		a9h, 00h		; Multiply1InputY register (MUL1_Y)
                                        (0102) 	db		b7h, 00h		; RowDigitalInterconnectInputSelect:0 register (RDI0DSM)
                                        (0103) 	db		bfh, 00h		; RowDigitalInterconnectInputSelect:1 register (RDI1DSM)
                                        (0104) 	db		b0h, 00h		; Row_0_InputMux register (RDI0RI)
                                        (0105) 	db		b1h, 00h		; Row_0_InputSync register (RDI0SYN)
                                        (0106) 	db		b2h, 00h		; Row_0_LogicInputAMux register (RDI0IS)
                                        (0107) 	db		b3h, 33h		; Row_0_LogicSelect_0 register (RDI0LT0)
                                        (0108) 	db		b4h, 33h		; Row_0_LogicSelect_1 register (RDI0LT1)
                                        (0109) 	db		b5h, 00h		; Row_0_OutputDrive_0 register (RDI0RO0)
                                        (0110) 	db		b6h, 00h		; Row_0_OutputDrive_1 register (RDI0RO1)
                                        (0111) 	db		b8h, 55h		; Row_1_InputMux register (RDI1RI)
                                        (0112) 	db		b9h, 00h		; Row_1_InputSync register (RDI1SYN)
                                        (0113) 	db		bah, 10h		; Row_1_LogicInputAMux register (RDI1IS)
                                        (0114) 	db		bbh, 33h		; Row_1_LogicSelect_0 register (RDI1LT0)
                                        (0115) 	db		bch, 33h		; Row_1_LogicSelect_1 register (RDI1LT1)
                                        (0116) 	db		bdh, 08h		; Row_1_OutputDrive_0 register (RDI1RO0)
                                        (0117) 	db		beh, 00h		; Row_1_OutputDrive_1 register (RDI1RO1)
                                        (0118) 	db		ffh
                                        (0119) LoadConfigTBL_pdproject1_Bank1:
                                        (0120) ;  Instance name DUALADC_1, User Module DUALADC
                                        (0121) ;       Instance name DUALADC_1, Block Name ADC1(ASC10)
                                        (0122) ;       Instance name DUALADC_1, Block Name ADC2(ASD11)
                                        (0123) ;       Instance name DUALADC_1, Block Name CNT1(DBC00)
                                        (0124) 	db		23h, 00h		;DUALADC_1_(DBC00CR1)
                                        (0125) 	db		20h, 21h		;DUALADC_1_fCounter1FN(DBC00FN)
                                        (0126) 	db		21h, 45h		;DUALADC_1_fCounter1SL(DBC00IN)
                                        (0127) 	db		22h, 40h		;DUALADC_1_fCounter1OS(DBC00OU)
                                        (0128) ;       Instance name DUALADC_1, Block Name CNT2(DCC03)
                                        (0129) 	db		2fh, 00h		;DUALADC_1_(DCC03CR1)
                                        (0130) 	db		2ch, 21h		;DUALADC_1_fCounter2FN(DCC03FN)
                                        (0131) 	db		2dh, 55h		;DUALADC_1_fCounter2SL(DCC03IN)
                                        (0132) 	db		2eh, 40h		;DUALADC_1_fCounter2OS(DCC03OU)
                                        (0133) ;       Instance name DUALADC_1, Block Name PWM16_LSB(DBC01)
                                        (0134) 	db		27h, 00h		;DUALADC_1_(DBC01CR1)
                                        (0135) 	db		24h, 01h		;DUALADC_1_bfPWM_LSB_FN(DBC01FN)
                                        (0136) 	db		25h, 15h		;DUALADC_1_(DBC01IN)
                                        (0137) 	db		26h, 40h		;DUALADC_1_(DBC01OU)
                                        (0138) ;       Instance name DUALADC_1, Block Name PWM16_MSB(DCC02)
                                        (0139) 	db		2bh, 00h		;DUALADC_1_(DCC02CR1)
                                        (0140) 	db		28h, 21h		;DUALADC_1_bfPWM_MSB_FN(DCC02FN)
                                        (0141) 	db		29h, 35h		;DUALADC_1_(DCC02IN)
                                        (0142) 	db		2ah, 40h		;DUALADC_1_(DCC02OU)
                                        (0143) ;  Instance name I2CHW_Temp, User Module I2CHW
                                        (0144) ;  Instance name LCD_2, User Module LCD
                                        (0145) ;  Instance name PGA_1, User Module PGA
                                        (0146) ;       Instance name PGA_1, Block Name GAIN(ACC00)
                                        (0147) ;  Instance name PGA_2, User Module PGA
                                        (0148) ;       Instance name PGA_2, Block Name GAIN(ACC01)
                                        (0149) ;  Instance name PWM8_1, User Module PWM8
                                        (0150) ;       Instance name PWM8_1, Block Name PWM8(DBC11)
                                        (0151) 	db		37h, 00h		;PWM8_1_(DBC11CR1)
                                        (0152) 	db		34h, 31h		;PWM8_1_FUNC_REG(DBC11FN)
                                        (0153) 	db		35h, 11h		;PWM8_1_INPUT_REG(DBC11IN)
                                        (0154) 	db		36h, 44h		;PWM8_1_OUTPUT_REG(DBC11OU)
                                        (0155) ;  Instance name Timer16_1, User Module Timer16
                                        (0156) ;       Instance name Timer16_1, Block Name TIMER16_LSB(DCC12)
                                        (0157) 	db		3bh, 00h		;Timer16_1_(DCC12CR1)
                                        (0158) 	db		38h, 00h		;Timer16_1_FUNC_LSB_REG(DCC12FN)
                                        (0159) 	db		39h, 00h		;Timer16_1_INPUT_LSB_REG(DCC12IN)
                                        (0160) 	db		3ah, 00h		;Timer16_1_OUTPUT_LSB_REG(DCC12OU)
                                        (0161) ;       Instance name Timer16_1, Block Name TIMER16_MSB(DCC13)
                                        (0162) 	db		3fh, 00h		;Timer16_1_(DCC13CR1)
                                        (0163) 	db		3ch, 20h		;Timer16_1_FUNC_MSB_REG(DCC13FN)
                                        (0164) 	db		3dh, 30h		;Timer16_1_INPUT_MSB_REG(DCC13IN)
                                        (0165) 	db		3eh, 00h		;Timer16_1_OUTPUT_MSB_REG(DCC13OU)
                                        (0166) ;  Global Register values Bank 1
                                        (0167) 	db		61h, 00h		; AnalogClockSelect1 register (CLK_CR1)
                                        (0168) 	db		69h, 00h		; AnalogClockSelect2 register (CLK_CR2)
                                        (0169) 	db		8bh, 00h		; AnalogColumnClockDivide register (ACE_CLK_CR3)
                                        (0170) 	db		60h, 00h		; AnalogColumnClockSelect register (CLK_CR0)
                                        (0171) 	db		8ah, 00h		; AnalogEClockSelect1 register (ACE_CLK_CR1)
                                        (0172) 	db		89h, 00h		; AnalogEColumnClockSelect register (ACE_CLK_CR0)
                                        (0173) 	db		75h, 09h		; AnalogEColumnInputSelect register (ACE_AMX_IN)
                                        (0174) 	db		76h, 00h		; AnalogEComparatorControl0 register (ACE_CMP_CR0)
                                        (0175) 	db		77h, 00h		; AnalogEComparatorControl1 register (ACE_CMP_CR1)
                                        (0176) 	db		7ah, 33h		; AnalogELUTControl0 register (ACE_ALT_CR0)
                                        (0177) 	db		62h, 28h		; AnalogIOControl_0 register (ABF_CR0)
                                        (0178) 	db		67h, 33h		; AnalogLUTControl0 register (ALT_CR0)
                                        (0179) 	db		68h, 33h		; AnalogLUTControl1 register (ALT_CR1)
                                        (0180) 	db		63h, 00h		; AnalogModulatorControl_0 register (AMD_CR0)
                                        (0181) 	db		66h, 00h		; AnalogModulatorControl_1 register (AMD_CR1)
                                        (0182) 	db		6ah, 00h		; AnalogMuxBusConfig1 register (AMUX_CFG1)
                                        (0183) 	db		afh, 00h		; AnalogMuxClock register (AMUX_CLK)
                                        (0184) 	db		7bh, 00h		; AnalogOutBufferControl register (ACE_ABF_CR0)
                                        (0185) 	db		79h, 00h		; ComparatorGlobalInEn register (ACE_CMP_GI_EN)
                                        (0186) 	db		64h, 00h		; ComparatorGlobalOutEn register (CMP_GO_EN)
                                        (0187) 	db		65h, 00h		; ComparatorGlobalOutEn1 register (CMP_GO_EN1)
                                        (0188) 	db		fdh, 00h		; DAC_Control_0 register (IDAC_CR0)
                                        (0189) 	db		dch, 00h		; DAC_Control_1 register (IDAC_CR1)
                                        (0190) 	db		91h, 00h		; DEC_CR0:0 register (DEC0_CR0)
                                        (0191) 	db		95h, 00h		; DEC_CR0:1 register (DEC1_CR0)
                                        (0192) 	db		99h, 00h		; DEC_CR0:2 register (DEC2_CR0)
                                        (0193) 	db		9dh, 00h		; DEC_CR0:3 register (DEC3_CR0)
                                        (0194) 	db		9ah, 00h		; DecimatorControl_5 register (DEC_CR5)
                                        (0195) 	db		92h, 00h		; DecimatorEnable:0 register (DEC_CR3)
                                        (0196) 	db		96h, 00h		; DecimatorEnable:1 register (DEC_CR4)
                                        (0197) 	db		d4h, 00h		; Decimator_Control:0 register (DEC0_CR)
                                        (0198) 	db		d5h, 00h		; Decimator_Control:1 register (DEC1_CR)
                                        (0199) 	db		d6h, 00h		; Decimator_Control:2 register (DEC2_CR)
                                        (0200) 	db		d7h, 00h		; Decimator_Control:3 register (DEC3_CR)
                                        (0201) 	db		d1h, 00h		; GlobalDigitalInterconnect_Drive_Even_Input register (GDI_E_IN)
                                        (0202) 	db		a1h, 00h		; GlobalDigitalInterconnect_Drive_Even_Input_Control register (GDI_E_IN_CR)
                                        (0203) 	db		d3h, 00h		; GlobalDigitalInterconnect_Drive_Even_Output register (GDI_E_OU)
                                        (0204) 	db		a3h, 00h		; GlobalDigitalInterconnect_Drive_Even_Output_Control register (GDI_E_OU_CR)
                                        (0205) 	db		d0h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Input register (GDI_O_IN)
                                        (0206) 	db		a0h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Input_Control register (GDI_O_IN_CR)
                                        (0207) 	db		d2h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Output register (GDI_O_OU)
                                        (0208) 	db		a2h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Output_Control register (GDI_O_OU_CR)
                                        (0209) 	db		adh, 00h		; I2CAddress:0 register (I2C0_ADDR)
                                        (0210) 	db		e7h, 00h		; IDACMode register (IDACMODE)
                                        (0211) 	db		e1h, 19h		; OscillatorControl_1 register (OSC_CR1)
                                        (0212) 	db		e2h, 00h		; OscillatorControl_2 register (OSC_CR2)
                                        (0213) 	db		dfh, 95h		; OscillatorControl_3 register (OSC_CR3)
                                        (0214) 	db		deh, 02h		; OscillatorControl_4 register (OSC_CR4)
                                        (0215) 	db		ddh, 00h		; OscillatorGlobalBusEnableControl register (OSC_GO_EN)
                                        (0216) 	db		85h, 00h		; PWM_Control register (ACE_PWM_CR)
                                        (0217) 	db		d8h, 00h		; Port_0_MUXBusCtrl register (MUX_CR0)
                                        (0218) 	db		d9h, 00h		; Port_1_MUXBusCtrl register (MUX_CR1)
                                        (0219) 	db		dah, 00h		; Port_2_MUXBusCtrl register (MUX_CR2)
                                        (0220) 	db		dbh, 00h		; Port_3_MUXBusCtrl register (MUX_CR3)
                                        (0221) 	db		ech, 00h		; Port_4_MUXBusCtrl register (MUX_CR4)
                                        (0222) 	db		edh, 00h		; Port_5_MUXBusCtrl register (MUX_CR5)
                                        (0223) 	db		a7h, 00h		; RTClockControl register (RTCCR)
                                        (0224) 	db		a4h, 00h		; RTCurrentHour register (RTCH)
                                        (0225) 	db		a5h, 00h		; RTCurrentMinute register (RTCM)
                                        (0226) 	db		a6h, 00h		; RTCurrentSecond register (RTCS)
                                        (0227) 	db		82h, 00h		; TSCMPHigh register (SADC_TSCMPH)
                                        (0228) 	db		81h, 00h		; TSCMPLow register (SADC_TSCMPL)
                                        (0229) 	db		71h, 00h		; TSource0 register (SADC_TSCR0)
                                        (0230) 	db		72h, 00h		; TSource1 register (SADC_TSCR1)
                                        (0231) 	db		ffh
                                        (0232) AREA psoc_config(rom, rel)
                                        (0233) LoadConfigTBL_pdproject1_Ordered:
                                        (0234) ;  Ordered Global Register values
                                        (0235) 	M8C_SetBank0
02E6: 62 00 00 MOV   REG[0x0],0x0       (0236) 	mov	reg[00h], 00h		; Port_0_Data register (PRT0DR)
02E9: 71 10    OR    F,0x10             
                                        (0237) 	M8C_SetBank1
02EB: 62 00 00 MOV   REG[0x0],0x0       (0238) 	mov	reg[00h], 00h		; Port_0_DriveMode_0 register (PRT0DM0)
02EE: 62 01 FF MOV   REG[0x1],0xFF      (0239) 	mov	reg[01h], ffh		; Port_0_DriveMode_1 register (PRT0DM1)
02F1: 70 EF    AND   F,0xEF             
                                        (0240) 	M8C_SetBank0
02F3: 62 03 FF MOV   REG[0x3],0xFF      (0241) 	mov	reg[03h], ffh		; Port_0_DriveMode_2 register (PRT0DM2)
02F6: 62 02 00 MOV   REG[0x2],0x0       (0242) 	mov	reg[02h], 00h		; Port_0_GlobalSelect register (PRT0GS)
02F9: 71 10    OR    F,0x10             
                                        (0243) 	M8C_SetBank1
02FB: 62 02 00 MOV   REG[0x2],0x0       (0244) 	mov	reg[02h], 00h		; Port_0_IntCtrl_0 register (PRT0IC0)
02FE: 62 03 00 MOV   REG[0x3],0x0       (0245) 	mov	reg[03h], 00h		; Port_0_IntCtrl_1 register (PRT0IC1)
0301: 70 EF    AND   F,0xEF             
                                        (0246) 	M8C_SetBank0
0303: 62 01 00 MOV   REG[0x1],0x0       (0247) 	mov	reg[01h], 00h		; Port_0_IntEn register (PRT0IE)
0306: 62 04 A0 MOV   REG[0x4],0xA0      (0248) 	mov	reg[04h], a0h		; Port_1_Data register (PRT1DR)
0309: 71 10    OR    F,0x10             
                                        (0249) 	M8C_SetBank1
030B: 62 04 B0 MOV   REG[0x4],0xB0      (0250) 	mov	reg[04h], b0h		; Port_1_DriveMode_0 register (PRT1DM0)
030E: 62 05 EE MOV   REG[0x5],0xEE      (0251) 	mov	reg[05h], eeh		; Port_1_DriveMode_1 register (PRT1DM1)
0311: 70 EF    AND   F,0xEF             
                                        (0252) 	M8C_SetBank0
0313: 62 07 EE MOV   REG[0x7],0xEE      (0253) 	mov	reg[07h], eeh		; Port_1_DriveMode_2 register (PRT1DM2)
0316: 62 06 10 MOV   REG[0x6],0x10      (0254) 	mov	reg[06h], 10h		; Port_1_GlobalSelect register (PRT1GS)
0319: 71 10    OR    F,0x10             
                                        (0255) 	M8C_SetBank1
031B: 62 06 00 MOV   REG[0x6],0x0       (0256) 	mov	reg[06h], 00h		; Port_1_IntCtrl_0 register (PRT1IC0)
031E: 62 07 01 MOV   REG[0x7],0x1       (0257) 	mov	reg[07h], 01h		; Port_1_IntCtrl_1 register (PRT1IC1)
0321: 70 EF    AND   F,0xEF             
                                        (0258) 	M8C_SetBank0
0323: 62 05 01 MOV   REG[0x5],0x1       (0259) 	mov	reg[05h], 01h		; Port_1_IntEn register (PRT1IE)
0326: 62 08 00 MOV   REG[0x8],0x0       (0260) 	mov	reg[08h], 00h		; Port_2_Data register (PRT2DR)
0329: 71 10    OR    F,0x10             
                                        (0261) 	M8C_SetBank1
032B: 62 08 7F MOV   REG[0x8],0x7F      (0262) 	mov	reg[08h], 7fh		; Port_2_DriveMode_0 register (PRT2DM0)
032E: 62 09 80 MOV   REG[0x9],0x80      (0263) 	mov	reg[09h], 80h		; Port_2_DriveMode_1 register (PRT2DM1)
0331: 70 EF    AND   F,0xEF             
                                        (0264) 	M8C_SetBank0
0333: 62 0B 80 MOV   REG[0xB],0x80      (0265) 	mov	reg[0bh], 80h		; Port_2_DriveMode_2 register (PRT2DM2)
0336: 62 0A 00 MOV   REG[0xA],0x0       (0266) 	mov	reg[0ah], 00h		; Port_2_GlobalSelect register (PRT2GS)
0339: 71 10    OR    F,0x10             
                                        (0267) 	M8C_SetBank1
033B: 62 0A 00 MOV   REG[0xA],0x0       (0268) 	mov	reg[0ah], 00h		; Port_2_IntCtrl_0 register (PRT2IC0)
033E: 62 0B 00 MOV   REG[0xB],0x0       (0269) 	mov	reg[0bh], 00h		; Port_2_IntCtrl_1 register (PRT2IC1)
0341: 70 EF    AND   F,0xEF             
                                        (0270) 	M8C_SetBank0
0343: 62 09 00 MOV   REG[0x9],0x0       (0271) 	mov	reg[09h], 00h		; Port_2_IntEn register (PRT2IE)
0346: 62 0C 00 MOV   REG[0xC],0x0       (0272) 	mov	reg[0ch], 00h		; Port_3_Data register (PRT3DR)
0349: 71 10    OR    F,0x10             
                                        (0273) 	M8C_SetBank1
034B: 62 0C 00 MOV   REG[0xC],0x0       (0274) 	mov	reg[0ch], 00h		; Port_3_DriveMode_0 register (PRT3DM0)
034E: 62 0D 00 MOV   REG[0xD],0x0       (0275) 	mov	reg[0dh], 00h		; Port_3_DriveMode_1 register (PRT3DM1)
0351: 70 EF    AND   F,0xEF             
                                        (0276) 	M8C_SetBank0
0353: 62 0F 00 MOV   REG[0xF],0x0       (0277) 	mov	reg[0fh], 00h		; Port_3_DriveMode_2 register (PRT3DM2)
0356: 62 0E 00 MOV   REG[0xE],0x0       (0278) 	mov	reg[0eh], 00h		; Port_3_GlobalSelect register (PRT3GS)
0359: 71 10    OR    F,0x10             
                                        (0279) 	M8C_SetBank1
035B: 62 0E 00 MOV   REG[0xE],0x0       (0280) 	mov	reg[0eh], 00h		; Port_3_IntCtrl_0 register (PRT3IC0)
035E: 62 0F 00 MOV   REG[0xF],0x0       (0281) 	mov	reg[0fh], 00h		; Port_3_IntCtrl_1 register (PRT3IC1)
0361: 70 EF    AND   F,0xEF             
                                        (0282) 	M8C_SetBank0
0363: 62 0D 00 MOV   REG[0xD],0x0       (0283) 	mov	reg[0dh], 00h		; Port_3_IntEn register (PRT3IE)
0366: 62 10 00 MOV   REG[0x10],0x0      (0284) 	mov	reg[10h], 00h		; Port_4_Data register (PRT4DR)
0369: 71 10    OR    F,0x10             
                                        (0285) 	M8C_SetBank1
036B: 62 10 00 MOV   REG[0x10],0x0      (0286) 	mov	reg[10h], 00h		; Port_4_DriveMode_0 register (PRT4DM0)
036E: 62 11 00 MOV   REG[0x11],0x0      (0287) 	mov	reg[11h], 00h		; Port_4_DriveMode_1 register (PRT4DM1)
0371: 70 EF    AND   F,0xEF             
                                        (0288) 	M8C_SetBank0
0373: 62 13 00 MOV   REG[0x13],0x0      (0289) 	mov	reg[13h], 00h		; Port_4_DriveMode_2 register (PRT4DM2)
0376: 62 12 00 MOV   REG[0x12],0x0      (0290) 	mov	reg[12h], 00h		; Port_4_GlobalSelect register (PRT4GS)
0379: 71 10    OR    F,0x10             
                                        (0291) 	M8C_SetBank1
037B: 62 12 00 MOV   REG[0x12],0x0      (0292) 	mov	reg[12h], 00h		; Port_4_IntCtrl_0 register (PRT4IC0)
037E: 62 13 00 MOV   REG[0x13],0x0      (0293) 	mov	reg[13h], 00h		; Port_4_IntCtrl_1 register (PRT4IC1)
0381: 70 EF    AND   F,0xEF             
                                        (0294) 	M8C_SetBank0
0383: 62 11 00 MOV   REG[0x11],0x0      (0295) 	mov	reg[11h], 00h		; Port_4_IntEn register (PRT4IE)
0386: 62 14 00 MOV   REG[0x14],0x0      (0296) 	mov	reg[14h], 00h		; Port_5_Data register (PRT5DR)
0389: 71 10    OR    F,0x10             
                                        (0297) 	M8C_SetBank1
038B: 62 14 00 MOV   REG[0x14],0x0      (0298) 	mov	reg[14h], 00h		; Port_5_DriveMode_0 register (PRT5DM0)
038E: 62 15 00 MOV   REG[0x15],0x0      (0299) 	mov	reg[15h], 00h		; Port_5_DriveMode_1 register (PRT5DM1)
0391: 70 EF    AND   F,0xEF             
                                        (0300) 	M8C_SetBank0
0393: 62 17 00 MOV   REG[0x17],0x0      (0301) 	mov	reg[17h], 00h		; Port_5_DriveMode_2 register (PRT5DM2)
0396: 62 16 00 MOV   REG[0x16],0x0      (0302) 	mov	reg[16h], 00h		; Port_5_GlobalSelect register (PRT5GS)
0399: 71 10    OR    F,0x10             
                                        (0303) 	M8C_SetBank1
039B: 62 16 00 MOV   REG[0x16],0x0      (0304) 	mov	reg[16h], 00h		; Port_5_IntCtrl_0 register (PRT5IC0)
039E: 62 17 00 MOV   REG[0x17],0x0      (0305) 	mov	reg[17h], 00h		; Port_5_IntCtrl_1 register (PRT5IC1)
03A1: 70 EF    AND   F,0xEF             
                                        (0306) 	M8C_SetBank0
03A3: 62 15 00 MOV   REG[0x15],0x0      (0307) 	mov	reg[15h], 00h		; Port_5_IntEn register (PRT5IE)
03A6: 70 EF    AND   F,0xEF             
                                        (0308) 	M8C_SetBank0
03A8: 7F       RET                      (0309) 	ret
                                        (0310) 
                                        (0311) 
                                        (0312) ; PSoC Configuration file trailer PsocConfig.asm
FILE: lib\psocconfig.asm                (0001) ;  Generated by PSoC Designer 5.4.3191
                                        (0002) ;
                                        (0003) ;==========================================================================
                                        (0004) ;  PSoCConfig.asm
                                        (0005) ;  @PSOC_VERSION
                                        (0006) ;
                                        (0007) ;  Version: 0.85
                                        (0008) ;  Revised: June 22, 2004
                                        (0009) ;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0010) ;
                                        (0011) ;  This file is generated by the Device Editor on Application Generation.
                                        (0012) ;  It contains code which loads the configuration data table generated in
                                        (0013) ;  the file PSoCConfigTBL.asm
                                        (0014) ;
                                        (0015) ;  DO NOT EDIT THIS FILE MANUALLY, AS IT IS OVERWRITTEN!!!
                                        (0016) ;  Edits to this file will not be preserved.
                                        (0017) ;==========================================================================
                                        (0018) ;
                                        (0019) include "m8c.inc"
                                        (0020) include "memory.inc"
                                        (0021) include "GlobalParams.inc"
                                        (0022) 
                                        (0023) export LoadConfigInit
                                        (0024) export _LoadConfigInit
                                        (0025) export LoadConfig_pdproject1
                                        (0026) export _LoadConfig_pdproject1
                                        (0027) export Port_2_Data_SHADE
                                        (0028) export _Port_2_Data_SHADE
                                        (0029) export Port_2_DriveMode_0_SHADE
                                        (0030) export _Port_2_DriveMode_0_SHADE
                                        (0031) export Port_2_DriveMode_1_SHADE
                                        (0032) export _Port_2_DriveMode_1_SHADE
                                        (0033) 
                                        (0034) 
                                        (0035) export NO_SHADOW
                                        (0036) export _NO_SHADOW
                                        (0037) 
                                        (0038) FLAG_CFG_MASK:      equ 10h         ;M8C flag register REG address bit mask
                                        (0039) END_CONFIG_TABLE:   equ ffh         ;end of config table indicator
                                        (0040) 
                                        (0041) AREA psoc_config(rom, rel)
                                        (0042) 
                                        (0043) ;---------------------------------------------------------------------------
                                        (0044) ; LoadConfigInit - Establish the start-up configuration (except for a few
                                        (0045) ;                  parameters handled by boot code, like CPU speed). This
                                        (0046) ;                  function can be called from user code, but typically it
                                        (0047) ;                  is only called from boot.
                                        (0048) ;
                                        (0049) ;       INPUTS: None.
                                        (0050) ;      RETURNS: Nothing.
                                        (0051) ; SIDE EFFECTS: Registers are volatile: the A and X registers can be modified!
                                        (0052) ;               In the large memory model currently only the page
                                        (0053) ;               pointer registers listed below are modified.  This does
                                        (0054) ;               not guarantee that in future implementations of this
                                        (0055) ;               function other page pointer registers will not be
                                        (0056) ;               modified.
                                        (0057) ;          
                                        (0058) ;               Page Pointer Registers Modified: 
                                        (0059) ;               CUR_PP
                                        (0060) ;
                                        (0061) _LoadConfigInit:
                                        (0062)  LoadConfigInit:
                                        (0063)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0064)     
03A9: 55 00 00 MOV   [0x0],0x0          (0065) 	mov		[Port_2_Data_SHADE], 0h
03AC: 55 01 7F MOV   [0x1],0x7F         (0066) 	mov		[Port_2_DriveMode_0_SHADE], 7fh
03AF: 55 02 80 MOV   [0x2],0x80         (0067) 	mov		[Port_2_DriveMode_1_SHADE], 80h
                                        (0068) 
03B2: 7C 03 B9 LCALL 0x03B9             (0069) 	lcall	LoadConfig_pdproject1
03B5: 7C 02 E4 LCALL 0x02E4             (0070) 	lcall	LoadConfigTBL_pdproject1_Ordered
                                        (0071) 
                                        (0072) 
                                        (0073)     RAM_EPILOGUE RAM_USE_CLASS_4
03B8: 7F       RET                      (0074)     ret
                                        (0075) 
                                        (0076) ;---------------------------------------------------------------------------
                                        (0077) ; Load Configuration pdproject1
                                        (0078) ;
                                        (0079) ;    Load configuration registers for pdproject1.
                                        (0080) ;    IO Bank 0 registers a loaded first,then those in IO Bank 1.
                                        (0081) ;
                                        (0082) ;       INPUTS: None.
                                        (0083) ;      RETURNS: Nothing.
                                        (0084) ; SIDE EFFECTS: Registers are volatile: the CPU A and X registers may be
                                        (0085) ;               modified as may the Page Pointer registers!
                                        (0086) ;               In the large memory model currently only the page
                                        (0087) ;               pointer registers listed below are modified.  This does
                                        (0088) ;               not guarantee that in future implementations of this
                                        (0089) ;               function other page pointer registers will not be
                                        (0090) ;               modified.
                                        (0091) ;          
                                        (0092) ;               Page Pointer Registers Modified: 
                                        (0093) ;               CUR_PP
                                        (0094) ;
                                        (0095) _LoadConfig_pdproject1:
                                        (0096)  LoadConfig_pdproject1:
                                        (0097)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0098) 
03B9: 10       PUSH  X                  (0099) 	push	x
03BA: 70 EF    AND   F,0xEF             
                                        (0100)     M8C_SetBank0                    ; Force bank 0
03BC: 50 00    MOV   A,0x0              (0101)     mov     a, 0                    ; Specify bank 0
03BE: 67       ASR   A                  (0102)     asr     a                       ; Store in carry flag
                                        (0103)                                     ; Load bank 0 table:
03BF: 50 01    MOV   A,0x1              (0104)     mov     A, >LoadConfigTBL_pdproject1_Bank0
03C1: 57 90    MOV   X,0x90             (0105)     mov     X, <LoadConfigTBL_pdproject1_Bank0
03C3: 7C 03 D4 LCALL 0x03D4             (0106)     lcall   LoadConfig              ; Load the bank 0 values
                                        (0107) 
03C6: 50 01    MOV   A,0x1              (0108)     mov     a, 1                    ; Specify bank 1
03C8: 67       ASR   A                  (0109)     asr     a                       ; Store in carry flag
                                        (0110)                                     ; Load bank 1 table:
03C9: 50 02    MOV   A,0x2              (0111)     mov     A, >LoadConfigTBL_pdproject1_Bank1
03CB: 57 29    MOV   X,0x29             (0112)     mov     X, <LoadConfigTBL_pdproject1_Bank1
03CD: 7C 03 D4 LCALL 0x03D4             (0113)     lcall   LoadConfig              ; Load the bank 1 values
03D0: 70 EF    AND   F,0xEF             
                                        (0114) 
                                        (0115)     M8C_SetBank0                    ; Force return to bank 0
03D2: 20       POP   X                  (0116) 	pop		x
                                        (0117) 
                                        (0118)     RAM_EPILOGUE RAM_USE_CLASS_4
03D3: 7F       RET                      (0119)     ret
                                        (0120) 
                                        (0121) 
                                        (0122) 
                                        (0123) 
                                        (0124) ;---------------------------------------------------------------------------
                                        (0125) ; LoadConfig - Set IO registers as specified in ROM table of (address,value)
                                        (0126) ;              pairs. Terminate on address=0xFF.
                                        (0127) ;
                                        (0128) ;  INPUTS:  [A,X] points to the table to be loaded
                                        (0129) ;           Flag Register Carry bit encodes the Register Bank
                                        (0130) ;           (Carry=0 => Bank 0; Carry=1 => Bank 1)
                                        (0131) ;
                                        (0132) ;  RETURNS: nothing.
                                        (0133) ;
                                        (0134) ;  STACK FRAME:  X-4 I/O Bank 0/1 indicator
                                        (0135) ;                X-3 Temporary store for register address
                                        (0136) ;                X-2 LSB of config table address
                                        (0137) ;                X-1 MSB of config table address
                                        (0138) ;
                                        (0139) LoadConfig:
                                        (0140)     RAM_PROLOGUE RAM_USE_CLASS_2
03D4: 38 02    ADD   SP,0x2             (0141)     add     SP, 2                   ; Set up local vars
03D6: 10       PUSH  X                  (0142)     push    X                       ; Save config table address on stack
03D7: 08       PUSH  A                  (0143)     push    A
03D8: 4F       MOV   X,SP               (0144)     mov     X, SP
03D9: 56 FC 00 MOV   [X-4],0x0          (0145)     mov     [X-4], 0                ; Set default Destination to Bank 0
03DC: D0 04    JNC   0x03E1             (0146)     jnc     .BankSelectSaved        ; Carry says Bank 0 is OK
03DE: 56 FC 01 MOV   [X-4],0x1          (0147)     mov     [X-4], 1                ; No Carry: default to Bank 1
                                        (0148) .BankSelectSaved:
03E1: 18       POP   A                  (0149)     pop     A
03E2: 20       POP   X                  (0150)     pop     X
03E3: 70 EF    AND   F,0xEF             
03E5: 62 E3 00 MOV   REG[0xE3],0x0      
                                        (0151) 
                                        (0152) LoadConfigLp:
                                        (0153)     M8C_SetBank0                    ; Switch to bank 0
                                        (0154)     M8C_ClearWDT                    ; Clear the watchdog for long inits
03E8: 10       PUSH  X                  (0155)     push    X                       ; Preserve the config table address
03E9: 08       PUSH  A                  (0156)     push    A
03EA: 28       ROMX                     (0157)     romx                            ; Load register address from table
03EB: 39 FF    CMP   A,0xFF             (0158)     cmp     A, END_CONFIG_TABLE     ; End of table?
03ED: A0 1F    JZ    0x040D             (0159)     jz      EndLoadConfig           ;   Yes, go wrap it up
03EF: 4F       MOV   X,SP               (0160)     mov     X, SP                   ;
03F0: 48 FC 01 TST   [X-4],0x1          (0161)     tst     [X-4], 1                ; Loading IO Bank 1?
03F3: A0 03    JZ    0x03F7             (0162)     jz      .IOBankNowSet           ;    No, Bank 0 is fine
03F5: 71 10    OR    F,0x10             
                                        (0163)     M8C_SetBank1                    ;   Yes, switch to Bank 1
                                        (0164) .IOBankNowSet:
03F7: 54 FD    MOV   [X-3],A            (0165)     mov     [X-3], A                ; Stash the register address
03F9: 18       POP   A                  (0166)     pop     A                       ; Retrieve the table address
03FA: 20       POP   X                  (0167)     pop     X
03FB: 75       INC   X                  (0168)     inc     X                       ; Advance to the data byte
03FC: 09 00    ADC   A,0x0              (0169)     adc     A, 0
03FE: 10       PUSH  X                  (0170)     push    X                       ; Save the config table address again
03FF: 08       PUSH  A                  (0171)     push    A
0400: 28       ROMX                     (0172)     romx                            ; load config data from the table
0401: 4F       MOV   X,SP               (0173)     mov     X, SP                   ; retrieve the register address
0402: 59 FD    MOV   X,[X-3]            (0174)     mov     X, [X-3]
0404: 61 00    MOV   REG[X+0x0],A       (0175)     mov     reg[X], A               ; Configure the register
0406: 18       POP   A                  (0176)     pop     A                       ; retrieve the table address
0407: 20       POP   X                  (0177)     pop     X
0408: 75       INC   X                  (0178)     inc     X                       ; advance to next table entry
0409: 09 00    ADC   A,0x0              (0179)     adc     A, 0
040B: 8F D7    JMP   0x03E3             (0180)     jmp     LoadConfigLp            ; loop to configure another register
                                        (0181) EndLoadConfig:
040D: 38 FC    ADD   SP,0xFC            (0182)     add     SP, -4
040F: 70 3F    AND   F,0x3F             
0411: 71 C0    OR    F,0xC0             
                                        (0183)     RAM_EPILOGUE RAM_USE_CLASS_2
0413: 7F       RET                      (0184)     ret
                                        (0185) 
                                        (0186) AREA InterruptRAM(ram, rel)
                                        (0187) 
                                        (0188) NO_SHADOW:
                                        (0189) _NO_SHADOW:
                                        (0190) ; write only register shadows
                                        (0191) _Port_2_Data_SHADE:
                                        (0192) Port_2_Data_SHADE:	BLK	1
                                        (0193) _Port_2_DriveMode_0_SHADE:
                                        (0194) Port_2_DriveMode_0_SHADE:	BLK	1
                                        (0195) _Port_2_DriveMode_1_SHADE:
                                        (0196) Port_2_DriveMode_1_SHADE:	BLK	1
                                        (0197) 
FILE: lib\timer16_1int.asm              (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: Timer16_1INT.asm
                                        (0004) ;;   Version: 2.6, Updated on 2015/3/4 at 22:27:47
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: Timer16 Interrupt Service Routine
                                        (0008) ;;-----------------------------------------------------------------------------
                                        (0009) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0010) ;;*****************************************************************************
                                        (0011) ;;*****************************************************************************
                                        (0012) 
                                        (0013) include "m8c.inc"
                                        (0014) include "memory.inc"
                                        (0015) include "Timer16_1.inc"
                                        (0016) 
                                        (0017) 
                                        (0018) ;-----------------------------------------------
                                        (0019) ;  Global Symbols
                                        (0020) ;-----------------------------------------------
                                        (0021) export  _Timer16_1_ISR
                                        (0022) 
                                        (0023) 
                                        (0024) AREA InterruptRAM (RAM,REL,CON)
                                        (0025) 
                                        (0026) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0027) ;---------------------------------------------------
                                        (0028) ; Insert your custom declarations below this banner
                                        (0029) ;---------------------------------------------------
                                        (0030) 
                                        (0031) ;------------------------
                                        (0032) ; Includes
                                        (0033) ;------------------------
                                        (0034) 
                                        (0035) 	
                                        (0036) ;------------------------
                                        (0037) ;  Constant Definitions
                                        (0038) ;------------------------
                                        (0039) 
                                        (0040) 
                                        (0041) ;------------------------
                                        (0042) ; Variable Allocation
                                        (0043) ;------------------------
                                        (0044) 
                                        (0045) 
                                        (0046) ;---------------------------------------------------
                                        (0047) ; Insert your custom declarations above this banner
                                        (0048) ;---------------------------------------------------
                                        (0049) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0050) 
                                        (0051) 
                                        (0052) AREA UserModules (ROM, REL)
                                        (0053) 
                                        (0054) ;-----------------------------------------------------------------------------
                                        (0055) ;  FUNCTION NAME: _Timer16_1_ISR
                                        (0056) ;
                                        (0057) ;  DESCRIPTION: Unless modified, this implements only a null handler stub.
                                        (0058) ;
                                        (0059) ;-----------------------------------------------------------------------------
                                        (0060) ;
                                        (0061) 
                                        (0062) _Timer16_1_ISR:
                                        (0063) 
                                        (0064)    ;@PSoC_UserCode_BODY@ (Do not change this line.)
                                        (0065)    ;---------------------------------------------------
                                        (0066)    ; Insert your custom assembly code below this banner
                                        (0067)    ;---------------------------------------------------
                                        (0068)    ;   NOTE: interrupt service routines must preserve
                                        (0069)    ;   the values of the A and X CPU registers.
                                        (0070)    
                                        (0071)    ;---------------------------------------------------
                                        (0072)    ; Insert your custom assembly code above this banner
                                        (0073)    ;---------------------------------------------------
                                        (0074)    
                                        (0075)    ;---------------------------------------------------
                                        (0076)    ; Insert a lcall to a C function below this banner
                                        (0077)    ; and un-comment the lines between these banners
                                        (0078)    ;---------------------------------------------------
                                        (0079)    
                                        (0080)    ;PRESERVE_CPU_CONTEXT
                                        (0081)    ;lcall TimerISR
                                        (0082)    ;RESTORE_CPU_CONTEXT
                                        (0083)    
                                        (0084)    ;---------------------------------------------------
                                        (0085)    ; Insert a lcall to a C function above this banner
                                        (0086)    ; and un-comment the lines between these banners
                                        (0087)    ;---------------------------------------------------
                                        (0088)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0089) 
0414: 7E       RETI                     (0090)    reti
                                        (0091) 
                                        (0092) 
                                        (0093) ; end of file Timer16_1INT.asm
FILE: lib\timer16_1.asm                 (0001) ;;*****************************************************************************
0415: 43 E1 80 OR    REG[0xE1],0x80     (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: Timer16_1.asm
                                        (0004) ;;   Version: 2.6, Updated on 2015/3/4 at 22:27:47
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: Timer16 User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "memory.inc"
                                        (0024) include "Timer16_1.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ;  Global Symbols
                                        (0028) ;-----------------------------------------------
                                        (0029) export  Timer16_1_EnableInt
                                        (0030) export _Timer16_1_EnableInt
                                        (0031) export  Timer16_1_DisableInt
                                        (0032) export _Timer16_1_DisableInt
                                        (0033) export  Timer16_1_Start
                                        (0034) export _Timer16_1_Start
                                        (0035) export  Timer16_1_Stop
                                        (0036) export _Timer16_1_Stop
                                        (0037) export  Timer16_1_WritePeriod
                                        (0038) export _Timer16_1_WritePeriod
                                        (0039) export  Timer16_1_WriteCompareValue
                                        (0040) export _Timer16_1_WriteCompareValue
                                        (0041) export  Timer16_1_wReadCompareValue
                                        (0042) export _Timer16_1_wReadCompareValue
                                        (0043) export  Timer16_1_wReadTimer
                                        (0044) export _Timer16_1_wReadTimer
                                        (0045) export  Timer16_1_wReadTimerSaveCV
                                        (0046) export _Timer16_1_wReadTimerSaveCV
                                        (0047) 
                                        (0048) ; The following functions are deprecated and subject to omission in future releases
                                        (0049) ;
                                        (0050) export  wTimer16_1_ReadCompareValue  ; deprecated
                                        (0051) export _wTimer16_1_ReadCompareValue  ; deprecated
                                        (0052) export  wTimer16_1_ReadTimer         ; deprecated
                                        (0053) export _wTimer16_1_ReadTimer         ; deprecated
                                        (0054) export  wTimer16_1_ReadTimerSaveCV   ; deprecated
                                        (0055) export _wTimer16_1_ReadTimerSaveCV   ; deprecated
                                        (0056) 
                                        (0057) export  wTimer16_1_ReadCounter       ; obsolete
                                        (0058) export _wTimer16_1_ReadCounter       ; obsolete
                                        (0059) export  wTimer16_1_CaptureCounter    ; obsolete
                                        (0060) export _wTimer16_1_CaptureCounter    ; obsolete
                                        (0061) 
                                        (0062) 
                                        (0063) AREA pdproject1_RAM (RAM,REL)
                                        (0064) 
                                        (0065) ;-----------------------------------------------
                                        (0066) ;  Constant Definitions
                                        (0067) ;-----------------------------------------------
                                        (0068) 
                                        (0069) 
                                        (0070) ;-----------------------------------------------
                                        (0071) ; Variable Allocation
                                        (0072) ;-----------------------------------------------
                                        (0073) 
                                        (0074) 
                                        (0075) AREA UserModules (ROM, REL)
                                        (0076) 
                                        (0077) .SECTION
                                        (0078) ;-----------------------------------------------------------------------------
                                        (0079) ;  FUNCTION NAME: Timer16_1_EnableInt
                                        (0080) ;
                                        (0081) ;  DESCRIPTION:
                                        (0082) ;     Enables this timer's interrupt by setting the interrupt enable mask bit
                                        (0083) ;     associated with this User Module. This function has no effect until and
                                        (0084) ;     unless the global interrupts are enabled (for example by using the
                                        (0085) ;     macro M8C_EnableGInt).
                                        (0086) ;-----------------------------------------------------------------------------
                                        (0087) ;
                                        (0088) ;  ARGUMENTS:    None.
                                        (0089) ;  RETURNS:      Nothing.
                                        (0090) ;  SIDE EFFECTS: 
                                        (0091) ;    The A and X registers may be modified by this or future implementations
                                        (0092) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0093) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0094) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0095) ;    functions.
                                        (0096) ;
                                        (0097)  Timer16_1_EnableInt:
                                        (0098) _Timer16_1_EnableInt:
                                        (0099)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0100)    Timer16_1_EnableInt_M
                                        (0101)    RAM_EPILOGUE RAM_USE_CLASS_1
0418: 7F       RET                      (0102)    ret
0419: 41 E1 7F AND   REG[0xE1],0x7F     
                                        (0103) 
                                        (0104) .ENDSECTION
                                        (0105) 
                                        (0106) 
                                        (0107) .SECTION
                                        (0108) ;-----------------------------------------------------------------------------
                                        (0109) ;  FUNCTION NAME: Timer16_1_DisableInt
                                        (0110) ;
                                        (0111) ;  DESCRIPTION:
                                        (0112) ;     Disables this timer's interrupt by clearing the interrupt enable
                                        (0113) ;     mask bit associated with this User Module.
                                        (0114) ;-----------------------------------------------------------------------------
                                        (0115) ;
                                        (0116) ;  ARGUMENTS:    None
                                        (0117) ;  RETURNS:      Nothing
                                        (0118) ;  SIDE EFFECTS: 
                                        (0119) ;    The A and X registers may be modified by this or future implementations
                                        (0120) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0121) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0122) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0123) ;    functions.
                                        (0124) ;
                                        (0125)  Timer16_1_DisableInt:
                                        (0126) _Timer16_1_DisableInt:
                                        (0127)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0128)    Timer16_1_DisableInt_M
                                        (0129)    RAM_EPILOGUE RAM_USE_CLASS_1
041C: 7F       RET                      (0130)    ret
041D: 43 3B 01 OR    REG[0x3B],0x1      
                                        (0131) 
                                        (0132) .ENDSECTION
                                        (0133) 
                                        (0134) 
                                        (0135) .SECTION
                                        (0136) ;-----------------------------------------------------------------------------
                                        (0137) ;  FUNCTION NAME: Timer16_1_Start
                                        (0138) ;
                                        (0139) ;  DESCRIPTION:
                                        (0140) ;     Sets the start bit in the Control register of this user module.  The
                                        (0141) ;     timer will begin counting on the next input clock.
                                        (0142) ;-----------------------------------------------------------------------------
                                        (0143) ;
                                        (0144) ;  ARGUMENTS:    None
                                        (0145) ;  RETURNS:      Nothing
                                        (0146) ;  SIDE EFFECTS: 
                                        (0147) ;    The A and X registers may be modified by this or future implementations
                                        (0148) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0149) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0150) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0151) ;    functions.
                                        (0152) ;
                                        (0153)  Timer16_1_Start:
                                        (0154) _Timer16_1_Start:
                                        (0155)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0156)    Timer16_1_Start_M
                                        (0157)    RAM_EPILOGUE RAM_USE_CLASS_1
0420: 7F       RET                      (0158)    ret
0421: 41 3B FE AND   REG[0x3B],0xFE     
                                        (0159) 
                                        (0160) .ENDSECTION
                                        (0161) 
                                        (0162) 
                                        (0163) .SECTION
                                        (0164) ;-----------------------------------------------------------------------------
                                        (0165) ;  FUNCTION NAME: Timer16_1_Stop
                                        (0166) ;
                                        (0167) ;  DESCRIPTION:
                                        (0168) ;     Disables timer operation by clearing the start bit in the Control
                                        (0169) ;     register of the LSB block.
                                        (0170) ;-----------------------------------------------------------------------------
                                        (0171) ;
                                        (0172) ;  ARGUMENTS:    None
                                        (0173) ;  RETURNS:      Nothing
                                        (0174) ;  SIDE EFFECTS: 
                                        (0175) ;    The A and X registers may be modified by this or future implementations
                                        (0176) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0177) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0178) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0179) ;    functions.
                                        (0180) ;
                                        (0181)  Timer16_1_Stop:
                                        (0182) _Timer16_1_Stop:
                                        (0183)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0184)    Timer16_1_Stop_M
                                        (0185)    RAM_EPILOGUE RAM_USE_CLASS_1
0424: 7F       RET                      (0186)    ret
                                        (0187) 
                                        (0188) .ENDSECTION
                                        (0189) 
                                        (0190) 
                                        (0191) .SECTION
                                        (0192) ;-----------------------------------------------------------------------------
                                        (0193) ;  FUNCTION NAME: Timer16_1_WritePeriod
                                        (0194) ;
                                        (0195) ;  DESCRIPTION:
                                        (0196) ;     Write the 16-bit period value into the Period register (DR1). If the
                                        (0197) ;     Timer user module is stopped, then this value will also be latched
                                        (0198) ;     into the Count register (DR0).
                                        (0199) ;-----------------------------------------------------------------------------
                                        (0200) ;
                                        (0201) ;  ARGUMENTS: fastcall16 WORD wPeriodValue (LSB in A, MSB in X)
                                        (0202) ;  RETURNS:   Nothing
                                        (0203) ;  SIDE EFFECTS:
                                        (0204) ;    The A and X registers may be modified by this or future implementations
                                        (0205) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0206) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0207) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0208) ;    functions.
                                        (0209) ;
                                        (0210)  Timer16_1_WritePeriod:
                                        (0211) _Timer16_1_WritePeriod:
                                        (0212)    RAM_PROLOGUE RAM_USE_CLASS_1
0425: 60 39    MOV   REG[0x39],A        (0213)    mov   reg[Timer16_1_PERIOD_LSB_REG], A
0427: 5B       MOV   A,X                (0214)    mov   A, X
0428: 60 3D    MOV   REG[0x3D],A        (0215)    mov   reg[Timer16_1_PERIOD_MSB_REG], A
                                        (0216)    RAM_EPILOGUE RAM_USE_CLASS_1
042A: 7F       RET                      (0217)    ret
                                        (0218) 
                                        (0219) .ENDSECTION
                                        (0220) 
                                        (0221) 
                                        (0222) .SECTION
                                        (0223) ;-----------------------------------------------------------------------------
                                        (0224) ;  FUNCTION NAME: Timer16_1_WriteCompareValue
                                        (0225) ;
                                        (0226) ;  DESCRIPTION:
                                        (0227) ;     Writes compare value into the Compare register (DR2).
                                        (0228) ;
                                        (0229) ;     NOTE! The Timer user module must be STOPPED in order to write the
                                        (0230) ;           Compare register. (Call Timer16_1_Stop to disable).
                                        (0231) ;-----------------------------------------------------------------------------
                                        (0232) ;
                                        (0233) ;  ARGUMENTS:    fastcall16 WORD wCompareValue (LSB in A, MSB in X)
                                        (0234) ;  RETURNS:      Nothing
                                        (0235) ;  SIDE EFFECTS: 
                                        (0236) ;    The A and X registers may be modified by this or future implementations
                                        (0237) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0238) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0239) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0240) ;    functions.
                                        (0241) ;
                                        (0242)  Timer16_1_WriteCompareValue:
                                        (0243) _Timer16_1_WriteCompareValue:
                                        (0244)    RAM_PROLOGUE RAM_USE_CLASS_1
042B: 60 3A    MOV   REG[0x3A],A        (0245)    mov   reg[Timer16_1_COMPARE_LSB_REG], A
042D: 5B       MOV   A,X                (0246)    mov   A, X
042E: 60 3E    MOV   REG[0x3E],A        (0247)    mov   reg[Timer16_1_COMPARE_MSB_REG], A
                                        (0248)    RAM_EPILOGUE RAM_USE_CLASS_1
0430: 7F       RET                      (0249)    ret
                                        (0250) 
                                        (0251) .ENDSECTION
                                        (0252) 
                                        (0253) 
                                        (0254) .SECTION
                                        (0255) ;-----------------------------------------------------------------------------
                                        (0256) ;  FUNCTION NAME: Timer16_1_wReadCompareValue
                                        (0257) ;
                                        (0258) ;  DESCRIPTION:
                                        (0259) ;     Reads the Compare registers.
                                        (0260) ;-----------------------------------------------------------------------------
                                        (0261) ;
                                        (0262) ;  ARGUMENTS:    None
                                        (0263) ;  RETURNS:      fastcall16 WORD wCompareValue (value of DR2 in the X & A registers)
                                        (0264) ;  SIDE EFFECTS: 
                                        (0265) ;    The A and X registers may be modified by this or future implementations
                                        (0266) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0267) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0268) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0269) ;    functions.
                                        (0270) ;
                                        (0271)  Timer16_1_wReadCompareValue:
                                        (0272) _Timer16_1_wReadCompareValue:
                                        (0273)  wTimer16_1_ReadCompareValue:                    ; this name deprecated
                                        (0274) _wTimer16_1_ReadCompareValue:                    ; this name deprecated
                                        (0275)    RAM_PROLOGUE RAM_USE_CLASS_1
0431: 5D 3E    MOV   A,REG[0x3E]        (0276)    mov   A, reg[Timer16_1_COMPARE_MSB_REG]
0433: 5C       MOV   X,A                (0277)    mov   X, A
0434: 5D 3A    MOV   A,REG[0x3A]        (0278)    mov   A, reg[Timer16_1_COMPARE_LSB_REG]
                                        (0279)    RAM_EPILOGUE RAM_USE_CLASS_1
0436: 7F       RET                      (0280)    ret
                                        (0281) 
                                        (0282) .ENDSECTION
                                        (0283) 
                                        (0284) 
                                        (0285) .SECTION
                                        (0286) ;-----------------------------------------------------------------------------
                                        (0287) ;  FUNCTION NAME: Timer16_1_wReadTimerSaveCV
                                        (0288) ;
                                        (0289) ;  DESCRIPTION:
                                        (0290) ;     Returns the value in the Count register (DR0), preserving the
                                        (0291) ;     value in the compare register (DR2).
                                        (0292) ;-----------------------------------------------------------------------------
                                        (0293) ;
                                        (0294) ;  ARGUMENTS: None
                                        (0295) ;  RETURNS:   fastcall16 WORD wCount (value of DR0 in the X & A registers)
                                        (0296) ;  SIDE EFFECTS:
                                        (0297) ;     1) May cause an interrupt, if interrupt on Compare is enabled.
                                        (0298) ;     2) If enabled, Global interrupts are momentarily disabled.
                                        (0299) ;     3) The user module is stopped momentarily while the compare value is
                                        (0300) ;        restored.  This may cause the Count register to miss one or more
                                        (0301) ;        counts depending on the input clock speed.
                                        (0302) ;     4) The A and X registers may be modified by this or future implementations
                                        (0303) ;        of this function.  The same is true for all RAM page pointer registers in
                                        (0304) ;        the Large Memory Model.  When necessary, it is the calling function's
                                        (0305) ;        responsibility to perserve their values across calls to fastcall16 
                                        (0306) ;        functions.
                                        (0307) ;
                                        (0308) ;  THEORY of OPERATION:
                                        (0309) ;     1) Read and save the Compare register.
                                        (0310) ;     2) Read the Count register, causing its data to be latched into
                                        (0311) ;        the Compare register.
                                        (0312) ;     3) Read and save the Counter value, now in the Compare register,
                                        (0313) ;        to the buffer.
                                        (0314) ;     4) Disable global interrupts
                                        (0315) ;     5) Halt the timer
                                        (0316) ;     6) Restore the Compare register values
                                        (0317) ;     7) Start the Timer again
                                        (0318) ;     8) Restore global interrupt state
                                        (0319) ;
                                        (0320)  Timer16_1_wReadTimerSaveCV:
                                        (0321) _Timer16_1_wReadTimerSaveCV:
                                        (0322)  wTimer16_1_ReadTimerSaveCV:                     ; this name deprecated
                                        (0323) _wTimer16_1_ReadTimerSaveCV:                     ; this name deprecated
                                        (0324)  wTimer16_1_ReadCounter:                         ; this name deprecated
                                        (0325) _wTimer16_1_ReadCounter:                         ; this name deprecated
                                        (0326) 
                                        (0327) CpuFlags:      equ   0
                                        (0328) wCount_MSB:    equ   1
                                        (0329) wCount_LSB:    equ   2
                                        (0330) 
                                        (0331)    RAM_PROLOGUE RAM_USE_CLASS_2
0437: 4F       MOV   X,SP               (0332)    mov   X, SP                                   ; X <- stack frame pointer
0438: 38 03    ADD   SP,0x3             (0333)    add   SP, 3                                   ; Reserve space for flags, count
043A: 5D 3B    MOV   A,REG[0x3B]        (0334)    mov   A, reg[Timer16_1_CONTROL_LSB_REG]       ; save the Control register
043C: 08       PUSH  A                  (0335)    push  A
043D: 5D 3A    MOV   A,REG[0x3A]        (0336)    mov   A, reg[Timer16_1_COMPARE_LSB_REG]       ; save the Compare register
043F: 08       PUSH  A                  (0337)    push  A
0440: 5D 3E    MOV   A,REG[0x3E]        (0338)    mov   A, reg[Timer16_1_COMPARE_MSB_REG]
0442: 08       PUSH  A                  (0339)    push  A
0443: 5D 38    MOV   A,REG[0x38]        (0340)    mov   A, reg[Timer16_1_COUNTER_LSB_REG]       ; synchronous copy DR2 <- DR0
                                        (0341)                                                  ; This may cause an interrupt!
0445: 5D 3E    MOV   A,REG[0x3E]        (0342)    mov   A, reg[Timer16_1_COMPARE_MSB_REG]       ; Now grab DR2 (DR0) and save
0447: 54 01    MOV   [X+1],A            (0343)    mov   [X+wCount_MSB], A
0449: 5D 3A    MOV   A,REG[0x3A]        (0344)    mov   A, reg[Timer16_1_COMPARE_LSB_REG]
044B: 54 02    MOV   [X+2],A            (0345)    mov   [X+wCount_LSB], A
044D: 50 00    MOV   A,0x0              (0346)    mov   A, 0                                    ; Guess the global interrupt state
044F: 49 F7 01 TST   REG[0xF7],0x1      (0347)    tst   reg[CPU_F], FLAG_GLOBAL_IE              ; Currently Disabled?
0452: A0 03    JZ    0x0456             (0348)    jz    .SetupStatusFlag                        ;   Yes, guess was correct
0454: 50 01    MOV   A,0x1              (0349)    mov   A, FLAG_GLOBAL_IE                       ;    No, modify our guess
                                        (0350) .SetupStatusFlag:                                ; and ...
0456: 54 00    MOV   [X+0],A            (0351)    mov   [X+CpuFlags], A                         ;   StackFrame[0] <- Flag Reg image
0458: 70 FE    AND   F,0xFE             
045A: 41 3B FE AND   REG[0x3B],0xFE     
                                        (0352)    M8C_DisableGInt                               ; Disable interrupts globally
                                        (0353)    Timer16_1_Stop_M                              ; Disable (stop) the timer
045D: 18       POP   A                  (0354)    pop   A                                       ; Restore the Compare register
045E: 60 3E    MOV   REG[0x3E],A        (0355)    mov   reg[Timer16_1_COMPARE_MSB_REG], A
0460: 18       POP   A                  (0356)    pop   A
0461: 60 3A    MOV   REG[0x3A],A        (0357)    mov   reg[Timer16_1_COMPARE_LSB_REG], A
0463: 18       POP   A                  (0358)    pop   A                                       ; restore start state of the timer
0464: 60 3B    MOV   REG[0x3B],A        (0359)    mov   reg[Timer16_1_CONTROL_LSB_REG], A
0466: 18       POP   A                  (0360)    pop   A                                       ; Return result stored in stack frame
0467: 20       POP   X                  (0361)    pop   X
0468: 70 3F    AND   F,0x3F             
046A: 71 C0    OR    F,0xC0             
                                        (0362)    RAM_EPILOGUE RAM_USE_CLASS_2
046C: 7E       RETI                     (0363)    reti                                          ; Flag Reg <- StackFrame[0]
                                        (0364) 
                                        (0365) .ENDSECTION
                                        (0366) 
                                        (0367) 
                                        (0368) .SECTION
                                        (0369) ;-----------------------------------------------------------------------------
                                        (0370) ;  FUNCTION NAME: Timer16_1_wReadTimer
                                        (0371) ;
                                        (0372) ;  DESCRIPTION:
                                        (0373) ;     Performs a software capture of the Count register.  A synchronous
                                        (0374) ;     read of the Count register is performed.  The timer is NOT stopped.
                                        (0375) ;
                                        (0376) ;     WARNING - this will cause loss of data in the Compare register.
                                        (0377) ;-----------------------------------------------------------------------------
                                        (0378) ;
                                        (0379) ;  ARGUMENTS:    None
                                        (0380) ;  RETURNS:      fastcall16 WORD wCount, (value of DR0 in the X & A registers)
                                        (0381) ;  SIDE EFFECTS:
                                        (0382) ;    May cause an interrupt.
                                        (0383) ;
                                        (0384) ;    The A and X registers may be modified by this or future implementations
                                        (0385) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0386) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0387) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0388) ;    functions.
                                        (0389) ;
                                        (0390) ;  THEORY of OPERATION:
                                        (0391) ;     1) Read the Count register - this causes the count value to be
                                        (0392) ;        latched into the Compare registers.
                                        (0393) ;     2) Read and return the Count register values from the Compare
                                        (0394) ;        registers into the return buffer.
                                        (0395) ;
                                        (0396)  Timer16_1_wReadTimer:
                                        (0397) _Timer16_1_wReadTimer:
                                        (0398)  wTimer16_1_ReadTimer:                           ; this name deprecated
                                        (0399) _wTimer16_1_ReadTimer:                           ; this name deprecated
                                        (0400)  wTimer16_1_CaptureCounter:                      ; this name deprecated
                                        (0401) _wTimer16_1_CaptureCounter:                      ; this name deprecated
                                        (0402) 
                                        (0403)    RAM_PROLOGUE RAM_USE_CLASS_1
046D: 5D 38    MOV   A,REG[0x38]        (0404)    mov   A, reg[Timer16_1_COUNTER_LSB_REG]       ; synchronous copy DR2 <- DR0
                                        (0405)                                                  ; This may cause an interrupt!
                                        (0406) 
046F: 5D 3E    MOV   A,REG[0x3E]        (0407)    mov   A, reg[Timer16_1_COMPARE_MSB_REG]       ; Return DR2 (actually DR0)
0471: 5C       MOV   X,A                (0408)    mov   X, A
0472: 5D 3A    MOV   A,REG[0x3A]        (0409)    mov   A, reg[Timer16_1_COMPARE_LSB_REG]
                                        (0410)    RAM_EPILOGUE RAM_USE_CLASS_1
0474: 7F       RET                      (0411)    ret
                                        (0412) 
                                        (0413) .ENDSECTION
                                        (0414) 
                                        (0415) ; End of File Timer16_1.asm
FILE: lib\pwm8_1int.asm                 (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: PWM8_1INT.asm
                                        (0004) ;;   Version: 2.60, Updated on 2015/3/4 at 22:26:52
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: PWM8 Interrupt Service Routine
                                        (0008) ;;-----------------------------------------------------------------------------
                                        (0009) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0010) ;;*****************************************************************************
                                        (0011) ;;*****************************************************************************
                                        (0012) 
                                        (0013) include "m8c.inc"
                                        (0014) include "PWM8_1.inc"
                                        (0015) include "memory.inc"
                                        (0016) 
                                        (0017) 
                                        (0018) ;-----------------------------------------------
                                        (0019) ;  Global Symbols
                                        (0020) ;-----------------------------------------------
                                        (0021) export  _PWM8_1_ISR
                                        (0022) 
                                        (0023) 
                                        (0024) AREA InterruptRAM (RAM,REL,CON)
                                        (0025) 
                                        (0026) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0027) ;---------------------------------------------------
                                        (0028) ; Insert your custom declarations below this banner
                                        (0029) ;---------------------------------------------------
                                        (0030) 
                                        (0031) ;------------------------
                                        (0032) ; Includes
                                        (0033) ;------------------------
                                        (0034) 
                                        (0035) 	
                                        (0036) ;------------------------
                                        (0037) ;  Constant Definitions
                                        (0038) ;------------------------
                                        (0039) 
                                        (0040) 
                                        (0041) ;------------------------
                                        (0042) ; Variable Allocation
                                        (0043) ;------------------------
                                        (0044) 
                                        (0045) 
                                        (0046) ;---------------------------------------------------
                                        (0047) ; Insert your custom declarations above this banner
                                        (0048) ;---------------------------------------------------
                                        (0049) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0050) 
                                        (0051) 
                                        (0052) AREA UserModules (ROM, REL)
                                        (0053) 
                                        (0054) ;-----------------------------------------------------------------------------
                                        (0055) ;  FUNCTION NAME: _PWM8_1_ISR
                                        (0056) ;
                                        (0057) ;  DESCRIPTION: Unless modified, this implements only a null handler stub.
                                        (0058) ;
                                        (0059) ;-----------------------------------------------------------------------------
                                        (0060) ;
                                        (0061) 
                                        (0062) _PWM8_1_ISR:
                                        (0063) 
                                        (0064)    ;@PSoC_UserCode_BODY@ (Do not change this line.)
                                        (0065)    ;---------------------------------------------------
                                        (0066)    ; Insert your custom assembly code below this banner
                                        (0067)    ;---------------------------------------------------
                                        (0068)    ;   NOTE: interrupt service routines must preserve
                                        (0069)    ;   the values of the A and X CPU registers.
                                        (0070)    
                                        (0071)    ;---------------------------------------------------
                                        (0072)    ; Insert your custom assembly code above this banner
                                        (0073)    ;---------------------------------------------------
                                        (0074)    
                                        (0075)    ;---------------------------------------------------
                                        (0076)    ; Insert a lcall to a C function below this banner
                                        (0077)    ; and un-comment the lines between these banners
                                        (0078)    ;---------------------------------------------------
                                        (0079)    
                                        (0080)    ;PRESERVE_CPU_CONTEXT
                                        (0081)    ;lcall _My_C_Function
                                        (0082)    ;RESTORE_CPU_CONTEXT
                                        (0083)    
                                        (0084)    ;---------------------------------------------------
                                        (0085)    ; Insert a lcall to a C function above this banner
                                        (0086)    ; and un-comment the lines between these banners
                                        (0087)    ;---------------------------------------------------
                                        (0088)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0089) 
0475: 7E       RETI                     (0090)    reti
                                        (0091) 
                                        (0092) 
                                        (0093) ; end of file PWM8_1INT.asm
FILE: lib\pga_2.asm                     (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME:   PGA_2.asm  ( PGA )
                                        (0004) ;;  Version: 3.2, Updated on 2015/3/4 at 22:26:46
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION:  PGA User Module software implementation file.
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) ;; -----------------------------------------------------------------
                                        (0023) ;;                         Register Definitions
                                        (0024) ;;
                                        (0025) ;; Uses 1 Continuous Time Block configured as shown.
                                        (0026) ;;
                                        (0027) ;; * For a Mask/Val pair, this indicates that the value is
                                        (0028) ;;   determined by the user either through config-time parameteriza-
                                        (0029) ;;   tion or run-time manipulation.
                                        (0030) ;;
                                        (0031) ;; BIT FIELD             Mask/Val Function
                                        (0032) ;; -----------------            -----   --------------------
                                        (0033) ;; GAIN_CR0.RES_RATIO_T2B       F0/*    User Parameter (by table)
                                        (0034) ;; GAIN_CR0.GAIN_ATTEN          08/*    Gain (by table)
                                        (0035) ;; GAIN_CR0.RES_SOURCE          04/1    Res source to output
                                        (0036) ;; GAIN_CR0.RES_REF             03/*    Res ref
                                        (0037) ;;
                                        (0038) ;; GAIN_CR1.A_OUT               80/*    User Parameter (Output bus)
                                        (0039) ;; GAIN_CR1.COMP_EN             40/0    Comparator bus disabled
                                        (0040) ;; GAIN_CR1.CT_NEG_INPUT_MUX    38/4    Neg mux to analog f.b. tap
                                        (0041) ;; GAIN_CR1.CT_POS_INPUT_MUX    07/*    Pos mux, typically to col. input mux
                                        (0042) ;;
                                        (0043) ;; GAIN_CR2.CP_COMP             80/0    Latch transparent on PH1
                                        (0044) ;; GAIN_CR2.CK_COMP             40/0    Latch transparent
                                        (0045) ;; GAIN_CR2.CC_COMP             20/1    Mode OP-AMP (not comparator)
                                        (0046) ;; GAIN_CR2.BYPASS_OBUS         1C/0    Bypass OFF
                                        (0047) ;; GAIN_CR2.PWR_SELECT          03/*    Power OFF (0h) at start-up
                                        (0048) ;;
                                        (0049) ;; --------------------------------------------------------------------
                                        (0050) 
                                        (0051) include "PGA_2.inc"
                                        (0052) include "m8c.inc"
                                        (0053) include "memory.inc"
                                        (0054) 
                                        (0055) 
                                        (0056) ;-----------------------------------------------
                                        (0057) ;  Global Symbols
                                        (0058) ;-----------------------------------------------
                                        (0059) export  PGA_2_Start
                                        (0060) export _PGA_2_Start
                                        (0061) export  PGA_2_SetPower
                                        (0062) export _PGA_2_SetPower
                                        (0063) 
                                        (0064) export  PGA_2_SetGain
                                        (0065) export _PGA_2_SetGain
                                        (0066) 
                                        (0067) export  PGA_2_Stop
                                        (0068) export _PGA_2_Stop
                                        (0069) 
                                        (0070) IF (PGA_2_AGNDBUFAPI)
                                        (0071) export  PGA_2_EnableAGNDBuffer
                                        (0072) export _PGA_2_EnableAGNDBuffer
                                        (0073) export  PGA_2_DisableAGNDBuffer
                                        (0074) export _PGA_2_DisableAGNDBuffer
                                        (0075) ENDIF
                                        (0076) 
                                        (0077) ;-----------------------------------------------
                                        (0078) ;  EQUATES
                                        (0079) ;-----------------------------------------------
                                        (0080) POWERMASK:     equ 03h
                                        (0081) GAINREGMASK:   equ f8h
                                        (0082) GAINMASK:      equ fCh
                                        (0083) HIGHGAIN:      equ 04h
                                        (0084) HIGHGAINMASK:  equ 18h
                                        (0085) EXGAIN:        equ 01h
                                        (0086) AGNDBUFMASK:   equ 20h
                                        (0087) 
                                        (0088) AREA UserModules (ROM, REL)
                                        (0089) .SECTION
                                        (0090) ;-----------------------------------------------------------------------------
                                        (0091) ;  FUNCTION NAME: PGA_2_Start
                                        (0092) ;  FUNCTION NAME: PGA_2_SetPower
                                        (0093) ;
                                        (0094) ;  DESCRIPTION:
                                        (0095) ;    Applies power setting to the module's PSoC block.
                                        (0096) ;-----------------------------------------------------------------------------
                                        (0097) ;
                                        (0098) ;  ARGUMENTS:
                                        (0099) ;  A  Contains the power settings 0=Off, 1=Low, 2=Med, and 3=High
                                        (0100) ;
                                        (0101) ;  RETURNS:  NA
                                        (0102) ;
                                        (0103) ;  SIDE EFFECTS:
                                        (0104) ;    The A and X registers may be modified by this or future implementations
                                        (0105) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0106) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0107) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0108) ;    functions.
                                        (0109) ;
                                        (0110)  PGA_2_Start:
                                        (0111) _PGA_2_Start:
                                        (0112)  PGA_2_SetPower:
                                        (0113) _PGA_2_SetPower:
                                        (0114) 
                                        (0115)    RAM_PROLOGUE RAM_USE_CLASS_2
0476: 21 03    AND   A,0x3              (0116)    and  A, POWERMASK                                 ; mask A to protect unchanged bits
0478: 4F       MOV   X,SP               (0117)    mov  X, SP                                        ; define temp store location
                                        (0118) ;
0479: 08       PUSH  A                  (0119)    push A                                            ; put power value in temp store
047A: 5D 77    MOV   A,REG[0x77]        (0120)    mov  A, reg[PGA_2_GAIN_CR2]                             ; read power value
047C: 21 FC    AND   A,0xFC             (0121)    and  A, ~POWERMASK                                ; clear power bits in A
047E: 2B 00    OR    A,[X+0]            (0122)    or   A, [X]                                       ; combine power value with balance of reg.
0480: 60 77    MOV   REG[0x77],A        (0123)    mov  reg[PGA_2_GAIN_CR2], A                        ; move complete value back to register
0482: 18       POP   A                  (0124)    pop  A
0483: 70 3F    AND   F,0x3F             
0485: 71 C0    OR    F,0xC0             
                                        (0125)    RAM_EPILOGUE RAM_USE_CLASS_2
0487: 7F       RET                      (0126)    ret
                                        (0127) .ENDSECTION
                                        (0128) 
                                        (0129) .SECTION
                                        (0130) ;-----------------------------------------------------------------------------
                                        (0131) ;  FUNCTION NAME: PGA_2_SetGain
                                        (0132) ;
                                        (0133) ;  DESCRIPTION:
                                        (0134) ;    This function sets the Gain/Atten of the amplifier.  Valid gain settings
                                        (0135) ;    are defined in the .inc file.
                                        (0136) ;
                                        (0137) ;-----------------------------------------------------------------------------
                                        (0138) ;
                                        (0139) ;  ARGUMENTS:
                                        (0140) ;    A  Contains gain settings.
                                        (0141) ;
                                        (0142) ;    Gain values shown are for example. (See .inc file for gain equates)
                                        (0143) ;
                                        (0144) ;  RETURNS:  NA
                                        (0145) ;
                                        (0146) ;  SIDE EFFECTS:
                                        (0147) ;    The A and X registers may be modified by this or future implementations
                                        (0148) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0149) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0150) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0151) ;    functions.
                                        (0152) ;
                                        (0153)  PGA_2_SetGain:
                                        (0154) _PGA_2_SetGain:
                                        (0155) 
                                        (0156)    RAM_PROLOGUE RAM_USE_CLASS_2
0488: 21 FC    AND   A,0xFC             (0157)    and  A, GAINMASK                                       ; mask A to protect unchanged bits
048A: 4F       MOV   X,SP               (0158)    mov  X, SP                                             ; define temp store location
                                        (0159) ;
048B: 08       PUSH  A                  (0160)    push A                                                 ; put gain value in temp store
048C: 5D 75    MOV   A,REG[0x75]        (0161)    mov  A, reg[PGA_2_GAIN_CR0]                             ; read mux settings
048E: 21 07    AND   A,0x7              (0162)    and  A, ~GAINREGMASK                                   ; clear gain bits in A
0490: 48 00 04 TST   [X+0],0x4          (0163)    tst  [X],HIGHGAIN                                      ; See if High Gain is set
0493: B0 0E    JNZ   0x04A2             (0164)    jnz  .SETHIGHGAIN
0495: 41 74 FE AND   REG[0x74],0xFE     (0165)    and  reg[PGA_2_GAIN_CR3],~EXGAIN                        ; Clear High Gain bit.
0498: 2B 00    OR    A,[X+0]            (0166)    or   A, [X]                                            ; combine gain value with balance of reg.
049A: 60 75    MOV   REG[0x75],A        (0167)    mov  reg[PGA_2_GAIN_CR0], A                             ; move complete value back to register
049C: 18       POP   A                  (0168)    pop  A
049D: 70 3F    AND   F,0x3F             
049F: 71 C0    OR    F,0xC0             
                                        (0169)    RAM_EPILOGUE RAM_USE_CLASS_2
04A1: 7F       RET                      (0170)    ret
                                        (0171) 
                                        (0172) .SETHIGHGAIN:
04A2: 27 00 18 AND   [X+0],0x18         (0173)    and  [X],HIGHGAINMASK                                  ; Make sure we have a valid high gain
04A5: 2B 00    OR    A,[X+0]            (0174)    or   A, [X]                                            ; combine gain value with balance of reg.
04A7: 60 75    MOV   REG[0x75],A        (0175)    mov  reg[PGA_2_GAIN_CR0], A                             ; move complete value back to register
04A9: 43 74 01 OR    REG[0x74],0x1      (0176)    or   reg[PGA_2_GAIN_CR3], EXGAIN                        ; Set High Gain bit.
04AC: 18       POP   A                  (0177)    pop  A
04AD: 70 3F    AND   F,0x3F             
04AF: 71 C0    OR    F,0xC0             
                                        (0178)    RAM_EPILOGUE RAM_USE_CLASS_2
04B1: 7F       RET                      (0179)    ret
                                        (0180) .ENDSECTION
                                        (0181) 
                                        (0182) .SECTION
                                        (0183) ;-----------------------------------------------------------------------------
                                        (0184) ;  FUNCTION NAME: PGA_2_Stop
                                        (0185) ;
                                        (0186) ;  DESCRIPTION:
                                        (0187) ;    Turns off the power to the amplifier.
                                        (0188) ;
                                        (0189) ;-----------------------------------------------------------------------------
                                        (0190) ;
                                        (0191) ;  ARGUMENTS: None
                                        (0192) ;
                                        (0193) ;  RETURNS:  NA
                                        (0194) ;
                                        (0195) ;  SIDE EFFECTS:
                                        (0196) ;    The A and X registers may be modified by this or future implementations
                                        (0197) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0198) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0199) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0200) ;    functions.
                                        (0201) ;
                                        (0202)  PGA_2_Stop:
                                        (0203) _PGA_2_Stop:
                                        (0204) 
                                        (0205)    RAM_PROLOGUE RAM_USE_CLASS_1
04B2: 41 77 FC AND   REG[0x77],0xFC     (0206)    and REG[PGA_2_GAIN_CR2], ~POWERMASK
                                        (0207)    RAM_EPILOGUE RAM_USE_CLASS_1
04B5: 7F       RET                      (0208)    ret
                                        (0209) .ENDSECTION
                                        (0210) 
                                        (0211) IF (PGA_2_AGNDBUFAPI)
                                        (0212) .SECTION
                                        (0213) ;-----------------------------------------------------------------------------
                                        (0214) ;  FUNCTION NAME: PGA_2_EnableAGNDBuffer
                                        (0215) ;
                                        (0216) ;  DESCRIPTION:
                                        (0217) ;    Turns on the AGND buffer power.
                                        (0218) ;
                                        (0219) ;-----------------------------------------------------------------------------
                                        (0220) ;
                                        (0221) ;  ARGUMENTS: None
                                        (0222) ;
                                        (0223) ;  RETURNS:  NA
                                        (0224) ;
                                        (0225) ;  SIDE EFFECTS:
                                        (0226) ;    The A and X registers may be modified by this or future implementations
                                        (0227) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0228) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0229) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0230) ;    functions.
                                        (0231) ;
                                        (0232)  PGA_2_EnableAGNDBuffer:
                                        (0233) _PGA_2_EnableAGNDBuffer:
                                        (0234)    RAM_PROLOGUE RAM_USE_CLASS_1
04B6: 41 74 DF AND   REG[0x74],0xDF     (0235)    and   reg[PGA_2_GAIN_CR3], ~AGNDBUFMASK
                                        (0236)    RAM_EPILOGUE RAM_USE_CLASS_1
04B9: 7F       RET                      (0237)    ret
                                        (0238) .ENDSECTION
                                        (0239) 
                                        (0240) .SECTION
                                        (0241) ;-----------------------------------------------------------------------------
                                        (0242) ;  FUNCTION NAME: PGA_2_DisableAGNDBuffer
                                        (0243) ;
                                        (0244) ;  DESCRIPTION:
                                        (0245) ;    Turns off the AGND buffer power.
                                        (0246) ;
                                        (0247) ;-----------------------------------------------------------------------------
                                        (0248) ;
                                        (0249) ;  ARGUMENTS: None
                                        (0250) ;
                                        (0251) ;  RETURNS:  NA
                                        (0252) ;
                                        (0253) ;  SIDE EFFECTS:
                                        (0254) ;    The A and X registers may be modified by this or future implementations
                                        (0255) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0256) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0257) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0258) ;    functions.
                                        (0259) ;
                                        (0260)  PGA_2_DisableAGNDBuffer:
                                        (0261) _PGA_2_DisableAGNDBuffer:
                                        (0262)    RAM_PROLOGUE RAM_USE_CLASS_1
04BA: 43 74 20 OR    REG[0x74],0x20     (0263)    or    reg[PGA_2_GAIN_CR3], AGNDBUFMASK
                                        (0264)    RAM_EPILOGUE RAM_USE_CLASS_1
04BD: 7F       RET                      (0265)    ret
                                        (0266) .ENDSECTION
                                        (0267) ENDIF
                                        (0268) 
                                        (0269) ; End of File PGA_2.asm
FILE: lib\pga_1.asm                     (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME:   PGA_1.asm  ( PGA )
                                        (0004) ;;  Version: 3.2, Updated on 2015/3/4 at 22:26:46
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION:  PGA User Module software implementation file.
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) ;; -----------------------------------------------------------------
                                        (0023) ;;                         Register Definitions
                                        (0024) ;;
                                        (0025) ;; Uses 1 Continuous Time Block configured as shown.
                                        (0026) ;;
                                        (0027) ;; * For a Mask/Val pair, this indicates that the value is
                                        (0028) ;;   determined by the user either through config-time parameteriza-
                                        (0029) ;;   tion or run-time manipulation.
                                        (0030) ;;
                                        (0031) ;; BIT FIELD             Mask/Val Function
                                        (0032) ;; -----------------            -----   --------------------
                                        (0033) ;; GAIN_CR0.RES_RATIO_T2B       F0/*    User Parameter (by table)
                                        (0034) ;; GAIN_CR0.GAIN_ATTEN          08/*    Gain (by table)
                                        (0035) ;; GAIN_CR0.RES_SOURCE          04/1    Res source to output
                                        (0036) ;; GAIN_CR0.RES_REF             03/*    Res ref
                                        (0037) ;;
                                        (0038) ;; GAIN_CR1.A_OUT               80/*    User Parameter (Output bus)
                                        (0039) ;; GAIN_CR1.COMP_EN             40/0    Comparator bus disabled
                                        (0040) ;; GAIN_CR1.CT_NEG_INPUT_MUX    38/4    Neg mux to analog f.b. tap
                                        (0041) ;; GAIN_CR1.CT_POS_INPUT_MUX    07/*    Pos mux, typically to col. input mux
                                        (0042) ;;
                                        (0043) ;; GAIN_CR2.CP_COMP             80/0    Latch transparent on PH1
                                        (0044) ;; GAIN_CR2.CK_COMP             40/0    Latch transparent
                                        (0045) ;; GAIN_CR2.CC_COMP             20/1    Mode OP-AMP (not comparator)
                                        (0046) ;; GAIN_CR2.BYPASS_OBUS         1C/0    Bypass OFF
                                        (0047) ;; GAIN_CR2.PWR_SELECT          03/*    Power OFF (0h) at start-up
                                        (0048) ;;
                                        (0049) ;; --------------------------------------------------------------------
                                        (0050) 
                                        (0051) include "PGA_1.inc"
                                        (0052) include "m8c.inc"
                                        (0053) include "memory.inc"
                                        (0054) 
                                        (0055) 
                                        (0056) ;-----------------------------------------------
                                        (0057) ;  Global Symbols
                                        (0058) ;-----------------------------------------------
                                        (0059) export  PGA_1_Start
                                        (0060) export _PGA_1_Start
                                        (0061) export  PGA_1_SetPower
                                        (0062) export _PGA_1_SetPower
                                        (0063) 
                                        (0064) export  PGA_1_SetGain
                                        (0065) export _PGA_1_SetGain
                                        (0066) 
                                        (0067) export  PGA_1_Stop
                                        (0068) export _PGA_1_Stop
                                        (0069) 
                                        (0070) IF (PGA_1_AGNDBUFAPI)
                                        (0071) export  PGA_1_EnableAGNDBuffer
                                        (0072) export _PGA_1_EnableAGNDBuffer
                                        (0073) export  PGA_1_DisableAGNDBuffer
                                        (0074) export _PGA_1_DisableAGNDBuffer
                                        (0075) ENDIF
                                        (0076) 
                                        (0077) ;-----------------------------------------------
                                        (0078) ;  EQUATES
                                        (0079) ;-----------------------------------------------
                                        (0080) POWERMASK:     equ 03h
                                        (0081) GAINREGMASK:   equ f8h
                                        (0082) GAINMASK:      equ fCh
                                        (0083) HIGHGAIN:      equ 04h
                                        (0084) HIGHGAINMASK:  equ 18h
                                        (0085) EXGAIN:        equ 01h
                                        (0086) AGNDBUFMASK:   equ 20h
                                        (0087) 
                                        (0088) AREA UserModules (ROM, REL)
                                        (0089) .SECTION
                                        (0090) ;-----------------------------------------------------------------------------
                                        (0091) ;  FUNCTION NAME: PGA_1_Start
                                        (0092) ;  FUNCTION NAME: PGA_1_SetPower
                                        (0093) ;
                                        (0094) ;  DESCRIPTION:
                                        (0095) ;    Applies power setting to the module's PSoC block.
                                        (0096) ;-----------------------------------------------------------------------------
                                        (0097) ;
                                        (0098) ;  ARGUMENTS:
                                        (0099) ;  A  Contains the power settings 0=Off, 1=Low, 2=Med, and 3=High
                                        (0100) ;
                                        (0101) ;  RETURNS:  NA
                                        (0102) ;
                                        (0103) ;  SIDE EFFECTS:
                                        (0104) ;    The A and X registers may be modified by this or future implementations
                                        (0105) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0106) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0107) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0108) ;    functions.
                                        (0109) ;
                                        (0110)  PGA_1_Start:
                                        (0111) _PGA_1_Start:
                                        (0112)  PGA_1_SetPower:
                                        (0113) _PGA_1_SetPower:
                                        (0114) 
                                        (0115)    RAM_PROLOGUE RAM_USE_CLASS_2
04BE: 21 03    AND   A,0x3              (0116)    and  A, POWERMASK                                 ; mask A to protect unchanged bits
04C0: 4F       MOV   X,SP               (0117)    mov  X, SP                                        ; define temp store location
                                        (0118) ;
04C1: 08       PUSH  A                  (0119)    push A                                            ; put power value in temp store
04C2: 5D 73    MOV   A,REG[0x73]        (0120)    mov  A, reg[PGA_1_GAIN_CR2]                             ; read power value
04C4: 21 FC    AND   A,0xFC             (0121)    and  A, ~POWERMASK                                ; clear power bits in A
04C6: 2B 00    OR    A,[X+0]            (0122)    or   A, [X]                                       ; combine power value with balance of reg.
04C8: 60 73    MOV   REG[0x73],A        (0123)    mov  reg[PGA_1_GAIN_CR2], A                        ; move complete value back to register
04CA: 18       POP   A                  (0124)    pop  A
04CB: 70 3F    AND   F,0x3F             
04CD: 71 C0    OR    F,0xC0             
                                        (0125)    RAM_EPILOGUE RAM_USE_CLASS_2
04CF: 7F       RET                      (0126)    ret
                                        (0127) .ENDSECTION
                                        (0128) 
                                        (0129) .SECTION
                                        (0130) ;-----------------------------------------------------------------------------
                                        (0131) ;  FUNCTION NAME: PGA_1_SetGain
                                        (0132) ;
                                        (0133) ;  DESCRIPTION:
                                        (0134) ;    This function sets the Gain/Atten of the amplifier.  Valid gain settings
                                        (0135) ;    are defined in the .inc file.
                                        (0136) ;
                                        (0137) ;-----------------------------------------------------------------------------
                                        (0138) ;
                                        (0139) ;  ARGUMENTS:
                                        (0140) ;    A  Contains gain settings.
                                        (0141) ;
                                        (0142) ;    Gain values shown are for example. (See .inc file for gain equates)
                                        (0143) ;
                                        (0144) ;  RETURNS:  NA
                                        (0145) ;
                                        (0146) ;  SIDE EFFECTS:
                                        (0147) ;    The A and X registers may be modified by this or future implementations
                                        (0148) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0149) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0150) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0151) ;    functions.
                                        (0152) ;
                                        (0153)  PGA_1_SetGain:
                                        (0154) _PGA_1_SetGain:
                                        (0155) 
                                        (0156)    RAM_PROLOGUE RAM_USE_CLASS_2
04D0: 21 FC    AND   A,0xFC             (0157)    and  A, GAINMASK                                       ; mask A to protect unchanged bits
04D2: 4F       MOV   X,SP               (0158)    mov  X, SP                                             ; define temp store location
                                        (0159) ;
04D3: 08       PUSH  A                  (0160)    push A                                                 ; put gain value in temp store
04D4: 5D 71    MOV   A,REG[0x71]        (0161)    mov  A, reg[PGA_1_GAIN_CR0]                             ; read mux settings
04D6: 21 07    AND   A,0x7              (0162)    and  A, ~GAINREGMASK                                   ; clear gain bits in A
04D8: 48 00 04 TST   [X+0],0x4          (0163)    tst  [X],HIGHGAIN                                      ; See if High Gain is set
04DB: B0 0E    JNZ   0x04EA             (0164)    jnz  .SETHIGHGAIN
04DD: 41 70 FE AND   REG[0x70],0xFE     (0165)    and  reg[PGA_1_GAIN_CR3],~EXGAIN                        ; Clear High Gain bit.
04E0: 2B 00    OR    A,[X+0]            (0166)    or   A, [X]                                            ; combine gain value with balance of reg.
04E2: 60 71    MOV   REG[0x71],A        (0167)    mov  reg[PGA_1_GAIN_CR0], A                             ; move complete value back to register
04E4: 18       POP   A                  (0168)    pop  A
04E5: 70 3F    AND   F,0x3F             
04E7: 71 C0    OR    F,0xC0             
                                        (0169)    RAM_EPILOGUE RAM_USE_CLASS_2
04E9: 7F       RET                      (0170)    ret
                                        (0171) 
                                        (0172) .SETHIGHGAIN:
04EA: 27 00 18 AND   [X+0],0x18         (0173)    and  [X],HIGHGAINMASK                                  ; Make sure we have a valid high gain
04ED: 2B 00    OR    A,[X+0]            (0174)    or   A, [X]                                            ; combine gain value with balance of reg.
04EF: 60 71    MOV   REG[0x71],A        (0175)    mov  reg[PGA_1_GAIN_CR0], A                             ; move complete value back to register
04F1: 43 70 01 OR    REG[0x70],0x1      (0176)    or   reg[PGA_1_GAIN_CR3], EXGAIN                        ; Set High Gain bit.
04F4: 18       POP   A                  (0177)    pop  A
04F5: 70 3F    AND   F,0x3F             
04F7: 71 C0    OR    F,0xC0             
                                        (0178)    RAM_EPILOGUE RAM_USE_CLASS_2
04F9: 7F       RET                      (0179)    ret
                                        (0180) .ENDSECTION
                                        (0181) 
                                        (0182) .SECTION
                                        (0183) ;-----------------------------------------------------------------------------
                                        (0184) ;  FUNCTION NAME: PGA_1_Stop
                                        (0185) ;
                                        (0186) ;  DESCRIPTION:
                                        (0187) ;    Turns off the power to the amplifier.
                                        (0188) ;
                                        (0189) ;-----------------------------------------------------------------------------
                                        (0190) ;
                                        (0191) ;  ARGUMENTS: None
                                        (0192) ;
                                        (0193) ;  RETURNS:  NA
                                        (0194) ;
                                        (0195) ;  SIDE EFFECTS:
                                        (0196) ;    The A and X registers may be modified by this or future implementations
                                        (0197) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0198) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0199) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0200) ;    functions.
                                        (0201) ;
                                        (0202)  PGA_1_Stop:
                                        (0203) _PGA_1_Stop:
                                        (0204) 
                                        (0205)    RAM_PROLOGUE RAM_USE_CLASS_1
04FA: 41 73 FC AND   REG[0x73],0xFC     (0206)    and REG[PGA_1_GAIN_CR2], ~POWERMASK
                                        (0207)    RAM_EPILOGUE RAM_USE_CLASS_1
04FD: 7F       RET                      (0208)    ret
                                        (0209) .ENDSECTION
                                        (0210) 
                                        (0211) IF (PGA_1_AGNDBUFAPI)
                                        (0212) .SECTION
                                        (0213) ;-----------------------------------------------------------------------------
                                        (0214) ;  FUNCTION NAME: PGA_1_EnableAGNDBuffer
                                        (0215) ;
                                        (0216) ;  DESCRIPTION:
                                        (0217) ;    Turns on the AGND buffer power.
                                        (0218) ;
                                        (0219) ;-----------------------------------------------------------------------------
                                        (0220) ;
                                        (0221) ;  ARGUMENTS: None
                                        (0222) ;
                                        (0223) ;  RETURNS:  NA
                                        (0224) ;
                                        (0225) ;  SIDE EFFECTS:
                                        (0226) ;    The A and X registers may be modified by this or future implementations
                                        (0227) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0228) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0229) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0230) ;    functions.
                                        (0231) ;
                                        (0232)  PGA_1_EnableAGNDBuffer:
                                        (0233) _PGA_1_EnableAGNDBuffer:
                                        (0234)    RAM_PROLOGUE RAM_USE_CLASS_1
04FE: 41 70 DF AND   REG[0x70],0xDF     (0235)    and   reg[PGA_1_GAIN_CR3], ~AGNDBUFMASK
                                        (0236)    RAM_EPILOGUE RAM_USE_CLASS_1
0501: 7F       RET                      (0237)    ret
                                        (0238) .ENDSECTION
                                        (0239) 
                                        (0240) .SECTION
                                        (0241) ;-----------------------------------------------------------------------------
                                        (0242) ;  FUNCTION NAME: PGA_1_DisableAGNDBuffer
                                        (0243) ;
                                        (0244) ;  DESCRIPTION:
                                        (0245) ;    Turns off the AGND buffer power.
                                        (0246) ;
                                        (0247) ;-----------------------------------------------------------------------------
                                        (0248) ;
                                        (0249) ;  ARGUMENTS: None
                                        (0250) ;
                                        (0251) ;  RETURNS:  NA
                                        (0252) ;
                                        (0253) ;  SIDE EFFECTS:
                                        (0254) ;    The A and X registers may be modified by this or future implementations
                                        (0255) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0256) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0257) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0258) ;    functions.
                                        (0259) ;
                                        (0260)  PGA_1_DisableAGNDBuffer:
                                        (0261) _PGA_1_DisableAGNDBuffer:
                                        (0262)    RAM_PROLOGUE RAM_USE_CLASS_1
0502: 43 70 20 OR    REG[0x70],0x20     (0263)    or    reg[PGA_1_GAIN_CR3], AGNDBUFMASK
                                        (0264)    RAM_EPILOGUE RAM_USE_CLASS_1
0505: 7F       RET                      (0265)    ret
                                        (0266) .ENDSECTION
                                        (0267) ENDIF
                                        (0268) 
                                        (0269) ; End of File PGA_1.asm
FILE: lib\lcd_2.asm                     (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME:   LCD_2.asm
                                        (0004) ;;  Version: 1.60, Updated on 2015/3/4 at 22:26:36
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: LCD User Module software implementation file.
                                        (0008) ;;
                                        (0009) ;; This set of functions is written for the common 2 and 4 line
                                        (0010) ;; LCDs that use the Hitachi HD44780A controller.
                                        (0011) ;;
                                        (0012) ;;  LCD connections to PSoC port
                                        (0013) ;;
                                        (0014) ;;    PX.0 ==> LCD D4
                                        (0015) ;;    PX.1 ==> LCD D5
                                        (0016) ;;    PX.2 ==> LCD D6
                                        (0017) ;;    PX.3 ==> LCD D7
                                        (0018) ;;    PX.4 ==> LCD E
                                        (0019) ;;    PX.5 ==> LCD RS
                                        (0020) ;;    PX.6 ==> LCD R/W
                                        (0021) ;;
                                        (0022) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0023) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0024) ;;        This means it is the caller's responsibility to preserve any values
                                        (0025) ;;        in the X and A registers that are still needed after the API functions
                                        (0026) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0027) ;;        responsibility to preserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0028) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0029) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0030) ;;-----------------------------------------------------------------------------
                                        (0031) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0032) ;;*****************************************************************************
                                        (0033) ;;*****************************************************************************
                                        (0034) 
                                        (0035) include "m8c.inc"
                                        (0036) include "memory.inc"
                                        (0037) include "LCD_2.inc"
                                        (0038) 
                                        (0039) ;-----------------------------------------------
                                        (0040) ;  Global Symbols
                                        (0041) ;-----------------------------------------------
                                        (0042) 
                                        (0043) export   LCD_2_Start
                                        (0044) export  _LCD_2_Start
                                        (0045) export   LCD_2_Init
                                        (0046) export  _LCD_2_Init
                                        (0047) 
                                        (0048) export   LCD_2_WriteData
                                        (0049) export  _LCD_2_WriteData
                                        (0050) 
                                        (0051) export   LCD_2_Control
                                        (0052) export  _LCD_2_Control
                                        (0053) 
                                        (0054) export  LCD_2_PrString
                                        (0055) export _LCD_2_PrString
                                        (0056) 
                                        (0057) export  LCD_2_PrCString
                                        (0058) export _LCD_2_PrCString
                                        (0059) 
                                        (0060) export  LCD_2_Position
                                        (0061) export _LCD_2_Position
                                        (0062) 
                                        (0063) export  LCD_2_PrHexByte
                                        (0064) export _LCD_2_PrHexByte
                                        (0065) 
                                        (0066) export  LCD_2_PrHexInt
                                        (0067) export _LCD_2_PrHexInt
                                        (0068) 
                                        (0069) export  LCD_2_Delay50uTimes
                                        (0070) export _LCD_2_Delay50uTimes
                                        (0071) 
                                        (0072) export  LCD_2_Delay50u
                                        (0073) export _LCD_2_Delay50u
                                        (0074) 
                                        (0075) ;-----------------------------------------------
                                        (0076) ; If bargraph functions not required, don't
                                        (0077) ; export the function names.
                                        (0078) ;-----------------------------------------------
                                        (0079) 
                                        (0080) IF (LCD_2_BARGRAPH_ENABLE)
                                        (0081) export  LCD_2_InitBG
                                        (0082) export _LCD_2_InitBG
                                        (0083) 
                                        (0084) export  LCD_2_InitVBG
                                        (0085) export _LCD_2_InitVBG
                                        (0086) 
                                        (0087) ; NOTE: The two functions,
                                        (0088) ;
                                        (0089) ;    LCD_2_DrawVBG and
                                        (0090) ;    LCD_2_DrawBG
                                        (0091) ;
                                        (0092) ; are implemented using both fastcall16 and legacy fastcall16 because they
                                        (0093) ; fall into a special and rare case where the calling sequences specified
                                        (0094) ; by the two disciplines are incompatible. The fastcall16 versions are
                                        (0095) ; provided for both C and Assembly users in all memory models. The legacy
                                        (0096) ; fastcall16 versions are provided only to support existing small memory
                                        (0097) ; model assembly language code---they do not work in the large memory
                                        (0098) ; model.
                                        (0099) ;
                                        (0100) ; ** The legacy fastcall16 versions are provided on a temporary basis to
                                        (0101) ; ** ease the transition to the 4.2 release of PSoC Designer. Their use is
                                        (0102) ; ** deprecated and their status is "No Further Maintenance".
                                        (0103) ;
                                        (0104) ; The fastcall16 versions of these functions are distinguished by a
                                        (0105) ; leading underscore in the name. The legacy fastcall16 names (which appear
                                        (0106) ; in this comment) do not have the leading underscore. Details on the
                                        (0107) ; calling sequence to be used for fastcall16 are given in the user module
                                        (0108) ; datasheet.
                                        (0109) ;
                                        (0110) ; Fastcall16 versions:
                                        (0111) export _LCD_2_DrawVBG
                                        (0112) export _LCD_2_DrawBG
                                        (0113) 
                                        (0114) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (0115) ; Legacy Fastcall versions:
                                        (0116) export  LCD_2_DrawVBG
                                        (0117) export  LCD_2_DrawBG
                                        (0118) ENDIF  ; SYSTEM_SMALL_MEMORY_MODEL
                                        (0119) 
                                        (0120) ENDIF  ; BARGRAPH_ENABLE
                                        (0121) 
                                        (0122) ;
                                        (0123) ; The following functions are deprecated and will be eliminated in a future
                                        (0124) ; version of PSoC Designer.
                                        (0125) ;
                                        (0126) export   LCD_2_Write_Data
                                        (0127) export  _LCD_2_Write_Data
                                        (0128) 
                                        (0129) 
                                        (0130) ;-----------------------------------------------
                                        (0131) ;  EQUATES
                                        (0132) ;-----------------------------------------------
                                        (0133) 
                                        (0134) LCD_2_Port:           equ    PRT2DR
                                        (0135) LCD_2_PortMode0:      equ    PRT2DM0
                                        (0136) LCD_2_PortMode1:      equ    PRT2DM1
                                        (0137) 
                                        (0138) LCD_2_E:              equ    10h
                                        (0139) LCD_2_RW:             equ    40h
                                        (0140) LCD_2_RS:             equ    20h
                                        (0141) 
                                        (0142) LCD_2_DATA_MASK:      equ    0Fh
                                        (0143) LCD_2_READY_BIT:      equ    08h
                                        (0144) 
                                        (0145) LCD_2_DATA_READ:      equ    ( LCD_2_E | LCD_2_RW | LCD_2_RS )
                                        (0146) LCD_2_CNTL_READ:      equ    ( LCD_2_E | LCD_2_RW )
                                        (0147) LCD_2_PORT_WRITE:     equ    7Fh
                                        (0148) LCD_2_PORT_MASK:      equ    7Fh
                                        (0149) 
                                        (0150) LCD_2_DISP_INC:       equ    03h
                                        (0151) LCD_2_DISP_OFF:       equ    08h
                                        (0152) LCD_2_DISP_ON:        equ    0Ch
                                        (0153) LCD_2_4BIT_2LINE:     equ    2Ch
                                        (0154) 
                                        (0155) 
                                        (0156) ;-----------------------------------------------
                                        (0157) ;      Bargraph definitions
                                        (0158) ;-----------------------------------------------
                                        (0159) 
                                        (0160) LCD_2_BG_CHAR_WIDTH:  equ    16     ; 16 characters in width
                                        (0161) LCD_2_BG_SEG_WIDTH:   equ    80     ; 16 * 5 = 80
                                        (0162) LCD_2_BG_COL_START:   equ     0     ; Always start in the left most column
                                        (0163) 
                                        (0164)                                   ; Offsets for 2x16, 2x20, 4x20
                                        (0165)                                   ; Change these values for a custom LCD
                                        (0166) 
                                        (0167) LCD_2_ROW1_OFFSET:    equ    80h    ; Address/command offset for row 1
                                        (0168) LCD_2_ROW2_OFFSET:    equ    C0h    ; Address/command offset for row 2
                                        (0169) LCD_2_ROW3_OFFSET:    equ    94h    ; Address/command offset for row 1
                                        (0170) LCD_2_ROW4_OFFSET:    equ    D4h    ; Address/command offset for row 2
                                        (0171) 
                                        (0172) LCD_2_BG_ROW1_OFFSET: equ    80h    ; Address/command offset for row 1
                                        (0173) LCD_2_BG_ROW2_OFFSET: equ    C0h    ; Address/command offset for row 2
                                        (0174) 
                                        (0175) LCD_2_CG_RAM_OFFSET:  equ    40h    ; Offset to character RAM
                                        (0176) 
                                        (0177) AREA UserModules (ROM, REL)
                                        (0178) 
                                        (0179) .SECTION
                                        (0180) ;-----------------------------------------------------------------------------
                                        (0181) ;  FUNCTION NAME: LCD_2_PrCString
                                        (0182) ;
                                        (0183) ;  DESCRIPTION:
                                        (0184) ;    Print constant (ROM) string to LCD
                                        (0185) ;-----------------------------------------------------------------------------
                                        (0186) ;
                                        (0187) ;  ARGUMENTS:
                                        (0188) ;     A:X  Pointer to String
                                        (0189) ;          A contains MSB of string address
                                        (0190) ;          X contains LSB of string address
                                        (0191) ;
                                        (0192) ;  RETURNS:  none
                                        (0193) ;
                                        (0194) ;  SIDE EFFECTS:
                                        (0195) ;    The A and X registers may be modified by this or future implementations
                                        (0196) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0197) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0198) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0199) ;    functions.
                                        (0200) ;          
                                        (0201) ;    Currently only the page pointer registers listed below are modified: 
                                        (0202) ;          CUR_PP
                                        (0203) ;
                                        (0204)  LCD_2_PrCString:
                                        (0205) _LCD_2_PrCString:
                                        (0206)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0207)  .Loop_PrCString:
0506: 08       PUSH  A                  (0208)     push  A                            ; Store ROM pointer
0507: 10       PUSH  X                  (0209)     push  X
0508: 28       ROMX                     (0210)     romx                               ; Get character from ROM
0509: B0 04    JNZ   0x050E             (0211)     jnz   .LCD_PrCString_WR            ; print character and advance pointer
050B: 20       POP   X                  (0212)     pop   X                            ; Restore the stack
050C: 18       POP   A                  (0213)     pop   A
                                        (0214)     RAM_EPILOGUE RAM_USE_CLASS_1
050D: 7F       RET                      (0215)     ret                                ; Return
                                        (0216) 
                                        (0217) .LCD_PrCString_WR:
050E: 90 44    CALL  _LCD_2_WriteData|_LCD_2_Write_Data|LCD_2_WriteData|LCD_2_Write_Data(0218)     call  LCD_2_WriteData              ; Write data to LCD
0510: 20       POP   X                  (0219)     pop   X                            ; Get ROM pointer
0511: 18       POP   A                  (0220)     pop   A
0512: 75       INC   X                  (0221)     inc   X                            ; Inc LSB of pointer
0513: DF F2    JNC   _LCD_2_PrCString   (0222)     jnc   .Loop_PrCString
0515: 74       INC   A                  (0223)     inc   A                            ; Inc MSB of pointer if LSB overflow
0516: 8F EF    JMP   _LCD_2_PrCString   (0224)     jmp   .Loop_PrCString
                                        (0225) 
                                        (0226) .ENDSECTION
                                        (0227) 
                                        (0228) ;-----------------------------------------------------------------------------
                                        (0229) ;  FUNCTION NAME: LCD_2_PrHexByte
                                        (0230) ;
                                        (0231) ;  DESCRIPTION:
                                        (0232) ;     Print a byte in Hex (two characters) to current LCD position
                                        (0233) ;
                                        (0234) ;-----------------------------------------------------------------------------
                                        (0235) ;
                                        (0236) ;  ARGUMENTS:
                                        (0237) ;     A  => (BYTE) Data/char to be printed
                                        (0238) ;
                                        (0239) ;  RETURNS: none
                                        (0240) ;
                                        (0241) ;  SIDE EFFECTS:
                                        (0242) ;    The A and X registers may be modified by this or future implementations
                                        (0243) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0244) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0245) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0246) ;    functions.
                                        (0247) ;          
                                        (0248) ;    Currently only the page pointer registers listed below are modified: 
                                        (0249) ;          CUR_PP
                                        (0250) ;
                                        (0251) .LITERAL
                                        (0252) LCD_2_HEX_STR::
                                        (0253)      DS    "0123456789ABCDEF"
                                        (0254) .ENDLITERAL
                                        (0255) .SECTION
                                        (0256) 
                                        (0257)  LCD_2_PrHexByte:
                                        (0258) _LCD_2_PrHexByte:
                                        (0259)     RAM_PROLOGUE RAM_USE_CLASS_1
0528: 08       PUSH  A                  (0260)     push  A                            ; Save lower nibble
0529: 67       ASR   A                  (0261)     asr   A                            ; Shift high nibble to right
052A: 67       ASR   A                  (0262)     asr   A
052B: 67       ASR   A                  (0263)     asr   A
052C: 67       ASR   A                  (0264)     asr   A
052D: 21 0F    AND   A,0xF              (0265)     and   A,0Fh                        ; Mask off nibble
052F: FF E7    INDEX LCD_2_HEX_STR      (0266)     index LCD_2_HEX_STR                  ; Get Hex value
0531: 90 21    CALL  _LCD_2_WriteData|_LCD_2_Write_Data|LCD_2_WriteData|LCD_2_Write_Data(0267)     call  LCD_2_WriteData              ; Write data to screen
0533: 18       POP   A                  (0268)     pop   A                            ; Restore value
0534: 21 0F    AND   A,0xF              (0269)     and   A,0Fh                        ; Mask off lower nibble
0536: FF E0    INDEX LCD_2_HEX_STR      (0270)     index LCD_2_HEX_STR                  ; Get Hex value
0538: 90 1A    CALL  _LCD_2_WriteData|_LCD_2_Write_Data|LCD_2_WriteData|LCD_2_Write_Data(0271)     call  LCD_2_WriteData              ; Write data to screen
                                        (0272)     RAM_EPILOGUE RAM_USE_CLASS_1
053A: 7F       RET                      (0273)     ret
                                        (0274) .ENDSECTION
                                        (0275) 
                                        (0276) .SECTION
                                        (0277) ;-----------------------------------------------------------------------------
                                        (0278) ;  FUNCTION NAME: LCD_2_PrHexInt
                                        (0279) ;
                                        (0280) ;  DESCRIPTION:
                                        (0281) ;     Print an Int in Hex (four characters) to current LCD position
                                        (0282) ;
                                        (0283) ;-----------------------------------------------------------------------------
                                        (0284) ;
                                        (0285) ;  ARGUMENTS:
                                        (0286) ;     A:X Integer value
                                        (0287) ;         A  contains LSB of Int
                                        (0288) ;         X  contains MSB of Int
                                        (0289) ;
                                        (0290) ;  RETURNS: none
                                        (0291) ;
                                        (0292) ;  SIDE EFFECTS:
                                        (0293) ;    The A and X registers may be modified by this or future implementations
                                        (0294) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0295) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0296) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0297) ;    functions.
                                        (0298) ;          
                                        (0299) ;    Currently only the page pointer registers listed below are modified: 
                                        (0300) ;          CUR_PP
                                        (0301) ;
                                        (0302)  LCD_2_PrHexInt:
                                        (0303) _LCD_2_PrHexInt:
                                        (0304)     RAM_PROLOGUE RAM_USE_CLASS_1
053B: 4B       SWAP  A,X                (0305)     swap  A,X
053C: 9F EA    CALL  _LCD_2_PrHexByte   (0306)     call  LCD_2_PrHexByte              ; Print MSB
053E: 5B       MOV   A,X                (0307)     mov   A,X                          ; Move LSB into position
053F: 9F E7    CALL  _LCD_2_PrHexByte   (0308)     call  LCD_2_PrHexByte              ; Print LSB
                                        (0309)     RAM_EPILOGUE RAM_USE_CLASS_1
0541: 7F       RET                      (0310)     ret
0542: 70 BF    AND   F,0xBF             
0544: 60 D3    MOV   REG[0xD3],A        
                                        (0311) .ENDSECTION
                                        (0312) 
                                        (0313) .SECTION
                                        (0314) ;-----------------------------------------------------------------------------
                                        (0315) ;  FUNCTION NAME: LCD_2_PrString
                                        (0316) ;
                                        (0317) ;  DESCRIPTION:
                                        (0318) ;     Print (RAM) ASCII string to LCD
                                        (0319) ;
                                        (0320) ;-----------------------------------------------------------------------------
                                        (0321) ;
                                        (0322) ;  ARGUMENTS:
                                        (0323) ;     A:X contains pointer to string
                                        (0324) ;         X  contains LSB of string pointer
                                        (0325) ;         A  contains MSB or page of string pointer (not used at this time)
                                        (0326) ;
                                        (0327) ;  RETURNS:
                                        (0328) ;
                                        (0329) ;  SIDE EFFECTS:
                                        (0330) ;    The A and X registers may be modified by this or future implementations
                                        (0331) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0332) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0333) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0334) ;    functions.
                                        (0335) ;          
                                        (0336) ;    Currently only the page pointer registers listed below are modified: 
                                        (0337) ;          CUR_PP
                                        (0338) ;          IDX_PP
                                        (0339) ;
                                        (0340) ;
                                        (0341)  LCD_2_PrString:
                                        (0342) _LCD_2_PrString:
                                        (0343)     RAM_PROLOGUE RAM_USE_CLASS_3
                                        (0344)     RAM_SETPAGE_IDX A
                                        (0345)  .Loop_PrString:
0546: 52 00    MOV   A,[X+0]            (0346)     mov   A,[X]                        ; Get value pointed to by X
0548: A0 06    JZ    0x054F             (0347)     jz    .End_LCD_PrString            ; Check for end of string
                                        (0348)     ;LCD_2_writeData is known not to modify X so no need to preserve
054A: 90 08    CALL  _LCD_2_WriteData|_LCD_2_Write_Data|LCD_2_WriteData|LCD_2_Write_Data(0349)     call  LCD_2_WriteData              ; Write data to screen
054C: 75       INC   X                  (0350)     inc   X                            ; Advance pointer to next character
054D: 8F F8    JMP   0x0546             (0351)     jmp   .Loop_PrString               ; Go get next character
054F: 70 3F    AND   F,0x3F             
0551: 71 C0    OR    F,0xC0             
                                        (0352) .End_LCD_PrString:
                                        (0353)     RAM_EPILOGUE RAM_USE_CLASS_3
0553: 7F       RET                      (0354)     ret
                                        (0355) .ENDSECTION
                                        (0356) 
                                        (0357) .SECTION
                                        (0358) ;-----------------------------------------------------------------------------
                                        (0359) ;  FUNCTION NAME: LCD_2_WriteData
                                        (0360) ;
                                        (0361) ;  DESCRIPTION:
                                        (0362) ;     Write a byte to the LCD's data register.
                                        (0363) ;
                                        (0364) ;-----------------------------------------------------------------------------
                                        (0365) ;
                                        (0366) ;  ARGUMENTS:
                                        (0367) ;    A contains byte to be written to LCD data register
                                        (0368) ;
                                        (0369) ;  RETURNS: none
                                        (0370) ;
                                        (0371) ;  SIDE EFFECTS:
                                        (0372) ;    The A and X registers may be modified by this or future implementations
                                        (0373) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0374) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0375) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0376) ;    functions.
                                        (0377) ;          
                                        (0378) ;    Currently only the page pointer registers listed below are modified: 
                                        (0379) ;          CUR_PP
                                        (0380) ;
                                        (0381)  LCD_2_WriteData:
                                        (0382) _LCD_2_WriteData:
                                        (0383)  LCD_2_Write_Data:   ; Do not use
                                        (0384) _LCD_2_Write_Data:   ; Do not use
                                        (0385)     RAM_PROLOGUE RAM_USE_CLASS_1
0554: 90 65    CALL  0x05BB             (0386)     call  LCD_2_Check_Ready            ; Make sure controller is ready
                                        (0387)                                        ; A is preserved in LCD_2_Check_Ready
0556: 08       PUSH  A                  (0388)     push  A                            ; Save copy of character
0557: 67       ASR   A                  (0389)     asr   A                            ; Shift high nibble to right
0558: 67       ASR   A                  (0390)     asr   A
0559: 67       ASR   A                  (0391)     asr   A
055A: 67       ASR   A                  (0392)     asr   A
055B: 21 0F    AND   A,0xF              (0393)     and   A,0Fh                        ; Mask off high nibble
055D: 90 3B    CALL  0x059A             (0394)     call  LCD_2_WDATA_Nibble           ; Write Upper nibble
055F: 18       POP   A                  (0395)     pop   A                            ; Retrieve copy of character
0560: 21 0F    AND   A,0xF              (0396)     and   A,0Fh                        ; Mask off high nibble
0562: 40       NOP                      (0397)     nop
0563: 40       NOP                      (0398)     nop
0564: 40       NOP                      (0399)     nop
0565: 90 33    CALL  0x059A             (0400)     call  LCD_2_WDATA_Nibble   ; Write Lower nibble
                                        (0401)     RAM_EPILOGUE RAM_USE_CLASS_1
0567: 7F       RET                      (0402)     ret
                                        (0403) .ENDSECTION
                                        (0404) 
                                        (0405) .SECTION
                                        (0406) ;-----------------------------------------------------------------------------
                                        (0407) ;  FUNCTION NAME: LCD_2_Control
                                        (0408) ;
                                        (0409) ;  DESCRIPTION:
                                        (0410) ;     Write a byte to the LCD's control register.
                                        (0411) ;
                                        (0412) ;-----------------------------------------------------------------------------
                                        (0413) ;
                                        (0414) ;  ARGUMENTS:
                                        (0415) ;     A contains data to be written to LCD control register.
                                        (0416) ;
                                        (0417) ;  RETURNS: none
                                        (0418) ;
                                        (0419) ;  SIDE EFFECTS:
                                        (0420) ;    The A and X registers may be modified by this or future implementations
                                        (0421) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0422) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0423) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0424) ;    functions.
                                        (0425) ;          
                                        (0426) ;    Currently only the page pointer registers listed below are modified: 
                                        (0427) ;          CUR_PP
                                        (0428) ;
                                        (0429)  LCD_2_Control:
                                        (0430) _LCD_2_Control:
                                        (0431)     RAM_PROLOGUE RAM_USE_CLASS_1
0568: 90 51    CALL  0x05BB             (0432)     call  LCD_2_Check_Ready            ; Make sure controller is ready
                                        (0433)                                        ; A is preserved in LCD_2_Check_Ready
056A: 08       PUSH  A                  (0434)     push  A                            ; Save copy of byte
056B: 67       ASR   A                  (0435)     asr   A                            ; Shift Upper Nibble to right
056C: 67       ASR   A                  (0436)     asr   A
056D: 67       ASR   A                  (0437)     asr   A
056E: 67       ASR   A                  (0438)     asr   A
056F: 21 0F    AND   A,0xF              (0439)     and   A,0Fh                        ; Mask off, just in case
0571: 90 09    CALL  0x057C             (0440)     call  LCD_2_WCNTL_Nibble           ; Write high nibble
0573: 18       POP   A                  (0441)     pop   A                            ; Restore copy of byte
0574: 21 0F    AND   A,0xF              (0442)     and   A,0Fh                        ; Mask off high nibble
0576: 40       NOP                      (0443)     nop
0577: 40       NOP                      (0444)     nop
0578: 40       NOP                      (0445)     nop
0579: 90 01    CALL  0x057C             (0446)     call  LCD_2_WCNTL_Nibble             ; Write Lower nibble
                                        (0447)     RAM_EPILOGUE RAM_USE_CLASS_1
057B: 7F       RET                      (0448)     ret
                                        (0449) .ENDSECTION
                                        (0450) 
                                        (0451) .SECTION
                                        (0452) ;-----------------------------------------------------------------------------
                                        (0453) ;  FUNCTION NAME: LCD_2_WCNTL_Nibble
                                        (0454) ;
                                        (0455) ;  DESCRIPTION:
                                        (0456) ;     Write a single nibble to the LCD's command register
                                        (0457) ;
                                        (0458) ;-----------------------------------------------------------------------------
                                        (0459) ;
                                        (0460) ;  ARGUMENTS:
                                        (0461) ;     A[3:0]   Contains Nibble to be written to command register
                                        (0462) ;
                                        (0463) ;  RETURNS: none
                                        (0464) ;
                                        (0465) ;  SIDE EFFECTS:
                                        (0466) ;    The A and X registers may be modified by this or future implementations
                                        (0467) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0468) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0469) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0470) ;    functions.
                                        (0471) ;          
                                        (0472) ;    Currently only the page pointer registers listed below are modified: 
                                        (0473) ;          CUR_PP
                                        (0474) ;
                                        (0475)  LCD_2_WCNTL_Nibble:
                                        (0476)     RAM_PROLOGUE RAM_USE_CLASS_4
057C: 08       PUSH  A                  (0477)     push  A
057D: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0478)     RAM_SETPAGE_CUR >Port_2_Data_SHADE           ; Set CUR_PP to LCD variable address
0580: 26 00 80 AND   [0x0],0x80         (0479)     and   [Port_2_Data_SHADE],~LCD_2_PORT_MASK
0583: 51 00    MOV   A,[0x0]            (0480)     mov   A,[Port_2_Data_SHADE]
0585: 60 08    MOV   REG[0x8],A         (0481)     mov   reg[LCD_2_Port],A                      ; Reset control lines
                                        (0482) 
0587: 18       POP   A                  (0483)     pop   A
0588: 21 0F    AND   A,0xF              (0484)     and   A,LCD_2_DATA_MASK                      ; Make sure no bogus data in MSN
058A: 29 10    OR    A,0x10             (0485)     or    A,LCD_2_E                              ; Bring "E" Enable line high
058C: 2A 00    OR    A,[0x0]            (0486)     or    A,[Port_2_Data_SHADE]                  ; OR in bit 7 just
058E: 60 08    MOV   REG[0x8],A         (0487)     mov   reg[LCD_2_Port], A                     ; Write data
0590: 53 00    MOV   [0x0],A            (0488)     mov   [Port_2_Data_SHADE],A                  ; Keep shadow register in sync
0592: 40       NOP                      (0489)     nop
0593: 21 8F    AND   A,0x8F             (0490)     and   A,(~LCD_2_PORT_MASK|LCD_2_DATA_MASK)   ; Disable E signal and leave data on bus.
0595: 53 00    MOV   [0x0],A            (0491)     mov   [Port_2_Data_SHADE],A                  ; Keep shadow register in sync
0597: 60 08    MOV   REG[0x8],A         (0492)     mov   reg[LCD_2_Port],A
                                        (0493)     RAM_EPILOGUE RAM_USE_CLASS_4
0599: 7F       RET                      (0494)     ret
                                        (0495) .ENDSECTION
                                        (0496) 
                                        (0497) .SECTION
                                        (0498) ;-----------------------------------------------------------------------------
                                        (0499) ;  FUNCTION NAME: LCD_2_WDATA_Nibble
                                        (0500) ;
                                        (0501) ;  DESCRIPTION:
                                        (0502) ;     Write a single nibble to the LCD's DATA register
                                        (0503) ;
                                        (0504) ;-----------------------------------------------------------------------------
                                        (0505) ;
                                        (0506) ;  ARGUMENTS:
                                        (0507) ;     A[3:0]   Contains Nibble to be written to data register
                                        (0508) ;
                                        (0509) ;  RETURNS: none
                                        (0510) ;
                                        (0511) ;  SIDE EFFECTS:
                                        (0512) ;    The A and X registers may be modified by this or future implementations
                                        (0513) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0514) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0515) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0516) ;    functions.
                                        (0517) ;          
                                        (0518) ;    Currently only the page pointer registers listed below are modified: 
                                        (0519) ;          CUR_PP
                                        (0520) ;
                                        (0521) LCD_2_WDATA_Nibble:
                                        (0522)     RAM_PROLOGUE RAM_USE_CLASS_4
059A: 08       PUSH  A                  (0523)     push  A
059B: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0524)     RAM_SETPAGE_CUR >Port_2_Data_SHADE          ; Set CUR_PP to LCD variable address
059E: 26 00 80 AND   [0x0],0x80         (0525)     and   [Port_2_Data_SHADE],~LCD_2_PORT_MASK
05A1: 2E 00 20 OR    [0x0],0x20         (0526)     or    [Port_2_Data_SHADE],LCD_2_RS                ; Raise RS to signify a Data Write
05A4: 51 00    MOV   A,[0x0]            (0527)     mov   A,[Port_2_Data_SHADE]
05A6: 60 08    MOV   REG[0x8],A         (0528)     mov   reg[LCD_2_Port],A
                                        (0529) 
05A8: 18       POP   A                  (0530)     pop   A
05A9: 21 0F    AND   A,0xF              (0531)     and   A,LCD_2_DATA_MASK                           ; Make sure no bogus data in A[7:4]
05AB: 29 30    OR    A,0x30             (0532)     or    A,(LCD_2_E | LCD_2_RS)                      ; Bring "E" Enable line high
05AD: 2A 00    OR    A,[0x0]            (0533)     or    A,[Port_2_Data_SHADE]                       ; Keep shadow in sync
05AF: 60 08    MOV   REG[0x8],A         (0534)     mov   reg[LCD_2_Port], A                            ; Write data
05B1: 53 00    MOV   [0x0],A            (0535)     mov   [Port_2_Data_SHADE],A                       ; Keep shadow in sync
05B3: 40       NOP                      (0536)     NOP
05B4: 21 AF    AND   A,0xAF             (0537)     and   A,(~LCD_2_PORT_MASK|LCD_2_DATA_MASK|LCD_2_RS)  ; Disable E signal and leave Data on bus
05B6: 53 00    MOV   [0x0],A            (0538)     mov   [Port_2_Data_SHADE],A                       ; keep shadow in sync
05B8: 60 08    MOV   REG[0x8],A         (0539)     mov   reg[LCD_2_Port],A
                                        (0540)     RAM_EPILOGUE RAM_USE_CLASS_4
05BA: 7F       RET                      (0541)     ret
                                        (0542) .ENDSECTION
                                        (0543) 
                                        (0544) .SECTION
                                        (0545) ;-----------------------------------------------------------------------------
                                        (0546) ;  FUNCTION NAME: LCD_2_Check_Ready
                                        (0547) ;
                                        (0548) ;  DESCRIPTION:
                                        (0549) ;     Wait until LCD has completed last command.
                                        (0550) ;
                                        (0551) ;-----------------------------------------------------------------------------
                                        (0552) ;
                                        (0553) ;  ARGUMENTS: none
                                        (0554) ;
                                        (0555) ;  RETURNS: none
                                        (0556) ;
                                        (0557) ;  SIDE EFFECTS:
                                        (0558) ;    The A and X registers may be modified by this or future implementations
                                        (0559) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0560) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0561) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0562) ;    functions.
                                        (0563) ;          
                                        (0564) ;    Currently only the page pointer registers listed below are modified: 
                                        (0565) ;          CUR_PP
                                        (0566) ;
                                        (0567) ;     If LCD is not present, this routine may never return.
                                        (0568) ;
                                        (0569) LCD_2_Check_Ready:
                                        (0570)     RAM_PROLOGUE RAM_USE_CLASS_4
05BB: 08       PUSH  A                  (0571)     push  A                                           ; Save Accumulator
05BC: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0572)     RAM_SETPAGE_CUR >Port_2_Data_SHADE                ; Set CUR_PP to LCD variable address
05BF: 26 00 80 AND   [0x0],0x80         (0573)     and   [Port_2_Data_SHADE],~LCD_2_PORT_MASK        ; Mask of all LCD bits
05C2: 51 00    MOV   A,[0x0]            (0574)     mov   A,[Port_2_Data_SHADE]
05C4: 60 08    MOV   REG[0x8],A         (0575)     mov   reg[LCD_2_Port],A                           ; Zero LCD port bits
                                        (0576) 
05C6: 26 01 F0 AND   [0x1],0xF0         (0577)     and   [Port_2_DriveMode_0_SHADE],~LCD_2_DATA_MASK ; Clear out LCD mode bits.
05C9: 51 01    MOV   A,[0x1]            (0578)     mov   A,[Port_2_DriveMode_0_SHADE]
05CB: 71 10    OR    F,0x10             
                                        (0579)     M8C_SetBank1                                      ; Change port mode to read status
05CD: 60 08    MOV   REG[0x8],A         (0580)     mov   reg[LCD_2_PortMode0],A                      ; Setup LCD Port for reading
05CF: 70 EF    AND   F,0xEF             
                                        (0581)     M8C_SetBank0
                                        (0582) 
05D1: 2E 00 40 OR    [0x0],0x40         (0583)     or    [Port_2_Data_SHADE],LCD_2_RW                ; Raise RW to signify Read operation
05D4: 51 00    MOV   A,[0x0]            (0584)     mov   A,[Port_2_Data_SHADE]
05D6: 60 08    MOV   REG[0x8],A         (0585)     mov   reg[LCD_2_Port],A
05D8: 40       NOP                      (0586)     NOP
                                        (0587) 
05D9: 10       PUSH  X                  (0588)     push  X							                            ; Save 'X' register
05DA: 57 FF    MOV   X,0xFF             (0589)     mov   X,255                         			            ; 255 Attempts
                                        (0590) 
                                        (0591) .LCD_RDY_LOOP:
05DC: 2E 00 50 OR    [0x0],0x50         (0592)     or    [Port_2_Data_SHADE], LCD_2_CNTL_READ                  ; Raise E to start cycle
05DF: 51 00    MOV   A,[0x0]            (0593)     mov   A,[Port_2_Data_SHADE]
05E1: 60 08    MOV   REG[0x8],A         (0594)     mov   reg[LCD_2_Port],A
                                        (0595) 
05E3: 40       NOP                      (0596)     nop                                               ; Wait 2 nops to make sure data is ready
05E4: 40       NOP                      (0597)     nop
05E5: 5D 08    MOV   A,REG[0x8]         (0598)     mov   A,reg[LCD_2_Port]
                                        (0599) 
                                        (0600) ; The code below is used to work around the async read issue with the ICE with the 
                                        (0601) ; 25/26xxx family of devices.  It will help to eliminate "Invalid memory reference" 
                                        (0602) ; errors.  It is not required when running without the ICE or when using any other 
                                        (0603) ; family besides the 25/26xxx family. If not using the ICE or with any other family
                                        (0604) ; the ICE_PORT_SYNC flag should be set to 0.
                                        (0605) IF(ICE_PORT_SYNC)                          
                                        (0606)     mov   reg[ 0xfa], A                    
                                        (0607)     mov   A, reg[0xfa]                     
                                        (0608) ENDIF   
                                        (0609)                                    
05E7: 08       PUSH  A                  (0610)     push  A
05E8: 26 00 C0 AND   [0x0],0xC0         (0611)     and   [Port_2_Data_SHADE],(~LCD_2_PORT_MASK | LCD_2_RW)     ; Lower E signal
05EB: 51 00    MOV   A,[0x0]            (0612)     mov   A,[Port_2_Data_SHADE]
05ED: 60 08    MOV   REG[0x8],A         (0613)     mov   reg[LCD_2_Port],A
                                        (0614) 
05EF: 40       NOP                      (0615)     nop                                    ; Add delay for the slowest part and the
05F0: 40       NOP                      (0616)     nop                                    ; fastest PSoC
05F1: 40       NOP                      (0617)     nop
                                        (0618)                                                                 ; Get the LSBs
05F2: 2E 00 50 OR    [0x0],0x50         (0619)     or    [Port_2_Data_SHADE],LCD_2_CNTL_READ                   ; Raise E to start cycle
05F5: 51 00    MOV   A,[0x0]            (0620)     mov   A,[Port_2_Data_SHADE]
05F7: 60 08    MOV   REG[0x8],A         (0621)     mov   reg[LCD_2_Port],A
                                        (0622) 
05F9: 40       NOP                      (0623)     nop
05FA: 40       NOP                      (0624)     nop
                                        (0625) 
05FB: 26 00 C0 AND   [0x0],0xC0         (0626)     and   [Port_2_Data_SHADE],(~LCD_2_PORT_MASK | LCD_2_RW)     ; Lower E signal
05FE: 51 00    MOV   A,[0x0]            (0627)     mov   A,[Port_2_Data_SHADE]
0600: 60 08    MOV   REG[0x8],A         (0628)     mov   reg[LCD_2_Port],A
                                        (0629) 
0602: 18       POP   A                  (0630)     pop   A
0603: 21 08    AND   A,0x8              (0631)     and   A,LCD_2_READY_BIT                                       ; Check busy
                                        (0632) 
0605: A0 04    JZ    0x060A             (0633)     jz    .UNLOCK
0607: 79       DEC   X                  (0634)     dec   X
0608: BF D3    JNZ   0x05DC             (0635)     jnz   .LCD_RDY_LOOP                                         ; If LCD still busy, read again for 255 times
                                        (0636) .UNLOCK:
060A: 20       POP   X                  (0637)     pop   X							                            ; Restore 'X' register
                                        (0638) 
060B: 2E 01 7F OR    [0x1],0x7F         (0639)     or    [Port_2_DriveMode_0_SHADE],LCD_2_PORT_WRITE ; Revert Data bit to Write mode
060E: 51 01    MOV   A,[0x1]            (0640)     mov   A,[Port_2_DriveMode_0_SHADE]
0610: 71 10    OR    F,0x10             
                                        (0641)     M8C_SetBank1
0612: 60 08    MOV   REG[0x8],A         (0642)     mov   reg[LCD_2_PortMode0],A                      ; Setup LCD Port for writing
0614: 70 EF    AND   F,0xEF             
                                        (0643)     M8C_SetBank0
0616: 18       POP   A                  (0644)     pop   A
                                        (0645)     RAM_EPILOGUE RAM_USE_CLASS_4                                ; Restore Accumulator
0617: 7F       RET                      (0646)     ret
0618: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0647) .ENDSECTION
                                        (0648) 
                                        (0649) .SECTION
                                        (0650) ;-----------------------------------------------------------------------------
                                        (0651) ;  FUNCTION NAME: LCD_2_Start
                                        (0652) ;  FUNCTION NAME: LCD_2_Init
                                        (0653) ;
                                        (0654) ;  DESCRIPTION:
                                        (0655) ;     Initialize LCD
                                        (0656) ;
                                        (0657) ;-----------------------------------------------------------------------------
                                        (0658) ;
                                        (0659) ;  ARGUMENTS: none
                                        (0660) ;
                                        (0661) ;  RETURNS: none
                                        (0662) ;
                                        (0663) ;  SIDE EFFECTS:
                                        (0664) ;    The A and X registers may be modified by this or future implementations
                                        (0665) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0666) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0667) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0668) ;    functions.
                                        (0669) ;          
                                        (0670) ;    Currently only the page pointer registers listed below are modified: 
                                        (0671) ;          CUR_PP
                                        (0672) ;
                                        (0673) ;  THEORY of OPERATION or PROCEDURE:
                                        (0674) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0675) ;    This initialization is a bit long, but it should work for
                                        (0676) ;    most 2 and 4 line LCDs.
                                        (0677) ;
                                        (0678)  LCD_2_Start:
                                        (0679) _LCD_2_Start:
                                        (0680)  LCD_2_Init:
                                        (0681) _LCD_2_Init:
                                        (0682)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0683)     RAM_SETPAGE_CUR >Port_2_Data_SHADE                          ; Set CUR_PP to LCD variable address
                                        (0684) 
061B: 26 01 80 AND   [0x1],0x80         (0685)     and   [Port_2_DriveMode_0_SHADE],~LCD_2_PORT_MASK           ; Mask off LCD bits
061E: 2E 01 7F OR    [0x1],0x7F         (0686)     or    [Port_2_DriveMode_0_SHADE],LCD_2_PORT_WRITE           ; Set LCD port for writing
0621: 26 02 80 AND   [0x2],0x80         (0687)     and   [Port_2_DriveMode_1_SHADE],~LCD_2_PORT_MASK           ; Mask off LCD bits
                                        (0688) 
0624: 51 01    MOV   A,[0x1]            (0689)     mov   A,[Port_2_DriveMode_0_SHADE]
0626: 71 10    OR    F,0x10             
                                        (0690)     M8C_SetBank1
0628: 60 08    MOV   REG[0x8],A         (0691)     mov   reg[LCD_2_PortMode0],A                                ; Setup LCD Port for writing
062A: 51 02    MOV   A,[0x2]            (0692)     mov   A,[Port_2_DriveMode_1_SHADE]
062C: 60 09    MOV   REG[0x9],A         (0693)     mov   reg[LCD_2_PortMode1],A
062E: 70 EF    AND   F,0xEF             
                                        (0694)     M8C_SetBank0
                                        (0695) 
0630: 50 FA    MOV   A,0xFA             (0696)     mov   A,250                             ; Delay for 12.5 mSec (250 * 50uSec)
0632: 90 67    CALL  _LCD_2_Delay50uTimes(0697)     call  LCD_2_Delay50uTimes
0634: 50 FA    MOV   A,0xFA             (0698)     mov   A,250                             ; Delay for 12.5 mSec (250 * 50uSec)
0636: 90 63    CALL  _LCD_2_Delay50uTimes(0699)     call  LCD_2_Delay50uTimes
                                        (0700) 
0638: 50 03    MOV   A,0x3              (0701)     mov   A,03h
063A: 9F 40    CALL  0x057C             (0702)     call  LCD_2_WCNTL_Nibble
                                        (0703) 
063C: 50 52    MOV   A,0x52             (0704)     mov   A,82                              ; Delay for 4.1 mSec (82 * 50uSec)
063E: 90 5B    CALL  _LCD_2_Delay50uTimes(0705)     call  LCD_2_Delay50uTimes
                                        (0706) 
0640: 50 03    MOV   A,0x3              (0707)     mov   A,03h
0642: 9F 38    CALL  0x057C             (0708)     call  LCD_2_WCNTL_Nibble
                                        (0709) 
0644: 90 63    CALL  _LCD_2_Delay50u    (0710)     call  LCD_2_Delay50u
0646: 90 61    CALL  _LCD_2_Delay50u    (0711)     call  LCD_2_Delay50u
0648: 90 5F    CALL  _LCD_2_Delay50u    (0712)     call  LCD_2_Delay50u
                                        (0713) 
064A: 50 03    MOV   A,0x3              (0714)     mov   A,03h
064C: 9F 2E    CALL  0x057C             (0715)     call  LCD_2_WCNTL_Nibble
                                        (0716) 
064E: 50 5A    MOV   A,0x5A             (0717)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
0650: 90 49    CALL  _LCD_2_Delay50uTimes(0718)     call  LCD_2_Delay50uTimes
                                        (0719) 
0652: 50 02    MOV   A,0x2              (0720)     mov   A,02h
0654: 9F 26    CALL  0x057C             (0721)     call  LCD_2_WCNTL_Nibble
                                        (0722) 
0656: 50 5A    MOV   A,0x5A             (0723)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
0658: 90 41    CALL  _LCD_2_Delay50uTimes(0724)     call  LCD_2_Delay50uTimes
                                        (0725) 
065A: 50 08    MOV   A,0x8              (0726)     mov   A,08h
065C: 9F 0A    CALL  _LCD_2_Control     (0727)     call  LCD_2_Control
065E: 50 5A    MOV   A,0x5A             (0728)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
0660: 90 39    CALL  _LCD_2_Delay50uTimes(0729)     call  LCD_2_Delay50uTimes
                                        (0730) 
0662: 50 01    MOV   A,0x1              (0731)     mov   A,01h
0664: 9F 02    CALL  _LCD_2_Control     (0732)     call  LCD_2_Control
0666: 50 5A    MOV   A,0x5A             (0733)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
0668: 90 31    CALL  _LCD_2_Delay50uTimes(0734)     call  LCD_2_Delay50uTimes
                                        (0735) 
066A: 50 06    MOV   A,0x6              (0736)     mov   A,06h
066C: 9E FA    CALL  _LCD_2_Control     (0737)     call  LCD_2_Control
                                        (0738) 
066E: 50 0E    MOV   A,0xE              (0739)     mov   A,0Eh
0670: 9E F6    CALL  _LCD_2_Control     (0740)     call  LCD_2_Control
                                        (0741) 
0672: 50 2C    MOV   A,0x2C             (0742)     mov   A,LCD_2_4BIT_2LINE                  ; Setup for 4 bit interface, 2 line
0674: 9E F2    CALL  _LCD_2_Control     (0743)     call  LCD_2_Control
                                        (0744) 
0676: 50 08    MOV   A,0x8              (0745)     mov   A,LCD_2_DISP_OFF
0678: 9E EE    CALL  _LCD_2_Control     (0746)     call  LCD_2_Control
                                        (0747) 
067A: 50 0C    MOV   A,0xC              (0748)     mov   A,LCD_2_DISP_ON
067C: 9E EA    CALL  _LCD_2_Control     (0749)     call  LCD_2_Control
                                        (0750) 
067E: 50 03    MOV   A,0x3              (0751)     mov   A,LCD_2_DISP_INC
0680: 9E E6    CALL  _LCD_2_Control     (0752)     call  LCD_2_Control
                                        (0753) 
0682: 50 5A    MOV   A,0x5A             (0754)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
0684: 90 15    CALL  _LCD_2_Delay50uTimes(0755)     call  LCD_2_Delay50uTimes
                                        (0756)     RAM_EPILOGUE RAM_USE_CLASS_4
0686: 7F       RET                      (0757)     ret
                                        (0758) .ENDSECTION
                                        (0759) 
                                        (0760) ;-----------------------------------------------------------------------------
                                        (0761) ;  FUNCTION NAME: LCD_2_Position
                                        (0762) ;
                                        (0763) ;  DESCRIPTION:
                                        (0764) ;     Position Cursor at Row and Col location
                                        (0765) ;
                                        (0766) ;-----------------------------------------------------------------------------
                                        (0767) ;
                                        (0768) ;  ARGUMENTS:
                                        (0769) ;     A => Row  0 to 3
                                        (0770) ;     X => Col  0 to 39+
                                        (0771) ;
                                        (0772) ;  RETURNS:  none
                                        (0773) ;
                                        (0774) ;  SIDE EFFECTS:
                                        (0775) ;    The A and X registers may be modified by this or future implementations
                                        (0776) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0777) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0778) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0779) ;    functions.
                                        (0780) ;
                                        (0781) .LITERAL
                                        (0782) LCD_2_ROW_OFFSET::
                                        (0783)      DB    LCD_2_ROW1_OFFSET, LCD_2_ROW2_OFFSET, LCD_2_ROW3_OFFSET, LCD_2_ROW4_OFFSET
                                        (0784) .ENDLITERAL
                                        (0785) 
                                        (0786) .SECTION
                                        (0787)  LCD_2_Position:
                                        (0788) _LCD_2_Position:
                                        (0789)     RAM_PROLOGUE RAM_USE_CLASS_2
068B: 21 03    AND   A,0x3              (0790)     and   A,03h                        ; Mask off 2 bits for row address 0 to 3
068D: 10       PUSH  X                  (0791)     push  X                            ; Store COL
068E: FF F7    INDEX LCD_2_ROW_OFFSET   (0792)     index LCD_2_ROW_OFFSET ; Get ROW memory offset from table
0690: 4F       MOV   X,SP               (0793)     mov   X,SP                         ; Get Stack pointer
0691: 03 FF    ADD   A,[X-1]            (0794)     add   A,[X+(-1)]                   ; Add the COL to the display pointer
0693: 20       POP   X                  (0795)     pop   X
                                        (0796) 
0694: 9E D2    CALL  _LCD_2_Control     (0797)     call  LCD_2_Control                ; Write control byte
0696: 70 3F    AND   F,0x3F             
0698: 71 C0    OR    F,0xC0             
                                        (0798)     RAM_EPILOGUE RAM_USE_CLASS_2
069A: 7F       RET                      (0799)     ret
                                        (0800) .ENDSECTION
                                        (0801) 
                                        (0802) .SECTION
                                        (0803) ;-----------------------------------------------------------------------------
                                        (0804) ;  FUNCTION NAME: LCD_2_Delay50uTimes
                                        (0805) ;
                                        (0806) ;  DESCRIPTION:
                                        (0807) ;     Delay increments of 50uSeconds
                                        (0808) ;
                                        (0809) ;-----------------------------------------------------------------------------
                                        (0810) ;
                                        (0811) ;  ARGUMENTS:
                                        (0812) ;     A contains the delay multiplier
                                        (0813) ;
                                        (0814) ;  RETURNS:
                                        (0815) ;
                                        (0816) ;  SIDE EFFECTS:
                                        (0817) ;    The A and X registers may be modified by this or future implementations
                                        (0818) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0819) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0820) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0821) ;    functions.
                                        (0822) ;
                                        (0823) ;
                                        (0824)  LCD_2_Delay50uTimes:
                                        (0825) _LCD_2_Delay50uTimes:
                                        (0826)     RAM_PROLOGUE RAM_USE_CLASS_1
069B: 90 0C    CALL  _LCD_2_Delay50u    (0827)     call  LCD_2_Delay50u
069D: 78       DEC   A                  (0828)     dec   A
069E: BF FC    JNZ   _LCD_2_Delay50uTimes(0829)     jnz   LCD_2_Delay50uTimes
                                        (0830)     RAM_EPILOGUE RAM_USE_CLASS_1
06A0: 7F       RET                      (0831)     ret
                                        (0832) 
                                        (0833) .ENDSECTION
                                        (0834) 
                                        (0835) ;-----------------------------------------------------------------------------
                                        (0836) ;  FUNCTION NAME: LCD_2_Delay50u
                                        (0837) ;
                                        (0838) ;  DESCRIPTION:
                                        (0839) ;     Delay 50uSec for any clock frequency from 1.5MHz to 24MHz
                                        (0840) ;     Slower clock frequencies the delay will be;
                                        (0841) ;           1.5
                                        (0842) ;        -------------- * 50uSec
                                        (0843) ;        clock_freq(MHz)
                                        (0844) ;
                                        (0845) ;
                                        (0846) ;-----------------------------------------------------------------------------
                                        (0847) ;
                                        (0848) ;  ARGUMENTS: none
                                        (0849) ;
                                        (0850) ;  RETURNS: none
                                        (0851) ;
                                        (0852) ;  SIDE EFFECTS:
                                        (0853) ;    The A and X registers may be modified by this or future implementations
                                        (0854) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0855) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0856) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0857) ;    functions.
                                        (0858) ;
                                        (0859) ;  THEORY of OPERATION or PROCEDURE:
                                        (0860) ;
                                        (0861) .LITERAL
                                        (0862)  LCD_2_Delay50u_Table::
                                        (0863)      DB    08h,  19h,   3Ah,   7Ch,   01h,    01h,    01h,   01h
                                        (0864) ;         3MHz, 6MHz, 12MHz, 24MHz, 1.5MHz, 750kHz, 188kHz, 94kHz
                                        (0865) .ENDLITERAL
                                        (0866) .SECTION
                                        (0867) 
                                        (0868)   LCD_2_Delay50u:
                                        (0869)  _LCD_2_Delay50u:                      ; [11]  Call
                                        (0870)     RAM_PROLOGUE RAM_USE_CLASS_1
06A9: 08       PUSH  A                  (0871)     push  A
06AA: 71 10    OR    F,0x10             
                                        (0872)     M8C_SetBank1                         ; [4]
06AC: 5D E0    MOV   A,REG[0xE0]        (0873)     mov   A, reg[OSC_CR0]                ; [6] Get delay value
06AE: 70 EF    AND   F,0xEF             
                                        (0874)     M8C_SetBank0                         ; [4]
06B0: 21 07    AND   A,0x7              (0875)     and   A,07h                          ; [4] Mask off only the clock bits
06B2: 39 05    CMP   A,0x5              (0876)     cmp   A,05h
06B4: D0 06    JNC   0x06BB             (0877)     jnc   .Delay50u_End
06B6: FF E9    INDEX LCD_2_Delay50u_Table(0878)     index LCD_2_Delay50u_Table ; [13] Get delay value
                                        (0879) .Delay50u_Loop:                          ;
06B8: 78       DEC   A                  (0880)     dec   A                              ; [4]
06B9: BF FE    JNZ   0x06B8             (0881)     jnz   .Delay50u_Loop                 ; [5]
                                        (0882) .Delay50u_End:
06BB: 18       POP   A                  (0883)     pop   A
                                        (0884)     RAM_EPILOGUE RAM_USE_CLASS_1
06BC: 7F       RET                      (0885)     ret
                                        (0886) .ENDSECTION
                                        (0887) 
                                        (0888) 
                                        (0889) ;-----------------------------------------------------------------------------
                                        (0890) ;      If bargraph is not enabled, the following functions are not required.
                                        (0891) ;-----------------------------------------------------------------------------
                                        (0892) 
                                        (0893) IF (LCD_2_BARGRAPH_ENABLE)
                                        (0894) 
                                        (0895) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (0896) .SECTION
                                        (0897) ;-----------------------------------------------------------------------------
                                        (0898) ;  FUNCTION NAME: LCD_2_DrawBG
                                        (0899) ;
                                        (0900) ;  DESCRIPTION:
                                        (0901) ;  This legacy fastcall version are provided only to support existing small
                                        (0902) ;  memory model assembly language code---it does not work in the large memory
                                        (0903) ;  model.
                                        (0904) ;
                                        (0905) ;  ** This legacy fastcall version is provided on a temporary basis to
                                        (0906) ;  ** ease the transition to the 4.2 release of PSoC Designer. Its use is
                                        (0907) ;  ** deprecated and its status is "No Further Maintenance". If you call this
                                        (0908) ;  ** function in assembly you should convert to _LCD_2_DrawVBG
                                        (0909) ;  ** (with a leading underscore) and the fastcall16 interface
                                        (0910) ;
                                        (0911) ;  Draw a horizontal bargraph on the LCD with the given parameters.  This
                                        (0912) ;  is a legacy function that is intended to support existing Assembly
                                        (0913) ;  language programs that call this function.  This should not be used for
                                        (0914) ;  new code or with Large Memory Model programs.
                                        (0915) ;-----------------------------------------------------------------------------
                                        (0916) ;
                                        (0917) ;  LEGACY FASTCALL ARGUMENTS:
                                        (0918) ;    A    => Starting row for bargraph 0 to 3
                                        (0919) ;   [X]   => Starting Column for bargraph 0 to 39+
                                        (0920) ;   [x-1] => Length of bargraph in chars 1 to 40+
                                        (0921) ;   [X-2] => Position of pointer in segments 5 times Length
                                        (0922) ;
                                        (0923) ;
                                        (0924) ;  RETURNS:  none
                                        (0925) ;
                                        (0926) ;  SIDE EFFECTS:
                                        (0927) ;    The A and X registers may be modified by this or future implementations
                                        (0928) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0929) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0930) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0931) ;    functions.
                                        (0932) ;
                                        (0933) ;    If LCD_2_Init is not called before this function, the
                                        (0934) ;    bargraph will not be drawn properly.
                                        (0935) ;
                                        (0936) ; Stack offset constants
                                        (0937) BG_COLX:       equ  0                   ; Stack position of Column
                                        (0938) BG_CHAR_LENX:  equ -1                   ; Stack position of Length
                                        (0939) BG_LENGTHX:    equ -2                   ; Stack position of bargraph pointer position
                                        (0940) 
                                        (0941) 
                                        (0942) LCD_2_DrawBG:
                                        (0943)     push  X
                                        (0944)     mov   X,[X+BG_COLX]                 ; Row in A, Col in X
                                        (0945)     call  LCD_2_Position               ; Set cursor position
                                        (0946)     pop   X                             ; Restore pointer
                                        (0947) 
                                        (0948) .LCD_BG_LOOP1X:
                                        (0949)     cmp   [X+BG_LENGTHX],00h            ; Check for past end of BG
                                        (0950)     jnz   .LCD_CHECK1X
                                        (0951)     mov   A,00h                         ; Load empty character
                                        (0952)     jmp   .LCD_BG_DOITX                 ;
                                        (0953) 
                                        (0954) .LCD_CHECK1X:
                                        (0955)     cmp   [X+BG_LENGTHX],06h            ; Check if BG pointer is at this character
                                        (0956)     jnc   .LCD_CHECK2X                  ; Note yet, use full character
                                        (0957)     mov   A,[X+BG_LENGTHX]
                                        (0958)     sub   [X+BG_LENGTHX],A
                                        (0959)     jmp   .LCD_BG_DOITX
                                        (0960) 
                                        (0961) .LCD_CHECK2X:                           ; Put index to full character
                                        (0962)     mov   A, 06h
                                        (0963)     sub   [X+BG_LENGTHX],05h            ; Subtract another 5 positions
                                        (0964) 
                                        (0965) .LCD_BG_DOITX:
                                        (0966)     call  LCD_2_WriteData              ; Display BG character
                                        (0967) 
                                        (0968)     dec   [X+BG_CHAR_LENX]              ; Dec Char count
                                        (0969)     jnz   .LCD_BG_LOOP1X                ; Do it all over again
                                        (0970)     ret
                                        (0971) .ENDSECTION
                                        (0972) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                        (0973) 
                                        (0974) .SECTION
                                        (0975) ;-----------------------------------------------------------------------------
                                        (0976) ;  FUNCTION NAME: LCD_2_DrawBG
                                        (0977) ;
                                        (0978) ;  DESCRIPTION:
                                        (0979) ;     Draw a horizontal bargraph on the LCD with the given parameters.
                                        (0980) ;
                                        (0981) ;
                                        (0982) ;-----------------------------------------------------------------------------
                                        (0983) ;
                                        (0984) ;  FASTCALL16 ARGUMENTS:
                                        (0985) ;   [SP-3] => Starting row for bargraph 0 to 3
                                        (0986) ;   [SP-4] => Starting Column for bargraph 0 to 39+
                                        (0987) ;   [SP-5] => Length of bargraph in chars 1 to 40+
                                        (0988) ;   [SP-6] => Position of pointer in segments 5 times Length
                                        (0989) ;
                                        (0990) ;
                                        (0991) ;  RETURNS:  none
                                        (0992) ;
                                        (0993) ;  SIDE EFFECTS:
                                        (0994) ;    The A and X registers may be modified by this or future implementations
                                        (0995) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0996) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0997) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0998) ;    functions.
                                        (0999) ;          
                                        (1000) ;    Currently only the page pointer registers listed below are modified: 
                                        (1001) ;          CUR_PP
                                        (1002) ;
                                        (1003) ;    If LCD_2_Init is not called before this function, the
                                        (1004) ;    bargraph will not be drawn properly.
                                        (1005) ;
                                        (1006) ; Stack offset constants
                                        (1007) BG_ROW:       equ -3
                                        (1008) BG_COL:       equ -4                   ; Stack position of Column
                                        (1009) BG_CHAR_LEN:  equ -5                   ; Stack position of Length
                                        (1010) BG_LENGTH:    equ -6                   ; Stack position of bargraph pointer position
                                        (1011) 
                                        (1012) 
                                        (1013) _LCD_2_DrawBG:
                                        (1014)     RAM_PROLOGUE RAM_USE_CLASS_2
06BD: 4F       MOV   X,SP               (1015)     mov   X, SP
06BE: 10       PUSH  X                  (1016)     push  X
06BF: 52 FD    MOV   A,[X-3]            (1017)     mov   A,[X+BG_ROW]                 ; Row in A
06C1: 59 FC    MOV   X,[X-4]            (1018)     mov   X,[X+BG_COL]                 ; Col in X
06C3: 70 3F    AND   F,0x3F             
06C5: 71 C0    OR    F,0xC0             
                                        (1019)     RAM_EPILOGUE RAM_USE_CLASS_2
06C7: 9F C2    CALL  _LCD_2_Position    (1020)     call  LCD_2_Position               ; Set cursor position
                                        (1021)     RAM_PROLOGUE RAM_USE_CLASS_2
06C9: 20       POP   X                  (1022)     pop  X
                                        (1023) 
                                        (1024) .LCD_BG_LOOP1:
06CA: 3D FA 00 CMP   [X-6],0x0          (1025)     cmp   [X+BG_LENGTH],00h            ; Check for past end of BG
06CD: B0 05    JNZ   0x06D3             (1026)     jnz   .LCD_CHECK1
06CF: 50 00    MOV   A,0x0              (1027)     mov   A,00h                        ; Load empty character
06D1: 80 11    JMP   0x06E3             (1028)     jmp   .LCD_BG_DOIT                  ;
                                        (1029) 
                                        (1030) .LCD_CHECK1:
06D3: 3D FA 06 CMP   [X-6],0x6          (1031)     cmp   [X+BG_LENGTH],06h            ; Check if BG pointer is at this character
06D6: D0 07    JNC   0x06DE             (1032)     jnc   .LCD_CHECK2                   ; Note yet, use full character
06D8: 52 FA    MOV   A,[X-6]            (1033)     mov   A,[X+BG_LENGTH]
06DA: 15 FA    SUB   [X-6],A            (1034)     sub   [X+BG_LENGTH],A
06DC: 80 06    JMP   0x06E3             (1035)     jmp   .LCD_BG_DOIT
                                        (1036) 
                                        (1037) .LCD_CHECK2:                            ; Put index to full character
06DE: 50 06    MOV   A,0x6              (1038)     mov   A, 06h
06E0: 17 FA 05 SUB   [X-6],0x5          (1039)     sub   [X+BG_LENGTH],05h            ; Subtract another 5 positions
                                        (1040) 
                                        (1041) .LCD_BG_DOIT:
06E3: 9E 6F    CALL  _LCD_2_WriteData|_LCD_2_Write_Data|LCD_2_WriteData|LCD_2_Write_Data(1042)     call  LCD_2_WriteData              ; Display BG character
                                        (1043) 
06E5: 7B FB    DEC   [X-5]              (1044)     dec   [X+BG_CHAR_LEN]              ; Dec Char count
06E7: BF E2    JNZ   0x06CA             (1045)     jnz   .LCD_BG_LOOP1                 ; Do it all over again
06E9: 70 3F    AND   F,0x3F             
06EB: 71 C0    OR    F,0xC0             
                                        (1046)     RAM_EPILOGUE RAM_USE_CLASS_2
06ED: 7F       RET                      (1047)     ret
                                        (1048) .ENDSECTION
                                        (1049) 
                                        (1050) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (1051) .SECTION
                                        (1052) ;-----------------------------------------------------------------------------
                                        (1053) ;  FUNCTION NAME: LCD_2_DrawVBG
                                        (1054) ;
                                        (1055) ;  DESCRIPTION:
                                        (1056) ;  This legacy fastcall version are provided only to support existing small
                                        (1057) ;  memory model assembly language code---it does not work in the large memory
                                        (1058) ;  model.
                                        (1059) ;
                                        (1060) ;  ** This legacy fastcall version is provided on a temporary basis to
                                        (1061) ;  ** ease the transition to the 4.2 release of PSoC Designer. Its use is
                                        (1062) ;  ** deprecated and its status is "No Further Maintenance". If you call this
                                        (1063) ;  ** function in assembly you should convert to _LCD_2_DrawVBG
                                        (1064) ;  ** (with a leading underscore) and the fastcall16 interface
                                        (1065) ;
                                        (1066) ;  Draw a vertical bargraph on the LCD with the given parameters. This
                                        (1067) ;  is a legacy function that is intended to support existing Assembly
                                        (1068) ;  language programs that call this function.  This should not be used for
                                        (1069) ;  new code or with Large Memory Model programs.
                                        (1070) ;-----------------------------------------------------------------------------
                                        (1071) ;
                                        (1072) ;  LEGACY FASTCALL ARGUMENTS:
                                        (1073) ;    A    => Starting row for bargraph 0 to 3
                                        (1074) ;   [X]   => Starting Column for bargraph 0 to 40+
                                        (1075) ;   [x-1] => Height of bargraph in chars 1 - 4
                                        (1076) ;   [X-2] => Position of pointer in segments 8 times height
                                        (1077) ;  RETURNS:
                                        (1078) ;
                                        (1079) ;  SIDE EFFECTS:
                                        (1080) ;    The A and X registers may be modified by this or future implementations
                                        (1081) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1082) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1083) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1084) ;    functions.
                                        (1085) ;    
                                        (1086) ;    If LCD_2_Init is not called before this function, the
                                        (1087) ;    bargraph will not be drawn properly.
                                        (1088) ;
                                        (1089) ; Stack offset constants
                                        (1090) VBG_COLX:            equ  0
                                        (1091) VBG_CHAR_HEIGHTX:    equ -1
                                        (1092) VBG_SEG_HEIGHTX:     equ -2
                                        (1093) 
                                        (1094) LCD_2_DrawVBG:
                                        (1095) 
                                        (1096)     and   A,03h                        ; Make sure only rows 0 - 3 are valid
                                        (1097) .VBG_LOOPX:
                                        (1098)     push  A
                                        (1099)     index LCD_2_ROW_OFFSET  ; Get row offset
                                        (1100)     add   A,[X+VBG_COLX]                ; Add column offset to position
                                        (1101)     call  LCD_2_Control                ; Position Cursor
                                        (1102)     cmp   [X+VBG_SEG_HEIGHTX],00h       ; Check for zero segs
                                        (1103)     jnz   .VBG_NZ_SEGX
                                        (1104)     mov   A,' '                        ; Load space character
                                        (1105)     jmp   .VBG_WRITE_CHARX
                                        (1106) .VBG_NZ_SEGX:
                                        (1107)     cmp   [X+VBG_SEG_HEIGHTX],09h       ; Check for full segment
                                        (1108)     jnc   .VBG_FULL_SEGX
                                        (1109)                                         ; Partial segment between 1 and 8
                                        (1110)     mov   A,[X+VBG_SEG_HEIGHTX]
                                        (1111)     dec   A
                                        (1112)     mov   [X+VBG_SEG_HEIGHTX],00h       ; Zero segment height
                                        (1113)     jmp   .VBG_WRITE_CHARX
                                        (1114) 
                                        (1115) .VBG_FULL_SEGX:                          ; Bargaph
                                        (1116)     sub   [X+VBG_SEG_HEIGHTX],08h       ; Subtract full segment
                                        (1117)     mov   A,07h                        ; Load full segment
                                        (1118) 
                                        (1119) .VBG_WRITE_CHARX:                        ; Write character to display
                                        (1120)     call  LCD_2_WriteData              ; Write value
                                        (1121)     pop   A
                                        (1122)     dec   A
                                        (1123)     dec   [X+VBG_CHAR_HEIGHTX]
                                        (1124)     jnz   .VBG_LOOPX
                                        (1125)     ret
                                        (1126) .ENDSECTION
                                        (1127) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                        (1128) 
                                        (1129) .SECTION
                                        (1130) ;-----------------------------------------------------------------------------
                                        (1131) ;  FUNCTION NAME: LCD_2_DrawVBG
                                        (1132) ;
                                        (1133) ;  DESCRIPTION:
                                        (1134) ;     Draw a vertical bargraph on the LCD with the given parameters.
                                        (1135) ;
                                        (1136) ;
                                        (1137) ;-----------------------------------------------------------------------------
                                        (1138) ;
                                        (1139) ;  FASTCALL16 ARGUMENTS:
                                        (1140) ;
                                        (1141) ;   [SP-3] => Starting row for bargraph 0 to 3
                                        (1142) ;   [SP-4] => Starting Column for bargraph 0 to 40+
                                        (1143) ;   [SP-5] => Height of bargraph in chars 1 - 4
                                        (1144) ;   [SP-6] => Position of pointer in segments 8 times height
                                        (1145) ;  RETURNS:
                                        (1146) ;
                                        (1147) ;  SIDE EFFECTS:
                                        (1148) ;    The A and X registers may be modified by this or future implementations
                                        (1149) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1150) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1151) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1152) ;    functions.
                                        (1153) ;          
                                        (1154) ;    Currently only the page pointer registers listed below are modified: 
                                        (1155) ;          CUR_PP
                                        (1156) ;
                                        (1157) ;    If LCD_2_Init is not called before this function, the
                                        (1158) ;    bargraph will not be drawn properly.
                                        (1159) ;
                                        (1160) ; Stack offset constants
                                        (1161) VBG_ROW:        equ -3
                                        (1162) VBG_COL:            equ -4
                                        (1163) VBG_CHAR_HEIGHT:    equ -5
                                        (1164) VBG_SEG_HEIGHT:     equ -6
                                        (1165) 
                                        (1166) _LCD_2_DrawVBG:
                                        (1167)     RAM_PROLOGUE RAM_USE_CLASS_2
06EE: 4F       MOV   X,SP               (1168)     mov   X, SP
06EF: 52 FD    MOV   A,[X-3]            (1169)     mov   A, [X+VBG_ROW]
06F1: 21 03    AND   A,0x3              (1170)     and   A,03h                        ; Make sure only rows 0 - 3 are valid
                                        (1171) .VBG_LOOP:
06F3: 08       PUSH  A                  (1172)     push  A
06F4: FF 91    INDEX LCD_2_ROW_OFFSET   (1173)     index LCD_2_ROW_OFFSET  ; Get row offset
06F6: 03 FC    ADD   A,[X-4]            (1174)     add   A,[X+VBG_COL]                ; Add column offset to position
06F8: 9E 6E    CALL  _LCD_2_Control     (1175)     call  LCD_2_Control                ; Position Cursor
06FA: 3D FA 00 CMP   [X-6],0x0          (1176)     cmp   [X+VBG_SEG_HEIGHT],00h       ; Check for zero segs
06FD: B0 05    JNZ   0x0703             (1177)     jnz   .VBG_NZ_SEG
06FF: 50 20    MOV   A,0x20             (1178)     mov   A,' '                        ; Load space character
0701: 80 13    JMP   0x0715             (1179)     jmp   .VBG_WRITE_CHAR
                                        (1180) .VBG_NZ_SEG:
0703: 3D FA 09 CMP   [X-6],0x9          (1181)     cmp   [X+VBG_SEG_HEIGHT],09h       ; Check for full segment
0706: D0 09    JNC   0x0710             (1182)     jnc   .VBG_FULL_SEG
                                        (1183)                                        ; Partial segment between 1 and 8
0708: 52 FA    MOV   A,[X-6]            (1184)     mov   A,[X+VBG_SEG_HEIGHT]
070A: 78       DEC   A                  (1185)     dec   A
070B: 56 FA 00 MOV   [X-6],0x0          (1186)     mov   [X+VBG_SEG_HEIGHT],00h       ; Zero segment height
070E: 80 06    JMP   0x0715             (1187)     jmp   .VBG_WRITE_CHAR
                                        (1188) 
                                        (1189) .VBG_FULL_SEG:                          ; Bargaph
0710: 17 FA 08 SUB   [X-6],0x8          (1190)     sub   [X+VBG_SEG_HEIGHT],08h       ; Subtract full segment
0713: 50 07    MOV   A,0x7              (1191)     mov   A,07h                        ; Load full segment
                                        (1192) 
                                        (1193) .VBG_WRITE_CHAR:                        ; Write character to display
0715: 9E 3D    CALL  _LCD_2_WriteData|_LCD_2_Write_Data|LCD_2_WriteData|LCD_2_Write_Data(1194)     call  LCD_2_WriteData              ; Write value
0717: 18       POP   A                  (1195)     pop   A
0718: 78       DEC   A                  (1196)     dec   A
0719: 7B FB    DEC   [X-5]              (1197)     dec   [X+VBG_CHAR_HEIGHT]
071B: BF D7    JNZ   0x06F3             (1198)     jnz   .VBG_LOOP
071D: 70 3F    AND   F,0x3F             
071F: 71 C0    OR    F,0xC0             
                                        (1199)     RAM_EPILOGUE RAM_USE_CLASS_2
0721: 7F       RET                      (1200)     ret
                                        (1201) .ENDSECTION
                                        (1202) 
                                        (1203) .SECTION
                                        (1204) ;-----------------------------------------------------------------------------
                                        (1205) ;  FUNCTION NAME: LCD_2_InitVBG
                                        (1206) ;
                                        (1207) ;  DESCRIPTION:
                                        (1208) ;     Initialize the vertical bargraph characters.
                                        (1209) ;
                                        (1210) ;-----------------------------------------------------------------------------
                                        (1211) ;
                                        (1212) ;  ARGUMENTS:  none
                                        (1213) ;
                                        (1214) ;  RETURNS:  none
                                        (1215) ;
                                        (1216) ;  SIDE EFFECTS:
                                        (1217) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (1218) ;    Only one type of bargraph (horizontal or vertical) may be used
                                        (1219) ;    at a time since they each require their own set of characters.
                                        (1220) ;
                                        (1221) ;  SIDE EFFECTS:
                                        (1222) ;    The A and X registers may be modified by this or future implementations
                                        (1223) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1224) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1225) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1226) ;    functions.
                                        (1227) ;          
                                        (1228) ;    Currently only the page pointer registers listed below are modified: 
                                        (1229) ;          CUR_PP
                                        (1230) ;
                                        (1231) ; Stack offset constants
                                        (1232) VBGDATA_CTR:      equ    00h           ; Char data count stack offset
                                        (1233) VBG_BYTES:        equ    01h           ; Byte counter stack offset
                                        (1234) 
                                        (1235)  LCD_2_InitVBG:
                                        (1236) _LCD_2_InitVBG:
                                        (1237)     RAM_PROLOGUE RAM_USE_CLASS_2
0722: 4F       MOV   X,SP               (1238)     mov   X,SP                         ; Get location of stack
0723: 08       PUSH  A                  (1239)     push  A                            ; Create 2 locations
0724: 08       PUSH  A                  (1240)     push  A
                                        (1241) 
0725: 50 40    MOV   A,0x40             (1242)     mov   A,LCD_2_CG_RAM_OFFSET              ; Setup pointer
0727: 9E 3F    CALL  _LCD_2_Control     (1243)     call  LCD_2_Control                ; Position the CG pointer
0729: 56 00 01 MOV   [X+0],0x1          (1244)     mov   [X+VBGDATA_CTR],01h          ; Reset data counter
                                        (1245) 
                                        (1246)  .VBG_Loop1:                            ; loop once for each 8 characters
072C: 56 01 08 MOV   [X+1],0x8          (1247)     mov   [X+VBG_BYTES],08h            ; Load cycle pointer
                                        (1248)  .VBG_Loop2:                            ; Loop once for each line in character (8 times)
072F: 52 00    MOV   A,[X+0]            (1249)     mov   A,[X+VBGDATA_CTR]
0731: 3B 01    CMP   A,[X+1]            (1250)     cmp   A,[X+VBG_BYTES]
0733: D0 05    JNC   0x0739             (1251)     jnc   .VBG_SOLID
0735: 50 00    MOV   A,0x0              (1252)     mov   A,00h                        ; Empty line
0737: 80 03    JMP   0x073B             (1253)     jmp   .VBG_Load                     ; Jump to load the bargraph
                                        (1254) .VBG_SOLID:
0739: 50 FF    MOV   A,0xFF             (1255)     mov   A,FFh                        ; Load solid line
                                        (1256) .VBG_Load:
073B: 9E 17    CALL  _LCD_2_WriteData|_LCD_2_Write_Data|LCD_2_WriteData|LCD_2_Write_Data(1257)     call  LCD_2_WriteData              ; character data
073D: 7B 01    DEC   [X+1]              (1258)     dec   [X+VBG_BYTES]                ; Dec byte counter
073F: BF EF    JNZ   0x072F             (1259)     jnz   .VBG_Loop2                    ; End Loop 2
0741: 77 00    INC   [X+0]              (1260)     inc   [X+VBGDATA_CTR]
0743: 3D 00 09 CMP   [X+0],0x9          (1261)     cmp   [X+VBGDATA_CTR],09h
0746: BF E5    JNZ   0x072C             (1262)     jnz   .VBG_Loop1                    ; End Loop1
                                        (1263) 
0748: 18       POP   A                  (1264)     pop  A
0749: 18       POP   A                  (1265)     pop  A
074A: 50 0C    MOV   A,0xC              (1266)     mov  A,LCD_2_DISP_ON                    ; Turn on display, don't really
074C: 9E 1A    CALL  _LCD_2_Control     (1267)     call LCD_2_Control                 ; need this.
074E: 70 3F    AND   F,0x3F             
0750: 71 C0    OR    F,0xC0             
                                        (1268)     RAM_EPILOGUE RAM_USE_CLASS_2
0752: 7F       RET                      (1269)     ret
                                        (1270) .ENDSECTION
                                        (1271) 
                                        (1272) ;-----------------------------------------------------------------------------
                                        (1273) ;  FUNCTION NAME: LCD_2_InitBG
                                        (1274) ;
                                        (1275) ;  DESCRIPTION:
                                        (1276) ;     Initialize horizontal bargraph characters
                                        (1277) ;
                                        (1278) ;-----------------------------------------------------------------------------
                                        (1279) ;
                                        (1280) ;  ARGUMENTS:
                                        (1281) ;     A = type  0 = full                   |||||||||........
                                        (1282) ;               1 = single vertical line   ..........|......
                                        (1283) ;
                                        (1284) ;  RETURNS:
                                        (1285) ;
                                        (1286) ;  SIDE EFFECTS:
                                        (1287) ;    The A and X registers may be modified by this or future implementations
                                        (1288) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1289) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1290) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1291) ;    functions.
                                        (1292) ;          
                                        (1293) ;    Currently only the page pointer registers listed below are modified: 
                                        (1294) ;          CUR_PP
                                        (1295) ;
                                        (1296) ;    Only one type of bargraph (horizontal or vertical) may be used
                                        (1297) ;    at a time since they each require their own set of characters.
                                        (1298) ;
                                        (1299) ;  THEORY of OPERATION or PROCEDURE:
                                        (1300) ;    This function writes to the LCD character RAM to generate 8 custom
                                        (1301) ;    characters used to generated one of two horizontal bargraphs.
                                        (1302) ;
                                        (1303) .LITERAL
                                        (1304)  LCD_2_BG_TYPE1:: ; ....., |...., ||..., |||.., ||||., |||||, |||||
                                        (1305)      DB    00h, 10h, 18h, 1Ch, 1Eh, 1Fh, 1Fh
                                        (1306)  LCD_2_BG_TYPE2:: ; ....., |...., .|..., ..|.., ...|., ....|, .....
                                        (1307)     DB  00h, 10h, 08h, 04h, 02h, 01h, 00h
                                        (1308) .ENDLITERAL
                                        (1309) 
                                        (1310) .SECTION
                                        (1311) ; Stack offset constants
                                        (1312) BGDATA_PTR:   equ    00h               ; Stack offsets
                                        (1313) BGCHARS:      equ    01h
                                        (1314) BGTYPE:       equ    02h
                                        (1315) 
                                        (1316)  LCD_2_InitBG:
                                        (1317) _LCD_2_InitBG:
                                        (1318)     RAM_PROLOGUE RAM_USE_CLASS_2
0761: 4F       MOV   X,SP               (1319)     mov   X,SP                         ; Get location of stack
0762: 38 03    ADD   SP,0x3             (1320)     add   SP,3
0764: 54 02    MOV   [X+2],A            (1321)     mov   [X+BGTYPE],A                 ; Store the bargraph type
                                        (1322) 
0766: 50 40    MOV   A,0x40             (1323)     mov   A,LCD_2_CG_RAM_OFFSET              ; Setup pointer
0768: 9D FE    CALL  _LCD_2_Control     (1324)     call  LCD_2_Control                ; Position the CG pointer
076A: 56 00 00 MOV   [X+0],0x0          (1325)     mov   [X+BGDATA_PTR],00h           ; Reset pointer to BG data
                                        (1326) 
                                        (1327)  .BG_Loop1:
076D: 56 01 08 MOV   [X+1],0x8          (1328)     mov   [X+BGCHARS],08h              ; Load cycle pointer
                                        (1329)  .BG_Loop2:
0770: 52 00    MOV   A,[X+0]            (1330)     mov   A,[X+BGDATA_PTR]
0772: 3D 02 00 CMP   [X+2],0x0          (1331)     cmp   [X+BGTYPE],00h               ; Check which bargraph
0775: B0 05    JNZ   0x077B             (1332)     jnz   .BG_OTHER
0777: FF DA    INDEX LCD_2_BG_TYPE1     (1333)     index LCD_2_BG_TYPE1
0779: 80 03    JMP   0x077D             (1334)     jmp   .BG_Load
                                        (1335)  .BG_OTHER:
077B: FF DD    INDEX LCD_2_BG_TYPE2     (1336)     index LCD_2_BG_TYPE2
                                        (1337)  .BG_Load:
077D: 9D D5    CALL  _LCD_2_WriteData|_LCD_2_Write_Data|LCD_2_WriteData|LCD_2_Write_Data(1338)     call  LCD_2_WriteData
077F: 7B 01    DEC   [X+1]              (1339)     dec   [X+BGCHARS]                  ; Character builder counter
0781: BF EE    JNZ   0x0770             (1340)     jnz   .BG_Loop2
0783: 77 00    INC   [X+0]              (1341)     inc   [X+BGDATA_PTR]               ; Advance to next character
0785: 3D 00 07 CMP   [X+0],0x7          (1342)     cmp   [X+BGDATA_PTR],07h
0788: BF E4    JNZ   0x076D             (1343)     jnz   .BG_Loop1
                                        (1344) 
078A: 38 FD    ADD   SP,0xFD            (1345)     add   SP,-3
078C: 50 0C    MOV   A,0xC              (1346)     mov   A,LCD_2_DISP_ON
078E: 9D D8    CALL  _LCD_2_Control     (1347)     call  LCD_2_Control
0790: 70 3F    AND   F,0x3F             
0792: 71 C0    OR    F,0xC0             
                                        (1348)     RAM_EPILOGUE RAM_USE_CLASS_2
0794: 7F       RET                      (1349)     ret
                                        (1350) .ENDSECTION
                                        (1351) 
                                        (1352) ENDIF
                                        (1353) 
                                        (1354) ; End of File LCD_2.asm
FILE: lib\i2chw_temprsrcinits.asm       (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: I2CHW_Temp.asm
                                        (0004) ;;  Version: 2.00, Updated on 2015/3/4 at 22:26:25
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: I2Cs User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "memory.inc"
                                        (0024) include "I2CHW_TempCommon.inc"
                                        (0025) include "PSoCGPIOINT.inc"
                                        (0026) include "PSoCAPI.inc"
                                        (0027) 
                                        (0028) ;-----------------------------------------------
                                        (0029) ; include instance specific register definitions
                                        (0030) ;-----------------------------------------------
                                        (0031) 
                                        (0032) ;-----------------------------------------------
                                        (0033) ;  Global Symbols
                                        (0034) ;-----------------------------------------------
                                        (0035) ;-------------------------------------------------------------------
                                        (0036) ;  Declare the functions global for both assembler and C compiler.
                                        (0037) ;
                                        (0038) ;  Note that there are two names for each API. First name is
                                        (0039) ;  assembler reference. Name with underscore is name refence for
                                        (0040) ;  C compiler.  Calling function in C source code does not require
                                        (0041) ;  the underscore.
                                        (0042) ;-------------------------------------------------------------------
                                        (0043) 
                                        (0044) export    I2CHW_Temp_ResumeInt
                                        (0045) export   _I2CHW_Temp_ResumeInt
                                        (0046) export    I2CHW_Temp_EnableInt
                                        (0047) export   _I2CHW_Temp_EnableInt
                                        (0048) export    I2CHW_Temp_ClearInt
                                        (0049) export   _I2CHW_Temp_ClearInt
                                        (0050) IF (I2CHW_Temp_MUM_SEL & (I2CHW_Temp_SLAVE | I2CHW_Temp_MMS))
                                        (0051) export    I2CHW_Temp_EnableSlave
                                        (0052) export   _I2CHW_Temp_EnableSlave
                                        (0053) ENDIF
                                        (0054) IF (I2CHW_Temp_MUM_SEL & (I2CHW_Temp_MSTR | I2CHW_Temp_MMS))
                                        (0055) export    I2CHW_Temp_EnableMstr
                                        (0056) export   _I2CHW_Temp_EnableMstr
                                        (0057) ENDIF
                                        (0058) export    I2CHW_Temp_Start
                                        (0059) export   _I2CHW_Temp_Start
                                        (0060) export    I2CHW_Temp_DisableInt
                                        (0061) export   _I2CHW_Temp_DisableInt
                                        (0062) IF (I2CHW_Temp_MUM_SEL & (I2CHW_Temp_SLAVE | I2CHW_Temp_MMS))
                                        (0063) export    I2CHW_Temp_DisableSlave
                                        (0064) export   _I2CHW_Temp_DisableSlave
                                        (0065) ENDIF
                                        (0066) IF (I2CHW_Temp_MUM_SEL & (I2CHW_Temp_MSTR | I2CHW_Temp_MMS))
                                        (0067) export    I2CHW_Temp_DisableMstr
                                        (0068) export   _I2CHW_Temp_DisableMstr
                                        (0069) ENDIF
                                        (0070) export    I2CHW_Temp_Stop
                                        (0071) export   _I2CHW_Temp_Stop
                                        (0072) 
                                        (0073) IF (I2CHW_Temp_MUM_SEL & (I2CHW_Temp_SLAVE | I2CHW_Temp_MMS))
                                        (0074)  IF (I2CHW_Temp_CY8C22x45)
                                        (0075) export    I2CHW_Temp_EnableHWAddrCheck
                                        (0076) export   _I2CHW_Temp_EnableHWAddrCheck
                                        (0077) export    I2CHW_Temp_DisableHWAddrCheck
                                        (0078) export   _I2CHW_Temp_DisableHWAddrCheck
                                        (0079)  ENDIF
                                        (0080) ENDIF
                                        (0081) 
                                        (0082) AREA UserModules (ROM, REL)
                                        (0083) 
                                        (0084) .SECTION
                                        (0085) 
                                        (0086) ;-----------------------------------------------------------------------------
                                        (0087) ;  FUNCTION NAME: I2CHW_Temp_Start
                                        (0088) ;
                                        (0089) ;  DESCRIPTION:
                                        (0090) ;   Initialize the I2CHW_Temp I2C bus interface.
                                        (0091) ;
                                        (0092) ;-----------------------------------------------------------------------------
                                        (0093) ;
                                        (0094) ;  ARGUMENTS:
                                        (0095) ;
                                        (0096) ;  RETURNS: none
                                        (0097) ;
                                        (0098) ;  SIDE EFFECTS:
                                        (0099) ;    The A and X registers may be modified by this or future implementations
                                        (0100) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0101) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0102) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0103) ;    functions.
                                        (0104) ;          
                                        (0105)  I2CHW_Temp_Start:
                                        (0106) _I2CHW_Temp_Start:
                                        (0107)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0108) IF (I2CHW_Temp_MUM_SEL & (I2CHW_Temp_SLAVE | I2CHW_Temp_MMS))
                                        (0109)  IF (I2CHW_Temp_CY8C22x45)
                                        (0110)    M8C_SetBank1
                                        (0111)    mov   reg[I2CHW_Temp_ADDR], I2CHW_Temp_SLAVE_ADDR;I2CHW_Temp_HW_ADDR_EN
                                        (0112)    M8C_SetBank0
                                        (0113)  ENDIF
                                        (0114) ENDIF
                                        (0115)     RAM_EPILOGUE RAM_USE_CLASS_1
0795: 7F       RET                      (0116)     ret
                                        (0117) .ENDSECTION
                                        (0118) 
                                        (0119) .SECTION
                                        (0120) ;-----------------------------------------------------------------------------
                                        (0121) ;  FUNCTION NAME: I2CHW_Temp_ResumeInt
                                        (0122) ;
                                        (0123) ;  DESCRIPTION:
                                        (0124) ;     reEnables SDA interrupt allowing start condition detection. 
                                        (0125) ;     Skips clearing INT_CLR3 by entering the EnableInt at ResumeIntEntry:.
                                        (0126) ;     Remember to call the global interrupt enable function by using
                                        (0127) ;     the macro: M8C_EnableGInt.
                                        (0128) ;-----------------------------------------------------------------------------
                                        (0129) ;  ARGUMENTS: none
                                        (0130) ;
                                        (0131) ;  RETURNS: none
                                        (0132) ;
                                        (0133) ;  SIDE EFFECTS:
                                        (0134) ;    The A and X registers may be modified by this or future implementations
                                        (0135) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0136) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0137) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0138) ;    functions.
                                        (0139) ;-----------------------------------------------------------------------------
                                        (0140)  I2CHW_Temp_ResumeInt:
                                        (0141) _I2CHW_Temp_ResumeInt:
                                        (0142)     RAM_PROLOGUE RAM_USE_CLASS_1
0796: 80 04    JMP   0x079B             (0143)     jmp ResumeIntEntry
0798: 62 DD FE MOV   REG[0xDD],0xFE     
079B: 43 DE 01 OR    REG[0xDE],0x1      
                                        (0144)     
                                        (0145) ;-----------------------------------------------------------------------------
                                        (0146) ;  FUNCTION NAME: I2CHW_Temp_EnableInt
                                        (0147) ;
                                        (0148) ;  DESCRIPTION:
                                        (0149) ;     Enables SDA interrupt allowing start condition detection. Remember to call the
                                        (0150) ;     global interrupt enable function by using the macro: M8C_EnableGInt.
                                        (0151) ;
                                        (0152) ;-----------------------------------------------------------------------------
                                        (0153) ;
                                        (0154) ;  ARGUMENTS: none
                                        (0155) ;
                                        (0156) ;  RETURNS: none
                                        (0157) ;
                                        (0158) ;  SIDE EFFECTS:
                                        (0159) ;    The A and X registers may be modified by this or future implementations
                                        (0160) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0161) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0162) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0163) ;    functions.
                                        (0164) ;-----------------------------------------------------------------------------
                                        (0165)  I2CHW_Temp_EnableInt:
                                        (0166) _I2CHW_Temp_EnableInt:
                                        (0167)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0168)     ;first clear any pending interrupts
                                        (0169)     M8C_ClearIntFlag INT_CLR3, I2CHW_Temp_INT_MASK
                                        (0170) ResumeIntEntry:
                                        (0171)     M8C_EnableIntMask I2CHW_Temp_INT_REG, I2CHW_Temp_INT_MASK
                                        (0172)     RAM_EPILOGUE RAM_USE_CLASS_1
079E: 7F       RET                      (0173)     ret
079F: 62 DD FE MOV   REG[0xDD],0xFE     
                                        (0174) 
                                        (0175) .ENDSECTION
                                        (0176) 
                                        (0177) .SECTION
                                        (0178) ;-----------------------------------------------------------------------------
                                        (0179) ;  FUNCTION NAME: I2CHW_Temp_ClearInt
                                        (0180) ;
                                        (0181) ;  DESCRIPTION:
                                        (0182) ;     Clears only the I2C interrupt in the INT_CLR3 register.
                                        (0183) ;
                                        (0184) ;-----------------------------------------------------------------------------
                                        (0185) ;
                                        (0186) ;  ARGUMENTS: none
                                        (0187) ;
                                        (0188) ;  RETURNS: none
                                        (0189) ;
                                        (0190) ;  SIDE EFFECTS:
                                        (0191) ;    The A and X registers may be modified by this or future implementations
                                        (0192) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0193) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0194) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0195) ;    functions.
                                        (0196) ;          
                                        (0197)  I2CHW_Temp_ClearInt:
                                        (0198) _I2CHW_Temp_ClearInt:
                                        (0199)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0200)     M8C_ClearIntFlag INT_CLR3, I2CHW_Temp_INT_MASK
                                        (0201)     RAM_EPILOGUE RAM_USE_CLASS_1
07A2: 7F       RET                      (0202)     ret
07A3: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0203)     
                                        (0204) .ENDSECTION
                                        (0205) 
                                        (0206) IF (I2CHW_Temp_MUM_SEL & (I2CHW_Temp_MSTR | I2CHW_Temp_MMS))	
                                        (0207) .SECTION
                                        (0208) ;-----------------------------------------------------------------------------
                                        (0209) ;  FUNCTION NAME: I2CHW_Temp_EnableMstr
                                        (0210) ;
                                        (0211) ;  DESCRIPTION:
                                        (0212) ;     Enables SDA interrupt allowing start condition detection. Remember to call the
                                        (0213) ;     global interrupt enable function by using the macro: M8C_EnableGInt.
                                        (0214) ;
                                        (0215) ;-----------------------------------------------------------------------------
                                        (0216) ;
                                        (0217) ;  ARGUMENTS: none
                                        (0218) ;
                                        (0219) ;  RETURNS: none
                                        (0220) ;
                                        (0221) ;  SIDE EFFECTS:
                                        (0222) ;    The A and X registers may be modified by this or future implementations
                                        (0223) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0224) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0225) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0226) ;    functions.
                                        (0227) ;          
                                        (0228)  I2CHW_Temp_EnableMstr:
                                        (0229) _I2CHW_Temp_EnableMstr:
                                        (0230)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0231) 	;;CDT 28399
                                        (0232) 	RAM_SETPAGE_CUR >I2CHW_Temp_bStatus
07A6: 26 03 7F AND   [0x3],0x7F         (0233) 	and [I2CHW_Temp_bStatus], ~0x80 ;; ~I2CHW_Temp_ISR_ACTIVE
07A9: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0234) 	RAM_SETPAGE_CUR >I2CHW_Temp_RsrcStatus
07AC: 26 05 7F AND   [0x5],0x7F         (0235)     and    [I2CHW_Temp_RsrcStatus], ~0x80;;~I2CHW_ISR_ACTIVE        ; Make sure internal control variables weren't corrupted previous to start.
07AF: 43 D6 02 OR    REG[0xD6],0x2      
                                        (0236)     BitSetI2CHW_Temp_CFG I2C_M_EN                                    ;Enable SDA interupt
                                        (0237)     RAM_EPILOGUE RAM_USE_CLASS_1
07B2: 7F       RET                      (0238)     ret
07B3: 41 DE FE AND   REG[0xDE],0xFE     
                                        (0239) 
                                        (0240) .ENDSECTION
                                        (0241) ENDIF
                                        (0242) 
                                        (0243) IF (I2CHW_Temp_MUM_SEL & (I2CHW_Temp_SLAVE | I2CHW_Temp_MMS))
                                        (0244) .SECTION
                                        (0245) ;-----------------------------------------------------------------------------
                                        (0246) ;  FUNCTION NAME: I2CHW_Temp_EnableSlave
                                        (0247) ;
                                        (0248) ;  DESCRIPTION:
                                        (0249) ;     Enables SDA interrupt allowing start condition detection. Remember to call the
                                        (0250) ;     global interrupt enable function by using the macro: M8C_EnableGInt.
                                        (0251) ;
                                        (0252) ;-----------------------------------------------------------------------------
                                        (0253) ;
                                        (0254) ;  ARGUMENTS: none
                                        (0255) ;
                                        (0256) ;  RETURNS: none
                                        (0257) ;
                                        (0258) ;  SIDE EFFECTS:
                                        (0259) ;    The A and X registers may be modified by this or future implementations
                                        (0260) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0261) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0262) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0263) ;    functions.
                                        (0264) ;          
                                        (0265)  I2CHW_Temp_EnableSlave:
                                        (0266) _I2CHW_Temp_EnableSlave:
                                        (0267)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0268)     
                                        (0269)     M8C_SetBank1 ;The SDA and SCL pins are setting to Hi-z drive mode
                                        (0270)     and reg[I2CHW_TempSDA_DriveMode_0_ADDR],~(I2CHW_TempSDA_MASK|I2CHW_TempSCL_MASK)
                                        (0271)     or  reg[I2CHW_TempSDA_DriveMode_1_ADDR], (I2CHW_TempSDA_MASK|I2CHW_TempSCL_MASK)
                                        (0272)     M8C_SetBank0
                                        (0273)     or  reg[I2CHW_TempSDA_DriveMode_2_ADDR], (I2CHW_TempSDA_MASK|I2CHW_TempSCL_MASK)
                                        (0274)    
                                        (0275)     BitSetI2CHW_Temp_CFG I2C_S_EN                                    ;Enable SDA interrupt
                                        (0276)     nop
                                        (0277)     nop
                                        (0278)     nop
                                        (0279)     nop
                                        (0280)     nop
                                        (0281)    
                                        (0282)     M8C_SetBank1 ;The SDA and SCL pins are restored to Open Drain Low drive mode
                                        (0283)     or reg[I2CHW_TempSDA_DriveMode_0_ADDR], (I2CHW_TempSDA_MASK|I2CHW_TempSCL_MASK)
                                        (0284)     or reg[I2CHW_TempSDA_DriveMode_1_ADDR], (I2CHW_TempSDA_MASK|I2CHW_TempSCL_MASK)
                                        (0285)     M8C_SetBank0
                                        (0286)     or reg[I2CHW_TempSDA_DriveMode_2_ADDR], (I2CHW_TempSDA_MASK|I2CHW_TempSCL_MASK)
                                        (0287)     
                                        (0288)     RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0289)     ret
                                        (0290) 
                                        (0291) .ENDSECTION
                                        (0292) ENDIF
                                        (0293) 
                                        (0294) .SECTION
                                        (0295) ;-----------------------------------------------------------------------------
                                        (0296) ;  FUNCTION NAME: I2CHW_Temp_DisableInt
                                        (0297) ;  FUNCTION NAME: I2CHW_Temp_Stop
                                        (0298) ;
                                        (0299) ;  DESCRIPTION:
                                        (0300) ;     Disables I2CHW_Temp slave by disabling SDA interrupt
                                        (0301) ;
                                        (0302) ;-----------------------------------------------------------------------------
                                        (0303) ;
                                        (0304) ;  ARGUMENTS: none
                                        (0305) ;
                                        (0306) ;  RETURNS: none
                                        (0307) ;
                                        (0308) ;  SIDE EFFECTS:
                                        (0309) ;    The A and X registers may be modified by this or future implementations
                                        (0310) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0311) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0312) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0313) ;    functions.
                                        (0314) ;          
                                        (0315)  I2CHW_Temp_DisableInt:
                                        (0316) _I2CHW_Temp_DisableInt:
                                        (0317)  I2CHW_Temp_Stop:
                                        (0318) _I2CHW_Temp_Stop:
                                        (0319)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0320)     M8C_DisableIntMask I2CHW_Temp_INT_REG, I2CHW_Temp_INT_MASK
                                        (0321)     RAM_EPILOGUE RAM_USE_CLASS_1
07B6: 7F       RET                      (0322)     ret
07B7: 41 D6 FD AND   REG[0xD6],0xFD     
                                        (0323) 
                                        (0324) .ENDSECTION
                                        (0325) 
                                        (0326) IF (I2CHW_Temp_MUM_SEL & (I2CHW_Temp_SLAVE | I2CHW_Temp_MMS))
                                        (0327) .SECTION
                                        (0328) ;-----------------------------------------------------------------------------
                                        (0329) ;  FUNCTION NAME: I2CHW_Temp_DisableSlave
                                        (0330) ;
                                        (0331) ;  DESCRIPTION:
                                        (0332) ;     Disables I2CHW_Temp slave by disabling SDA interrupt
                                        (0333) ;
                                        (0334) ;-----------------------------------------------------------------------------
                                        (0335) ;
                                        (0336) ;  ARGUMENTS: none
                                        (0337) ;
                                        (0338) ;  RETURNS: none
                                        (0339) ;
                                        (0340) ;  SIDE EFFECTS:
                                        (0341) ;    The A and X registers may be modified by this or future implementations
                                        (0342) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0343) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0344) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0345) ;    functions.
                                        (0346) ;          
                                        (0347)  I2CHW_Temp_DisableSlave:
                                        (0348) _I2CHW_Temp_DisableSlave:
                                        (0349)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0350)     BitClrI2CHW_Temp_CFG I2C_S_EN                                    ;Disable the Slave
                                        (0351)     RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0352)     ret
                                        (0353) 
                                        (0354) .ENDSECTION
                                        (0355) ENDIF
                                        (0356) 
                                        (0357) IF (I2CHW_Temp_MUM_SEL & (I2CHW_Temp_MSTR | I2CHW_Temp_MMS))
                                        (0358) .SECTION
                                        (0359) ;-----------------------------------------------------------------------------
                                        (0360) ;  FUNCTION NAME: I2CHW_Temp_DisableMstr
                                        (0361) ;
                                        (0362) ;  DESCRIPTION:
                                        (0363) ;     Disables I2CHW_Temp slave by disabling SDA interrupt
                                        (0364) ;
                                        (0365) ;-----------------------------------------------------------------------------
                                        (0366) ;
                                        (0367) ;  ARGUMENTS: none
                                        (0368) ;
                                        (0369) ;  RETURNS: none
                                        (0370) ;
                                        (0371) ;  SIDE EFFECTS:
                                        (0372) ;    The A and X registers may be modified by this or future implementations
                                        (0373) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0374) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0375) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0376) ;    functions.
                                        (0377) ;          
                                        (0378)  I2CHW_Temp_DisableMstr:
                                        (0379) _I2CHW_Temp_DisableMstr:
                                        (0380)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0381)     BitClrI2CHW_Temp_CFG I2C_M_EN                                    ;Disable the Master
                                        (0382)     RAM_EPILOGUE RAM_USE_CLASS_1
07BA: 7F       RET                      (0383)    ret
                                        (0384) 
                                        (0385) .ENDSECTION
                                        (0386) ENDIF
                                        (0387) 
                                        (0388) IF (I2CHW_Temp_MUM_SEL & (I2CHW_Temp_SLAVE | I2CHW_Temp_MMS))
                                        (0389)  IF (I2CHW_Temp_CY8C22x45)
                                        (0390)  .SECTION
                                        (0391) ;-----------------------------------------------------------------------------
                                        (0392) ;  FUNCTION NAME: void  I2CHW_Temp_EnableHWAddrCheck(void)
                                        (0393) ;
                                        (0394) ;  DESCRIPTION:
                                        (0395) ;   Set respective bit to engage the HardWare Address Recognition 
                                        (0396) ;   feature in I2C slave block.
                                        (0397) ;
                                        (0398) ;-----------------------------------------------------------------------------
                                        (0399) ;
                                        (0400) ;  ARGUMENTS: none
                                        (0401) ;
                                        (0402) ;  RETURNS: none
                                        (0403) ;
                                        (0404) ;  SIDE EFFECTS:
                                        (0405) ;    If the HardWare Address Recognition feature is enabled, the ROM registers reading does not work.
                                        (0406) ;    The HardWare Address Recognition feature should be disabled for using ROM registers.
                                        (0407) ;
                                        (0408) ;    The A and X registers may be modified by this or future implementations
                                        (0409) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0410) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0411) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0412) ;    functions.
                                        (0413) ;
                                        (0414)  I2CHW_Temp_EnableHWAddrCheck:
                                        (0415) _I2CHW_Temp_EnableHWAddrCheck:
                                        (0416)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0417)    M8C_SetBank1
                                        (0418)    or    reg[I2CHW_Temp_ADDR], I2CHW_Temp_HW_ADDR_EN
                                        (0419)    M8C_SetBank0
                                        (0420)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0421)    ret
                                        (0422) .ENDSECTION
                                        (0423) 
                                        (0424) .SECTION
                                        (0425) ;-----------------------------------------------------------------------------
                                        (0426) ;  FUNCTION NAME: void  I2CHW_Temp_DisableHWAddrCheck(void)
                                        (0427) ;
                                        (0428) ;  DESCRIPTION:
                                        (0429) ;   Clear respective bit to disengage the HardWare Address Recognition 
                                        (0430) ;   feature in I2C slave block.
                                        (0431) ;
                                        (0432) ;-----------------------------------------------------------------------------
                                        (0433) ;
                                        (0434) ;  ARGUMENTS: none
                                        (0435) ;
                                        (0436) ;  RETURNS: none
                                        (0437) ;
                                        (0438) ;  SIDE EFFECTS:
                                        (0439) ;    The A and X registers may be modified by this or future implementations
                                        (0440) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0441) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0442) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0443) ;    functions.
                                        (0444) ;
                                        (0445)  I2CHW_Temp_DisableHWAddrCheck:
                                        (0446) _I2CHW_Temp_DisableHWAddrCheck:
                                        (0447)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0448)    M8C_SetBank1
                                        (0449)    and   reg[I2CHW_Temp_ADDR], ~I2CHW_Temp_HW_ADDR_EN
                                        (0450)    M8C_SetBank0
                                        (0451)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0452)    ret
                                        (0453) .ENDSECTION
                                        (0454)  ENDIF
                                        (0455) ENDIF
                                        (0456) 
                                        (0457) ; End of File I2CHW_Temp.asm
FILE: lib\i2chw_tempmstr.asm            (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
07BB: 62 D0 00 MOV   REG[0xD0],0x0      (0003) ;;  FILENAME: I2CHW_TempMSTR.asm
                                        (0004) ;;   Version: 2.00, Updated on 2015/3/4 at 22:26:25
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: <UMName> User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "memory.inc"
                                        (0024) include "I2CHW_TempCommon.inc"
                                        (0025) include "I2CHW_TempMstr.inc"
                                        (0026) 
                                        (0027) ;-----------------------------------------------
                                        (0028) ;  Global Symbols
                                        (0029) ;-----------------------------------------------
                                        (0030) 
                                        (0031) export   I2CHW_Temp_fSendRepeatStart
                                        (0032) export  _I2CHW_Temp_fSendRepeatStart
                                        (0033) export   I2CHW_Temp_fSendStart
                                        (0034) export  _I2CHW_Temp_fSendStart
                                        (0035) export   I2CHW_Temp_SendStop
                                        (0036) export  _I2CHW_Temp_SendStop
                                        (0037) ; export the following 3 functions for C-implementations large or small mem models 
                                        (0038) export  _I2CHW_Temp_fReadBytes
                                        (0039) export  _I2CHW_Temp_bWriteBytes
                                        (0040) export  _I2CHW_Temp_bWriteCBytes
                                        (0041) 
                                        (0042) export   I2CHW_Temp_fWrite
                                        (0043) export  _I2CHW_Temp_fWrite
                                        (0044) 
                                        (0045) export   I2CHW_Temp_bRead
                                        (0046) export  _I2CHW_Temp_bRead
                                        (0047) 
                                        (0048) export    I2CHW_Temp_bReadBusStatus
                                        (0049) export   _I2CHW_Temp_bReadBusStatus
                                        (0050) 
                                        (0051) 
                                        (0052) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (0053) 
                                        (0054) export   I2CHW_Temp_fReadBytes
                                        (0055) export   I2CHW_Temp_bWriteBytes
                                        (0056) export   I2CHW_Temp_bWriteCBytes
                                        (0057) 
                                        (0058) ENDIF	 ;SYSTEM_SMALL_MEMORY_MODEL
                                        (0059) 
                                        (0060) ;-------------------------------------------------------------------
                                        (0061) ;  Declare the varables for both the assembler and C compiler.
                                        (0062) ;
                                        (0063) ;-------------------------------------------------------------------
                                        (0064) export  I2CHW_Temp_bStatus
                                        (0065) export _I2CHW_Temp_bStatus
                                        (0066) 
                                        (0067) ;-----------------------------------------------
                                        (0068) ; Variable Allocation
                                        (0069) ;-----------------------------------------------
                                        (0070) area InterruptRAM(RAM, REL, CON)
                                        (0071) 
                                        (0072) _I2CHW_Temp_bStatus:
                                        (0073)  I2CHW_Temp_bStatus:                   blk   1  ; Status during transfers
                                        (0074) 
                                        (0075) AREA UserModules (ROM, REL)
                                        (0076) ;-----------------------------------------------
                                        (0077) ;  EQUATES
                                        (0078) ;-----------------------------------------------
                                        (0079) I2CHW_Temp_SLAVE_ACKed:                equ 0x01 ; This bit set if Slave ACKed Master
                                        (0080) I2CHW_Temp_SEND_ACK:                   equ 0x10 ; If this flag set, Master should send ACK
                                        (0081) 
                                        (0082) 
                                        (0083) .SECTION
                                        (0084) ;-----------------------------------------------------------------------------
                                        (0085) ;  FUNCTION NAME: I2CHW_Temp_fReadBytes
                                        (0086) ;
                                        (0087) ;  DESCRIPTION:
                                        (0088) ;       Read Multiple bytes from a slave.  Use the ISR to perform operation.
                                        (0089) ;-----------------------------------------------------------------------------
                                        (0090) ;
                                        (0091) ;  ARGUMENTS:
                                        (0092) ;  [SP-7]=> Mode flags that allow the programmer to set flags
                                        (0093) ;           to determine if:
                                        (0094) ;             0x01 => Use RepeatStart instead of Start
                                        (0095) ;             0x02 => Don't send Stop
                                        (0096) ;  [SP-6]=> Count of bytes to read.
                                        (0097) ;  [SP-5]=> MSB of Array address to put data in (ignorned for small mem model)
                                        (0098) ;  [SP-4]=> LSB of Array address to put data in 
                                        (0099) ;  [SP-3]=> Address of slave
                                        (0100) ;
                                        (0101) ;  RETURNS:       None
                                        (0102) ;
                                        (0103) ;  SIDE EFFECTS:
                                        (0104) ;    The A and X registers may be modified by this or future implementations
                                        (0105) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0106) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0107) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0108) ;    functions.
                                        (0109) ;          
                                        (0110) ;    Currently only the page pointer registers listed below are modified: 
                                        (0111) ;          CUR_PP
                                        (0112) ;
                                        (0113) ;  THEORY of OPERATION or PROCEDURE:
                                        (0114) ;    I2C and block must be operational.
                                        (0115) ;    This routine will enable the I2C interrupt!
                                        (0116) ;    If the I2CHW_ISR_ACTIVE indicates that the I2CHW_ISR is already running this routine will
                                        (0117) ;    pend on the ISR_ACTIVE bit until it can run
                                        (0118) ;
                                        (0119) ;-----------------------------------------------------------------------------
                                        (0120) IF	(TOOLCHAIN & HITECH)
                                        (0121) RxMode:         set  -7
                                        (0122) RxCnt:          set  -6
                                        (0123) RxArrayHI:      set  -5
                                        (0124) RxArrayLO:      set  -4
                                        (0125) RxSlaveAddr:    set  -3
                                        (0126) ELSE
                                        (0127) RxMode:         equ  -7
                                        (0128) RxCnt:          equ  -6
                                        (0129) RxArrayHI:      equ  -5
                                        (0130) RxArrayLO:      equ  -4
                                        (0131) RxSlaveAddr:    equ  -3
                                        (0132) ENDIF
                                        (0133) 
                                        (0134) _I2CHW_Temp_fReadBytes:			      
                                        (0135)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0136)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0137) 	RAM_SETPAGE_CUR >I2CHW_Temp_RsrcStatus
07BE: 4F       MOV   X,SP               (0138) 	mov   X, SP
                                        (0139) I2CMSCR_NotReady1:
07BF: 51 05    MOV   A,[0x5]            (0140)     mov    A, [I2CHW_Temp_RsrcStatus]                      ; test to see if previous command started ISR
07C1: 47 05 80 TST   [0x5],0x80         (0141)     tst    [I2CHW_Temp_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (0142)     ;mov   A, reg[I2CHW_Temp_MSCR]                         ;read the mscr register to look for pending master operations
                                        (0143)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (0144)           ;For multi master operations, a pening start or restart
                                        (0145)           ;request might be OK, the master might be waiting to
                                        (0146)           ;acquire the bus from another master
07C4: BF FA    JNZ   0x07BF             (0147)     jnz   I2CMSCR_NotReady1
07C6: 2E 05 80 OR    [0x5],0x80         (0148)     or    [I2CHW_Temp_RsrcStatus], I2CHW_ISR_ACTIVE        ; flag set here and cleared by ISR
                                        (0149)     ;get the address from the parameters on the stack
07C9: 52 FD    MOV   A,[X-3]            (0150)     mov   A, [X + RxSlaveAddr]
07CB: 64       ASL   A                  (0151)     asl   A                                                ; Shift address to the left to make
                                        (0152)                                                            ; a complete byte with the R/W bit.
07CC: 29 01    OR    A,0x1              (0153)     or    A,0x01                                           ; OR the address with the Read bit.
07CE: 53 04    MOV   [0x4],A            (0154)     mov   [I2CHW_Temp_SlaveAddr], A                        ; preserve addr+r/w state for the ISR to use
07D0: 60 D8    MOV   REG[0xD8],A        (0155)     mov   reg[I2CHW_Temp_DR], A                            ; put the write addr into the I2C_DR reg
07D2: 55 03 00 MOV   [0x3],0x0          (0156)     mov   [I2CHW_Temp_bStatus],0x00                        ; Clear all flags
07D5: 52 F9    MOV   A,[X-7]            (0157)     mov   A, [X+RxMode]                                    ; place the RxMode in status so ISR can access it
07D7: 53 03    MOV   [0x3],A            (0158)     mov   [I2CHW_Temp_bStatus],A
                                        (0159)     ;
                                        (0160)     ;we must now initialize a read buffer using I2CHW_Temp_InitWrite
                                        (0161)     ;
07D9: 10       PUSH  X                  (0162)     push   X                                               ;preserve since it's used later
07DA: 52 FA    MOV   A,[X-6]            (0163)     mov    A, [X+RxCnt]                                    ;get the write buf size
07DC: 08       PUSH  A                  (0164)     push   A
07DD: 52 FB    MOV   A,[X-5]            (0165)     mov    A, [X+RxArrayHI]                                ;get the write addrHI
07DF: 08       PUSH  A                  (0166)     push   A										   
07E0: 52 FC    MOV   A,[X-4]            (0167)     mov    A, [X+RxArrayLO]							                         ;get the write addrLO
07E2: 08       PUSH  A                  (0168)     push   A                                               ;this will be ignored
07E3: 93 0C    CALL  _I2CHW_Temp_InitWrite(0169)     call  I2CHW_Temp_InitWrite                             ;sets the addr and byte count to write to
07E5: 38 FD    ADD   SP,0xFD            (0170)     add    SP, -3
07E7: 20       POP   X                  (0171)     pop    X                                               ;restore X to be used for the rest of this routine
                                        (0172)     
07E8: 51 04    MOV   A,[0x4]            (0173)     mov   A,[I2CHW_Temp_SlaveAddr]
07EA: 48 F9 01 TST   [X-7],0x1          (0174)     tst   [x+RxMode],I2CHW_Temp_RepStart
07ED: B0 0A    JNZ   0x07F8             (0175)     jnz   DoRestartRx
07EF: 49 D7 01 TST   REG[0xD7],0x1      (0176)     tst   reg[I2CHW_Temp_SCR], I2C_BYTE_COMPL              ; indicates the I2C bus is stalled
07F2: B0 05    JNZ   0x07F8             (0177)     jnz   DoRestartRx
07F4: 91 2E    CALL  0x0924             (0178)     call  I2C_DoStart                                      ; Send a start and address.
07F6: 80 03    JMP   0x07FA             (0179)     jmp   CheckRxAck
                                        (0180) DoRestartRx:
07F8: 90 93    CALL  0x088D             (0181)     call  I2CHW_Temp_DoBufferRepeatStart                           ; Send a repeat start and address.
07FA: 70 3F    AND   F,0x3F             
07FC: 71 C0    OR    F,0xC0             
                                        (0182)         ;note that REPEATSTART can only be used if this master currently has control of the bus and is at the end
                                        (0183)         ; of or ending the current data transmission/reception.  This also requres that the software (this UM)
                                        (0184)         ; as a whole be able to detect that a stop has not been sent previously in this transmission.
                                        (0185) 
                                        (0186) CheckRxAck:                                                ; Test to see if Slave ACKed
                                        (0187)         ;nothing to do here, a start and address are being transmitted, wait for the ISR to pick up, when it
                                        (0188)         ;is finished.
                                        (0189) End_RD:
                                        (0190)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0191)     RAM_EPILOGUE RAM_USE_CLASS_4
07FE: 7F       RET                      (0192)     ret
07FF: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0193) 
                                        (0194) .ENDSECTION
                                        (0195) 
                                        (0196) .SECTION
                                        (0197) ;-----------------------------------------------------------------------------
                                        (0198) ;  FUNCTION NAME: I2CHW_Temp_bWriteBytes
                                        (0199) ;
                                        (0200) ;  DESCRIPTION:
                                        (0201) ;    Write multiple data bits to slave device.
                                        (0202) ;
                                        (0203) ;-----------------------------------------------------------------------------
                                        (0204) ;
                                        (0205) ;  ARGUMENTS:
                                        (0206) ; [SP-7]=> Mode flags that allow the programmer to set flags
                                        (0207) ;          to determine if:
                                        (0208) ;              0x01 => Use RePeatStart instead of Start
                                        (0209) ;              0x02 => Don't send Stop
                                        (0210) ; [SP-6]=> Count of bytes to write.
                                        (0211) ; [SP-5]=> MSB of Array address to put data in (ignored small mem model).
                                        (0212) ; [SP-4]=> LSB of Array address to put data in.
                                        (0213) ; [SP-3]=> Address of slave
                                        (0214) ;
                                        (0215) ;
                                        (0216) ;  RETURNS:     None
                                        (0217) ;
                                        (0218) ;  SIDE EFFECTS:
                                        (0219) ;    The A and X registers may be modified by this or future implementations
                                        (0220) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0221) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0222) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0223) ;    functions.
                                        (0224) ;          
                                        (0225) ;    Currently only the page pointer registers listed below are modified: 
                                        (0226) ;          CUR_PP
                                        (0227) ;
                                        (0228) ;  THEORY of OPERATION or PROCEDURE:
                                        (0229) ;
                                        (0230) ;-----------------------------------------------------------------------------
                                        (0231) IF	(TOOLCHAIN & HITECH)
                                        (0232) TxMode:       set  -7
                                        (0233) TxByteCount:  set  -6
                                        (0234) TxArrayHI:    set  -5
                                        (0235) TxArrayLO:    set  -4
                                        (0236) TxSlaveAddr:  set  -3
                                        (0237) ELSE
                                        (0238) TxMode:       equ  -7
                                        (0239) TxByteCount:  equ  -6
                                        (0240) TxArrayHI:    equ  -5
                                        (0241) TxArrayLO:    equ  -4
                                        (0242) TxSlaveAddr:  equ  -3
                                        (0243) ENDIF
                                        (0244) 
                                        (0245) _I2CHW_Temp_bWriteBytes:
                                        (0246)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0247)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0248) 	RAM_SETPAGE_CUR >I2CHW_Temp_RsrcStatus
                                        (0249) 
0802: 4F       MOV   X,SP               (0250) 	mov   X, SP
                                        (0251) I2CMSCR_NotReady2:
0803: 51 05    MOV   A,[0x5]            (0252)     mov    A, [I2CHW_Temp_RsrcStatus]                      ; test to see if previous command started ISR
0805: 47 05 80 TST   [0x5],0x80         (0253)     tst    [I2CHW_Temp_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (0254)     ;mov   A, reg[I2CHW_Temp_MSCR]                         ;read the mscr register to look for pending master operations
                                        (0255)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (0256)           ;For multi master operations, a pening start or restart
                                        (0257)           ;request might be OK, the master might be waiting to
                                        (0258)           ;acquire the bus from another master
0808: BF FA    JNZ   0x0803             (0259)     jnz   I2CMSCR_NotReady2
080A: 2E 05 80 OR    [0x5],0x80         (0260)     or    [I2CHW_Temp_RsrcStatus], I2CHW_ISR_ACTIVE        ; flag set here and cleared at end of ISR
080D: 52 FD    MOV   A,[X-3]            (0261)     mov   A, [X + TxSlaveAddr]
080F: 64       ASL   A                  (0262)     asl   A                                                ; Shift address to the left to make
                                        (0263)                                                            ; a complete byte with the R/W bit.
                                        (0264)                                                            ; The ASL takes care of clearing bit 0.
0810: 55 03 00 MOV   [0x3],0x0          (0265)     mov   [I2CHW_Temp_bStatus],0x00                        ; Clear all flags
0813: 53 04    MOV   [0x4],A            (0266)     mov   [I2CHW_Temp_SlaveAddr], A                        ; preserve addr+r/w state for the ISR to use
0815: 60 D8    MOV   REG[0xD8],A        (0267)     mov   reg[I2CHW_Temp_DR], A                            ; put the write addr into the I2C_DR reg
0817: 52 F9    MOV   A,[X-7]            (0268)     mov   A, [X+TxMode]                                    ; place the TxMode in status so ISR can access it
0819: 53 03    MOV   [0x3],A            (0269)     mov   [I2CHW_Temp_bStatus],A
                                        (0270)     ;
                                        (0271)     ;we must now initialize a read buffer using I2CHW_Temp_InitWrite
                                        (0272)     ;
081B: 10       PUSH  X                  (0273)         push   X                                                ;preserve since it's used later
081C: 77 FA    INC   [X-6]              (0274)         inc    [X+TxByteCount]                                 ;increase this by one since the init routine will decrement it by 1
                                        (0275) 
081E: 52 FA    MOV   A,[X-6]            (0276)         mov    A, [X+TxByteCount]                               ;get the write buf size
0820: 08       PUSH  A                  (0277)         push   A
0821: 52 FB    MOV   A,[X-5]            (0278)         mov    A, [X+TxArrayHI]                                 ;get the write buf addr
0823: 08       PUSH  A                  (0279)         push   A                                                                                            ;this will be ignored
0824: 52 FC    MOV   A,[X-4]            (0280)         mov    A, [X+TxArrayLO]                                 ;get the write buf addr
0826: 08       PUSH  A                  (0281)         push   A
0827: 93 06    CALL  _I2CHW_Temp_InitRamRead(0282)         call  I2CHW_Temp_InitRamRead                       ;sets the addr and byte count to write to
0829: 38 FD    ADD   SP,0xFD            (0283)         add SP, -3
082B: 20       POP   X                  (0284)         pop X                                                   ;restore X to be used for the rest of this routine
                                        (0285)     ;and  [I2CHW_Temp_RsrcStatus],~I2C_READFLASH           ;shouldn't be needed should have been taken care of in InitRamRead routine
                                        (0286) 
                                        (0287) 
082C: 51 04    MOV   A,[0x4]            (0288)     mov   A,[I2CHW_Temp_SlaveAddr]
082E: 48 F9 01 TST   [X-7],0x1          (0289)     tst   [x+TxMode],I2CHW_Temp_RepStart
0831: B0 0A    JNZ   0x083C             (0290)     jnz   DoRestartTx
0833: 49 D7 01 TST   REG[0xD7],0x1      (0291)     tst   reg[I2CHW_Temp_SCR], I2C_BYTE_COMPL              ; indicates the I2C bus is stalled
0836: BF C1    JNZ   0x07F8             (0292)     jnz   DoRestartRx
0838: 90 EA    CALL  0x0924             (0293)     call  I2C_DoStart                                      ; Send a start and address.
083A: 80 03    JMP   0x083E             (0294)     jmp   DoTxAck
                                        (0295) DoRestartTx:
083C: 90 4F    CALL  0x088D             (0296)     call  I2CHW_Temp_DoBufferRepeatStart                           ; Send a repeat start and address.
083E: 70 3F    AND   F,0x3F             
0840: 71 C0    OR    F,0xC0             
                                        (0297) DoTxAck:
                                        (0298) 
                                        (0299) 
                                        (0300) WriteSlaveAck:
                                        (0301)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0302) 	RAM_EPILOGUE RAM_USE_CLASS_4
0842: 7F       RET                      (0303)     ret
0843: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0304) 
                                        (0305) .ENDSECTION
                                        (0306) 
                                        (0307) .SECTION
                                        (0308) ;-----------------------------------------------------------------------------
                                        (0309) ;  FUNCTION NAME: I2CHW_Temp_bWriteCBytes
                                        (0310) ;
                                        (0311) ;  DESCRIPTION:
                                        (0312) ;    Write multiple data bits to slave device from ROM
                                        (0313) ;
                                        (0314) ;-----------------------------------------------------------------------------
                                        (0315) ;
                                        (0316) ;  ARGUMENTS:
                                        (0317) ;  [SP-7]=> Mode flags that allow the programmer to set flags
                                        (0318) ;            to determine if:
                                        (0319) ;               0x01 => Use RepeatStart instead of Start
                                        (0320) ;               0x02 => Don't send Stop
                                        (0321) ;  [SP-6]=> Count of bytes to write.
                                        (0322) ;  [SP-5]=> MSB of ROM Array address to get data from
                                        (0323) ;  [SP-4]=> LSB of ROM Array address to get data from.
                                        (0324) ;  [SP-3]=> Address of slave
                                        (0325) ;
                                        (0326) ;  RETURNS:
                                        (0327) ;    None
                                        (0328) ;
                                        (0329) ;  SIDE EFFECTS:
                                        (0330) ;    The A and X registers may be modified by this or future implementations
                                        (0331) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0332) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0333) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0334) ;    functions.
                                        (0335) ;          
                                        (0336) ;    Currently only the page pointer registers listed below are modified: 
                                        (0337) ;          CUR_PP
                                        (0338) ;
                                        (0339) ;  THEORY of OPERATION or PROCEDURE:
                                        (0340) ;
                                        (0341) ;-----------------------------------------------------------------------------
                                        (0342) IF	(TOOLCHAIN & HITECH)
                                        (0343) TxCMode:       set  -7
                                        (0344) TxCByteCount:  set  -6
                                        (0345) TxCArrayMSB:   set  -5
                                        (0346) TxCArrayLSB:   set  -4
                                        (0347) ;TxSlaveAddr:  set  -3	  ;defined above this line if for reference only
                                        (0348) ELSE
                                        (0349) TxCMode:       equ  -7
                                        (0350) TxCByteCount:  equ  -6
                                        (0351) TxCArrayMSB:   equ  -5
                                        (0352) TxCArrayLSB:   equ  -4
                                        (0353) ;TxSlaveAddr:  equ  -3	  ;defined above this line if for reference only
                                        (0354) ENDIF
                                        (0355) 
                                        (0356) _I2CHW_Temp_bWriteCBytes:
                                        (0357)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0358) 	RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0359) 	RAM_SETPAGE_CUR >I2CHW_Temp_RsrcStatus
0846: 4F       MOV   X,SP               (0360) 	mov   X, SP
                                        (0361) I2CMSCR_NotReady3:
0847: 51 05    MOV   A,[0x5]            (0362)         mov    A, [I2CHW_Temp_RsrcStatus]                  ; test to see if previous command started ISR
0849: 47 05 80 TST   [0x5],0x80         (0363)         tst    [I2CHW_Temp_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (0364)     ;mov   A, reg[I2CHW_Temp_MSCR]                         ;read the mscr register to look for pending master operations
                                        (0365)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (0366)           ;For multi master operations, a pening start or restart
                                        (0367)           ;request might be OK, the master might be waiting to
                                        (0368)           ;acquire the bus from another master
084C: BF FA    JNZ   0x0847             (0369)         jnz   I2CMSCR_NotReady3
084E: 2E 05 80 OR    [0x5],0x80         (0370)         or    [I2CHW_Temp_RsrcStatus], I2CHW_ISR_ACTIVE    ;lag set here but cleared in ISRf
0851: 52 FD    MOV   A,[X-3]            (0371)     mov   A, [X + TxSlaveAddr]
0853: 64       ASL   A                  (0372)     asl   A                                                ; Shift address to the left to make
                                        (0373)                                                            ; a complete byte with the R/W bit.
                                        (0374)                                                            ; The ASL takes care of clearing bit 0.
0854: 55 03 00 MOV   [0x3],0x0          (0375)     mov   [I2CHW_Temp_bStatus],0x00                        ; Clear all flags
0857: 53 04    MOV   [0x4],A            (0376)     mov   [I2CHW_Temp_SlaveAddr], A                        ; preserve addr+r/w state for the ISR to use
0859: 60 D8    MOV   REG[0xD8],A        (0377)     mov   reg[I2CHW_Temp_DR], A                            ; put the write addr into the I2C_DR reg
085B: 52 F9    MOV   A,[X-7]            (0378)     mov   A, [X+TxCMode]                                                             ; place the RxMode in status so ISR can access it
085D: 53 03    MOV   [0x3],A            (0379)     mov   [I2CHW_Temp_bStatus],A
                                        (0380)     ;
                                        (0381)         ;we must now initialize a read buffer using I2CHW_Temp_InitWrite
                                        (0382)         ;
085F: 10       PUSH  X                  (0383)         push   X                                                ;preserve X since it's used later
                                        (0384) 
0860: 50 00    MOV   A,0x0              (0385)          mov    A, 0                                             ;get the write buf size (this is the hi order part)
0862: 77 FA    INC   [X-6]              (0386)         inc    [X+TxCByteCount]                                 ;increase this by one since the init routine will decrement it by 1
0864: D0 02    JNC   0x0867             (0387)         jnc    . + 3                                           ;but the ISR understands the original count passed (sigh...)(F.O.E.O.)
0866: 74       INC   A                  (0388)         inc    A                                                                                        ;if the low order part of the count happened to roll to 0x00, inc the hi part
0867: 08       PUSH  A                  (0389)         push   A
0868: 52 FA    MOV   A,[X-6]            (0390)         mov    A, [X+TxCByteCount]                              ;initFlasRead needs a 2 byte count this is the low ord byte
086A: 08       PUSH  A                  (0391)         push   A
086B: 52 FB    MOV   A,[X-5]            (0392)         mov    A, [X+TxCArrayMSB]                               ;get the write buf addr
086D: 08       PUSH  A                  (0393)         push   A                                                                                        ;this will be ignored
086E: 52 FC    MOV   A,[X-4]            (0394)         mov    A, [X+TxCArrayLSB]                               ;get the write buf addr
0870: 08       PUSH  A                  (0395)         push   A
                                        (0396) 
0871: 92 E9    CALL  _I2CHW_Temp_InitFlashRead(0397)         call  I2CHW_Temp_InitFlashRead                     ;sets the addr and byte count to write to
0873: 38 FC    ADD   SP,0xFC            (0398)         add SP, -4
0875: 20       POP   X                  (0399)         pop X                                                   ;restore X to be used for the rest of this routine
                                        (0400) 
                                        (0401)     ;or  [I2CHW_Temp_RsrcStatus],I2C_READFLASH
0876: 51 04    MOV   A,[0x4]            (0402)     mov   A,[I2CHW_Temp_SlaveAddr]
0878: 48 F9 01 TST   [X-7],0x1          (0403)     tst   [x+TxMode],I2CHW_Temp_RepStart                   ; Check if a Start or RepeatStart
087B: B0 0A    JNZ   0x0886             (0404)     jnz   DoCRestartTx                                     ; should executed.
087D: 49 D7 01 TST   REG[0xD7],0x1      (0405)     tst   reg[I2CHW_Temp_SCR], I2C_BYTE_COMPL              ; indicates the I2C bus is stalled
0880: BF 77    JNZ   0x07F8             (0406)     jnz   DoRestartRx
0882: 90 A0    CALL  0x0924             (0407)     call  I2C_DoStart                                      ; Send a start and address.
0884: 80 03    JMP   0x0888             (0408)     jmp   DoCTxAck
                                        (0409) DoCRestartTx:
0886: 90 05    CALL  0x088D             (0410)     call  I2CHW_Temp_DoBufferRepeatStart                           ; Send a repeat start and address.
0888: 70 3F    AND   F,0x3F             
088A: 71 C0    OR    F,0xC0             
                                        (0411) 
                                        (0412) DoCTxAck:                                                  ; Test to see if Slave is ACKed
                                        (0413) 
                                        (0414) CWriteSlaveAck:
                                        (0415)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0416)     RAM_EPILOGUE RAM_USE_CLASS_4
088C: 7F       RET                      (0417)     ret
088D: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0418) 
                                        (0419) .ENDSECTION
                                        (0420) 
                                        (0421) .SECTION
                                        (0422) ;-----------------------------------------------------------------------------
                                        (0423) ;  FUNCTION NAME: I2CHW_Temp_DoBufferRepeatStart
                                        (0424) ;
                                        (0425) ;  DESCRIPTION:
                                        (0426) ;    Send repeated start condition and send slave address for buffered transfers.
                                        (0427) ;
                                        (0428) ;-----------------------------------------------------------------------------
                                        (0429) ;
                                        (0430) ;  ARGUMENTS:
                                        (0431) ;     This routine is called internally only.  It is not exported or intended as an API
                                        (0432) ;
                                        (0433) ;  RETURNS:
                                        (0434) ;    None
                                        (0435) ;
                                        (0436) ;  SIDE EFFECTS:
                                        (0437) ;    The A and X registers may be modified by this or future implementations
                                        (0438) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0439) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0440) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0441) ;    functions.
                                        (0442) ;          
                                        (0443) ;  THEORY of OPERATION or PROCEDURE:
                                        (0444) ;    This is similar to the I2C_DoRepeatStart entry point but this function does not
                                        (0445) ;    wait for the byte_complete flag.  That is this is not polled and is therefore compatible
                                        (0446) ;    with the buffered read and write functions (above).
                                        (0447) ;
                                        (0448) ;-----------------------------------------------------------------------------
                                        (0449) 
                                        (0450) I2CHW_Temp_DoBufferRepeatStart:
                                        (0451)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0452) 	RAM_SETPAGE_CUR >I2CHW_Temp_SlaveAddr
                                        (0453)     ;here the path through the routine is dependent on the previous transmission.
                                        (0454)         ; 1. a slave being written too must have acked or nakk'ed the previous byte (generating a Byte complete
                                        (0455)         ; I2C interrupt
                                        (0456)         ; 2a. the master must NAK the byte if he is reading from the slave.
                                        (0457)         ; We do have to look at the status of the I2C block to see what is going on because if there was a
                                        (0458)         ; previous write to a slave it may have ack'ed or nak'ed so we set an address and attempt a repeat start
                                        (0459)         ; by setting the master restart bit and clearing to I2C_SCR (I2C_TX)
                                        (0460)         ; 2b. if we are reading from theslave we would NAK it by clearing the I2C_ACKOUT bit and writing I2C_TX to the
                                        (0461)         ; I2C_SCR reg.  (same as if we were writing to slave).
                                        (0462)         ; 3. once the ISR starts it will figure out which direction we are going with data (sending/receiving)
                                        (0463)         ;
0890: 60 D8    MOV   REG[0xD8],A        (0464)     mov   reg[I2CHW_Temp_DR], A
0892: 53 04    MOV   [0x4],A            (0465)         mov   [I2CHW_Temp_SlaveAddr], A
                                        (0466)         ;tst      reg[I2CHW_Temp_MSCR], I2CM_MASTEROP         ;do we even have control of the bus?
                                        (0467)         ;jz    notBusMasterErr
0894: 5D D9    MOV   A,REG[0xD9]        (0468)     mov   A, reg[I2CHW_Temp_MSCR]                          ;read the mscr register to look for pending master operations
0896: 21 0F    AND   A,0xF              (0469)     and   A, 0x0f                                          ;only look at the lower bits
0898: A0 11    JZ    0x08AA             (0470)         jz    BusIdleSendStart
089A: 62 D9 02 MOV   REG[0xD9],0x2      
                                        (0471)         ; for a single master system this should not be an issue,
                                        (0472)         ; so we'll go ahead and request the restart.  If a stop condition was already generated
                                        (0473)         ; the state machine will automatically generate a start instead.
                                        (0474) 
                                        (0475)         ;SetI2CHW_Temp_SCR I2CM_RESTRT
                                        (0476)     ;mov   reg[I2CHW_Temp_MSCR], I2CM_RESTRT
                                        (0477)         ;SetI2CHW_Temp_SCR          I2C_TX                                ;even though the restart has been requested the state
                                        (0478)         ;mov      reg[I2CHW_Temp_SCR], I2C_TX              ;even though the restart has been requested the state
                                        (0479) 
                                        (0480) ;IF I2CHW_Temp_THROTTLE_CLK_RATE
                                        (0481)         SetI2CHW_Temp_MSCR I2CM_RESTRT
                                        (0482) ;ELSE
                                        (0483) ;    mov   reg[I2CHW_Temp_MSCR], I2CM_RESTRT
                                        (0484) ;ENDIF
089D: 49 D7 04 TST   REG[0xD7],0x4      (0485)     tst   reg[I2CHW_Temp_SCR], I2C_TX
08A0: B0 05    JNZ   0x08A6             (0486)     jnz   I2C_RestartRecieve
08A2: 62 D7 04 MOV   REG[0xD7],0x4      
                                        (0487) 
                                        (0488) ;IF I2CHW_Temp_THROTTLE_CLK_RATE
                                        (0489)     SetI2CHW_Temp_SCR I2C_TX                               ;even though the restart has been requested the state
                                        (0490) ;ELSE
                                        (0491) ;    mov   reg[I2CHW_Temp_SCR], I2C_TX                     ;send Ack
                                        (0492) ;ENDIF
                                        (0493) 
                                        (0494)     RAM_EPILOGUE RAM_USE_CLASS_4
08A5: 7F       RET                      (0495)     ret
08A6: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0496) I2C_RestartRecieve:
                                        (0497) 
                                        (0498) ;IF I2CHW_Temp_THROTTLE_CLK_RATE
                                        (0499)     SetI2CHW_Temp_SCR 0                                    ;even though the restart has been requested the state
                                        (0500) ;ELSE
                                        (0501) ;    mov   reg[I2CHW_Temp_SCR], 0                          ;send Ack
                                        (0502) ;ENDIF
                                        (0503) 
                                        (0504)    RAM_EPILOGUE RAM_USE_CLASS_4
08A9: 7F       RET                      (0505)    ret
                                        (0506) 
                                        (0507) BusIdleSendStart:
08AA: 51 04    MOV   A,[0x4]            (0508)    mov    A, [I2CHW_Temp_SlaveAddr]
08AC: 90 76    CALL  0x0924             (0509)    call   I2C_DoStart
                                        (0510)    ;Since something appears to be messed up do the next best thing to a repeat start, send a start.
                                        (0511)    RAM_EPILOGUE RAM_USE_CLASS_4
08AE: 7F       RET                      (0512)    ret
08AF: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0513) 
                                        (0514) .ENDSECTION
                                        (0515) 
                                        (0516) .SECTION
                                        (0517) 
                                        (0518) ;-----------------------------------------------------------------------------
                                        (0519) ;  FUNCTION NAME: I2CHW_Temp_fSendRepeatStart
                                        (0520) ;
                                        (0521) ;  DESCRIPTION:
                                        (0522) ;    Send repeated start condition and send slave address.
                                        (0523) ;
                                        (0524) ;-----------------------------------------------------------------------------
                                        (0525) ;
                                        (0526) ;  ARGUMENTS:
                                        (0527) ;    I2CHW_Temp_bAddr - Contains the slave address and transfer direction.
                                        (0528) ;
                                        (0529) ;  RETURNS:
                                        (0530) ;    I2CHW_Temp_bSTatus - nonZero if a slave responds to a request. Zero otherwise
                                        (0531) ;    Acc register contains non zero value for success (contents of the i2C_SCR reg)  0 indicates failure
                                        (0532) ;    Returns a zero if the repeat start results in a NAK by an addressed device.
                                        (0533) ;
                                        (0534) ;  SIDE EFFECTS:
                                        (0535) ;    The A and X registers may be modified by this or future implementations
                                        (0536) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0537) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0538) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0539) ;    functions.
                                        (0540) ;          
                                        (0541) ;    Currently only the page pointer registers listed below are modified: 
                                        (0542) ;          CUR_PP
                                        (0543) ;
                                        (0544) ;  THEORY of OPERATION or PROCEDURE:
                                        (0545) ;    Prepare to send start by setting SCl and SDA high.
                                        (0546) ;    must be followed directly by I2CHW_Temp_start.
                                        (0547) ;
                                        (0548) ;-----------------------------------------------------------------------------
                                        (0549)  I2CHW_Temp_fSendRepeatStart:
                                        (0550) _I2CHW_Temp_fSendRepeatStart:
                                        (0551)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0552) 	RAM_SETPAGE_CUR >I2CHW_Temp_bStatus
                                        (0553)     ;wait if the bus is already busy...
08B2: 08       PUSH  A                  (0554)     push  A
08B3: 55 03 00 MOV   [0x3],0x0          (0555)     mov   [I2CHW_Temp_bStatus], 0x00
                                        (0556) I2CMSCR_NotReady4:
08B6: 51 05    MOV   A,[0x5]            (0557)     mov    A, [I2CHW_Temp_RsrcStatus]                      ; test to see if previous command started ISR
08B8: 47 05 80 TST   [0x5],0x80         (0558)     tst    [I2CHW_Temp_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (0559)     ;mov   A, reg[I2CHW_Temp_MSCR]                         ;read the mscr register to look for pending master operations
                                        (0560)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (0561)           ;For multi master operations, a pening start or restart
                                        (0562)           ;request might be OK, the master might be waiting to
                                        (0563)           ;acquire the bus from another master
08BB: BF FA    JNZ   0x08B6             (0564)     jnz   I2CMSCR_NotReady4
08BD: 18       POP   A                  (0565)     pop   A
                                        (0566) 
                                        (0567) 
08BE: 64       ASL   A                  (0568)     asl   a                                                ; Shift address to the left
08BF: 79       DEC   X                  (0569)     dec   x                                                ; If zero, C flag will be set
08C0: C0 03    JC    0x08C4             (0570)     jc    I2C_DoRepeatStart                                ; Do a write if zero
08C2: 29 01    OR    A,0x1              (0571)     or    a,0x01                                           ; Set Read flag
                                        (0572) 
                                        (0573) I2C_DoRepeatStart:
                                        (0574)     ;here the path through the routine is dependent on the previous transmission.
                                        (0575)         ; 1. a slave being written too must have acked or nakk'ed the previous byte (generating a Byte complete
                                        (0576)         ; I2C interrupt
                                        (0577)         ; 2. the master must NAK the byte if he is reading from the slave.
                                        (0578)         ; We don't have to look at the status of the I2C block to see what is going on because if there was a
                                        (0579)         ; previous write to a slave it may have ack'ed or nak'ed so we set an address and attempt a repeat start
                                        (0580)         ; by setting the master restart bit and writing to I2C_SCR (I2C_TX)
                                        (0581)         ; if we are reading from theslave we would NAK it by clearing the I2C_ACKOUT bit and writing I2C_TX to the
                                        (0582)         ; I2C_SCR reg.  (same as if we were writing to slave).
                                        (0583)         ;
08C4: 60 D8    MOV   REG[0xD8],A        (0584)     mov   reg[I2CHW_Temp_DR], A
08C6: 53 04    MOV   [0x4],A            (0585)     mov   [I2CHW_Temp_SlaveAddr], A
08C8: 49 D9 04 TST   REG[0xD9],0x4      (0586)     tst       reg[I2CHW_Temp_MSCR], I2CM_MASTEROP          ;do we even have control of the bus?
08CB: A0 1C    JZ    0x08E8             (0587)     jz    notBusMaster1
08CD: 62 D9 02 MOV   REG[0xD9],0x2      
08D0: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0588)     ;SetI2CHW_Temp_MSCR  I2CM_RESTRT
                                        (0589)     ;mov   reg[I2CHW_Temp_MSCR], I2CM_RESTRT
                                        (0590)     ;SetI2CHW_Temp_SCR         I2C_TX                         ;even though the restart has been requested the state
                                        (0591)     ;mov      reg[I2CHW_Temp_SCR], I2C_TX                  ;even though the restart has been requested the state
                                        (0592)                                                                 ; machine is stalling the SCL and has to be 'released'
                                        (0593) ;IF I2CHW_Temp_THROTTLE_CLK_RATE
                                        (0594)     SetI2CHW_Temp_MSCR I2CM_RESTRT
                                        (0595)     SetI2CHW_Temp_SCR  0                                   ;getting a restart out requires a 0 into the SCR reg
                                        (0596) ;ELSE
                                        (0597) ;    mov   reg[I2CHW_Temp_MSCR], I2CM_RESTRT
                                        (0598) ;    mov   reg[I2CHW_Temp_SCR], 0                          ;getting a restart out requires a 0 into the SCR reg
                                        (0599) ;ENDIF
                                        (0600) 
                                        (0601) WaitRepStrtCompl:
08D3: 5D D7    MOV   A,REG[0xD7]        (0602)     mov   A,  reg[I2CHW_Temp_SCR]
08D5: 49 D7 01 TST   REG[0xD7],0x1      (0603)     tst   reg[I2CHW_Temp_SCR],I2C_BYTE_COMPL               ; Test to see if Slave ACKed
08D8: AF FA    JZ    0x08D3             (0604)     jz    WaitRepStrtCompl
08DA: 49 D7 02 TST   REG[0xD7],0x2      (0605)     tst   reg[I2CHW_Temp_SCR], I2C_LST_BIT
08DD: B0 07    JNZ   0x08E5             (0606)     jnz   Err_Exit_RepStart
08DF: 55 03 01 MOV   [0x3],0x1          (0607)     mov   [I2CHW_Temp_bStatus], 0x01
08E2: 50 01    MOV   A,0x1              (0608)     mov   A, 01
                                        (0609)     RAM_EPILOGUE RAM_USE_CLASS_4
08E4: 7F       RET                      (0610)     ret
                                        (0611) 
                                        (0612) Err_Exit_RepStart:
08E5: 50 00    MOV   A,0x0              (0613)     mov   A, 0
                                        (0614)     RAM_EPILOGUE RAM_USE_CLASS_4
08E7: 7F       RET                      (0615)     ret
                                        (0616) 
                                        (0617)  notBusMaster1:
                                        (0618)     ;SetI2CHW_Temp_MSCR 0
                                        (0619)     ;mov reg[I2CHW_Temp_MSCR], 0                           ;we certainly cant restart if we've not Master
                                        (0620)     ;WHAT else should be done for this case?  Some sort of improper operation is being attempted.
08E8: 50 00    MOV   A,0x0              (0621)     mov   A, 0
                                        (0622)     RAM_EPILOGUE RAM_USE_CLASS_4
08EA: 7F       RET                      (0623)     ret
08EB: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0624) 
                                        (0625) .ENDSECTION
                                        (0626) 
                                        (0627) .SECTION
                                        (0628) ;-----------------------------------------------------------------------------
                                        (0629) ;  FUNCTION NAME: I2CHW_Temp_fSendStart
                                        (0630) ;
                                        (0631) ;  DESCRIPTION:
                                        (0632) ;    Generates start condition and sends slave address.
                                        (0633) ;
                                        (0634) ;-----------------------------------------------------------------------------
                                        (0635) ;
                                        (0636) ;  ARGUMENTS:
                                        (0637) ;    A => Contains the slave address.
                                        (0638) ;
                                        (0639) ;  RETURNS:
                                        (0640) ;    I2CHW_Temp_bSTatus - nonZero if a slave responds to a request. Zero otherwise
                                        (0641) ;    Acc register contains non zero value for success (contents of the i2C_SCR reg)  0 indicates failure
                                        (0642) ;    Returns a zero if the repeat start results in a NAK by an addressed device.
                                        (0643) ;
                                        (0644) ;  SIDE EFFECTS:
                                        (0645) ;    The A and X registers may be modified by this or future implementations
                                        (0646) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0647) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0648) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0649) ;    functions.
                                        (0650) ;          
                                        (0651) ;    Currently only the page pointer registers listed below are modified: 
                                        (0652) ;          CUR_PP
                                        (0653) ;
                                        (0654) ;  THEORY of OPERATION or PROCEDURE:
                                        (0655) ;   Send start by setting SDA low while SCL is high. Set
                                        (0656) ;   SCL low in preparation to send address. 
                                        (0657) ;   Sends address, waits for byte complete
                                        (0658) ;   An address must be followed by a read or write of data if it was acked by a slave
                                        (0659) ;
                                        (0660) ;  WARNING: this routine will disable the I2C interrupt.  It will wait until the I2C_BYTE_COMPLETE
                                        (0661) ;   flag is set to return.
                                        (0662) ;
                                        (0663) ;
                                        (0664) ;-----------------------------------------------------------------------------
                                        (0665)  I2CHW_Temp_fSendStart:
                                        (0666) _I2CHW_Temp_fSendStart:
                                        (0667)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0668) 	RAM_SETPAGE_CUR >I2CHW_Temp_bStatus 
                                        (0669)     ;wait if the bus is already busy...
08EE: 08       PUSH  A                  (0670)     push  A
08EF: 55 03 00 MOV   [0x3],0x0          (0671)     mov   [I2CHW_Temp_bStatus], 0x00
                                        (0672) I2CMSCR_NotReady5:
08F2: 51 05    MOV   A,[0x5]            (0673)     mov    A, [I2CHW_Temp_RsrcStatus]                      ; test to see if previous command started ISR
08F4: 47 05 80 TST   [0x5],0x80         (0674)     tst    [I2CHW_Temp_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (0675)     ;mov   A, reg[I2CHW_Temp_MSCR]                         ;read the mscr register to look for pending master operations
                                        (0676)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (0677)           ;For multi master operations, a pening start or restart
                                        (0678)           ;request might be OK, the master might be waiting to
                                        (0679)           ;acquire the bus from another master
08F7: BF FA    JNZ   0x08F2             (0680)     jnz   I2CMSCR_NotReady5
08F9: 18       POP   A                  (0681)     pop   A
08FA: 41 DE FE AND   REG[0xDE],0xFE     
                                        (0682) 
                                        (0683) 
                                        (0684)     ; disable the interrupt
                                        (0685)         ; *** NOT REENABLED ***
                                        (0686)         ;
                                        (0687)     M8C_DisableIntMask I2CHW_Temp_INT_REG, I2CHW_Temp_INT_MASK
08FD: 49 D7 01 TST   REG[0xD7],0x1      (0688)     tst   reg[I2CHW_Temp_SCR],I2C_BYTE_COMPL               ;If there is a pending BYTE_COMPL here
                                        (0689)                                                                 ;it is highly probable that a start is not the
                                        (0690)                                                                                                                     ;correct thing to do.
                                        (0691)                                                                                                                     ;leaving
0900: B0 20    JNZ   0x0921             (0692)     jnz   Err_Exit_Start
                                        (0693) 
0902: 64       ASL   A                  (0694)     asl   a                                                ; Shift address to the left
0903: 79       DEC   X                  (0695)     dec   x                                                ; If zero, C flag will be set
0904: C0 03    JC    0x0908             (0696)     jc    I2C_SndWRStart                                   ; Do a write if zero
0906: 29 01    OR    A,0x1              (0697)     or    a,0x01                                           ; Set Read flag
                                        (0698) I2C_SndWRStart:
0908: 60 D8    MOV   REG[0xD8],A        (0699)     mov   reg[I2CHW_Temp_DR], A
090A: 53 04    MOV   [0x4],A            (0700)     mov   [I2CHW_Temp_SlaveAddr], A
090C: 62 D9 01 MOV   REG[0xD9],0x1      
                                        (0701)     ;SetI2CHW_Temp_MSCR, I2CM_SNDSTRT
                                        (0702)     ;mov   reg[I2CHW_Temp_MSCR], I2CM_SNDSTRT
                                        (0703) 
                                        (0704) ;IF I2CHW_Temp_THROTTLE_CLK_RATE
                                        (0705)     SetI2CHW_Temp_MSCR I2CM_SNDSTRT
                                        (0706) ;ELSE
                                        (0707) ;    mov   reg[I2CHW_Temp_MSCR], I2CM_SNDSTRT
                                        (0708) ;ENDIF
                                        (0709) 
                                        (0710) 
                                        (0711) WaitStrtByteCompl:
090F: 5D D7    MOV   A,REG[0xD7]        (0712)     mov   A,  reg[I2CHW_Temp_SCR]
0911: 49 D7 01 TST   REG[0xD7],0x1      (0713)     tst   reg[I2CHW_Temp_SCR],I2C_BYTE_COMPL               ; Test to see if Slave ACKed
0914: AF FA    JZ    0x090F             (0714)     jz    WaitStrtByteCompl
0916: 49 D7 02 TST   REG[0xD7],0x2      (0715)     tst   reg[I2CHW_Temp_SCR], I2C_LST_BIT
0919: B0 07    JNZ   0x0921             (0716)     jnz   Err_Exit_Start
091B: 55 03 01 MOV   [0x3],0x1          (0717)     mov   [I2CHW_Temp_bStatus], 0x01
091E: 50 01    MOV   A,0x1              (0718)     mov   A, 01
                                        (0719)     RAM_EPILOGUE RAM_USE_CLASS_4
0920: 7F       RET                      (0720)     ret
                                        (0721) Err_Exit_Start:
0921: 50 00    MOV   A,0x0              (0722)     mov   A, 0
                                        (0723)     RAM_EPILOGUE RAM_USE_CLASS_4
0923: 7F       RET                      (0724)     ret
0924: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0725) 
                                        (0726) I2C_DoStart:
                                        (0727)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0728)     RAM_SETPAGE_CUR >I2CHW_Temp_SlaveAddr
                                        (0729)     ;here we are not required to test for master operation since we are only attempting to gain control of the bus
                                        (0730)     ; by attempting to assert a Start
                                        (0731)     
0927: 60 D8    MOV   REG[0xD8],A        (0732)     mov   reg[I2CHW_Temp_DR], A
0929: 53 04    MOV   [0x4],A            (0733)     mov   [I2CHW_Temp_SlaveAddr], A
092B: 62 D9 01 MOV   REG[0xD9],0x1      
                                        (0734)     ;SetI2CHW_Temp_MSCR  I2CM_SNDSTRT
                                        (0735)     ;mov   reg[I2CHW_Temp_MSCR], I2CM_SNDSTRT
                                        (0736) 
                                        (0737) ;IF I2CHW_Temp_THROTTLE_CLK_RATE
                                        (0738)     SetI2CHW_Temp_MSCR I2CM_SNDSTRT
                                        (0739) ;ELSE
                                        (0740) ;    mov   reg[I2CHW_Temp_MSCR], I2CM_SNDSTRT
                                        (0741) ;ENDIF
                                        (0742)     RAM_EPILOGUE RAM_USE_CLASS_4
092E: 7F       RET                      (0743)     ret
092F: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0744) ;
                                        (0745) ;   DO NOT PLACE
                                        (0746) ;   .SECTION
                                        (0747) ;   .ENDSECTION
                                        (0748) ;   _fSendStart USES CODE BELOW
                                        (0749) ;
                                        (0750) ;-----------------------------------------------------------------------------
                                        (0751) ;  FUNCTION NAME: I2CHW_Temp_fWrite
                                        (0752) ;
                                        (0753) ;  DESCRIPTION:
                                        (0754) ;    Writes a byte to the I2C master bus.
                                        (0755) ;
                                        (0756) ;-----------------------------------------------------------------------------
                                        (0757) ;
                                        (0758) ;  ARGUMENTS:
                                        (0759) ;    A contains Data to be written to I2C slave.
                                        (0760) ;
                                        (0761) ;  RETURNS:
                                        (0762) ;    1 If ACKed, else 0
                                        (0763) ;
                                        (0764) ;  SIDE EFFECTS:
                                        (0765) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0766) ;
                                        (0767) ; - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0768) ;
                                        (0769) ;  FUNCTION NAME: I2CHW_Temp_fWrite
                                        (0770) ;
                                        (0771) ;  DESCRIPTION:
                                        (0772) ;    Writes a data byte to the I2C master bus. 
                                        (0773) ;
                                        (0774) ;  ARGUMENTS:
                                        (0775) ;    Reg A contains slave address.
                                        (0776) ;    I2CHW_Temp_bData - Contains data to be transmitted.
                                        (0777) ;
                                        (0778) ;  RETURNS:
                                        (0779) ;    I2CHW_Temp_bStatus - Cleared if a slave responds to a request. Set otherwise
                                        (0780) ;
                                        (0781) ;  SIDE EFFECTS:
                                        (0782) ;    The A and X registers may be modified by this or future implementations
                                        (0783) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0784) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0785) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0786) ;    functions.
                                        (0787) ;          
                                        (0788) ;    Currently only the page pointer registers listed below are modified: 
                                        (0789) ;          CUR_PP
                                        (0790) ;
                                        (0791) ;    Send data byte to slave. .
                                        (0792) ;
                                        (0793) ;   WARNING: this routine will disable the I2C interrupt.  It will wait until the I2C_BYTE_COMPLETE
                                        (0794) ;    flag is set to return.
                                        (0795) ;
                                        (0796)  I2CHW_Temp_fWrite:
                                        (0797) _I2CHW_Temp_fWrite:
                                        (0798)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0799) 	RAM_SETPAGE_CUR >I2CHW_Temp_bStatus
                                        (0800)     ; disable the interrupt
                                        (0801)         ; *** NOT REENABLED ***
                                        (0802)         ;
0932: 60 D8    MOV   REG[0xD8],A        (0803)     mov   reg[I2CHW_Temp_DR],A                             ; Put data in Data Reg
0934: 41 DE FE AND   REG[0xDE],0xFE     
                                        (0804)     M8C_DisableIntMask I2CHW_Temp_INT_REG, I2CHW_Temp_INT_MASK
0937: 5D D9    MOV   A,REG[0xD9]        (0805)     mov   A,  reg[I2CHW_Temp_MSCR]                            ;MSCR into A incase there is an error here
0939: 49 D9 04 TST   REG[0xD9],0x4      (0806)     tst   reg[I2CHW_Temp_MSCR],I2CM_MASTEROP               ;Do we have control of the bus?
093C: A0 19    JZ    0x0956             (0807)     jz    Err_Exit_fWrite
                                        (0808) 
093E: 55 03 00 MOV   [0x3],0x0          (0809)     mov   [I2CHW_Temp_bStatus],0x00                        ; Clear ACK flag
0941: 62 D7 04 MOV   REG[0xD7],0x4      
                                        (0810)     ;SetI2CHW_Temp_SCR I2C_TX
                                        (0811)     ;mov   reg[I2CHW_Temp_SCR], I2C_TX                     ; Put data in Data Reg
                                        (0812) 
                                        (0813) ;IF I2CHW_Temp_THROTTLE_CLK_RATE
                                        (0814)         SetI2CHW_Temp_SCR I2C_TX                           ; Put data in Data Reg
                                        (0815) ;ELSE
                                        (0816) ;    mov   reg[I2CHW_Temp_SCR], I2C_TX                     ; Put data in Data Reg
                                        (0817) ;ENDIF
                                        (0818) 
                                        (0819) 
                                        (0820) I2CHW_Temp_write:
                                        (0821) _I2CHW_Temp_write:
                                        (0822) ;    mov   reg[I2CHW_Temp_SCR],A                           ; Put data in bData
                                        (0823) ;   jmp   I2CHW_Temp_get_ack                               ; This jump is not required since it falls
                                        (0824) 
                                        (0825) WaitTXByteCompl:
0944: 5D D7    MOV   A,REG[0xD7]        (0826)     mov   A, reg[I2CHW_Temp_SCR]
0946: 49 D7 01 TST   REG[0xD7],0x1      (0827)     tst   reg[I2CHW_Temp_SCR],I2C_BYTE_COMPL               ; Test to see if Slave ACKed
0949: AF FA    JZ    0x0944             (0828)     jz    WaitTXByteCompl
094B: 49 D7 02 TST   REG[0xD7],0x2      (0829)     tst   reg[I2CHW_Temp_SCR], I2C_LST_BIT
094E: B0 07    JNZ   0x0956             (0830)     jnz   Err_Exit_fWrite
0950: 55 03 FF MOV   [0x3],0xFF         (0831)     mov   [I2CHW_Temp_bStatus], 0xff
0953: 50 01    MOV   A,0x1              (0832)     mov   A, 01
                                        (0833)     RAM_EPILOGUE RAM_USE_CLASS_4
0955: 7F       RET                      (0834)     ret
                                        (0835) 
                                        (0836) Err_Exit_fWrite:
0956: 50 00    MOV   A,0x0              (0837)     mov   A, 0
0958: 53 03    MOV   [0x3],A            (0838)     mov   [I2CHW_Temp_bStatus], A
                                        (0839)     RAM_EPILOGUE RAM_USE_CLASS_4
095A: 7F       RET                      (0840)     ret
095B: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0841) 
                                        (0842) .ENDSECTION
                                        (0843) 
                                        (0844) .SECTION
                                        (0845) ;-----------------------------------------------------------------------------
                                        (0846) ;  FUNCTION NAME: I2CHW_Temp_get_ack
                                        (0847) ;
                                        (0848) ;  DESCRIPTION:
                                        (0849) ;    Get slave acknowledge response. Used to poll for I2C_BYTE_COMPL and then test Ack (I2C_LST_BIT)
                                        (0850) ;
                                        (0851) ;-----------------------------------------------------------------------------
                                        (0852) ;
                                        (0853) ;  ARGUMENTS:
                                        (0854) ;
                                        (0855) ;  RETURNS:
                                        (0856) ;    Sets flag in I2CHW_Temp_bStatus if ACKed by Slave.  !!!
                                        (0857) ;
                                        (0858) ;  SIDE EFFECTS:
                                        (0859) ;    The A and X registers may be modified by this or future implementations
                                        (0860) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0861) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0862) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0863) ;    functions.
                                        (0864) ;          
                                        (0865) ;    Currently only the page pointer registers listed below are modified: 
                                        (0866) ;          CUR_PP
                                        (0867) ;
                                        (0868) ;    Do the ack clock and check for Slave ACK
                                        (0869) ;
                                        (0870) I2CHW_Temp_get_ack:
                                        (0871) _I2CHW_Temp_get_ack:
                                        (0872)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0873) 	RAM_SETPAGE_CUR >I2CHW_Temp_bStatus
095E: 26 03 FE AND   [0x3],0xFE         (0874)     and [I2CHW_Temp_bStatus], ~I2CHW_Temp_SLAVE_ACKed
0961: 49 D7 01 TST   REG[0xD7],0x1      (0875)     tst reg[I2CHW_Temp_SCR], I2C_BYTE_COMPL
0964: BF F6    JNZ   0x095B             (0876)     jnz I2CHW_Temp_get_ack
0966: 49 D7 02 TST   REG[0xD7],0x2      (0877)     tst reg[I2CHW_Temp_SCR], I2C_LST_BIT
0969: B0 04    JNZ   0x096E             (0878)     jnz notAcked
096B: 2E 03 01 OR    [0x3],0x1          (0879)     or [I2CHW_Temp_bStatus], I2CHW_Temp_SLAVE_ACKed
                                        (0880) notAcked:
                                        (0881)     RAM_EPILOGUE RAM_USE_CLASS_4
096E: 7F       RET                      (0882)     ret
096F: 62 D0 00 MOV   REG[0xD0],0x0      
0972: 41 DE FE AND   REG[0xDE],0xFE     
                                        (0883) 
                                        (0884) .ENDSECTION
                                        (0885) 
                                        (0886) .SECTION
                                        (0887) 
                                        (0888) ;-----------------------------------------------------------------------------
                                        (0889) ;  FUNCTION NAME: I2CHW_Temp_bRead
                                        (0890) ;
                                        (0891) ;  DESCRIPTION:
                                        (0892) ;    Reads 1 data byte from the I2C master bus.
                                        (0893) ;
                                        (0894) ;-----------------------------------------------------------------------------
                                        (0895) ;
                                        (0896) ;  ARGUMENTS:
                                        (0897) ;    Reg A Contains the Slave Address.
                                        (0898) ;    I2CHW_Temp_bStatus - Set for no ack to be followed by stop.
                                        (0899) ;    Clear for ack to indicate more data to follow.
                                        (0900) ;
                                        (0901) ;  RETURNS:
                                        (0902) ;    I2CHW_Temp_bData - Contains received data.
                                        (0903) ;
                                        (0904) ;  SIDE EFFECTS:
                                        (0905) ;    The A and X registers may be modified by this or future implementations
                                        (0906) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0907) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0908) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0909) ;    functions.
                                        (0910) ;          
                                        (0911) ;    Currently only the page pointer registers listed below are modified: 
                                        (0912) ;          CUR_PP
                                        (0913) ;
                                        (0914) ;    Must be followed by I2CHW_Temp_put_ack.
                                        (0915) ;    The I2CHW_Temp interrupt should be disabled since this routine will poll the
                                        (0916) ;    reg[I2CHW_Temp_SCR] to determine when a byte is available
                                        (0917) ;
                                        (0918) ;   WARNING: this routine will disable the I2C interrupt.  It will wait until the I2C_BYTE_COMPLETE
                                        (0919) ;    flag is set to return.
                                        (0920) ;
                                        (0921) I2CHW_Temp_bRead:
                                        (0922) _I2CHW_Temp_bRead:
                                        (0923)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0924) 	RAM_SETPAGE_CUR >I2CHW_Temp_bStatus
                                        (0925)     ; disable the interrupt
                                        (0926)     ; *** NOT REENABLED ***
                                        (0927)     ;
                                        (0928)     M8C_DisableIntMask I2CHW_Temp_INT_REG, I2CHW_Temp_INT_MASK
0975: 49 D9 04 TST   REG[0xD9],0x4      (0929)     tst       reg[I2CHW_Temp_MSCR], I2CM_MASTEROP          ;do we even have control of the bus?
0978: A0 28    JZ    0x09A1             (0930)     jz    notBusMaster2
                                        (0931) 
097A: 55 03 00 MOV   [0x3],0x0          (0932)     mov   [I2CHW_Temp_bStatus],0x00                        ; Clear ACK flag
                                        (0933)     ;or    I2CHW_Temp_SEND_ACK                             ; Set ACK flag
                                        (0934) ;
                                        (0935) ; Check for the special case of the first read after and address is sent
                                        (0936) ;
                                        (0937) 
097D: 08       PUSH  A                  (0938)     push  A                                                ;preserve the information about wether to ACK or NAK this byte
097E: 5D D7    MOV   A,REG[0xD7]        (0939)     mov   A, reg[I2CHW_Temp_SCR]
0980: 49 D7 08 TST   REG[0xD7],0x8      (0940)     tst   reg[I2CHW_Temp_SCR], I2C_ADDRIN
0983: A0 04    JZ    0x0988             (0941)     jz    WaitRXByteCompl                                  ;addr bit not set then this is a normal read
0985: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0942)     ;SetI2CHW_Temp_SCR 0
                                        (0943)     ;mov   reg[I2CHW_Temp_SCR], 0                          ;clear the I2C_ADDR bit (to unstall SCL) & wait for next byte
                                        (0944) 
                                        (0945) ;IF I2CHW_Temp_THROTTLE_CLK_RATE
                                        (0946)     SetI2CHW_Temp_SCR 0                                    ;clear the I2C_ADDR bit (to unstall SCL) & wait for next byte
                                        (0947) ;ELSE
                                        (0948) ;    mov   reg[I2CHW_Temp_SCR], 0                          ;clear the I2C_ADDR bit (to unstall SCL) & wait for next byte
                                        (0949) ;ENDIF
                                        (0950)                                                            ; through to I2CHW_Temp_put_ack.
                                        (0951) 
                                        (0952)     ;must DROP through to send an Ack and another byte,
                                        (0953)     ;to stop reading we NAK the slave
                                        (0954) WaitRXByteCompl:
0988: 49 D7 01 TST   REG[0xD7],0x1      (0955)     tst   reg[I2CHW_Temp_SCR],I2C_BYTE_COMPL               ; Test to see if Slave ACKed
098B: AF FC    JZ    0x0988             (0956)     jz    WaitRXByteCompl
                                        (0957) 
098D: 18       POP   A                  (0958)     pop   A                                                ;recover the saved ACK/NAK flag
098E: 21 FF    AND   A,0xFF             (0959)     and   A,0xFF                                           ; Is Ack flag set"
0990: A0 0A    JZ    0x099B             (0960)     jz    exit_bRead_NOACK                                 ; Don't ACK
                                        (0961) 
                                        (0962)         ;now if the ACK flag was set, Ack the data which will release the bus and start the next byte in
                                        (0963)         ;otherwise do NOTHING to the SCR reg.  This will allow the calling routine to generate a repeat start
                                        (0964)         ;or a stop depending on it's preference.
                                        (0965) 
                                        (0966) 
0992: 5D D8    MOV   A,REG[0xD8]        (0967)     mov   A, reg[I2CHW_Temp_DR]                            ; Record data received
0994: 62 D7 10 MOV   REG[0xD7],0x10     
                                        (0968)     ;SetI2CHW_Temp_SCR I2C_ACKOUT
                                        (0969)     ;mov   reg[I2CHW_Temp_SCR], I2C_ACKOUT                 ; Record data received
                                        (0970) 
                                        (0971) ;IF I2CHW_Temp_THROTTLE_CLK_RATE
                                        (0972)     SetI2CHW_Temp_SCR I2C_ACKOUT                           ; Record data received
                                        (0973) ;ELSE
                                        (0974) ;    mov   reg[I2CHW_Temp_SCR], I2C_ACKOUT                 ; Record data received
                                        (0975) ;ENDIF
                                        (0976) 
0997: 55 03 01 MOV   [0x3],0x1          (0977)     mov   [I2CHW_Temp_bStatus],0x01                        ; Clear ACK flag
                                        (0978)     RAM_EPILOGUE RAM_USE_CLASS_4
099A: 7F       RET                      (0979)     ret
                                        (0980) 
                                        (0981) exit_bRead_NOACK:
099B: 5D D8    MOV   A,REG[0xD8]        (0982)     mov   A, reg[I2CHW_Temp_DR]                            ; Record data received
                                        (0983)     ; send no Ack or Nak, the calling routine will have to decide to NAK or execute a repeat start.
                                        (0984)     ; sending nothing leaves the bus held in wait until a decision is made.
099D: 55 03 00 MOV   [0x3],0x0          (0985)     mov   [I2CHW_Temp_bStatus],0x00                        ; Clear ACK flag
                                        (0986)     RAM_EPILOGUE RAM_USE_CLASS_4
09A0: 7F       RET                      (0987)     ret
                                        (0988) 
                                        (0989) notBusMaster2:
09A1: 55 03 FF MOV   [0x3],0xFF         (0990)    mov   [I2CHW_Temp_bStatus], 0xff
                                        (0991)    ;SetI2CHW_Temp_SCR 0
                                        (0992)    ;mov          reg[I2CHW_Temp_MSCR], 0                     ;we certainly cant restart if we've not Master
                                        (0993)    ;WHAT else should be done for this case?  Some sort of improper operation is being attempted.
                                        (0994)    RAM_EPILOGUE RAM_USE_CLASS_4
09A4: 7F       RET                      (0995)    ret
                                        (0996) 
                                        (0997) .ENDSECTION
                                        (0998) 
                                        (0999) 
                                        (1000) .SECTION
                                        (1001) ;-----------------------------------------------------------------------------
                                        (1002) ;  FUNCTION NAME: I2CHW_Temp_SendStop
                                        (1003) ;
                                        (1004) ;  DESCRIPTION:
                                        (1005) ;    Assert stop condition.
                                        (1006) ;
                                        (1007) ;-----------------------------------------------------------------------------
                                        (1008) ;
                                        (1009) ;  ARGUMENTS: none
                                        (1010) ;
                                        (1011) ;  RETURNS: none
                                        (1012) ;
                                        (1013) ;  SIDE EFFECTS:
                                        (1014) ;    The A and X registers may be modified by this or future implementations
                                        (1015) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1016) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1017) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1018) ;    functions.
                                        (1019) ;
                                        (1020) ;  THEORY of OPERATION or PROCEDURE:
                                        (1021) ;     Send stop by releasing SDA high while SCL high. When in Master Read Mode, this
                                        (1022) ;     is done by nak'ing a read from the slave, in Master Write Mode this is done by clearing
                                        (1023) ;     the I2C_TX bit in  reg[I2CHW_Temp_SCR].  In either case this is a zero written to
                                        (1024) ;     reg[I2CHW_Temp_SCR].
                                        (1025) ;
                                        (1026)  I2CHW_Temp_SendStop:
                                        (1027) _I2CHW_Temp_SendStop:
                                        (1028)     RAM_PROLOGUE RAM_USE_CLASS_1
09A5: 49 D9 04 TST   REG[0xD9],0x4      (1029)     tst   reg[I2CHW_Temp_MSCR], I2CM_MASTEROP              ;do we even have control of the bus?
09A8: A0 04    JZ    0x09AD             (1030)     jz    notBusMaster3
09AA: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (1031)     ;SetI2CHW_Temp_SCR 0
                                        (1032)     ;mov  reg[I2CHW_Temp_SCR], 0
                                        (1033) ;IF I2CHW_Temp_THROTTLE_CLK_RATE
                                        (1034)     SetI2CHW_Temp_SCR 0                                    ; Put data in Data Reg
                                        (1035) ;ELSE
                                        (1036) ;    mov   reg[I2CHW_Temp_SCR], 0                          ; Put data in Data Reg
                                        (1037) ;ENDIF
                                        (1038) 
                                        (1039) notBusMaster3:
                                        (1040)     RAM_EPILOGUE RAM_USE_CLASS_1
09AD: 7F       RET                      (1041)     ret
09AE: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (1042) .ENDSECTION
                                        (1043) 
                                        (1044) .SECTION
                                        (1045) ;-----------------------------------------------------------------------------
                                        (1046) ;  FUNCTION NAME: I2CHW_Temp_bReadBusStatus
                                        (1047) ;
                                        (1048) ;  DESCRIPTION:
                                        (1049) ;     Returns the Status bits in the bStatus Register
                                        (1050) ;
                                        (1051) ;-----------------------------------------------------------------------------
                                        (1052) ;
                                        (1053) ;  ARGUMENTS:
                                        (1054) ;
                                        (1055) ;  RETURNS:
                                        (1056) ;     BYTE  bStatus -  Bus status data.  Use the following defined bits
                                        (1057) ;     returned in A.
                                        (1058) ;       I2CHW_Temp_RepStart:                equ  0x01
                                        (1059) ;       I2CHW_Temp_NoStop:                  equ  0x02
                                        (1060) ;       I2CHW_Temp_NAKnextWr:               equ  0x04
                                        (1061) ;
                                        (1062) ;  SIDE EFFECTS:
                                        (1063) ;    The A and X registers may be modified by this or future implementations
                                        (1064) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1065) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1066) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1067) ;    functions.
                                        (1068) ;          
                                        (1069) ;  THEORY of OPERATION or PROCEDURE:
                                        (1070) ;     Read the Bus Status register.
                                        (1071) ;
                                        (1072) 
                                        (1073)  I2CHW_Temp_bReadBusStatus:
                                        (1074) _I2CHW_Temp_bReadBusStatus:
                                        (1075)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (1076)    RAM_SETPAGE_CUR >I2CHW_Temp_bStatus				                 ;Set the Page Pointer for LMM
09B1: 51 03    MOV   A,[0x3]            (1077)    mov   A, [I2CHW_Temp_bStatus]                      ;return the status in A
                                        (1078)    RAM_EPILOGUE RAM_USE_CLASS_4
09B3: 7F       RET                      (1079)    ret
                                        (1080) 
                                        (1081) .ENDSECTION
                                        (1082) 
                                        (1083) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (1084) .SECTION
                                        (1085) ;-----------------------------------------------------------------------------
                                        (1086) ;  FUNCTION NAME: I2CHW_Temp_fReadBytes
                                        (1087) ;
                                        (1088) ;  DESCRIPTION:
                                        (1089) ;
                                        (1090) ;-----------------------------------------------------------------------------
                                        (1091) ;
                                        (1092) ;  ARGUMENTS:
                                        (1093) ;      A => Address of slave
                                        (1094) ;      X => Pointer to other arguments.
                                        (1095) ;    [x] => LSB of Array address to put data in.
                                        (1096) ;  [X-1] => MSB of Array address to put data in (ignorned)
                                        (1097) ;  [X-2] => Count of bytes to read.
                                        (1098) ;  [X-3] => Mode flags that allow the programmer to set flags
                                        (1099) ;           to determine if:
                                        (1100) ;             0x01 => Use RepeatStart instead of Start
                                        (1101) ;             0x02 => Don't send Stop
                                        (1102) ;
                                        (1103) ;  RETURNS:       None
                                        (1104) ;
                                        (1105) ;  SIDE EFFECTS:
                                        (1106) ;    The A and X registers may be modified by this or future implementations
                                        (1107) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1108) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1109) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1110) ;    functions.
                                        (1111) ;          
                                        (1112) ;    Currently only the page pointer registers listed below are modified: 
                                        (1113) ;          CUR_PP
                                        (1114) ;
                                        (1115) ;  THEORY of OPERATION or PROCEDURE:
                                        (1116) ;    I2C and block must be operational.
                                        (1117) ;    This routine will enable the I2C interrupt!
                                        (1118) ;    If the I2CHW_ISR_ACTIVE indicates that the I2CHW_ISR is already running this routine will
                                        (1119) ;    pend on the ISR_ACTIVE bit until it can run
                                        (1120) ;
                                        (1121) IF	(TOOLCHAIN & HITECH)
                                        (1122) RxArray:      set   0
                                        (1123) RxByteCount:  set  -2
                                        (1124) RxMode:       set  -3
                                        (1125) ELSE
                                        (1126) RxArray:      equ   0
                                        (1127) RxByteCount:  equ  -2
                                        (1128) RxMode:       equ  -3
                                        (1129) ENDIF
                                        (1130) 
                                        (1131) 
                                        (1132)  I2CHW_Temp_fReadBytes:
                                        (1133)     push  A
                                        (1134) I2CMSCR_NotReady1Smm:
                                        (1135)         mov    A, [I2CHW_Temp_RsrcStatus]                  ; test to see if previous command started ISR
                                        (1136)         tst    [I2CHW_Temp_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (1137)     ;mov   A, reg[I2CHW_Temp_MSCR]                         ;read the mscr register to look for pending master operations
                                        (1138)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (1139)           ;For multi master operations, a pening start or restart
                                        (1140)           ;request might be OK, the master might be waiting to
                                        (1141)           ;acquire the bus from another master
                                        (1142)         jnz   I2CMSCR_NotReady1Smm
                                        (1143)     pop   A
                                        (1144)         or    [I2CHW_Temp_RsrcStatus], I2CHW_ISR_ACTIVE    ; flag set here and cleared by ISR
                                        (1145)     asl   A                                                ; Shift address to the left to make
                                        (1146)                                                            ; a complete byte with the R/W bit.
                                        (1147)     or    A,0x01                                           ; OR the address with the Read bit.
                                        (1148)     mov   [I2CHW_Temp_SlaveAddr], A                        ; preserve addr+r/w state for the ISR to use
                                        (1149)     mov   reg[I2CHW_Temp_DR], A                            ; put the write addr into the I2C_DR reg
                                        (1150)     mov   [I2CHW_Temp_bStatus],0x00                        ; Clear all flags
                                        (1151)     mov   A, [X+RxMode]                                                             ; place the RxMode in status so ISR can access it
                                        (1152)     mov   [I2CHW_Temp_bStatus],A
                                        (1153)     ;
                                        (1154)         ;we must now initialize a read buffer using I2CHW_Temp_InitWrite
                                        (1155)         ;
                                        (1156)         push   X                                                ;preserve since it's used later
                                        (1157)         mov    A, [X+RxByteCount]                               ;get the write buf size
                                        (1158)         push   A
                                        (1159)         push   A                                                                                            ;this will be ignored
                                        (1160)         mov    A, [X+RxArray]                                   ;get the write buf addr
                                        (1161)         push   A
                                        (1162)         mov    X, sp
                                        (1163)         dec    X
                                        (1164)         call  I2CHW_Temp_InitWrite                         ;sets the addr and byte count to write to
                                        (1165)         add SP, -3
                                        (1166)         pop X                                                   ;restore X to be used for the rest of this routine
                                        (1167) 
                                        (1168)     mov   A,[I2CHW_Temp_SlaveAddr]
                                        (1169)     tst   [x+RxMode],I2CHW_Temp_RepStart
                                        (1170)     jnz   DoRestartRxSmm
                                        (1171)     tst   reg[I2CHW_Temp_SCR], I2C_BYTE_COMPL              ; indicates the I2C bus is stalled
                                        (1172)     jnz   DoRestartRxSmm
                                        (1173)     call  I2C_DoStart                                      ; Send a start and address.
                                        (1174)     jmp   CheckRxAckSmm
                                        (1175) DoRestartRxSmm:
                                        (1176)     call  I2CHW_Temp_DoBufferRepeatStart                           ; Send a repeat start and address.
                                        (1177)         ;note that REPEATSTART can only be used if this master currently has control of the bus and is at the end
                                        (1178)         ; of or ending the current data transmission/reception.  This also requres that the software (this UM)
                                        (1179)         ; as a whole be able to detect that a stop has not been sent previously in this transmission.
                                        (1180) 
                                        (1181) CheckRxAckSmm:                                                ; Test to see if Slave ACKed
                                        (1182)         ;nothing to do here, a start and address are being transmitted, wait for the ISR to pick up, when it
                                        (1183)         ;is finished.
                                        (1184) ;End_RD:
                                        (1185)     ret
                                        (1186) 
                                        (1187) .ENDSECTION
                                        (1188) 
                                        (1189) .SECTION
                                        (1190) ;-----------------------------------------------------------------------------
                                        (1191) ;  FUNCTION NAME: I2CHW_Temp_bWriteBytes
                                        (1192) ;
                                        (1193) ;  DESCRIPTION:
                                        (1194) ;    Write multiple data bits to slave device.
                                        (1195) ;
                                        (1196) ;-----------------------------------------------------------------------------
                                        (1197) ;
                                        (1198) ;  ARGUMENTS:
                                        (1199) ;     A => Address of slave
                                        (1200) ;     X => Pointer to other arguments.
                                        (1201) ;   [x] => LSB of Array address to put data in.
                                        (1202) ; [X-1] => MSB of Array address to put data in (ignorned)
                                        (1203) ; [X-2] => Count of bytes to write.
                                        (1204) ; [X-3] => Mode flags that allow the programmer to set flags
                                        (1205) ;          to determine if:
                                        (1206) ;              0x01 => Use RePeatStart instead of Start
                                        (1207) ;              0x02 => Don't send Stop
                                        (1208) ;
                                        (1209) ;
                                        (1210) ;  RETURNS:     None
                                        (1211) ;
                                        (1212) ;  SIDE EFFECTS:
                                        (1213) ;    The A and X registers may be modified by this or future implementations
                                        (1214) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1215) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1216) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1217) ;    functions.
                                        (1218) ;          
                                        (1219) IF	(TOOLCHAIN & HITECH)
                                        (1220) TxArray:      set   0
                                        (1221) TxByteCount:  set  -2
                                        (1222) TxMode:       set  -3
                                        (1223) ELSE
                                        (1224) TxArray:      equ   0
                                        (1225) TxByteCount:  equ  -2
                                        (1226) TxMode:       equ  -3
                                        (1227) ENDIF
                                        (1228) 
                                        (1229)  I2CHW_Temp_bWriteBytes:
                                        (1230)     push  A
                                        (1231) I2CMSCR_NotReady2Smm:
                                        (1232)         mov    A, [I2CHW_Temp_RsrcStatus]                  ; test to see if previous command started ISR
                                        (1233)         tst    [I2CHW_Temp_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (1234)     ;mov   A, reg[I2CHW_Temp_MSCR]                         ;read the mscr register to look for pending master operations
                                        (1235)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (1236)           ;For multi master operations, a pening start or restart
                                        (1237)           ;request might be OK, the master might be waiting to
                                        (1238)           ;acquire the bus from another master
                                        (1239)         jnz   I2CMSCR_NotReady2Smm
                                        (1240)     pop   A
                                        (1241)         or    [I2CHW_Temp_RsrcStatus], I2CHW_ISR_ACTIVE    ; flag set here and cleared at end of ISR
                                        (1242)     asl   A                                                ; Shift address to the left to make
                                        (1243)                                                            ; a complete byte with the R/W bit.
                                        (1244)                                                            ; The ASL takes care of clearing bit 0.
                                        (1245)     mov   [I2CHW_Temp_bStatus],0x00                        ; Clear all flags
                                        (1246)     mov   [I2CHW_Temp_SlaveAddr], A                        ; preserve addr+r/w state for the ISR to use
                                        (1247)     mov   reg[I2CHW_Temp_DR], A                            ; put the write addr into the I2C_DR reg
                                        (1248)     mov   A, [X+TxMode]                                                             ; place the TxMode in status so ISR can access it
                                        (1249)     mov   [I2CHW_Temp_bStatus],A
                                        (1250)     ;
                                        (1251)         ;we must now initialize a read buffer using I2CHW_Temp_InitWrite
                                        (1252)         ;
                                        (1253)         push   X                                                ;preserve since it's used later
                                        (1254)         inc    [X+TxByteCount]                                 ;increase this by one since the init routine will decrement it by 1
                                        (1255)                                                                 ;but the ISR understands the original count passed (sigh...)(F.O.E.O.)
                                        (1256)         mov    A, [X+TxByteCount]                               ;get the write buf size
                                        (1257)         push   A
                                        (1258)         push   A                                                                                            ;this will be ignored
                                        (1259)         mov    A, [X+TxArray]                                   ;get the write buf addr
                                        (1260)         push   A
                                        (1261)         mov    X, sp
                                        (1262)         dec    X
                                        (1263)         call  I2CHW_Temp_InitRamRead                       ;sets the addr and byte count to write to
                                        (1264)         add    SP, -3
                                        (1265)         pop    X                                                ;restore X to be used for the rest of this routine
                                        (1266)     ;and  [I2CHW_Temp_RsrcStatus],~I2C_READFLASH           ;shouldn't be needed should have been taken care of in InitRamRead routine
                                        (1267) 
                                        (1268) 
                                        (1269)     mov   A,[I2CHW_Temp_SlaveAddr]
                                        (1270)     tst   [x+TxMode],I2CHW_Temp_RepStart
                                        (1271)     jnz   DoRestartTxSmm
                                        (1272)     tst   reg[I2CHW_Temp_SCR], I2C_BYTE_COMPL              ; indicates the I2C bus is stalled
                                        (1273)     jnz   DoRestartRxSmm
                                        (1274)     call  I2C_DoStart                                      ; Send a start and address.
                                        (1275)     jmp   DoTxAckSmm
                                        (1276) DoRestartTxSmm:
                                        (1277)     call  I2CHW_Temp_DoBufferRepeatStart                           ; Send a repeat start and address.
                                        (1278) DoTxAckSmm:
                                        (1279) 
                                        (1280) 
                                        (1281) ;WriteSlaveAck:
                                        (1282)     ret
                                        (1283) 
                                        (1284) .ENDSECTION
                                        (1285) 
                                        (1286) .SECTION
                                        (1287) ;-----------------------------------------------------------------------------
                                        (1288) ;  FUNCTION NAME: I2CHW_Temp_bWriteCBytes
                                        (1289) ;
                                        (1290) ;  DESCRIPTION:
                                        (1291) ;    Write multiple data bits to slave device from ROM
                                        (1292) ;
                                        (1293) ;-----------------------------------------------------------------------------
                                        (1294) ;
                                        (1295) ;  ARGUMENTS:
                                        (1296) ;      A => Address of slave
                                        (1297) ;      X => Pointer to other arguments.
                                        (1298) ;     [x] => LSB of ROM Array address to put data in.
                                        (1299) ;   [X-1] => MSB of ROM Array address to put data in (ignorned)
                                        (1300) ;   [X-2] => Count of bytes to write.
                                        (1301) ;   [X-3] => Mode flags that allow the programmer to set flags
                                        (1302) ;            to determine if:
                                        (1303) ;               0x01 => Use RepeatStart instead of Start
                                        (1304) ;               0x02 => Don't send Stop
                                        (1305) ;
                                        (1306) ;  RETURNS:
                                        (1307) ;    None
                                        (1308) ;
                                        (1309) ;  SIDE EFFECTS:
                                        (1310) ;    The A and X registers may be modified by this or future implementations
                                        (1311) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1312) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1313) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1314) ;    functions.
                                        (1315) ;          
                                        (1316) IF	(TOOLCHAIN & HITECH)
                                        (1317) TxCArrayLSB:   set   0
                                        (1318) TxCArrayMSB:   set  -1
                                        (1319) TxCByteCount:  set  -2
                                        (1320) TxCMode:       set  -3
                                        (1321) ELSE
                                        (1322) TxCArrayLSB:   equ   0
                                        (1323) TxCArrayMSB:   equ  -1
                                        (1324) TxCByteCount:  equ  -2
                                        (1325) TxCMode:       equ  -3
                                        (1326) ENDIF
                                        (1327) 
                                        (1328)  I2CHW_Temp_bWriteCBytes:
                                        (1329)     push  A
                                        (1330) I2CMSCR_NotReady3Smm:
                                        (1331)         mov    A, [I2CHW_Temp_RsrcStatus]                  ; test to see if previous command started ISR
                                        (1332)         tst    [I2CHW_Temp_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (1333)     ;mov   A, reg[I2CHW_Temp_MSCR]                         ;read the mscr register to look for pending master operations
                                        (1334)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (1335)           ;For multi master operations, a pening start or restart
                                        (1336)           ;request might be OK, the master might be waiting to
                                        (1337)           ;acquire the bus from another master
                                        (1338)         jnz   I2CMSCR_NotReady3Smm
                                        (1339)     pop   A
                                        (1340)         or    [I2CHW_Temp_RsrcStatus], I2CHW_ISR_ACTIVE    ;lag set here but cleared in ISRf
                                        (1341)         asl   A                                                 ; Shift address to the left to make
                                        (1342)                                                            ; a complete byte with the R/W bit.
                                        (1343)                                                            ; The ASL takes care of clearing bit 0.
                                        (1344)     mov   [I2CHW_Temp_bStatus],0x00                        ; Clear all flags
                                        (1345)     mov   [I2CHW_Temp_SlaveAddr], A                        ; preserve addr+r/w state for the ISR to use
                                        (1346)     mov   reg[I2CHW_Temp_DR], A                            ; put the write addr into the I2C_DR reg
                                        (1347)         mov   A, [X+RxMode]                                                             ; place the RxMode in status so ISR can access it
                                        (1348)     mov   [I2CHW_Temp_bStatus],A
                                        (1349)     ;
                                        (1350)         ;we must now initialize a read buffer using I2CHW_Temp_InitWrite
                                        (1351)         ;
                                        (1352)         push   X                                                ;preserve X since it's used later
                                        (1353)         mov    A, 0                                             ;get the write buf size (this is the hi order part)
                                        (1354)         inc    [X+TxCByteCount]                                 ;increase this by one since the init routine will decrement it by 1
                                        (1355)         jnc     . + 3                                           ;but the ISR understands the original count passed (sigh...)(F.O.E.O.)
                                        (1356)         inc    A                                                                                        ;if the low order part of the count happened to roll to 0x00, inc the hi part
                                        (1357)         push   A
                                        (1358)         mov    A, [X+TxCByteCount]                              ;initFlasRead needs a 2 byte count this is the low ord byte
                                        (1359)         push   A
                                        (1360)         mov    A, [X+TxCArrayMSB]                               ;get the write buf addr
                                        (1361)         push   A                                                                                        ;this will be ignored
                                        (1362)         mov    A, [X+TxCArrayLSB]                               ;get the write buf addr
                                        (1363)         push   A
                                        (1364)         mov    X, sp
                                        (1365)         dec    X
                                        (1366)         call  I2CHW_Temp_InitFlashRead                     ;sets the addr and byte count to write to
                                        (1367)         add SP, -4
                                        (1368)         pop X                                                   ;restore X to be used for the rest of this routine
                                        (1369)     ;or  [I2CHW_Temp_RsrcStatus],I2C_READFLASH
                                        (1370)     mov   A,[I2CHW_Temp_SlaveAddr]
                                        (1371)     tst   [x+TxMode],I2CHW_Temp_RepStart                   ; Check if a Start or RepeatStart
                                        (1372)     jnz   DoCRestartTxSmm                                      ; should executed.
                                        (1373)     tst   reg[I2CHW_Temp_SCR], I2C_BYTE_COMPL              ; indicates the I2C bus is stalled
                                        (1374)     jnz   DoRestartRxSmm
                                        (1375)     call  I2C_DoStart                                      ; Send a start and address.
                                        (1376)     jmp   DoCTxAckSmm
                                        (1377) DoCRestartTxSmm:
                                        (1378)     call  I2CHW_Temp_DoBufferRepeatStart                           ; Send a repeat start and address.
                                        (1379) 
                                        (1380) DoCTxAckSmm:                                                   ; Test to see if Slave is ACKed
                                        (1381) 
                                        (1382) ;CWriteSlaveAck:
                                        (1383)         ret
                                        (1384) 
                                        (1385) .ENDSECTION
                                        (1386) 
                                        (1387) 
                                        (1388) ENDIF	 ;SYSTEM_SMALL_MEMORY_MODEL
                                        (1389) 
                                        (1390) ; End of File I2CHW_Temp.asm
                                        (1391) 
                                        (1392) 
FILE: lib\i2chw_tempint.asm             (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: I2CHW_TempINT.asm
                                        (0004) ;;   Version: 2.00, Updated on 2015/3/4 at 22:26:25
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: I2CHW Master Interrupt Service Routine
                                        (0008) ;;  This is the interrupt service routine for the Single Master I2C function.
                                        (0009) ;;-----------------------------------------------------------------------------
                                        (0010) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0011) ;;*****************************************************************************
                                        (0012) ;;*****************************************************************************
                                        (0013) 
                                        (0014) include "m8c.inc"
                                        (0015) include "memory.inc"
                                        (0016) include "I2CHW_TempCommon.inc"
                                        (0017) include "I2CHW_TempMstr.inc"
                                        (0018) 
                                        (0019) ;-----------------------------------------------
                                        (0020) ;  Global Symbols
                                        (0021) ;-----------------------------------------------
                                        (0022) 
                                        (0023) export     I2CHW_Temp_Read_Count
                                        (0024) export    _I2CHW_Temp_Read_Count
                                        (0025) export     I2CHW_Temp_Write_Count
                                        (0026) export    _I2CHW_Temp_Write_Count
                                        (0027) 
                                        (0028) export    pI2CHW_Temp_Read_BufLO
                                        (0029) export   _pI2CHW_Temp_Read_BufLO
                                        (0030) export    pI2CHW_Temp_Write_BufLO
                                        (0031) export   _pI2CHW_Temp_Write_BufLO
                                        (0032) export    I2CHW_Temp_RsrcStatus
                                        (0033) export   _I2CHW_Temp_RsrcStatus
                                        (0034) export    I2CHW_Temp_SlaveAddr
                                        (0035) export   _I2CHW_Temp_SlaveAddr
                                        (0036) 
                                        (0037) ;-----------------------------------------------
                                        (0038) ; WARNING: The variables below are deprecated
                                        (0039) ; and have been replaced with Read_BufLO
                                        (0040) ; and Write_BufLO
                                        (0041) ;-----------------------------------------------
                                        (0042) export    pI2CHW_Temp_Read_Buf
                                        (0043) export   _pI2CHW_Temp_Read_Buf
                                        (0044) export    pI2CHW_Temp_Write_Buf
                                        (0045) export   _pI2CHW_Temp_Write_Buf
                                        (0046) ;-----------------------------------------------
                                        (0047) ; END WARNING
                                        (0048) ;-----------------------------------------------
                                        (0049)  
                                        (0050) area InterruptRAM(RAM, REL, CON)
                                        (0051) 
                                        (0052) ;-----------------------------------------------
                                        (0053) ; Variable Allocation
                                        (0054) ;-----------------------------------------------
                                        (0055) 
                                        (0056)   I2CHW_Temp_SlaveAddr:
                                        (0057)  _I2CHW_Temp_SlaveAddr:                      blk      1
                                        (0058)   I2CHW_Temp_RsrcStatus:
                                        (0059)  _I2CHW_Temp_RsrcStatus:                     blk     1
                                        (0060)   I2CHW_Temp_Write_Count:
                                        (0061)  _I2CHW_Temp_Write_Count:                    blk    1
                                        (0062) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0063) export    pI2CHW_Temp_Write_BufHI
                                        (0064) export   _pI2CHW_Temp_Write_BufHI
                                        (0065) 
                                        (0066)  pI2CHW_Temp_Write_BufHI:
                                        (0067) _pI2CHW_Temp_Write_BufHI:                    blk     1
                                        (0068) ENDIF
                                        (0069) ;-----------------------------------------------
                                        (0070) ; WARNING: The variable below is deprecated
                                        (0071) ; and has been replaced Write_BufLO
                                        (0072) ;-----------------------------------------------
                                        (0073)  pI2CHW_Temp_Write_Buf:
                                        (0074) _pI2CHW_Temp_Write_Buf:
                                        (0075) ;-----------------------------------------------
                                        (0076) ; END WARNING
                                        (0077) ;-----------------------------------------------
                                        (0078)  pI2CHW_Temp_Write_BufLO:
                                        (0079) _pI2CHW_Temp_Write_BufLO:                    blk      1
                                        (0080) 
                                        (0081) IF I2CHW_Temp_READ_FLASH
                                        (0082) export    pI2CHW_Temp_Read_BufHI
                                        (0083) export   _pI2CHW_Temp_Read_BufHI
                                        (0084) 
                                        (0085)  pI2CHW_Temp_Read_BufHI:
                                        (0086) _pI2CHW_Temp_Read_BufHI:                     blk     1
                                        (0087) ELSE
                                        (0088) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0089) export    pI2CHW_Temp_Read_BufHI
                                        (0090) export   _pI2CHW_Temp_Read_BufHI
                                        (0091) 
                                        (0092)  pI2CHW_Temp_Read_BufHI:
                                        (0093) _pI2CHW_Temp_Read_BufHI:                     blk     1
                                        (0094) ENDIF
                                        (0095) ENDIF
                                        (0096) 
                                        (0097) ;-----------------------------------------------
                                        (0098) ; WARNING: The variable below is deprecated
                                        (0099) ; and has been replaced Read_BufLO
                                        (0100) ;-----------------------------------------------
                                        (0101)  pI2CHW_Temp_Read_Buf:
                                        (0102) _pI2CHW_Temp_Read_Buf:
                                        (0103) ;-----------------------------------------------
                                        (0104) ; END WARNING
                                        (0105) ;-----------------------------------------------
                                        (0106)  pI2CHW_Temp_Read_BufLO:
                                        (0107) _pI2CHW_Temp_Read_BufLO:                     blk       1
                                        (0108) 
                                        (0109) IF I2CHW_Temp_READ_FLASH
                                        (0110) export    I2CHW_Temp_Read_CountHI
                                        (0111) export   _I2CHW_Temp_Read_CountHI
                                        (0112) 
                                        (0113)  I2CHW_Temp_Read_CountHI:
                                        (0114) _I2CHW_Temp_Read_CountHI:                    blk    1
                                        (0115) ENDIF
                                        (0116) 
                                        (0117)  I2CHW_Temp_Read_Count:
                                        (0118) _I2CHW_Temp_Read_Count:                      blk      1
                                        (0119) 
                                        (0120) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0121) ;---------------------------------------------------
                                        (0122) ; Insert your custom declarations below this banner
                                        (0123) ;---------------------------------------------------
                                        (0124) 
                                        (0125) ;------------------------
                                        (0126) ; Includes
                                        (0127) ;------------------------
                                        (0128) 
                                        (0129) 	
                                        (0130) ;------------------------
                                        (0131) ;  Constant Definitions
                                        (0132) ;------------------------
                                        (0133) 
                                        (0134) 
                                        (0135) ;------------------------
                                        (0136) ; Variable Allocation
                                        (0137) ;------------------------
                                        (0138) 
                                        (0139) 
                                        (0140) ;---------------------------------------------------
                                        (0141) ; Insert your custom declarations above this banner
                                        (0142) ;---------------------------------------------------
                                        (0143) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0144) 
                                        (0145) 
                                        (0146) 
                                        (0147) AREA UserModules (ROM, REL)
                                        (0148) 
                                        (0149) 
                                        (0150) export _I2CHW_Temp_ISR
                                        (0151) ;;****************************************************
                                        (0152) ;; I2C_MASTER  main entry point from vector 60h
                                        (0153) ;;
                                        (0154) ;;****************************************************
                                        (0155) 
                                        (0156) 
                                        (0157) _I2CHW_Temp_ISR:
09B4: 08       PUSH  A                  (0158)     push A
09B5: 10       PUSH  X                  (0159)     push X
09B6: 5D D3    MOV   A,REG[0xD3]        
09B8: 08       PUSH  A                  
                                        (0160) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0161)     REG_PRESERVE IDX_PP
                                        (0162) ENDIF
                                        (0163)     
                                        (0164)     ; Stop trap is not recommended because the stop bit cannot be cleared
                                        (0165)     ; User may choose to enable it
                                        (0166)     ; Add code to handle stop condition here
                                        (0167) 
09B9: 49 D7 08 TST   REG[0xD7],0x8      (0168)     tst reg[I2CHW_Temp_SCR], I2C_ADDRIN
09BC: A0 18    JZ    0x09D5             (0169)     jz DataState
                                        (0170)     ;test for a start condition sent out, or bus error, ack from slave, or (lost arb & addr)
                                        (0171) AddrState:
09BE: 49 D9 01 TST   REG[0xD9],0x1      (0172)     tst reg[I2CHW_Temp_MSCR], I2CM_SNDSTRT
09C1: B0 2F    JNZ   0x09F1             (0173)     jnz NoStart
09C3: 49 D7 02 TST   REG[0xD7],0x2      (0174)     tst reg[I2CHW_Temp_SCR], ( I2C_LST_BIT )               ;must be a zero or no slave answered
09C6: B0 1E    JNZ   0x09E5             (0175)     jnz SlaveAddrNAK
                                        (0176)                                                            ;slave must have acked here
                                        (0177)                                                            
09C8: 47 04 01 TST   [0x4],0x1          (0178)     tst [I2CHW_Temp_SlaveAddr], 01                         ;bit 0 = 1 then read (from slave and put it in RAM,
                                        (0179)                                                            ;bit 0 = 0 then write to slave and get it from RAM or Flash
09CB: B0 2E    JNZ   0x09FA             (0180)     jnz I2C_ReadSlave1stByte                               ;bit 0 was 1
09CD: 80 A7    JMP   0x0A75             (0181)     jmp I2C_WriteSlave1stByte                              ;bit 0 was 0
09CF: 18       POP   A                  
09D0: 60 D3    MOV   REG[0xD3],A        
                                        (0182) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0183)     REG_RESTORE IDX_PP
                                        (0184) ENDIF
09D2: 20       POP   X                  (0185)     pop X
09D3: 18       POP   A                  (0186)     pop A
09D4: 7E       RETI                     (0187)     reti
                                        (0188) 
                                        (0189) DataState:
09D5: 2E 05 80 OR    [0x5],0x80         (0190)     or [I2CHW_Temp_RsrcStatus], I2CHW_ISR_ACTIVE
09D8: 47 04 01 TST   [0x4],0x1          (0191)     tst [I2CHW_Temp_SlaveAddr], 01                         ;bit 0 = 1 then read, bit 0 = 0 then write
09DB: B0 2D    JNZ   0x0A09             (0192)     jnz I2C_ReadSlave                                      ;bit 0 was 1
                                        (0193) 
                                        (0194) StillDataToWrite:
09DD: 80 9D    JMP   0x0A7B             (0195)     jmp I2C_WriteSlave                                     ;bit 0 was 0
09DF: 18       POP   A                  
09E0: 60 D3    MOV   REG[0xD3],A        
                                        (0196) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0197)     REG_RESTORE IDX_PP
                                        (0198) ENDIF
09E2: 20       POP   X                  (0199)     pop X
09E3: 18       POP   A                  (0200)     pop A
09E4: 7E       RETI                     (0201)     reti
09E5: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0202) 
                                        (0203) 
                                        (0204) SlaveAddrNAK:
                                        (0205)     ;;
                                        (0206)     ;; all there is to do here is to return, the slave didn't respond so it's not there or needs
                                        (0207)     ;; to be tried later.
                                        (0208)     ;;
                                        (0209) ;@PSoC_UserCode_BODY4@ (Do not change this line.)
                                        (0210) ;---------------------------------------------------
                                        (0211) ; Insert your custom code below this banner
                                        (0212) ; to modify the way a NAK from a slave is handled
                                        (0213) ; possibly set a user defined status
                                        (0214) ;---------------------------------------------------
                                        (0215) 
                                        (0216) ;********************************************************
                                        (0217) ; End user I2C Buffered WRITE (to RAM) Customization
                                        (0218) ;********************************************************
                                        (0219) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0220) ;
                                        (0221) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0222) ;
                                        (0223)     SetI2CHW_Temp_SCR 0     ;sets the tx/rx bit to receive, generates a stop without sending any data
                                        (0224) 
09E8: 26 05 7F AND   [0x5],0x7F         (0225)     and [I2CHW_Temp_RsrcStatus], ~I2CHW_ISR_ACTIVE
09EB: 18       POP   A                  
09EC: 60 D3    MOV   REG[0xD3],A        
                                        (0226) 
                                        (0227) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0228)     REG_RESTORE IDX_PP
                                        (0229) ENDIF
09EE: 20       POP   X                  (0230)     pop X
09EF: 18       POP   A                  (0231)     pop A
09F0: 7E       RETI                     (0232)     reti
                                        (0233) 
                                        (0234) NoStart:
                                        (0235)     ;here might test loss of arbitration and the presence of an address bit indicating that the
                                        (0236)     ;Master is being addressed as a slave.
                                        (0237)     ;;
                                        (0238)     ;; there may be a need to indicate that there was a Master transmission
                                        (0239)     ;; failure or an unsuccessful attempt.
                                        (0240)     ;;
09F1: 26 05 7F AND   [0x5],0x7F         (0241)     and [I2CHW_Temp_RsrcStatus], ~I2CHW_ISR_ACTIVE
09F4: 18       POP   A                  
09F5: 60 D3    MOV   REG[0xD3],A        
                                        (0242) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0243)     REG_RESTORE IDX_PP
                                        (0244) ENDIF
09F7: 20       POP   X                  (0245)     pop X
09F8: 18       POP   A                  (0246)     pop A
09F9: 7E       RETI                     (0247)     reti
                                        (0248) 
                                        (0249) I2C_ReadSlave1stByte:
09FA: 2E 05 80 OR    [0x5],0x80         (0250)     or [I2CHW_Temp_RsrcStatus], I2CHW_ISR_ACTIVE
09FD: 26 05 FB AND   [0x5],0xFB         (0251)     and [I2CHW_Temp_RsrcStatus], ~I2CHW_RD_COMPLETE
0A00: 62 D7 00 MOV   REG[0xD7],0x0      
0A03: 18       POP   A                  
0A04: 60 D3    MOV   REG[0xD3],A        
                                        (0252) 
                                        (0253) ;read normal data in from slave immediately after the address is sent, there is no data to read
                                        (0254) ;but the bus is stalled at byte complete
                                        (0255) 
                                        (0256) ;
                                        (0257) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0258) ;
                                        (0259)     SetI2CHW_Temp_SCR 0     ;sets the tx/rx bit to receive, and clocks a byte in
                                        (0260) 
                                        (0261) 
                                        (0262) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0263)     REG_RESTORE IDX_PP
                                        (0264) ENDIF
0A06: 20       POP   X                  (0265)     pop X
0A07: 18       POP   A                  (0266)     pop A
0A08: 7E       RETI                     (0267)     reti
                                        (0268) 
                                        (0269) I2C_ReadSlave:                                             ;this is just a normal read
                                        (0270) 
                                        (0271) 
                                        (0272) ;;code snipped from old SW I2C below
                                        (0273) ;
                                        (0274) ; MASTER READ from SLAVE
                                        (0275) ; (and writing to it's own RAM--Write_Buf and Write_Cnt)
                                        (0276) ;
                                        (0277) ;@PSoC_UserCode_BODY1_V1.2@ (Do not change this line.)
                                        (0278) ;---------------------------------------------------
                                        (0279) ; Insert your custom code below this banner
                                        (0280) ;---------------------------------------------------
                                        (0281) 
                                        (0282) ;********************************************************
                                        (0283) ; By modifying the section from here down to the next comment block
                                        (0284) ; a user could process data for a custom I2C Master Read (write to RAM) application
                                        (0285) ; NOTE: I2C handshakes (ACK/NAK may be effected by any introduced bugs)
                                        (0286) ;********************************************************
0A09: 47 03 04 TST   [0x3],0x4          (0287)    tst   [I2CHW_Temp_bStatus], fI2C_NAKnextWr
0A0C: B0 14    JNZ   0x0A21             (0288)    jnz   InStoreData
                                        (0289)    ;
                                        (0290)    ;process write data here
                                        (0291)    ;
0A0E: 7A 06    DEC   [0x6]              (0292)    dec   [I2CHW_Temp_Write_Count]
0A10: C0 4F    JC    0x0A60             (0293)    jc    CompleteRDXfer                                              ; carry set if value became -1
                                        (0294)    ;jz    InStoreData                                                                                             ;In theory overflow cant happen but stop the transaction anyway.
0A12: 3C 06 00 CMP   [0x6],0x0          (0295)    cmp   [I2CHW_Temp_Write_Count], 00                                ;set nak flag, dec count, and store data
0A15: A0 03    JZ    0x0A19             (0296)    jz    InNakNextByte
0A17: 80 06    JMP   0x0A1E             (0297)    jmp   InNotBufEnd
                                        (0298) InNakNextByte:                                                       ;set the nakflag in I2CHW_Temp_bStatus
0A19: 2E 03 04 OR    [0x3],0x4          (0299)    or    [I2CHW_Temp_bStatus], fI2C_NAKnextWr
0A1C: 80 04    JMP   0x0A21             (0300)    jmp   InStoreData
                                        (0301) InNotBufEnd:
0A1E: 26 03 FB AND   [0x3],0xFB         (0302)    and   [I2CHW_Temp_bStatus], ~fI2C_NAKnextWr                       ;clear the nak flag in case it was set from a previous operation
                                        (0303) InStoreData:
                                        (0304)    ;This is the ONLY place this bit is set  This bit should never be cleared by the isr ONLY by the API ClrWrStatus()
0A21: 2E 05 10 OR    [0x5],0x10         (0305)    or    [I2CHW_Temp_RsrcStatus], I2CHW_WR_NOERR                     ;set current status
                                        (0306) IF SYSTEM_LARGE_MEMORY_MODEL
0A24: 51 07    MOV   A,[0x7]            (0307)    mov   A, [pI2CHW_Temp_Write_BufHI]
0A26: 60 D3    MOV   REG[0xD3],A        
                                        (0308) ENDIF
                                        (0309)    RAM_SETPAGE_IDX A
0A28: 58 08    MOV   X,[0x8]            (0310)    mov   X, [pI2CHW_Temp_Write_BufLO]
0A2A: 5D D8    MOV   A,REG[0xD8]        (0311)    mov   A, reg[I2CHW_Temp_DR]
0A2C: 70 3F    AND   F,0x3F             
0A2E: 71 80    OR    F,0x80             
                                        (0312)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_10b
0A30: 54 00    MOV   [X+0],A            (0313)    mov   [X], A
0A32: 70 3F    AND   F,0x3F             
0A34: 71 00    OR    F,0x0              
                                        (0314)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_00b
0A36: 76 08    INC   [0x8]              (0315)    inc   [pI2CHW_Temp_Write_BufLO]
                                        (0316) 
0A38: 47 03 04 TST   [0x3],0x4          (0317)    tst   [I2CHW_Temp_bStatus], fI2C_NAKnextWr
0A3B: B0 0A    JNZ   0x0A46             (0318)    jnz   NAK_this_one
0A3D: 62 D7 10 MOV   REG[0xD7],0x10     
0A40: 18       POP   A                  
0A41: 60 D3    MOV   REG[0xD3],A        
                                        (0319) 
                                        (0320) ;********************************************************
                                        (0321) ; End user I2C Buffered WRITE (to RAM) Customization
                                        (0322) ;********************************************************
                                        (0323) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0324) ;;code snipped form SW I2C to maintain api compatibility above
                                        (0325) 
                                        (0326) ;
                                        (0327) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0328) ;
                                        (0329)     SetI2CHW_Temp_SCR I2C_ACKOUT                                     ;send Ack
                                        (0330) 
                                        (0331) 
                                        (0332) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0333)     REG_RESTORE IDX_PP
                                        (0334) ENDIF
0A43: 20       POP   X                  (0335)     pop X
0A44: 18       POP   A                  (0336)     pop A
0A45: 7E       RETI                     (0337)     reti
                                        (0338) 
                                        (0339) NAK_this_one:
                                        (0340) 
0A46: 26 03 FB AND   [0x3],0xFB         (0341)     and  [I2CHW_Temp_bStatus], ~fI2C_NAKnextWr
                                        (0342) 
                                        (0343)     ; *****
                                        (0344)     ; here we may need to look at the mode that this was called under
                                        (0345)     ; what does the user want done on the last byte.  Could be a send restart...
                                        (0346)     ; ******
0A49: 26 05 F8 AND   [0x5],0xF8         (0347)     and   [I2CHW_Temp_RsrcStatus], ~0x07                             ;clear the read status bits
0A4C: 2E 05 01 OR    [0x5],0x1          (0348)     or    [I2CHW_Temp_RsrcStatus], I2CHW_RD_NOERR
0A4F: 2E 05 04 OR    [0x5],0x4          (0349)     or    [I2CHW_Temp_RsrcStatus], I2CHW_RD_COMPLETE
                                        (0350) 
0A52: 26 03 03 AND   [0x3],0x3          (0351)     and [I2CHW_Temp_bStatus], (I2CHW_Temp_RepStart | I2CHW_Temp_NoStop)
0A55: A0 0A    JZ    0x0A60             (0352)     jz      CompleteRDXfer
0A57: 26 05 7F AND   [0x5],0x7F         (0353)     and   [I2CHW_Temp_RsrcStatus], ~I2CHW_ISR_ACTIVE
0A5A: 18       POP   A                  
0A5B: 60 D3    MOV   REG[0xD3],A        
                                        (0354) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0355)     REG_RESTORE IDX_PP
                                        (0356) ENDIF
0A5D: 20       POP   X                  (0357)     pop X
0A5E: 18       POP   A                  (0358)     pop A
0A5F: 7E       RETI                     (0359)     reti
0A60: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0360)     ;if neither a repeat start or a NoStop, then this must be a CompleteXfer request.
                                        (0361)     ;The NAK (not I2C_SNDACK) bit in I2C_SCR below will automatically generate a stop
                                        (0362) 
                                        (0363) CompleteRDXfer:
                                        (0364) 
                                        (0365) ;
                                        (0366) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0367) ;
                                        (0368)     SetI2CHW_Temp_SCR 0                                              ;send Ack
                                        (0369) 
                                        (0370) 
0A63: 26 05 7F AND   [0x5],0x7F         (0371)     and   [I2CHW_Temp_RsrcStatus], ~I2CHW_ISR_ACTIVE
0A66: 18       POP   A                  
0A67: 60 D3    MOV   REG[0xD3],A        
                                        (0372) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0373)     REG_RESTORE IDX_PP
                                        (0374) ENDIF
0A69: 20       POP   X                  (0375)     pop X
0A6A: 18       POP   A                  (0376)     pop A
0A6B: 7E       RETI                     (0377)     reti                                                             ;return and wait for the next interrupt (on data)
0A6C: 62 D7 10 MOV   REG[0xD7],0x10     
0A6F: 18       POP   A                  
0A70: 60 D3    MOV   REG[0xD3],A        
                                        (0378) 
                                        (0379) AckTheRead:
                                        (0380) 
                                        (0381) ;
                                        (0382) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0383) ;
                                        (0384)     SetI2CHW_Temp_SCR I2C_ACKOUT                                     ;send Ack
                                        (0385) 
                                        (0386) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0387)     REG_RESTORE IDX_PP
                                        (0388) ENDIF
0A72: 20       POP   X                  (0389)     pop X
0A73: 18       POP   A                  (0390)     pop A
0A74: 7E       RETI                     (0391)     reti
                                        (0392) 
                                        (0393) 
                                        (0394) I2C_WriteSlave1stByte:
                                        (0395) ;write normal data to slave
0A75: 26 05 BF AND   [0x5],0xBF         (0396)     and [I2CHW_Temp_RsrcStatus], ~I2CHW_WR_COMPLETE
0A78: 2E 05 80 OR    [0x5],0x80         (0397)     or [I2CHW_Temp_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (0398) 
                                        (0399) 
                                        (0400) I2C_WriteSlave:
                                        (0401) 
0A7B: 49 D7 02 TST   REG[0xD7],0x2      (0402)     tst reg[I2CHW_Temp_SCR], ( I2C_LST_BIT )               ;must be a zero or no slave answered
0A7E: B0 4C    JNZ   0x0ACB             (0403)     jnz SlaveDataNAK
0A80: 50 04    MOV   A,0x4              (0404)     mov A, (I2C_TX)
0A82: 08       PUSH  A                  (0405)     push A
                                        (0406) 
                                        (0407) ;
                                        (0408) ;MASTER is WRITING TO SLAVE (& reading data from ram or flash buffer)
                                        (0409) ;
                                        (0410) ;;code snipped from SW I2C below
                                        (0411) 
                                        (0412) I2C_ObtainOutData:
                                        (0413) 
                                        (0414) 
                                        (0415) ;********************************************************
                                        (0416) ; here we need to get the next data to output (master-read)
                                        (0417) ; also set the status byte for use on exit
                                        (0418) ;********************************************************
                                        (0419) IF I2CHW_Temp_READ_FLASH
                                        (0420) ;@PSoC_UserCode_BODY2_V1.2@ (Do not change this line.)
                                        (0421) ;---------------------------------------------------
                                        (0422) ; Insert your custom code below this banner
                                        (0423) ; to modify the way a master might read non-volitile data
                                        (0424) ; to send.
                                        (0425) ;---------------------------------------------------
                                        (0426) 
                                        (0427)     tst  [I2CHW_Temp_RsrcStatus],I2CHW_READFLASH
                                        (0428)     jz   ReadOutData
                                        (0429) 
                                        (0430)     ;
                                        (0431)     ;get the data
                                        (0432)     ;
                                        (0433)     mov  X, [pI2CHW_Temp_Read_BufLO]
                                        (0434)     mov  A, [pI2CHW_Temp_Read_BufHI]
                                        (0435)     romx
                                        (0436)     mov  reg[I2CHW_Temp_DR],A
                                        (0437)     dec  [I2CHW_Temp_Read_Count]                                     ;calc addr lsb
                                        (0438)     jnc  NoDecHighCount
                                        (0439)     dec  [I2CHW_Temp_Read_CountHI]
                                        (0440) 
                                        (0441)     jc   MstrWRComplete
                                        (0442) 
                                        (0443) NoDecHighCount:
                                        (0444) 
                                        (0445)     inc  [pI2CHW_Temp_Read_BufLO]                                    ;set the next flash address to read
                                        (0446)     jnc  NoIncHiAddr
                                        (0447)     inc  [pI2CHW_Temp_Read_BufHI]
                                        (0448) NoIncHiAddr:
                                        (0449)    jmp   I2CNormalOutput
                                        (0450) ;
                                        (0451) ;****** THERE SHOULD BE NO WAY TO REACH THIS STATE WE'LL JUST TERMINATE THE ACTIVITY SINCE WERE THE MASTER
                                        (0452) ;********    MAY LEAVE IT IN TO DEAL WITH MULTI MASTER SLAVE CONFIGS THOUGH BUT NOT IN THIS FILE
                                        (0453) ;
                                        (0454) ;FlashRdOverflow:
                                        (0455)     ;deal with the over flow cond by resending last data byte (dec the low addr)
                                        (0456) 
                                        (0457) ;   or    [I2CHW_Temp_RsrcStatus], I2CHW_RD_OVERFLOW
                                        (0458) ;                                                                      ;set count back to 0
                                        (0459) ;   mov   [I2CHW_Temp_Read_CountHI], 0                               ;functionally the same as incrementing ffff and less instructions
                                        (0460) ;   mov   [I2CHW_Temp_Read_Count], 0
                                        (0461) ;   jmp   I2CNormalRead
                                        (0462) 
                                        (0463) ;---------------------------------------------------
                                        (0464) ; Insert your custom code above this banner
                                        (0465) ;---------------------------------------------------
                                        (0466) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0467) 
                                        (0468) ENDIF
                                        (0469) ;@PSoC_UserCode_BODY3@ (Do not change this line.)
                                        (0470) ;---------------------------------------------------
                                        (0471) ; Insert your custom code below this banner
                                        (0472) ; to modify the way a master might read RAM data to send
                                        (0473) ; to an I2C device
                                        (0474) ; By replacing the section from here down to the next block
                                        (0475) ; a user could process data for a custom I2C READ application
                                        (0476) ;---------------------------------------------------
                                        (0477) ReadOutData:
                                        (0478)    ;read the current data byte
                                        (0479) IF SYSTEM_LARGE_MEMORY_MODEL
0A83: 51 09    MOV   A,[0x9]            (0480)    mov   A, [pI2CHW_Temp_Read_BufHI]
0A85: 60 D3    MOV   REG[0xD3],A        
                                        (0481) ENDIF
                                        (0482)    RAM_SETPAGE_IDX A
0A87: 58 0A    MOV   X,[0xA]            (0483)    mov   X, [pI2CHW_Temp_Read_BufLO]
0A89: 70 3F    AND   F,0x3F             
0A8B: 71 80    OR    F,0x80             
                                        (0484)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_10b
0A8D: 52 00    MOV   A,[X+0]            (0485)    mov   A, [X]
0A8F: 70 3F    AND   F,0x3F             
0A91: 71 00    OR    F,0x0              
                                        (0486)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_00b
0A93: 60 D8    MOV   REG[0xD8],A        (0487)    mov   reg[I2CHW_Temp_DR], A
0A95: 7A 0B    DEC   [0xB]              (0488)    dec   [I2CHW_Temp_Read_Count]
                                        (0489) 
0A97: C0 0E    JC    0x0AA6             (0490)    jc    MstrWRComplete
0A99: 76 0A    INC   [0xA]              (0491)    inc   [pI2CHW_Temp_Read_BufLO]
0A9B: 80 01    JMP   0x0A9D             (0492)    jmp   I2CNormalOutput
                                        (0493) ;
                                        (0494) ;ram read overflow detected here, just resend the last location in the buffer
                                        (0495) ;
                                        (0496) ;********        THERE SHOULD BE NO WAY TO OVERFLOW FOR THIS CASE
                                        (0497) ;********    MAY LEAVE IT IN TO DEAL WITH MULTI MASTER SLAVE CONFIGS THOUGH BUT NOT IN THIS FILE
                                        (0498) ;
                                        (0499) ;RamRDOverflow:
                                        (0500) ;   or    [I2CHW_Temp_RsrcStatus], I2CHW_RD_OVERFLOW
                                        (0501) ;   inc   [I2CHW_Temp_Read_Count]                                    ; set back to zero
                                        (0502) 
                                        (0503) ;---------------------------------------------------
                                        (0504) ; End user I2C MASTER WRITE TO SLAVE /READ buffer customization section
                                        (0505) ; Insert your custom code above this banner
                                        (0506) ;---------------------------------------------------
                                        (0507) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0508) ;;code snipped form SW I2C to maintain api compatibility above
                                        (0509) I2CNormalOutput:
                                        (0510) 
                                        (0511)     ;load the bits to set in the I2C_ISR from the stack, The proper bit pattern was previously determined
                                        (0512)     ;and place there based on whether or not the previous transmission was our I2C address.
0A9D: 18       POP   A                  (0513)     pop   A
0A9E: 60 D7    MOV   REG[0xD7],A        
0AA0: 18       POP   A                  
0AA1: 60 D3    MOV   REG[0xD3],A        
                                        (0514) 
                                        (0515) ;
                                        (0516) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0517) ;
                                        (0518)     SetI2CHW_Temp_SCR A                                              ;Sets the I2C_TX bit in the I2C_SCR reg.
                                        (0519) 
                                        (0520) 
                                        (0521) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0522)     REG_RESTORE IDX_PP
                                        (0523) ENDIF
0AA3: 20       POP   X                  (0524)     pop X
0AA4: 18       POP   A                  (0525)     pop A
0AA5: 7E       RETI                     (0526)     reti ;return and wait for the next interrupt (on data)
                                        (0527) 
                                        (0528) MstrWRComplete:
0AA6: 26 05 8F AND   [0x5],0x8F         (0529)     and   [I2CHW_Temp_RsrcStatus], ~0x70                             ;clear the write status bits
0AA9: 2E 05 40 OR    [0x5],0x40         (0530)     or    [I2CHW_Temp_RsrcStatus], I2CHW_WR_COMPLETE
0AAC: 2E 05 10 OR    [0x5],0x10         (0531)     or    [I2CHW_Temp_RsrcStatus], I2CHW_WR_NOERR
                                        (0532) 
                                        (0533)     ; *****
                                        (0534)     ; here we may need to look at the mode that this was called under
                                        (0535)     ; what does the user want done on the last byte.  Could be a send restart...
                                        (0536)     ; ******
0AAF: 26 03 03 AND   [0x3],0x3          (0537)     and [I2CHW_Temp_bStatus], (I2CHW_Temp_RepStart | I2CHW_Temp_NoStop)
0AB2: A0 0B    JZ    0x0ABE             (0538)     jz      CompleteWRXfer
0AB4: 18       POP   A                  (0539)     pop  A                                                           ;clear the stack for return
0AB5: 26 05 7F AND   [0x5],0x7F         (0540)     and  [I2CHW_Temp_RsrcStatus], ~I2CHW_ISR_ACTIVE
0AB8: 18       POP   A                  
0AB9: 60 D3    MOV   REG[0xD3],A        
                                        (0541) 
                                        (0542) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0543)     REG_RESTORE IDX_PP
                                        (0544) ENDIF
0ABB: 20       POP   X                  (0545)     pop X
0ABC: 18       POP   A                  (0546)     pop A
0ABD: 7E       RETI                     (0547)     reti
                                        (0548)     ;if neither a repeat start or a NoStop, then this must be a CompleteXfer request.
                                        (0549)     ; The release of the I2C_TX bit in I2C_SCR below will automatically generate a stop
                                        (0550) 
                                        (0551) CompleteWRXfer:
                                        (0552) 
0ABE: 18       POP   A                  (0553)     pop   A
0ABF: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0554) 
                                        (0555) ;
                                        (0556) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0557) ;
                                        (0558)     SetI2CHW_Temp_SCR 0                                              ;this will release the bus and generate a stop condition
                                        (0559) 
0AC2: 26 05 7F AND   [0x5],0x7F         (0560)    and  [I2CHW_Temp_RsrcStatus], ~I2CHW_ISR_ACTIVE
0AC5: 18       POP   A                  
0AC6: 60 D3    MOV   REG[0xD3],A        
                                        (0561) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0562)    REG_RESTORE IDX_PP
                                        (0563) ENDIF
0AC8: 20       POP   X                  (0564)    pop X
0AC9: 18       POP   A                  (0565)    pop A
0ACA: 7E       RETI                     (0566)    reti
                                        (0567) 
                                        (0568) SlaveDataNAK:
                                        (0569) ;must also fix up the data buffer.  While it is marginally safe to nak a byte as a slave and 
                                        (0570) ;store it.  It is NEVER safe as a master to notice that a written byte has been nak'ed by a 
                                        (0571) ;slave and fail to resend it.
                                        (0572) ;this piece of code fixes up the count and buffer that the master is using to get data from
                                        (0573) ;to re-transmit the byte when the next master write is done.
0ACB: 76 0B    INC   [0xB]              (0574)     inc  [I2CHW_Temp_Read_Count]                          ;calc addr lsb
                                        (0575) IF I2CHW_Temp_READ_FLASH
                                        (0576)     jnc  NoIncHighCount
                                        (0577)     inc  [I2CHW_Temp_Read_CountHI]
                                        (0578) 
                                        (0579) NoIncHighCount:
                                        (0580) ENDIF
0ACD: 7A 0A    DEC   [0xA]              (0581)     dec  [pI2CHW_Temp_Read_BufLO]                         ;set the next flash address to read
                                        (0582) IF SYSTEM_LARGE_MEMORY_MODEL
0ACF: D0 03    JNC   0x0AD3             (0583)     jnc  NoDecHiAddr
0AD1: 7A 09    DEC   [0x9]              (0584)     dec  [pI2CHW_Temp_Read_BufHI]
0AD3: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0585) NoDecHiAddr:
                                        (0586) ELSE
                                        (0587) IF I2CHW_Temp_READ_FLASH
                                        (0588)     jnc  NoDecHiCAddr
                                        (0589)     dec  [pI2CHW_Temp_Read_BufHI]
                                        (0590) NoDecHiCAddr:
                                        (0591) ENDIF
                                        (0592) ENDIF
                                        (0593) 
                                        (0594) ;;
                                        (0595) ;; all there is to do here is to return & set status, the slave didn't want any more data
                                        (0596) ;;
                                        (0597) ; no pop needed because the nak is detected before the push happens above
                                        (0598) 
                                        (0599) ;
                                        (0600) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0601) ;
                                        (0602)     SetI2CHW_Temp_SCR 0                                              ;this will release the bus and generate a stop condition
                                        (0603) 
0AD6: 26 05 7F AND   [0x5],0x7F         (0604)     and [I2CHW_Temp_RsrcStatus], ~I2CHW_ISR_ACTIVE
0AD9: 26 05 8F AND   [0x5],0x8F         (0605)     and   [I2CHW_Temp_RsrcStatus], ~0x70                             ;clear the write status bits
0ADC: 2E 05 40 OR    [0x5],0x40         (0606)     or    [I2CHW_Temp_RsrcStatus], I2CHW_WR_COMPLETE
0ADF: 2E 05 20 OR    [0x5],0x20         (0607)     or    [I2CHW_Temp_RsrcStatus], I2CHW_WR_OVERFLOW
0AE2: 18       POP   A                  
0AE3: 60 D3    MOV   REG[0xD3],A        
                                        (0608) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0609)     REG_RESTORE IDX_PP
                                        (0610) ENDIF
0AE5: 20       POP   X                  (0611)     pop X
0AE6: 18       POP   A                  (0612)     pop A
0AE7: 7E       RETI                     (0613)    reti
                                        (0614) 
                                        (0615) STOPTRAP:
                                        (0616)     ;
                                        (0617)     ;   If interrupt on STOP condition is enabled:
                                        (0618)     ;   Add user code to process stop (not recommended becuase I2C bus is NOT stalled and ISR
                                        (0619)     ;   may block reception of ongoing transactions/addresses
                                        (0620)     ;   STOP condition is never detected when a repeat start is used by the master.
                                        (0621)     ;
0AE8: 26 05 7F AND   [0x5],0x7F         (0622)     and [I2CHW_Temp_RsrcStatus], ~I2CHW_ISR_ACTIVE
0AEB: 18       POP   A                  
0AEC: 60 D3    MOV   REG[0xD3],A        
                                        (0623) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0624)     REG_RESTORE IDX_PP
                                        (0625) ENDIF
0AEE: 20       POP   X                  (0626)     pop X
0AEF: 18       POP   A                  (0627)     pop A
0AF0: 7E       RETI                     (0628)     reti
                                        (0629) 
                                        (0630) ; end of file I2CHW_TempINT.asm
FILE: lib\i2chw_tempcommon.asm          (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: I2CHW_TempCommon.asm
                                        (0004) ;;   Version: 2.00, Updated on 2015/3/4 at 22:26:25
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: I2Cs User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "memory.inc"
                                        (0024) include "I2CHW_TempCommon.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ; include instance specific register definitions
                                        (0028) ;-----------------------------------------------
                                        (0029) 
                                        (0030) ;-----------------------------------------------
                                        (0031) ;  Global Symbols
                                        (0032) ;-----------------------------------------------
                                        (0033) ;-------------------------------------------------------------------
                                        (0034) ;  Declare the functions global for both assembler and C compiler.
                                        (0035) ;
                                        (0036) ;  Note that there are two names for each API. First name is
                                        (0037) ;  assembler reference. Name with underscore is name refence for
                                        (0038) ;  C compiler.  Calling function in C source code does not require
                                        (0039) ;  the underscore.
                                        (0040) ;-------------------------------------------------------------------
                                        (0041) 
                                        (0042) export    I2CHW_Temp_InitWrite
                                        (0043) export   _I2CHW_Temp_InitWrite
                                        (0044) export    I2CHW_Temp_InitRamRead
                                        (0045) export   _I2CHW_Temp_InitRamRead
                                        (0046) export    I2CHW_Temp_InitFlashRead
                                        (0047) export   _I2CHW_Temp_InitFlashRead
                                        (0048) export    I2CHW_Temp_bReadI2CStatus
                                        (0049) export   _I2CHW_Temp_bReadI2CStatus
                                        (0050) export    I2CHW_Temp_ClrRdStatus
                                        (0051) export   _I2CHW_Temp_ClrRdStatus
                                        (0052) export    I2CHW_Temp_ClrWrStatus
                                        (0053) export   _I2CHW_Temp_ClrWrStatus
                                        (0054) 
                                        (0055) 
                                        (0056) AREA UserModules (ROM, REL)
                                        (0057) 
                                        (0058) 
                                        (0059) .SECTION
                                        (0060) ;-----------------------------------------------------------------------------
                                        (0061) ;  FUNCTION NAME: I2CHW_Temp_InitWrite
                                        (0062) ;
                                        (0063) ;  DESCRIPTION:
                                        (0064) ;     Initializes a data buffer pointer for the slave to use to deposit data, and
                                        (0065) ;     zeroes the value of a count byte for the same buffer.
                                        (0066) ;
                                        (0067) ;-----------------------------------------------------------------------------
                                        (0068) ;
                                        (0069) ;  ARGUMENTS:  [SP-5]   -- count of bytes to write
                                        (0070) ;              [SP-4]   -- Hi order part of address Wrbuf
                                        (0071) ;              [SP-3]   -- Low order part of the address Wrbuf 
                                        (0072) ;
                                        (0073) ;  RETURNS:  none
                                        (0074) ;
                                        (0075) ;    Write Status bits are cleared
                                        (0076) ;
                                        (0077) ;  SIDE EFFECTS:
                                        (0078) ;    The A and X registers may be modified by this or future implementations
                                        (0079) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0080) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0081) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0082) ;    functions.
                                        (0083) ;          
                                        (0084) ;    Currently only the page pointer registers listed below are modified: 
                                        (0085) ;          CUR_PP
                                        (0086) ;
                                        (0087) ;    Write Status bits are cleared
                                        (0088) ;
                                        (0089) ;  THEORY of OPERATION or PROCEDURE:
                                        (0090) ;     The C compiler will always place a 0 (the upper order byte of the address pointer) in
                                        (0091) ;     the accumulator.  X register is the low order pointer.
                                        (0092) ;     IF a one byte buffer is established, set a flag to NAK the first written data byte.
                                        (0093) ;
                                        (0094) 
                                        (0095)  I2CHW_Temp_InitWrite:
                                        (0096) _I2CHW_Temp_InitWrite:
                                        (0097) 
                                        (0098) WrCnt:   equ -5
                                        (0099) WrBufHi: equ -4
                                        (0100) WrBufLo: equ -3
                                        (0101) 
                                        (0102) 	RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0103)     RAM_PROLOGUE RAM_USE_CLASS_2
0AF1: 10       PUSH  X                  (0104) 	push  X
0AF2: 4F       MOV   X,SP               (0105) 	mov   X, SP
0AF3: 79       DEC   X                  (0106)     dec   X                                                          ;set up the pointer for correct param access
0AF4: 08       PUSH  A                  (0107)     push  A
0AF5: 5D DE    MOV   A,REG[0xDE]        (0108)     mov   A, reg[I2CHW_Temp_INT_REG]
0AF7: 08       PUSH  A                  (0109)     push  A                                                           ;preserve flags prior to disabling int
0AF8: 41 DE FE AND   REG[0xDE],0xFE     
0AFB: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0110)     M8C_DisableIntMask I2CHW_Temp_INT_REG, I2CHW_Temp_INT_MASK
                                        (0111) 
                                        (0112)     RAM_SETPAGE_CUR >I2CHW_Temp_bStatus						                        ;Set the Page Pointer for LMM
0AFE: 26 03 FB AND   [0x3],0xFB         (0113)     and    [I2CHW_Temp_bStatus], ~fI2C_NAKnextWr                     ;reset the nak-next-written-byte flag.
                                        (0114) IF SYSTEM_LARGE_MEMORY_MODEL
0B01: 52 FC    MOV   A,[X-4]            (0115)     mov   A, [X + WrBufHi]                                           ;move wrbuf addr to A
0B03: 53 07    MOV   [0x7],A            (0116)     mov   [pI2CHW_Temp_Write_BufHI], A
                                        (0117) ENDIF
0B05: 52 FD    MOV   A,[X-3]            (0118)     mov   A, [X + WrBufLo]                                           ;move wrbuf addr to A
0B07: 53 08    MOV   [0x8],A            (0119)     mov   [pI2CHW_Temp_Write_BufLO], A
0B09: 52 FB    MOV   A,[X-5]            (0120)     mov   A, [X + WrCnt]                                               ;move Write_count to A
0B0B: 53 06    MOV   [0x6],A            (0121)     mov   [I2CHW_Temp_Write_Count], A
0B0D: 39 01    CMP   A,0x1              (0122)     cmp   A, 01                                                        ;if data buffer is one byte long or less
0B0F: A0 08    JZ    0x0B18             (0123)     jz    I2CHW_Temp_SetNak
0B11: C0 06    JC    0x0B18             (0124)     jc    I2CHW_Temp_SetNak
0B13: 26 05 8F AND   [0x5],0x8F         (0125)     and   [I2CHW_Temp_RsrcStatus], ~0x70                             ;clear the 0x10, 0x20 (Write status bits)
0B16: 80 09    JMP   0x0B20             (0126)     jmp   I2Cs_1_ResetFlgs
                                        (0127) 
                                        (0128) I2CHW_Temp_SetNak:
0B18: 2E 03 04 OR    [0x3],0x4          (0129)     or    [I2CHW_Temp_bStatus], fI2C_NAKnextWr                       ;set the nak-next-written-byte flag.
0B1B: 26 05 8F AND   [0x5],0x8F         (0130)     and   [I2CHW_Temp_RsrcStatus], ~0x70                             ; clear the 0x10, 0x20 (Write status bits)
0B1E: 80 01    JMP   0x0B20             (0131)     jmp   I2Cs_1_ResetFlgs
                                        (0132) 
                                        (0133) I2Cs_1_ResetFlgs:
0B20: 18       POP   A                  (0134)     pop A
0B21: 21 01    AND   A,0x1              (0135)     and A, I2CHW_Temp_INT_MASK                                                ; Only enable if it was previously enabled
0B23: A0 04    JZ    0x0B28             (0136)     jz  . + 5
0B25: 43 DE 01 OR    REG[0xDE],0x1      
                                        (0137)     M8C_EnableIntMask I2CHW_Temp_INT_REG, I2CHW_Temp_INT_MASK
0B28: 18       POP   A                  (0138)     pop A
0B29: 20       POP   X                  (0139)     pop X
0B2A: 70 3F    AND   F,0x3F             
0B2C: 71 C0    OR    F,0xC0             
                                        (0140) 	RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0141)     RAM_EPILOGUE RAM_USE_CLASS_2
0B2E: 7F       RET                      (0142)     ret
0B2F: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0143) 
                                        (0144) .ENDSECTION
                                        (0145) 
                                        (0146) .SECTION
                                        (0147) ;-----------------------------------------------------------------------------
                                        (0148) ;  FUNCTION NAME: I2CHW_Temp_InitRamRead
                                        (0149) ;
                                        (0150) ;  DESCRIPTION:
                                        (0151) ;     Initializes a data buffer pointer for the slave to use to retrieve data from,
                                        (0152) ;     and zeroes the value of a count byte for the same buffer.
                                        (0153) ;
                                        (0154) ;-----------------------------------------------------------------------------
                                        (0155) ;
                                        (0156) ;  ARGUMENTS:  [SP-5]  -- count of bytes to read
                                        (0157) ;              [SP-4]  -- Hi order part of addr to ReadBuf
                                        (0158) ;              [SP-3]  -- Low order part of the address to ReadBuf
                                        (0159) ;
                                        (0160) ;  RETURNS: none
                                        (0161) ;
                                        (0162) ;  SIDE EFFECTS:
                                        (0163) ;    The A and X registers may be modified by this or future implementations
                                        (0164) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0165) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0166) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0167) ;    functions.
                                        (0168) ;          
                                        (0169) ;    Currently only the page pointer registers listed below are modified: 
                                        (0170) ;          CUR_PP
                                        (0171) ;
                                        (0172) ;     Read Status bits are cleared
                                        (0173) ;
                                        (0174) ;  THEORY of OPERATION or PROCEDURE:
                                        (0175) ;     The C compiler will always place a 0 (the upper order byte of the address pointer) in
                                        (0176) ;     the accumulator.  X register is the low order pointer.
                                        (0177) ;
                                        (0178) 
                                        (0179)  I2CHW_Temp_InitRamRead:
                                        (0180) _I2CHW_Temp_InitRamRead:
                                        (0181) 
                                        (0182) RdCnt:     equ   -5
                                        (0183) RdBufHi:   equ   -4
                                        (0184) RdBufLo:   equ   -3
                                        (0185) 
                                        (0186)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0187) 	RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0188) 	RAM_SETPAGE_CUR >I2CHW_Temp_Read_Count
0B32: 10       PUSH  X                  (0189)     push  X
0B33: 4F       MOV   X,SP               (0190) 	mov   X, SP
0B34: 79       DEC   X                  (0191)     dec   X                                                          ;set up the pointer for correct param access
0B35: 08       PUSH  A                  (0192)     push  A
0B36: 5D DE    MOV   A,REG[0xDE]        (0193)     mov   A, reg[I2CHW_Temp_INT_REG]
0B38: 08       PUSH  A                  (0194)     push  A                                                            ;preserve flags prior to disabling int
0B39: 41 DE FE AND   REG[0xDE],0xFE     
                                        (0195)     M8C_DisableIntMask I2CHW_Temp_INT_REG, I2CHW_Temp_INT_MASK
                                        (0196) 
                                        (0197) IF SYSTEM_LARGE_MEMORY_MODEL
0B3C: 52 FC    MOV   A,[X-4]            (0198)     mov   A, [X + RdBufHi]                                           ;move wrbuf addr to A
0B3E: 53 09    MOV   [0x9],A            (0199)     mov   [pI2CHW_Temp_Read_BufHI], A
                                        (0200) ENDIF
0B40: 52 FD    MOV   A,[X-3]            (0201)     mov   A, [X + RdBufLo]                                             ; move rdbuf addr to A
0B42: 53 0A    MOV   [0xA],A            (0202)     mov   [pI2CHW_Temp_Read_BufLO], A
0B44: 52 FB    MOV   A,[X-5]            (0203)     mov   A, [X + RdCnt]                                               ; move RamRead_count to A
0B46: 53 0B    MOV   [0xB],A            (0204)     mov   [I2CHW_Temp_Read_Count], A
0B48: 7A 0B    DEC   [0xB]              (0205)     dec   [I2CHW_Temp_Read_Count]                                    ; since we decrement through zero...
0B4A: 26 05 F0 AND   [0x5],0xF0         (0206)     and   [I2CHW_Temp_RsrcStatus], ~0x0f                             ; clear the lower 4 (read status bits)
                                        (0207) 
0B4D: 18       POP   A                  (0208)     pop A
0B4E: 21 01    AND   A,0x1              (0209)     and A, I2CHW_Temp_INT_MASK                                                ; Only enable if it was previously enabled
0B50: A0 04    JZ    0x0B55             (0210)     jz  . + 5
0B52: 43 DE 01 OR    REG[0xDE],0x1      
                                        (0211)     M8C_EnableIntMask I2CHW_Temp_INT_REG, I2CHW_Temp_INT_MASK
0B55: 18       POP   A                  (0212)     pop A
0B56: 20       POP   X                  (0213)     pop X
0B57: 70 3F    AND   F,0x3F             
0B59: 71 C0    OR    F,0xC0             
                                        (0214) 
                                        (0215)     RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0216)     RAM_EPILOGUE RAM_USE_CLASS_2
0B5B: 7F       RET                      (0217)     ret
                                        (0218) 
                                        (0219) .ENDSECTION
                                        (0220) 
                                        (0221) .SECTION
                                        (0222) ;-----------------------------------------------------------------------------
                                        (0223) ;  FUNCTION NAME: I2CHW_Temp_InitFlashRead
                                        (0224) ;
                                        (0225) ;  DESCRIPTION:
                                        (0226) ;     Initializes a flash data buffer pointer for the slave to use to retrieve
                                        (0227) ;     data from, and zeroes the value of a count byte for the same buffer.
                                        (0228) ;
                                        (0229) ;-----------------------------------------------------------------------------
                                        (0230) ;
                                        (0231) ;  ARGUMENTS:  [SP-6]   -- Hi order part of flash Read count
                                        (0232) ;              [SP-5]   -- Low order part of flashRead counts
                                        (0233) ;              [SP-4]   -- Hi order part of the flash buf address
                                        (0234) ;              [SP-3]   -- Lo order part of flash buf address
                                        (0235) ;
                                        (0236) ;  RETURNS:
                                        (0237) ;
                                        (0238) ;  SIDE EFFECTS:
                                        (0239) ;    The A and X registers may be modified by this or future implementations
                                        (0240) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0241) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0242) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0243) ;    functions.
                                        (0244) ;          
                                        (0245) ;    Currently only the page pointer registers listed below are modified: 
                                        (0246) ;          CUR_PP
                                        (0247) ;
                                        (0248) ;    Read Status bits are cleared
                                        (0249) ;
                                        (0250) ;  THEORY of OPERATION or PROCEDURE:
                                        (0251) ;     The C compiler will place the upper order address of the buffer in Acc.
                                        (0252) ;     X register is the low order pointer.  A user module parameter is used to conserve code
                                        (0253) ;     if flash buffers are un-needed.  The API call is left defined and capable of returning in
                                        (0254) ;     either case
                                        (0255) ;
                                        (0256)  I2CHW_Temp_InitFlashRead:
                                        (0257) _I2CHW_Temp_InitFlashRead:
                                        (0258) 
                                        (0259) FlRdCntHI:     equ   -6
                                        (0260) FlRdCntLO:     equ   -5
                                        (0261) FlBufAdrHI:    equ   -4
                                        (0262) FlBufAdrLO:    equ   -3
                                        (0263) 
                                        (0264) IF I2CHW_Temp_READ_FLASH
                                        (0265)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0266)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0267)     RAM_SETPAGE_CUR >pI2CHW_Temp_Read_BufLO   
                                        (0268) 	push  X
                                        (0269) 	mov   X, SP
                                        (0270)     dec   X                                                            ;set up the pointer for correct param access
                                        (0271)     push  A
                                        (0272)     mov   A, reg[I2CHW_Temp_INT_REG]
                                        (0273)     push  A                                                            ;preserve flags prior to disabling int
                                        (0274)     M8C_DisableIntMask I2CHW_Temp_INT_REG, I2CHW_Temp_INT_MASK
                                        (0275) 
                                        (0276)     mov   A, [X + FlBufAdrLO]                                          ; move flrdbuf LOaddr to A
                                        (0277)     mov   [pI2CHW_Temp_Read_BufLO], A
                                        (0278)     mov   A, [X + FlBufAdrHI]                                          ; move flrdbuf HIaddr to A
                                        (0279)     mov   [pI2CHW_Temp_Read_BufHI], A
                                        (0280)     mov   A, [X + FlRdCntLO]                                           ; move flrdbuf LOcount to A
                                        (0281)     mov   [I2CHW_Temp_Read_Count], A
                                        (0282)     mov   A, [X + FlRdCntHI]                                           ; move flrdbuf HIcount to A
                                        (0283)     mov   [I2CHW_Temp_Read_CountHI], A
                                        (0284) 
                                        (0285)     dec   [I2CHW_Temp_Read_Count]                                    ; since this will count throu zero
                                        (0286)     jnc    . + 4                                                       ; only Read_CountHI if Read_Count rolled to 0xff
                                        (0287)     dec   [I2CHW_Temp_Read_CountHI]
                                        (0288) 
                                        (0289)     and   [I2CHW_Temp_RsrcStatus], ~0x07                             ; clear the lower 3 (read status bits)
                                        (0290)     or    [I2CHW_Temp_RsrcStatus],I2CHW_READFLASH                    ; set the flash status bit
                                        (0291) 
                                        (0292)     pop A
                                        (0293)     and A, I2CHW_Temp_INT_MASK                                                ; Only enable if it was previously enabled
                                        (0294)     jz  . + 5
                                        (0295)     M8C_EnableIntMask I2CHW_Temp_INT_REG, I2CHW_Temp_INT_MASK
                                        (0296)     pop A
                                        (0297) 	pop X
                                        (0298)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0299) 	RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0300) ENDIF
0B5C: 7F       RET                      (0301)     ret
0B5D: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0302) 
                                        (0303) .ENDSECTION
                                        (0304) 
                                        (0305) .SECTION
                                        (0306) ;-----------------------------------------------------------------------------
                                        (0307) ;  FUNCTION NAME: I2CHW_Temp_bReadI2CStatus
                                        (0308) ;
                                        (0309) ;  DESCRIPTION:
                                        (0310) ;     Returns the value in the the RsrcStatus variable.
                                        (0311) ;
                                        (0312) ;-----------------------------------------------------------------------------
                                        (0313) ;
                                        (0314) ;  ARGUMENTS:
                                        (0315) ;
                                        (0316) ;  RETURNS:
                                        (0317) ;     BYTE  bI2CStatus -  status data.  Use the following defined bits
                                        (0318) ;     returned in A.
                                        (0319) ;         I2CHW_RD_NOERR:                   equ 1
                                        (0320) ;         I2CHW_RD_OVERFLOW:                equ 2
                                        (0321) ;         I2CHW_RD_INCOMPLETE:              equ 4
                                        (0322) ;         I2CHW_READFLASH:                  equ 8
                                        (0323) ;         I2CHW_WR_NOERR:                   equ 10h
                                        (0324) ;         I2CHW_WR_OVERFLOW:                equ 20h
                                        (0325) ;         I2CHW_WR_COMPLETE:                equ 40h
                                        (0326) ;         I2CHW_ISR_ACTIVE:                 equ 80h
                                        (0327) ;
                                        (0328) ;  SIDE EFFECTS:
                                        (0329) ;    The A and X registers may be modified by this or future implementations
                                        (0330) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0331) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0332) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0333) ;    functions.
                                        (0334) ;          
                                        (0335) ;    Currently only the page pointer registers listed below are modified: 
                                        (0336) ;          CUR_PP
                                        (0337) ;          
                                        (0338)  I2CHW_Temp_bReadI2CStatus:
                                        (0339) _I2CHW_Temp_bReadI2CStatus:
                                        (0340)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0341) 	RAM_SETPAGE_CUR >I2CHW_Temp_RsrcStatus
0B60: 51 05    MOV   A,[0x5]            (0342)     mov   A, [I2CHW_Temp_RsrcStatus]                                 ;return the status in A
                                        (0343)     RAM_EPILOGUE RAM_USE_CLASS_4
0B62: 7F       RET                      (0344)     ret
0B63: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0345) 
                                        (0346) .ENDSECTION
                                        (0347) 
                                        (0348) .SECTION
                                        (0349) ;-----------------------------------------------------------------------------
                                        (0350) ;  FUNCTION NAME: I2CHW_Temp_ClrRdStatus
                                        (0351) ;
                                        (0352) ;  DESCRIPTION:
                                        (0353) ;     Clears the Status bits in the Control/Status register, doesn't alter buffer
                                        (0354) ;     addresses or counts, leaves the Flash/Ram Read bit alone too
                                        (0355) ;
                                        (0356) ;-----------------------------------------------------------------------------
                                        (0357) ;
                                        (0358) ;  ARGUMENTS: none
                                        (0359) ;
                                        (0360) ;  RETURNS: none
                                        (0361) ;
                                        (0362) ;  SIDE EFFECTS:
                                        (0363) ;    The A and X registers may be modified by this or future implementations
                                        (0364) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0365) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0366) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0367) ;    functions.
                                        (0368) ;          
                                        (0369) ;    Currently only the page pointer registers listed below are modified: 
                                        (0370) ;          CUR_PP
                                        (0371) ;          
                                        (0372)  I2CHW_Temp_ClrRdStatus:
                                        (0373) _I2CHW_Temp_ClrRdStatus:
                                        (0374)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0375) 	RAM_SETPAGE_CUR >I2CHW_Temp_RsrcStatus
0B66: 26 05 F8 AND   [0x5],0xF8         (0376)     and   [I2CHW_Temp_RsrcStatus], ~0x07                             ; clear the lower 3 (read status bits)
                                        (0377)     RAM_EPILOGUE RAM_USE_CLASS_4
0B69: 7F       RET                      (0378)     ret
0B6A: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0379) 
                                        (0380) .ENDSECTION
                                        (0381) 
                                        (0382) .SECTION
                                        (0383) ;-----------------------------------------------------------------------------
                                        (0384) ;  FUNCTION NAME: I2CHW_Temp_ClrWrStatus
                                        (0385) ;
                                        (0386) ;  DESCRIPTION:
                                        (0387) ;     Clears the Status bits in the Control/Status register, doesn't alter buffer
                                        (0388) ;     addresses or counts, leaves the Flash/Ram Read bit alone too
                                        (0389) ;
                                        (0390) ;-----------------------------------------------------------------------------
                                        (0391) ;
                                        (0392) ;  ARGUMENTS: none
                                        (0393) ;
                                        (0394) ;  RETURNS: none
                                        (0395) ;
                                        (0396) ;  SIDE EFFECTS:
                                        (0397) ;    The A and X registers may be modified by this or future implementations
                                        (0398) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0399) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0400) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0401) ;    functions.
                                        (0402) ;          
                                        (0403) ;    Currently only the page pointer registers listed below are modified: 
                                        (0404) ;          CUR_PP
                                        (0405) ;          
                                        (0406)  I2CHW_Temp_ClrWrStatus:
                                        (0407) _I2CHW_Temp_ClrWrStatus:
                                        (0408)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0409) 	RAM_SETPAGE_CUR >I2CHW_Temp_RsrcStatus
0B6D: 26 05 8F AND   [0x5],0x8F         (0410)     and   [I2CHW_Temp_RsrcStatus], ~0x70                             ; clear bits 10,20 (write status bits)
                                        (0411)     RAM_EPILOGUE RAM_USE_CLASS_4
0B70: 7F       RET                      (0412)     ret
                                        (0413) 
                                        (0414) .ENDSECTION
                                        (0415) ; End of File I2CHW_Temp.asm
FILE: lib\dualadc_1int.asm              (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME:   DUALADC_1INT.asm
                                        (0004) ;;  Version: 2.30, Updated on 2015/3/4 at 22:26:9
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: DualADC Interrupt Service Routines.
                                        (0008) ;;
                                        (0009) ;;-----------------------------------------------------------------------------
                                        (0010) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0011) ;;*****************************************************************************
                                        (0012) ;;*****************************************************************************
                                        (0013) 
                                        (0014) include "m8c.inc"
                                        (0015) include "memory.inc"
                                        (0016) include "DUALADC_1.inc"
                                        (0017) 
                                        (0018) ;-----------------------------------------------
                                        (0019) ;  Global Symbols
                                        (0020) ;-----------------------------------------------
                                        (0021) export _DUALADC_1_CNT1_ISR
                                        (0022) export _DUALADC_1_CNT2_ISR
                                        (0023) export _DUALADC_1_PWM16_ISR
                                        (0024) 
                                        (0025) export  DUALADC_1_cCounter1U
                                        (0026) export  DUALADC_1_cCounter2U
                                        (0027) export _DUALADC_1_iResult1
                                        (0028) export  DUALADC_1_iResult1
                                        (0029) export _DUALADC_1_iResult2
                                        (0030) export  DUALADC_1_iResult2
                                        (0031) export _DUALADC_1_bfStatus
                                        (0032) export  DUALADC_1_bfStatus
                                        (0033) export  DUALADC_1_bSampC
                                        (0034) 
                                        (0035) 
                                        (0036) ;-----------------------------------------------
                                        (0037) ; Variable Allocation
                                        (0038) ;-----------------------------------------------
                                        (0039) AREA InterruptRAM(RAM, REL, CON)
                                        (0040) 
                                        (0041)  DUALADC_1_cCounter1U:     BLK   1  ;The Upper byte of the Counter
                                        (0042)  DUALADC_1_cCounter2U:     BLK   1  ;The Upper byte of the Counter
                                        (0043) _DUALADC_1_iResult1:
                                        (0044)  DUALADC_1_iResult1:       BLK   2  ;A/D value
                                        (0045) _DUALADC_1_iResult2:
                                        (0046)  DUALADC_1_iResult2:       BLK   2  ;A/D value
                                        (0047) _DUALADC_1_bfStatus:
                                        (0048)  DUALADC_1_bfStatus:       BLK   1  ;Data Valid Flag
                                        (0049)  DUALADC_1_bSampC:         BLK   1  ;# of times to run A/D
                                        (0050) 
                                        (0051) 
                                        (0052) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0053) ;---------------------------------------------------
                                        (0054) ; Insert your custom declarations below this banner
                                        (0055) ;---------------------------------------------------
                                        (0056) 
                                        (0057) ;------------------------
                                        (0058) ; Includes
                                        (0059) ;------------------------
                                        (0060) 
                                        (0061) 	
                                        (0062) ;------------------------
                                        (0063) ;  Constant Definitions
                                        (0064) ;------------------------
                                        (0065) 
                                        (0066) 
                                        (0067) ;------------------------
                                        (0068) ; Variable Allocation
                                        (0069) ;------------------------
                                        (0070) 
                                        (0071) 
                                        (0072) ;---------------------------------------------------
                                        (0073) ; Insert your custom declarations above this banner
                                        (0074) ;---------------------------------------------------
                                        (0075) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0076) 
                                        (0077) 
                                        (0078) ;-----------------------------------------------
                                        (0079) ;  EQUATES and TABLES
                                        (0080) ;-----------------------------------------------
                                        (0081) ; Constant Definitions
                                        (0082) LowByte:   equ 1
                                        (0083) HighByte:  equ 0
                                        (0084) 
                                        (0085) 
                                        (0086) AREA UserModules (ROM, REL)
                                        (0087) 
                                        (0088) 
                                        (0089) .LITERAL
                                        (0090) DUALADC_1MaxNegX4Table:
                                        (0091) ; Bits  7    8    9   10   11   12   13
                                        (0092)    DB  FFh, FEh, FCh, F8h, F0h, E0h, C0h
                                        (0093) 
                                        (0094) DUALADC_1MaxPosX4Table:
                                        (0095) IF (DUALADC_1_DATA_FORMAT)
                                        (0096) ; Bits (signed)    7    8    9   10   11   12   13
                                        (0097)               DB  01h, 02h, 04h, 08h, 10h, 20h, 40h
                                        (0098) ELSE
                                        (0099) ; Bits (unsigned)  7    8    9   10   11   12   13
                                        (0100)               DB  02h, 04h, 08h, 10h, 20h, 40h, 80h
                                        (0101) 
                                        (0102) ENDIF
                                        (0103) .ENDLITERAL
                                        (0104) 
                                        (0105) 
                                        (0106) ;-----------------------------------------------------------------------------
                                        (0107) ;  FUNCTION NAME: _DUALADC_1_CNT1_ISR (Counter8 Interrupt)
                                        (0108) ;
                                        (0109) ;
                                        (0110) ;  DESCRIPTION:
                                        (0111) ;    Increment the upper (software) half on the counter whenever the
                                        (0112) ;    lower (hardware) half of the counter underflows.  This counter
                                        (0113) ;    should start out at the most negative value (0xFF).
                                        (0114) ;
                                        (0115) ;-----------------------------------------------------------------------------
                                        (0116) ;
                                        (0117) _DUALADC_1_CNT1_ISR:
0B7F: 76 0C    INC   [0xC]              (0118)    inc [DUALADC_1_cCounter1U]
                                        (0119)    ;@PSoC_UserCode_BODY_1@ (Do not change this line.)
                                        (0120)    ;---------------------------------------------------
                                        (0121)    ; Insert your custom assembly code below this banner
                                        (0122)    ;---------------------------------------------------
                                        (0123)    ;   NOTE: interrupt service routines must preserve
                                        (0124)    ;   the values of the A and X CPU registers.
                                        (0125)    
                                        (0126)    ;---------------------------------------------------
                                        (0127)    ; Insert your custom assembly code above this banner
                                        (0128)    ;---------------------------------------------------
                                        (0129)    
                                        (0130)    ;---------------------------------------------------
                                        (0131)    ; Insert a lcall to a C function below this banner
                                        (0132)    ; and un-comment the lines between these banners
                                        (0133)    ;---------------------------------------------------
                                        (0134)    
                                        (0135)    ;PRESERVE_CPU_CONTEXT
                                        (0136)    ;lcall _My_C_Function
                                        (0137)    ;RESTORE_CPU_CONTEXT
                                        (0138)    
                                        (0139)    ;---------------------------------------------------
                                        (0140)    ; Insert a lcall to a C function above this banner
                                        (0141)    ; and un-comment the lines between these banners
                                        (0142)    ;---------------------------------------------------
                                        (0143)    ;@PSoC_UserCode_END@ (Do not change this line.)
0B81: 7E       RETI                     (0144)    reti
                                        (0145) 
                                        (0146) 
                                        (0147) ;-----------------------------------------------------------------------------
                                        (0148) ;  FUNCTION NAME: _DUALADC_1_CNT2_ISR (Counter8 Interrupt)
                                        (0149) ;
                                        (0150) ;
                                        (0151) ;  DESCRIPTION:
                                        (0152) ;  Increment the upper (software) half on the counter whenever the
                                        (0153) ;  lower (hardware) half of the counter underflows.  This counter
                                        (0154) ;  should start out at the most negative value (0xFF).
                                        (0155) ;
                                        (0156) ;-----------------------------------------------------------------------------
                                        (0157) ;
                                        (0158) _DUALADC_1_CNT2_ISR:
0B82: 76 0D    INC   [0xD]              (0159)    inc [DUALADC_1_cCounter2U]
                                        (0160)    ;@PSoC_UserCode_BODY_2@ (Do not change this line.)
                                        (0161)    ;---------------------------------------------------
                                        (0162)    ; Insert your custom assembly code below this banner
                                        (0163)    ;---------------------------------------------------
                                        (0164)    ;   NOTE: interrupt service routines must preserve
                                        (0165)    ;   the values of the A and X CPU registers.
                                        (0166)    
                                        (0167)    ;---------------------------------------------------
                                        (0168)    ; Insert your custom assembly code above this banner
                                        (0169)    ;---------------------------------------------------
                                        (0170)    
                                        (0171)    ;---------------------------------------------------
                                        (0172)    ; Insert a lcall to a C function below this banner
                                        (0173)    ; and un-comment the lines between these banners
                                        (0174)    ;---------------------------------------------------
                                        (0175)    
                                        (0176)    ;PRESERVE_CPU_CONTEXT
                                        (0177)    ;lcall _My_C_Function
                                        (0178)    ;RESTORE_CPU_CONTEXT
                                        (0179)    
                                        (0180)    ;---------------------------------------------------
                                        (0181)    ; Insert a lcall to a C function above this banner
                                        (0182)    ; and un-comment the lines between these banners
                                        (0183)    ;---------------------------------------------------
                                        (0184)    ;@PSoC_UserCode_END@ (Do not change this line.)
0B84: 7E       RETI                     (0185)    reti
                                        (0186) 
                                        (0187) 
                                        (0188) ;-----------------------------------------------------------------------------
                                        (0189) ;  FUNCTION NAME: _DUALADC_1_PWM16_ISR  (PWM16 Interrupt)
                                        (0190) ;
                                        (0191) ;  DESCRIPTION:
                                        (0192) ;  This ISR is called when the ADC has completed and integrate cycle.
                                        (0193) ;  The ADC value is calculated and stored in a global location before
                                        (0194) ;  the end of the ISR.
                                        (0195) ;
                                        (0196) ;-----------------------------------------------------------------------------
                                        (0197) ;
                                        (0198) _DUALADC_1_PWM16_ISR:
0B85: 41 23 FE AND   REG[0x23],0xFE     (0199)    and   reg[DUALADC_1_bCounter1_CR0], ~DUALADC_1_fDBLK_ENABLE  ; Disable Counter
0B88: 41 2F FE AND   REG[0x2F],0xFE     (0200)    and   reg[DUALADC_1_bCounter2_CR0], ~DUALADC_1_fDBLK_ENABLE  ; Disable Counter
                                        (0201) IF DUALADC_1_NoAZ
0B8B: 43 82 20 OR    REG[0x82],0x20     (0202)    or    reg[DUALADC_1_bfADC1cr2], DUALADC_1_fAutoZero     ; Put Integrator in AutoZero
0B8E: 43 86 20 OR    REG[0x86],0x20     (0203)    or    reg[DUALADC_1_bfADC2cr2], DUALADC_1_fAutoZero     ; Put Integrator in AutoZero
                                        (0204) ENDIF
0B91: 43 83 10 OR    REG[0x83],0x10     (0205)    or   reg[DUALADC_1_bfADC1cr3],DUALADC_1_fFSW0           ; Put Integrator in reset
0B94: 43 87 10 OR    REG[0x87],0x10     (0206)    or   reg[DUALADC_1_bfADC2cr3],DUALADC_1_fFSW0           ; Put Integrator in reset
0B97: 71 01    OR    F,0x1              
                                        (0207) 
                                        (0208)                                                            ; Enable interrupts for a short period of time just in case.
                                        (0209)                                                            ; Make sure we didn't have a counter interrupt ready to fire
                                        (0210)    M8C_EnableGInt
0B99: 40       NOP                      (0211)    nop                                                     ; Wait a couple cycles
0B9A: 70 FE    AND   F,0xFE             
                                        (0212)    M8C_DisableGInt                                         ; Disable interrupt, read to complete processing
0B9C: 08       PUSH  A                  (0213)    push  A                                                 ; Save the Accumulator
                                        (0214) 
                                        (0215) 
                                        (0216)    ; Get ADC1 result
0B9D: 5D 20    MOV   A,REG[0x20]        (0217)    mov   A,reg[DUALADC_1_bCount1]                          ; Read counter value  (Bogus read puts value in Period register)
0B9F: 5D 22    MOV   A,REG[0x22]        (0218)    mov   A,reg[DUALADC_1_bCompare1]                        ; Read counter value
0BA1: 78       DEC   A                  (0219)    dec   A                                                 ; Decrement by one to make sure we didn't miss a count
0BA2: 73       CPL   A                  (0220)    cpl   A                                                 ; Invert the value
0BA3: D0 03    JNC   0x0BA7             (0221)    jnc   DUALADC_1_INT_CALCV1                              ; if carry, then inc MSB as well
0BA5: 76 0C    INC   [0xC]              (0222)    inc   [DUALADC_1_cCounter1U]
                                        (0223) DUALADC_1_INT_CALCV1:
0BA7: 53 0F    MOV   [0xF],A            (0224)    mov   [(DUALADC_1_iResult1 + LowByte)],A                ; Store LSB value
0BA9: 51 0C    MOV   A,[0xC]            (0225)    mov   A, [DUALADC_1_cCounter1U]                         ; Store MSB from temp counter
0BAB: 53 0E    MOV   [0xE],A            (0226)    mov   [(DUALADC_1_iResult1 + HighByte)],A
                                        (0227) 
                                        (0228)    ; Get ADC2 result
0BAD: 5D 2C    MOV   A,REG[0x2C]        (0229)    mov   A,reg[DUALADC_1_bCount2]                          ; Read counter value  (Bogus read puts value in Period register)
0BAF: 5D 2E    MOV   A,REG[0x2E]        (0230)    mov   A,reg[DUALADC_1_bCompare2]                        ; Read counter value
0BB1: 78       DEC   A                  (0231)    dec   A                                                 ; Decrement by one to make sure we didn't miss a count
0BB2: 73       CPL   A                  (0232)    cpl   A                                                 ; Invert the value
0BB3: D0 03    JNC   0x0BB7             (0233)    jnc   DUALADC_1_INT_CALCV2                              ; if carry, then inc MSB as well
0BB5: 76 0D    INC   [0xD]              (0234)    inc   [DUALADC_1_cCounter2U]
                                        (0235) DUALADC_1_INT_CALCV2:
0BB7: 53 11    MOV   [0x11],A           (0236)    mov   [(DUALADC_1_iResult2 + LowByte)],A                ; Store LSB value
0BB9: 51 0D    MOV   A,[0xD]            (0237)    mov   A, [DUALADC_1_cCounter2U]                         ; Store MSB from temp counter
0BBB: 53 10    MOV   [0x10],A           (0238)    mov   [(DUALADC_1_iResult2 + HighByte)],A
                                        (0239) 
                                        (0240)                                                            ; The new value has been stored,
                                        (0241)                                                            ; so get counters ready for next reading first.
0BBD: 62 21 FF MOV   REG[0x21],0xFF     (0242)    mov   reg[DUALADC_1_bPeriod1], ffh                      ; Initialize counter1 to FF - Set to overflow after 256 counts
0BC0: 62 2D FF MOV   REG[0x2D],0xFF     (0243)    mov   reg[DUALADC_1_bPeriod2], ffh                      ; Initialize counter2 to FF - Set to overflow after 256 counts
0BC3: 43 23 01 OR    REG[0x23],0x1      (0244)    or    reg[DUALADC_1_bCounter1_CR0],DUALADC_1_fDBLK_ENABLE  ; Enable Counter1
0BC6: 43 2F 01 OR    REG[0x2F],0x1      (0245)    or    reg[DUALADC_1_bCounter2_CR0],DUALADC_1_fDBLK_ENABLE  ; Enable Counter2
                                        (0246) 
                                        (0247) 
                                        (0248) IF (DUALADC_1_DATA_FORMAT)                                 ; Only check for Negative numbers if SIGNED result
                                        (0249)    mov   A, [DUALADC_1_bfStatus]                           ; Get Status with Resolution
                                        (0250)    and   A, DUALADC_1_bRES_MASK                            ; Mask of resolution
                                        (0251)    index DUALADC_1MaxNegX4Table                            ; Get Maximum negative value from table
                                        (0252)    mov   [DUALADC_1_cCounter1U], A                         ; Place result back into MSB of counter
                                        (0253)    mov   [DUALADC_1_cCounter2U], A                         ; Place result back into MSB of counter
                                        (0254) ELSE
0BC9: 55 0C 00 MOV   [0xC],0x0          (0255)    mov   [DUALADC_1_cCounter1U], 00h                       ; Place result back into MSB of counter
0BCC: 55 0D 00 MOV   [0xD],0x0          (0256)    mov   [DUALADC_1_cCounter2U], 00h                       ; Place result back into MSB of counter
                                        (0257) ENDIF
                                        (0258) 
                                        (0259)    ;@PSoC_UserCode_BODY_3@ (Do not change this line.)
                                        (0260)    ;---------------------------------------------------
                                        (0261)    ; If the input is muxed with multiple inputs
                                        (0262)    ; this is a good place to change inputs.
                                        (0263)    ; Insert your custom code below this banner
                                        (0264)    ;---------------------------------------------------
                                        (0265)    ;   NOTE: interrupt service routines must preserve
                                        (0266)    ;   the values of the A and X CPU registers. At this
                                        (0267)    ;   point A has been preserved on the stack and will
                                        (0268)    ;   be restored before the return from interrupt.
                                        (0269)    ;   However, if you use the X register, you must
                                        (0270)    ;   preserve its value and restore it here.
                                        (0271) 
                                        (0272) 
                                        (0273)    ;---------------------------------------------------
                                        (0274)    ; Insert your custom code above this banner
                                        (0275)    ;---------------------------------------------------
                                        (0276)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0277) 
0BCF: 41 83 EF AND   REG[0x83],0xEF     (0278)    and   reg[DUALADC_1_bfADC1cr3],~DUALADC_1_fFSW0         ; Take Integrator out of reset
0BD2: 41 87 EF AND   REG[0x87],0xEF     (0279)    and   reg[DUALADC_1_bfADC2cr3],~DUALADC_1_fFSW0         ; Take Integrator out of reset
                                        (0280) IF DUALADC_1_NoAZ
0BD5: 41 82 DF AND   REG[0x82],0xDF     (0281)    and   reg[DUALADC_1_bfADC1cr2],~DUALADC_1_fAutoZero     ; Take Integrator out of AutoZero
0BD8: 41 86 DF AND   REG[0x86],0xDF     (0282)    and   reg[DUALADC_1_bfADC2cr2],~DUALADC_1_fAutoZero     ; Take Integrator out of AutoZero
                                        (0283) ENDIF
                                        (0284) 
                                        (0285) 
                                        (0286)    ;****************************************************************************
                                        (0287)    ;M8C_EnableGInt            ; May want to re-enable interrupts at this point,
                                        (0288)    ;                          ; if stack space isn't at a premium.
                                        (0289)    ; NOTE:  this will make system more responsive but, will increase the
                                        (0290)    ;        overall processing time of the A/D calctime.  If an interrupt is
                                        (0291)    ;        taken, it must return within the specified CalcTime to guarantee
                                        (0292)    ;        successful acquisition of the next byte.
                                        (0293)    ;****************************************************************************
                                        (0294) 
                                        (0295) ; ADC1
                                        (0296) IF (DUALADC_1_DATA_FORMAT)                       ; Only check for Negative numbers if SIGNED result
                                        (0297)                                                  ; Negative Overflow Check
                                        (0298)    tst   [(DUALADC_1_iResult1 + HighByte)],80h
                                        (0299)    jnz   DUALADC_1_NOT_2POVFL1
                                        (0300) 
                                        (0301) ENDIF
                                        (0302)                                                  ; Postive Overflow Check
                                        (0303)                                                  ; Get MSB of Max Positive value x4 + 1
0BDB: 51 12    MOV   A,[0x12]           (0304)    mov   A,[DUALADC_1_bfStatus]                  ; Get Status with Resolution
0BDD: 21 0F    AND   A,0xF              (0305)    and   A,DUALADC_1_bRES_MASK                   ; Mask of resolution normalized to 0
0BDF: FF 97    INDEX 0x0B78             (0306)    index DUALADC_1MaxPosX4Table                  ; Get Maximum positive value x4 + 1 from table
0BE1: 08       PUSH  A                  (0307)    push  A
0BE2: 22 0E    AND   A,[0xE]            (0308)    and   A, [(DUALADC_1_iResult1 + HighByte)]
0BE4: A0 0B    JZ    0x0BF0             (0309)    jz    DUALADC_1_NOT_POVFL1
                                        (0310)                                                  ; Positive overflow, fix it - set to Max Positive + 1
0BE6: 18       POP   A                  (0311)    pop   A
0BE7: 11 01    SUB   A,0x1              (0312)    sub   A, 01h
                                        (0313)                                                  ; Force most positive * 4 into result
0BE9: 53 0E    MOV   [0xE],A            (0314)    mov   [(DUALADC_1_iResult1 + HighByte)], A
0BEB: 55 0F FF MOV   [0xF],0xFF         (0315)    mov   [(DUALADC_1_iResult1 + LowByte)], ffh
0BEE: 80 02    JMP   0x0BF1             (0316)    jmp   DUALADC_1_NOT_2POVFL1
                                        (0317) DUALADC_1_NOT_POVFL1:
0BF0: 18       POP   A                  (0318)    pop   A
                                        (0319) 
                                        (0320) DUALADC_1_NOT_2POVFL1:
0BF1: 68 0E    ASR   [0xE]              (0321)    asr   [(DUALADC_1_iResult1 + HighByte)]       ; Shift MSB and LSB right twice to divide by four
0BF3: 6E 0F    RRC   [0xF]              (0322)    rrc   [(DUALADC_1_iResult1 + LowByte)]        ; Remember digital clock 4 times analog clock
0BF5: 68 0E    ASR   [0xE]              (0323)    asr   [(DUALADC_1_iResult1 + HighByte)]
0BF7: 6E 0F    RRC   [0xF]              (0324)    rrc   [(DUALADC_1_iResult1 + LowByte)]
                                        (0325) 
                                        (0326) ; ADC2
                                        (0327) IF (DUALADC_1_DATA_FORMAT)                       ; Only check for Negative numbers if SIGNED result
                                        (0328)                                                  ; Negative Overflow Check
                                        (0329)    tst   [(DUALADC_1_iResult2 + HighByte)],80h
                                        (0330)    jnz   DUALADC_1_NOT_2POVFL2
                                        (0331) 
                                        (0332) ENDIF
                                        (0333)                                                  ; Postive Overflow Check
                                        (0334)                                                  ; Get MSB of Max Positive value x4 + 1
0BF9: 51 12    MOV   A,[0x12]           (0335)    mov   A,[DUALADC_1_bfStatus]                  ; Get Status with Resolution
0BFB: 21 0F    AND   A,0xF              (0336)    and   A,DUALADC_1_bRES_MASK                   ; Mask of resolution normalized to 0
0BFD: FF 79    INDEX 0x0B78             (0337)    index DUALADC_1MaxPosX4Table                  ; Get Maximum positive value x4 + 1 from table
0BFF: 08       PUSH  A                  (0338)    push  A
0C00: 22 10    AND   A,[0x10]           (0339)    and   A, [(DUALADC_1_iResult2 + HighByte)]
0C02: A0 0B    JZ    0x0C0E             (0340)    jz    DUALADC_1_NOT_POVFL2
                                        (0341)                                                  ; Positive overflow, fix it - set to Max Positive + 1
0C04: 18       POP   A                  (0342)    pop   A
0C05: 11 01    SUB   A,0x1              (0343)    sub   A, 01h
                                        (0344)                                                  ; Force most positive * 4 into result
0C07: 53 10    MOV   [0x10],A           (0345)    mov   [(DUALADC_1_iResult2 + HighByte)], A
0C09: 55 11 FF MOV   [0x11],0xFF        (0346)    mov   [(DUALADC_1_iResult2 + LowByte)], ffh
0C0C: 80 02    JMP   0x0C0F             (0347)    jmp   DUALADC_1_NOT_2POVFL2
                                        (0348) DUALADC_1_NOT_POVFL2:
0C0E: 18       POP   A                  (0349)    pop   A
                                        (0350) 
                                        (0351) DUALADC_1_NOT_2POVFL2:
0C0F: 68 10    ASR   [0x10]             (0352)    asr   [(DUALADC_1_iResult2 + HighByte)]       ; Shift MSB and LSB right twice to divide by four
0C11: 6E 11    RRC   [0x11]             (0353)    rrc   [(DUALADC_1_iResult2 + LowByte)]        ; Remember digital clock 4 times analog clock
0C13: 68 10    ASR   [0x10]             (0354)    asr   [(DUALADC_1_iResult2 + HighByte)]
0C15: 6E 11    RRC   [0x11]             (0355)    rrc   [(DUALADC_1_iResult2 + LowByte)]
                                        (0356) 
                                        (0357)    ;**********************************************
                                        (0358)    ; Data is ready at this point.
                                        (0359)    ; If processing Data at Interrupt level - add
                                        (0360)    ;     User Code to handle the data
                                        (0361)    ;**********************************************
                                        (0362)    ;@PSoC_UserCode_BODY_4@ (Do not change this line.)
                                        (0363)    ;---------------------------------------------------
                                        (0364)    ; Insert your custom code below this banner
                                        (0365)    ;---------------------------------------------------
                                        (0366)    ;   NOTE: interrupt service routines must preserve
                                        (0367)    ;   the values of the A and X CPU registers. At this
                                        (0368)    ;   point A has been preserved on the stack and wil
                                        (0369)    ;   be restored later. However, if you use X, be
                                        (0370)    ;   sure to take care of it yourself!
                                        (0371) 
                                        (0372) 
                                        (0373)    ;---------------------------------------------------
                                        (0374)    ; Insert your custom code above this banner
                                        (0375)    ;---------------------------------------------------
                                        (0376)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0377) 
0C17: 18       POP   A                  (0378)    pop   A                                       ; Restore A, not used any more
                                        (0379) 
0C18: 2E 12 10 OR    [0x12],0x10        (0380)    or    [DUALADC_1_bfStatus],DUALADC_1_fDATA_READY  ; Set Data ready bit
                                        (0381) 
0C1B: 47 13 FF TST   [0x13],0xFF        (0382)    tst   [DUALADC_1_bSampC], ffh                 ; If sample_counter == 0 -->> continuous data collection
0C1E: A0 23    JZ    0x0C42             (0383)    jz    DUALADC_1_END_PWM16_ISR
                                        (0384) 
0C20: 7A 13    DEC   [0x13]             (0385)    dec   [DUALADC_1_bSampC]                      ; Dec sample counter and check for zero
0C22: B0 1F    JNZ   0x0C42             (0386)    jnz   DUALADC_1_END_PWM16_ISR
                                        (0387) 
0C24: 41 27 FE AND   REG[0x27],0xFE     (0388)    and   reg[DUALADC_1_fPWM_LSB_CR0], ~DUALADC_1_fDBLK_ENABLE     ; Disable the PWM
                                        (0389) 
0C27: 41 23 FE AND   REG[0x23],0xFE     (0390)    and   reg[DUALADC_1_bCounter1_CR0], ~DUALADC_1_fDBLK_ENABLE           ; Disable the Counter
0C2A: 41 2F FE AND   REG[0x2F],0xFE     (0391)    and   reg[DUALADC_1_bCounter2_CR0], ~DUALADC_1_fDBLK_ENABLE           ; Disable the Counter
                                        (0392) 
                                        (0393) IF DUALADC_1_NoAZ
0C2D: 43 82 20 OR    REG[0x82],0x20     (0394)    or    reg[DUALADC_1_bfADC1cr2], DUALADC_1_fAutoZero         ; Put the Integrator into Autozero mode
0C30: 43 86 20 OR    REG[0x86],0x20     (0395)    or    reg[DUALADC_1_bfADC2cr2], DUALADC_1_fAutoZero         ; Put the Integrator into Autozero mode
                                        (0396) ENDIF
                                        (0397) 
0C33: 43 83 10 OR    REG[0x83],0x10     (0398)    or    reg[DUALADC_1_bfADC1cr3], DUALADC_1_fFSW0             ; Put Integrator into reset
0C36: 43 87 10 OR    REG[0x87],0x10     (0399)    or    reg[DUALADC_1_bfADC2cr3], DUALADC_1_fFSW0             ; Put Integrator into reset
                                        (0400) 
0C39: 41 E1 FB AND   REG[0xE1],0xFB     (0401)    and   reg[DUALADC_1_bfPWM16_INT_REG], ~DUALADC_1_bfPWM16_Mask      ; Disable interrupts
0C3C: 41 E1 FE AND   REG[0xE1],0xFE     (0402)    and   reg[DUALADC_1_bfCounter1_INT_REG], ~DUALADC_1_bfCounter1_Mask
0C3F: 41 E1 F7 AND   REG[0xE1],0xF7     (0403)    and   reg[DUALADC_1_bfCounter2_INT_REG], ~DUALADC_1_bfCounter2_Mask
                                        (0404) 
                                        (0405) DUALADC_1_END_PWM16_ISR:
0C42: 7E       RETI                     (0406)    reti
                                        (0407) 
                                        (0408) DUALADC_1_APIINT_END:
FILE: lib\dualadc_1.asm                 (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
0C43: 62 D0 00 MOV   REG[0xD0],0x0      (0003) ;;  DUALADC_1.asm
                                        (0004) ;;  Version: 2.30, Updated on 2015/3/4 at 22:26:9
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: DualADC User Module software implementation file.
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) include "DUALADC_1.inc"
                                        (0022) include "m8c.inc"
                                        (0023) include "memory.inc"
                                        (0024) 
                                        (0025) ;-----------------------------------------------
                                        (0026) ;  Global Symbols
                                        (0027) ;-----------------------------------------------
                                        (0028) 
                                        (0029) export  DUALADC_1_Start
                                        (0030) export _DUALADC_1_Start
                                        (0031) export  DUALADC_1_SetPower
                                        (0032) export _DUALADC_1_SetPower
                                        (0033) export  DUALADC_1_Stop
                                        (0034) export _DUALADC_1_Stop
                                        (0035) export  DUALADC_1_GetSamples
                                        (0036) export _DUALADC_1_GetSamples
                                        (0037) export  DUALADC_1_StopAD
                                        (0038) export _DUALADC_1_StopAD
                                        (0039) export  DUALADC_1_fIsData
                                        (0040) export _DUALADC_1_fIsData
                                        (0041) export  DUALADC_1_fIsDataAvailable
                                        (0042) export _DUALADC_1_fIsDataAvailable
                                        (0043) export  DUALADC_1_iGetData1
                                        (0044) export _DUALADC_1_iGetData1
                                        (0045) export  DUALADC_1_iGetData2
                                        (0046) export _DUALADC_1_iGetData2
                                        (0047) export  DUALADC_1_ClearFlag
                                        (0048) export _DUALADC_1_ClearFlag
                                        (0049) export  DUALADC_1_iGetData1ClearFlag
                                        (0050) export _DUALADC_1_iGetData1ClearFlag
                                        (0051) export  DUALADC_1_iGetData2ClearFlag
                                        (0052) export _DUALADC_1_iGetData2ClearFlag
                                        (0053) export  DUALADC_1_SetResolution
                                        (0054) export _DUALADC_1_SetResolution
                                        (0055) 
                                        (0056) ;-----------------------------------------------
                                        (0057) ;  EQUATES
                                        (0058) ;-----------------------------------------------
                                        (0059) 
                                        (0060) ; Calctime parameters
                                        (0061) wCalcTime:     equ   DUALADC_1_bCALCTIME
                                        (0062) 
                                        (0063) ; Constants
                                        (0064) LowByte:       equ 1
                                        (0065) HighByte:      equ 0
                                        (0066) 
                                        (0067) AREA UserModules (ROM, REL)
                                        (0068) .SECTION
                                        (0069) ;-----------------------------------------------------------------------------
                                        (0070) ;  FUNCTION NAME: DUALADC_1_Start
                                        (0071) ;  FUNCTION NAME: DUALADC_1_SetPower
                                        (0072) ;
                                        (0073) ;  DESCRIPTION:
                                        (0074) ;  Applies power setting to the module's analog PSoc block.
                                        (0075) ;
                                        (0076) ;-----------------------------------------------------------------------------
                                        (0077) ;
                                        (0078) ;  ARGUMENTS:
                                        (0079) ;   A  Contains power level setting 0 to 3
                                        (0080) ;
                                        (0081) ;  RETURNS:  none
                                        (0082) ;
                                        (0083) ;  SIDE EFFECTS:
                                        (0084) ;    The A and X registers may be modified by this or future implementations
                                        (0085) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0086) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0087) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0088) ;    functions.
                                        (0089) ;          
                                        (0090) ;    Currently only the page pointer registers listed below are modified: 
                                        (0091) ;          CUR_PP
                                        (0092) ;
                                        (0093) ;  THEORY of OPERATION or PROCEDURE:
                                        (0094) ;
                                        (0095) ;-----------------------------------------------------------------------------
                                        (0096)  DUALADC_1_Start:
                                        (0097) _DUALADC_1_Start:
                                        (0098)  DUALADC_1_SetPower:
                                        (0099) _DUALADC_1_SetPower:
                                        (0100)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0101)    RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0102)    RAM_SETPAGE_CUR >DUALADC_1_bfStatus
                                        (0103) 
0C46: 21 03    AND   A,0x3              (0104)    and   A,DUALADC_1_bfPOWERMASK                     ; Mask only the valid power setting bits
0C48: 4F       MOV   X,SP               (0105)    mov   X, SP                                       ; Get location of next location on stack
0C49: 08       PUSH  A                  (0106)    push  A                                           ; Save power value on temp location
                                        (0107) 
                                        (0108)                                                      ; Set power for ADC1
0C4A: 5D 83    MOV   A,REG[0x83]        (0109)    mov   A, reg[DUALADC_1_bfADC1cr3]                 ; Get current value of ADC1cr3
0C4C: 21 FC    AND   A,0xFC             (0110)    and   A, ~DUALADC_1_bfPOWERMASK                   ; Mask off old power value
0C4E: 2B 00    OR    A,[X+0]            (0111)    or    A, [X]                                      ; OR in new power value
0C50: 29 F0    OR    A,0xF0             (0112)    or    A, f0h                                      ; Make sure other register is set correctly
0C52: 60 83    MOV   REG[0x83],A        (0113)    mov   reg[DUALADC_1_bfADC1cr3], A                 ; Reload CR with new power value
                                        (0114) 
                                        (0115)                                                      ; Set power for ADC2
0C54: 5D 87    MOV   A,REG[0x87]        (0116)    mov   A, reg[DUALADC_1_bfADC2cr3]                 ; Get current value of ADC2cr3
0C56: 21 FC    AND   A,0xFC             (0117)    and   A, ~DUALADC_1_bfPOWERMASK                   ; Mask off old power value
0C58: 2B 00    OR    A,[X+0]            (0118)    or    A, [X]                                      ; OR in new power value
0C5A: 29 F0    OR    A,0xF0             (0119)    or    A, f0h                                      ; Make sure other register is set correctly
0C5C: 60 87    MOV   REG[0x87],A        (0120)    mov   reg[DUALADC_1_bfADC2cr3], A                 ; Reload CR with new power value
                                        (0121) 
0C5E: 49 82 01 TST   REG[0x82],0x1      (0122)    tst   reg[DUALADC_1_bfADC1cr2], DUALADC_1_fRES_SET
0C61: A0 05    JZ    0x0C67             (0123)    jz    .DoNotLoadRes
0C63: 50 03    MOV   A,0x3              (0124)    mov   A,DUALADC_1_bNUMBITS - DUALADC_1_bMINRES               ; get and set the resolution
0C65: 53 12    MOV   [0x12],A           (0125)    mov   [DUALADC_1_bfStatus], A              ; place it in the status variable
                                        (0126) .DoNotLoadRes:
                                        (0127) 
0C67: 18       POP   A                  (0128)    pop   A                                           ; Restore the stack and power value
0C68: 70 3F    AND   F,0x3F             
0C6A: 71 C0    OR    F,0xC0             
                                        (0129)    RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0130)    RAM_EPILOGUE RAM_USE_CLASS_4
0C6C: 7F       RET                      (0131)    ret
                                        (0132) .ENDSECTION
                                        (0133) 
                                        (0134) .SECTION
                                        (0135) ;-----------------------------------------------------------------------------
                                        (0136) ;  FUNCTION NAME: DUALADC_1_Stop
                                        (0137) ;
                                        (0138) ;  DESCRIPTION:
                                        (0139) ;  Removes power from the module's analog PSoc blocks, but the digital
                                        (0140) ;  blocks keep on running.
                                        (0141) ;
                                        (0142) ;-----------------------------------------------------------------------------
                                        (0143) ;
                                        (0144) ;  ARGUMENTS: None
                                        (0145) ;
                                        (0146) ;  RETURNS:   NA
                                        (0147) ;
                                        (0148) ;  SIDE EFFECTS:
                                        (0149) ;    The A and X registers may be modified by this or future implementations
                                        (0150) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0151) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0152) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0153) ;    functions.
                                        (0154) ;
                                        (0155)  DUALADC_1_Stop:
                                        (0156) _DUALADC_1_Stop:
                                        (0157)    RAM_PROLOGUE RAM_USE_CLASS_1
0C6D: 41 83 FC AND   REG[0x83],0xFC     (0158)    and   reg[DUALADC_1_bfADC1cr3], ~DUALADC_1_bfPOWERMASK
0C70: 41 87 FC AND   REG[0x87],0xFC     (0159)    and   reg[DUALADC_1_bfADC2cr3], ~DUALADC_1_bfPOWERMASK
                                        (0160)    RAM_EPILOGUE RAM_USE_CLASS_1
0C73: 7F       RET                      (0161)    ret
0C74: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0162) .ENDSECTION
                                        (0163) 
                                        (0164) .SECTION
                                        (0165) ;-----------------------------------------------------------------------------
                                        (0166) ;  FUNCTION NAME: DUALADC_1_Get_Samples
                                        (0167) ;
                                        (0168) ;  DESCRIPTION:
                                        (0169) ;  Starts the A/D convertor and will place data is memory.  A flag
                                        (0170) ;  is set whenever a new data value is available.
                                        (0171) ;
                                        (0172) ;-----------------------------------------------------------------------------
                                        (0173) ;
                                        (0174) ;  ARGUMENTS:
                                        (0175) ;  A  Number of samples to be taken.  A zero will cause the ADC to run
                                        (0176) ;     continuously.  A flag is set whenever a new data values are available.
                                        (0177) ;
                                        (0178) ;  RETURNS:  NA
                                        (0179) ;
                                        (0180) ;  SIDE EFFECTS:
                                        (0181) ;    The A and X registers may be modified by this or future implementations
                                        (0182) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0183) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0184) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0185) ;    functions.
                                        (0186) ;          
                                        (0187) ;    Currently only the page pointer registers listed below are modified: 
                                        (0188) ;          CUR_PP
                                        (0189) ;
                                        (0190)  DUALADC_1_GetSamples:
                                        (0191) _DUALADC_1_GetSamples:
                                        (0192)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0193)    RAM_SETPAGE_CUR >DUALADC_1_bSampC
0C77: 53 13    MOV   [0x13],A           (0194)    mov   [DUALADC_1_bSampC], A                             ; Store sample count
                                        (0195)                                                            ; Interrupts, Put A/D in reset
0C79: 51 12    MOV   A,[0x12]           (0196)    mov   A,[DUALADC_1_bfStatus]                            ; get and set the resolution
0C7B: 21 0F    AND   A,0xF              (0197)    and   A,DUALADC_1_bRES_MASK
0C7D: 01 07    ADD   A,0x7              (0198)    add   A,DUALADC_1_bMINRES
0C7F: 90 8C    CALL  _DUALADC_1_SetResolution(0199)    call  DUALADC_1_SetResolution
                                        (0200) 
                                        (0201) DUALADC_1_LoadMSBCounter:                                  ; The PWM has been setup by SetResolution, now set the upper
                                        (0202)                                                            ; counter which will be the same as the period.
                                        (0203)                                                            ; Reset MSB of counter to most negative value
                                        (0204) 
0C81: 5D 2A    MOV   A,REG[0x2A]        (0205)    mov   A,reg[DUALADC_1_bPWM_IntTime_MSB]                 ; Get MSB of PWM and move it into RAM
0C83: 53 0C    MOV   [0xC],A            (0206)    mov   [DUALADC_1_cCounter1U], A                         ; Use counter as temp location
0C85: 50 00    MOV   A,0x0              (0207)    mov   A, 00h                                            ; Load A with zero for the calculation
0C87: 12 0C    SUB   A,[0xC]            (0208)    sub   A, [DUALADC_1_cCounter1U]                         ; 0 - MSB_PWM = MSB_of_most_neg_value
0C89: 67       ASR   A                  (0209)    asr   A                                                 ; Half the range (+ and -)
                                        (0210) IF (DUALADC_1_DATA_FORMAT)
                                        (0211)    mov   [DUALADC_1_cCounter1U], A                         ; Place result back into MSB of counter1
                                        (0212)    mov   [DUALADC_1_cCounter2U], A                         ; Place result back into MSB of counter2
                                        (0213) ELSE
0C8A: 55 0C 00 MOV   [0xC],0x0          (0214)    mov   [DUALADC_1_cCounter1U], 00h                       ; Always start at zero for unsigned values for ADC1
0C8D: 55 0D 00 MOV   [0xD],0x0          (0215)    mov   [DUALADC_1_cCounter2U], 00h                       ; Always start at zero for unsigned values for ADC2
                                        (0216) ENDIF
0C90: 5D 26    MOV   A,REG[0x26]        (0217)    mov   A, reg[DUALADC_1_bPWM_IntTime_LSB]                ; Dummy Read  - required do not remove
0C92: 62 21 FF MOV   REG[0x21],0xFF     (0218)    mov   reg[DUALADC_1_bPeriod1], FFh                      ; Make sure counter1 starts at FF
0C95: 62 2D FF MOV   REG[0x2D],0xFF     (0219)    mov   reg[DUALADC_1_bPeriod2], FFh                      ; Make sure counter2 starts at FF
                                        (0220) 
0C98: 41 83 EF AND   REG[0x83],0xEF     (0221)    and   reg[DUALADC_1_bfADC1cr3],~DUALADC_1_fFSW0         ; Take Integrator out of reset
0C9B: 41 87 EF AND   REG[0x87],0xEF     (0222)    and   reg[DUALADC_1_bfADC2cr3],~DUALADC_1_fFSW0         ; Take Integrator out of reset
                                        (0223) IF DUALADC_1_NoAZ
0C9E: 41 82 DF AND   REG[0x82],0xDF     (0224)     and  reg[DUALADC_1_bfADC1cr2],~DUALADC_1_fAutoZero     ; Take Integrator out of AutoZero
0CA1: 41 86 DF AND   REG[0x86],0xDF     (0225)     and  reg[DUALADC_1_bfADC2cr2],~DUALADC_1_fAutoZero     ; Take Integrator out of AutoZero
                                        (0226) ENDIF
                                        (0227) 
0CA4: 43 23 05 OR    REG[0x23],0x5      (0228)    or    reg[DUALADC_1_bCounter1_CR0], (DUALADC_1_fDBLK_ENABLE|DUALADC_1_fPULSE_WIDE)   ; Enable the Counter
0CA7: 43 2F 05 OR    REG[0x2F],0x5      (0229)    or    reg[DUALADC_1_bCounter2_CR0], (DUALADC_1_fDBLK_ENABLE|DUALADC_1_fPULSE_WIDE)   ; Enable the Counter
0CAA: 43 27 01 OR    REG[0x27],0x1      (0230)    or    reg[DUALADC_1_fPWM_LSB_CR0], DUALADC_1_fDBLK_ENABLE          ; Enable PWM
0CAD: 43 E1 04 OR    REG[0xE1],0x4      (0231)    or    reg[DUALADC_1_bfPWM16_INT_REG], DUALADC_1_bfPWM16_Mask      ; Enable PWM and Counter interrupts
0CB0: 43 E1 01 OR    REG[0xE1],0x1      (0232)    or    reg[DUALADC_1_bfCounter1_INT_REG], DUALADC_1_bfCounter1_Mask
0CB3: 43 E1 08 OR    REG[0xE1],0x8      (0233)    or    reg[DUALADC_1_bfCounter2_INT_REG], DUALADC_1_bfCounter2_Mask
                                        (0234) 
0CB6: 7F       RET                      (0235)    ret
                                        (0236)    RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0237) .ENDSECTION
                                        (0238) 
                                        (0239) .SECTION
                                        (0240) ;-----------------------------------------------------------------------------
                                        (0241) ;  FUNCTION NAME: DUALADC_1_StopAD
                                        (0242) ;
                                        (0243) ;  DESCRIPTION:
                                        (0244) ;  Completely shuts down the A/D is an orderly manner.  Both the
                                        (0245) ;  Timer and Counter are disabled and their interrupts are deactivated.
                                        (0246) ;
                                        (0247) ;-----------------------------------------------------------------------------
                                        (0248) ;
                                        (0249) ;  ARGUMENTS:  None
                                        (0250) ;
                                        (0251) ;  RETURNS: NA
                                        (0252) ;
                                        (0253) ;  SIDE EFFECTS:
                                        (0254) ;     The A and X registers may be modified by this or future implementations
                                        (0255) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0256) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0257) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0258) ;    functions.
                                        (0259) ;
                                        (0260)  DUALADC_1_StopAD:
                                        (0261) _DUALADC_1_StopAD:
                                        (0262)    RAM_PROLOGUE RAM_USE_CLASS_1
0CB7: 41 27 FE AND   REG[0x27],0xFE     (0263)    and   reg[DUALADC_1_fPWM_LSB_CR0], ~DUALADC_1_fDBLK_ENABLE     ; Disable the PWM
                                        (0264) 
0CBA: 41 23 FE AND   REG[0x23],0xFE     (0265)    and   reg[DUALADC_1_bCounter1_CR0], ~DUALADC_1_fDBLK_ENABLE           ; Disable the Counter
0CBD: 41 2F FE AND   REG[0x2F],0xFE     (0266)    and   reg[DUALADC_1_bCounter2_CR0], ~DUALADC_1_fDBLK_ENABLE           ; Disable the Counter
                                        (0267) 
                                        (0268) IF DUALADC_1_NoAZ
0CC0: 43 82 20 OR    REG[0x82],0x20     (0269)    or    reg[DUALADC_1_bfADC1cr2], DUALADC_1_fAutoZero         ; Put the Integrator into Autozero mode
0CC3: 43 86 20 OR    REG[0x86],0x20     (0270)    or    reg[DUALADC_1_bfADC2cr2], DUALADC_1_fAutoZero         ; Put the Integrator into Autozero mode
                                        (0271) ENDIF
                                        (0272) 
0CC6: 43 83 10 OR    REG[0x83],0x10     (0273)    or   reg[DUALADC_1_bfADC1cr3], DUALADC_1_fFSW0              ; Put Integrator into reset
0CC9: 43 87 10 OR    REG[0x87],0x10     (0274)    or   reg[DUALADC_1_bfADC2cr3], DUALADC_1_fFSW0              ; Put Integrator into reset
                                        (0275) 
0CCC: 08       PUSH  A                  (0276)    push A
0CCD: 41 E1 FB AND   REG[0xE1],0xFB     
0CD0: 41 E1 FE AND   REG[0xE1],0xFE     
0CD3: 41 E1 FE AND   REG[0xE1],0xFE     
                                        (0277)    M8C_DisableIntMask DUALADC_1_bfPWM16_INT_REG, DUALADC_1_bfPWM16_Mask      ; Disable interrupts
                                        (0278)    M8C_DisableIntMask DUALADC_1_bfCounter1_INT_REG, DUALADC_1_bfCounter1_Mask
                                        (0279)    M8C_DisableIntMask DUALADC_1_bfCounter2_INT_REG, DUALADC_1_bfCounter1_Mask
0CD6: 18       POP   A                  (0280)    pop  A
                                        (0281)    
                                        (0282)    RAM_EPILOGUE RAM_USE_CLASS_1
0CD7: 7F       RET                      (0283)    ret
0CD8: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0284) .ENDSECTION
                                        (0285) 
                                        (0286) .SECTION
                                        (0287) ;-----------------------------------------------------------------------------
                                        (0288) ;  FUNCTION NAME: DUALADC_1_fIsData
                                        (0289) ;  FUNCTION NAME: DUALADC_1_fIsDataAvailable
                                        (0290) ;
                                        (0291) ;  DESCRIPTION:
                                        (0292) ;  Returns the status of the A/D Data is set whenever a new data
                                        (0293) ;  value is available.
                                        (0294) ;
                                        (0295) ;-----------------------------------------------------------------------------
                                        (0296) ;
                                        (0297) ;  ARGUMENTS: None
                                        (0298) ;
                                        (0299) ;  RETURNS:
                                        (0300) ;  A  Returns data status  A == 0 no data available
                                        (0301) ;                          A != 0 data available
                                        (0302) ;
                                        (0303) ;  SIDE EFFECTS:
                                        (0304) ;    The A and X registers may be modified by this or future implementations
                                        (0305) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0306) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0307) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0308) ;    functions.
                                        (0309) ;          
                                        (0310) ;    Currently only the page pointer registers listed below are modified:
                                        (0311) ;          CUR_PP
                                        (0312) ;
                                        (0313)  DUALADC_1_fIsData:
                                        (0314) _DUALADC_1_fIsData:
                                        (0315)  DUALADC_1_fIsDataAvailable:
                                        (0316) _DUALADC_1_fIsDataAvailable:
                                        (0317)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0318)    RAM_SETPAGE_CUR >DUALADC_1_bfStatus
0CDB: 51 12    MOV   A,[0x12]           (0319)    mov   A, [DUALADC_1_bfStatus]                      ; Get status byte
0CDD: 21 10    AND   A,0x10             (0320)    and   A, DUALADC_1_fDATA_READY                     ; Mask off other bits
                                        (0321)    RAM_EPILOGUE RAM_USE_CLASS_4
0CDF: 7F       RET                      (0322)    ret
0CE0: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0323) .ENDSECTION
                                        (0324) 
                                        (0325) .SECTION
                                        (0326) ;-----------------------------------------------------------------------------
                                        (0327) ;  FUNCTION NAME: DUALADC_1_iGetData1ClearFlag
                                        (0328) ;  FUNCTION NAME: DUALADC_1_iGetData1
                                        (0329) ;
                                        (0330) ;  DESCRIPTION:
                                        (0331) ;  Returns the data from channel-1 of A/D.  Does not check if data is available.
                                        (0332) ;  iGetData1ClearFlag clears the result ready flag as well.
                                        (0333) ;
                                        (0334) ;-----------------------------------------------------------------------------
                                        (0335) ;
                                        (0336) ;  ARGUMENTS: None
                                        (0337) ;
                                        (0338) ;  RETURNS:
                                        (0339) ;    A  Contains the LSB of the 16 bit result
                                        (0340) ;    X  Contains the MSB of the 16 bit result
                                        (0341) ;
                                        (0342) ;  SIDE EFFECTS:
                                        (0343) ;    The A and X registers may be modified by this or future implementations
                                        (0344) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0345) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0346) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0347) ;    functions.
                                        (0348) ;          
                                        (0349) ;    Currently only the page pointer registers listed below are modified:
                                        (0350) ;          CUR_PP
                                        (0351) ;
                                        (0352)  DUALADC_1_iGetData1ClearFlag:
                                        (0353) _DUALADC_1_iGetData1ClearFlag:
                                        (0354)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0355)    RAM_SETPAGE_CUR >DUALADC_1_iResult1 
0CE3: 26 12 EF AND   [0x12],0xEF        (0356)    and   [DUALADC_1_bfStatus], ~DUALADC_1_fDATA_READY  ; Clear Data ready bit
0CE6: 58 0E    MOV   X,[0xE]            (0357)    mov   X, [(DUALADC_1_iResult1 + HighByte)]
0CE8: 51 0F    MOV   A,[0xF]            (0358)    mov   A, [(DUALADC_1_iResult1 + LowByte)]
                                        (0359)    RAM_EPILOGUE RAM_USE_CLASS_4
0CEA: 7F       RET                      (0360)    ret
0CEB: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0361) 
                                        (0362)  DUALADC_1_iGetData1:
                                        (0363) _DUALADC_1_iGetData1:
                                        (0364)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0365)    RAM_SETPAGE_CUR >DUALADC_1_iResult1  
0CEE: 58 0E    MOV   X,[0xE]            (0366)    mov   X, [(DUALADC_1_iResult1 + HighByte)]
0CF0: 51 0F    MOV   A,[0xF]            (0367)    mov   A, [(DUALADC_1_iResult1 + LowByte)]
                                        (0368)    RAM_EPILOGUE RAM_USE_CLASS_4
0CF2: 7F       RET                      (0369)    ret
0CF3: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0370) .ENDSECTION
                                        (0371) 
                                        (0372) .SECTION
                                        (0373) ;-----------------------------------------------------------------------------
                                        (0374) ;  FUNCTION NAME: DUALADC_1_iGetData2ClearFlag
                                        (0375) ;  FUNCTION NAME: DUALADC_1_iGetData2
                                        (0376) ;
                                        (0377) ;  DESCRIPTION:
                                        (0378) ;  Returns the data from channel-1 of A/D.  Does not check if data is available.
                                        (0379) ;  iGetData1ClearFlag clears the result ready flag as well.
                                        (0380) ;
                                        (0381) ;-----------------------------------------------------------------------------
                                        (0382) ;
                                        (0383) ;  ARGUMENTS: None
                                        (0384) ;
                                        (0385) ;  RETURNS:
                                        (0386) ;    A  Contains the LSB of the 16 bit result
                                        (0387) ;    X  Contains the MSB of the 16 bit result
                                        (0388) ;
                                        (0389) ;  SIDE EFFECTS:
                                        (0390) ;    The A and X registers may be modified by this or future implementations
                                        (0391) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0392) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0393) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0394) ;    functions.
                                        (0395) ;          
                                        (0396) ;    Currently only the page pointer registers listed below are modified:
                                        (0397) ;          CUR_PP
                                        (0398) ;
                                        (0399)  DUALADC_1_iGetData2ClearFlag:
                                        (0400) _DUALADC_1_iGetData2ClearFlag:
                                        (0401)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0402)    RAM_SETPAGE_CUR >DUALADC_1_iResult1  
0CF6: 26 12 EF AND   [0x12],0xEF        (0403)    and   [DUALADC_1_bfStatus], ~DUALADC_1_fDATA_READY  ; Clear Data ready bit
0CF9: 58 10    MOV   X,[0x10]           (0404)    mov   X, [(DUALADC_1_iResult2 + HighByte)]
0CFB: 51 11    MOV   A,[0x11]           (0405)    mov   A, [(DUALADC_1_iResult2 + LowByte)]
                                        (0406)    RAM_EPILOGUE RAM_USE_CLASS_4
0CFD: 7F       RET                      (0407)    ret
0CFE: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0408) 
                                        (0409)  DUALADC_1_iGetData2:
                                        (0410) _DUALADC_1_iGetData2:
                                        (0411)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0412)    RAM_SETPAGE_CUR >DUALADC_1_iResult1  
0D01: 58 10    MOV   X,[0x10]           (0413)    mov   X, [(DUALADC_1_iResult2 + HighByte)]
0D03: 51 11    MOV   A,[0x11]           (0414)    mov   A, [(DUALADC_1_iResult2 + LowByte)]
                                        (0415)    RAM_EPILOGUE RAM_USE_CLASS_4
0D05: 7F       RET                      (0416)    ret
0D06: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0417) .ENDSECTION
                                        (0418) 
                                        (0419) .SECTION
                                        (0420) ;-----------------------------------------------------------------------------
                                        (0421) ;  FUNCTION NAME: DUALADC_1_ClearFlag
                                        (0422) ;
                                        (0423) ;  DESCRIPTION:
                                        (0424) ;  Clears the data ready flag.
                                        (0425) ;
                                        (0426) ;-----------------------------------------------------------------------------
                                        (0427) ;
                                        (0428) ;  ARGUMENTS: None
                                        (0429) ;
                                        (0430) ;  RETURNS: NA
                                        (0431) ;
                                        (0432) ;  SIDE EFFECTS:
                                        (0433) ;    The A and X registers may be modified by this or future implementations
                                        (0434) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0435) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0436) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0437) ;    functions.
                                        (0438) ;          
                                        (0439) ;    Currently only the page pointer registers listed below are modified:
                                        (0440) ;          CUR_PP
                                        (0441) ;
                                        (0442)  DUALADC_1_ClearFlag:
                                        (0443) _DUALADC_1_ClearFlag:
                                        (0444)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0445)    RAM_SETPAGE_CUR >DUALADC_1_bfStatus  
0D09: 26 12 EF AND   [0x12],0xEF        (0446)    and   [DUALADC_1_bfStatus], ~DUALADC_1_fDATA_READY  ; Clear Data ready bit
                                        (0447)    RAM_EPILOGUE RAM_USE_CLASS_4
0D0C: 7F       RET                      (0448)    ret
0D0D: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0449) .ENDSECTION
                                        (0450) 
                                        (0451) .SECTION
                                        (0452) ;-----------------------------------------------------------------------------
                                        (0453) ;  FUNCTION NAME: DUALADC_1_SetResolution
                                        (0454) ;
                                        (0455) ;  DESCRIPTION:
                                        (0456) ;  Sets A/D resolution between 7 and 13 bits.
                                        (0457) ;
                                        (0458) ;-----------------------------------------------------------------------------
                                        (0459) ;
                                        (0460) ;  ARGUMENTS:
                                        (0461) ;  A  Passes the number of bits of resolution, between 7 and 13.
                                        (0462) ;
                                        (0463) ;  RETURNS:  NA
                                        (0464) ;
                                        (0465) ;  SIDE EFFECTS:
                                        (0466) ;    The A and X registers may be modified by this or future implementations
                                        (0467) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0468) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0469) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0470) ;    functions.
                                        (0471) ;          
                                        (0472) ;    Currently only the page pointer registers listed below are modified: 
                                        (0473) ;          CUR_PP
                                        (0474) ;
                                        (0475) ;    This function halts the PWM and the counter to sync the A/D , but
                                        (0476) ;    does not re-enable the counter or PWM. To restart the A/D, "Get_Samples"
                                        (0477) ;    should be called. It sets the resolution for both channels at the
                                        (0478) ;    same time.
                                        (0479) ;
                                        (0480)  DUALADC_1_SetResolution:
                                        (0481) _DUALADC_1_SetResolution:
                                        (0482)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0483)    RAM_SETPAGE_CUR >DUALADC_1_bfStatus  
                                        (0484) 
0D10: 41 82 FE AND   REG[0x82],0xFE     (0485)    and   reg[DUALADC_1_bfADC1cr2], ~DUALADC_1_fRES_SET
                                        (0486)    
0D13: 9F A2    CALL  _DUALADC_1_StopAD  (0487)    call  DUALADC_1_StopAD                          ; Stop the A/D if it is running
0D15: 55 12 00 MOV   [0x12],0x0         (0488)    mov   [DUALADC_1_bfStatus], 00h                 ; and clear status and old resolution
                                        (0489) 
                                        (0490)                                                    ; Check for resolution to be within min and max values
0D18: 39 07    CMP   A,0x7              (0491)    cmp   A,DUALADC_1_bMINRES                       ; Check low end of resolution
0D1A: D0 05    JNC   0x0D20             (0492)    jnc   DUALADC_1_CHECKHI
0D1C: 50 07    MOV   A,0x7              (0493)    mov   A,DUALADC_1_bMINRES                       ; Too low - load legal low value
0D1E: 80 07    JMP   0x0D26             (0494)    jmp   DUALADC_1_RES_OK
                                        (0495) 
                                        (0496) DUALADC_1_CHECKHI:                                 ; Check high end of resolution
0D20: 39 0D    CMP   A,0xD              (0497)    cmp   A,DUALADC_1_bMAXRES
0D22: C0 03    JC    0x0D26             (0498)    jc    DUALADC_1_RES_OK
0D24: 50 0D    MOV   A,0xD              (0499)    mov   A,DUALADC_1_bMAXRES                       ; Too high - load legal Max value
                                        (0500) 
                                        (0501) DUALADC_1_RES_OK:
                                        (0502)                                                    ; Calculate compare value for the PWM which
                                        (0503)                                                    ; computes the integrate time
0D26: 11 07    SUB   A,0x7              (0504)    sub   A, DUALADC_1_bMINRES                      ; Normalize with min resolution
0D28: 2C 12    OR    [0x12],A           (0505)    or    [DUALADC_1_bfStatus], A
                                        (0506)                                                    ; Since min resolution is 7, 2^^7 = 128, the clock
                                        (0507)                                                    ; is running 4x so 128*4=512 or 0x0200
0D2A: 01 01    ADD   A,0x1              (0508)    add   A,01h                                     ; The MSB is 02h.
0D2C: 5C       MOV   X,A                (0509)    mov   X,A
0D2D: 50 01    MOV   A,0x1              (0510)    mov   A,01h
                                        (0511) 
                                        (0512) DUALADC_1_CALC_INTTIME:                            ; Now shift the MSB left for every bit of resolution of min (7).
0D2F: 64       ASL   A                  (0513)    asl   A
0D30: 79       DEC   X                  (0514)    dec   X
0D31: BF FD    JNZ   0x0D2F             (0515)    jnz   DUALADC_1_CALC_INTTIME
                                        (0516) 
                                        (0517) DUALADC_1_LOAD_INTTIME:                            ; Load compare value and Calc time into registers
                                        (0518)                                                    ; Since minimum resolution is 7 bits, this value will always start at 0
0D33: 62 26 00 MOV   REG[0x26],0x0      (0519)    mov   reg[DUALADC_1_bPWM_IntTime_LSB], 00h
0D36: 60 2A    MOV   REG[0x2A],A        (0520)    mov   reg[DUALADC_1_bPWM_IntTime_MSB], A
                                        (0521) 
                                        (0522)                                                    ; Load the CalcTime into the PWM Period
0D38: 62 25 3C MOV   REG[0x25],0x3C     (0523)    mov   reg[DUALADC_1_bPWM_Period_LSB], <wCalcTime
0D3B: 01 00    ADD   A,0x0              (0524)    add   A, >wCalcTime
0D3D: 60 29    MOV   REG[0x29],A        (0525)    mov   reg[DUALADC_1_bPWM_Period_MSB],A
                                        (0526)    RAM_EPILOGUE RAM_USE_CLASS_4
0D3F: 7F       RET                      (0527)    ret
                                        (0528) .ENDSECTION
                                        (0529) 
                                        (0530) ; End of File DUALADC_1.asm
FILE: C:\Users\georg\OneDrive\DOCUME~1\GitHub\TALKIN~1\PDPROJ~1\PDPROJ~1\main.c
(0001) //----------------------------------------------------------------------------
(0002) // C main line
(0003) //----------------------------------------------------------------------------
(0004) 
(0005) #include <m8c.h>        // part specific constants and macros
(0006) #include "PSoCAPI.h"    // PSoC API definitions for all User Modules
(0007) #include <stdio.h>
(0008) #define TEMP_SENSOR_SLAVE_ADDRESS 0x18
(0009) #define TEMP_REG    			  0x05
(0010) #define MIC_ADC_CHANNEL			  0x01
(0011) #define LIGHT_SENSOR_ADC_CHANNEL  0x02
(0012) #define SIZE 					  20
(0013) #define X 						  3400 // 3.4s
(0014) #define Z						  200  // 200ms
(0015) #define Y                         200  // 200ms
(0016) #define Q                         200  // Have find an optimum value
(0017) 
(0018) enum light  {DARK, NORMAL , BRIGHT};
(0019) enum temp   {COLD, MEDIUM, HOT};
(0020) 
(0021) typedef struct vocabTable
(0022) {
(0023) 	BYTE word;
(0024) 	BYTE frequency;
(0025) 	BYTE age;
(0026) }vocabTable_type;
(0027) 
(0028) vocabTable_type my_table[SIZE]= {0};		// To do: finalize on the size
(0029) vocabTable_type neighours_table[SIZE] = {0};// To do: finalize on the size
(0030) 
(0031) BOOL sortVocabTables = FALSE;
(0032) void print_LCD_debug_msg(char* msg,INT row,INT col);
(0033) INT readDualAdc(INT channel);
(0034) INT read_temperature(void);
(0035) float getLux(void) ;
(0036) BYTE create_word(float lux, INT temp);
(0037) void blocking_delay(BYTE bTimes);
(0038) void update_table(BYTE word_encoding, vocabTable_type* table );
(0039) void quickSort(vocabTable_type A[], int l, int h);
(0040) int part(vocabTable_type arr[], int l, int h);
(0041) void swap(vocabTable_type* a, vocabTable_type* b);
(0042) 
(0043) #pragma interrupt_handler TimerISR
(0044) #pragma interrupt_handler ResetSwitchISR
(0045) void TimerISR(void )
(0046) {
__UserModules_end|_TimerISR|__text_start|_TimerISR:
    0D40: 71 C0    OR    F,0xC0
    0D42: 08       PUSH  A
    0D43: 5D D0    MOV   A,REG[0xD0]
    0D45: 08       PUSH  A
(0047) 	sortVocabTables = TRUE;
    0D46: 62 D0 00 MOV   REG[0xD0],0x0
    0D49: 55 93 01 MOV   [sortVocabTables],0x1
    0D4C: 18       POP   A
    0D4D: 60 D0    MOV   REG[0xD0],A
    0D4F: 18       POP   A
    0D50: 7E       RETI  
(0048) }
(0049) 
(0050) void ResetSwitchISR(void )
(0051) {
_ResetSwitchISR:
    0D51: 08       PUSH  A
(0052) 	INT_MSK3 = INT_MSK3 | 0x80;
    0D52: 43 DE 80 OR    REG[0xDE],0x80
    0D55: 18       POP   A
    0D56: 7E       RETI  
(0053) 	// Trigger the hardware reset ISR from the software	
(0054) }
(0055) 
(0056) void main(void)
(0057) {
_main:
  word                 --> X+6
  tempValue            --> X+4
  luxValue             --> X+0
    0D57: 10       PUSH  X
    0D58: 4F       MOV   X,SP
    0D59: 38 07    ADD   SP,0x7
(0058) 	float luxValue; // Ambient Light illumiance value
(0059) 	INT   tempValue;     // Ambient temperature
(0060) 	BYTE  word;
(0061) 	
(0062) 	// PGA1 init
(0063) 	PGA_1_Start(PGA_1_HIGHPOWER);
    0D5B: 10       PUSH  X
    0D5C: 50 03    MOV   A,0x3
    0D5E: 7C 04 BE LCALL _PGA_1_SetPower|PGA_1_Start|_PGA_1_Start
(0064) 	// PGA2 init
(0065) 	PGA_2_Start(PGA_1_HIGHPOWER);
    0D61: 50 03    MOV   A,0x3
    0D63: 7C 04 76 LCALL _PGA_2_Start|PGA_2_SetPower|_PGA_2_SetPower
(0066) 
(0067) 	// Initial the Dual ADC
(0068) 	DUALADC_1_Start(DUALADC_1_HIGHPOWER);     	// Turn on Analog section
    0D66: 50 03    MOV   A,0x3
    0D68: 7C 0C 43 LCALL _DUALADC_1_SetPower|DUALADC_1_Start|_DUALADC_1_Start|DUALADC_1_SetPower
(0069) 	DUALADC_1_SetResolution(10);            	// Set resolution to 10 Bits
    0D6B: 50 0A    MOV   A,0xA
    0D6D: 7C 0D 0D LCALL _DUALADC_1_SetResolution
(0070) 	DUALADC_1_GetSamples(0); 
    0D70: 50 00    MOV   A,0x0
    0D72: 7C 0C 74 LCALL _DUALADC_1_GetSamples
(0071) 
(0072) 	// Initializes LCD to use the multi-line 4-bit interface
(0073) 	LCD_2_Start();
    0D75: 7C 06 18 LCALL _LCD_2_Init|_LCD_2_Start|LCD_2_Start
(0074) 	
(0075) 	// Enables the I2C HW block as a Master 
(0076) 	I2CHW_Temp_EnableMstr();
    0D78: 7C 07 A3 LCALL _I2CHW_Temp_EnableMstr
(0077) 	
(0078) 	//Enable reset button interrupt
(0079) 	//To do How to trigger a software reset via button?
(0080) 	
(0081) 	// Initialize time
(0082) 	Timer16_1_WritePeriod(0xffff);// Do this in the config
    0D7B: 50 FF    MOV   A,0xFF
    0D7D: 57 FF    MOV   X,0xFF
    0D7F: 7C 04 25 LCALL _Timer16_1_WritePeriod
(0083)   	Timer16_1_WriteCompareValue(0x0001); 
    0D82: 57 00    MOV   X,0x0
    0D84: 50 01    MOV   A,0x1
    0D86: 7C 04 2B LCALL _Timer16_1_WriteCompareValue
(0084) 	Timer16_1_EnableInt();//Enable Timer interrupt
    0D89: 7C 04 15 LCALL _Timer16_1_EnableInt
    0D8C: 20       POP   X
(0085) 	
(0086) 	
(0087) 	// Enable global interrupts
(0088) 	M8C_EnableGInt;
    0D8D: 71 01    OR    F,0x1
(0089) 	
(0090) 	// Start the timer
(0091) 	Timer16_1_Start(); 
    0D8F: 10       PUSH  X
    0D90: 7C 04 1D LCALL _Timer16_1_Start
    0D93: 20       POP   X
    0D94: 80 65    JMP   0x0DFA
(0092) 	while(1)
(0093) 	{
(0094) 		
(0095) 		// Sense /////////////////////////////
(0096) 		
(0097) 		//Read light sensor value
(0098) 		luxValue   = getLux(); // luxValue ranges from 0 to 1000
    0D96: 96 F7    CALL  _getLux
    0D98: 62 D0 00 MOV   REG[0xD0],0x0
    0D9B: 51 92    MOV   A,[__r0]
    0D9D: 54 00    MOV   [X+0],A
    0D9F: 51 91    MOV   A,[__r1]
    0DA1: 54 01    MOV   [X+1],A
    0DA3: 51 90    MOV   A,[__r2]
    0DA5: 54 02    MOV   [X+2],A
    0DA7: 51 8F    MOV   A,[__r3]
    0DA9: 54 03    MOV   [X+3],A
(0099) 		//Read temperature value
(0100) 		tempValue  = read_temperature();\
    0DAB: 95 E3    CALL  _read_temperature
    0DAD: 62 D0 00 MOV   REG[0xD0],0x0
    0DB0: 51 91    MOV   A,[__r1]
    0DB2: 54 05    MOV   [X+5],A
    0DB4: 51 92    MOV   A,[__r0]
    0DB6: 54 04    MOV   [X+4],A
(0101) 	
(0102) 		// Word formation //////////////////
(0103) 		word = create_word(luxValue, tempValue);
    0DB8: 52 04    MOV   A,[X+4]
    0DBA: 08       PUSH  A
    0DBB: 52 05    MOV   A,[X+5]
    0DBD: 08       PUSH  A
    0DBE: 52 00    MOV   A,[X+0]
    0DC0: 08       PUSH  A
    0DC1: 52 01    MOV   A,[X+1]
    0DC3: 08       PUSH  A
    0DC4: 52 02    MOV   A,[X+2]
    0DC6: 08       PUSH  A
    0DC7: 52 03    MOV   A,[X+3]
    0DC9: 08       PUSH  A
    0DCA: 90 35    CALL  _create_word
    0DCC: 62 D0 00 MOV   REG[0xD0],0x0
    0DCF: 54 06    MOV   [X+6],A
(0104) 		
(0105) 		// Update my vocab
(0106) 		update_table(word,my_table);
    0DD1: 50 00    MOV   A,0x0
    0DD3: 08       PUSH  A
    0DD4: 50 14    MOV   A,0x14
    0DD6: 08       PUSH  A
    0DD7: 52 06    MOV   A,[X+6]
    0DD9: 08       PUSH  A
    0DDA: 91 D0    CALL  _update_table
    0DDC: 38 F7    ADD   SP,0xF7
(0107) 		
(0108) 		// Sort vocab table
(0109) 		
(0110) 		if (sortVocabTables == TRUE)
    0DDE: 62 D0 00 MOV   REG[0xD0],0x0
    0DE1: 3C 93 01 CMP   [sortVocabTables],0x1
    0DE4: B0 15    JNZ   0x0DFA
(0111) 		{
(0112) 			quickSort(my_table, 0 , SIZE-1);
    0DE6: 50 00    MOV   A,0x0
    0DE8: 08       PUSH  A
    0DE9: 50 13    MOV   A,0x13
    0DEB: 08       PUSH  A
    0DEC: 50 00    MOV   A,0x0
    0DEE: 08       PUSH  A
    0DEF: 08       PUSH  A
    0DF0: 50 00    MOV   A,0x0
    0DF2: 08       PUSH  A
    0DF3: 50 14    MOV   A,0x14
    0DF5: 08       PUSH  A
    0DF6: 94 EC    CALL  _quickSort
    0DF8: 38 FA    ADD   SP,0xFA
(0113) 		}
(0114) 		// Speak ///////////////////////////
(0115) 		
(0116) 		// Listen? /////////////////////////
(0117) 	}
    0DFA: 8F 9B    JMP   0x0D96
    0DFC: 38 F9    ADD   SP,0xF9
    0DFE: 20       POP   X
    0DFF: 8F FF    JMP   0x0DFF
(0118) }
(0119) 
(0120) BYTE create_word(float lux, INT temp)
(0121) {
_create_word:
  word                 --> X+2
  temp_label           --> X+1
  light_label          --> X+0
  temp                 --> X-9
  lux                  --> X-7
    0E01: 10       PUSH  X
    0E02: 4F       MOV   X,SP
    0E03: 38 03    ADD   SP,0x3
(0122) 	enum light light_label;
(0123) 	enum temp temp_label;
(0124) 	BYTE word;
(0125) 	if (lux >= 0 && lux < 333)
    0E05: 50 00    MOV   A,0x0
    0E07: 08       PUSH  A
    0E08: 08       PUSH  A
    0E09: 08       PUSH  A
    0E0A: 08       PUSH  A
    0E0B: 52 F9    MOV   A,[X-7]
    0E0D: 08       PUSH  A
    0E0E: 52 FA    MOV   A,[X-6]
    0E10: 08       PUSH  A
    0E11: 52 FB    MOV   A,[X-5]
    0E13: 08       PUSH  A
    0E14: 52 FC    MOV   A,[X-4]
    0E16: 08       PUSH  A
    0E17: 62 D0 00 MOV   REG[0xD0],0x0
    0E1A: 7C 17 2B LCALL 0x172B
    0E1D: 38 F8    ADD   SP,0xF8
    0E1F: 39 FF    CMP   A,0xFF
    0E21: A0 2B    JZ    0x0E4D
    0E23: 50 43    MOV   A,0x43
    0E25: 08       PUSH  A
    0E26: 50 A6    MOV   A,0xA6
    0E28: 08       PUSH  A
    0E29: 50 80    MOV   A,0x80
    0E2B: 08       PUSH  A
    0E2C: 50 00    MOV   A,0x0
    0E2E: 08       PUSH  A
    0E2F: 52 F9    MOV   A,[X-7]
    0E31: 08       PUSH  A
    0E32: 52 FA    MOV   A,[X-6]
    0E34: 08       PUSH  A
    0E35: 52 FB    MOV   A,[X-5]
    0E37: 08       PUSH  A
    0E38: 52 FC    MOV   A,[X-4]
    0E3A: 08       PUSH  A
    0E3B: 7C 17 2B LCALL 0x172B
    0E3E: 38 F8    ADD   SP,0xF8
    0E40: 39 00    CMP   A,0x0
    0E42: A0 0A    JZ    0x0E4D
    0E44: 39 01    CMP   A,0x1
    0E46: A0 06    JZ    0x0E4D
(0126) 		light_label = DARK;
    0E48: 56 00 00 MOV   [X+0],0x0
    0E4B: 80 95    JMP   0x0EE1
(0127) 	else if(lux >= 333 && lux < 666)
    0E4D: 50 43    MOV   A,0x43
    0E4F: 08       PUSH  A
    0E50: 50 A6    MOV   A,0xA6
    0E52: 08       PUSH  A
    0E53: 50 80    MOV   A,0x80
    0E55: 08       PUSH  A
    0E56: 50 00    MOV   A,0x0
    0E58: 08       PUSH  A
    0E59: 52 F9    MOV   A,[X-7]
    0E5B: 08       PUSH  A
    0E5C: 52 FA    MOV   A,[X-6]
    0E5E: 08       PUSH  A
    0E5F: 52 FB    MOV   A,[X-5]
    0E61: 08       PUSH  A
    0E62: 52 FC    MOV   A,[X-4]
    0E64: 08       PUSH  A
    0E65: 62 D0 00 MOV   REG[0xD0],0x0
    0E68: 7C 17 2B LCALL 0x172B
    0E6B: 38 F8    ADD   SP,0xF8
    0E6D: 39 FF    CMP   A,0xFF
    0E6F: A0 2B    JZ    0x0E9B
    0E71: 50 44    MOV   A,0x44
    0E73: 08       PUSH  A
    0E74: 50 26    MOV   A,0x26
    0E76: 08       PUSH  A
    0E77: 50 80    MOV   A,0x80
    0E79: 08       PUSH  A
    0E7A: 50 00    MOV   A,0x0
    0E7C: 08       PUSH  A
    0E7D: 52 F9    MOV   A,[X-7]
    0E7F: 08       PUSH  A
    0E80: 52 FA    MOV   A,[X-6]
    0E82: 08       PUSH  A
    0E83: 52 FB    MOV   A,[X-5]
    0E85: 08       PUSH  A
    0E86: 52 FC    MOV   A,[X-4]
    0E88: 08       PUSH  A
    0E89: 7C 17 2B LCALL 0x172B
    0E8C: 38 F8    ADD   SP,0xF8
    0E8E: 39 00    CMP   A,0x0
    0E90: A0 0A    JZ    0x0E9B
    0E92: 39 01    CMP   A,0x1
    0E94: A0 06    JZ    0x0E9B
(0128) 		light_label = NORMAL;
    0E96: 56 00 01 MOV   [X+0],0x1
    0E99: 80 47    JMP   0x0EE1
(0129) 	else if(lux >=666 && lux <=1000)
    0E9B: 50 44    MOV   A,0x44
    0E9D: 08       PUSH  A
    0E9E: 50 26    MOV   A,0x26
    0EA0: 08       PUSH  A
    0EA1: 50 80    MOV   A,0x80
    0EA3: 08       PUSH  A
    0EA4: 50 00    MOV   A,0x0
    0EA6: 08       PUSH  A
    0EA7: 52 F9    MOV   A,[X-7]
    0EA9: 08       PUSH  A
    0EAA: 52 FA    MOV   A,[X-6]
    0EAC: 08       PUSH  A
    0EAD: 52 FB    MOV   A,[X-5]
    0EAF: 08       PUSH  A
    0EB0: 52 FC    MOV   A,[X-4]
    0EB2: 08       PUSH  A
    0EB3: 62 D0 00 MOV   REG[0xD0],0x0
    0EB6: 7C 17 2B LCALL 0x172B
    0EB9: 38 F8    ADD   SP,0xF8
    0EBB: 39 FF    CMP   A,0xFF
    0EBD: A0 23    JZ    0x0EE1
    0EBF: 50 44    MOV   A,0x44
    0EC1: 08       PUSH  A
    0EC2: 50 7A    MOV   A,0x7A
    0EC4: 08       PUSH  A
    0EC5: 50 00    MOV   A,0x0
    0EC7: 08       PUSH  A
    0EC8: 08       PUSH  A
    0EC9: 52 F9    MOV   A,[X-7]
    0ECB: 08       PUSH  A
    0ECC: 52 FA    MOV   A,[X-6]
    0ECE: 08       PUSH  A
    0ECF: 52 FB    MOV   A,[X-5]
    0ED1: 08       PUSH  A
    0ED2: 52 FC    MOV   A,[X-4]
    0ED4: 08       PUSH  A
    0ED5: 7C 17 2B LCALL 0x172B
    0ED8: 38 F8    ADD   SP,0xF8
    0EDA: 39 01    CMP   A,0x1
    0EDC: A0 04    JZ    0x0EE1
(0130) 		light_label = BRIGHT;
    0EDE: 56 00 02 MOV   [X+0],0x2
(0131) 	
(0132) 	// Check this
(0133) 	if (temp < 10)
    0EE1: 52 F8    MOV   A,[X-8]
    0EE3: 11 0A    SUB   A,0xA
    0EE5: 52 F7    MOV   A,[X-9]
    0EE7: 31 80    XOR   A,0x80
    0EE9: 19 80    SBB   A,0x80
    0EEB: D0 06    JNC   0x0EF2
(0134) 		temp_label = COLD;
    0EED: 56 01 00 MOV   [X+1],0x0
    0EF0: 80 2D    JMP   0x0F1E
(0135) 	else if(temp >=10 && temp < 23)
    0EF2: 52 F8    MOV   A,[X-8]
    0EF4: 11 0A    SUB   A,0xA
    0EF6: 52 F7    MOV   A,[X-9]
    0EF8: 31 80    XOR   A,0x80
    0EFA: 19 80    SBB   A,0x80
    0EFC: C0 12    JC    0x0F0F
    0EFE: 52 F8    MOV   A,[X-8]
    0F00: 11 17    SUB   A,0x17
    0F02: 52 F7    MOV   A,[X-9]
    0F04: 31 80    XOR   A,0x80
    0F06: 19 80    SBB   A,0x80
    0F08: D0 06    JNC   0x0F0F
(0136) 		temp_label = MEDIUM;
    0F0A: 56 01 01 MOV   [X+1],0x1
    0F0D: 80 10    JMP   0x0F1E
(0137) 	else if(temp >= 23)
    0F0F: 52 F8    MOV   A,[X-8]
    0F11: 11 17    SUB   A,0x17
    0F13: 52 F7    MOV   A,[X-9]
    0F15: 31 80    XOR   A,0x80
    0F17: 19 80    SBB   A,0x80
    0F19: C0 04    JC    0x0F1E
(0138) 		temp_label = HOT;
    0F1B: 56 01 02 MOV   [X+1],0x2
(0139) 	
(0140) 	if (light_label == DARK && temp_label == COLD)
    0F1E: 3D 00 00 CMP   [X+0],0x0
    0F21: B0 0B    JNZ   0x0F2D
    0F23: 3D 01 00 CMP   [X+1],0x0
    0F26: B0 06    JNZ   0x0F2D
(0141) 		word = 1; //Dark light and Cold condition
    0F28: 56 02 01 MOV   [X+2],0x1
    0F2B: 80 77    JMP   0x0FA3
(0142) 	else if (light_label == DARK && temp_label == MEDIUM)
    0F2D: 3D 00 00 CMP   [X+0],0x0
    0F30: B0 0B    JNZ   0x0F3C
    0F32: 3D 01 01 CMP   [X+1],0x1
    0F35: B0 06    JNZ   0x0F3C
(0143) 		word = 2; //Dark light and Medium temp condition
    0F37: 56 02 02 MOV   [X+2],0x2
    0F3A: 80 68    JMP   0x0FA3
(0144) 	else if (light_label == DARK && temp_label == HOT)
    0F3C: 3D 00 00 CMP   [X+0],0x0
    0F3F: B0 0B    JNZ   0x0F4B
    0F41: 3D 01 02 CMP   [X+1],0x2
    0F44: B0 06    JNZ   0x0F4B
(0145) 		word = 3; //Dark light and Hot temp condition
    0F46: 56 02 03 MOV   [X+2],0x3
    0F49: 80 59    JMP   0x0FA3
(0146) 	else if (light_label == NORMAL && temp_label == COLD)
    0F4B: 3D 00 01 CMP   [X+0],0x1
    0F4E: B0 0B    JNZ   0x0F5A
    0F50: 3D 01 00 CMP   [X+1],0x0
    0F53: B0 06    JNZ   0x0F5A
(0147) 		word = 4; //Normal light and cold temp condition
    0F55: 56 02 04 MOV   [X+2],0x4
    0F58: 80 4A    JMP   0x0FA3
(0148) 	else if (light_label == NORMAL && temp_label == MEDIUM)
    0F5A: 3D 00 01 CMP   [X+0],0x1
    0F5D: B0 0B    JNZ   0x0F69
    0F5F: 3D 01 01 CMP   [X+1],0x1
    0F62: B0 06    JNZ   0x0F69
(0149) 		word = 5; //Normal light and medium temp condition
    0F64: 56 02 05 MOV   [X+2],0x5
    0F67: 80 3B    JMP   0x0FA3
(0150) 	else if (light_label == NORMAL && temp_label == HOT)
    0F69: 3D 00 01 CMP   [X+0],0x1
    0F6C: B0 0B    JNZ   0x0F78
    0F6E: 3D 01 02 CMP   [X+1],0x2
    0F71: B0 06    JNZ   0x0F78
(0151) 		word = 6; //Normal light and hot temp condition
    0F73: 56 02 06 MOV   [X+2],0x6
    0F76: 80 2C    JMP   0x0FA3
(0152) 	else if (light_label == BRIGHT && temp_label == COLD)
    0F78: 3D 00 02 CMP   [X+0],0x2
    0F7B: B0 0B    JNZ   0x0F87
    0F7D: 3D 01 00 CMP   [X+1],0x0
    0F80: B0 06    JNZ   0x0F87
(0153) 		word = 7; //Bright light and cold temp condition
    0F82: 56 02 07 MOV   [X+2],0x7
    0F85: 80 1D    JMP   0x0FA3
(0154) 	else if (light_label == BRIGHT && temp_label == MEDIUM)
    0F87: 3D 00 02 CMP   [X+0],0x2
    0F8A: B0 0B    JNZ   0x0F96
    0F8C: 3D 01 01 CMP   [X+1],0x1
    0F8F: B0 06    JNZ   0x0F96
(0155) 		word = 8; //Bright light and medium temp condition
    0F91: 56 02 08 MOV   [X+2],0x8
    0F94: 80 0E    JMP   0x0FA3
(0156) 	else if (light_label == BRIGHT && temp_label == HOT)
    0F96: 3D 00 02 CMP   [X+0],0x2
    0F99: B0 09    JNZ   0x0FA3
    0F9B: 3D 01 02 CMP   [X+1],0x2
    0F9E: B0 04    JNZ   0x0FA3
(0157) 		word = 9; //Bright light and hot temp condition
    0FA0: 56 02 09 MOV   [X+2],0x9
(0158) 	
(0159) 	return word;// return word encoding
    0FA3: 52 02    MOV   A,[X+2]
    0FA5: 62 D0 00 MOV   REG[0xD0],0x0
    0FA8: 38 FD    ADD   SP,0xFD
    0FAA: 20       POP   X
    0FAB: 7F       RET   
(0160) }
(0161) 
(0162) 
(0163) void update_table(BYTE word_encoding, vocabTable_type* table )
(0164) {
_update_table:
  found                --> X+2
  i                    --> X+0
  table                --> X-6
  word_encoding        --> X-4
    0FAC: 10       PUSH  X
    0FAD: 4F       MOV   X,SP
    0FAE: 38 03    ADD   SP,0x3
(0165) 	int i;
(0166) 	BOOL found = FALSE;
    0FB0: 56 02 00 MOV   [X+2],0x0
(0167) 	for (i= 0; i< SIZE; i++)
    0FB3: 56 01 00 MOV   [X+1],0x0
    0FB6: 56 00 00 MOV   [X+0],0x0
(0168) 	{
(0169) 		table[i].age++;
    0FB9: 62 D0 00 MOV   REG[0xD0],0x0
    0FBC: 52 00    MOV   A,[X+0]
    0FBE: 08       PUSH  A
    0FBF: 52 01    MOV   A,[X+1]
    0FC1: 08       PUSH  A
    0FC2: 50 00    MOV   A,0x0
    0FC4: 08       PUSH  A
    0FC5: 50 03    MOV   A,0x3
    0FC7: 08       PUSH  A
    0FC8: 7C 1A 6E LCALL 0x1A6E
    0FCB: 38 FC    ADD   SP,0xFC
    0FCD: 51 8E    MOV   A,[__rX]
    0FCF: 53 91    MOV   [__r1],A
    0FD1: 51 8D    MOV   A,[__rY]
    0FD3: 53 92    MOV   [__r0],A
    0FD5: 52 FB    MOV   A,[X-5]
    0FD7: 04 91    ADD   [__r1],A
    0FD9: 52 FA    MOV   A,[X-6]
    0FDB: 0C 92    ADC   [__r0],A
    0FDD: 06 91 02 ADD   [__r1],0x2
    0FE0: 0E 92 00 ADC   [__r0],0x0
    0FE3: 51 92    MOV   A,[__r0]
    0FE5: 60 D4    MOV   REG[0xD4],A
    0FE7: 3E 91    MVI   A,[__r1]
    0FE9: 7A 91    DEC   [__r1]
    0FEB: 53 90    MOV   [__r2],A
    0FED: 06 90 01 ADD   [__r2],0x1
    0FF0: 51 92    MOV   A,[__r0]
    0FF2: 60 D5    MOV   REG[0xD5],A
    0FF4: 51 90    MOV   A,[__r2]
    0FF6: 3F 91    MVI   [__r1],A
(0170) 		if (table[i].word == word_encoding)
    0FF8: 52 00    MOV   A,[X+0]
    0FFA: 08       PUSH  A
    0FFB: 52 01    MOV   A,[X+1]
    0FFD: 08       PUSH  A
    0FFE: 50 00    MOV   A,0x0
    1000: 08       PUSH  A
    1001: 50 03    MOV   A,0x3
    1003: 08       PUSH  A
    1004: 7C 1A 6E LCALL 0x1A6E
    1007: 38 FC    ADD   SP,0xFC
    1009: 51 8E    MOV   A,[__rX]
    100B: 53 91    MOV   [__r1],A
    100D: 51 8D    MOV   A,[__rY]
    100F: 53 92    MOV   [__r0],A
    1011: 52 FB    MOV   A,[X-5]
    1013: 04 91    ADD   [__r1],A
    1015: 52 FA    MOV   A,[X-6]
    1017: 0C 92    ADC   [__r0],A
    1019: 51 92    MOV   A,[__r0]
    101B: 60 D4    MOV   REG[0xD4],A
    101D: 3E 91    MVI   A,[__r1]
    101F: 3B FC    CMP   A,[X-4]
    1021: B0 40    JNZ   0x1062
(0171) 		{
(0172) 			found =TRUE;
    1023: 56 02 01 MOV   [X+2],0x1
(0173) 			table[i].frequency++;
    1026: 52 00    MOV   A,[X+0]
    1028: 08       PUSH  A
    1029: 52 01    MOV   A,[X+1]
    102B: 08       PUSH  A
    102C: 50 00    MOV   A,0x0
    102E: 08       PUSH  A
    102F: 50 03    MOV   A,0x3
    1031: 08       PUSH  A
    1032: 7C 1A 6E LCALL 0x1A6E
    1035: 38 FC    ADD   SP,0xFC
    1037: 51 8E    MOV   A,[__rX]
    1039: 53 91    MOV   [__r1],A
    103B: 51 8D    MOV   A,[__rY]
    103D: 53 92    MOV   [__r0],A
    103F: 52 FB    MOV   A,[X-5]
    1041: 04 91    ADD   [__r1],A
    1043: 52 FA    MOV   A,[X-6]
    1045: 0C 92    ADC   [__r0],A
    1047: 06 91 01 ADD   [__r1],0x1
    104A: 0E 92 00 ADC   [__r0],0x0
    104D: 51 92    MOV   A,[__r0]
    104F: 60 D4    MOV   REG[0xD4],A
    1051: 3E 91    MVI   A,[__r1]
    1053: 7A 91    DEC   [__r1]
    1055: 53 90    MOV   [__r2],A
    1057: 06 90 01 ADD   [__r2],0x1
    105A: 51 92    MOV   A,[__r0]
    105C: 60 D5    MOV   REG[0xD5],A
    105E: 51 90    MOV   A,[__r2]
    1060: 3F 91    MVI   [__r1],A
(0174) 		}
(0175) 	}
    1062: 77 01    INC   [X+1]
    1064: 0F 00 00 ADC   [X+0],0x0
    1067: 52 01    MOV   A,[X+1]
    1069: 11 14    SUB   A,0x14
    106B: 52 00    MOV   A,[X+0]
    106D: 31 80    XOR   A,0x80
    106F: 19 80    SBB   A,0x80
    1071: CF 47    JC    0x0FB9
(0176) 	if (found == FALSE)
    1073: 3D 02 00 CMP   [X+2],0x0
    1076: B0 8B    JNZ   0x1102
(0177) 	{	
(0178) 		table[i].word = word_encoding;
    1078: 62 D0 00 MOV   REG[0xD0],0x0
    107B: 52 00    MOV   A,[X+0]
    107D: 08       PUSH  A
    107E: 52 01    MOV   A,[X+1]
    1080: 08       PUSH  A
    1081: 50 00    MOV   A,0x0
    1083: 08       PUSH  A
    1084: 50 03    MOV   A,0x3
    1086: 08       PUSH  A
    1087: 7C 1A 6E LCALL 0x1A6E
    108A: 38 FC    ADD   SP,0xFC
    108C: 51 8E    MOV   A,[__rX]
    108E: 53 91    MOV   [__r1],A
    1090: 51 8D    MOV   A,[__rY]
    1092: 53 92    MOV   [__r0],A
    1094: 52 FB    MOV   A,[X-5]
    1096: 04 91    ADD   [__r1],A
    1098: 52 FA    MOV   A,[X-6]
    109A: 0C 92    ADC   [__r0],A
    109C: 51 92    MOV   A,[__r0]
    109E: 60 D5    MOV   REG[0xD5],A
    10A0: 52 FC    MOV   A,[X-4]
    10A2: 3F 91    MVI   [__r1],A
(0179) 		table[i].frequency = 1;
    10A4: 52 00    MOV   A,[X+0]
    10A6: 08       PUSH  A
    10A7: 52 01    MOV   A,[X+1]
    10A9: 08       PUSH  A
    10AA: 50 00    MOV   A,0x0
    10AC: 08       PUSH  A
    10AD: 50 03    MOV   A,0x3
    10AF: 08       PUSH  A
    10B0: 7C 1A 6E LCALL 0x1A6E
    10B3: 38 FC    ADD   SP,0xFC
    10B5: 51 8E    MOV   A,[__rX]
    10B7: 53 91    MOV   [__r1],A
    10B9: 51 8D    MOV   A,[__rY]
    10BB: 53 92    MOV   [__r0],A
    10BD: 52 FB    MOV   A,[X-5]
    10BF: 04 91    ADD   [__r1],A
    10C1: 52 FA    MOV   A,[X-6]
    10C3: 0C 92    ADC   [__r0],A
    10C5: 06 91 01 ADD   [__r1],0x1
    10C8: 0E 92 00 ADC   [__r0],0x0
    10CB: 51 92    MOV   A,[__r0]
    10CD: 60 D5    MOV   REG[0xD5],A
    10CF: 50 01    MOV   A,0x1
    10D1: 3F 91    MVI   [__r1],A
(0180) 		table[i].age = 1;
    10D3: 52 00    MOV   A,[X+0]
    10D5: 08       PUSH  A
    10D6: 52 01    MOV   A,[X+1]
    10D8: 08       PUSH  A
    10D9: 50 00    MOV   A,0x0
    10DB: 08       PUSH  A
    10DC: 50 03    MOV   A,0x3
    10DE: 08       PUSH  A
    10DF: 7C 1A 6E LCALL 0x1A6E
    10E2: 38 FC    ADD   SP,0xFC
    10E4: 51 8E    MOV   A,[__rX]
    10E6: 53 91    MOV   [__r1],A
    10E8: 51 8D    MOV   A,[__rY]
    10EA: 53 92    MOV   [__r0],A
    10EC: 52 FB    MOV   A,[X-5]
    10EE: 04 91    ADD   [__r1],A
    10F0: 52 FA    MOV   A,[X-6]
    10F2: 0C 92    ADC   [__r0],A
    10F4: 06 91 02 ADD   [__r1],0x2
    10F7: 0E 92 00 ADC   [__r0],0x0
    10FA: 51 92    MOV   A,[__r0]
    10FC: 60 D5    MOV   REG[0xD5],A
    10FE: 50 01    MOV   A,0x1
    1100: 3F 91    MVI   [__r1],A
(0181) 	}
    1102: 38 FD    ADD   SP,0xFD
    1104: 20       POP   X
    1105: 7F       RET   
(0182) }
(0183) 
(0184) // Sort Algorithm for tables based on quick sort
(0185) 
(0186) void swap(vocabTable_type* a, vocabTable_type* b)
(0187) {
_swap:
  temp                 --> X+0
  b                    --> X-7
  a                    --> X-5
    1106: 10       PUSH  X
    1107: 4F       MOV   X,SP
    1108: 38 03    ADD   SP,0x3
(0188)     vocabTable_type temp = *a;
    110A: 62 D0 00 MOV   REG[0xD0],0x0
    110D: 52 FC    MOV   A,[X-4]
    110F: 53 91    MOV   [__r1],A
    1111: 52 FB    MOV   A,[X-5]
    1113: 5A 8F    MOV   [__r3],X
    1115: 60 D4    MOV   REG[0xD4],A
    1117: 62 D5 03 MOV   REG[0xD5],0x3
    111A: 3E 91    MVI   A,[__r1]
    111C: 3F 8F    MVI   [__r3],A
    111E: 3E 91    MVI   A,[__r1]
    1120: 3F 8F    MVI   [__r3],A
    1122: 3E 91    MVI   A,[__r1]
    1124: 3F 8F    MVI   [__r3],A
(0189)     *a = *b;
    1126: 52 FA    MOV   A,[X-6]
    1128: 53 91    MOV   [__r1],A
    112A: 52 F9    MOV   A,[X-7]
    112C: 53 92    MOV   [__r0],A
    112E: 52 FC    MOV   A,[X-4]
    1130: 53 8F    MOV   [__r3],A
    1132: 52 FB    MOV   A,[X-5]
    1134: 53 90    MOV   [__r2],A
    1136: 51 92    MOV   A,[__r0]
    1138: 60 D4    MOV   REG[0xD4],A
    113A: 51 90    MOV   A,[__r2]
    113C: 60 D5    MOV   REG[0xD5],A
    113E: 3E 91    MVI   A,[__r1]
    1140: 3F 8F    MVI   [__r3],A
    1142: 3E 91    MVI   A,[__r1]
    1144: 3F 8F    MVI   [__r3],A
    1146: 3E 91    MVI   A,[__r1]
    1148: 3F 8F    MVI   [__r3],A
(0190)     *b = temp;
    114A: 5A 91    MOV   [__r1],X
    114C: 52 FA    MOV   A,[X-6]
    114E: 53 8F    MOV   [__r3],A
    1150: 52 F9    MOV   A,[X-7]
    1152: 62 D4 03 MOV   REG[0xD4],0x3
    1155: 60 D5    MOV   REG[0xD5],A
    1157: 3E 91    MVI   A,[__r1]
    1159: 3F 8F    MVI   [__r3],A
    115B: 3E 91    MVI   A,[__r1]
    115D: 3F 8F    MVI   [__r3],A
    115F: 3E 91    MVI   A,[__r1]
    1161: 3F 8F    MVI   [__r3],A
    1163: 38 FD    ADD   SP,0xFD
    1165: 20       POP   X
    1166: 7F       RET   
(0191) }
(0192) 
(0193) int part(vocabTable_type arr[], int l, int h)
(0194) {
_part:
  x                    --> X+4
  i                    --> X+2
  j                    --> X+0
  h                    --> X-9
  l                    --> X-7
  arr                  --> X-5
    1167: 10       PUSH  X
    1168: 4F       MOV   X,SP
    1169: 38 06    ADD   SP,0x6
(0195)     int x = arr[h].frequency;
    116B: 62 D0 00 MOV   REG[0xD0],0x0
    116E: 52 F7    MOV   A,[X-9]
    1170: 08       PUSH  A
    1171: 52 F8    MOV   A,[X-8]
    1173: 08       PUSH  A
    1174: 50 00    MOV   A,0x0
    1176: 08       PUSH  A
    1177: 50 03    MOV   A,0x3
    1179: 08       PUSH  A
    117A: 7C 1A 6E LCALL 0x1A6E
    117D: 38 FC    ADD   SP,0xFC
    117F: 51 8E    MOV   A,[__rX]
    1181: 53 91    MOV   [__r1],A
    1183: 51 8D    MOV   A,[__rY]
    1185: 53 92    MOV   [__r0],A
    1187: 52 FC    MOV   A,[X-4]
    1189: 04 91    ADD   [__r1],A
    118B: 52 FB    MOV   A,[X-5]
    118D: 0C 92    ADC   [__r0],A
    118F: 06 91 01 ADD   [__r1],0x1
    1192: 0E 92 00 ADC   [__r0],0x0
    1195: 51 92    MOV   A,[__r0]
    1197: 60 D4    MOV   REG[0xD4],A
    1199: 3E 91    MVI   A,[__r1]
    119B: 54 05    MOV   [X+5],A
    119D: 56 04 00 MOV   [X+4],0x0
(0196)     int i = (l - 1);
    11A0: 52 FA    MOV   A,[X-6]
    11A2: 11 01    SUB   A,0x1
    11A4: 54 03    MOV   [X+3],A
    11A6: 52 F9    MOV   A,[X-7]
    11A8: 19 00    SBB   A,0x0
    11AA: 54 02    MOV   [X+2],A
(0197)  	int j; 
(0198)     for ( j = l; j <= h - 1; j++) 
    11AC: 52 FA    MOV   A,[X-6]
    11AE: 54 01    MOV   [X+1],A
    11B0: 52 F9    MOV   A,[X-7]
    11B2: 54 00    MOV   [X+0],A
    11B4: 80 A0    JMP   0x1255
(0199) 	{
(0200)         if (arr[j].frequency >= x) 
    11B6: 62 D0 00 MOV   REG[0xD0],0x0
    11B9: 52 00    MOV   A,[X+0]
    11BB: 08       PUSH  A
    11BC: 52 01    MOV   A,[X+1]
    11BE: 08       PUSH  A
    11BF: 50 00    MOV   A,0x0
    11C1: 08       PUSH  A
    11C2: 50 03    MOV   A,0x3
    11C4: 08       PUSH  A
    11C5: 7C 1A 6E LCALL 0x1A6E
    11C8: 38 FC    ADD   SP,0xFC
    11CA: 51 8E    MOV   A,[__rX]
    11CC: 53 91    MOV   [__r1],A
    11CE: 51 8D    MOV   A,[__rY]
    11D0: 53 92    MOV   [__r0],A
    11D2: 52 FC    MOV   A,[X-4]
    11D4: 04 91    ADD   [__r1],A
    11D6: 52 FB    MOV   A,[X-5]
    11D8: 0C 92    ADC   [__r0],A
    11DA: 06 91 01 ADD   [__r1],0x1
    11DD: 0E 92 00 ADC   [__r0],0x0
    11E0: 51 92    MOV   A,[__r0]
    11E2: 60 D4    MOV   REG[0xD4],A
    11E4: 3E 91    MVI   A,[__r1]
    11E6: 13 05    SUB   A,[X+5]
    11E8: 52 04    MOV   A,[X+4]
    11EA: 31 80    XOR   A,0x80
    11EC: 53 8E    MOV   [__rX],A
    11EE: 50 00    MOV   A,0x0
    11F0: 31 80    XOR   A,0x80
    11F2: 1A 8E    SBB   A,[__rX]
    11F4: C0 5B    JC    0x1250
(0201) 		{
(0202)             i++;
    11F6: 77 03    INC   [X+3]
    11F8: 0F 02 00 ADC   [X+2],0x0
(0203)             swap(&arr[i], &arr[j]);
    11FB: 62 D0 00 MOV   REG[0xD0],0x0
    11FE: 52 00    MOV   A,[X+0]
    1200: 08       PUSH  A
    1201: 52 01    MOV   A,[X+1]
    1203: 08       PUSH  A
    1204: 50 00    MOV   A,0x0
    1206: 08       PUSH  A
    1207: 50 03    MOV   A,0x3
    1209: 08       PUSH  A
    120A: 7C 1A 6E LCALL 0x1A6E
    120D: 38 FC    ADD   SP,0xFC
    120F: 51 8E    MOV   A,[__rX]
    1211: 53 91    MOV   [__r1],A
    1213: 51 8D    MOV   A,[__rY]
    1215: 53 92    MOV   [__r0],A
    1217: 52 FC    MOV   A,[X-4]
    1219: 04 91    ADD   [__r1],A
    121B: 52 FB    MOV   A,[X-5]
    121D: 0C 92    ADC   [__r0],A
    121F: 51 92    MOV   A,[__r0]
    1221: 08       PUSH  A
    1222: 51 91    MOV   A,[__r1]
    1224: 08       PUSH  A
    1225: 52 02    MOV   A,[X+2]
    1227: 08       PUSH  A
    1228: 52 03    MOV   A,[X+3]
    122A: 08       PUSH  A
    122B: 50 00    MOV   A,0x0
    122D: 08       PUSH  A
    122E: 50 03    MOV   A,0x3
    1230: 08       PUSH  A
    1231: 7C 1A 6E LCALL 0x1A6E
    1234: 38 FC    ADD   SP,0xFC
    1236: 51 8E    MOV   A,[__rX]
    1238: 53 91    MOV   [__r1],A
    123A: 51 8D    MOV   A,[__rY]
    123C: 53 92    MOV   [__r0],A
    123E: 52 FC    MOV   A,[X-4]
    1240: 04 91    ADD   [__r1],A
    1242: 52 FB    MOV   A,[X-5]
    1244: 0C 92    ADC   [__r0],A
    1246: 51 92    MOV   A,[__r0]
    1248: 08       PUSH  A
    1249: 51 91    MOV   A,[__r1]
    124B: 08       PUSH  A
    124C: 9E B8    CALL  _swap
    124E: 38 FC    ADD   SP,0xFC
(0204)         }
(0205)     }
    1250: 77 01    INC   [X+1]
    1252: 0F 00 00 ADC   [X+0],0x0
    1255: 62 D0 00 MOV   REG[0xD0],0x0
    1258: 52 F8    MOV   A,[X-8]
    125A: 11 01    SUB   A,0x1
    125C: 53 91    MOV   [__r1],A
    125E: 52 F7    MOV   A,[X-9]
    1260: 19 00    SBB   A,0x0
    1262: 53 92    MOV   [__r0],A
    1264: 51 91    MOV   A,[__r1]
    1266: 13 01    SUB   A,[X+1]
    1268: 52 00    MOV   A,[X+0]
    126A: 31 80    XOR   A,0x80
    126C: 53 8E    MOV   [__rX],A
    126E: 51 92    MOV   A,[__r0]
    1270: 31 80    XOR   A,0x80
    1272: 1A 8E    SBB   A,[__rX]
    1274: DF 41    JNC   0x11B6
(0206)     swap(&arr[i + 1], &arr[h]);
    1276: 62 D0 00 MOV   REG[0xD0],0x0
    1279: 52 F7    MOV   A,[X-9]
    127B: 08       PUSH  A
    127C: 52 F8    MOV   A,[X-8]
    127E: 08       PUSH  A
    127F: 50 00    MOV   A,0x0
    1281: 08       PUSH  A
    1282: 50 03    MOV   A,0x3
    1284: 08       PUSH  A
    1285: 7C 1A 6E LCALL 0x1A6E
    1288: 38 FC    ADD   SP,0xFC
    128A: 51 8E    MOV   A,[__rX]
    128C: 53 91    MOV   [__r1],A
    128E: 51 8D    MOV   A,[__rY]
    1290: 53 92    MOV   [__r0],A
    1292: 52 FC    MOV   A,[X-4]
    1294: 04 91    ADD   [__r1],A
    1296: 52 FB    MOV   A,[X-5]
    1298: 0C 92    ADC   [__r0],A
    129A: 51 92    MOV   A,[__r0]
    129C: 08       PUSH  A
    129D: 51 91    MOV   A,[__r1]
    129F: 08       PUSH  A
    12A0: 52 02    MOV   A,[X+2]
    12A2: 08       PUSH  A
    12A3: 52 03    MOV   A,[X+3]
    12A5: 08       PUSH  A
    12A6: 50 00    MOV   A,0x0
    12A8: 08       PUSH  A
    12A9: 50 03    MOV   A,0x3
    12AB: 08       PUSH  A
    12AC: 7C 1A 6E LCALL 0x1A6E
    12AF: 38 FC    ADD   SP,0xFC
    12B1: 51 8E    MOV   A,[__rX]
    12B3: 53 91    MOV   [__r1],A
    12B5: 51 8D    MOV   A,[__rY]
    12B7: 53 92    MOV   [__r0],A
    12B9: 52 FC    MOV   A,[X-4]
    12BB: 04 91    ADD   [__r1],A
    12BD: 52 FB    MOV   A,[X-5]
    12BF: 0C 92    ADC   [__r0],A
    12C1: 06 91 03 ADD   [__r1],0x3
    12C4: 0E 92 00 ADC   [__r0],0x0
    12C7: 51 92    MOV   A,[__r0]
    12C9: 08       PUSH  A
    12CA: 51 91    MOV   A,[__r1]
    12CC: 08       PUSH  A
    12CD: 9E 37    CALL  _swap
    12CF: 38 FC    ADD   SP,0xFC
(0207)     return (i + 1);
    12D1: 62 D0 00 MOV   REG[0xD0],0x0
    12D4: 52 03    MOV   A,[X+3]
    12D6: 01 01    ADD   A,0x1
    12D8: 53 91    MOV   [__r1],A
    12DA: 52 02    MOV   A,[X+2]
    12DC: 09 00    ADC   A,0x0
    12DE: 53 92    MOV   [__r0],A
    12E0: 38 FA    ADD   SP,0xFA
    12E2: 20       POP   X
    12E3: 7F       RET   
(0208) }
(0209) 
(0210) void quickSort(vocabTable_type A[], int l, int h)
(0211) {
_quickSort:
  p                    --> X+0
  h                    --> X-9
  l                    --> X-7
  A                    --> X-5
    12E4: 10       PUSH  X
    12E5: 4F       MOV   X,SP
    12E6: 38 02    ADD   SP,0x2
(0212)     if (l < h) {
    12E8: 52 FA    MOV   A,[X-6]
    12EA: 13 F8    SUB   A,[X-8]
    12EC: 52 F7    MOV   A,[X-9]
    12EE: 31 80    XOR   A,0x80
    12F0: 62 D0 00 MOV   REG[0xD0],0x0
    12F3: 53 8E    MOV   [__rX],A
    12F5: 52 F9    MOV   A,[X-7]
    12F7: 31 80    XOR   A,0x80
    12F9: 1A 8E    SBB   A,[__rX]
    12FB: D0 5F    JNC   0x135B
(0213)         int p = part(A, l, h);
    12FD: 52 F7    MOV   A,[X-9]
    12FF: 08       PUSH  A
    1300: 52 F8    MOV   A,[X-8]
    1302: 08       PUSH  A
    1303: 52 F9    MOV   A,[X-7]
    1305: 08       PUSH  A
    1306: 52 FA    MOV   A,[X-6]
    1308: 08       PUSH  A
    1309: 52 FB    MOV   A,[X-5]
    130B: 08       PUSH  A
    130C: 52 FC    MOV   A,[X-4]
    130E: 08       PUSH  A
    130F: 9E 56    CALL  _part
    1311: 38 FA    ADD   SP,0xFA
    1313: 62 D0 00 MOV   REG[0xD0],0x0
    1316: 51 91    MOV   A,[__r1]
    1318: 54 01    MOV   [X+1],A
    131A: 51 92    MOV   A,[__r0]
    131C: 54 00    MOV   [X+0],A
(0214)         quickSort(A, l, p - 1);
    131E: 52 01    MOV   A,[X+1]
    1320: 11 01    SUB   A,0x1
    1322: 53 91    MOV   [__r1],A
    1324: 52 00    MOV   A,[X+0]
    1326: 19 00    SBB   A,0x0
    1328: 08       PUSH  A
    1329: 51 91    MOV   A,[__r1]
    132B: 08       PUSH  A
    132C: 52 F9    MOV   A,[X-7]
    132E: 08       PUSH  A
    132F: 52 FA    MOV   A,[X-6]
    1331: 08       PUSH  A
    1332: 52 FB    MOV   A,[X-5]
    1334: 08       PUSH  A
    1335: 52 FC    MOV   A,[X-4]
    1337: 08       PUSH  A
    1338: 9F AA    CALL  _quickSort
(0215)         quickSort(A, p + 1, h);
    133A: 52 F7    MOV   A,[X-9]
    133C: 08       PUSH  A
    133D: 52 F8    MOV   A,[X-8]
    133F: 08       PUSH  A
    1340: 62 D0 00 MOV   REG[0xD0],0x0
    1343: 52 01    MOV   A,[X+1]
    1345: 01 01    ADD   A,0x1
    1347: 53 91    MOV   [__r1],A
    1349: 52 00    MOV   A,[X+0]
    134B: 09 00    ADC   A,0x0
    134D: 08       PUSH  A
    134E: 51 91    MOV   A,[__r1]
    1350: 08       PUSH  A
    1351: 52 FB    MOV   A,[X-5]
    1353: 08       PUSH  A
    1354: 52 FC    MOV   A,[X-4]
    1356: 08       PUSH  A
    1357: 9F 8B    CALL  _quickSort
    1359: 38 F4    ADD   SP,0xF4
(0216)     }
    135B: 38 FE    ADD   SP,0xFE
    135D: 20       POP   X
    135E: 7F       RET   
(0217) }
(0218) /*
(0219) void remove(BYTE freq_threshold,vocabTable_type table )
(0220) {
(0221) 	int i;
(0222) 	for(i= 0; i< SIZE; i++)
(0223) 	{	
(0224) 		if(table[i].frequency < freq_threshold)
(0225) 		{
(0226) 			table[i]= {0};// Remove the old word and details and initial with zero	
(0227) 		}
(0228) 	}
(0229) 	
(0230) }
(0231) */
(0232) void print_LCD_debug_msg(char* msg,INT row,INT col)
(0233) {
_print_LCD_debug_msg:
  i                    --> X+0
  col                  --> X-9
  row                  --> X-7
  msg                  --> X-5
    135F: 10       PUSH  X
    1360: 4F       MOV   X,SP
    1361: 38 02    ADD   SP,0x2
(0234) 	int i;
(0235) 	LCD_2_Position(row,col);
    1363: 62 D0 00 MOV   REG[0xD0],0x0
    1366: 52 F8    MOV   A,[X-8]
    1368: 10       PUSH  X
    1369: 08       PUSH  A
    136A: 52 FA    MOV   A,[X-6]
    136C: 20       POP   X
    136D: 7C 06 8B LCALL _LCD_2_Position
    1370: 20       POP   X
(0236) 	LCD_2_PrString(msg);
    1371: 10       PUSH  X
    1372: 52 FB    MOV   A,[X-5]
    1374: 08       PUSH  A
    1375: 52 FC    MOV   A,[X-4]
    1377: 5C       MOV   X,A
    1378: 18       POP   A
    1379: 7C 05 42 LCALL _LCD_2_PrString
(0237) 	//for (i = 0;i<157;i++)
(0238) 	LCD_2_Delay50uTimes(255);
    137C: 50 FF    MOV   A,0xFF
    137E: 7C 06 9B LCALL _LCD_2_Delay50uTimes
(0239) 	LCD_2_Delay50uTimes(255);
    1381: 50 FF    MOV   A,0xFF
    1383: 7C 06 9B LCALL _LCD_2_Delay50uTimes
(0240) 	LCD_2_Delay50uTimes(255);
    1386: 50 FF    MOV   A,0xFF
    1388: 7C 06 9B LCALL _LCD_2_Delay50uTimes
    138B: 20       POP   X
    138C: 38 FE    ADD   SP,0xFE
    138E: 20       POP   X
    138F: 7F       RET   
(0241) }
(0242) 
(0243) INT read_temperature(void)
(0244) {
_read_temperature:
  Temperature          --> X+2
  LowerByte            --> X+1
  UpperByte            --> X+0
    1390: 10       PUSH  X
    1391: 4F       MOV   X,SP
    1392: 38 04    ADD   SP,0x4
(0245) 	BYTE UpperByte = 0;
    1394: 56 00 00 MOV   [X+0],0x0
(0246) 	BYTE LowerByte = 0;
    1397: 56 01 00 MOV   [X+1],0x0
(0247) 	INT Temperature =0;
    139A: 56 03 00 MOV   [X+3],0x0
    139D: 56 02 00 MOV   [X+2],0x0
(0248) 	
(0249) 	I2CHW_Temp_fSendStart(TEMP_SENSOR_SLAVE_ADDRESS, I2CHW_Temp_WRITE);
    13A0: 10       PUSH  X
    13A1: 57 00    MOV   X,0x0
    13A3: 50 18    MOV   A,0x18
    13A5: 7C 08 EB LCALL _I2CHW_Temp_fSendStart
    13A8: 20       POP   X
    13A9: 62 D0 00 MOV   REG[0xD0],0x0
(0250) 	I2CHW_Temp_fWrite(TEMP_REG);
    13AC: 10       PUSH  X
    13AD: 50 05    MOV   A,0x5
    13AF: 7C 09 2F LCALL _I2CHW_Temp_fWrite
    13B2: 20       POP   X
    13B3: 62 D0 00 MOV   REG[0xD0],0x0
(0251) 	I2CHW_Temp_SendStop();
    13B6: 10       PUSH  X
    13B7: 7C 09 A5 LCALL _I2CHW_Temp_SendStop
(0252) 	I2CHW_Temp_fSendStart(TEMP_SENSOR_SLAVE_ADDRESS, I2CHW_Temp_READ);
    13BA: 57 01    MOV   X,0x1
    13BC: 50 18    MOV   A,0x18
    13BE: 7C 08 EB LCALL _I2CHW_Temp_fSendStart
    13C1: 20       POP   X
    13C2: 62 D0 00 MOV   REG[0xD0],0x0
(0253) 	UpperByte = I2CHW_Temp_bRead(I2CHW_Temp_ACKslave);
    13C5: 10       PUSH  X
    13C6: 50 01    MOV   A,0x1
    13C8: 7C 09 6F LCALL _I2CHW_Temp_bRead
    13CB: 20       POP   X
    13CC: 62 D0 00 MOV   REG[0xD0],0x0
    13CF: 54 00    MOV   [X+0],A
(0254) 	LowerByte = I2CHW_Temp_bRead(I2CHW_Temp_NAKslave);
    13D1: 10       PUSH  X
    13D2: 50 00    MOV   A,0x0
    13D4: 7C 09 6F LCALL _I2CHW_Temp_bRead
    13D7: 20       POP   X
    13D8: 62 D0 00 MOV   REG[0xD0],0x0
    13DB: 54 01    MOV   [X+1],A
(0255) 	I2CHW_Temp_SendStop();
    13DD: 10       PUSH  X
    13DE: 7C 09 A5 LCALL _I2CHW_Temp_SendStop
    13E1: 20       POP   X
(0256) 	
(0257) 	UpperByte = UpperByte & 0x1F; //Clear flag bits
    13E2: 27 00 1F AND   [X+0],0x1F
(0258) 	
(0259) 	if ((UpperByte & 0x10) == 0x10){ //TA < 0C
    13E5: 62 D0 00 MOV   REG[0xD0],0x0
    13E8: 52 00    MOV   A,[X+0]
    13EA: 21 10    AND   A,0x10
    13EC: 39 10    CMP   A,0x10
    13EE: B0 50    JNZ   0x143F
(0260) 	UpperByte = UpperByte & 0x0F;//Clear SIGN
    13F0: 27 00 0F AND   [X+0],0xF
(0261) 	Temperature = 256 - (UpperByte * 16 + LowerByte / 16);
    13F3: 52 01    MOV   A,[X+1]
    13F5: 53 91    MOV   [__r1],A
    13F7: 50 00    MOV   A,0x0
    13F9: 08       PUSH  A
    13FA: 50 10    MOV   A,0x10
    13FC: 08       PUSH  A
    13FD: 50 00    MOV   A,0x0
    13FF: 08       PUSH  A
    1400: 51 91    MOV   A,[__r1]
    1402: 08       PUSH  A
    1403: 7C 16 22 LCALL 0x1622
    1406: 18       POP   A
    1407: 53 91    MOV   [__r1],A
    1409: 18       POP   A
    140A: 53 92    MOV   [__r0],A
    140C: 38 FE    ADD   SP,0xFE
    140E: 52 00    MOV   A,[X+0]
    1410: 53 8F    MOV   [__r3],A
    1412: 55 90 00 MOV   [__r2],0x0
    1415: 65 8F    ASL   [__r3]
    1417: 6B 90    RLC   [__r2]
    1419: 65 8F    ASL   [__r3]
    141B: 6B 90    RLC   [__r2]
    141D: 65 8F    ASL   [__r3]
    141F: 6B 90    RLC   [__r2]
    1421: 65 8F    ASL   [__r3]
    1423: 6B 90    RLC   [__r2]
    1425: 51 8F    MOV   A,[__r3]
    1427: 02 91    ADD   A,[__r1]
    1429: 53 91    MOV   [__r1],A
    142B: 51 90    MOV   A,[__r2]
    142D: 0A 92    ADC   A,[__r0]
    142F: 53 92    MOV   [__r0],A
    1431: 50 00    MOV   A,0x0
    1433: 12 91    SUB   A,[__r1]
    1435: 54 03    MOV   [X+3],A
    1437: 50 01    MOV   A,0x1
    1439: 1A 92    SBB   A,[__r0]
    143B: 54 02    MOV   [X+2],A
(0262) 	}else //TA  0C*/
    143D: 80 42    JMP   0x1480
(0263) 	Temperature = (UpperByte * 16 + LowerByte / 16);//Temperature = Ambient Temperature (C)
    143F: 62 D0 00 MOV   REG[0xD0],0x0
    1442: 52 01    MOV   A,[X+1]
    1444: 53 91    MOV   [__r1],A
    1446: 50 00    MOV   A,0x0
    1448: 08       PUSH  A
    1449: 50 10    MOV   A,0x10
    144B: 08       PUSH  A
    144C: 50 00    MOV   A,0x0
    144E: 08       PUSH  A
    144F: 51 91    MOV   A,[__r1]
    1451: 08       PUSH  A
    1452: 7C 16 22 LCALL 0x1622
    1455: 18       POP   A
    1456: 53 91    MOV   [__r1],A
    1458: 18       POP   A
    1459: 53 92    MOV   [__r0],A
    145B: 38 FE    ADD   SP,0xFE
    145D: 52 00    MOV   A,[X+0]
    145F: 53 8F    MOV   [__r3],A
    1461: 55 90 00 MOV   [__r2],0x0
    1464: 65 8F    ASL   [__r3]
    1466: 6B 90    RLC   [__r2]
    1468: 65 8F    ASL   [__r3]
    146A: 6B 90    RLC   [__r2]
    146C: 65 8F    ASL   [__r3]
    146E: 6B 90    RLC   [__r2]
    1470: 65 8F    ASL   [__r3]
    1472: 6B 90    RLC   [__r2]
    1474: 51 8F    MOV   A,[__r3]
    1476: 02 91    ADD   A,[__r1]
    1478: 54 03    MOV   [X+3],A
    147A: 51 90    MOV   A,[__r2]
    147C: 0A 92    ADC   A,[__r0]
    147E: 54 02    MOV   [X+2],A
(0264) 	
(0265) 	return Temperature;
    1480: 62 D0 00 MOV   REG[0xD0],0x0
    1483: 52 03    MOV   A,[X+3]
    1485: 53 91    MOV   [__r1],A
    1487: 52 02    MOV   A,[X+2]
    1489: 53 92    MOV   [__r0],A
    148B: 38 FC    ADD   SP,0xFC
    148D: 20       POP   X
    148E: 7F       RET   
(0266) }
(0267) float getLux(void )
(0268) {
_getLux:
  lux                  --> X+12
  microamps            --> X+8
  amps                 --> X+4
  volts                --> X+0
    148F: 10       PUSH  X
    1490: 4F       MOV   X,SP
    1491: 38 10    ADD   SP,0x10
(0269) 	float volts = readDualAdc(LIGHT_SENSOR_ADC_CHANNEL)*5.0 /1024.0;
    1493: 50 00    MOV   A,0x0
    1495: 08       PUSH  A
    1496: 50 02    MOV   A,0x2
    1498: 08       PUSH  A
    1499: 91 16    CALL  _readDualAdc
    149B: 38 FE    ADD   SP,0xFE
    149D: 62 D0 00 MOV   REG[0xD0],0x0
    14A0: 51 91    MOV   A,[__r1]
    14A2: 53 8F    MOV   [__r3],A
    14A4: 51 92    MOV   A,[__r0]
    14A6: 53 90    MOV   [__r2],A
    14A8: 47 90 80 TST   [__r2],0x80
    14AB: A0 09    JZ    0x14B5
    14AD: 55 91 FF MOV   [__r1],0xFF
    14B0: 55 92 FF MOV   [__r0],0xFF
    14B3: 80 0A    JMP   0x14BE
    14B5: 62 D0 00 MOV   REG[0xD0],0x0
    14B8: 55 91 00 MOV   [__r1],0x0
    14BB: 55 92 00 MOV   [__r0],0x0
    14BE: 62 D0 00 MOV   REG[0xD0],0x0
    14C1: 51 92    MOV   A,[__r0]
    14C3: 08       PUSH  A
    14C4: 51 91    MOV   A,[__r1]
    14C6: 08       PUSH  A
    14C7: 51 90    MOV   A,[__r2]
    14C9: 08       PUSH  A
    14CA: 51 8F    MOV   A,[__r3]
    14CC: 08       PUSH  A
    14CD: 7C 1A 03 LCALL 0x1A03
    14D0: 18       POP   A
    14D1: 53 8F    MOV   [__r3],A
    14D3: 18       POP   A
    14D4: 53 90    MOV   [__r2],A
    14D6: 18       POP   A
    14D7: 53 91    MOV   [__r1],A
    14D9: 18       POP   A
    14DA: 08       PUSH  A
    14DB: 51 91    MOV   A,[__r1]
    14DD: 08       PUSH  A
    14DE: 51 90    MOV   A,[__r2]
    14E0: 08       PUSH  A
    14E1: 51 8F    MOV   A,[__r3]
    14E3: 08       PUSH  A
    14E4: 50 40    MOV   A,0x40
    14E6: 08       PUSH  A
    14E7: 50 A0    MOV   A,0xA0
    14E9: 08       PUSH  A
    14EA: 50 00    MOV   A,0x0
    14EC: 08       PUSH  A
    14ED: 08       PUSH  A
    14EE: 7C 18 6B LCALL 0x186B
    14F1: 18       POP   A
    14F2: 53 8F    MOV   [__r3],A
    14F4: 18       POP   A
    14F5: 53 90    MOV   [__r2],A
    14F7: 18       POP   A
    14F8: 53 91    MOV   [__r1],A
    14FA: 18       POP   A
    14FB: 53 92    MOV   [__r0],A
    14FD: 38 FC    ADD   SP,0xFC
    14FF: 50 44    MOV   A,0x44
    1501: 08       PUSH  A
    1502: 50 80    MOV   A,0x80
    1504: 08       PUSH  A
    1505: 50 00    MOV   A,0x0
    1507: 08       PUSH  A
    1508: 08       PUSH  A
    1509: 51 92    MOV   A,[__r0]
    150B: 08       PUSH  A
    150C: 51 91    MOV   A,[__r1]
    150E: 08       PUSH  A
    150F: 51 90    MOV   A,[__r2]
    1511: 08       PUSH  A
    1512: 51 8F    MOV   A,[__r3]
    1514: 08       PUSH  A
    1515: 7C 17 88 LCALL 0x1788
    1518: 18       POP   A
    1519: 54 03    MOV   [X+3],A
    151B: 18       POP   A
    151C: 54 02    MOV   [X+2],A
    151E: 18       POP   A
    151F: 54 01    MOV   [X+1],A
    1521: 18       POP   A
    1522: 54 00    MOV   [X+0],A
    1524: 38 FC    ADD   SP,0xFC
(0270) 	float amps  = volts/10000.0; // Across 10,000 Ohms
    1526: 50 46    MOV   A,0x46
    1528: 08       PUSH  A
    1529: 50 1C    MOV   A,0x1C
    152B: 08       PUSH  A
    152C: 50 40    MOV   A,0x40
    152E: 08       PUSH  A
    152F: 50 00    MOV   A,0x0
    1531: 08       PUSH  A
    1532: 52 00    MOV   A,[X+0]
    1534: 08       PUSH  A
    1535: 52 01    MOV   A,[X+1]
    1537: 08       PUSH  A
    1538: 52 02    MOV   A,[X+2]
    153A: 08       PUSH  A
    153B: 52 03    MOV   A,[X+3]
    153D: 08       PUSH  A
    153E: 7C 17 88 LCALL 0x1788
    1541: 18       POP   A
    1542: 54 07    MOV   [X+7],A
    1544: 18       POP   A
    1545: 54 06    MOV   [X+6],A
    1547: 18       POP   A
    1548: 54 05    MOV   [X+5],A
    154A: 18       POP   A
    154B: 54 04    MOV   [X+4],A
    154D: 38 FC    ADD   SP,0xFC
(0271) 	float microamps = amps * 1000000;
    154F: 52 04    MOV   A,[X+4]
    1551: 08       PUSH  A
    1552: 52 05    MOV   A,[X+5]
    1554: 08       PUSH  A
    1555: 52 06    MOV   A,[X+6]
    1557: 08       PUSH  A
    1558: 52 07    MOV   A,[X+7]
    155A: 08       PUSH  A
    155B: 50 49    MOV   A,0x49
    155D: 08       PUSH  A
    155E: 50 74    MOV   A,0x74
    1560: 08       PUSH  A
    1561: 50 24    MOV   A,0x24
    1563: 08       PUSH  A
    1564: 50 00    MOV   A,0x0
    1566: 08       PUSH  A
    1567: 7C 18 6B LCALL 0x186B
    156A: 18       POP   A
    156B: 54 0B    MOV   [X+11],A
    156D: 18       POP   A
    156E: 54 0A    MOV   [X+10],A
    1570: 18       POP   A
    1571: 54 09    MOV   [X+9],A
    1573: 18       POP   A
    1574: 54 08    MOV   [X+8],A
    1576: 38 FC    ADD   SP,0xFC
(0272) 	float lux = microamps * 2.0;
    1578: 52 08    MOV   A,[X+8]
    157A: 08       PUSH  A
    157B: 52 09    MOV   A,[X+9]
    157D: 08       PUSH  A
    157E: 52 0A    MOV   A,[X+10]
    1580: 08       PUSH  A
    1581: 52 0B    MOV   A,[X+11]
    1583: 08       PUSH  A
    1584: 50 40    MOV   A,0x40
    1586: 08       PUSH  A
    1587: 50 00    MOV   A,0x0
    1589: 08       PUSH  A
    158A: 08       PUSH  A
    158B: 08       PUSH  A
    158C: 7C 18 6B LCALL 0x186B
    158F: 18       POP   A
    1590: 54 0F    MOV   [X+15],A
    1592: 18       POP   A
    1593: 54 0E    MOV   [X+14],A
    1595: 18       POP   A
    1596: 54 0D    MOV   [X+13],A
    1598: 18       POP   A
    1599: 54 0C    MOV   [X+12],A
    159B: 38 FC    ADD   SP,0xFC
(0273) 	
(0274) 	return lux;
    159D: 52 0C    MOV   A,[X+12]
    159F: 53 92    MOV   [__r0],A
    15A1: 52 0D    MOV   A,[X+13]
    15A3: 53 91    MOV   [__r1],A
    15A5: 52 0E    MOV   A,[X+14]
    15A7: 53 90    MOV   [__r2],A
    15A9: 52 0F    MOV   A,[X+15]
    15AB: 53 8F    MOV   [__r3],A
    15AD: 38 F0    ADD   SP,0xF0
    15AF: 20       POP   X
    15B0: 7F       RET   
(0275) }	
(0276) 
(0277) INT readDualAdc(INT channel)
(0278) {
_readDualAdc:
  iResult2             --> X+4
  iResult1             --> X+2
  iResult              --> X+0
  channel              --> X-5
    15B1: 10       PUSH  X
    15B2: 4F       MOV   X,SP
    15B3: 38 06    ADD   SP,0x6
(0279) 	int iResult1, iResult2, iResult;
(0280) 	while(DUALADC_1_fIsDataAvailable() == 0);  // Wait for data to be ready
    15B5: 10       PUSH  X
    15B6: 7C 0C D8 LCALL _DUALADC_1_fIsData|_DUALADC_1_fIsDataAvailable|DUALADC_1_fIsData|DUALADC_1_fIsDataAvailable
    15B9: 20       POP   X
    15BA: 62 D0 00 MOV   REG[0xD0],0x0
    15BD: 39 00    CMP   A,0x0
    15BF: AF F5    JZ    0x15B5
(0281) 	iResult1 = DUALADC_1_iGetData1();          // Get Data from ADC Input1
    15C1: 10       PUSH  X
    15C2: 7C 0C EB LCALL _DUALADC_1_iGetData1
    15C5: 62 D0 00 MOV   REG[0xD0],0x0
    15C8: 5A 92    MOV   [__r0],X
    15CA: 20       POP   X
    15CB: 54 03    MOV   [X+3],A
    15CD: 51 92    MOV   A,[__r0]
    15CF: 54 02    MOV   [X+2],A
(0282) 	iResult2 = DUALADC_1_iGetData2ClearFlag(); // Get Data from ADC Input2
    15D1: 10       PUSH  X
    15D2: 7C 0C F3 LCALL _DUALADC_1_iGetData2ClearFlag
    15D5: 62 D0 00 MOV   REG[0xD0],0x0
    15D8: 5A 92    MOV   [__r0],X
    15DA: 20       POP   X
    15DB: 54 05    MOV   [X+5],A
    15DD: 51 92    MOV   A,[__r0]
    15DF: 54 04    MOV   [X+4],A
(0283)     
(0284)                                       		// and clear data ready flag
(0285) 	if (channel == 1)
    15E1: 3D FB 00 CMP   [X-5],0x0
    15E4: B0 10    JNZ   0x15F5
    15E6: 3D FC 01 CMP   [X-4],0x1
    15E9: B0 0B    JNZ   0x15F5
(0286) 	{
(0287) 		iResult = iResult1;					// Return Mic ADC readings result
    15EB: 52 03    MOV   A,[X+3]
    15ED: 54 01    MOV   [X+1],A
    15EF: 52 02    MOV   A,[X+2]
    15F1: 54 00    MOV   [X+0],A
(0288) 	}
    15F3: 80 13    JMP   0x1607
(0289) 	else if ( channel == 2)
    15F5: 3D FB 00 CMP   [X-5],0x0
    15F8: B0 0E    JNZ   0x1607
    15FA: 3D FC 02 CMP   [X-4],0x2
    15FD: B0 09    JNZ   0x1607
(0290) 	{
(0291) 		iResult = iResult2;					// Return light sensor ADC readings result
    15FF: 52 05    MOV   A,[X+5]
    1601: 54 01    MOV   [X+1],A
    1603: 52 04    MOV   A,[X+4]
    1605: 54 00    MOV   [X+0],A
(0292) 	}
(0293) 	return iResult;
    1607: 62 D0 00 MOV   REG[0xD0],0x0
    160A: 52 01    MOV   A,[X+1]
    160C: 53 91    MOV   [__r1],A
    160E: 52 00    MOV   A,[X+0]
    1610: 53 92    MOV   [__r0],A
    1612: 38 FA    ADD   SP,0xFA
    1614: 20       POP   X
    1615: 7F       RET   
(0294) }
(0295) 
(0296) 
(0297) void blocking_delay(BYTE bTimes)
(0298) {
_blocking_delay:
  bTimes               --> X-4
    1616: 10       PUSH  X
    1617: 4F       MOV   X,SP
(0299) 	// Can be used only if the delaly required is a mutiple of 50us.
(0300) 	// This sufficient for this project.
(0301) 	LCD_2_Delay50uTimes(bTimes);// Reuse the delay function provided by LCD user module		
    1618: 10       PUSH  X
(0302) }
(0303) //------------------------------------------------
(0304) //Description: 									//
(0305) //Parameters:									//
(0306) //Rerun value:									//
(0307) //----------------------------------------------//
FILE: lib\psocgpioint.asm               (0001) ;  Generated by PSoC Designer 5.4.3191
                                        (0002) ;
                                        (0003) ;;*****************************************************************************
                                        (0004) ;;*****************************************************************************
                                        (0005) ;;  FILENAME: PSoCGPIOINT.asm
                                        (0006) ;;   Version: 2.0.0.20, Updated on 2003/07/17 at 12:10:35
                                        (0007) ;;  @PSOC_VERSION
                                        (0008) ;;
                                        (0009) ;;  DESCRIPTION: PSoC GPIO Interrupt Service Routine
                                        (0010) ;;-----------------------------------------------------------------------------
                                        (0011) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0012) ;;*****************************************************************************
                                        (0013) ;;*****************************************************************************
                                        (0014) 
                                        (0015) include "m8c.inc"
                                        (0016) include "PSoCGPIOINT.inc"
                                        (0017) 
                                        (0018) ;-----------------------------------------------
                                        (0019) ;  Global Symbols
                                        (0020) ;-----------------------------------------------
                                        (0021) export   PSoC_GPIO_ISR
                                        (0022) 
                                        (0023) 
                                        (0024) ;-----------------------------------------------
                                        (0025) ;  Constant Definitions
                                        (0026) ;-----------------------------------------------
                                        (0027) 
                                        (0028) 
                                        (0029) ;-----------------------------------------------
                                        (0030) ; Variable Allocation
                                        (0031) ;-----------------------------------------------
                                        (0032) 	
                                        (0033) 
                                        (0034) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0035) ;---------------------------------------------------
                                        (0036) ; Insert your custom declarations below this banner
                                        (0037) ;---------------------------------------------------
                                        (0038) 
                                        (0039) ;---------------------------------------------------
                                        (0040) ; Insert your custom declarations above this banner
                                        (0041) ;---------------------------------------------------
                                        (0042) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0043) 
                                        (0044) 
                                        (0045) ;-----------------------------------------------------------------------------
                                        (0046) ;  FUNCTION NAME: PSoC_GPIO_ISR
                                        (0047) ;
                                        (0048) ;  DESCRIPTION: Unless modified, this implements only a null handler stub.
                                        (0049) ;
                                        (0050) ;-----------------------------------------------------------------------------
                                        (0051) ;
                                        (0052) PSoC_GPIO_ISR:
                                        (0053) 
                                        (0054) 
                                        (0055)    ;@PSoC_UserCode_BODY@ (Do not change this line.)
                                        (0056)    ;---------------------------------------------------
                                        (0057)    ; Insert your custom code below this banner
                                        (0058)    ;---------------------------------------------------
                                        (0059) 
                                        (0060)    ;---------------------------------------------------
                                        (0061)    ; Insert your custom code above this banner
                                        (0062)    ;---------------------------------------------------
                                        (0063)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0064) 
1621: 7E       RETI                     (0065)    reti
                                        (0066) 
                                        (0067) 
                                        (0068) ; end of file PSoCGPIOINT.asm
