#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:10 2023
#Install: C:\pango\PDS_2022.2-SP1-Lite\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22635
#Hostname: shxuuer
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Fri Apr 19 23:57:19 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/a2711/Desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'voice_loop_test'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
W: Public-4008: Instance 'ce' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[0]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[4]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_es1_mclk in design, driver pin CLKOUT0(instance u_pll/u_pll_e3) -> load pin CLK(instance ES7243E_reg_config/clock_cnt[0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_5(GTP_CLKBUFG) has been inserted on the net nt_es0_dsclk in design, driver pin O(instance es0_dsclk_ibuf) -> load pin CLK(instance ES7243_i2s_rx/cnt[0]).
I: The instance clkbufg_6(GTP_CLKBUFG) has been inserted on the net nt_es1_dsclk in design, driver pin O(instance es1_dsclk_ibuf) -> load pin I(instance ES8156_i2s_tx/N13).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N32_0_1/gateop, insts:18.
I: Infer CARRY group, base inst: ES7243E_reg_config/N34_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: ES7243E_reg_config/u_i2c_com/N36_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: ES8156_reg_config/u_i2c_com/N36_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N299_1_0/gateop, insts:13.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N318_1.fsub_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N351_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N360_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N196_1_1/gateop, insts:6.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 752      | 64200         | 2                  
| LUT                   | 779      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 12.5     | 134           | 10                 
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 20       | 296           | 7                  
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 4        | 30            | 14                 
| HSST                  | 0        | 1             | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.08 sec.

Design 'voice_loop_test' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file C:/Users/a2711/Desktop/voice_loop_50/device_map/voice_loop_test.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:35s
Action dev_map: CPU time elapsed is 0h:0m:7s
Action dev_map: Process CPU time elapsed is 0h:0m:7s
Current time: Fri Apr 19 23:57:53 2024
Action dev_map: Peak memory pool usage is 302 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:56s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:16s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:16s
Compiling architecture definition.
Analyzing project file 'C:/Users/a2711/Desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {es7243_sda} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es7243_sda} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es8156_sda} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es8156_sda} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {adc_dac_int} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {adc_dac_int} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es0_mclk} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es0_mclk} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es1_mclk} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es1_mclk} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es1_sdout} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/a2711/Desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 8)] | Port es1_sdout has been placed at location AB5, whose type is share pin.
Executing : def_port {es1_sdout} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es7243_scl} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es7243_scl} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es8156_scl} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es8156_scl} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {lin_led} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {lin_led} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {lout_led} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {lout_led} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es0_alrck} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_alrck} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_dsclk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_dsclk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_sdin} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_sdin} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_dlrc} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/a2711/Desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 16)] | Port es1_dlrc has been placed at location Y5, whose type is share pin.
Executing : def_port {es1_dlrc} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_dsclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es1_dsclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_sdin} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es1_sdin} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/a2711/Desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 19)] | Port key has been placed at location K18, whose type is share pin.
Executing : def_port {key} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {lin_test} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/a2711/Desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 20)] | Port lin_test has been placed at location Y13, whose type is share pin.
Executing : def_port {lin_test} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {lout_test} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {lout_test} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_325_0.
Mapping instance u_pll/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
First map gop timing takes 0.12 sec
Worst slack after clock region global placement is 15507
Wirelength after clock region global placement is 5461.
1st GP placement takes 1.64 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_110.
Mapping instance clkbufg_5/gopclkbufg to USCM_84_109.
C: Place-2028: GLOBAL_CLOCK: the driver es1_dsclk_ibuf/opit_1 fixed at IOL_39_6 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_6/gopclkbufg to USCM_84_111.
Clock placement takes 0.39 sec.

Pre global placement takes 2.36 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ES7243E_reg_config.u_i2c_com.i2c_sdat_tri/opit_1 on IOL_151_5.
Placed fixed group with base inst ES8156_reg_config.u_i2c_com.i2c_sdat_tri/opit_1 on IOL_119_5.
Placed fixed group with base inst adc_dac_int_obuf/opit_1 on IOL_35_374.
Placed fixed group with base inst es0_alrck_ibuf/opit_1 on IOL_159_5.
Placed fixed group with base inst es0_dsclk_ibuf/opit_1 on IOL_159_6.
Placed fixed group with base inst es0_mclk_obuf/opit_1 on IOL_135_6.
Placed fixed group with base inst es0_sdin_ibuf/opit_1 on IOL_135_5.
Placed fixed group with base inst es1_dlrc_ibuf/opit_1 on IOL_35_6.
Placed fixed group with base inst es1_dsclk_ibuf/opit_1 on IOL_39_6.
Placed fixed group with base inst es1_mclk_obuf/opit_1 on IOL_39_5.
Placed fixed group with base inst es1_sdin_ibuf/opit_1 on IOL_47_5.
Placed fixed group with base inst es1_sdout_obuf/opit_1 on IOL_35_5.
Placed fixed group with base inst es7243_scl_obuf/opit_1 on IOL_151_6.
Placed fixed group with base inst es8156_scl_obuf/opit_1 on IOL_119_6.
Placed fixed group with base inst key_ibuf/opit_1 on IOL_327_257.
Placed fixed group with base inst lin_led_obuf/opit_1 on IOL_19_374.
Placed fixed group with base inst lin_test_ibuf/opit_1 on IOL_167_6.
Placed fixed group with base inst lout_led_obuf/opit_1 on IOL_19_373.
Placed fixed group with base inst lout_test_ibuf/opit_1 on IOL_47_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_110.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_84_109.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_84_111.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_325_0.
Placed fixed instance u_pll/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Fixed placement takes 0.03 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 12387.
	6 iterations finished.
	Final slack 17842.
Super clustering done.
Design Utilization : 2%.
Worst slack after global placement is 16156
2nd GP placement takes 0.45 sec.

Wirelength after global placement is 5527.
Global placement takes 0.48 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 7462.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 12387.
	6 iterations finished.
	Final slack 17842.
Super clustering done.
Design Utilization : 2%.
Worst slack after post global placement is 16208
3rd GP placement takes 0.56 sec.

Wirelength after post global placement is 6770.
Post global placement takes 0.56 sec.

Phase 4 Legalization started.
The average distance in LP is 0.478764.
Wirelength after legalization is 7879.
Legalization takes 0.08 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 17027.
Replication placement takes 0.05 sec.

Wirelength after replication placement is 7879.
Phase 5.2 DP placement started.
Legalized cost 17027.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 7879.
Timing-driven detailed placement takes 0.05 sec.

Worst slack is 17027, TNS after placement is 0.
Placement done.
Total placement takes 3.81 sec.
Finished placement.

Routing started.
Building routing graph takes 1.17 sec.
Worst slack is 17027, TNS before global route is 0.
Processing design graph takes 0.28 sec.
Total memory for routing:
	116.068834 M.
Total nets for routing : 1390.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 4 at the end of iteration 0.
Unrouted nets 4 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 2 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 2 at the end of iteration 37.
Unrouted nets 2 at the end of iteration 38.
Unrouted nets 2 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 2 at the end of iteration 42.
Unrouted nets 2 at the end of iteration 43.
Unrouted nets 2 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 2 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 2 at the end of iteration 49.
Global Routing step 1 processed 94 nets, it takes 0.02 sec.
Unrouted nets 123 at the end of iteration 0.
Unrouted nets 85 at the end of iteration 1.
Unrouted nets 52 at the end of iteration 2.
Unrouted nets 42 at the end of iteration 3.
Unrouted nets 33 at the end of iteration 4.
Unrouted nets 32 at the end of iteration 5.
Unrouted nets 25 at the end of iteration 6.
Unrouted nets 24 at the end of iteration 7.
Unrouted nets 15 at the end of iteration 8.
Unrouted nets 12 at the end of iteration 9.
Unrouted nets 8 at the end of iteration 10.
Unrouted nets 8 at the end of iteration 11.
Unrouted nets 5 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 3 at the end of iteration 31.
Unrouted nets 3 at the end of iteration 32.
Unrouted nets 3 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 5 at the end of iteration 35.
Unrouted nets 4 at the end of iteration 36.
Unrouted nets 1 at the end of iteration 37.
Unrouted nets 4 at the end of iteration 38.
Unrouted nets 3 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 3 at the end of iteration 41.
Unrouted nets 2 at the end of iteration 42.
Unrouted nets 0 at the end of iteration 43.
Global Routing step 2 processed 192 nets, it takes 1.67 sec.
Unrouted nets 16 at the end of iteration 0.
Unrouted nets 13 at the end of iteration 1.
Unrouted nets 5 at the end of iteration 2.
Unrouted nets 4 at the end of iteration 3.
Unrouted nets 3 at the end of iteration 4.
Unrouted nets 1 at the end of iteration 5.
Unrouted nets 1 at the end of iteration 6.
Unrouted nets 1 at the end of iteration 7.
Unrouted nets 2 at the end of iteration 8.
Unrouted nets 0 at the end of iteration 9.
Global Routing step 3 processed 39 nets, it takes 0.11 sec.
Global routing takes 1.83 sec.
Total 1588 subnets.
    forward max bucket size 34341 , backward 158.
        Unrouted nets 868 at the end of iteration 0.
    route iteration 0, CPU time elapsed 2.171875 sec.
    forward max bucket size 3523 , backward 157.
        Unrouted nets 576 at the end of iteration 1.
    route iteration 1, CPU time elapsed 1.000000 sec.
    forward max bucket size 612 , backward 182.
        Unrouted nets 454 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.062500 sec.
    forward max bucket size 625 , backward 48.
        Unrouted nets 331 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 54 , backward 76.
        Unrouted nets 239 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.062500 sec.
    forward max bucket size 31 , backward 81.
        Unrouted nets 154 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 33 , backward 104.
        Unrouted nets 89 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 44 , backward 148.
        Unrouted nets 68 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 44 , backward 128.
        Unrouted nets 39 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 71.
        Unrouted nets 31 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 12.
        Unrouted nets 24 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.015625 sec.
    forward max bucket size 27 , backward 24.
        Unrouted nets 15 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 16.
        Unrouted nets 6 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 13.
        Unrouted nets 7 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 8.
        Unrouted nets 4 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 14.
        Unrouted nets 7 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 9.
        Unrouted nets 2 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 8.
        Unrouted nets 0 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.000000 sec.
Detailed routing takes 17 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net nt_es1_dsclk is routed by general path.
C: Route-2036: The clock path from es1_dsclk_ibuf/opit_1:OUT to clkbufg_6/gopclkbufg:CLK is routed by SRB.
I: Design net clock_i2c is routed by general path.
C: Route-2036: The clock path from ES7243E_reg_config/clock_i2c/opit_0_L5Q:Q to ES7243E_reg_config/config_step_reg[2]/opit_0_inv:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 3.42 sec.
Start fix hold violation.
Build tmp routing results takes 0.02 sec.
Timing analysis takes 0.02 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 8.
Incremental timing analysis takes 0.02 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.22 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.06 sec.
Used SRB routing arc is 11510.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 7.41 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 198      | 6450          | 4                  
|   FF                     | 527      | 38700         | 2                  
|   LUT                    | 535      | 25800         | 3                  
|   LUT-FF pairs           | 330      | 25800         | 2                  
| Use of CLMS              | 91       | 4250          | 3                  
|   FF                     | 225      | 25500         | 1                  
|   LUT                    | 244      | 17000         | 2                  
|   LUT-FF pairs           | 111      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 12.5     | 134           | 10                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 117      | 6672          | 2                  
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 20       | 296           | 7                  
|   IOBD                   | 10       | 64            | 16                 
|   IOBR_LR                | 0        | 7             | 0                  
|   IOBR_TB                | 1        | 8             | 13                 
|   IOBS_LR                | 2        | 161           | 2                  
|   IOBS_TB                | 7        | 56            | 13                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 20       | 400           | 5                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 5        | 30            | 17                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'voice_loop_test' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:24s
Action pnr: CPU time elapsed is 0h:0m:22s
Action pnr: Process CPU time elapsed is 0h:0m:22s
Current time: Fri Apr 19 23:58:18 2024
Action pnr: Peak memory pool usage is 934 MB
Action from compile to pnr: Total Real Time elapsed is 0h:1m:20s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:38s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:38s
Compiling architecture definition.
Analyzing project file 'C:/Users/a2711/Desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock voice_loop_test|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_reg[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_reg[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_reg[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_conf_done_reg/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_data/iGopDrm/CLKA' (gopDRM2.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[5]/opit_0_inv_AQ/CLK' (gopAQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/start/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/clock_i2c_test/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/reg_sdat/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/sclk/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/tr_end/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_reg[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_reg[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_reg[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_conf_done_reg/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[0]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[1]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[2]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[3]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[4]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[5]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[6]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[7]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[8]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[9]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[10]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[11]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[12]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[13]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/start/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/clock_i2c_test/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/reg_sdat/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/sclk/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/tr_end/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'es7243_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es7243_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es8156_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es8156_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_dac_int' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es0_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_sdout' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es7243_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es8156_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lin_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lout_led' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es0_alrck' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es0_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_dlrc' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lin_test' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lout_test' is not constrained, it is treated as combinational input.
#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:10 2023
#Install: C:\pango\PDS_2022.2-SP1-Lite\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22635
#Hostname: shxuuer
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Fri Apr 19 23:58:36 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/a2711/Desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/voice_loop_50/source/ES7243E_reg_config.v
I: Verilog-0001: Analyzing file C:/Users/a2711/Desktop/voice_loop_50/source/ES7243E_reg_config.v
I: Verilog-0002: [C:/Users/a2711/Desktop/voice_loop_50/source/ES7243E_reg_config.v(line number: 6)] Analyzing module ES7243E_reg_config (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/voice_loop_50/source/ES7243E_reg_config.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/voice_loop_50/source/ES8156_reg_config.v
I: Verilog-0001: Analyzing file C:/Users/a2711/Desktop/voice_loop_50/source/ES8156_reg_config.v
I: Verilog-0002: [C:/Users/a2711/Desktop/voice_loop_50/source/ES8156_reg_config.v(line number: 6)] Analyzing module ES8156_reg_config (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/voice_loop_50/source/ES8156_reg_config.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/voice_loop_50/source/i2c_com.v
I: Verilog-0001: Analyzing file C:/Users/a2711/Desktop/voice_loop_50/source/i2c_com.v
I: Verilog-0002: [C:/Users/a2711/Desktop/voice_loop_50/source/i2c_com.v(line number: 5)] Analyzing module i2c_com (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/voice_loop_50/source/i2c_com.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/voice_loop_50/source/i2s_loop.v
I: Verilog-0001: Analyzing file C:/Users/a2711/Desktop/voice_loop_50/source/i2s_loop.v
I: Verilog-0002: [C:/Users/a2711/Desktop/voice_loop_50/source/i2s_loop.v(line number: 5)] Analyzing module i2s_loop (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/voice_loop_50/source/i2s_loop.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/voice_loop_50/source/pgr_i2s_rx.v
I: Verilog-0001: Analyzing file C:/Users/a2711/Desktop/voice_loop_50/source/pgr_i2s_rx.v
I: Verilog-0002: [C:/Users/a2711/Desktop/voice_loop_50/source/pgr_i2s_rx.v(line number: 5)] Analyzing module pgr_i2s_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/voice_loop_50/source/pgr_i2s_rx.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/voice_loop_50/source/pgr_i2s_tx.v
I: Verilog-0001: Analyzing file C:/Users/a2711/Desktop/voice_loop_50/source/pgr_i2s_tx.v
I: Verilog-0002: [C:/Users/a2711/Desktop/voice_loop_50/source/pgr_i2s_tx.v(line number: 5)] Analyzing module pgr_i2s_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/voice_loop_50/source/pgr_i2s_tx.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/voice_loop_50/source/voice_loop.v
I: Verilog-0001: Analyzing file C:/Users/a2711/Desktop/voice_loop_50/source/voice_loop.v
I: Verilog-0002: [C:/Users/a2711/Desktop/voice_loop_50/source/voice_loop.v(line number: 4)] Analyzing module voice_loop_test (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/voice_loop_50/source/voice_loop.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/fft_demo_00.v
I: Verilog-0001: Analyzing file C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/fft_demo_00.v
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/fft_demo_00.v(line number: 13)] Analyzing module fft_demo_00 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/fft_demo_00.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/ipsxe_fft_exp_rom.v
I: Verilog-0001: Analyzing file C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/ipsxe_fft_exp_rom.v
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/ipsxe_fft_exp_rom.v(line number: 14)] Analyzing module ipsxe_fft_exp_rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/ipsxe_fft_exp_rom.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/distram_sdpram/ipsxe_fft_distram_sdpram.v
I: Verilog-0001: Analyzing file C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/distram_sdpram/ipsxe_fft_distram_sdpram.v
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/distram_sdpram/ipsxe_fft_distram_sdpram.v(line number: 20)] Analyzing module ipsxe_fft_distram_sdpram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/distram_sdpram/ipsxe_fft_distram_sdpram.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/distram_sreg/ipsxe_fft_distram_sreg.v
I: Verilog-0001: Analyzing file C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/distram_sreg/ipsxe_fft_distram_sreg.v
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 21)] Analyzing module ipsxe_fft_distram_sreg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/distram_sreg/ipsxe_fft_distram_sreg.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v
I: Verilog-0001: Analyzing file C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 20)] Analyzing module ipsxe_fft_distributed_sdpram_v1_2 (library work)
I: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 29)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v
I: Verilog-0001: Analyzing file C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 19)] Analyzing module ipsxe_fft_distributed_shiftregister_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/ipsxe_fft_drm_sdpram_18k.v
I: Verilog-0001: Analyzing file C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/ipsxe_fft_drm_sdpram_18k.v
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/ipsxe_fft_drm_sdpram_18k.v(line number: 18)] Analyzing module ipsxe_fft_drm_sdpram_18k (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/ipsxe_fft_drm_sdpram_18k.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/ipsxe_fft_drm_sdpram_36k.v
I: Verilog-0001: Analyzing file C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/ipsxe_fft_drm_sdpram_36k.v
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/ipsxe_fft_drm_sdpram_36k.v(line number: 18)] Analyzing module ipsxe_fft_drm_sdpram_36k (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/ipsxe_fft_drm_sdpram_36k.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v
I: Verilog-0001: Analyzing file C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 18)] Analyzing module ipml_sdpram_v1_7_drm (library work)
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 310)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 311)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 314)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 318)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 322)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 326)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 330)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 331)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 334)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 335)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 338)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 339)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 342)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 343)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 346)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 347)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 350)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 351)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 354)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 355)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 358)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 359)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 362)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 363)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 366)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 367)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 370)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 371)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 375)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 376)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 379)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 380)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 384)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 385)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 388)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 389)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 392)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 393)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 400)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 401)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 407)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 410)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 411)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 416)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v(line number: 417)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp
I: Verilog-0001: Analyzing file C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 74)] Analyzing module ipsxe_fft_addsub_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 278)] Analyzing module ipsxe_fft_apm_addsub_dual_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 540)] Analyzing module ipsxe_fft_apm_addsub_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 1542)] Analyzing module ipsxe_fft_apm_v1_0 (library work)
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 1725)] Ignore 'system task' $display
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 2601)] Analyzing module ipsxe_fft_burst_input_ctrl_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 2851)] Analyzing module ipsxe_fft_cfg_ctrl_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 2982)] Analyzing module ipsxe_fft_comp_addsub_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 3482)] Analyzing module ipsxe_fft_comp_mult_t10_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 4298)] Analyzing module ipsxe_fft_comp_mult_t11_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 5117)] Analyzing module ipsxe_fft_comp_mult_t12_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 6191)] Analyzing module ipsxe_fft_comp_mult_t13_v1_1 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 7408)] Analyzing module ipsxe_fft_comp_mult_t14_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 8834)] Analyzing module ipsxe_fft_comp_mult_t15_v1_1 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 9894)] Analyzing module ipsxe_fft_comp_mult_t16_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 10371)] Analyzing module ipsxe_fft_comp_mult_t17_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 11000)] Analyzing module ipsxe_fft_comp_mult_t18_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 11758)] Analyzing module ipsxe_fft_comp_mult_t19_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 12457)] Analyzing module ipsxe_fft_comp_mult_t1_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 13160)] Analyzing module ipsxe_fft_comp_mult_t20_v1_1 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 14360)] Analyzing module ipsxe_fft_comp_mult_t21_v1_1 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 15578)] Analyzing module ipsxe_fft_comp_mult_t22_v1_1 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 16412)] Analyzing module ipsxe_fft_comp_mult_t2_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 16893)] Analyzing module ipsxe_fft_comp_mult_t3_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 17574)] Analyzing module ipsxe_fft_comp_mult_t4_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 18273)] Analyzing module ipsxe_fft_comp_mult_t5_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 18985)] Analyzing module ipsxe_fft_comp_mult_t6_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 19748)] Analyzing module ipsxe_fft_comp_mult_t7_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 20520)] Analyzing module ipsxe_fft_comp_mult_t8_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 21277)] Analyzing module ipsxe_fft_comp_mult_t9_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 22138)] Analyzing module ipsxe_fft_comp_mult_v1_1 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 22707)] Analyzing module ipsxe_fft_comp_round_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 22983)] Analyzing module ipsxe_fft_drm_sdpram_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 23321)] Analyzing module ipsxe_fft_drm_sreg_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 23468)] Analyzing module ipsxe_fft_dynamic_comp_round_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 23666)] Analyzing module ipsxe_fft_dynamic_round_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 23899)] Analyzing module ipsxe_fft_lut_addsub_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 24102)] Analyzing module ipsxe_fft_output_ctrl_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 24571)] Analyzing module ipsxe_fft_output_process_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 25179)] Analyzing module ipsxe_fft_overflow_det_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 25558)] Analyzing module ipsxe_fft_pipeline_core_v1_1 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 25954)] Analyzing module ipsxe_fft_pipeline_input_ctrl_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 26307)] Analyzing module ipsxe_fft_r22bf_as_multi_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 26711)] Analyzing module ipsxe_fft_r22bf_as_paral_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 27092)] Analyzing module ipsxe_fft_r22bf_as_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 27385)] Analyzing module ipsxe_fft_r22_dif_group_v1_1 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 27653)] Analyzing module ipsxe_fft_r22_mult_by_j_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 27864)] Analyzing module ipsxe_fft_r22_mult_by_twiddle_v1_1 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 28085)] Analyzing module ipsxe_fft_r2bf_as_core_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 28310)] Analyzing module ipsxe_fft_r2_dit_bf_v1_1 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 28929)] Analyzing module ipsxe_fft_r2_dit_ctrl_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 29703)] Analyzing module ipsxe_fft_r2_dit_mult_by_twiddle_v1_1 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 30271)] Analyzing module ipsxe_fft_radix2_burst_core_v1_1 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 30855)] Analyzing module ipsxe_fft_round_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 31030)] Analyzing module ipsxe_fft_sdpram_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 31168)] Analyzing module ipsxe_fft_shift_ram_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 82471)] Analyzing module ipsxe_fft_sin_distram_rom_v1_1 (library work)
I: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 82471)] Convert attribute name from syn_romstyle to PAP_RAM_STYLE
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 182989)] Analyzing module ipsxe_fft_sin_drm_rom_v1_1 (library work)
I: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 182989)] Convert attribute name from syn_romstyle to PAP_RAM_STYLE
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 232346)] Analyzing module ipsxe_fft_sin_rom_v1_1 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 232479)] Analyzing module ipsxe_fft_sreg_v1_0 (library work)
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 232697)] Analyzing module ipsxe_fft_twiddle_gen_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/example_design/rtl/ipsxe_fft_frame_chk.v
I: Verilog-0001: Analyzing file C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/example_design/rtl/ipsxe_fft_frame_chk.v
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/example_design/rtl/ipsxe_fft_frame_chk.v(line number: 14)] Analyzing module ipsxe_fft_frame_chk (library work)
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/example_design/rtl/ipsxe_fft_frame_chk.v(line number: 339)] Ignore 'system task' $fdisplay
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/example_design/rtl/ipsxe_fft_frame_chk.v(line number: 340)] Ignore 'system task' $fdisplay
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/example_design/rtl/ipsxe_fft_frame_chk.v(line number: 346)] Ignore 'system task' $fdisplay
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/example_design/rtl/ipsxe_fft_frame_chk.v(line number: 347)] Ignore 'system task' $fdisplay
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/example_design/rtl/ipsxe_fft_frame_chk.v(line number: 360)] Ignore 'system task' $fclose
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/example_design/rtl/ipsxe_fft_frame_chk.v(line number: 361)] Ignore 'system task' $fclose
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/example_design/rtl/ipsxe_fft_frame_chk.v(line number: 362)] Ignore 'system task' $fclose
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/example_design/rtl/ipsxe_fft_frame_chk.v(line number: 363)] Ignore 'system task' $fclose
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/example_design/rtl/ipsxe_fft_frame_chk.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/example_design/rtl/ipsxe_fft_frame_gen.v
I: Verilog-0001: Analyzing file C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/example_design/rtl/ipsxe_fft_frame_gen.v
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/example_design/rtl/ipsxe_fft_frame_gen.v(line number: 13)] Analyzing module ipsxe_fft_frame_gen (library work)
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/example_design/rtl/ipsxe_fft_frame_gen.v(line number: 258)] Ignore 'system task' $fdisplay
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/example_design/rtl/ipsxe_fft_frame_gen.v(line number: 259)] Ignore 'system task' $fdisplay
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/example_design/rtl/ipsxe_fft_frame_gen.v(line number: 276)] Ignore 'system task' $fclose
W: Verilog-2008: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/example_design/rtl/ipsxe_fft_frame_gen.v(line number: 277)] Ignore 'system task' $fclose
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/example_design/rtl/ipsxe_fft_frame_gen.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/example_design/rtl/ipsxe_fft_onboard_top.v
I: Verilog-0001: Analyzing file C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/example_design/rtl/ipsxe_fft_onboard_top.v
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/example_design/rtl/ipsxe_fft_onboard_top.v(line number: 13)] Analyzing module ipsxe_fft_onboard_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/example_design/rtl/ipsxe_fft_onboard_top.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/example_design/rtl/ipsxe_fft_sync_arstn.v
I: Verilog-0001: Analyzing file C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/example_design/rtl/ipsxe_fft_sync_arstn.v
I: Verilog-0002: [C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/example_design/rtl/ipsxe_fft_sync_arstn.v(line number: 12)] Analyzing module ipsxe_fft_sync_arstn (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/logos_fft_demo_v2_lite/example_design/rtl/ipsxe_fft_sync_arstn.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v
I: Verilog-0001: Analyzing file C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v
I: Verilog-0002: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 20)] Analyzing module PLL (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v successfully.
I: Module "voice_loop_test" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 7.219s wall, 0.688s user + 0.000s system = 0.688s CPU (9.5%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/a2711/Desktop/voice_loop_50/source/voice_loop.v(line number: 4)] Elaborating module voice_loop_test
I: Verilog-0004: [C:/Users/a2711/Desktop/voice_loop_50/source/voice_loop.v(line number: 41)] Elaborating instance u_pll
I: Verilog-0003: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 20)] Elaborating module PLL
I: Verilog-0004: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 117)] Net clkfb in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 120)] Net pfden in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 121)] Net clkout0_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 122)] Net clkout0_2pad_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 123)] Net clkout1_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 124)] Net clkout2_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 125)] Net clkout3_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 126)] Net clkout4_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 127)] Net clkout5_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 128)] Net dyn_idiv in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 129)] Net dyn_odiv0 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 130)] Net dyn_odiv1 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 131)] Net dyn_odiv2 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 132)] Net dyn_odiv3 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 133)] Net dyn_odiv4 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 134)] Net dyn_fdiv in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 135)] Net dyn_duty0 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 136)] Net dyn_duty1 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 137)] Net dyn_duty2 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 138)] Net dyn_duty3 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 139)] Net dyn_duty4 in PLL(original module PLL) does not have a driver, tie it to 0
I: Verilog-0004: [C:/Users/a2711/Desktop/voice_loop_50/source/voice_loop.v(line number: 96)] Elaborating instance ES7243E_reg_config
I: Verilog-0003: [C:/Users/a2711/Desktop/voice_loop_50/source/ES7243E_reg_config.v(line number: 6)] Elaborating module ES7243E_reg_config
I: Verilog-0004: [C:/Users/a2711/Desktop/voice_loop_50/source/ES7243E_reg_config.v(line number: 24)] Elaborating instance u_i2c_com
I: Verilog-0003: [C:/Users/a2711/Desktop/voice_loop_50/source/i2c_com.v(line number: 5)] Elaborating module i2c_com
W: Verilog-2048: [C:/Users/a2711/Desktop/voice_loop_50/source/i2c_com.v(line number: 35)] Zero-extending on all bits z values may cause simulation mismatch.
I: Verilog-0004: [C:/Users/a2711/Desktop/voice_loop_50/source/voice_loop.v(line number: 104)] Elaborating instance ES8156_reg_config
I: Verilog-0003: [C:/Users/a2711/Desktop/voice_loop_50/source/ES8156_reg_config.v(line number: 6)] Elaborating module ES8156_reg_config
I: Verilog-0004: [C:/Users/a2711/Desktop/voice_loop_50/source/ES8156_reg_config.v(line number: 23)] Elaborating instance u_i2c_com
I: Verilog-0003: [C:/Users/a2711/Desktop/voice_loop_50/source/i2c_com.v(line number: 5)] Elaborating module i2c_com
I: Verilog-0004: [C:/Users/a2711/Desktop/voice_loop_50/source/voice_loop.v(line number: 123)] Elaborating instance ES7243_i2s_rx
I: Verilog-0003: [C:/Users/a2711/Desktop/voice_loop_50/source/pgr_i2s_rx.v(line number: 5)] Elaborating module pgr_i2s_rx
I: Module instance {voice_loop_test/ES7243_i2s_rx} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [C:/Users/a2711/Desktop/voice_loop_50/source/voice_loop.v(line number: 139)] Elaborating instance ES8156_i2s_tx
I: Verilog-0003: [C:/Users/a2711/Desktop/voice_loop_50/source/pgr_i2s_tx.v(line number: 5)] Elaborating module pgr_i2s_tx
I: Module instance {voice_loop_test/ES8156_i2s_tx} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [C:/Users/a2711/Desktop/voice_loop_50/source/voice_loop.v(line number: 154)] Elaborating instance i2s_loop
I: Verilog-0003: [C:/Users/a2711/Desktop/voice_loop_50/source/i2s_loop.v(line number: 5)] Elaborating module i2s_loop
I: Module instance {voice_loop_test/i2s_loop} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000010000
Executing : rtl-elaborate successfully. Time elapsed: 0.015s wall, 0.016s user + 0.000s system = 0.016s CPU (102.5%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.016s wall, 0.016s user + 0.000s system = 0.016s CPU (99.0%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
I: Removed inst rdata[15:0] that is redundant to ldata[15:0].
Executing : rtl-infer successfully. Time elapsed: 0.140s wall, 0.094s user + 0.031s system = 0.125s CPU (89.5%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.009s wall, 0.016s user + 0.000s system = 0.016s CPU (171.2%)

Start FSM inference.
I: FSM config_step_fsm[1:0] inferred.
FSM config_step_fsm[1:0] STG:
Number of reachable states: 3
Input nets: tr_end 
S0(00)-->S1(01): x
S1(01)-->S2(10): 1
S2(10)-->S0(00): x

I: FSM config_step_fsm[1:0] inferred.
FSM config_step_fsm[1:0] STG:
Number of reachable states: 3
Input nets: tr_end 
S0(00)-->S1(01): x
S1(01)-->S2(10): 1
S2(10)-->S0(00): x

Executing : FSM inference successfully. Time elapsed: 0.015s wall, 0.016s user + 0.000s system = 0.016s CPU (101.9%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N231_1 (bmsWIDEMUX).
I: Constant propagation done on N20[0] (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.018s wall, 0.016s user + 0.000s system = 0.016s CPU (85.0%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:11s
Action compile: CPU time elapsed is 0h:0m:4s
Action compile: Process CPU time elapsed is 0h:0m:4s
Current time: Fri Apr 19 23:58:46 2024
Action compile: Peak memory pool usage is 262 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:11s
Action from compile to compile: Total CPU time elapsed is 0h:0m:4s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:4s
Compiling architecture definition.
Analyzing project file 'C:/Users/a2711/Desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [C:/Users/a2711/Desktop/voice_loop_50/voice.fdc(line number: 37)] | Port es1_sdout has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/a2711/Desktop/voice_loop_50/voice.fdc(line number: 87)] | Port es1_dlrc has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/a2711/Desktop/voice_loop_50/voice.fdc(line number: 102)] | Port key has been placed at location K18, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/a2711/Desktop/voice_loop_50/voice.fdc(line number: 107)] | Port lin_test has been placed at location Y13, whose type is share pin.
Constraint check end.

C: SDC-2025: Clock source 'n:sys_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name voice_loop_test|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name voice_loop_test|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group voice_loop_test|sys_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group voice_loop_test|sys_clk successfully.
C: SDC-2025: Clock source 'n:u_pll/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll/u_pll_e3:CLKOUT0
Executing : get_pins u_pll/u_pll_e3:CLKOUT0 successfully.
Executing : create_clock -name PLL|u_pll/u_pll_e3/CLKOUT0 [get_pins u_pll/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name PLL|u_pll/u_pll_e3/CLKOUT0 [get_pins u_pll/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group PLL|u_pll/u_pll_e3/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group PLL|u_pll/u_pll_e3/CLKOUT0 successfully.
C: SDC-2025: Clock source 'n:ES8156_reg_config/clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:es1_dsclk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports es1_dsclk
Executing : get_ports es1_dsclk successfully.
Executing : create_clock -name voice_loop_test|es1_dsclk [get_ports es1_dsclk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name voice_loop_test|es1_dsclk [get_ports es1_dsclk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group voice_loop_test|es1_dsclk
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group voice_loop_test|es1_dsclk successfully.
C: SDC-2025: Clock source 'n:es0_dsclk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports es0_dsclk
Executing : get_ports es0_dsclk successfully.
Executing : create_clock -name voice_loop_test|es0_dsclk [get_ports es0_dsclk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name voice_loop_test|es0_dsclk [get_ports es0_dsclk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group voice_loop_test|es0_dsclk
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group voice_loop_test|es0_dsclk successfully.
C: SDC-2025: Clock source 'n:ES7243E_reg_config/clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
I: Encoding type of FSM 'config_step_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'config_step_fsm[1:0]':
I: from  ES7243E_reg_config/config_step[1] ES7243E_reg_config/config_step[0]
I: to  ES7243E_reg_config/config_step_reg[2] ES7243E_reg_config/config_step_reg[1] ES7243E_reg_config/config_step_reg[0]
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'config_step_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'config_step_fsm[1:0]':
I: from  ES8156_reg_config/config_step[1] ES8156_reg_config/config_step[0]
I: to  ES8156_reg_config/config_step_reg[2] ES8156_reg_config/config_step_reg[1] ES8156_reg_config/config_step_reg[0]
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Constant propagation done on ES7243E_reg_config/N255 (bmsREDOR).
I: Constant propagation done on ES8156_reg_config/N207 (bmsREDOR).
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 21 that is stuck at constant 1.
I: Constant propagation done on ES7243E_reg_config/i2c_data[23:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 17 that is stuck at constant 1.
I: Constant propagation done on ES8156_reg_config/i2c_data[23:0] (bmsWIDEDFFRSE).
Executing : pre-mapping successfully. Time elapsed: 0.036s wall, 0.016s user + 0.000s system = 0.016s CPU (43.2%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
W: Removed bmsWIDEDFFRSE inst cnt_12M[19:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst rstn_1ms[19:0] at 19 that is stuck at constant 0.
I: Removed inst ES8156_reg_config/clock_i2c which is redundant to ES7243E_reg_config/clock_i2c (type bmsWIDEDFFRSE)
I: Removed inst ES8156_reg_config/clock_cnt[3:0] which is redundant to ES7243E_reg_config/clock_cnt[3:0] (type bmsWIDEDFFRSE)
Executing : mod-gen successfully. Time elapsed: 0.098s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.107s wall, 0.094s user + 0.000s system = 0.094s CPU (87.4%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'ES8156_reg_config/reg_data_doreg[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/reg_data_doreg[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'rstn_1ms[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.014s wall, 0.016s user + 0.000s system = 0.016s CPU (108.4%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.181s wall, 0.094s user + 0.000s system = 0.094s CPU (51.9%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.031s wall, 0.031s user + 0.000s system = 0.031s CPU (100.2%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net N14_1
W: Unable to honor max fanout constraint for gtp_inv driven net N14_1
W: prevent name conflict by renaming net ES7243E_reg_config/N14 to ES7243E_reg_config/N14_rnmt
W: prevent name conflict by renaming net ES7243E_reg_config/u_i2c_com/reg_sdat to ES7243E_reg_config/u_i2c_com/reg_sdat_rnmt
W: prevent name conflict by renaming net ES8156_reg_config/u_i2c_com/reg_sdat to ES8156_reg_config/u_i2c_com/reg_sdat_rnmt

Cell Usage:
GTP_DFF                       2 uses
GTP_DFF_C                    27 uses
GTP_DFF_CE                   48 uses
GTP_DFF_E                    15 uses
GTP_DFF_R                    47 uses
GTP_DFF_RE                   15 uses
GTP_DFF_S                    10 uses
GTP_DFF_SE                   16 uses
GTP_DRM9K                     1 use
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT1                      7 uses
GTP_LUT2                     19 uses
GTP_LUT3                     43 uses
GTP_LUT4                     36 uses
GTP_LUT5                     49 uses
GTP_LUT5CARRY                51 uses
GTP_LUT5M                     9 uses
GTP_MUX2LUT6                  4 uses
GTP_PLL_E3                    1 use
GTP_ROM32X1                  14 uses

I/O ports: 20
GTP_INBUF                  10 uses
GTP_IOBUF                   2 uses
GTP_OUTBUF                  8 uses

Mapping Summary:
Total LUTs: 228 of 42800 (0.53%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 228
Total Registers: 180 of 64200 (0.28%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.5 of 134 (0.37%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 20 of 296 (6.76%)


Overview of Control Sets:

Number of unique control sets : 18

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 4        | 3                 1
  [4, 6)      | 2        | 2                 0
  [6, 8)      | 3        | 3                 0
  [8, 10)     | 1        | 0                 1
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 1        | 1                 0
  [16, Inf)   | 6        | 2                 4
--------------------------------------------------------------
  The maximum fanout: 37
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 2
  NO              NO                YES                27
  NO              YES               NO                 57
  YES             NO                NO                 15
  YES             NO                YES                48
  YES             YES               NO                 31
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'voice_loop_test' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND9'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND10'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND11'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND17'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND18'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND19'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND20'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND24'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND25'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
Saving design to voice_loop_test_syn.vm
W: Public-4008: Instance 'ce' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[0]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[4]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243_i2s_rx/r_vld' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock voice_loop_test|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_reg[0]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_reg[1]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_reg[2]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_conf_done_reg/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_data/CLKA' (GTP_DRM9K.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[0]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[1]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[2]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[3]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[4]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[5]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/start/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/clock_i2c_test/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[0]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[1]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[2]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[3]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[4]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[5]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[6]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/reg_sdat/CLK' (GTP_DFF_S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/sclk/CLK' (GTP_DFF_S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/tr_end/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_reg[0]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_reg[1]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_reg[2]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_conf_done_reg/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[0]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[1]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[2]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[3]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[4]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[5]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[6]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[7]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[8]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[9]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[10]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[11]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[12]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[13]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[0]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[1]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[2]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[3]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[4]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/start/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/clock_i2c_test/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[0]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[1]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[2]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[3]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[4]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[5]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[6]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/reg_sdat/CLK' (GTP_DFF_S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/sclk/CLK' (GTP_DFF_S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/tr_end/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'es7243_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es7243_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es8156_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es8156_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_dac_int' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es0_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_sdout' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es7243_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es8156_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lin_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lout_led' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es0_alrck' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es0_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_dlrc' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lin_test' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lout_test' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:7s
Action synthesize: CPU time elapsed is 0h:0m:6s
Action synthesize: Process CPU time elapsed is 0h:0m:6s
Current time: Fri Apr 19 23:58:53 2024
Action synthesize: Peak memory pool usage is 330 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:18s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:10s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:10s
Compiling architecture definition.
Analyzing project file 'C:/Users/a2711/Desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'voice_loop_test'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
W: Public-4008: Instance 'ce' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[0]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[4]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243_i2s_rx/r_vld' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_es1_mclk in design, driver pin CLKOUT0(instance u_pll/u_pll_e3) -> load pin CLK(instance ES7243E_reg_config/clock_cnt[0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_5(GTP_CLKBUFG) has been inserted on the net nt_es0_dsclk in design, driver pin O(instance es0_dsclk_ibuf) -> load pin CLK(instance ES7243_i2s_rx/cnt[0]).
I: The instance clkbufg_6(GTP_CLKBUFG) has been inserted on the net nt_es1_dsclk in design, driver pin O(instance es1_dsclk_ibuf) -> load pin I(instance ES8156_i2s_tx/N13).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N32_0_1/gateop, insts:18.
I: Infer CARRY group, base inst: ES7243E_reg_config/N34_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: ES7243E_reg_config/u_i2c_com/N36_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: ES8156_reg_config/u_i2c_com/N36_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N299_1_0/gateop, insts:13.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N318_1.fsub_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N351_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N360_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N196_1_1/gateop, insts:6.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 735      | 64200         | 2                  
| LUT                   | 778      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 12.5     | 134           | 10                 
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 20       | 296           | 7                  
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 4        | 30            | 14                 
| HSST                  | 0        | 1             | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.08 sec.

Design 'voice_loop_test' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file C:/Users/a2711/Desktop/voice_loop_50/device_map/voice_loop_test.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:35s
Action dev_map: CPU time elapsed is 0h:0m:9s
Action dev_map: Process CPU time elapsed is 0h:0m:9s
Current time: Fri Apr 19 23:59:29 2024
Action dev_map: Peak memory pool usage is 302 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:53s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:19s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:19s
Compiling architecture definition.
Analyzing project file 'C:/Users/a2711/Desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {es7243_sda} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es7243_sda} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es8156_sda} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es8156_sda} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {adc_dac_int} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {adc_dac_int} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es0_mclk} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es0_mclk} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es1_mclk} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es1_mclk} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es1_sdout} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/a2711/Desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 8)] | Port es1_sdout has been placed at location AB5, whose type is share pin.
Executing : def_port {es1_sdout} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es7243_scl} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es7243_scl} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es8156_scl} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es8156_scl} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {lin_led} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {lin_led} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {lout_led} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {lout_led} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es0_alrck} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_alrck} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_dsclk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_dsclk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_sdin} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_sdin} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_dlrc} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/a2711/Desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 16)] | Port es1_dlrc has been placed at location Y5, whose type is share pin.
Executing : def_port {es1_dlrc} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_dsclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es1_dsclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_sdin} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es1_sdin} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/a2711/Desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 19)] | Port key has been placed at location K18, whose type is share pin.
Executing : def_port {key} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {lin_test} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/a2711/Desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 20)] | Port lin_test has been placed at location Y13, whose type is share pin.
Executing : def_port {lin_test} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {lout_test} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {lout_test} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_325_0.
Mapping instance u_pll/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
First map gop timing takes 0.14 sec
Worst slack after clock region global placement is 15729
Wirelength after clock region global placement is 5385.
1st GP placement takes 1.66 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_110.
Mapping instance clkbufg_5/gopclkbufg to USCM_84_109.
C: Place-2028: GLOBAL_CLOCK: the driver es1_dsclk_ibuf/opit_1 fixed at IOL_39_6 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_6/gopclkbufg to USCM_84_111.
Clock placement takes 0.34 sec.

Pre global placement takes 2.38 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ES7243E_reg_config.u_i2c_com.i2c_sdat_tri/opit_1 on IOL_151_5.
Placed fixed group with base inst ES8156_reg_config.u_i2c_com.i2c_sdat_tri/opit_1 on IOL_119_5.
Placed fixed group with base inst adc_dac_int_obuf/opit_1 on IOL_35_374.
Placed fixed group with base inst es0_alrck_ibuf/opit_1 on IOL_159_5.
Placed fixed group with base inst es0_dsclk_ibuf/opit_1 on IOL_159_6.
Placed fixed group with base inst es0_mclk_obuf/opit_1 on IOL_135_6.
Placed fixed group with base inst es0_sdin_ibuf/opit_1 on IOL_135_5.
Placed fixed group with base inst es1_dlrc_ibuf/opit_1 on IOL_35_6.
Placed fixed group with base inst es1_dsclk_ibuf/opit_1 on IOL_39_6.
Placed fixed group with base inst es1_mclk_obuf/opit_1 on IOL_39_5.
Placed fixed group with base inst es1_sdin_ibuf/opit_1 on IOL_47_5.
Placed fixed group with base inst es1_sdout_obuf/opit_1 on IOL_35_5.
Placed fixed group with base inst es7243_scl_obuf/opit_1 on IOL_151_6.
Placed fixed group with base inst es8156_scl_obuf/opit_1 on IOL_119_6.
Placed fixed group with base inst key_ibuf/opit_1 on IOL_327_257.
Placed fixed group with base inst lin_led_obuf/opit_1 on IOL_19_374.
Placed fixed group with base inst lin_test_ibuf/opit_1 on IOL_167_6.
Placed fixed group with base inst lout_led_obuf/opit_1 on IOL_19_373.
Placed fixed group with base inst lout_test_ibuf/opit_1 on IOL_47_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_110.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_84_109.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_84_111.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_325_0.
Placed fixed instance u_pll/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Fixed placement takes 0.03 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 12387.
	6 iterations finished.
	Final slack 17842.
Super clustering done.
Design Utilization : 2%.
Worst slack after global placement is 16634
2nd GP placement takes 0.47 sec.

Wirelength after global placement is 5378.
Global placement takes 0.50 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 7248.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 12387.
	6 iterations finished.
	Final slack 17842.
Super clustering done.
Design Utilization : 2%.
Worst slack after post global placement is 16318
3rd GP placement takes 0.52 sec.

Wirelength after post global placement is 6589.
Post global placement takes 0.52 sec.

Phase 4 Legalization started.
The average distance in LP is 0.382812.
Wirelength after legalization is 7533.
Legalization takes 0.06 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 16954.
Replication placement takes 0.05 sec.

Wirelength after replication placement is 7533.
Phase 5.2 DP placement started.
Legalized cost 16954.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 7533.
Timing-driven detailed placement takes 0.05 sec.

Worst slack is 16954, TNS after placement is 0.
Placement done.
Total placement takes 3.77 sec.
Finished placement.

Routing started.
Building routing graph takes 1.11 sec.
Worst slack is 16954, TNS before global route is 0.
Processing design graph takes 0.30 sec.
Total memory for routing:
	116.060198 M.
Total nets for routing : 1374.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 109 nets, it takes 0.00 sec.
Unrouted nets 117 at the end of iteration 0.
Unrouted nets 77 at the end of iteration 1.
Unrouted nets 57 at the end of iteration 2.
Unrouted nets 48 at the end of iteration 3.
Unrouted nets 32 at the end of iteration 4.
Unrouted nets 31 at the end of iteration 5.
Unrouted nets 25 at the end of iteration 6.
Unrouted nets 20 at the end of iteration 7.
Unrouted nets 10 at the end of iteration 8.
Unrouted nets 6 at the end of iteration 9.
Unrouted nets 5 at the end of iteration 10.
Unrouted nets 5 at the end of iteration 11.
Unrouted nets 3 at the end of iteration 12.
Unrouted nets 4 at the end of iteration 13.
Unrouted nets 6 at the end of iteration 14.
Unrouted nets 4 at the end of iteration 15.
Unrouted nets 3 at the end of iteration 16.
Unrouted nets 3 at the end of iteration 17.
Unrouted nets 6 at the end of iteration 18.
Unrouted nets 4 at the end of iteration 19.
Unrouted nets 5 at the end of iteration 20.
Unrouted nets 4 at the end of iteration 21.
Unrouted nets 4 at the end of iteration 22.
Unrouted nets 3 at the end of iteration 23.
Unrouted nets 3 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 1 at the end of iteration 26.
Unrouted nets 1 at the end of iteration 27.
Unrouted nets 1 at the end of iteration 28.
Unrouted nets 1 at the end of iteration 29.
Unrouted nets 1 at the end of iteration 30.
Unrouted nets 1 at the end of iteration 31.
Unrouted nets 1 at the end of iteration 32.
Unrouted nets 1 at the end of iteration 33.
Unrouted nets 1 at the end of iteration 34.
Unrouted nets 1 at the end of iteration 35.
Unrouted nets 0 at the end of iteration 36.
Global Routing step 2 processed 179 nets, it takes 1.30 sec.
Unrouted nets 12 at the end of iteration 0.
Unrouted nets 8 at the end of iteration 1.
Unrouted nets 6 at the end of iteration 2.
Unrouted nets 0 at the end of iteration 3.
Global Routing step 3 processed 37 nets, it takes 0.06 sec.
Global routing takes 1.39 sec.
Total 1550 subnets.
    forward max bucket size 34315 , backward 128.
        Unrouted nets 820 at the end of iteration 0.
    route iteration 0, CPU time elapsed 2.062500 sec.
    forward max bucket size 1235 , backward 68.
        Unrouted nets 529 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.093750 sec.
    forward max bucket size 1229 , backward 67.
        Unrouted nets 430 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.046875 sec.
    forward max bucket size 939 , backward 37.
        Unrouted nets 314 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 57 , backward 60.
        Unrouted nets 190 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.031250 sec.
    forward max bucket size 24 , backward 51.
        Unrouted nets 143 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 25 , backward 69.
        Unrouted nets 96 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 65.
        Unrouted nets 61 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.015625 sec.
    forward max bucket size 27 , backward 66.
        Unrouted nets 31 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 33.
        Unrouted nets 15 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015625 sec.
    forward max bucket size 22 , backward 20.
        Unrouted nets 13 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 39.
        Unrouted nets 12 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 18.
        Unrouted nets 5 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 20.
        Unrouted nets 7 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 24 , backward 26.
        Unrouted nets 6 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 18.
        Unrouted nets 6 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 27.
        Unrouted nets 1 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.015625 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.015625 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.031250 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.015625 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.015625 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.015625 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.015625 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.015625 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.015625 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 85.
    route iteration 85, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 86.
    route iteration 86, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 2.
        Unrouted nets 1 at the end of iteration 87.
    route iteration 87, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 6.
        Unrouted nets 4 at the end of iteration 88.
    route iteration 88, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 17.
        Unrouted nets 7 at the end of iteration 89.
    route iteration 89, CPU time elapsed 0.015625 sec.
    forward max bucket size 10 , backward 13.
        Unrouted nets 5 at the end of iteration 90.
    route iteration 90, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 11.
        Unrouted nets 2 at the end of iteration 91.
    route iteration 91, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 15.
        Unrouted nets 0 at the end of iteration 92.
    route iteration 92, CPU time elapsed 0.000000 sec.
Detailed routing takes 92 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net nt_es1_dsclk is routed by general path.
C: Route-2036: The clock path from es1_dsclk_ibuf/opit_1:OUT to clkbufg_6/gopclkbufg:CLK is routed by SRB.
I: Design net clock_i2c is routed by general path.
C: Route-2036: The clock path from ES7243E_reg_config/clock_i2c/opit_0_L5Q:Q to ES7243E_reg_config/config_step_reg[2]/opit_0_inv:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 2.52 sec.
Start fix hold violation.
Build tmp routing results takes 0.02 sec.
Timing analysis takes 0.00 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 85.
Incremental timing analysis takes 0.00 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.19 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.06 sec.
Used SRB routing arc is 11006.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 5.95 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 197      | 6450          | 4                  
|   FF                     | 498      | 38700         | 2                  
|   LUT                    | 511      | 25800         | 2                  
|   LUT-FF pairs           | 289      | 25800         | 2                  
| Use of CLMS              | 98       | 4250          | 3                  
|   FF                     | 237      | 25500         | 1                  
|   LUT                    | 271      | 17000         | 2                  
|   LUT-FF pairs           | 151      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 12.5     | 134           | 10                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 118      | 6672          | 2                  
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 20       | 296           | 7                  
|   IOBD                   | 10       | 64            | 16                 
|   IOBR_LR                | 0        | 7             | 0                  
|   IOBR_TB                | 1        | 8             | 13                 
|   IOBS_LR                | 2        | 161           | 2                  
|   IOBS_TB                | 7        | 56            | 13                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 20       | 400           | 5                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 5        | 30            | 17                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'voice_loop_test' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:22s
Action pnr: CPU time elapsed is 0h:0m:20s
Action pnr: Process CPU time elapsed is 0h:0m:20s
Current time: Fri Apr 19 23:59:52 2024
Action pnr: Peak memory pool usage is 935 MB
Action from compile to pnr: Total Real Time elapsed is 0h:1m:15s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:39s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:39s
Compiling architecture definition.
Analyzing project file 'C:/Users/a2711/Desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock voice_loop_test|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_reg[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_reg[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_reg[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_conf_done_reg/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_data/iGopDrm/CLKA' (gopDRM2.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[5]/opit_0_inv_AQ/CLK' (gopAQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/start/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/clock_i2c_test/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/reg_sdat/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/sclk/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/tr_end/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_reg[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_reg[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_reg[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_conf_done_reg/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[0]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[1]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[2]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[3]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[4]/opit_0_L5Q/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[5]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[6]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[7]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[8]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[9]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[10]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[11]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[12]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_data_doreg[13]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/start/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/clock_i2c_test/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/reg_sdat/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/sclk/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/tr_end/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'es7243_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es7243_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es8156_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es8156_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_dac_int' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es0_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_sdout' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es7243_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es8156_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lin_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lout_led' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es0_alrck' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es0_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_dlrc' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lin_test' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lout_test' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:10s
Action report_timing: CPU time elapsed is 0h:0m:9s
Action report_timing: Process CPU time elapsed is 0h:0m:9s
Current time: Sat Apr 20 00:00:03 2024
Action report_timing: Peak memory pool usage is 958 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:1m:25s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:48s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:48s
Compiling architecture definition.
Analyzing project file 'C:/Users/a2711/Desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.187500 sec.
Generating architecture configuration.
The bitstream file is "C:/Users/a2711/Desktop/voice_loop_50/generate_bitstream/voice_loop_test.sbit"
Generate programming file takes 4.984375 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:13s
Action gen_bit_stream: CPU time elapsed is 0h:0m:12s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:12s
Current time: Sat Apr 20 00:00:17 2024
Action gen_bit_stream: Peak memory pool usage is 678 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:1m:38s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:1m:0s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:1m:0s
