<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="fifo_8b_synth_1" LaunchDir="C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.runs/fifo_8b_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mmcm_uart_synth_1" LaunchDir="C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.runs/mmcm_uart_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ila_synth_1" LaunchDir="C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.runs/ila_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="vio_synth_1" LaunchDir="C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.runs/vio_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ila_rx_synth_1" LaunchDir="C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.runs/ila_rx_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="fifo_8b_synth_1"/>
		<Parent Id="mmcm_uart_synth_1"/>
		<Parent Id="ila_synth_1"/>
		<Parent Id="vio_synth_1"/>
		<Parent Id="ila_rx_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="route_design">
		<Parent Id="synth_1"/>
		<Parent Id="fifo_8b_synth_1"/>
		<Parent Id="mmcm_uart_synth_1"/>
		<Parent Id="ila_synth_1"/>
		<Parent Id="vio_synth_1"/>
		<Parent Id="ila_rx_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

