

================================================================
== Vivado HLS Report for 'k2c_dense_2'
================================================================
* Date:           Wed Apr 24 12:32:54 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Group_5
* Solution:       Resource_optimized
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.609|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+-------+---------+-------+---------+---------+
        |                                |                     |     Latency     |     Interval    | Pipeline|
        |            Instance            |        Module       |  min  |   max   |  min  |   max   |   Type  |
        +--------------------------------+---------------------+-------+---------+-------+---------+---------+
        |grp_k2c_dot_1_fu_192            |k2c_dot_1            |      ?|        ?|      ?|        ?|   none  |
        |grp_k2c_affine_matmul_1_fu_216  |k2c_affine_matmul_1  |  24291|  3109121|  24291|  3109121|   none  |
        +--------------------------------+---------------------+-------+---------+-------+---------+---------+

        * Loop: 
        +-------------+-----+-------+----------+-----------+-----------+-----------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  |    Trip   |          |
        |  Loop Name  | min |  max  |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-------------+-----+-------+----------+-----------+-----------+-----------+----------+
        |- Loop 1     |   96|  12288|         3|          -|          -| 32 ~ 4096 |    no    |
        |- Loop 2     |    ?|      ?|         ?|          -|          -|          ?|    no    |
        | + Loop 2.1  |    ?|      ?|         8|          -|          -|          ?|    no    |
        |- Loop 3     |    ?|      ?|         3|          -|          -|          ?|    no    |
        +-------------+-----+-------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     565|
|FIFO             |        -|      -|       -|       -|
|Instance         |       28|     65|   10982|    9777|
|Memory           |        9|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     344|
|Register         |        -|      -|     553|       -|
+-----------------+---------+-------+--------+--------+
|Total            |       37|     65|   11535|   10686|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        5|      8|       4|       8|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+------+------+
    |            Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------------+----------------------+---------+-------+------+------+
    |grp_k2c_affine_matmul_1_fu_216  |k2c_affine_matmul_1   |        0|      8|   931|  1406|
    |grp_k2c_dot_1_fu_192            |k2c_dot_1             |       28|     55|  9780|  8101|
    |sample_fadd_32ns_hbi_U93        |sample_fadd_32ns_hbi  |        0|      2|   205|   203|
    |sample_fcmp_32ns_pcA_U94        |sample_fcmp_32ns_pcA  |        0|      0|    66|    67|
    +--------------------------------+----------------------+---------+-------+------+------+
    |Total                           |                      |       28|     65| 10982|  9777|
    +--------------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |dense_14_kernel_arra_U  |k2c_dense_2_denseyd2  |        8|  0|   0|  4096|   32|     1|       131072|
    |dense_14_bias_array_U   |k2c_dense_2_densezec  |        1|  0|   0|    32|   32|     1|         1024|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                   |                      |        9|  0|   0|  4128|   64|     2|       132096|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |i_30_fu_321_p2              |     +    |      0|  0|  71|           6|          64|
    |i_31_fu_397_p2              |     +    |      0|  0|  20|          13|           1|
    |i_32_fu_331_p2              |     +    |      0|  0|  71|          64|           1|
    |j_fu_300_p2                 |     +    |      0|  0|  71|           1|          64|
    |sum_i_fu_310_p2             |     +    |      0|  0|  15|           7|           7|
    |tmp_s_fu_245_p2             |     +    |      0|  0|  71|          64|           2|
    |tmp_13_fu_437_p2            |    and   |      0|  0|   2|           1|           1|
    |tmp_17_fu_371_p2            |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_392_p2         |   icmp   |      0|  0|  13|          14|          14|
    |exitcond4_fu_326_p2         |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_i_fu_295_p2        |   icmp   |      0|  0|  29|          64|           6|
    |icmp_fu_267_p2              |   icmp   |      0|  0|  29|          63|           1|
    |notlhs3_fu_421_p2           |   icmp   |      0|  0|  11|           8|           2|
    |notlhs_fu_355_p2            |   icmp   |      0|  0|  11|           8|           2|
    |notrhs4_fu_427_p2           |   icmp   |      0|  0|  18|          23|           1|
    |notrhs_fu_361_p2            |   icmp   |      0|  0|  18|          23|           1|
    |tmp_fu_239_p2               |   icmp   |      0|  0|  29|          64|           2|
    |tmp_i_fu_286_p2             |   icmp   |      0|  0|  29|          64|          64|
    |tmp_11_fu_433_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_15_fu_367_p2            |    or    |      0|  0|   2|           1|           1|
    |p_s_fu_273_p3               |  select  |      0|  0|   9|           1|           9|
    |tmp_18_cast_cast_fu_376_p3  |  select  |      0|  0|  13|           1|          13|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 565|         556|         322|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  93|         19|    1|         19|
    |dense_13_output_arra_address0  |  15|          3|    7|         21|
    |dense_13_output_arra_ce0       |  15|          3|    1|          3|
    |dense_13_output_arra_ce1       |   9|          2|    1|          2|
    |dense_14_bias_array_address0   |  15|          3|    5|         15|
    |dense_14_bias_array_ce0        |  15|          3|    1|          3|
    |dense_14_kernel_arra_address0  |  15|          3|   12|         36|
    |dense_14_kernel_arra_ce0       |   9|          2|    1|          2|
    |dense_14_kernel_arra_ce1       |   9|          2|    1|          2|
    |dense_14_output_arra_address0  |  44|          9|    5|         45|
    |dense_14_output_arra_ce0       |  21|          4|    1|          4|
    |dense_14_output_arra_d0        |  27|          5|   32|        160|
    |dense_14_output_arra_we0       |  21|          4|    1|          4|
    |i_2_reg_169                    |   9|          2|   64|        128|
    |i_i_reg_145                    |   9|          2|   64|        128|
    |i_reg_181                      |   9|          2|   13|         26|
    |j_i_reg_157                    |   9|          2|   64|        128|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 344|         70|  274|        726|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |  18|   0|   18|          0|
    |dense_14_bias_array_1_reg_519                |  32|   0|   32|          0|
    |dense_14_bias_numel                          |   0|   0|   64|         64|
    |dense_14_kernel_nume                         |   0|   0|   64|         64|
    |dense_14_output_arra_1_reg_578               |   5|   0|    5|          0|
    |dense_14_output_arra_4_reg_509               |   5|   0|    5|          0|
    |dense_14_output_arra_5_reg_524               |  32|   0|   32|          0|
    |dense_14_output_arra_6_reg_542               |   5|   0|    5|          0|
    |grp_k2c_affine_matmul_1_fu_216_ap_start_reg  |   1|   0|    1|          0|
    |grp_k2c_dot_1_fu_192_ap_start_reg            |   1|   0|    1|          0|
    |i_2_reg_169                                  |  64|   0|   64|          0|
    |i_31_reg_573                                 |  13|   0|   13|          0|
    |i_32_reg_537                                 |  64|   0|   64|          0|
    |i_i_reg_145                                  |  64|   0|   64|          0|
    |i_reg_181                                    |  13|   0|   13|          0|
    |icmp_reg_477                                 |   1|   0|    1|          0|
    |j_i_reg_157                                  |  64|   0|   64|          0|
    |j_reg_499                                    |  64|   0|   64|          0|
    |notlhs3_reg_583                              |   1|   0|    1|          0|
    |notlhs_reg_547                               |   1|   0|    1|          0|
    |notrhs4_reg_588                              |   1|   0|    1|          0|
    |notrhs_reg_552                               |   1|   0|    1|          0|
    |p_s_reg_482                                  |   2|   0|    8|          6|
    |tmp_12_reg_593                               |   1|   0|    1|          0|
    |tmp_16_reg_557                               |   1|   0|    1|          0|
    |tmp_18_cast_cast_reg_565                     |   2|   0|   14|         12|
    |tmp_i_14_reg_529                             |  32|   0|   32|          0|
    |tmp_reg_463                                  |   1|   0|    1|          0|
    |tmp_s_reg_467                                |  64|   0|   64|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 553|   0|  699|        146|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |      k2c_dense.2     | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |      k2c_dense.2     | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |      k2c_dense.2     | return value |
|ap_done                        | out |    1| ap_ctrl_hs |      k2c_dense.2     | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |      k2c_dense.2     | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |      k2c_dense.2     | return value |
|output_numel_read              |  in |   64|   ap_none  |   output_numel_read  |    scalar    |
|input_dim                      |  in |   64|   ap_none  |       input_dim      |    scalar    |
|input_numel_read               |  in |   64|   ap_none  |   input_numel_read   |    scalar    |
|kernel_dim                     |  in |   64|   ap_none  |      kernel_dim      |    scalar    |
|dense_14_output_arra_address0  | out |    5|  ap_memory | dense_14_output_arra |     array    |
|dense_14_output_arra_ce0       | out |    1|  ap_memory | dense_14_output_arra |     array    |
|dense_14_output_arra_we0       | out |    1|  ap_memory | dense_14_output_arra |     array    |
|dense_14_output_arra_d0        | out |   32|  ap_memory | dense_14_output_arra |     array    |
|dense_14_output_arra_q0        |  in |   32|  ap_memory | dense_14_output_arra |     array    |
|dense_13_output_arra_address0  | out |    7|  ap_memory | dense_13_output_arra |     array    |
|dense_13_output_arra_ce0       | out |    1|  ap_memory | dense_13_output_arra |     array    |
|dense_13_output_arra_q0        |  in |   32|  ap_memory | dense_13_output_arra |     array    |
|dense_13_output_arra_address1  | out |    7|  ap_memory | dense_13_output_arra |     array    |
|dense_13_output_arra_ce1       | out |    1|  ap_memory | dense_13_output_arra |     array    |
|dense_13_output_arra_q1        |  in |   32|  ap_memory | dense_13_output_arra |     array    |
+-------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp)
	15  / (tmp)
2 --> 
	3  / true
3 --> 
	4  / (tmp_i)
	12  / (!tmp_i)
4 --> 
	5  / (!exitcond_i)
	3  / (exitcond_i)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	4  / true
12 --> 
	13  / (!tmp & !exitcond4)
13 --> 
	14  / true
14 --> 
	12  / true
15 --> 
	16  / true
16 --> 
	17  / (!exitcond1)
	12  / (exitcond1)
17 --> 
	18  / true
18 --> 
	16  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.41>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_dim_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_dim)"   --->   Operation 19 'read' 'kernel_dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_numel_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_numel_read)"   --->   Operation 20 'read' 'input_numel_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_dim_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_dim)"   --->   Operation 21 'read' 'input_dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%output_numel_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %output_numel_read)"   --->   Operation 22 'read' 'output_numel_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.34ns)   --->   "%tmp = icmp ult i64 %input_dim_read, 3" [Group_5/sample.c:1985]   --->   Operation 23 'icmp' 'tmp' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %tmp, label %._crit_edge, label %3" [Group_5/sample.c:1985]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.99ns)   --->   "%tmp_s = add i64 %input_dim_read, -1" [Group_5/sample.c:2014]   --->   Operation 25 'add' 'tmp_s' <Predicate = (!tmp)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%dense_14_kernel_nume_1 = load i64* @dense_14_kernel_nume, align 8" [Group_5/sample.c:2020]   --->   Operation 26 'load' 'dense_14_kernel_nume_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.00ns)   --->   "call fastcc void @k2c_dot.1([32 x float]* @dense_14_output_arra, [128 x float]* @dense_13_output_arra, i64 %input_dim_read, i64 %input_numel_read_2, i64 %kernel_dim_read, i64 %dense_14_kernel_nume_1, i64 %tmp_s)" [Group_5/sample.c:2020]   --->   Operation 27 'call' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_56 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %input_dim_read, i32 1, i32 63)" [Group_5/sample.c:1987]   --->   Operation 28 'partselect' 'tmp_56' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.34ns)   --->   "%icmp = icmp ne i63 %tmp_56, 0" [Group_5/sample.c:1987]   --->   Operation 29 'icmp' 'icmp' <Predicate = (tmp)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.07ns)   --->   "%p_s = select i1 %icmp, i8 -128, i8 1" [Group_5/sample.c:1987]   --->   Operation 30 'select' 'p_s' <Predicate = (tmp)> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [2/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul.1([32 x float]* @dense_14_output_arra, [128 x float]* @dense_13_output_arra, [4096 x float]* @dense_14_kernel_arra, [32 x float]* @dense_14_bias_array, i8 %p_s)" [Group_5/sample.c:1996]   --->   Operation 31 'call' <Predicate = (tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 32 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dot.1([32 x float]* @dense_14_output_arra, [128 x float]* @dense_13_output_arra, i64 %input_dim_read, i64 %input_numel_read_2, i64 %kernel_dim_read, i64 %dense_14_kernel_nume_1, i64 %tmp_s)" [Group_5/sample.c:2020]   --->   Operation 32 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%dense_14_bias_numel_s = load i64* @dense_14_bias_numel, align 8" [Group_5/sample.c:2025]   --->   Operation 33 'load' 'dense_14_bias_numel_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.35ns)   --->   "br label %4" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 34 'br' <Predicate = true> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%i_i = phi i64 [ 0, %3 ], [ %i_30, %6 ]"   --->   Operation 35 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (2.34ns)   --->   "%tmp_i = icmp ult i64 %i_i, %output_numel_read_2" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 36 'icmp' 'tmp_i' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %.preheader.i.preheader, label %.preheader2.preheader" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.35ns)   --->   "br label %.preheader.i" [Group_5/sample.c:1768->Group_5/sample.c:2025]   --->   Operation 38 'br' <Predicate = (tmp_i)> <Delay = 1.35>
ST_3 : Operation 39 [1/1] (1.35ns)   --->   "br label %.preheader2" [Group_5/sample.c:2029]   --->   Operation 39 'br' <Predicate = (!tmp_i)> <Delay = 1.35>

State 4 <SV = 3> <Delay = 4.43>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%j_i = phi i64 [ %j, %5 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 40 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_58 = trunc i64 %j_i to i7" [Group_5/sample.c:1768->Group_5/sample.c:2025]   --->   Operation 41 'trunc' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (2.34ns)   --->   "%exitcond_i = icmp eq i64 %j_i, %dense_14_bias_numel_s" [Group_5/sample.c:1768->Group_5/sample.c:2025]   --->   Operation 42 'icmp' 'exitcond_i' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (2.99ns)   --->   "%j = add i64 1, %j_i" [Group_5/sample.c:1768->Group_5/sample.c:2025]   --->   Operation 43 'add' 'j' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %6, label %5" [Group_5/sample.c:1768->Group_5/sample.c:2025]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%dense_14_bias_array_s = getelementptr [32 x float]* @dense_14_bias_array, i64 0, i64 %j_i" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 45 'getelementptr' 'dense_14_bias_array_s' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (2.77ns)   --->   "%dense_14_bias_array_1 = load float* %dense_14_bias_array_s, align 4" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 46 'load' 'dense_14_bias_array_1' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_59 = trunc i64 %i_i to i7" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 47 'trunc' 'tmp_59' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.66ns)   --->   "%sum_i = add i7 %tmp_59, %tmp_58" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 48 'add' 'sum_i' <Predicate = (!exitcond_i)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%sum_i_cast = zext i7 %sum_i to i64" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 49 'zext' 'sum_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%dense_14_output_arra_4 = getelementptr [32 x float]* @dense_14_output_arra, i64 0, i64 %sum_i_cast" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 50 'getelementptr' 'dense_14_output_arra_4' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 51 [2/2] (2.77ns)   --->   "%dense_14_output_arra_5 = load float* %dense_14_output_arra_4, align 4" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 51 'load' 'dense_14_output_arra_5' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 52 [1/1] (2.99ns)   --->   "%i_30 = add i64 %dense_14_bias_numel_s, %i_i" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 52 'add' 'i_30' <Predicate = (exitcond_i)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "br label %4" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 53 'br' <Predicate = (exitcond_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 54 [1/2] (2.77ns)   --->   "%dense_14_bias_array_1 = load float* %dense_14_bias_array_s, align 4" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 54 'load' 'dense_14_bias_array_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_5 : Operation 55 [1/2] (2.77ns)   --->   "%dense_14_output_arra_5 = load float* %dense_14_output_arra_4, align 4" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 55 'load' 'dense_14_output_arra_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 6 <SV = 5> <Delay = 6.51>
ST_6 : Operation 56 [5/5] (6.51ns)   --->   "%tmp_i_14 = fadd float %dense_14_output_arra_5, %dense_14_bias_array_1" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 56 'fadd' 'tmp_i_14' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.51>
ST_7 : Operation 57 [4/5] (6.51ns)   --->   "%tmp_i_14 = fadd float %dense_14_output_arra_5, %dense_14_bias_array_1" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 57 'fadd' 'tmp_i_14' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.51>
ST_8 : Operation 58 [3/5] (6.51ns)   --->   "%tmp_i_14 = fadd float %dense_14_output_arra_5, %dense_14_bias_array_1" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 58 'fadd' 'tmp_i_14' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.51>
ST_9 : Operation 59 [2/5] (6.51ns)   --->   "%tmp_i_14 = fadd float %dense_14_output_arra_5, %dense_14_bias_array_1" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 59 'fadd' 'tmp_i_14' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.51>
ST_10 : Operation 60 [1/5] (6.51ns)   --->   "%tmp_i_14 = fadd float %dense_14_output_arra_5, %dense_14_bias_array_1" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 60 'fadd' 'tmp_i_14' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.77>
ST_11 : Operation 61 [1/1] (2.77ns)   --->   "store float %tmp_i_14, float* %dense_14_output_arra_4, align 4" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 61 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "br label %.preheader.i" [Group_5/sample.c:1768->Group_5/sample.c:2025]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 3> <Delay = 2.99>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%i_2 = phi i64 [ %i_32, %._crit_edge8 ], [ 0, %.preheader2.preheader ]"   --->   Operation 63 'phi' 'i_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (2.34ns)   --->   "%exitcond4 = icmp eq i64 %i_2, %output_numel_read_2" [Group_5/sample.c:2029]   --->   Operation 64 'icmp' 'exitcond4' <Predicate = (!tmp)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 65 [1/1] (2.99ns)   --->   "%i_32 = add i64 %i_2, 1" [Group_5/sample.c:2029]   --->   Operation 65 'add' 'i_32' <Predicate = (!tmp)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.loopexit4.loopexit, label %7" [Group_5/sample.c:2029]   --->   Operation 66 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%dense_14_output_arra_6 = getelementptr [32 x float]* @dense_14_output_arra, i64 0, i64 %i_2" [Group_5/sample.c:2030]   --->   Operation 67 'getelementptr' 'dense_14_output_arra_6' <Predicate = (!tmp & !exitcond4)> <Delay = 0.00>
ST_12 : Operation 68 [2/2] (2.77ns)   --->   "%dense_14_output_arra_7 = load float* %dense_14_output_arra_6, align 4" [Group_5/sample.c:2030]   --->   Operation 68 'load' 'dense_14_output_arra_7' <Predicate = (!tmp & !exitcond4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "br label %.loopexit4"   --->   Operation 69 'br' <Predicate = (!tmp & exitcond4)> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "ret void" [Group_5/sample.c:2042]   --->   Operation 70 'ret' <Predicate = (tmp) | (exitcond4)> <Delay = 0.00>

State 13 <SV = 4> <Delay = 8.08>
ST_13 : Operation 71 [1/2] (2.77ns)   --->   "%dense_14_output_arra_7 = load float* %dense_14_output_arra_6, align 4" [Group_5/sample.c:2030]   --->   Operation 71 'load' 'dense_14_output_arra_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "%dense_14_output_arra_8 = bitcast float %dense_14_output_arra_7 to i32" [Group_5/sample.c:2030]   --->   Operation 72 'bitcast' 'dense_14_output_arra_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_14_output_arra_8, i32 23, i32 30)" [Group_5/sample.c:2030]   --->   Operation 73 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_60 = trunc i32 %dense_14_output_arra_8 to i23" [Group_5/sample.c:2030]   --->   Operation 74 'trunc' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 75 [1/1] (1.24ns)   --->   "%notlhs = icmp ne i8 %tmp_14, -1" [Group_5/sample.c:2030]   --->   Operation 75 'icmp' 'notlhs' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 76 [1/1] (2.03ns)   --->   "%notrhs = icmp eq i23 %tmp_60, 0" [Group_5/sample.c:2030]   --->   Operation 76 'icmp' 'notrhs' <Predicate = true> <Delay = 2.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 77 [1/1] (5.30ns)   --->   "%tmp_16 = fcmp ole float %dense_14_output_arra_7, 0.000000e+00" [Group_5/sample.c:2030]   --->   Operation 77 'fcmp' 'tmp_16' <Predicate = true> <Delay = 5.30> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 5.30> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 5> <Delay = 2.77>
ST_14 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp_17)   --->   "%tmp_15 = or i1 %notrhs, %notlhs" [Group_5/sample.c:2030]   --->   Operation 78 'or' 'tmp_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 79 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_17 = and i1 %tmp_15, %tmp_16" [Group_5/sample.c:2030]   --->   Operation 79 'and' 'tmp_17' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %tmp_17, label %8, label %._crit_edge8" [Group_5/sample.c:2030]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 81 [1/1] (2.77ns)   --->   "store float 0.000000e+00, float* %dense_14_output_arra_6, align 4" [Group_5/sample.c:2031]   --->   Operation 81 'store' <Predicate = (tmp_17)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "br label %._crit_edge8" [Group_5/sample.c:2032]   --->   Operation 82 'br' <Predicate = (tmp_17)> <Delay = 0.00>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "br label %.preheader2" [Group_5/sample.c:2029]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 1> <Delay = 1.35>
ST_15 : Operation 84 [1/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul.1([32 x float]* @dense_14_output_arra, [128 x float]* @dense_13_output_arra, [4096 x float]* @dense_14_kernel_arra, [32 x float]* @dense_14_bias_array, i8 %p_s)" [Group_5/sample.c:1996]   --->   Operation 84 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 85 [1/1] (0.61ns)   --->   "%tmp_18_cast_cast = select i1 %icmp, i14 4096, i14 32" [Group_5/sample.c:1987]   --->   Operation 85 'select' 'tmp_18_cast_cast' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 86 [1/1] (1.35ns)   --->   "br label %.preheader7" [Group_5/sample.c:1998]   --->   Operation 86 'br' <Predicate = true> <Delay = 1.35>

State 16 <SV = 2> <Delay = 2.77>
ST_16 : Operation 87 [1/1] (0.00ns)   --->   "%i = phi i13 [ %i_31, %._crit_edge7 ], [ 0, %._crit_edge ]"   --->   Operation 87 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 88 [1/1] (0.00ns)   --->   "%i_cast1 = zext i13 %i to i64" [Group_5/sample.c:2000]   --->   Operation 88 'zext' 'i_cast1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 89 [1/1] (0.00ns)   --->   "%i_cast = zext i13 %i to i14" [Group_5/sample.c:2000]   --->   Operation 89 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 90 [1/1] (1.79ns)   --->   "%exitcond1 = icmp eq i14 %i_cast, %tmp_18_cast_cast" [Group_5/sample.c:2000]   --->   Operation 90 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 91 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 4096, i64 0)"   --->   Operation 91 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 92 [1/1] (1.79ns)   --->   "%i_31 = add i13 %i, 1" [Group_5/sample.c:2000]   --->   Operation 92 'add' 'i_31' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit4.loopexit9, label %1" [Group_5/sample.c:2000]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 94 [1/1] (0.00ns)   --->   "%dense_14_output_arra_1 = getelementptr [32 x float]* @dense_14_output_arra, i64 0, i64 %i_cast1" [Group_5/sample.c:2001]   --->   Operation 94 'getelementptr' 'dense_14_output_arra_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_16 : Operation 95 [2/2] (2.77ns)   --->   "%dense_14_output_arra_2 = load float* %dense_14_output_arra_1, align 4" [Group_5/sample.c:2001]   --->   Operation 95 'load' 'dense_14_output_arra_2' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 96 [1/1] (0.00ns)   --->   "br label %.loopexit4"   --->   Operation 96 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 17 <SV = 3> <Delay = 8.08>
ST_17 : Operation 97 [1/2] (2.77ns)   --->   "%dense_14_output_arra_2 = load float* %dense_14_output_arra_1, align 4" [Group_5/sample.c:2001]   --->   Operation 97 'load' 'dense_14_output_arra_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 98 [1/1] (0.00ns)   --->   "%dense_14_output_arra_3 = bitcast float %dense_14_output_arra_2 to i32" [Group_5/sample.c:2001]   --->   Operation 98 'bitcast' 'dense_14_output_arra_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_14_output_arra_3, i32 23, i32 30)" [Group_5/sample.c:2001]   --->   Operation 99 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_57 = trunc i32 %dense_14_output_arra_3 to i23" [Group_5/sample.c:2001]   --->   Operation 100 'trunc' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 101 [1/1] (1.24ns)   --->   "%notlhs3 = icmp ne i8 %tmp_10, -1" [Group_5/sample.c:2001]   --->   Operation 101 'icmp' 'notlhs3' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 102 [1/1] (2.03ns)   --->   "%notrhs4 = icmp eq i23 %tmp_57, 0" [Group_5/sample.c:2001]   --->   Operation 102 'icmp' 'notrhs4' <Predicate = true> <Delay = 2.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 103 [1/1] (5.30ns)   --->   "%tmp_12 = fcmp ole float %dense_14_output_arra_2, 0.000000e+00" [Group_5/sample.c:2001]   --->   Operation 103 'fcmp' 'tmp_12' <Predicate = true> <Delay = 5.30> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 5.30> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 4> <Delay = 2.77>
ST_18 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_11 = or i1 %notrhs4, %notlhs3" [Group_5/sample.c:2001]   --->   Operation 104 'or' 'tmp_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 105 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_13 = and i1 %tmp_11, %tmp_12" [Group_5/sample.c:2001]   --->   Operation 105 'and' 'tmp_13' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %tmp_13, label %2, label %._crit_edge7" [Group_5/sample.c:2001]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 107 [1/1] (2.77ns)   --->   "store float 0.000000e+00, float* %dense_14_output_arra_1, align 4" [Group_5/sample.c:2002]   --->   Operation 107 'store' <Predicate = (tmp_13)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 108 [1/1] (0.00ns)   --->   "br label %._crit_edge7" [Group_5/sample.c:2003]   --->   Operation 108 'br' <Predicate = (tmp_13)> <Delay = 0.00>
ST_18 : Operation 109 [1/1] (0.00ns)   --->   "br label %.preheader7" [Group_5/sample.c:2000]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dense_14_output_arra]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_13_output_arra]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ dense_14_kernel_arra]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ dense_14_bias_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_14_kernel_nume]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ dense_13_output_shap]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_14_kernel_shap]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_14_fwork]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ dense_14_bias_numel]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_dim_read        (read             ) [ 0010000000000000000]
input_numel_read_2     (read             ) [ 0010000000000000000]
input_dim_read         (read             ) [ 0010000000000000000]
output_numel_read_2    (read             ) [ 0011111111111111111]
tmp                    (icmp             ) [ 0111111111111111111]
StgValue_24            (br               ) [ 0000000000000000000]
tmp_s                  (add              ) [ 0010000000000000000]
dense_14_kernel_nume_1 (load             ) [ 0010000000000000000]
tmp_56                 (partselect       ) [ 0000000000000000000]
icmp                   (icmp             ) [ 0000000000000001000]
p_s                    (select           ) [ 0000000000000001000]
StgValue_32            (call             ) [ 0000000000000000000]
dense_14_bias_numel_s  (load             ) [ 0001111111110000000]
StgValue_34            (br               ) [ 0011111111110000000]
i_i                    (phi              ) [ 0001111111110000000]
tmp_i                  (icmp             ) [ 0001111111110000000]
StgValue_37            (br               ) [ 0000000000000000000]
StgValue_38            (br               ) [ 0001111111110000000]
StgValue_39            (br               ) [ 0001111111111110000]
j_i                    (phi              ) [ 0000100000000000000]
tmp_58                 (trunc            ) [ 0000000000000000000]
exitcond_i             (icmp             ) [ 0001111111110000000]
j                      (add              ) [ 0001111111110000000]
StgValue_44            (br               ) [ 0000000000000000000]
dense_14_bias_array_s  (getelementptr    ) [ 0000010000000000000]
tmp_59                 (trunc            ) [ 0000000000000000000]
sum_i                  (add              ) [ 0000000000000000000]
sum_i_cast             (zext             ) [ 0000000000000000000]
dense_14_output_arra_4 (getelementptr    ) [ 0000011111110000000]
i_30                   (add              ) [ 0011111111110000000]
StgValue_53            (br               ) [ 0011111111110000000]
dense_14_bias_array_1  (load             ) [ 0000001111100000000]
dense_14_output_arra_5 (load             ) [ 0000001111100000000]
tmp_i_14               (fadd             ) [ 0000000000010000000]
StgValue_61            (store            ) [ 0000000000000000000]
StgValue_62            (br               ) [ 0001111111110000000]
i_2                    (phi              ) [ 0000000000001000000]
exitcond4              (icmp             ) [ 0000000000001110000]
i_32                   (add              ) [ 0001000000001110000]
StgValue_66            (br               ) [ 0000000000000000000]
dense_14_output_arra_6 (getelementptr    ) [ 0000000000000110000]
StgValue_69            (br               ) [ 0000000000000000000]
StgValue_70            (ret              ) [ 0000000000000000000]
dense_14_output_arra_7 (load             ) [ 0000000000000000000]
dense_14_output_arra_8 (bitcast          ) [ 0000000000000000000]
tmp_14                 (partselect       ) [ 0000000000000000000]
tmp_60                 (trunc            ) [ 0000000000000000000]
notlhs                 (icmp             ) [ 0000000000000010000]
notrhs                 (icmp             ) [ 0000000000000010000]
tmp_16                 (fcmp             ) [ 0000000000000010000]
tmp_15                 (or               ) [ 0000000000000000000]
tmp_17                 (and              ) [ 0000000000001110000]
StgValue_80            (br               ) [ 0000000000000000000]
StgValue_81            (store            ) [ 0000000000000000000]
StgValue_82            (br               ) [ 0000000000000000000]
StgValue_83            (br               ) [ 0001000000001110000]
StgValue_84            (call             ) [ 0000000000000000000]
tmp_18_cast_cast       (select           ) [ 0000000000000000111]
StgValue_86            (br               ) [ 0000000000000001111]
i                      (phi              ) [ 0000000000000000100]
i_cast1                (zext             ) [ 0000000000000000000]
i_cast                 (zext             ) [ 0000000000000000000]
exitcond1              (icmp             ) [ 0000000000000000111]
empty                  (speclooptripcount) [ 0000000000000000000]
i_31                   (add              ) [ 0000000000000001111]
StgValue_93            (br               ) [ 0000000000000000000]
dense_14_output_arra_1 (getelementptr    ) [ 0000000000000000011]
StgValue_96            (br               ) [ 0000000000000000000]
dense_14_output_arra_2 (load             ) [ 0000000000000000000]
dense_14_output_arra_3 (bitcast          ) [ 0000000000000000000]
tmp_10                 (partselect       ) [ 0000000000000000000]
tmp_57                 (trunc            ) [ 0000000000000000000]
notlhs3                (icmp             ) [ 0000000000000000001]
notrhs4                (icmp             ) [ 0000000000000000001]
tmp_12                 (fcmp             ) [ 0000000000000000001]
tmp_11                 (or               ) [ 0000000000000000000]
tmp_13                 (and              ) [ 0000000000000000111]
StgValue_106           (br               ) [ 0000000000000000000]
StgValue_107           (store            ) [ 0000000000000000000]
StgValue_108           (br               ) [ 0000000000000000000]
StgValue_109           (br               ) [ 0000000000000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_numel_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_numel_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_dim">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_dim"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_numel_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_numel_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_dim">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_dim"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dense_14_output_arra">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_output_arra"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dense_13_output_arra">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_output_arra"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dense_14_kernel_arra">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_kernel_arra"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dense_14_bias_array">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_bias_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dense_14_kernel_nume">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_kernel_nume"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dense_13_output_shap">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_output_shap"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dense_14_kernel_shap">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_kernel_shap"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dense_14_fwork">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_fwork"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dense_14_bias_numel">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_bias_numel"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_dot.1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_affine_matmul.1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="kernel_dim_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_dim_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="input_numel_read_2_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_numel_read_2/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="input_dim_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_dim_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="output_numel_read_2_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_numel_read_2/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="dense_14_bias_array_s_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="64" slack="0"/>
<pin id="106" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_14_bias_array_s/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="5" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_14_bias_array_1/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="dense_14_output_arra_4_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="7" slack="0"/>
<pin id="119" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_14_output_arra_4/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="5" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dense_14_output_arra_5/4 StgValue_61/11 dense_14_output_arra_7/12 StgValue_81/14 dense_14_output_arra_2/16 StgValue_107/18 "/>
</bind>
</comp>

<comp id="128" class="1004" name="dense_14_output_arra_6_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="64" slack="0"/>
<pin id="132" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_14_output_arra_6/12 "/>
</bind>
</comp>

<comp id="137" class="1004" name="dense_14_output_arra_1_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="13" slack="0"/>
<pin id="141" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_14_output_arra_1/16 "/>
</bind>
</comp>

<comp id="145" class="1005" name="i_i_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="64" slack="1"/>
<pin id="147" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="i_i_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="64" slack="1"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/3 "/>
</bind>
</comp>

<comp id="157" class="1005" name="j_i_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="1"/>
<pin id="159" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="j_i_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="0"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="1" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/4 "/>
</bind>
</comp>

<comp id="169" class="1005" name="i_2_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="1"/>
<pin id="171" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="i_2_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="0"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="1" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/12 "/>
</bind>
</comp>

<comp id="181" class="1005" name="i_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="13" slack="1"/>
<pin id="183" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="i_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="13" slack="0"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="1" slack="1"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/16 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_k2c_dot_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="32" slack="0"/>
<pin id="196" dir="0" index="3" bw="64" slack="0"/>
<pin id="197" dir="0" index="4" bw="64" slack="0"/>
<pin id="198" dir="0" index="5" bw="64" slack="0"/>
<pin id="199" dir="0" index="6" bw="64" slack="0"/>
<pin id="200" dir="0" index="7" bw="64" slack="0"/>
<pin id="201" dir="0" index="8" bw="64" slack="0"/>
<pin id="202" dir="0" index="9" bw="64" slack="0"/>
<pin id="203" dir="0" index="10" bw="32" slack="0"/>
<pin id="204" dir="0" index="11" bw="32" slack="0"/>
<pin id="205" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_27/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_k2c_affine_matmul_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="32" slack="0"/>
<pin id="220" dir="0" index="3" bw="32" slack="0"/>
<pin id="221" dir="0" index="4" bw="32" slack="0"/>
<pin id="222" dir="0" index="5" bw="8" slack="0"/>
<pin id="223" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_31/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="0" index="1" bw="32" slack="1"/>
<pin id="232" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_i_14/6 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_16/13 tmp_12/17 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="0"/>
<pin id="241" dir="0" index="1" bw="64" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_s_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="dense_14_kernel_nume_1_load_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_14_kernel_nume_1/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_56_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="63" slack="0"/>
<pin id="259" dir="0" index="1" bw="64" slack="0"/>
<pin id="260" dir="0" index="2" bw="1" slack="0"/>
<pin id="261" dir="0" index="3" bw="7" slack="0"/>
<pin id="262" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_56/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="63" slack="0"/>
<pin id="269" dir="0" index="1" bw="63" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="p_s_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="8" slack="0"/>
<pin id="276" dir="0" index="2" bw="8" slack="0"/>
<pin id="277" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="dense_14_bias_numel_s_load_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="0"/>
<pin id="284" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_14_bias_numel_s/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_i_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="0"/>
<pin id="288" dir="0" index="1" bw="64" slack="2"/>
<pin id="289" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_58_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="0"/>
<pin id="293" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_58/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="exitcond_i_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="0"/>
<pin id="297" dir="0" index="1" bw="64" slack="2"/>
<pin id="298" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="j_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="64" slack="0"/>
<pin id="303" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_59_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="1"/>
<pin id="308" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_59/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="sum_i_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="7" slack="0"/>
<pin id="312" dir="0" index="1" bw="7" slack="0"/>
<pin id="313" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="sum_i_cast_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="7" slack="0"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_i_cast/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="i_30_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="2"/>
<pin id="323" dir="0" index="1" bw="64" slack="1"/>
<pin id="324" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_30/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="exitcond4_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="0"/>
<pin id="328" dir="0" index="1" bw="64" slack="3"/>
<pin id="329" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/12 "/>
</bind>
</comp>

<comp id="331" class="1004" name="i_32_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_32/12 "/>
</bind>
</comp>

<comp id="337" class="1004" name="dense_14_output_arra_8_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="dense_14_output_arra_8/13 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_14_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="0" index="2" bw="6" slack="0"/>
<pin id="345" dir="0" index="3" bw="6" slack="0"/>
<pin id="346" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/13 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_60_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_60/13 "/>
</bind>
</comp>

<comp id="355" class="1004" name="notlhs_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="8" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/13 "/>
</bind>
</comp>

<comp id="361" class="1004" name="notrhs_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="23" slack="0"/>
<pin id="363" dir="0" index="1" bw="23" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/13 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_15_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="1"/>
<pin id="369" dir="0" index="1" bw="1" slack="1"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_15/14 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_17_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="1"/>
<pin id="374" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_17/14 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_18_cast_cast_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="1"/>
<pin id="378" dir="0" index="1" bw="14" slack="0"/>
<pin id="379" dir="0" index="2" bw="14" slack="0"/>
<pin id="380" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_18_cast_cast/15 "/>
</bind>
</comp>

<comp id="383" class="1004" name="i_cast1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="13" slack="0"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/16 "/>
</bind>
</comp>

<comp id="388" class="1004" name="i_cast_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="13" slack="0"/>
<pin id="390" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/16 "/>
</bind>
</comp>

<comp id="392" class="1004" name="exitcond1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="14" slack="0"/>
<pin id="394" dir="0" index="1" bw="14" slack="1"/>
<pin id="395" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/16 "/>
</bind>
</comp>

<comp id="397" class="1004" name="i_31_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="13" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_31/16 "/>
</bind>
</comp>

<comp id="403" class="1004" name="dense_14_output_arra_3_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="dense_14_output_arra_3/17 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_10_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="0" index="2" bw="6" slack="0"/>
<pin id="411" dir="0" index="3" bw="6" slack="0"/>
<pin id="412" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/17 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_57_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_57/17 "/>
</bind>
</comp>

<comp id="421" class="1004" name="notlhs3_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="0"/>
<pin id="423" dir="0" index="1" bw="8" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs3/17 "/>
</bind>
</comp>

<comp id="427" class="1004" name="notrhs4_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="23" slack="0"/>
<pin id="429" dir="0" index="1" bw="23" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs4/17 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_11_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="1"/>
<pin id="435" dir="0" index="1" bw="1" slack="1"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_11/18 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_13_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="1"/>
<pin id="440" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_13/18 "/>
</bind>
</comp>

<comp id="442" class="1005" name="kernel_dim_read_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="64" slack="1"/>
<pin id="444" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="kernel_dim_read "/>
</bind>
</comp>

<comp id="447" class="1005" name="input_numel_read_2_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="64" slack="1"/>
<pin id="449" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_numel_read_2 "/>
</bind>
</comp>

<comp id="452" class="1005" name="input_dim_read_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="64" slack="1"/>
<pin id="454" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_dim_read "/>
</bind>
</comp>

<comp id="457" class="1005" name="output_numel_read_2_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="64" slack="2"/>
<pin id="459" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="output_numel_read_2 "/>
</bind>
</comp>

<comp id="463" class="1005" name="tmp_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="3"/>
<pin id="465" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="467" class="1005" name="tmp_s_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="64" slack="1"/>
<pin id="469" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="472" class="1005" name="dense_14_kernel_nume_1_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="1"/>
<pin id="474" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_14_kernel_nume_1 "/>
</bind>
</comp>

<comp id="477" class="1005" name="icmp_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="1"/>
<pin id="479" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="482" class="1005" name="p_s_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="1"/>
<pin id="484" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="487" class="1005" name="dense_14_bias_numel_s_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="64" slack="2"/>
<pin id="489" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="dense_14_bias_numel_s "/>
</bind>
</comp>

<comp id="499" class="1005" name="j_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="64" slack="0"/>
<pin id="501" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="504" class="1005" name="dense_14_bias_array_s_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="5" slack="1"/>
<pin id="506" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dense_14_bias_array_s "/>
</bind>
</comp>

<comp id="509" class="1005" name="dense_14_output_arra_4_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="5" slack="1"/>
<pin id="511" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dense_14_output_arra_4 "/>
</bind>
</comp>

<comp id="514" class="1005" name="i_30_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="64" slack="1"/>
<pin id="516" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_30 "/>
</bind>
</comp>

<comp id="519" class="1005" name="dense_14_bias_array_1_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="1"/>
<pin id="521" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_14_bias_array_1 "/>
</bind>
</comp>

<comp id="524" class="1005" name="dense_14_output_arra_5_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="1"/>
<pin id="526" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_14_output_arra_5 "/>
</bind>
</comp>

<comp id="529" class="1005" name="tmp_i_14_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_14 "/>
</bind>
</comp>

<comp id="537" class="1005" name="i_32_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="64" slack="0"/>
<pin id="539" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_32 "/>
</bind>
</comp>

<comp id="542" class="1005" name="dense_14_output_arra_6_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="5" slack="1"/>
<pin id="544" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dense_14_output_arra_6 "/>
</bind>
</comp>

<comp id="547" class="1005" name="notlhs_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="1"/>
<pin id="549" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notlhs "/>
</bind>
</comp>

<comp id="552" class="1005" name="notrhs_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs "/>
</bind>
</comp>

<comp id="557" class="1005" name="tmp_16_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="1"/>
<pin id="559" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="565" class="1005" name="tmp_18_cast_cast_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="14" slack="1"/>
<pin id="567" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_cast_cast "/>
</bind>
</comp>

<comp id="573" class="1005" name="i_31_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="13" slack="0"/>
<pin id="575" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i_31 "/>
</bind>
</comp>

<comp id="578" class="1005" name="dense_14_output_arra_1_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="5" slack="1"/>
<pin id="580" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dense_14_output_arra_1 "/>
</bind>
</comp>

<comp id="583" class="1005" name="notlhs3_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="1"/>
<pin id="585" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notlhs3 "/>
</bind>
</comp>

<comp id="588" class="1005" name="notrhs4_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="1"/>
<pin id="590" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs4 "/>
</bind>
</comp>

<comp id="593" class="1005" name="tmp_12_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="1"/>
<pin id="595" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="48" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="48" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="48" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="128" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="136"><net_src comp="62" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="48" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="137" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="148"><net_src comp="48" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="149" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="160"><net_src comp="48" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="168"><net_src comp="161" pin="4"/><net_sink comp="102" pin=2"/></net>

<net id="172"><net_src comp="48" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="180"><net_src comp="173" pin="4"/><net_sink comp="128" pin=2"/></net>

<net id="184"><net_src comp="68" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="206"><net_src comp="32" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="207"><net_src comp="8" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="208"><net_src comp="10" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="209"><net_src comp="90" pin="2"/><net_sink comp="192" pin=3"/></net>

<net id="210"><net_src comp="84" pin="2"/><net_sink comp="192" pin=4"/></net>

<net id="211"><net_src comp="78" pin="2"/><net_sink comp="192" pin=5"/></net>

<net id="212"><net_src comp="18" pin="0"/><net_sink comp="192" pin=8"/></net>

<net id="213"><net_src comp="20" pin="0"/><net_sink comp="192" pin=9"/></net>

<net id="214"><net_src comp="22" pin="0"/><net_sink comp="192" pin=10"/></net>

<net id="215"><net_src comp="12" pin="0"/><net_sink comp="192" pin=11"/></net>

<net id="224"><net_src comp="46" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="8" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="10" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="227"><net_src comp="12" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="228"><net_src comp="14" pin="0"/><net_sink comp="216" pin=4"/></net>

<net id="237"><net_src comp="122" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="62" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="90" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="28" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="90" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="30" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="251"><net_src comp="245" pin="2"/><net_sink comp="192" pin=7"/></net>

<net id="255"><net_src comp="16" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="192" pin=6"/></net>

<net id="263"><net_src comp="34" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="90" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="265"><net_src comp="36" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="266"><net_src comp="38" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="271"><net_src comp="257" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="40" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="267" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="42" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="44" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="281"><net_src comp="273" pin="3"/><net_sink comp="216" pin=5"/></net>

<net id="285"><net_src comp="24" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="149" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="161" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="161" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="50" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="161" pin="4"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="145" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="291" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="325"><net_src comp="145" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="173" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="173" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="50" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="122" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="52" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="337" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="349"><net_src comp="54" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="350"><net_src comp="56" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="354"><net_src comp="337" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="341" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="58" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="351" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="60" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="375"><net_src comp="367" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="64" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="382"><net_src comp="66" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="386"><net_src comp="185" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="391"><net_src comp="185" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="388" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="185" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="76" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="122" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="413"><net_src comp="52" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="403" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="415"><net_src comp="54" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="416"><net_src comp="56" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="420"><net_src comp="403" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="407" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="58" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="417" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="60" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="441"><net_src comp="433" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="78" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="192" pin=5"/></net>

<net id="450"><net_src comp="84" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="192" pin=4"/></net>

<net id="455"><net_src comp="90" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="192" pin=3"/></net>

<net id="460"><net_src comp="96" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="462"><net_src comp="457" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="466"><net_src comp="239" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="245" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="192" pin=7"/></net>

<net id="475"><net_src comp="252" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="192" pin=6"/></net>

<net id="480"><net_src comp="267" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="485"><net_src comp="273" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="216" pin=5"/></net>

<net id="490"><net_src comp="282" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="502"><net_src comp="300" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="507"><net_src comp="102" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="512"><net_src comp="115" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="517"><net_src comp="321" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="522"><net_src comp="109" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="527"><net_src comp="122" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="532"><net_src comp="229" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="540"><net_src comp="331" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="545"><net_src comp="128" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="550"><net_src comp="355" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="555"><net_src comp="361" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="560"><net_src comp="233" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="568"><net_src comp="376" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="576"><net_src comp="397" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="581"><net_src comp="137" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="586"><net_src comp="421" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="591"><net_src comp="427" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="596"><net_src comp="233" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="437" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dense_14_output_arra | {1 2 11 14 15 18 }
	Port: dense_13_output_arra | {}
	Port: dense_14_kernel_arra | {}
	Port: dense_14_bias_array | {}
	Port: dense_14_kernel_nume | {}
	Port: dense_13_output_shap | {}
	Port: dense_14_kernel_shap | {}
	Port: dense_14_fwork | {1 2 }
	Port: dense_14_bias_numel | {}
 - Input state : 
	Port: k2c_dense.2 : output_numel_read | {1 }
	Port: k2c_dense.2 : input_dim | {1 }
	Port: k2c_dense.2 : input_numel_read | {1 }
	Port: k2c_dense.2 : kernel_dim | {1 }
	Port: k2c_dense.2 : dense_14_output_arra | {1 2 4 5 12 13 16 17 }
	Port: k2c_dense.2 : dense_13_output_arra | {1 2 15 }
	Port: k2c_dense.2 : dense_14_kernel_arra | {1 2 15 }
	Port: k2c_dense.2 : dense_14_bias_array | {1 4 5 15 }
	Port: k2c_dense.2 : dense_14_kernel_nume | {1 }
	Port: k2c_dense.2 : dense_13_output_shap | {1 2 }
	Port: k2c_dense.2 : dense_14_kernel_shap | {1 2 }
	Port: k2c_dense.2 : dense_14_fwork | {1 2 }
	Port: k2c_dense.2 : dense_14_bias_numel | {2 }
  - Chain level:
	State 1
		StgValue_24 : 1
		StgValue_27 : 1
		icmp : 1
		p_s : 2
		StgValue_31 : 3
	State 2
	State 3
		tmp_i : 1
		StgValue_37 : 2
	State 4
		tmp_58 : 1
		exitcond_i : 1
		j : 1
		StgValue_44 : 2
		dense_14_bias_array_s : 1
		dense_14_bias_array_1 : 2
		sum_i : 2
		sum_i_cast : 3
		dense_14_output_arra_4 : 4
		dense_14_output_arra_5 : 5
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		exitcond4 : 1
		i_32 : 1
		StgValue_66 : 2
		dense_14_output_arra_6 : 1
		dense_14_output_arra_7 : 2
	State 13
		dense_14_output_arra_8 : 1
		tmp_14 : 2
		tmp_60 : 2
		notlhs : 3
		notrhs : 3
		tmp_16 : 1
	State 14
	State 15
	State 16
		i_cast1 : 1
		i_cast : 1
		exitcond1 : 2
		i_31 : 1
		StgValue_93 : 3
		dense_14_output_arra_1 : 2
		dense_14_output_arra_2 : 3
	State 17
		dense_14_output_arra_3 : 1
		tmp_10 : 2
		tmp_57 : 2
		notlhs3 : 3
		notrhs4 : 3
		tmp_12 : 1
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   call   |      grp_k2c_dot_1_fu_192      |    4    |    55   | 69.0002 |  11364  |   6290  |
|          | grp_k2c_affine_matmul_1_fu_216 |    0    |    8    | 17.0436 |   1169  |   1043  |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   fadd   |           grp_fu_229           |    0    |    2    |    0    |   205   |   203   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_s_fu_245          |    0    |    0    |    0    |    0    |    71   |
|          |            j_fu_300            |    0    |    0    |    0    |    0    |    71   |
|    add   |          sum_i_fu_310          |    0    |    0    |    0    |    0    |    15   |
|          |           i_30_fu_321          |    0    |    0    |    0    |    0    |    71   |
|          |           i_32_fu_331          |    0    |    0    |    0    |    0    |    71   |
|          |           i_31_fu_397          |    0    |    0    |    0    |    0    |    20   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |           tmp_fu_239           |    0    |    0    |    0    |    0    |    29   |
|          |           icmp_fu_267          |    0    |    0    |    0    |    0    |    29   |
|          |          tmp_i_fu_286          |    0    |    0    |    0    |    0    |    29   |
|          |        exitcond_i_fu_295       |    0    |    0    |    0    |    0    |    29   |
|   icmp   |        exitcond4_fu_326        |    0    |    0    |    0    |    0    |    29   |
|          |          notlhs_fu_355         |    0    |    0    |    0    |    0    |    11   |
|          |          notrhs_fu_361         |    0    |    0    |    0    |    0    |    18   |
|          |        exitcond1_fu_392        |    0    |    0    |    0    |    0    |    13   |
|          |         notlhs3_fu_421         |    0    |    0    |    0    |    0    |    11   |
|          |         notrhs4_fu_427         |    0    |    0    |    0    |    0    |    18   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   fcmp   |           grp_fu_233           |    0    |    0    |    0    |    66   |    67   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|  select  |           p_s_fu_273           |    0    |    0    |    0    |    0    |    8    |
|          |     tmp_18_cast_cast_fu_376    |    0    |    0    |    0    |    0    |    14   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|    or    |          tmp_15_fu_367         |    0    |    0    |    0    |    0    |    2    |
|          |          tmp_11_fu_433         |    0    |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|    and   |          tmp_17_fu_371         |    0    |    0    |    0    |    0    |    2    |
|          |          tmp_13_fu_437         |    0    |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |   kernel_dim_read_read_fu_78   |    0    |    0    |    0    |    0    |    0    |
|   read   |  input_numel_read_2_read_fu_84 |    0    |    0    |    0    |    0    |    0    |
|          |    input_dim_read_read_fu_90   |    0    |    0    |    0    |    0    |    0    |
|          | output_numel_read_2_read_fu_96 |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_56_fu_257         |    0    |    0    |    0    |    0    |    0    |
|partselect|          tmp_14_fu_341         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_10_fu_407         |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_58_fu_291         |    0    |    0    |    0    |    0    |    0    |
|   trunc  |          tmp_59_fu_306         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_60_fu_351         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_57_fu_417         |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |        sum_i_cast_fu_316       |    0    |    0    |    0    |    0    |    0    |
|   zext   |         i_cast1_fu_383         |    0    |    0    |    0    |    0    |    0    |
|          |          i_cast_fu_388         |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                |    4    |    65   | 86.0439 |  12804  |   8168  |
|----------|--------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
| dense_14_bias_array_1_reg_519|   32   |
| dense_14_bias_array_s_reg_504|    5   |
| dense_14_bias_numel_s_reg_487|   64   |
|dense_14_kernel_nume_1_reg_472|   64   |
|dense_14_output_arra_1_reg_578|    5   |
|dense_14_output_arra_4_reg_509|    5   |
|dense_14_output_arra_5_reg_524|   32   |
|dense_14_output_arra_6_reg_542|    5   |
|          i_2_reg_169         |   64   |
|         i_30_reg_514         |   64   |
|         i_31_reg_573         |   13   |
|         i_32_reg_537         |   64   |
|          i_i_reg_145         |   64   |
|           i_reg_181          |   13   |
|         icmp_reg_477         |    1   |
|    input_dim_read_reg_452    |   64   |
|  input_numel_read_2_reg_447  |   64   |
|          j_i_reg_157         |   64   |
|           j_reg_499          |   64   |
|    kernel_dim_read_reg_442   |   64   |
|        notlhs3_reg_583       |    1   |
|        notlhs_reg_547        |    1   |
|        notrhs4_reg_588       |    1   |
|        notrhs_reg_552        |    1   |
|  output_numel_read_2_reg_457 |   64   |
|          p_s_reg_482         |    8   |
|        tmp_12_reg_593        |    1   |
|        tmp_16_reg_557        |    1   |
|   tmp_18_cast_cast_reg_565   |   14   |
|       tmp_i_14_reg_529       |   32   |
|          tmp_reg_463         |    1   |
|         tmp_s_reg_467        |   64   |
+------------------------------+--------+
|             Total            |  1004  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_109       |  p0  |   2  |   5  |   10   ||    9    |
|        grp_access_fu_122       |  p0  |   6  |   5  |   30   ||    33   |
|        grp_access_fu_122       |  p1  |   2  |  32  |   64   ||    9    |
|           i_i_reg_145          |  p0  |   2  |  64  |   128  ||    9    |
|      grp_k2c_dot_1_fu_192      |  p3  |   2  |  64  |   128  ||    9    |
|      grp_k2c_dot_1_fu_192      |  p4  |   2  |  64  |   128  ||    9    |
|      grp_k2c_dot_1_fu_192      |  p5  |   2  |  64  |   128  ||    9    |
|      grp_k2c_dot_1_fu_192      |  p6  |   2  |  64  |   128  ||    9    |
|      grp_k2c_dot_1_fu_192      |  p7  |   2  |  64  |   128  ||    9    |
| grp_k2c_affine_matmul_1_fu_216 |  p5  |   2  |   8  |   16   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   888  ||  13.907 ||   114   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    4   |   65   |   86   |  12804 |  8168  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |   13   |    -   |   114  |
|  Register |    -   |    -   |    -   |  1004  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |   65   |   99   |  13808 |  8282  |
+-----------+--------+--------+--------+--------+--------+
