///Register `APB2FZ1` reader
pub struct R(crate::R<APB2FZ1_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<APB2FZ1_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<APB2FZ1_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<APB2FZ1_SPEC>) -> Self {
        R(reader)
    }
}
///Register `APB2FZ1` writer
pub struct W(crate::W<APB2FZ1_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<APB2FZ1_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<APB2FZ1_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<APB2FZ1_SPEC>) -> Self {
        W(writer)
    }
}
///Field `TIM1` reader - TIM1 stop in debug
pub type TIM1_R = crate::BitReader<bool>;
///Field `TIM1` writer - TIM1 stop in debug
pub type TIM1_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB2FZ1_SPEC, bool, O>;
///Field `TIM8` reader - TIM8 stop in debug
pub type TIM8_R = crate::BitReader<bool>;
///Field `TIM8` writer - TIM8 stop in debug
pub type TIM8_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB2FZ1_SPEC, bool, O>;
///Field `TIM15` reader - TIM15 stop in debug
pub type TIM15_R = crate::BitReader<bool>;
///Field `TIM15` writer - TIM15 stop in debug
pub type TIM15_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB2FZ1_SPEC, bool, O>;
///Field `TIM16` reader - TIM16 stop in debug
pub type TIM16_R = crate::BitReader<bool>;
///Field `TIM16` writer - TIM16 stop in debug
pub type TIM16_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB2FZ1_SPEC, bool, O>;
///Field `TIM17` reader - TIM17 stop in debug
pub type TIM17_R = crate::BitReader<bool>;
///Field `TIM17` writer - TIM17 stop in debug
pub type TIM17_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB2FZ1_SPEC, bool, O>;
impl R {
    ///Bit 0 - TIM1 stop in debug
    #[inline(always)]
    pub fn tim1(&self) -> TIM1_R {
        TIM1_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - TIM8 stop in debug
    #[inline(always)]
    pub fn tim8(&self) -> TIM8_R {
        TIM8_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 16 - TIM15 stop in debug
    #[inline(always)]
    pub fn tim15(&self) -> TIM15_R {
        TIM15_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - TIM16 stop in debug
    #[inline(always)]
    pub fn tim16(&self) -> TIM16_R {
        TIM16_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - TIM17 stop in debug
    #[inline(always)]
    pub fn tim17(&self) -> TIM17_R {
        TIM17_R::new(((self.bits >> 18) & 1) != 0)
    }
}
impl W {
    ///Bit 0 - TIM1 stop in debug
    #[inline(always)]
    #[must_use]
    pub fn tim1(&mut self) -> TIM1_W<0> {
        TIM1_W::new(self)
    }
    ///Bit 1 - TIM8 stop in debug
    #[inline(always)]
    #[must_use]
    pub fn tim8(&mut self) -> TIM8_W<1> {
        TIM8_W::new(self)
    }
    ///Bit 16 - TIM15 stop in debug
    #[inline(always)]
    #[must_use]
    pub fn tim15(&mut self) -> TIM15_W<16> {
        TIM15_W::new(self)
    }
    ///Bit 17 - TIM16 stop in debug
    #[inline(always)]
    #[must_use]
    pub fn tim16(&mut self) -> TIM16_W<17> {
        TIM16_W::new(self)
    }
    ///Bit 18 - TIM17 stop in debug
    #[inline(always)]
    #[must_use]
    pub fn tim17(&mut self) -> TIM17_W<18> {
        TIM17_W::new(self)
    }
    ///Writes raw bits to the register.
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
///DBGMCU APB2 peripheral freeze register
///
///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [apb2fz1](index.html) module
pub struct APB2FZ1_SPEC;
impl crate::RegisterSpec for APB2FZ1_SPEC {
    type Ux = u32;
}
///`read()` method returns [apb2fz1::R](R) reader structure
impl crate::Readable for APB2FZ1_SPEC {
    type Reader = R;
}
///`write(|w| ..)` method takes [apb2fz1::W](W) writer structure
impl crate::Writable for APB2FZ1_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
///`reset()` method sets APB2FZ1 to value 0
impl crate::Resettable for APB2FZ1_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
