$date
	Tue Oct 14 16:07:24 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 1 ! gnt0 $end
$var wire 1 " gnt1 $end
$var wire 1 # gnt2 $end
$var wire 1 $ gnt3 $end
$var reg 1 % clk $end
$var reg 1 & req0 $end
$var reg 1 ' req1 $end
$var reg 1 ( req2 $end
$var reg 1 ) req3 $end
$var reg 1 * reset $end
$scope module U $end
$var wire 1 + clk $end
$var wire 1 , req0 $end
$var wire 1 - req1 $end
$var wire 1 . req2 $end
$var wire 1 / req3 $end
$var wire 1 0 reset $end
$var reg 1 1 gnt0 $end
$var reg 1 2 gnt1 $end
$var reg 1 3 gnt2 $end
$var reg 1 4 gnt3 $end
$var reg 2 5 state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 5
04
03
02
01
10
0/
0.
0-
0,
0+
1*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1
1%
1+
#2
0%
0+
#3
1%
1+
#4
0%
0+
#5
1%
1+
#6
0%
0+
#7
1%
1+
#8
0%
0+
#9
1%
1+
#10
0%
0+
0*
00
#11
1)
1,
1(
1-
1'
1.
1&
1/
1%
1+
#12
0%
0+
#13
b1 5
11
1$
1%
1+
#14
0%
0+
#15
b10 5
01
0$
12
1#
1%
1+
#16
0%
0+
#17
b11 5
02
0#
13
1"
1%
1+
#18
0%
0+
#19
b0 5
03
0"
14
1!
1%
1+
#20
0%
0+
#21
b1 5
04
0!
11
1$
1%
1+
#22
0%
0+
#23
b10 5
01
0$
12
1#
1%
1+
#24
0%
0+
#25
b11 5
02
0#
13
1"
1%
1+
#26
0%
0+
#27
b0 5
03
0"
14
1!
1%
1+
#28
0%
0+
#29
b1 5
04
0!
11
1$
1%
1+
#30
0%
0+
#31
b10 5
01
0$
12
1#
1%
1+
#32
0%
0+
#33
b11 5
02
0#
13
1"
1%
1+
#34
0%
0+
#35
b0 5
03
0"
14
1!
1%
1+
#36
0%
0+
#37
b1 5
04
0!
11
1$
1%
1+
#38
0%
0+
#39
b10 5
01
0$
12
1#
1%
1+
#40
0%
0+
#41
b11 5
02
0#
13
1"
1%
1+
#42
0%
0+
#43
b0 5
03
0"
14
1!
1%
1+
#44
0%
0+
#45
b1 5
04
0!
11
1$
1%
1+
#46
0%
0+
#47
b10 5
01
0$
12
1#
1%
1+
#48
0%
0+
#49
b11 5
02
0#
13
1"
1%
1+
#50
0%
0+
#51
b0 5
03
0"
14
1!
1%
1+
#52
0%
0+
#53
b1 5
04
0!
11
1$
1%
1+
#54
0%
0+
#55
b10 5
01
0$
12
1#
1%
1+
#56
0%
0+
#57
b11 5
02
0#
13
1"
1%
1+
#58
0%
0+
#59
b0 5
03
0"
14
1!
1%
1+
#60
0%
0+
#61
b1 5
04
0!
11
1$
1%
1+
#62
0%
0+
#63
b10 5
01
0$
12
1#
1%
1+
#64
0%
0+
#65
b11 5
02
0#
13
1"
1%
1+
#66
0%
0+
#67
b0 5
03
0"
14
1!
1%
1+
#68
0%
0+
#69
b1 5
04
0!
11
1$
1%
1+
