Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 75d63f7295fc49bc9520609adb091fbd --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_behav xil_defaultlib.TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.BCDtoBin [bcdtobin_default]
Compiling architecture rtl of entity xil_defaultlib.divider [\divider(14)\]
Compiling architecture behavioral of entity xil_defaultlib.BinToBCD [bintobcd_default]
Compiling architecture behavioral of entity xil_defaultlib.BCD_divider [bcd_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot TB_behav
