

================================================================
== Vitis HLS Report for 'sign_and_quantize_ap_int_12_s'
================================================================
* Date:           Fri Dec 12 17:44:54 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        bnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.260 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    3|    3|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.43>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%input_104_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_104_val" [bnn.cpp:89]   --->   Operation 5 'read' 'input_104_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%input_103_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_103_val" [bnn.cpp:89]   --->   Operation 6 'read' 'input_103_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%input_102_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_102_val" [bnn.cpp:89]   --->   Operation 7 'read' 'input_102_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%input_101_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_101_val" [bnn.cpp:89]   --->   Operation 8 'read' 'input_101_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%input_100_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_100_val" [bnn.cpp:89]   --->   Operation 9 'read' 'input_100_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_99_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_99_val" [bnn.cpp:89]   --->   Operation 10 'read' 'input_99_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_98_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_98_val" [bnn.cpp:89]   --->   Operation 11 'read' 'input_98_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_97_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_97_val" [bnn.cpp:89]   --->   Operation 12 'read' 'input_97_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_96_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_96_val" [bnn.cpp:89]   --->   Operation 13 'read' 'input_96_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_72_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_72_val" [bnn.cpp:89]   --->   Operation 14 'read' 'input_72_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_71_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_71_val" [bnn.cpp:89]   --->   Operation 15 'read' 'input_71_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_70_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_70_val" [bnn.cpp:89]   --->   Operation 16 'read' 'input_70_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_69_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_69_val" [bnn.cpp:89]   --->   Operation 17 'read' 'input_69_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_68_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_68_val" [bnn.cpp:89]   --->   Operation 18 'read' 'input_68_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_67_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_67_val" [bnn.cpp:89]   --->   Operation 19 'read' 'input_67_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_66_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_66_val" [bnn.cpp:89]   --->   Operation 20 'read' 'input_66_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_65_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_65_val" [bnn.cpp:89]   --->   Operation 21 'read' 'input_65_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_64_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_64_val" [bnn.cpp:89]   --->   Operation 22 'read' 'input_64_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input_40_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_40_val" [bnn.cpp:89]   --->   Operation 23 'read' 'input_40_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%input_39_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_39_val" [bnn.cpp:89]   --->   Operation 24 'read' 'input_39_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%input_38_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_38_val" [bnn.cpp:89]   --->   Operation 25 'read' 'input_38_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%input_37_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_37_val" [bnn.cpp:89]   --->   Operation 26 'read' 'input_37_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%input_36_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_36_val" [bnn.cpp:89]   --->   Operation 27 'read' 'input_36_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%input_35_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_35_val" [bnn.cpp:89]   --->   Operation 28 'read' 'input_35_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%input_34_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_34_val" [bnn.cpp:89]   --->   Operation 29 'read' 'input_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%input_33_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_33_val" [bnn.cpp:89]   --->   Operation 30 'read' 'input_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%input_32_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_32_val" [bnn.cpp:89]   --->   Operation 31 'read' 'input_32_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%input_8_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_8_val" [bnn.cpp:89]   --->   Operation 32 'read' 'input_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%input_7_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_7_val" [bnn.cpp:89]   --->   Operation 33 'read' 'input_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%input_6_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_6_val" [bnn.cpp:89]   --->   Operation 34 'read' 'input_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%input_5_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_5_val" [bnn.cpp:89]   --->   Operation 35 'read' 'input_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%input_4_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_4_val" [bnn.cpp:89]   --->   Operation 36 'read' 'input_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%input_3_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_3_val" [bnn.cpp:89]   --->   Operation 37 'read' 'input_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%input_2_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_2_val" [bnn.cpp:89]   --->   Operation 38 'read' 'input_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%input_1_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_1_val" [bnn.cpp:89]   --->   Operation 39 'read' 'input_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%input_0_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_0_val" [bnn.cpp:89]   --->   Operation 40 'read' 'input_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.54ns)   --->   "%icmp_ln89 = icmp_slt  i12 %input_0_val_read, i12 1" [bnn.cpp:89]   --->   Operation 41 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_76)   --->   "%select_ln89 = select i1 %icmp_ln89, i32 2147483648, i32 0" [bnn.cpp:89]   --->   Operation 42 'select' 'select_ln89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.54ns)   --->   "%icmp_ln89_64 = icmp_slt  i12 %input_1_val_read, i12 1" [bnn.cpp:89]   --->   Operation 43 'icmp' 'icmp_ln89_64' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_76)   --->   "%select_ln90 = select i1 %icmp_ln89, i32 3221225472, i32 1073741824" [bnn.cpp:90]   --->   Operation 44 'select' 'select_ln90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln89_76 = select i1 %icmp_ln89_64, i32 %select_ln90, i32 %select_ln89" [bnn.cpp:89]   --->   Operation 45 'select' 'select_ln89_76' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.54ns)   --->   "%icmp_ln89_65 = icmp_slt  i12 %input_2_val_read, i12 1" [bnn.cpp:89]   --->   Operation 46 'icmp' 'icmp_ln89_65' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %select_ln89_76, i32 30, i32 31" [bnn.cpp:90]   --->   Operation 47 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %tmp, i30 536870912" [bnn.cpp:90]   --->   Operation 48 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.69ns)   --->   "%select_ln89_77 = select i1 %icmp_ln89_65, i32 %or_ln, i32 %select_ln89_76" [bnn.cpp:89]   --->   Operation 49 'select' 'select_ln89_77' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.54ns)   --->   "%icmp_ln89_66 = icmp_slt  i12 %input_3_val_read, i12 1" [bnn.cpp:89]   --->   Operation 50 'icmp' 'icmp_ln89_66' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_s = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %select_ln89_77, i32 29, i32 31" [bnn.cpp:90]   --->   Operation 51 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%or_ln90_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i3.i29, i3 %tmp_s, i29 268435456" [bnn.cpp:90]   --->   Operation 52 'bitconcatenate' 'or_ln90_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.69ns)   --->   "%select_ln89_78 = select i1 %icmp_ln89_66, i32 %or_ln90_s, i32 %select_ln89_77" [bnn.cpp:89]   --->   Operation 53 'select' 'select_ln89_78' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (1.54ns)   --->   "%icmp_ln89_67 = icmp_slt  i12 %input_4_val_read, i12 1" [bnn.cpp:89]   --->   Operation 54 'icmp' 'icmp_ln89_67' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %select_ln89_78, i32 28, i32 31" [bnn.cpp:90]   --->   Operation 55 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%or_ln90_59 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i4.i28, i4 %tmp_59, i28 134217728" [bnn.cpp:90]   --->   Operation 56 'bitconcatenate' 'or_ln90_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.69ns)   --->   "%select_ln89_79 = select i1 %icmp_ln89_67, i32 %or_ln90_59, i32 %select_ln89_78" [bnn.cpp:89]   --->   Operation 57 'select' 'select_ln89_79' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.54ns)   --->   "%icmp_ln89_68 = icmp_slt  i12 %input_5_val_read, i12 1" [bnn.cpp:89]   --->   Operation 58 'icmp' 'icmp_ln89_68' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %select_ln89_79, i32 27, i32 31" [bnn.cpp:90]   --->   Operation 59 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%or_ln90_60 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i5.i27, i5 %tmp_60, i27 67108864" [bnn.cpp:90]   --->   Operation 60 'bitconcatenate' 'or_ln90_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.69ns)   --->   "%select_ln89_80 = select i1 %icmp_ln89_68, i32 %or_ln90_60, i32 %select_ln89_79" [bnn.cpp:89]   --->   Operation 61 'select' 'select_ln89_80' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.54ns)   --->   "%icmp_ln89_69 = icmp_slt  i12 %input_6_val_read, i12 1" [bnn.cpp:89]   --->   Operation 62 'icmp' 'icmp_ln89_69' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %select_ln89_80, i32 26, i32 31" [bnn.cpp:90]   --->   Operation 63 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i32 %select_ln89_80" [bnn.cpp:90]   --->   Operation 64 'trunc' 'trunc_ln90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%or_ln90_61 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i1.i25, i6 %tmp_61, i1 1, i25 %trunc_ln90" [bnn.cpp:90]   --->   Operation 65 'bitconcatenate' 'or_ln90_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.69ns)   --->   "%select_ln89_81 = select i1 %icmp_ln89_69, i32 %or_ln90_61, i32 %select_ln89_80" [bnn.cpp:89]   --->   Operation 66 'select' 'select_ln89_81' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (1.54ns)   --->   "%icmp_ln89_70 = icmp_slt  i12 %input_7_val_read, i12 1" [bnn.cpp:89]   --->   Operation 67 'icmp' 'icmp_ln89_70' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %select_ln89_81, i32 25, i32 31" [bnn.cpp:90]   --->   Operation 68 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln90_50 = trunc i32 %select_ln89_81" [bnn.cpp:90]   --->   Operation 69 'trunc' 'trunc_ln90_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%or_ln90_62 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i1.i24, i7 %tmp_62, i1 1, i24 %trunc_ln90_50" [bnn.cpp:90]   --->   Operation 70 'bitconcatenate' 'or_ln90_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.69ns)   --->   "%select_ln89_82 = select i1 %icmp_ln89_70, i32 %or_ln90_62, i32 %select_ln89_81" [bnn.cpp:89]   --->   Operation 71 'select' 'select_ln89_82' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_45)   --->   "%or_ln89 = or i1 %icmp_ln89_67, i1 %icmp_ln89_68" [bnn.cpp:89]   --->   Operation 72 'or' 'or_ln89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_45)   --->   "%or_ln89_44 = or i1 %icmp_ln89_70, i1 %icmp_ln89_69" [bnn.cpp:89]   --->   Operation 73 'or' 'or_ln89_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_45 = or i1 %or_ln89_44, i1 %or_ln89" [bnn.cpp:89]   --->   Operation 74 'or' 'or_ln89_45' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (1.54ns)   --->   "%icmp_ln89_71 = icmp_slt  i12 %input_8_val_read, i12 1" [bnn.cpp:89]   --->   Operation 75 'icmp' 'icmp_ln89_71' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %select_ln89_82, i32 24, i32 31" [bnn.cpp:90]   --->   Operation 76 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln90_51 = trunc i32 %select_ln89_82" [bnn.cpp:90]   --->   Operation 77 'trunc' 'trunc_ln90_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_69)   --->   "%or_ln89_68 = or i1 %icmp_ln89_64, i1 %icmp_ln89_66" [bnn.cpp:89]   --->   Operation 78 'or' 'or_ln89_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_69 = or i1 %or_ln89_68, i1 %icmp_ln89" [bnn.cpp:89]   --->   Operation 79 'or' 'or_ln89_69' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (1.54ns)   --->   "%icmp_ln89_95 = icmp_slt  i12 %input_32_val_read, i12 1" [bnn.cpp:89]   --->   Operation 80 'icmp' 'icmp_ln89_95' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_116)   --->   "%select_ln89_115 = select i1 %icmp_ln89_95, i32 2147483648, i32 0" [bnn.cpp:89]   --->   Operation 81 'select' 'select_ln89_115' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (1.54ns)   --->   "%icmp_ln89_96 = icmp_slt  i12 %input_33_val_read, i12 1" [bnn.cpp:89]   --->   Operation 82 'icmp' 'icmp_ln89_96' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_116)   --->   "%select_ln90_2 = select i1 %icmp_ln89_95, i32 3221225472, i32 1073741824" [bnn.cpp:90]   --->   Operation 83 'select' 'select_ln90_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln89_116 = select i1 %icmp_ln89_96, i32 %select_ln90_2, i32 %select_ln89_115" [bnn.cpp:89]   --->   Operation 84 'select' 'select_ln89_116' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (1.54ns)   --->   "%icmp_ln89_97 = icmp_slt  i12 %input_34_val_read, i12 1" [bnn.cpp:89]   --->   Operation 85 'icmp' 'icmp_ln89_97' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %select_ln89_116, i32 30, i32 31" [bnn.cpp:90]   --->   Operation 86 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%or_ln90_87 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %tmp_87, i30 536870912" [bnn.cpp:90]   --->   Operation 87 'bitconcatenate' 'or_ln90_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.69ns)   --->   "%select_ln89_117 = select i1 %icmp_ln89_97, i32 %or_ln90_87, i32 %select_ln89_116" [bnn.cpp:89]   --->   Operation 88 'select' 'select_ln89_117' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (1.54ns)   --->   "%icmp_ln89_98 = icmp_slt  i12 %input_35_val_read, i12 1" [bnn.cpp:89]   --->   Operation 89 'icmp' 'icmp_ln89_98' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %select_ln89_117, i32 29, i32 31" [bnn.cpp:90]   --->   Operation 90 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%or_ln90_88 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i3.i29, i3 %tmp_88, i29 268435456" [bnn.cpp:90]   --->   Operation 91 'bitconcatenate' 'or_ln90_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.69ns)   --->   "%select_ln89_118 = select i1 %icmp_ln89_98, i32 %or_ln90_88, i32 %select_ln89_117" [bnn.cpp:89]   --->   Operation 92 'select' 'select_ln89_118' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (1.54ns)   --->   "%icmp_ln89_99 = icmp_slt  i12 %input_36_val_read, i12 1" [bnn.cpp:89]   --->   Operation 93 'icmp' 'icmp_ln89_99' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %select_ln89_118, i32 28, i32 31" [bnn.cpp:90]   --->   Operation 94 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%or_ln90_89 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i4.i28, i4 %tmp_89, i28 134217728" [bnn.cpp:90]   --->   Operation 95 'bitconcatenate' 'or_ln90_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.69ns)   --->   "%select_ln89_119 = select i1 %icmp_ln89_99, i32 %or_ln90_89, i32 %select_ln89_118" [bnn.cpp:89]   --->   Operation 96 'select' 'select_ln89_119' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (1.54ns)   --->   "%icmp_ln89_100 = icmp_slt  i12 %input_37_val_read, i12 1" [bnn.cpp:89]   --->   Operation 97 'icmp' 'icmp_ln89_100' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %select_ln89_119, i32 27, i32 31" [bnn.cpp:90]   --->   Operation 98 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln90_90 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i5.i27, i5 %tmp_90, i27 67108864" [bnn.cpp:90]   --->   Operation 99 'bitconcatenate' 'or_ln90_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.69ns)   --->   "%select_ln89_120 = select i1 %icmp_ln89_100, i32 %or_ln90_90, i32 %select_ln89_119" [bnn.cpp:89]   --->   Operation 100 'select' 'select_ln89_120' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (1.54ns)   --->   "%icmp_ln89_101 = icmp_slt  i12 %input_38_val_read, i12 1" [bnn.cpp:89]   --->   Operation 101 'icmp' 'icmp_ln89_101' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %select_ln89_120, i32 26, i32 31" [bnn.cpp:90]   --->   Operation 102 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln90_74 = trunc i32 %select_ln89_120" [bnn.cpp:90]   --->   Operation 103 'trunc' 'trunc_ln90_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%or_ln90_91 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i1.i25, i6 %tmp_91, i1 1, i25 %trunc_ln90_74" [bnn.cpp:90]   --->   Operation 104 'bitconcatenate' 'or_ln90_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.69ns)   --->   "%select_ln89_121 = select i1 %icmp_ln89_101, i32 %or_ln90_91, i32 %select_ln89_120" [bnn.cpp:89]   --->   Operation 105 'select' 'select_ln89_121' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (1.54ns)   --->   "%icmp_ln89_102 = icmp_slt  i12 %input_39_val_read, i12 1" [bnn.cpp:89]   --->   Operation 106 'icmp' 'icmp_ln89_102' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %select_ln89_121, i32 25, i32 31" [bnn.cpp:90]   --->   Operation 107 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln90_75 = trunc i32 %select_ln89_121" [bnn.cpp:90]   --->   Operation 108 'trunc' 'trunc_ln90_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%or_ln90_92 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i1.i24, i7 %tmp_92, i1 1, i24 %trunc_ln90_75" [bnn.cpp:90]   --->   Operation 109 'bitconcatenate' 'or_ln90_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.69ns)   --->   "%select_ln89_122 = select i1 %icmp_ln89_102, i32 %or_ln90_92, i32 %select_ln89_121" [bnn.cpp:89]   --->   Operation 110 'select' 'select_ln89_122' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_76)   --->   "%or_ln89_74 = or i1 %icmp_ln89_99, i1 %icmp_ln89_100" [bnn.cpp:89]   --->   Operation 111 'or' 'or_ln89_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_76)   --->   "%or_ln89_75 = or i1 %icmp_ln89_102, i1 %icmp_ln89_101" [bnn.cpp:89]   --->   Operation 112 'or' 'or_ln89_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_76 = or i1 %or_ln89_75, i1 %or_ln89_74" [bnn.cpp:89]   --->   Operation 113 'or' 'or_ln89_76' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (1.54ns)   --->   "%icmp_ln89_103 = icmp_slt  i12 %input_40_val_read, i12 1" [bnn.cpp:89]   --->   Operation 114 'icmp' 'icmp_ln89_103' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %select_ln89_122, i32 24, i32 31" [bnn.cpp:90]   --->   Operation 115 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln90_76 = trunc i32 %select_ln89_122" [bnn.cpp:90]   --->   Operation 116 'trunc' 'trunc_ln90_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_100)   --->   "%or_ln89_99 = or i1 %icmp_ln89_96, i1 %icmp_ln89_98" [bnn.cpp:89]   --->   Operation 117 'or' 'or_ln89_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_100 = or i1 %or_ln89_99, i1 %icmp_ln89_95" [bnn.cpp:89]   --->   Operation 118 'or' 'or_ln89_100' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (1.54ns)   --->   "%icmp_ln89_127 = icmp_slt  i12 %input_64_val_read, i12 1" [bnn.cpp:89]   --->   Operation 119 'icmp' 'icmp_ln89_127' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_156)   --->   "%select_ln89_155 = select i1 %icmp_ln89_127, i32 2147483648, i32 0" [bnn.cpp:89]   --->   Operation 120 'select' 'select_ln89_155' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (1.54ns)   --->   "%icmp_ln89_128 = icmp_slt  i12 %input_65_val_read, i12 1" [bnn.cpp:89]   --->   Operation 121 'icmp' 'icmp_ln89_128' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_156)   --->   "%select_ln90_3 = select i1 %icmp_ln89_127, i32 3221225472, i32 1073741824" [bnn.cpp:90]   --->   Operation 122 'select' 'select_ln90_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln89_156 = select i1 %icmp_ln89_128, i32 %select_ln90_3, i32 %select_ln89_155" [bnn.cpp:89]   --->   Operation 123 'select' 'select_ln89_156' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (1.54ns)   --->   "%icmp_ln89_129 = icmp_slt  i12 %input_66_val_read, i12 1" [bnn.cpp:89]   --->   Operation 124 'icmp' 'icmp_ln89_129' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %select_ln89_156, i32 30, i32 31" [bnn.cpp:90]   --->   Operation 125 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%or_ln90_117 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %tmp_117, i30 536870912" [bnn.cpp:90]   --->   Operation 126 'bitconcatenate' 'or_ln90_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.69ns)   --->   "%select_ln89_157 = select i1 %icmp_ln89_129, i32 %or_ln90_117, i32 %select_ln89_156" [bnn.cpp:89]   --->   Operation 127 'select' 'select_ln89_157' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (1.54ns)   --->   "%icmp_ln89_130 = icmp_slt  i12 %input_67_val_read, i12 1" [bnn.cpp:89]   --->   Operation 128 'icmp' 'icmp_ln89_130' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %select_ln89_157, i32 29, i32 31" [bnn.cpp:90]   --->   Operation 129 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%or_ln90_118 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i3.i29, i3 %tmp_118, i29 268435456" [bnn.cpp:90]   --->   Operation 130 'bitconcatenate' 'or_ln90_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.69ns)   --->   "%select_ln89_158 = select i1 %icmp_ln89_130, i32 %or_ln90_118, i32 %select_ln89_157" [bnn.cpp:89]   --->   Operation 131 'select' 'select_ln89_158' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (1.54ns)   --->   "%icmp_ln89_131 = icmp_slt  i12 %input_68_val_read, i12 1" [bnn.cpp:89]   --->   Operation 132 'icmp' 'icmp_ln89_131' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %select_ln89_158, i32 28, i32 31" [bnn.cpp:90]   --->   Operation 133 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%or_ln90_119 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i4.i28, i4 %tmp_119, i28 134217728" [bnn.cpp:90]   --->   Operation 134 'bitconcatenate' 'or_ln90_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.69ns)   --->   "%select_ln89_159 = select i1 %icmp_ln89_131, i32 %or_ln90_119, i32 %select_ln89_158" [bnn.cpp:89]   --->   Operation 135 'select' 'select_ln89_159' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (1.54ns)   --->   "%icmp_ln89_132 = icmp_slt  i12 %input_69_val_read, i12 1" [bnn.cpp:89]   --->   Operation 136 'icmp' 'icmp_ln89_132' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %select_ln89_159, i32 27, i32 31" [bnn.cpp:90]   --->   Operation 137 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%or_ln90_120 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i5.i27, i5 %tmp_120, i27 67108864" [bnn.cpp:90]   --->   Operation 138 'bitconcatenate' 'or_ln90_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.69ns)   --->   "%select_ln89_160 = select i1 %icmp_ln89_132, i32 %or_ln90_120, i32 %select_ln89_159" [bnn.cpp:89]   --->   Operation 139 'select' 'select_ln89_160' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (1.54ns)   --->   "%icmp_ln89_133 = icmp_slt  i12 %input_70_val_read, i12 1" [bnn.cpp:89]   --->   Operation 140 'icmp' 'icmp_ln89_133' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %select_ln89_160, i32 26, i32 31" [bnn.cpp:90]   --->   Operation 141 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln90_99 = trunc i32 %select_ln89_160" [bnn.cpp:90]   --->   Operation 142 'trunc' 'trunc_ln90_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%or_ln90_121 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i1.i25, i6 %tmp_121, i1 1, i25 %trunc_ln90_99" [bnn.cpp:90]   --->   Operation 143 'bitconcatenate' 'or_ln90_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.69ns)   --->   "%select_ln89_161 = select i1 %icmp_ln89_133, i32 %or_ln90_121, i32 %select_ln89_160" [bnn.cpp:89]   --->   Operation 144 'select' 'select_ln89_161' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (1.54ns)   --->   "%icmp_ln89_134 = icmp_slt  i12 %input_71_val_read, i12 1" [bnn.cpp:89]   --->   Operation 145 'icmp' 'icmp_ln89_134' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %select_ln89_161, i32 25, i32 31" [bnn.cpp:90]   --->   Operation 146 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln90_100 = trunc i32 %select_ln89_161" [bnn.cpp:90]   --->   Operation 147 'trunc' 'trunc_ln90_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%or_ln90_122 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i1.i24, i7 %tmp_122, i1 1, i24 %trunc_ln90_100" [bnn.cpp:90]   --->   Operation 148 'bitconcatenate' 'or_ln90_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.69ns)   --->   "%select_ln89_162 = select i1 %icmp_ln89_134, i32 %or_ln90_122, i32 %select_ln89_161" [bnn.cpp:89]   --->   Operation 149 'select' 'select_ln89_162' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_107)   --->   "%or_ln89_105 = or i1 %icmp_ln89_131, i1 %icmp_ln89_132" [bnn.cpp:89]   --->   Operation 150 'or' 'or_ln89_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_107)   --->   "%or_ln89_106 = or i1 %icmp_ln89_134, i1 %icmp_ln89_133" [bnn.cpp:89]   --->   Operation 151 'or' 'or_ln89_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_107 = or i1 %or_ln89_106, i1 %or_ln89_105" [bnn.cpp:89]   --->   Operation 152 'or' 'or_ln89_107' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (1.54ns)   --->   "%icmp_ln89_135 = icmp_slt  i12 %input_72_val_read, i12 1" [bnn.cpp:89]   --->   Operation 153 'icmp' 'icmp_ln89_135' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %select_ln89_162, i32 24, i32 31" [bnn.cpp:90]   --->   Operation 154 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln90_101 = trunc i32 %select_ln89_162" [bnn.cpp:90]   --->   Operation 155 'trunc' 'trunc_ln90_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_131)   --->   "%or_ln89_130 = or i1 %icmp_ln89_128, i1 %icmp_ln89_130" [bnn.cpp:89]   --->   Operation 156 'or' 'or_ln89_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_131 = or i1 %or_ln89_130, i1 %icmp_ln89_127" [bnn.cpp:89]   --->   Operation 157 'or' 'or_ln89_131' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (1.54ns)   --->   "%icmp_ln89_159 = icmp_slt  i12 %input_96_val_read, i12 1" [bnn.cpp:89]   --->   Operation 158 'icmp' 'icmp_ln89_159' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_196)   --->   "%select_ln89_195 = select i1 %icmp_ln89_159, i32 2147483648, i32 0" [bnn.cpp:89]   --->   Operation 159 'select' 'select_ln89_195' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (1.54ns)   --->   "%icmp_ln89_160 = icmp_slt  i12 %input_97_val_read, i12 1" [bnn.cpp:89]   --->   Operation 160 'icmp' 'icmp_ln89_160' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_196)   --->   "%select_ln90_4 = select i1 %icmp_ln89_159, i32 3221225472, i32 1073741824" [bnn.cpp:90]   --->   Operation 161 'select' 'select_ln90_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln89_196 = select i1 %icmp_ln89_160, i32 %select_ln90_4, i32 %select_ln89_195" [bnn.cpp:89]   --->   Operation 162 'select' 'select_ln89_196' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (1.54ns)   --->   "%icmp_ln89_161 = icmp_slt  i12 %input_98_val_read, i12 1" [bnn.cpp:89]   --->   Operation 163 'icmp' 'icmp_ln89_161' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_147 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %select_ln89_196, i32 30, i32 31" [bnn.cpp:90]   --->   Operation 164 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%or_ln90_147 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %tmp_147, i30 536870912" [bnn.cpp:90]   --->   Operation 165 'bitconcatenate' 'or_ln90_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.69ns)   --->   "%select_ln89_197 = select i1 %icmp_ln89_161, i32 %or_ln90_147, i32 %select_ln89_196" [bnn.cpp:89]   --->   Operation 166 'select' 'select_ln89_197' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (1.54ns)   --->   "%icmp_ln89_162 = icmp_slt  i12 %input_99_val_read, i12 1" [bnn.cpp:89]   --->   Operation 167 'icmp' 'icmp_ln89_162' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_148 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %select_ln89_197, i32 29, i32 31" [bnn.cpp:90]   --->   Operation 168 'partselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%or_ln90_148 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i3.i29, i3 %tmp_148, i29 268435456" [bnn.cpp:90]   --->   Operation 169 'bitconcatenate' 'or_ln90_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.69ns)   --->   "%select_ln89_198 = select i1 %icmp_ln89_162, i32 %or_ln90_148, i32 %select_ln89_197" [bnn.cpp:89]   --->   Operation 170 'select' 'select_ln89_198' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (1.54ns)   --->   "%icmp_ln89_163 = icmp_slt  i12 %input_100_val_read, i12 1" [bnn.cpp:89]   --->   Operation 171 'icmp' 'icmp_ln89_163' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_149 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %select_ln89_198, i32 28, i32 31" [bnn.cpp:90]   --->   Operation 172 'partselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%or_ln90_149 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i4.i28, i4 %tmp_149, i28 134217728" [bnn.cpp:90]   --->   Operation 173 'bitconcatenate' 'or_ln90_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.69ns)   --->   "%select_ln89_199 = select i1 %icmp_ln89_163, i32 %or_ln90_149, i32 %select_ln89_198" [bnn.cpp:89]   --->   Operation 174 'select' 'select_ln89_199' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (1.54ns)   --->   "%icmp_ln89_164 = icmp_slt  i12 %input_101_val_read, i12 1" [bnn.cpp:89]   --->   Operation 175 'icmp' 'icmp_ln89_164' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_150 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %select_ln89_199, i32 27, i32 31" [bnn.cpp:90]   --->   Operation 176 'partselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%or_ln90_150 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i5.i27, i5 %tmp_150, i27 67108864" [bnn.cpp:90]   --->   Operation 177 'bitconcatenate' 'or_ln90_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.69ns)   --->   "%select_ln89_200 = select i1 %icmp_ln89_164, i32 %or_ln90_150, i32 %select_ln89_199" [bnn.cpp:89]   --->   Operation 178 'select' 'select_ln89_200' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (1.54ns)   --->   "%icmp_ln89_165 = icmp_slt  i12 %input_102_val_read, i12 1" [bnn.cpp:89]   --->   Operation 179 'icmp' 'icmp_ln89_165' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_151 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %select_ln89_200, i32 26, i32 31" [bnn.cpp:90]   --->   Operation 180 'partselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln90_124 = trunc i32 %select_ln89_200" [bnn.cpp:90]   --->   Operation 181 'trunc' 'trunc_ln90_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%or_ln90_151 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i1.i25, i6 %tmp_151, i1 1, i25 %trunc_ln90_124" [bnn.cpp:90]   --->   Operation 182 'bitconcatenate' 'or_ln90_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.69ns)   --->   "%select_ln89_201 = select i1 %icmp_ln89_165, i32 %or_ln90_151, i32 %select_ln89_200" [bnn.cpp:89]   --->   Operation 183 'select' 'select_ln89_201' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (1.54ns)   --->   "%icmp_ln89_166 = icmp_slt  i12 %input_103_val_read, i12 1" [bnn.cpp:89]   --->   Operation 184 'icmp' 'icmp_ln89_166' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_152 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %select_ln89_201, i32 25, i32 31" [bnn.cpp:90]   --->   Operation 185 'partselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln90_125 = trunc i32 %select_ln89_201" [bnn.cpp:90]   --->   Operation 186 'trunc' 'trunc_ln90_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%or_ln90_152 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i1.i24, i7 %tmp_152, i1 1, i24 %trunc_ln90_125" [bnn.cpp:90]   --->   Operation 187 'bitconcatenate' 'or_ln90_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.69ns)   --->   "%select_ln89_202 = select i1 %icmp_ln89_166, i32 %or_ln90_152, i32 %select_ln89_201" [bnn.cpp:89]   --->   Operation 188 'select' 'select_ln89_202' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_138)   --->   "%or_ln89_136 = or i1 %icmp_ln89_163, i1 %icmp_ln89_164" [bnn.cpp:89]   --->   Operation 189 'or' 'or_ln89_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_138)   --->   "%or_ln89_137 = or i1 %icmp_ln89_166, i1 %icmp_ln89_165" [bnn.cpp:89]   --->   Operation 190 'or' 'or_ln89_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_138 = or i1 %or_ln89_137, i1 %or_ln89_136" [bnn.cpp:89]   --->   Operation 191 'or' 'or_ln89_138' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (1.54ns)   --->   "%icmp_ln89_167 = icmp_slt  i12 %input_104_val_read, i12 1" [bnn.cpp:89]   --->   Operation 192 'icmp' 'icmp_ln89_167' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_153 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %select_ln89_202, i32 24, i32 31" [bnn.cpp:90]   --->   Operation 193 'partselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln90_126 = trunc i32 %select_ln89_202" [bnn.cpp:90]   --->   Operation 194 'trunc' 'trunc_ln90_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node or_ln93_27)   --->   "%or_ln93_26 = or i1 %icmp_ln89_160, i1 %icmp_ln89_162" [bnn.cpp:93]   --->   Operation 195 'or' 'or_ln93_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln93_27 = or i1 %or_ln93_26, i1 %icmp_ln89_159" [bnn.cpp:93]   --->   Operation 196 'or' 'or_ln93_27' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.13>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%input_112_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_112_val" [bnn.cpp:89]   --->   Operation 197 'read' 'input_112_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%input_111_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_111_val" [bnn.cpp:89]   --->   Operation 198 'read' 'input_111_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%input_110_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_110_val" [bnn.cpp:89]   --->   Operation 199 'read' 'input_110_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%input_109_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_109_val" [bnn.cpp:89]   --->   Operation 200 'read' 'input_109_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%input_108_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_108_val" [bnn.cpp:89]   --->   Operation 201 'read' 'input_108_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%input_107_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_107_val" [bnn.cpp:89]   --->   Operation 202 'read' 'input_107_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%input_106_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_106_val" [bnn.cpp:89]   --->   Operation 203 'read' 'input_106_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%input_105_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_105_val" [bnn.cpp:89]   --->   Operation 204 'read' 'input_105_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%input_80_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_80_val" [bnn.cpp:89]   --->   Operation 205 'read' 'input_80_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%input_79_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_79_val" [bnn.cpp:89]   --->   Operation 206 'read' 'input_79_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%input_78_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_78_val" [bnn.cpp:89]   --->   Operation 207 'read' 'input_78_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%input_77_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_77_val" [bnn.cpp:89]   --->   Operation 208 'read' 'input_77_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%input_76_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_76_val" [bnn.cpp:89]   --->   Operation 209 'read' 'input_76_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%input_75_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_75_val" [bnn.cpp:89]   --->   Operation 210 'read' 'input_75_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%input_74_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_74_val" [bnn.cpp:89]   --->   Operation 211 'read' 'input_74_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%input_73_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_73_val" [bnn.cpp:89]   --->   Operation 212 'read' 'input_73_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%input_48_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_48_val" [bnn.cpp:89]   --->   Operation 213 'read' 'input_48_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%input_47_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_47_val" [bnn.cpp:89]   --->   Operation 214 'read' 'input_47_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%input_46_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_46_val" [bnn.cpp:89]   --->   Operation 215 'read' 'input_46_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%input_45_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_45_val" [bnn.cpp:89]   --->   Operation 216 'read' 'input_45_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%input_44_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_44_val" [bnn.cpp:89]   --->   Operation 217 'read' 'input_44_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%input_43_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_43_val" [bnn.cpp:89]   --->   Operation 218 'read' 'input_43_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%input_42_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_42_val" [bnn.cpp:89]   --->   Operation 219 'read' 'input_42_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%input_41_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_41_val" [bnn.cpp:89]   --->   Operation 220 'read' 'input_41_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%input_16_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_16_val" [bnn.cpp:89]   --->   Operation 221 'read' 'input_16_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%input_15_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_15_val" [bnn.cpp:89]   --->   Operation 222 'read' 'input_15_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%input_14_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_14_val" [bnn.cpp:89]   --->   Operation 223 'read' 'input_14_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%input_13_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_13_val" [bnn.cpp:89]   --->   Operation 224 'read' 'input_13_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%input_12_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_12_val" [bnn.cpp:89]   --->   Operation 225 'read' 'input_12_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%input_11_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_11_val" [bnn.cpp:89]   --->   Operation 226 'read' 'input_11_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%input_10_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_10_val" [bnn.cpp:89]   --->   Operation 227 'read' 'input_10_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%input_9_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_9_val" [bnn.cpp:89]   --->   Operation 228 'read' 'input_9_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln89_83 = select i1 %or_ln89_45, i32 %select_ln89_82, i32 %select_ln89_78" [bnn.cpp:89]   --->   Operation 229 'select' 'select_ln89_83' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%or_ln90_63 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i1.i23, i8 %tmp_63, i1 1, i23 %trunc_ln90_51" [bnn.cpp:90]   --->   Operation 230 'bitconcatenate' 'or_ln90_63' <Predicate = (icmp_ln89_71)> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.69ns)   --->   "%select_ln89_84 = select i1 %icmp_ln89_71, i32 %or_ln90_63, i32 %select_ln89_82" [bnn.cpp:89]   --->   Operation 231 'select' 'select_ln89_84' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (1.54ns)   --->   "%icmp_ln89_72 = icmp_slt  i12 %input_9_val_read, i12 1" [bnn.cpp:89]   --->   Operation 232 'icmp' 'icmp_ln89_72' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %select_ln89_84, i32 23, i32 31" [bnn.cpp:90]   --->   Operation 233 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln90_52 = trunc i32 %select_ln89_84" [bnn.cpp:90]   --->   Operation 234 'trunc' 'trunc_ln90_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%or_ln90_64 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i9.i1.i22, i9 %tmp_64, i1 1, i22 %trunc_ln90_52" [bnn.cpp:90]   --->   Operation 235 'bitconcatenate' 'or_ln90_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.69ns)   --->   "%select_ln89_85 = select i1 %icmp_ln89_72, i32 %or_ln90_64, i32 %select_ln89_84" [bnn.cpp:89]   --->   Operation 236 'select' 'select_ln89_85' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (1.54ns)   --->   "%icmp_ln89_73 = icmp_slt  i12 %input_10_val_read, i12 1" [bnn.cpp:89]   --->   Operation 237 'icmp' 'icmp_ln89_73' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %select_ln89_85, i32 22, i32 31" [bnn.cpp:90]   --->   Operation 238 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln90_53 = trunc i32 %select_ln89_85" [bnn.cpp:90]   --->   Operation 239 'trunc' 'trunc_ln90_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%or_ln90_65 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i10.i1.i21, i10 %tmp_65, i1 1, i21 %trunc_ln90_53" [bnn.cpp:90]   --->   Operation 240 'bitconcatenate' 'or_ln90_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.69ns)   --->   "%select_ln89_86 = select i1 %icmp_ln89_73, i32 %or_ln90_65, i32 %select_ln89_85" [bnn.cpp:89]   --->   Operation 241 'select' 'select_ln89_86' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (1.54ns)   --->   "%icmp_ln89_74 = icmp_slt  i12 %input_11_val_read, i12 1" [bnn.cpp:89]   --->   Operation 242 'icmp' 'icmp_ln89_74' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %select_ln89_86, i32 21, i32 31" [bnn.cpp:90]   --->   Operation 243 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln90_54 = trunc i32 %select_ln89_86" [bnn.cpp:90]   --->   Operation 244 'trunc' 'trunc_ln90_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%or_ln90_66 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i1.i20, i11 %tmp_66, i1 1, i20 %trunc_ln90_54" [bnn.cpp:90]   --->   Operation 245 'bitconcatenate' 'or_ln90_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.69ns)   --->   "%select_ln89_87 = select i1 %icmp_ln89_74, i32 %or_ln90_66, i32 %select_ln89_86" [bnn.cpp:89]   --->   Operation 246 'select' 'select_ln89_87' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (1.54ns)   --->   "%icmp_ln89_75 = icmp_slt  i12 %input_12_val_read, i12 1" [bnn.cpp:89]   --->   Operation 247 'icmp' 'icmp_ln89_75' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %select_ln89_87, i32 20, i32 31" [bnn.cpp:90]   --->   Operation 248 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln90_55 = trunc i32 %select_ln89_87" [bnn.cpp:90]   --->   Operation 249 'trunc' 'trunc_ln90_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%or_ln90_67 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i12.i1.i19, i12 %tmp_67, i1 1, i19 %trunc_ln90_55" [bnn.cpp:90]   --->   Operation 250 'bitconcatenate' 'or_ln90_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.69ns)   --->   "%select_ln89_88 = select i1 %icmp_ln89_75, i32 %or_ln90_67, i32 %select_ln89_87" [bnn.cpp:89]   --->   Operation 251 'select' 'select_ln89_88' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (1.54ns)   --->   "%icmp_ln89_76 = icmp_slt  i12 %input_13_val_read, i12 1" [bnn.cpp:89]   --->   Operation 252 'icmp' 'icmp_ln89_76' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %select_ln89_88, i32 19, i32 31" [bnn.cpp:90]   --->   Operation 253 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln90_56 = trunc i32 %select_ln89_88" [bnn.cpp:90]   --->   Operation 254 'trunc' 'trunc_ln90_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%or_ln90_68 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i1.i18, i13 %tmp_68, i1 1, i18 %trunc_ln90_56" [bnn.cpp:90]   --->   Operation 255 'bitconcatenate' 'or_ln90_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.69ns)   --->   "%select_ln89_89 = select i1 %icmp_ln89_76, i32 %or_ln90_68, i32 %select_ln89_88" [bnn.cpp:89]   --->   Operation 256 'select' 'select_ln89_89' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (1.54ns)   --->   "%icmp_ln89_77 = icmp_slt  i12 %input_14_val_read, i12 1" [bnn.cpp:89]   --->   Operation 257 'icmp' 'icmp_ln89_77' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %select_ln89_89, i32 18, i32 31" [bnn.cpp:90]   --->   Operation 258 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln90_57 = trunc i32 %select_ln89_89" [bnn.cpp:90]   --->   Operation 259 'trunc' 'trunc_ln90_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%or_ln90_69 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i14.i1.i17, i14 %tmp_69, i1 1, i17 %trunc_ln90_57" [bnn.cpp:90]   --->   Operation 260 'bitconcatenate' 'or_ln90_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.69ns)   --->   "%select_ln89_90 = select i1 %icmp_ln89_77, i32 %or_ln90_69, i32 %select_ln89_89" [bnn.cpp:89]   --->   Operation 261 'select' 'select_ln89_90' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (1.54ns)   --->   "%icmp_ln89_78 = icmp_slt  i12 %input_15_val_read, i12 1" [bnn.cpp:89]   --->   Operation 262 'icmp' 'icmp_ln89_78' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %select_ln89_90, i32 17, i32 31" [bnn.cpp:90]   --->   Operation 263 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln90_58 = trunc i32 %select_ln89_90" [bnn.cpp:90]   --->   Operation 264 'trunc' 'trunc_ln90_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%or_ln90_70 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i1.i16, i15 %tmp_70, i1 1, i16 %trunc_ln90_58" [bnn.cpp:90]   --->   Operation 265 'bitconcatenate' 'or_ln90_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.69ns)   --->   "%select_ln89_91 = select i1 %icmp_ln89_78, i32 %or_ln90_70, i32 %select_ln89_90" [bnn.cpp:89]   --->   Operation 266 'select' 'select_ln89_91' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_48)   --->   "%or_ln89_46 = or i1 %icmp_ln89_75, i1 %icmp_ln89_76" [bnn.cpp:89]   --->   Operation 267 'or' 'or_ln89_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_48)   --->   "%or_ln89_47 = or i1 %icmp_ln89_78, i1 %icmp_ln89_77" [bnn.cpp:89]   --->   Operation 268 'or' 'or_ln89_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_48 = or i1 %or_ln89_47, i1 %or_ln89_46" [bnn.cpp:89]   --->   Operation 269 'or' 'or_ln89_48' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_93)   --->   "%select_ln89_92 = select i1 %or_ln89_48, i32 %select_ln89_91, i32 %select_ln89_87" [bnn.cpp:89]   --->   Operation 270 'select' 'select_ln89_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_52)   --->   "%or_ln89_49 = or i1 %icmp_ln89_74, i1 %icmp_ln89_73" [bnn.cpp:89]   --->   Operation 271 'or' 'or_ln89_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_52)   --->   "%or_ln89_50 = or i1 %icmp_ln89_71, i1 %or_ln89_48" [bnn.cpp:89]   --->   Operation 272 'or' 'or_ln89_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_52)   --->   "%or_ln89_51 = or i1 %or_ln89_50, i1 %icmp_ln89_72" [bnn.cpp:89]   --->   Operation 273 'or' 'or_ln89_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_52 = or i1 %or_ln89_51, i1 %or_ln89_49" [bnn.cpp:89]   --->   Operation 274 'or' 'or_ln89_52' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln89_93 = select i1 %or_ln89_52, i32 %select_ln89_92, i32 %select_ln89_83" [bnn.cpp:89]   --->   Operation 275 'select' 'select_ln89_93' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (1.54ns)   --->   "%icmp_ln89_79 = icmp_slt  i12 %input_16_val_read, i12 1" [bnn.cpp:89]   --->   Operation 276 'icmp' 'icmp_ln89_79' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %select_ln89_91, i32 16, i32 31" [bnn.cpp:90]   --->   Operation 277 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln90_59 = trunc i32 %select_ln89_91" [bnn.cpp:90]   --->   Operation 278 'trunc' 'trunc_ln90_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln89_123 = select i1 %or_ln89_76, i32 %select_ln89_122, i32 %select_ln89_118" [bnn.cpp:89]   --->   Operation 279 'select' 'select_ln89_123' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%or_ln90_93 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i1.i23, i8 %tmp_93, i1 1, i23 %trunc_ln90_76" [bnn.cpp:90]   --->   Operation 280 'bitconcatenate' 'or_ln90_93' <Predicate = (icmp_ln89_103)> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.69ns)   --->   "%select_ln89_124 = select i1 %icmp_ln89_103, i32 %or_ln90_93, i32 %select_ln89_122" [bnn.cpp:89]   --->   Operation 281 'select' 'select_ln89_124' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 282 [1/1] (1.54ns)   --->   "%icmp_ln89_104 = icmp_slt  i12 %input_41_val_read, i12 1" [bnn.cpp:89]   --->   Operation 282 'icmp' 'icmp_ln89_104' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %select_ln89_124, i32 23, i32 31" [bnn.cpp:90]   --->   Operation 283 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln90_77 = trunc i32 %select_ln89_124" [bnn.cpp:90]   --->   Operation 284 'trunc' 'trunc_ln90_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%or_ln90_94 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i9.i1.i22, i9 %tmp_94, i1 1, i22 %trunc_ln90_77" [bnn.cpp:90]   --->   Operation 285 'bitconcatenate' 'or_ln90_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.69ns)   --->   "%select_ln89_125 = select i1 %icmp_ln89_104, i32 %or_ln90_94, i32 %select_ln89_124" [bnn.cpp:89]   --->   Operation 286 'select' 'select_ln89_125' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (1.54ns)   --->   "%icmp_ln89_105 = icmp_slt  i12 %input_42_val_read, i12 1" [bnn.cpp:89]   --->   Operation 287 'icmp' 'icmp_ln89_105' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %select_ln89_125, i32 22, i32 31" [bnn.cpp:90]   --->   Operation 288 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln90_78 = trunc i32 %select_ln89_125" [bnn.cpp:90]   --->   Operation 289 'trunc' 'trunc_ln90_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%or_ln90_95 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i10.i1.i21, i10 %tmp_95, i1 1, i21 %trunc_ln90_78" [bnn.cpp:90]   --->   Operation 290 'bitconcatenate' 'or_ln90_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.69ns)   --->   "%select_ln89_126 = select i1 %icmp_ln89_105, i32 %or_ln90_95, i32 %select_ln89_125" [bnn.cpp:89]   --->   Operation 291 'select' 'select_ln89_126' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (1.54ns)   --->   "%icmp_ln89_106 = icmp_slt  i12 %input_43_val_read, i12 1" [bnn.cpp:89]   --->   Operation 292 'icmp' 'icmp_ln89_106' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %select_ln89_126, i32 21, i32 31" [bnn.cpp:90]   --->   Operation 293 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln90_79 = trunc i32 %select_ln89_126" [bnn.cpp:90]   --->   Operation 294 'trunc' 'trunc_ln90_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%or_ln90_96 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i1.i20, i11 %tmp_96, i1 1, i20 %trunc_ln90_79" [bnn.cpp:90]   --->   Operation 295 'bitconcatenate' 'or_ln90_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.69ns)   --->   "%select_ln89_127 = select i1 %icmp_ln89_106, i32 %or_ln90_96, i32 %select_ln89_126" [bnn.cpp:89]   --->   Operation 296 'select' 'select_ln89_127' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (1.54ns)   --->   "%icmp_ln89_107 = icmp_slt  i12 %input_44_val_read, i12 1" [bnn.cpp:89]   --->   Operation 297 'icmp' 'icmp_ln89_107' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %select_ln89_127, i32 20, i32 31" [bnn.cpp:90]   --->   Operation 298 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln90_80 = trunc i32 %select_ln89_127" [bnn.cpp:90]   --->   Operation 299 'trunc' 'trunc_ln90_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%or_ln90_97 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i12.i1.i19, i12 %tmp_97, i1 1, i19 %trunc_ln90_80" [bnn.cpp:90]   --->   Operation 300 'bitconcatenate' 'or_ln90_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.69ns)   --->   "%select_ln89_128 = select i1 %icmp_ln89_107, i32 %or_ln90_97, i32 %select_ln89_127" [bnn.cpp:89]   --->   Operation 301 'select' 'select_ln89_128' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (1.54ns)   --->   "%icmp_ln89_108 = icmp_slt  i12 %input_45_val_read, i12 1" [bnn.cpp:89]   --->   Operation 302 'icmp' 'icmp_ln89_108' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %select_ln89_128, i32 19, i32 31" [bnn.cpp:90]   --->   Operation 303 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln90_81 = trunc i32 %select_ln89_128" [bnn.cpp:90]   --->   Operation 304 'trunc' 'trunc_ln90_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%or_ln90_98 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i1.i18, i13 %tmp_98, i1 1, i18 %trunc_ln90_81" [bnn.cpp:90]   --->   Operation 305 'bitconcatenate' 'or_ln90_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.69ns)   --->   "%select_ln89_129 = select i1 %icmp_ln89_108, i32 %or_ln90_98, i32 %select_ln89_128" [bnn.cpp:89]   --->   Operation 306 'select' 'select_ln89_129' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (1.54ns)   --->   "%icmp_ln89_109 = icmp_slt  i12 %input_46_val_read, i12 1" [bnn.cpp:89]   --->   Operation 307 'icmp' 'icmp_ln89_109' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %select_ln89_129, i32 18, i32 31" [bnn.cpp:90]   --->   Operation 308 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln90_82 = trunc i32 %select_ln89_129" [bnn.cpp:90]   --->   Operation 309 'trunc' 'trunc_ln90_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%or_ln90_99 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i14.i1.i17, i14 %tmp_99, i1 1, i17 %trunc_ln90_82" [bnn.cpp:90]   --->   Operation 310 'bitconcatenate' 'or_ln90_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.69ns)   --->   "%select_ln89_130 = select i1 %icmp_ln89_109, i32 %or_ln90_99, i32 %select_ln89_129" [bnn.cpp:89]   --->   Operation 311 'select' 'select_ln89_130' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (1.54ns)   --->   "%icmp_ln89_110 = icmp_slt  i12 %input_47_val_read, i12 1" [bnn.cpp:89]   --->   Operation 312 'icmp' 'icmp_ln89_110' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %select_ln89_130, i32 17, i32 31" [bnn.cpp:90]   --->   Operation 313 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln90_83 = trunc i32 %select_ln89_130" [bnn.cpp:90]   --->   Operation 314 'trunc' 'trunc_ln90_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%or_ln90_100 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i1.i16, i15 %tmp_100, i1 1, i16 %trunc_ln90_83" [bnn.cpp:90]   --->   Operation 315 'bitconcatenate' 'or_ln90_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.69ns)   --->   "%select_ln89_131 = select i1 %icmp_ln89_110, i32 %or_ln90_100, i32 %select_ln89_130" [bnn.cpp:89]   --->   Operation 316 'select' 'select_ln89_131' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_79)   --->   "%or_ln89_77 = or i1 %icmp_ln89_107, i1 %icmp_ln89_108" [bnn.cpp:89]   --->   Operation 317 'or' 'or_ln89_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_79)   --->   "%or_ln89_78 = or i1 %icmp_ln89_110, i1 %icmp_ln89_109" [bnn.cpp:89]   --->   Operation 318 'or' 'or_ln89_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_79 = or i1 %or_ln89_78, i1 %or_ln89_77" [bnn.cpp:89]   --->   Operation 319 'or' 'or_ln89_79' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_133)   --->   "%select_ln89_132 = select i1 %or_ln89_79, i32 %select_ln89_131, i32 %select_ln89_127" [bnn.cpp:89]   --->   Operation 320 'select' 'select_ln89_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_83)   --->   "%or_ln89_80 = or i1 %icmp_ln89_106, i1 %icmp_ln89_105" [bnn.cpp:89]   --->   Operation 321 'or' 'or_ln89_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_83)   --->   "%or_ln89_81 = or i1 %icmp_ln89_103, i1 %or_ln89_79" [bnn.cpp:89]   --->   Operation 322 'or' 'or_ln89_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_83)   --->   "%or_ln89_82 = or i1 %or_ln89_81, i1 %icmp_ln89_104" [bnn.cpp:89]   --->   Operation 323 'or' 'or_ln89_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_83 = or i1 %or_ln89_82, i1 %or_ln89_80" [bnn.cpp:89]   --->   Operation 324 'or' 'or_ln89_83' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln89_133 = select i1 %or_ln89_83, i32 %select_ln89_132, i32 %select_ln89_123" [bnn.cpp:89]   --->   Operation 325 'select' 'select_ln89_133' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (1.54ns)   --->   "%icmp_ln89_111 = icmp_slt  i12 %input_48_val_read, i12 1" [bnn.cpp:89]   --->   Operation 326 'icmp' 'icmp_ln89_111' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %select_ln89_131, i32 16, i32 31" [bnn.cpp:90]   --->   Operation 327 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln90_84 = trunc i32 %select_ln89_131" [bnn.cpp:90]   --->   Operation 328 'trunc' 'trunc_ln90_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln89_163 = select i1 %or_ln89_107, i32 %select_ln89_162, i32 %select_ln89_158" [bnn.cpp:89]   --->   Operation 329 'select' 'select_ln89_163' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%or_ln90_123 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i1.i23, i8 %tmp_123, i1 1, i23 %trunc_ln90_101" [bnn.cpp:90]   --->   Operation 330 'bitconcatenate' 'or_ln90_123' <Predicate = (icmp_ln89_135)> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.69ns)   --->   "%select_ln89_164 = select i1 %icmp_ln89_135, i32 %or_ln90_123, i32 %select_ln89_162" [bnn.cpp:89]   --->   Operation 331 'select' 'select_ln89_164' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 332 [1/1] (1.54ns)   --->   "%icmp_ln89_136 = icmp_slt  i12 %input_73_val_read, i12 1" [bnn.cpp:89]   --->   Operation 332 'icmp' 'icmp_ln89_136' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %select_ln89_164, i32 23, i32 31" [bnn.cpp:90]   --->   Operation 333 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln90_102 = trunc i32 %select_ln89_164" [bnn.cpp:90]   --->   Operation 334 'trunc' 'trunc_ln90_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%or_ln90_124 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i9.i1.i22, i9 %tmp_124, i1 1, i22 %trunc_ln90_102" [bnn.cpp:90]   --->   Operation 335 'bitconcatenate' 'or_ln90_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.69ns)   --->   "%select_ln89_165 = select i1 %icmp_ln89_136, i32 %or_ln90_124, i32 %select_ln89_164" [bnn.cpp:89]   --->   Operation 336 'select' 'select_ln89_165' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (1.54ns)   --->   "%icmp_ln89_137 = icmp_slt  i12 %input_74_val_read, i12 1" [bnn.cpp:89]   --->   Operation 337 'icmp' 'icmp_ln89_137' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %select_ln89_165, i32 22, i32 31" [bnn.cpp:90]   --->   Operation 338 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln90_103 = trunc i32 %select_ln89_165" [bnn.cpp:90]   --->   Operation 339 'trunc' 'trunc_ln90_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%or_ln90_125 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i10.i1.i21, i10 %tmp_125, i1 1, i21 %trunc_ln90_103" [bnn.cpp:90]   --->   Operation 340 'bitconcatenate' 'or_ln90_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.69ns)   --->   "%select_ln89_166 = select i1 %icmp_ln89_137, i32 %or_ln90_125, i32 %select_ln89_165" [bnn.cpp:89]   --->   Operation 341 'select' 'select_ln89_166' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 342 [1/1] (1.54ns)   --->   "%icmp_ln89_138 = icmp_slt  i12 %input_75_val_read, i12 1" [bnn.cpp:89]   --->   Operation 342 'icmp' 'icmp_ln89_138' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %select_ln89_166, i32 21, i32 31" [bnn.cpp:90]   --->   Operation 343 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln90_104 = trunc i32 %select_ln89_166" [bnn.cpp:90]   --->   Operation 344 'trunc' 'trunc_ln90_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%or_ln90_126 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i1.i20, i11 %tmp_126, i1 1, i20 %trunc_ln90_104" [bnn.cpp:90]   --->   Operation 345 'bitconcatenate' 'or_ln90_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.69ns)   --->   "%select_ln89_167 = select i1 %icmp_ln89_138, i32 %or_ln90_126, i32 %select_ln89_166" [bnn.cpp:89]   --->   Operation 346 'select' 'select_ln89_167' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 347 [1/1] (1.54ns)   --->   "%icmp_ln89_139 = icmp_slt  i12 %input_76_val_read, i12 1" [bnn.cpp:89]   --->   Operation 347 'icmp' 'icmp_ln89_139' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %select_ln89_167, i32 20, i32 31" [bnn.cpp:90]   --->   Operation 348 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln90_105 = trunc i32 %select_ln89_167" [bnn.cpp:90]   --->   Operation 349 'trunc' 'trunc_ln90_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%or_ln90_127 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i12.i1.i19, i12 %tmp_127, i1 1, i19 %trunc_ln90_105" [bnn.cpp:90]   --->   Operation 350 'bitconcatenate' 'or_ln90_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (0.69ns)   --->   "%select_ln89_168 = select i1 %icmp_ln89_139, i32 %or_ln90_127, i32 %select_ln89_167" [bnn.cpp:89]   --->   Operation 351 'select' 'select_ln89_168' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 352 [1/1] (1.54ns)   --->   "%icmp_ln89_140 = icmp_slt  i12 %input_77_val_read, i12 1" [bnn.cpp:89]   --->   Operation 352 'icmp' 'icmp_ln89_140' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_128 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %select_ln89_168, i32 19, i32 31" [bnn.cpp:90]   --->   Operation 353 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln90_106 = trunc i32 %select_ln89_168" [bnn.cpp:90]   --->   Operation 354 'trunc' 'trunc_ln90_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%or_ln90_128 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i1.i18, i13 %tmp_128, i1 1, i18 %trunc_ln90_106" [bnn.cpp:90]   --->   Operation 355 'bitconcatenate' 'or_ln90_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.69ns)   --->   "%select_ln89_169 = select i1 %icmp_ln89_140, i32 %or_ln90_128, i32 %select_ln89_168" [bnn.cpp:89]   --->   Operation 356 'select' 'select_ln89_169' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 357 [1/1] (1.54ns)   --->   "%icmp_ln89_141 = icmp_slt  i12 %input_78_val_read, i12 1" [bnn.cpp:89]   --->   Operation 357 'icmp' 'icmp_ln89_141' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_129 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %select_ln89_169, i32 18, i32 31" [bnn.cpp:90]   --->   Operation 358 'partselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln90_107 = trunc i32 %select_ln89_169" [bnn.cpp:90]   --->   Operation 359 'trunc' 'trunc_ln90_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%or_ln90_129 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i14.i1.i17, i14 %tmp_129, i1 1, i17 %trunc_ln90_107" [bnn.cpp:90]   --->   Operation 360 'bitconcatenate' 'or_ln90_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.69ns)   --->   "%select_ln89_170 = select i1 %icmp_ln89_141, i32 %or_ln90_129, i32 %select_ln89_169" [bnn.cpp:89]   --->   Operation 361 'select' 'select_ln89_170' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 362 [1/1] (1.54ns)   --->   "%icmp_ln89_142 = icmp_slt  i12 %input_79_val_read, i12 1" [bnn.cpp:89]   --->   Operation 362 'icmp' 'icmp_ln89_142' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_130 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %select_ln89_170, i32 17, i32 31" [bnn.cpp:90]   --->   Operation 363 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln90_108 = trunc i32 %select_ln89_170" [bnn.cpp:90]   --->   Operation 364 'trunc' 'trunc_ln90_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%or_ln90_130 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i1.i16, i15 %tmp_130, i1 1, i16 %trunc_ln90_108" [bnn.cpp:90]   --->   Operation 365 'bitconcatenate' 'or_ln90_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.69ns)   --->   "%select_ln89_171 = select i1 %icmp_ln89_142, i32 %or_ln90_130, i32 %select_ln89_170" [bnn.cpp:89]   --->   Operation 366 'select' 'select_ln89_171' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_110)   --->   "%or_ln89_108 = or i1 %icmp_ln89_139, i1 %icmp_ln89_140" [bnn.cpp:89]   --->   Operation 367 'or' 'or_ln89_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_110)   --->   "%or_ln89_109 = or i1 %icmp_ln89_142, i1 %icmp_ln89_141" [bnn.cpp:89]   --->   Operation 368 'or' 'or_ln89_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 369 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_110 = or i1 %or_ln89_109, i1 %or_ln89_108" [bnn.cpp:89]   --->   Operation 369 'or' 'or_ln89_110' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_173)   --->   "%select_ln89_172 = select i1 %or_ln89_110, i32 %select_ln89_171, i32 %select_ln89_167" [bnn.cpp:89]   --->   Operation 370 'select' 'select_ln89_172' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_114)   --->   "%or_ln89_111 = or i1 %icmp_ln89_138, i1 %icmp_ln89_137" [bnn.cpp:89]   --->   Operation 371 'or' 'or_ln89_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_114)   --->   "%or_ln89_112 = or i1 %icmp_ln89_135, i1 %or_ln89_110" [bnn.cpp:89]   --->   Operation 372 'or' 'or_ln89_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_114)   --->   "%or_ln89_113 = or i1 %or_ln89_112, i1 %icmp_ln89_136" [bnn.cpp:89]   --->   Operation 373 'or' 'or_ln89_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 374 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_114 = or i1 %or_ln89_113, i1 %or_ln89_111" [bnn.cpp:89]   --->   Operation 374 'or' 'or_ln89_114' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 375 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln89_173 = select i1 %or_ln89_114, i32 %select_ln89_172, i32 %select_ln89_163" [bnn.cpp:89]   --->   Operation 375 'select' 'select_ln89_173' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 376 [1/1] (1.54ns)   --->   "%icmp_ln89_143 = icmp_slt  i12 %input_80_val_read, i12 1" [bnn.cpp:89]   --->   Operation 376 'icmp' 'icmp_ln89_143' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_131 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %select_ln89_171, i32 16, i32 31" [bnn.cpp:90]   --->   Operation 377 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln90_109 = trunc i32 %select_ln89_171" [bnn.cpp:90]   --->   Operation 378 'trunc' 'trunc_ln90_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln89_203 = select i1 %or_ln89_138, i32 %select_ln89_202, i32 %select_ln89_198" [bnn.cpp:89]   --->   Operation 379 'select' 'select_ln89_203' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%or_ln90_153 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i1.i23, i8 %tmp_153, i1 1, i23 %trunc_ln90_126" [bnn.cpp:90]   --->   Operation 380 'bitconcatenate' 'or_ln90_153' <Predicate = (icmp_ln89_167)> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.69ns)   --->   "%select_ln89_204 = select i1 %icmp_ln89_167, i32 %or_ln90_153, i32 %select_ln89_202" [bnn.cpp:89]   --->   Operation 381 'select' 'select_ln89_204' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 382 [1/1] (1.54ns)   --->   "%icmp_ln89_168 = icmp_slt  i12 %input_105_val_read, i12 1" [bnn.cpp:89]   --->   Operation 382 'icmp' 'icmp_ln89_168' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_154 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %select_ln89_204, i32 23, i32 31" [bnn.cpp:90]   --->   Operation 383 'partselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln90_127 = trunc i32 %select_ln89_204" [bnn.cpp:90]   --->   Operation 384 'trunc' 'trunc_ln90_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%or_ln90_154 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i9.i1.i22, i9 %tmp_154, i1 1, i22 %trunc_ln90_127" [bnn.cpp:90]   --->   Operation 385 'bitconcatenate' 'or_ln90_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.69ns)   --->   "%select_ln89_205 = select i1 %icmp_ln89_168, i32 %or_ln90_154, i32 %select_ln89_204" [bnn.cpp:89]   --->   Operation 386 'select' 'select_ln89_205' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 387 [1/1] (1.54ns)   --->   "%icmp_ln89_169 = icmp_slt  i12 %input_106_val_read, i12 1" [bnn.cpp:89]   --->   Operation 387 'icmp' 'icmp_ln89_169' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_155 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %select_ln89_205, i32 22, i32 31" [bnn.cpp:90]   --->   Operation 388 'partselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln90_128 = trunc i32 %select_ln89_205" [bnn.cpp:90]   --->   Operation 389 'trunc' 'trunc_ln90_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%or_ln90_155 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i10.i1.i21, i10 %tmp_155, i1 1, i21 %trunc_ln90_128" [bnn.cpp:90]   --->   Operation 390 'bitconcatenate' 'or_ln90_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.69ns)   --->   "%select_ln89_206 = select i1 %icmp_ln89_169, i32 %or_ln90_155, i32 %select_ln89_205" [bnn.cpp:89]   --->   Operation 391 'select' 'select_ln89_206' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 392 [1/1] (1.54ns)   --->   "%icmp_ln89_170 = icmp_slt  i12 %input_107_val_read, i12 1" [bnn.cpp:89]   --->   Operation 392 'icmp' 'icmp_ln89_170' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_156 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %select_ln89_206, i32 21, i32 31" [bnn.cpp:90]   --->   Operation 393 'partselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln90_129 = trunc i32 %select_ln89_206" [bnn.cpp:90]   --->   Operation 394 'trunc' 'trunc_ln90_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%or_ln90_156 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i1.i20, i11 %tmp_156, i1 1, i20 %trunc_ln90_129" [bnn.cpp:90]   --->   Operation 395 'bitconcatenate' 'or_ln90_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.69ns)   --->   "%select_ln89_207 = select i1 %icmp_ln89_170, i32 %or_ln90_156, i32 %select_ln89_206" [bnn.cpp:89]   --->   Operation 396 'select' 'select_ln89_207' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 397 [1/1] (1.54ns)   --->   "%icmp_ln89_171 = icmp_slt  i12 %input_108_val_read, i12 1" [bnn.cpp:89]   --->   Operation 397 'icmp' 'icmp_ln89_171' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_157 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %select_ln89_207, i32 20, i32 31" [bnn.cpp:90]   --->   Operation 398 'partselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln90_130 = trunc i32 %select_ln89_207" [bnn.cpp:90]   --->   Operation 399 'trunc' 'trunc_ln90_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%or_ln90_157 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i12.i1.i19, i12 %tmp_157, i1 1, i19 %trunc_ln90_130" [bnn.cpp:90]   --->   Operation 400 'bitconcatenate' 'or_ln90_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.69ns)   --->   "%select_ln89_208 = select i1 %icmp_ln89_171, i32 %or_ln90_157, i32 %select_ln89_207" [bnn.cpp:89]   --->   Operation 401 'select' 'select_ln89_208' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 402 [1/1] (1.54ns)   --->   "%icmp_ln89_172 = icmp_slt  i12 %input_109_val_read, i12 1" [bnn.cpp:89]   --->   Operation 402 'icmp' 'icmp_ln89_172' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_158 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %select_ln89_208, i32 19, i32 31" [bnn.cpp:90]   --->   Operation 403 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%trunc_ln90_131 = trunc i32 %select_ln89_208" [bnn.cpp:90]   --->   Operation 404 'trunc' 'trunc_ln90_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%or_ln90_158 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i1.i18, i13 %tmp_158, i1 1, i18 %trunc_ln90_131" [bnn.cpp:90]   --->   Operation 405 'bitconcatenate' 'or_ln90_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.69ns)   --->   "%select_ln89_209 = select i1 %icmp_ln89_172, i32 %or_ln90_158, i32 %select_ln89_208" [bnn.cpp:89]   --->   Operation 406 'select' 'select_ln89_209' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 407 [1/1] (1.54ns)   --->   "%icmp_ln89_173 = icmp_slt  i12 %input_110_val_read, i12 1" [bnn.cpp:89]   --->   Operation 407 'icmp' 'icmp_ln89_173' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_159 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %select_ln89_209, i32 18, i32 31" [bnn.cpp:90]   --->   Operation 408 'partselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln90_132 = trunc i32 %select_ln89_209" [bnn.cpp:90]   --->   Operation 409 'trunc' 'trunc_ln90_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%or_ln90_159 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i14.i1.i17, i14 %tmp_159, i1 1, i17 %trunc_ln90_132" [bnn.cpp:90]   --->   Operation 410 'bitconcatenate' 'or_ln90_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.69ns)   --->   "%select_ln89_210 = select i1 %icmp_ln89_173, i32 %or_ln90_159, i32 %select_ln89_209" [bnn.cpp:89]   --->   Operation 411 'select' 'select_ln89_210' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 412 [1/1] (1.54ns)   --->   "%icmp_ln89_174 = icmp_slt  i12 %input_111_val_read, i12 1" [bnn.cpp:89]   --->   Operation 412 'icmp' 'icmp_ln89_174' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_160 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %select_ln89_210, i32 17, i32 31" [bnn.cpp:90]   --->   Operation 413 'partselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln90_133 = trunc i32 %select_ln89_210" [bnn.cpp:90]   --->   Operation 414 'trunc' 'trunc_ln90_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%or_ln90_160 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i1.i16, i15 %tmp_160, i1 1, i16 %trunc_ln90_133" [bnn.cpp:90]   --->   Operation 415 'bitconcatenate' 'or_ln90_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.69ns)   --->   "%select_ln89_211 = select i1 %icmp_ln89_174, i32 %or_ln90_160, i32 %select_ln89_210" [bnn.cpp:89]   --->   Operation 416 'select' 'select_ln89_211' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_141)   --->   "%or_ln89_139 = or i1 %icmp_ln89_171, i1 %icmp_ln89_172" [bnn.cpp:89]   --->   Operation 417 'or' 'or_ln89_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_141)   --->   "%or_ln89_140 = or i1 %icmp_ln89_174, i1 %icmp_ln89_173" [bnn.cpp:89]   --->   Operation 418 'or' 'or_ln89_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 419 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_141 = or i1 %or_ln89_140, i1 %or_ln89_139" [bnn.cpp:89]   --->   Operation 419 'or' 'or_ln89_141' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_213)   --->   "%select_ln89_212 = select i1 %or_ln89_141, i32 %select_ln89_211, i32 %select_ln89_207" [bnn.cpp:89]   --->   Operation 420 'select' 'select_ln89_212' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_145)   --->   "%or_ln89_142 = or i1 %icmp_ln89_170, i1 %icmp_ln89_169" [bnn.cpp:89]   --->   Operation 421 'or' 'or_ln89_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_145)   --->   "%or_ln89_143 = or i1 %icmp_ln89_167, i1 %or_ln89_141" [bnn.cpp:89]   --->   Operation 422 'or' 'or_ln89_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_145)   --->   "%or_ln89_144 = or i1 %or_ln89_143, i1 %icmp_ln89_168" [bnn.cpp:89]   --->   Operation 423 'or' 'or_ln89_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 424 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_145 = or i1 %or_ln89_144, i1 %or_ln89_142" [bnn.cpp:89]   --->   Operation 424 'or' 'or_ln89_145' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 425 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln89_213 = select i1 %or_ln89_145, i32 %select_ln89_212, i32 %select_ln89_203" [bnn.cpp:89]   --->   Operation 425 'select' 'select_ln89_213' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 426 [1/1] (1.54ns)   --->   "%icmp_ln89_175 = icmp_slt  i12 %input_112_val_read, i12 1" [bnn.cpp:89]   --->   Operation 426 'icmp' 'icmp_ln89_175' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_161 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %select_ln89_211, i32 16, i32 31" [bnn.cpp:90]   --->   Operation 427 'partselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%trunc_ln90_134 = trunc i32 %select_ln89_211" [bnn.cpp:90]   --->   Operation 428 'trunc' 'trunc_ln90_134' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.13>
ST_3 : Operation 429 [1/1] (0.00ns)   --->   "%input_123_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_123_val" [bnn.cpp:89]   --->   Operation 429 'read' 'input_123_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 430 [1/1] (0.00ns)   --->   "%input_122_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_122_val" [bnn.cpp:89]   --->   Operation 430 'read' 'input_122_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 431 [1/1] (0.00ns)   --->   "%input_121_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_121_val" [bnn.cpp:89]   --->   Operation 431 'read' 'input_121_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 432 [1/1] (0.00ns)   --->   "%input_120_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_120_val" [bnn.cpp:89]   --->   Operation 432 'read' 'input_120_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 433 [1/1] (0.00ns)   --->   "%input_119_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_119_val" [bnn.cpp:89]   --->   Operation 433 'read' 'input_119_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 434 [1/1] (0.00ns)   --->   "%input_118_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_118_val" [bnn.cpp:89]   --->   Operation 434 'read' 'input_118_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 435 [1/1] (0.00ns)   --->   "%input_117_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_117_val" [bnn.cpp:89]   --->   Operation 435 'read' 'input_117_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 436 [1/1] (0.00ns)   --->   "%input_116_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_116_val" [bnn.cpp:89]   --->   Operation 436 'read' 'input_116_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 437 [1/1] (0.00ns)   --->   "%input_115_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_115_val" [bnn.cpp:89]   --->   Operation 437 'read' 'input_115_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 438 [1/1] (0.00ns)   --->   "%input_114_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_114_val" [bnn.cpp:89]   --->   Operation 438 'read' 'input_114_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 439 [1/1] (0.00ns)   --->   "%input_113_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_113_val" [bnn.cpp:89]   --->   Operation 439 'read' 'input_113_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 440 [1/1] (0.00ns)   --->   "%input_91_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_91_val" [bnn.cpp:89]   --->   Operation 440 'read' 'input_91_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 441 [1/1] (0.00ns)   --->   "%input_90_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_90_val" [bnn.cpp:89]   --->   Operation 441 'read' 'input_90_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 442 [1/1] (0.00ns)   --->   "%input_89_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_89_val" [bnn.cpp:89]   --->   Operation 442 'read' 'input_89_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 443 [1/1] (0.00ns)   --->   "%input_88_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_88_val" [bnn.cpp:89]   --->   Operation 443 'read' 'input_88_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 444 [1/1] (0.00ns)   --->   "%input_87_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_87_val" [bnn.cpp:89]   --->   Operation 444 'read' 'input_87_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 445 [1/1] (0.00ns)   --->   "%input_86_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_86_val" [bnn.cpp:89]   --->   Operation 445 'read' 'input_86_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 446 [1/1] (0.00ns)   --->   "%input_85_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_85_val" [bnn.cpp:89]   --->   Operation 446 'read' 'input_85_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 447 [1/1] (0.00ns)   --->   "%input_84_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_84_val" [bnn.cpp:89]   --->   Operation 447 'read' 'input_84_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 448 [1/1] (0.00ns)   --->   "%input_83_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_83_val" [bnn.cpp:89]   --->   Operation 448 'read' 'input_83_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 449 [1/1] (0.00ns)   --->   "%input_82_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_82_val" [bnn.cpp:89]   --->   Operation 449 'read' 'input_82_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 450 [1/1] (0.00ns)   --->   "%input_81_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_81_val" [bnn.cpp:89]   --->   Operation 450 'read' 'input_81_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 451 [1/1] (0.00ns)   --->   "%input_59_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_59_val" [bnn.cpp:89]   --->   Operation 451 'read' 'input_59_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 452 [1/1] (0.00ns)   --->   "%input_58_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_58_val" [bnn.cpp:89]   --->   Operation 452 'read' 'input_58_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 453 [1/1] (0.00ns)   --->   "%input_57_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_57_val" [bnn.cpp:89]   --->   Operation 453 'read' 'input_57_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 454 [1/1] (0.00ns)   --->   "%input_56_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_56_val" [bnn.cpp:89]   --->   Operation 454 'read' 'input_56_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 455 [1/1] (0.00ns)   --->   "%input_55_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_55_val" [bnn.cpp:89]   --->   Operation 455 'read' 'input_55_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 456 [1/1] (0.00ns)   --->   "%input_54_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_54_val" [bnn.cpp:89]   --->   Operation 456 'read' 'input_54_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 457 [1/1] (0.00ns)   --->   "%input_53_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_53_val" [bnn.cpp:89]   --->   Operation 457 'read' 'input_53_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 458 [1/1] (0.00ns)   --->   "%input_52_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_52_val" [bnn.cpp:89]   --->   Operation 458 'read' 'input_52_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 459 [1/1] (0.00ns)   --->   "%input_51_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_51_val" [bnn.cpp:89]   --->   Operation 459 'read' 'input_51_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 460 [1/1] (0.00ns)   --->   "%input_50_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_50_val" [bnn.cpp:89]   --->   Operation 460 'read' 'input_50_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 461 [1/1] (0.00ns)   --->   "%input_49_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_49_val" [bnn.cpp:89]   --->   Operation 461 'read' 'input_49_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 462 [1/1] (0.00ns)   --->   "%input_27_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_27_val" [bnn.cpp:89]   --->   Operation 462 'read' 'input_27_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 463 [1/1] (0.00ns)   --->   "%input_26_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_26_val" [bnn.cpp:89]   --->   Operation 463 'read' 'input_26_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 464 [1/1] (0.00ns)   --->   "%input_25_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_25_val" [bnn.cpp:89]   --->   Operation 464 'read' 'input_25_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 465 [1/1] (0.00ns)   --->   "%input_24_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_24_val" [bnn.cpp:89]   --->   Operation 465 'read' 'input_24_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 466 [1/1] (0.00ns)   --->   "%input_23_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_23_val" [bnn.cpp:89]   --->   Operation 466 'read' 'input_23_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 467 [1/1] (0.00ns)   --->   "%input_22_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_22_val" [bnn.cpp:89]   --->   Operation 467 'read' 'input_22_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 468 [1/1] (0.00ns)   --->   "%input_21_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_21_val" [bnn.cpp:89]   --->   Operation 468 'read' 'input_21_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 469 [1/1] (0.00ns)   --->   "%input_20_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_20_val" [bnn.cpp:89]   --->   Operation 469 'read' 'input_20_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 470 [1/1] (0.00ns)   --->   "%input_19_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_19_val" [bnn.cpp:89]   --->   Operation 470 'read' 'input_19_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 471 [1/1] (0.00ns)   --->   "%input_18_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_18_val" [bnn.cpp:89]   --->   Operation 471 'read' 'input_18_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 472 [1/1] (0.00ns)   --->   "%input_17_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_17_val" [bnn.cpp:89]   --->   Operation 472 'read' 'input_17_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 473 [1/1] (0.00ns)   --->   "%or_ln90_71 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i1.i15, i16 %tmp_71, i1 1, i15 %trunc_ln90_59" [bnn.cpp:90]   --->   Operation 473 'bitconcatenate' 'or_ln90_71' <Predicate = (icmp_ln89_79)> <Delay = 0.00>
ST_3 : Operation 474 [1/1] (0.69ns)   --->   "%select_ln89_94 = select i1 %icmp_ln89_79, i32 %or_ln90_71, i32 %select_ln89_91" [bnn.cpp:89]   --->   Operation 474 'select' 'select_ln89_94' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 475 [1/1] (1.54ns)   --->   "%icmp_ln89_80 = icmp_slt  i12 %input_17_val_read, i12 1" [bnn.cpp:89]   --->   Operation 475 'icmp' 'icmp_ln89_80' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %select_ln89_94, i32 15, i32 31" [bnn.cpp:90]   --->   Operation 476 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 477 [1/1] (0.00ns)   --->   "%trunc_ln90_60 = trunc i32 %select_ln89_94" [bnn.cpp:90]   --->   Operation 477 'trunc' 'trunc_ln90_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 478 [1/1] (0.00ns)   --->   "%or_ln90_72 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i1.i14, i17 %tmp_72, i1 1, i14 %trunc_ln90_60" [bnn.cpp:90]   --->   Operation 478 'bitconcatenate' 'or_ln90_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 479 [1/1] (0.69ns)   --->   "%select_ln89_95 = select i1 %icmp_ln89_80, i32 %or_ln90_72, i32 %select_ln89_94" [bnn.cpp:89]   --->   Operation 479 'select' 'select_ln89_95' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 480 [1/1] (1.54ns)   --->   "%icmp_ln89_81 = icmp_slt  i12 %input_18_val_read, i12 1" [bnn.cpp:89]   --->   Operation 480 'icmp' 'icmp_ln89_81' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i18 @_ssdm_op_PartSelect.i18.i32.i32.i32, i32 %select_ln89_95, i32 14, i32 31" [bnn.cpp:90]   --->   Operation 481 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 482 [1/1] (0.00ns)   --->   "%trunc_ln90_61 = trunc i32 %select_ln89_95" [bnn.cpp:90]   --->   Operation 482 'trunc' 'trunc_ln90_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 483 [1/1] (0.00ns)   --->   "%or_ln90_73 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i1.i13, i18 %tmp_73, i1 1, i13 %trunc_ln90_61" [bnn.cpp:90]   --->   Operation 483 'bitconcatenate' 'or_ln90_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 484 [1/1] (0.69ns)   --->   "%select_ln89_96 = select i1 %icmp_ln89_81, i32 %or_ln90_73, i32 %select_ln89_95" [bnn.cpp:89]   --->   Operation 484 'select' 'select_ln89_96' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 485 [1/1] (1.54ns)   --->   "%icmp_ln89_82 = icmp_slt  i12 %input_19_val_read, i12 1" [bnn.cpp:89]   --->   Operation 485 'icmp' 'icmp_ln89_82' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %select_ln89_96, i32 13, i32 31" [bnn.cpp:90]   --->   Operation 486 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 487 [1/1] (0.00ns)   --->   "%trunc_ln90_62 = trunc i32 %select_ln89_96" [bnn.cpp:90]   --->   Operation 487 'trunc' 'trunc_ln90_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 488 [1/1] (0.00ns)   --->   "%or_ln90_74 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i1.i12, i19 %tmp_74, i1 1, i12 %trunc_ln90_62" [bnn.cpp:90]   --->   Operation 488 'bitconcatenate' 'or_ln90_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 489 [1/1] (0.69ns)   --->   "%select_ln89_97 = select i1 %icmp_ln89_82, i32 %or_ln90_74, i32 %select_ln89_96" [bnn.cpp:89]   --->   Operation 489 'select' 'select_ln89_97' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 490 [1/1] (1.54ns)   --->   "%icmp_ln89_83 = icmp_slt  i12 %input_20_val_read, i12 1" [bnn.cpp:89]   --->   Operation 490 'icmp' 'icmp_ln89_83' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %select_ln89_97, i32 12, i32 31" [bnn.cpp:90]   --->   Operation 491 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 492 [1/1] (0.00ns)   --->   "%trunc_ln90_63 = trunc i32 %select_ln89_97" [bnn.cpp:90]   --->   Operation 492 'trunc' 'trunc_ln90_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 493 [1/1] (0.00ns)   --->   "%or_ln90_75 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i1.i11, i20 %tmp_75, i1 1, i11 %trunc_ln90_63" [bnn.cpp:90]   --->   Operation 493 'bitconcatenate' 'or_ln90_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 494 [1/1] (0.69ns)   --->   "%select_ln89_98 = select i1 %icmp_ln89_83, i32 %or_ln90_75, i32 %select_ln89_97" [bnn.cpp:89]   --->   Operation 494 'select' 'select_ln89_98' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 495 [1/1] (1.54ns)   --->   "%icmp_ln89_84 = icmp_slt  i12 %input_21_val_read, i12 1" [bnn.cpp:89]   --->   Operation 495 'icmp' 'icmp_ln89_84' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %select_ln89_98, i32 11, i32 31" [bnn.cpp:90]   --->   Operation 496 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln90_64 = trunc i32 %select_ln89_98" [bnn.cpp:90]   --->   Operation 497 'trunc' 'trunc_ln90_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 498 [1/1] (0.00ns)   --->   "%or_ln90_76 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i21.i1.i10, i21 %tmp_76, i1 1, i10 %trunc_ln90_64" [bnn.cpp:90]   --->   Operation 498 'bitconcatenate' 'or_ln90_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 499 [1/1] (0.69ns)   --->   "%select_ln89_99 = select i1 %icmp_ln89_84, i32 %or_ln90_76, i32 %select_ln89_98" [bnn.cpp:89]   --->   Operation 499 'select' 'select_ln89_99' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 500 [1/1] (1.54ns)   --->   "%icmp_ln89_85 = icmp_slt  i12 %input_22_val_read, i12 1" [bnn.cpp:89]   --->   Operation 500 'icmp' 'icmp_ln89_85' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 501 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %select_ln89_99, i32 10, i32 31" [bnn.cpp:90]   --->   Operation 501 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 502 [1/1] (0.00ns)   --->   "%trunc_ln90_65 = trunc i32 %select_ln89_99" [bnn.cpp:90]   --->   Operation 502 'trunc' 'trunc_ln90_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 503 [1/1] (0.00ns)   --->   "%or_ln90_77 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i1.i9, i22 %tmp_77, i1 1, i9 %trunc_ln90_65" [bnn.cpp:90]   --->   Operation 503 'bitconcatenate' 'or_ln90_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 504 [1/1] (0.69ns)   --->   "%select_ln89_100 = select i1 %icmp_ln89_85, i32 %or_ln90_77, i32 %select_ln89_99" [bnn.cpp:89]   --->   Operation 504 'select' 'select_ln89_100' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 505 [1/1] (1.54ns)   --->   "%icmp_ln89_86 = icmp_slt  i12 %input_23_val_read, i12 1" [bnn.cpp:89]   --->   Operation 505 'icmp' 'icmp_ln89_86' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %select_ln89_100, i32 9, i32 31" [bnn.cpp:90]   --->   Operation 506 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 507 [1/1] (0.00ns)   --->   "%trunc_ln90_66 = trunc i32 %select_ln89_100" [bnn.cpp:90]   --->   Operation 507 'trunc' 'trunc_ln90_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 508 [1/1] (0.00ns)   --->   "%or_ln90_78 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i1.i8, i23 %tmp_78, i1 1, i8 %trunc_ln90_66" [bnn.cpp:90]   --->   Operation 508 'bitconcatenate' 'or_ln90_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 509 [1/1] (0.69ns)   --->   "%select_ln89_101 = select i1 %icmp_ln89_86, i32 %or_ln90_78, i32 %select_ln89_100" [bnn.cpp:89]   --->   Operation 509 'select' 'select_ln89_101' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_55)   --->   "%or_ln89_53 = or i1 %icmp_ln89_83, i1 %icmp_ln89_84" [bnn.cpp:89]   --->   Operation 510 'or' 'or_ln89_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_55)   --->   "%or_ln89_54 = or i1 %icmp_ln89_86, i1 %icmp_ln89_85" [bnn.cpp:89]   --->   Operation 511 'or' 'or_ln89_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 512 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_55 = or i1 %or_ln89_54, i1 %or_ln89_53" [bnn.cpp:89]   --->   Operation 512 'or' 'or_ln89_55' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 513 [1/1] (1.54ns)   --->   "%icmp_ln89_87 = icmp_slt  i12 %input_24_val_read, i12 1" [bnn.cpp:89]   --->   Operation 513 'icmp' 'icmp_ln89_87' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %select_ln89_101, i32 8, i32 31" [bnn.cpp:90]   --->   Operation 514 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 515 [1/1] (0.00ns)   --->   "%trunc_ln90_67 = trunc i32 %select_ln89_101" [bnn.cpp:90]   --->   Operation 515 'trunc' 'trunc_ln90_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 516 [1/1] (0.00ns)   --->   "%or_ln90_79 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i1.i7, i24 %tmp_79, i1 1, i7 %trunc_ln90_67" [bnn.cpp:90]   --->   Operation 516 'bitconcatenate' 'or_ln90_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 517 [1/1] (0.69ns)   --->   "%select_ln89_103 = select i1 %icmp_ln89_87, i32 %or_ln90_79, i32 %select_ln89_101" [bnn.cpp:89]   --->   Operation 517 'select' 'select_ln89_103' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 518 [1/1] (1.54ns)   --->   "%icmp_ln89_88 = icmp_slt  i12 %input_25_val_read, i12 1" [bnn.cpp:89]   --->   Operation 518 'icmp' 'icmp_ln89_88' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %select_ln89_103, i32 7, i32 31" [bnn.cpp:90]   --->   Operation 519 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 520 [1/1] (0.00ns)   --->   "%trunc_ln90_68 = trunc i32 %select_ln89_103" [bnn.cpp:90]   --->   Operation 520 'trunc' 'trunc_ln90_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 521 [1/1] (1.54ns)   --->   "%icmp_ln89_89 = icmp_slt  i12 %input_26_val_read, i12 1" [bnn.cpp:89]   --->   Operation 521 'icmp' 'icmp_ln89_89' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 522 [1/1] (1.54ns)   --->   "%icmp_ln89_90 = icmp_slt  i12 %input_27_val_read, i12 1" [bnn.cpp:89]   --->   Operation 522 'icmp' 'icmp_ln89_90' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 523 [1/1] (0.00ns)   --->   "%or_ln90_101 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i1.i15, i16 %tmp_101, i1 1, i15 %trunc_ln90_84" [bnn.cpp:90]   --->   Operation 523 'bitconcatenate' 'or_ln90_101' <Predicate = (icmp_ln89_111)> <Delay = 0.00>
ST_3 : Operation 524 [1/1] (0.69ns)   --->   "%select_ln89_134 = select i1 %icmp_ln89_111, i32 %or_ln90_101, i32 %select_ln89_131" [bnn.cpp:89]   --->   Operation 524 'select' 'select_ln89_134' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 525 [1/1] (1.54ns)   --->   "%icmp_ln89_112 = icmp_slt  i12 %input_49_val_read, i12 1" [bnn.cpp:89]   --->   Operation 525 'icmp' 'icmp_ln89_112' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %select_ln89_134, i32 15, i32 31" [bnn.cpp:90]   --->   Operation 526 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln90_85 = trunc i32 %select_ln89_134" [bnn.cpp:90]   --->   Operation 527 'trunc' 'trunc_ln90_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 528 [1/1] (0.00ns)   --->   "%or_ln90_102 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i1.i14, i17 %tmp_102, i1 1, i14 %trunc_ln90_85" [bnn.cpp:90]   --->   Operation 528 'bitconcatenate' 'or_ln90_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 529 [1/1] (0.69ns)   --->   "%select_ln89_135 = select i1 %icmp_ln89_112, i32 %or_ln90_102, i32 %select_ln89_134" [bnn.cpp:89]   --->   Operation 529 'select' 'select_ln89_135' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 530 [1/1] (1.54ns)   --->   "%icmp_ln89_113 = icmp_slt  i12 %input_50_val_read, i12 1" [bnn.cpp:89]   --->   Operation 530 'icmp' 'icmp_ln89_113' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i18 @_ssdm_op_PartSelect.i18.i32.i32.i32, i32 %select_ln89_135, i32 14, i32 31" [bnn.cpp:90]   --->   Operation 531 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 532 [1/1] (0.00ns)   --->   "%trunc_ln90_86 = trunc i32 %select_ln89_135" [bnn.cpp:90]   --->   Operation 532 'trunc' 'trunc_ln90_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 533 [1/1] (0.00ns)   --->   "%or_ln90_103 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i1.i13, i18 %tmp_103, i1 1, i13 %trunc_ln90_86" [bnn.cpp:90]   --->   Operation 533 'bitconcatenate' 'or_ln90_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 534 [1/1] (0.69ns)   --->   "%select_ln89_136 = select i1 %icmp_ln89_113, i32 %or_ln90_103, i32 %select_ln89_135" [bnn.cpp:89]   --->   Operation 534 'select' 'select_ln89_136' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 535 [1/1] (1.54ns)   --->   "%icmp_ln89_114 = icmp_slt  i12 %input_51_val_read, i12 1" [bnn.cpp:89]   --->   Operation 535 'icmp' 'icmp_ln89_114' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %select_ln89_136, i32 13, i32 31" [bnn.cpp:90]   --->   Operation 536 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 537 [1/1] (0.00ns)   --->   "%trunc_ln90_87 = trunc i32 %select_ln89_136" [bnn.cpp:90]   --->   Operation 537 'trunc' 'trunc_ln90_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 538 [1/1] (0.00ns)   --->   "%or_ln90_104 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i1.i12, i19 %tmp_104, i1 1, i12 %trunc_ln90_87" [bnn.cpp:90]   --->   Operation 538 'bitconcatenate' 'or_ln90_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 539 [1/1] (0.69ns)   --->   "%select_ln89_137 = select i1 %icmp_ln89_114, i32 %or_ln90_104, i32 %select_ln89_136" [bnn.cpp:89]   --->   Operation 539 'select' 'select_ln89_137' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 540 [1/1] (1.54ns)   --->   "%icmp_ln89_115 = icmp_slt  i12 %input_52_val_read, i12 1" [bnn.cpp:89]   --->   Operation 540 'icmp' 'icmp_ln89_115' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 541 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %select_ln89_137, i32 12, i32 31" [bnn.cpp:90]   --->   Operation 541 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 542 [1/1] (0.00ns)   --->   "%trunc_ln90_88 = trunc i32 %select_ln89_137" [bnn.cpp:90]   --->   Operation 542 'trunc' 'trunc_ln90_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 543 [1/1] (0.00ns)   --->   "%or_ln90_105 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i1.i11, i20 %tmp_105, i1 1, i11 %trunc_ln90_88" [bnn.cpp:90]   --->   Operation 543 'bitconcatenate' 'or_ln90_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 544 [1/1] (0.69ns)   --->   "%select_ln89_138 = select i1 %icmp_ln89_115, i32 %or_ln90_105, i32 %select_ln89_137" [bnn.cpp:89]   --->   Operation 544 'select' 'select_ln89_138' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 545 [1/1] (1.54ns)   --->   "%icmp_ln89_116 = icmp_slt  i12 %input_53_val_read, i12 1" [bnn.cpp:89]   --->   Operation 545 'icmp' 'icmp_ln89_116' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %select_ln89_138, i32 11, i32 31" [bnn.cpp:90]   --->   Operation 546 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln90_89 = trunc i32 %select_ln89_138" [bnn.cpp:90]   --->   Operation 547 'trunc' 'trunc_ln90_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 548 [1/1] (0.00ns)   --->   "%or_ln90_106 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i21.i1.i10, i21 %tmp_106, i1 1, i10 %trunc_ln90_89" [bnn.cpp:90]   --->   Operation 548 'bitconcatenate' 'or_ln90_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 549 [1/1] (0.69ns)   --->   "%select_ln89_139 = select i1 %icmp_ln89_116, i32 %or_ln90_106, i32 %select_ln89_138" [bnn.cpp:89]   --->   Operation 549 'select' 'select_ln89_139' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 550 [1/1] (1.54ns)   --->   "%icmp_ln89_117 = icmp_slt  i12 %input_54_val_read, i12 1" [bnn.cpp:89]   --->   Operation 550 'icmp' 'icmp_ln89_117' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %select_ln89_139, i32 10, i32 31" [bnn.cpp:90]   --->   Operation 551 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 552 [1/1] (0.00ns)   --->   "%trunc_ln90_90 = trunc i32 %select_ln89_139" [bnn.cpp:90]   --->   Operation 552 'trunc' 'trunc_ln90_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 553 [1/1] (0.00ns)   --->   "%or_ln90_107 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i1.i9, i22 %tmp_107, i1 1, i9 %trunc_ln90_90" [bnn.cpp:90]   --->   Operation 553 'bitconcatenate' 'or_ln90_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 554 [1/1] (0.69ns)   --->   "%select_ln89_140 = select i1 %icmp_ln89_117, i32 %or_ln90_107, i32 %select_ln89_139" [bnn.cpp:89]   --->   Operation 554 'select' 'select_ln89_140' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 555 [1/1] (1.54ns)   --->   "%icmp_ln89_118 = icmp_slt  i12 %input_55_val_read, i12 1" [bnn.cpp:89]   --->   Operation 555 'icmp' 'icmp_ln89_118' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %select_ln89_140, i32 9, i32 31" [bnn.cpp:90]   --->   Operation 556 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 557 [1/1] (0.00ns)   --->   "%trunc_ln90_91 = trunc i32 %select_ln89_140" [bnn.cpp:90]   --->   Operation 557 'trunc' 'trunc_ln90_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 558 [1/1] (0.00ns)   --->   "%or_ln90_108 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i1.i8, i23 %tmp_108, i1 1, i8 %trunc_ln90_91" [bnn.cpp:90]   --->   Operation 558 'bitconcatenate' 'or_ln90_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 559 [1/1] (0.69ns)   --->   "%select_ln89_141 = select i1 %icmp_ln89_118, i32 %or_ln90_108, i32 %select_ln89_140" [bnn.cpp:89]   --->   Operation 559 'select' 'select_ln89_141' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_86)   --->   "%or_ln89_84 = or i1 %icmp_ln89_115, i1 %icmp_ln89_116" [bnn.cpp:89]   --->   Operation 560 'or' 'or_ln89_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_86)   --->   "%or_ln89_85 = or i1 %icmp_ln89_118, i1 %icmp_ln89_117" [bnn.cpp:89]   --->   Operation 561 'or' 'or_ln89_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 562 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_86 = or i1 %or_ln89_85, i1 %or_ln89_84" [bnn.cpp:89]   --->   Operation 562 'or' 'or_ln89_86' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 563 [1/1] (1.54ns)   --->   "%icmp_ln89_119 = icmp_slt  i12 %input_56_val_read, i12 1" [bnn.cpp:89]   --->   Operation 563 'icmp' 'icmp_ln89_119' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 564 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %select_ln89_141, i32 8, i32 31" [bnn.cpp:90]   --->   Operation 564 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 565 [1/1] (0.00ns)   --->   "%trunc_ln90_92 = trunc i32 %select_ln89_141" [bnn.cpp:90]   --->   Operation 565 'trunc' 'trunc_ln90_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 566 [1/1] (0.00ns)   --->   "%or_ln90_109 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i1.i7, i24 %tmp_109, i1 1, i7 %trunc_ln90_92" [bnn.cpp:90]   --->   Operation 566 'bitconcatenate' 'or_ln90_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 567 [1/1] (0.69ns)   --->   "%select_ln89_143 = select i1 %icmp_ln89_119, i32 %or_ln90_109, i32 %select_ln89_141" [bnn.cpp:89]   --->   Operation 567 'select' 'select_ln89_143' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 568 [1/1] (1.54ns)   --->   "%icmp_ln89_120 = icmp_slt  i12 %input_57_val_read, i12 1" [bnn.cpp:89]   --->   Operation 568 'icmp' 'icmp_ln89_120' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 569 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %select_ln89_143, i32 7, i32 31" [bnn.cpp:90]   --->   Operation 569 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 570 [1/1] (0.00ns)   --->   "%trunc_ln90_93 = trunc i32 %select_ln89_143" [bnn.cpp:90]   --->   Operation 570 'trunc' 'trunc_ln90_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 571 [1/1] (1.54ns)   --->   "%icmp_ln89_121 = icmp_slt  i12 %input_58_val_read, i12 1" [bnn.cpp:89]   --->   Operation 571 'icmp' 'icmp_ln89_121' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 572 [1/1] (1.54ns)   --->   "%icmp_ln89_122 = icmp_slt  i12 %input_59_val_read, i12 1" [bnn.cpp:89]   --->   Operation 572 'icmp' 'icmp_ln89_122' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 573 [1/1] (0.00ns)   --->   "%or_ln90_131 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i1.i15, i16 %tmp_131, i1 1, i15 %trunc_ln90_109" [bnn.cpp:90]   --->   Operation 573 'bitconcatenate' 'or_ln90_131' <Predicate = (icmp_ln89_143)> <Delay = 0.00>
ST_3 : Operation 574 [1/1] (0.69ns)   --->   "%select_ln89_174 = select i1 %icmp_ln89_143, i32 %or_ln90_131, i32 %select_ln89_171" [bnn.cpp:89]   --->   Operation 574 'select' 'select_ln89_174' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 575 [1/1] (1.54ns)   --->   "%icmp_ln89_144 = icmp_slt  i12 %input_81_val_read, i12 1" [bnn.cpp:89]   --->   Operation 575 'icmp' 'icmp_ln89_144' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %select_ln89_174, i32 15, i32 31" [bnn.cpp:90]   --->   Operation 576 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 577 [1/1] (0.00ns)   --->   "%trunc_ln90_110 = trunc i32 %select_ln89_174" [bnn.cpp:90]   --->   Operation 577 'trunc' 'trunc_ln90_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 578 [1/1] (0.00ns)   --->   "%or_ln90_132 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i1.i14, i17 %tmp_132, i1 1, i14 %trunc_ln90_110" [bnn.cpp:90]   --->   Operation 578 'bitconcatenate' 'or_ln90_132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 579 [1/1] (0.69ns)   --->   "%select_ln89_175 = select i1 %icmp_ln89_144, i32 %or_ln90_132, i32 %select_ln89_174" [bnn.cpp:89]   --->   Operation 579 'select' 'select_ln89_175' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 580 [1/1] (1.54ns)   --->   "%icmp_ln89_145 = icmp_slt  i12 %input_82_val_read, i12 1" [bnn.cpp:89]   --->   Operation 580 'icmp' 'icmp_ln89_145' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 581 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i18 @_ssdm_op_PartSelect.i18.i32.i32.i32, i32 %select_ln89_175, i32 14, i32 31" [bnn.cpp:90]   --->   Operation 581 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 582 [1/1] (0.00ns)   --->   "%trunc_ln90_111 = trunc i32 %select_ln89_175" [bnn.cpp:90]   --->   Operation 582 'trunc' 'trunc_ln90_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 583 [1/1] (0.00ns)   --->   "%or_ln90_133 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i1.i13, i18 %tmp_133, i1 1, i13 %trunc_ln90_111" [bnn.cpp:90]   --->   Operation 583 'bitconcatenate' 'or_ln90_133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 584 [1/1] (0.69ns)   --->   "%select_ln89_176 = select i1 %icmp_ln89_145, i32 %or_ln90_133, i32 %select_ln89_175" [bnn.cpp:89]   --->   Operation 584 'select' 'select_ln89_176' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 585 [1/1] (1.54ns)   --->   "%icmp_ln89_146 = icmp_slt  i12 %input_83_val_read, i12 1" [bnn.cpp:89]   --->   Operation 585 'icmp' 'icmp_ln89_146' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 586 [1/1] (0.00ns)   --->   "%tmp_134 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %select_ln89_176, i32 13, i32 31" [bnn.cpp:90]   --->   Operation 586 'partselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 587 [1/1] (0.00ns)   --->   "%trunc_ln90_112 = trunc i32 %select_ln89_176" [bnn.cpp:90]   --->   Operation 587 'trunc' 'trunc_ln90_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 588 [1/1] (0.00ns)   --->   "%or_ln90_134 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i1.i12, i19 %tmp_134, i1 1, i12 %trunc_ln90_112" [bnn.cpp:90]   --->   Operation 588 'bitconcatenate' 'or_ln90_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 589 [1/1] (0.69ns)   --->   "%select_ln89_177 = select i1 %icmp_ln89_146, i32 %or_ln90_134, i32 %select_ln89_176" [bnn.cpp:89]   --->   Operation 589 'select' 'select_ln89_177' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 590 [1/1] (1.54ns)   --->   "%icmp_ln89_147 = icmp_slt  i12 %input_84_val_read, i12 1" [bnn.cpp:89]   --->   Operation 590 'icmp' 'icmp_ln89_147' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %select_ln89_177, i32 12, i32 31" [bnn.cpp:90]   --->   Operation 591 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 592 [1/1] (0.00ns)   --->   "%trunc_ln90_113 = trunc i32 %select_ln89_177" [bnn.cpp:90]   --->   Operation 592 'trunc' 'trunc_ln90_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 593 [1/1] (0.00ns)   --->   "%or_ln90_135 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i1.i11, i20 %tmp_135, i1 1, i11 %trunc_ln90_113" [bnn.cpp:90]   --->   Operation 593 'bitconcatenate' 'or_ln90_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 594 [1/1] (0.69ns)   --->   "%select_ln89_178 = select i1 %icmp_ln89_147, i32 %or_ln90_135, i32 %select_ln89_177" [bnn.cpp:89]   --->   Operation 594 'select' 'select_ln89_178' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 595 [1/1] (1.54ns)   --->   "%icmp_ln89_148 = icmp_slt  i12 %input_85_val_read, i12 1" [bnn.cpp:89]   --->   Operation 595 'icmp' 'icmp_ln89_148' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_136 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %select_ln89_178, i32 11, i32 31" [bnn.cpp:90]   --->   Operation 596 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 597 [1/1] (0.00ns)   --->   "%trunc_ln90_114 = trunc i32 %select_ln89_178" [bnn.cpp:90]   --->   Operation 597 'trunc' 'trunc_ln90_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 598 [1/1] (0.00ns)   --->   "%or_ln90_136 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i21.i1.i10, i21 %tmp_136, i1 1, i10 %trunc_ln90_114" [bnn.cpp:90]   --->   Operation 598 'bitconcatenate' 'or_ln90_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 599 [1/1] (0.69ns)   --->   "%select_ln89_179 = select i1 %icmp_ln89_148, i32 %or_ln90_136, i32 %select_ln89_178" [bnn.cpp:89]   --->   Operation 599 'select' 'select_ln89_179' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 600 [1/1] (1.54ns)   --->   "%icmp_ln89_149 = icmp_slt  i12 %input_86_val_read, i12 1" [bnn.cpp:89]   --->   Operation 600 'icmp' 'icmp_ln89_149' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_137 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %select_ln89_179, i32 10, i32 31" [bnn.cpp:90]   --->   Operation 601 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 602 [1/1] (0.00ns)   --->   "%trunc_ln90_115 = trunc i32 %select_ln89_179" [bnn.cpp:90]   --->   Operation 602 'trunc' 'trunc_ln90_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 603 [1/1] (0.00ns)   --->   "%or_ln90_137 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i1.i9, i22 %tmp_137, i1 1, i9 %trunc_ln90_115" [bnn.cpp:90]   --->   Operation 603 'bitconcatenate' 'or_ln90_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 604 [1/1] (0.69ns)   --->   "%select_ln89_180 = select i1 %icmp_ln89_149, i32 %or_ln90_137, i32 %select_ln89_179" [bnn.cpp:89]   --->   Operation 604 'select' 'select_ln89_180' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 605 [1/1] (1.54ns)   --->   "%icmp_ln89_150 = icmp_slt  i12 %input_87_val_read, i12 1" [bnn.cpp:89]   --->   Operation 605 'icmp' 'icmp_ln89_150' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 606 [1/1] (0.00ns)   --->   "%tmp_138 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %select_ln89_180, i32 9, i32 31" [bnn.cpp:90]   --->   Operation 606 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 607 [1/1] (0.00ns)   --->   "%trunc_ln90_116 = trunc i32 %select_ln89_180" [bnn.cpp:90]   --->   Operation 607 'trunc' 'trunc_ln90_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 608 [1/1] (0.00ns)   --->   "%or_ln90_138 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i1.i8, i23 %tmp_138, i1 1, i8 %trunc_ln90_116" [bnn.cpp:90]   --->   Operation 608 'bitconcatenate' 'or_ln90_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 609 [1/1] (0.69ns)   --->   "%select_ln89_181 = select i1 %icmp_ln89_150, i32 %or_ln90_138, i32 %select_ln89_180" [bnn.cpp:89]   --->   Operation 609 'select' 'select_ln89_181' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_117)   --->   "%or_ln89_115 = or i1 %icmp_ln89_147, i1 %icmp_ln89_148" [bnn.cpp:89]   --->   Operation 610 'or' 'or_ln89_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_117)   --->   "%or_ln89_116 = or i1 %icmp_ln89_150, i1 %icmp_ln89_149" [bnn.cpp:89]   --->   Operation 611 'or' 'or_ln89_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 612 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_117 = or i1 %or_ln89_116, i1 %or_ln89_115" [bnn.cpp:89]   --->   Operation 612 'or' 'or_ln89_117' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 613 [1/1] (1.54ns)   --->   "%icmp_ln89_151 = icmp_slt  i12 %input_88_val_read, i12 1" [bnn.cpp:89]   --->   Operation 613 'icmp' 'icmp_ln89_151' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_139 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %select_ln89_181, i32 8, i32 31" [bnn.cpp:90]   --->   Operation 614 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 615 [1/1] (0.00ns)   --->   "%trunc_ln90_117 = trunc i32 %select_ln89_181" [bnn.cpp:90]   --->   Operation 615 'trunc' 'trunc_ln90_117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 616 [1/1] (0.00ns)   --->   "%or_ln90_139 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i1.i7, i24 %tmp_139, i1 1, i7 %trunc_ln90_117" [bnn.cpp:90]   --->   Operation 616 'bitconcatenate' 'or_ln90_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 617 [1/1] (0.69ns)   --->   "%select_ln89_183 = select i1 %icmp_ln89_151, i32 %or_ln90_139, i32 %select_ln89_181" [bnn.cpp:89]   --->   Operation 617 'select' 'select_ln89_183' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 618 [1/1] (1.54ns)   --->   "%icmp_ln89_152 = icmp_slt  i12 %input_89_val_read, i12 1" [bnn.cpp:89]   --->   Operation 618 'icmp' 'icmp_ln89_152' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_140 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %select_ln89_183, i32 7, i32 31" [bnn.cpp:90]   --->   Operation 619 'partselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 620 [1/1] (0.00ns)   --->   "%trunc_ln90_118 = trunc i32 %select_ln89_183" [bnn.cpp:90]   --->   Operation 620 'trunc' 'trunc_ln90_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 621 [1/1] (1.54ns)   --->   "%icmp_ln89_153 = icmp_slt  i12 %input_90_val_read, i12 1" [bnn.cpp:89]   --->   Operation 621 'icmp' 'icmp_ln89_153' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 622 [1/1] (1.54ns)   --->   "%icmp_ln89_154 = icmp_slt  i12 %input_91_val_read, i12 1" [bnn.cpp:89]   --->   Operation 622 'icmp' 'icmp_ln89_154' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 623 [1/1] (0.00ns)   --->   "%or_ln90_161 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i1.i15, i16 %tmp_161, i1 1, i15 %trunc_ln90_134" [bnn.cpp:90]   --->   Operation 623 'bitconcatenate' 'or_ln90_161' <Predicate = (icmp_ln89_175)> <Delay = 0.00>
ST_3 : Operation 624 [1/1] (0.69ns)   --->   "%select_ln89_214 = select i1 %icmp_ln89_175, i32 %or_ln90_161, i32 %select_ln89_211" [bnn.cpp:89]   --->   Operation 624 'select' 'select_ln89_214' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 625 [1/1] (1.54ns)   --->   "%icmp_ln89_176 = icmp_slt  i12 %input_113_val_read, i12 1" [bnn.cpp:89]   --->   Operation 625 'icmp' 'icmp_ln89_176' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_162 = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %select_ln89_214, i32 15, i32 31" [bnn.cpp:90]   --->   Operation 626 'partselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 627 [1/1] (0.00ns)   --->   "%trunc_ln90_135 = trunc i32 %select_ln89_214" [bnn.cpp:90]   --->   Operation 627 'trunc' 'trunc_ln90_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 628 [1/1] (0.00ns)   --->   "%or_ln90_162 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i1.i14, i17 %tmp_162, i1 1, i14 %trunc_ln90_135" [bnn.cpp:90]   --->   Operation 628 'bitconcatenate' 'or_ln90_162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 629 [1/1] (0.69ns)   --->   "%select_ln89_215 = select i1 %icmp_ln89_176, i32 %or_ln90_162, i32 %select_ln89_214" [bnn.cpp:89]   --->   Operation 629 'select' 'select_ln89_215' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 630 [1/1] (1.54ns)   --->   "%icmp_ln89_177 = icmp_slt  i12 %input_114_val_read, i12 1" [bnn.cpp:89]   --->   Operation 630 'icmp' 'icmp_ln89_177' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 631 [1/1] (0.00ns)   --->   "%tmp_163 = partselect i18 @_ssdm_op_PartSelect.i18.i32.i32.i32, i32 %select_ln89_215, i32 14, i32 31" [bnn.cpp:90]   --->   Operation 631 'partselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 632 [1/1] (0.00ns)   --->   "%trunc_ln90_136 = trunc i32 %select_ln89_215" [bnn.cpp:90]   --->   Operation 632 'trunc' 'trunc_ln90_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 633 [1/1] (0.00ns)   --->   "%or_ln90_163 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i1.i13, i18 %tmp_163, i1 1, i13 %trunc_ln90_136" [bnn.cpp:90]   --->   Operation 633 'bitconcatenate' 'or_ln90_163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 634 [1/1] (0.69ns)   --->   "%select_ln89_216 = select i1 %icmp_ln89_177, i32 %or_ln90_163, i32 %select_ln89_215" [bnn.cpp:89]   --->   Operation 634 'select' 'select_ln89_216' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 635 [1/1] (1.54ns)   --->   "%icmp_ln89_178 = icmp_slt  i12 %input_115_val_read, i12 1" [bnn.cpp:89]   --->   Operation 635 'icmp' 'icmp_ln89_178' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 636 [1/1] (0.00ns)   --->   "%tmp_164 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %select_ln89_216, i32 13, i32 31" [bnn.cpp:90]   --->   Operation 636 'partselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 637 [1/1] (0.00ns)   --->   "%trunc_ln90_137 = trunc i32 %select_ln89_216" [bnn.cpp:90]   --->   Operation 637 'trunc' 'trunc_ln90_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 638 [1/1] (0.00ns)   --->   "%or_ln90_164 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i1.i12, i19 %tmp_164, i1 1, i12 %trunc_ln90_137" [bnn.cpp:90]   --->   Operation 638 'bitconcatenate' 'or_ln90_164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 639 [1/1] (0.69ns)   --->   "%select_ln89_217 = select i1 %icmp_ln89_178, i32 %or_ln90_164, i32 %select_ln89_216" [bnn.cpp:89]   --->   Operation 639 'select' 'select_ln89_217' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 640 [1/1] (1.54ns)   --->   "%icmp_ln89_179 = icmp_slt  i12 %input_116_val_read, i12 1" [bnn.cpp:89]   --->   Operation 640 'icmp' 'icmp_ln89_179' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_165 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %select_ln89_217, i32 12, i32 31" [bnn.cpp:90]   --->   Operation 641 'partselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 642 [1/1] (0.00ns)   --->   "%trunc_ln90_138 = trunc i32 %select_ln89_217" [bnn.cpp:90]   --->   Operation 642 'trunc' 'trunc_ln90_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 643 [1/1] (0.00ns)   --->   "%or_ln90_165 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i1.i11, i20 %tmp_165, i1 1, i11 %trunc_ln90_138" [bnn.cpp:90]   --->   Operation 643 'bitconcatenate' 'or_ln90_165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 644 [1/1] (0.69ns)   --->   "%select_ln89_218 = select i1 %icmp_ln89_179, i32 %or_ln90_165, i32 %select_ln89_217" [bnn.cpp:89]   --->   Operation 644 'select' 'select_ln89_218' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 645 [1/1] (1.54ns)   --->   "%icmp_ln89_180 = icmp_slt  i12 %input_117_val_read, i12 1" [bnn.cpp:89]   --->   Operation 645 'icmp' 'icmp_ln89_180' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 646 [1/1] (0.00ns)   --->   "%tmp_166 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %select_ln89_218, i32 11, i32 31" [bnn.cpp:90]   --->   Operation 646 'partselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 647 [1/1] (0.00ns)   --->   "%trunc_ln90_139 = trunc i32 %select_ln89_218" [bnn.cpp:90]   --->   Operation 647 'trunc' 'trunc_ln90_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 648 [1/1] (0.00ns)   --->   "%or_ln90_166 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i21.i1.i10, i21 %tmp_166, i1 1, i10 %trunc_ln90_139" [bnn.cpp:90]   --->   Operation 648 'bitconcatenate' 'or_ln90_166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 649 [1/1] (0.69ns)   --->   "%select_ln89_219 = select i1 %icmp_ln89_180, i32 %or_ln90_166, i32 %select_ln89_218" [bnn.cpp:89]   --->   Operation 649 'select' 'select_ln89_219' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 650 [1/1] (1.54ns)   --->   "%icmp_ln89_181 = icmp_slt  i12 %input_118_val_read, i12 1" [bnn.cpp:89]   --->   Operation 650 'icmp' 'icmp_ln89_181' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 651 [1/1] (0.00ns)   --->   "%tmp_167 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %select_ln89_219, i32 10, i32 31" [bnn.cpp:90]   --->   Operation 651 'partselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 652 [1/1] (0.00ns)   --->   "%trunc_ln90_140 = trunc i32 %select_ln89_219" [bnn.cpp:90]   --->   Operation 652 'trunc' 'trunc_ln90_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 653 [1/1] (0.00ns)   --->   "%or_ln90_167 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i1.i9, i22 %tmp_167, i1 1, i9 %trunc_ln90_140" [bnn.cpp:90]   --->   Operation 653 'bitconcatenate' 'or_ln90_167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 654 [1/1] (0.69ns)   --->   "%select_ln89_220 = select i1 %icmp_ln89_181, i32 %or_ln90_167, i32 %select_ln89_219" [bnn.cpp:89]   --->   Operation 654 'select' 'select_ln89_220' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 655 [1/1] (1.54ns)   --->   "%icmp_ln89_182 = icmp_slt  i12 %input_119_val_read, i12 1" [bnn.cpp:89]   --->   Operation 655 'icmp' 'icmp_ln89_182' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_168 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %select_ln89_220, i32 9, i32 31" [bnn.cpp:90]   --->   Operation 656 'partselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 657 [1/1] (0.00ns)   --->   "%trunc_ln90_141 = trunc i32 %select_ln89_220" [bnn.cpp:90]   --->   Operation 657 'trunc' 'trunc_ln90_141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 658 [1/1] (0.00ns)   --->   "%or_ln90_168 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i1.i8, i23 %tmp_168, i1 1, i8 %trunc_ln90_141" [bnn.cpp:90]   --->   Operation 658 'bitconcatenate' 'or_ln90_168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 659 [1/1] (0.69ns)   --->   "%select_ln89_221 = select i1 %icmp_ln89_182, i32 %or_ln90_168, i32 %select_ln89_220" [bnn.cpp:89]   --->   Operation 659 'select' 'select_ln89_221' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_148)   --->   "%or_ln89_146 = or i1 %icmp_ln89_179, i1 %icmp_ln89_180" [bnn.cpp:89]   --->   Operation 660 'or' 'or_ln89_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_148)   --->   "%or_ln89_147 = or i1 %icmp_ln89_182, i1 %icmp_ln89_181" [bnn.cpp:89]   --->   Operation 661 'or' 'or_ln89_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 662 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_148 = or i1 %or_ln89_147, i1 %or_ln89_146" [bnn.cpp:89]   --->   Operation 662 'or' 'or_ln89_148' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 663 [1/1] (1.54ns)   --->   "%icmp_ln89_183 = icmp_slt  i12 %input_120_val_read, i12 1" [bnn.cpp:89]   --->   Operation 663 'icmp' 'icmp_ln89_183' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 664 [1/1] (0.00ns)   --->   "%tmp_169 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %select_ln89_221, i32 8, i32 31" [bnn.cpp:90]   --->   Operation 664 'partselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 665 [1/1] (0.00ns)   --->   "%trunc_ln90_142 = trunc i32 %select_ln89_221" [bnn.cpp:90]   --->   Operation 665 'trunc' 'trunc_ln90_142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 666 [1/1] (0.00ns)   --->   "%or_ln90_169 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i1.i7, i24 %tmp_169, i1 1, i7 %trunc_ln90_142" [bnn.cpp:90]   --->   Operation 666 'bitconcatenate' 'or_ln90_169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 667 [1/1] (0.69ns)   --->   "%select_ln89_223 = select i1 %icmp_ln89_183, i32 %or_ln90_169, i32 %select_ln89_221" [bnn.cpp:89]   --->   Operation 667 'select' 'select_ln89_223' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 668 [1/1] (1.54ns)   --->   "%icmp_ln89_184 = icmp_slt  i12 %input_121_val_read, i12 1" [bnn.cpp:89]   --->   Operation 668 'icmp' 'icmp_ln89_184' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 669 [1/1] (0.00ns)   --->   "%tmp_170 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %select_ln89_223, i32 7, i32 31" [bnn.cpp:90]   --->   Operation 669 'partselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 670 [1/1] (0.00ns)   --->   "%trunc_ln90_143 = trunc i32 %select_ln89_223" [bnn.cpp:90]   --->   Operation 670 'trunc' 'trunc_ln90_143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 671 [1/1] (1.54ns)   --->   "%icmp_ln89_185 = icmp_slt  i12 %input_122_val_read, i12 1" [bnn.cpp:89]   --->   Operation 671 'icmp' 'icmp_ln89_185' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 672 [1/1] (1.54ns)   --->   "%icmp_ln89_186 = icmp_slt  i12 %input_123_val_read, i12 1" [bnn.cpp:89]   --->   Operation 672 'icmp' 'icmp_ln89_186' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.26>
ST_4 : Operation 673 [1/1] (0.00ns)   --->   "%input_127_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_127_val" [bnn.cpp:89]   --->   Operation 673 'read' 'input_127_val_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 674 [1/1] (0.00ns)   --->   "%input_126_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_126_val" [bnn.cpp:89]   --->   Operation 674 'read' 'input_126_val_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 675 [1/1] (0.00ns)   --->   "%input_125_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_125_val" [bnn.cpp:89]   --->   Operation 675 'read' 'input_125_val_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 676 [1/1] (0.00ns)   --->   "%input_124_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_124_val" [bnn.cpp:89]   --->   Operation 676 'read' 'input_124_val_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 677 [1/1] (0.00ns)   --->   "%input_95_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_95_val" [bnn.cpp:89]   --->   Operation 677 'read' 'input_95_val_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 678 [1/1] (0.00ns)   --->   "%input_94_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_94_val" [bnn.cpp:89]   --->   Operation 678 'read' 'input_94_val_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 679 [1/1] (0.00ns)   --->   "%input_93_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_93_val" [bnn.cpp:89]   --->   Operation 679 'read' 'input_93_val_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 680 [1/1] (0.00ns)   --->   "%input_92_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_92_val" [bnn.cpp:89]   --->   Operation 680 'read' 'input_92_val_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 681 [1/1] (0.00ns)   --->   "%input_63_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_63_val" [bnn.cpp:89]   --->   Operation 681 'read' 'input_63_val_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 682 [1/1] (0.00ns)   --->   "%input_62_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_62_val" [bnn.cpp:89]   --->   Operation 682 'read' 'input_62_val_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 683 [1/1] (0.00ns)   --->   "%input_61_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_61_val" [bnn.cpp:89]   --->   Operation 683 'read' 'input_61_val_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 684 [1/1] (0.00ns)   --->   "%input_60_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_60_val" [bnn.cpp:89]   --->   Operation 684 'read' 'input_60_val_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 685 [1/1] (0.00ns)   --->   "%input_31_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_31_val" [bnn.cpp:89]   --->   Operation 685 'read' 'input_31_val_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 686 [1/1] (0.00ns)   --->   "%input_30_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_30_val" [bnn.cpp:89]   --->   Operation 686 'read' 'input_30_val_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 687 [1/1] (0.00ns)   --->   "%input_29_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_29_val" [bnn.cpp:89]   --->   Operation 687 'read' 'input_29_val_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 688 [1/1] (0.00ns)   --->   "%input_28_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_28_val" [bnn.cpp:89]   --->   Operation 688 'read' 'input_28_val_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_112)   --->   "%select_ln89_102 = select i1 %or_ln89_55, i32 %select_ln89_101, i32 %select_ln89_97" [bnn.cpp:89]   --->   Operation 689 'select' 'select_ln89_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 690 [1/1] (0.00ns)   --->   "%or_ln90_80 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i1.i6, i25 %tmp_80, i1 1, i6 %trunc_ln90_68" [bnn.cpp:90]   --->   Operation 690 'bitconcatenate' 'or_ln90_80' <Predicate = (icmp_ln89_88)> <Delay = 0.00>
ST_4 : Operation 691 [1/1] (0.69ns)   --->   "%select_ln89_104 = select i1 %icmp_ln89_88, i32 %or_ln90_80, i32 %select_ln89_103" [bnn.cpp:89]   --->   Operation 691 'select' 'select_ln89_104' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 692 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %select_ln89_104, i32 6, i32 31" [bnn.cpp:90]   --->   Operation 692 'partselect' 'tmp_81' <Predicate = (icmp_ln89_89)> <Delay = 0.00>
ST_4 : Operation 693 [1/1] (0.00ns)   --->   "%trunc_ln90_69 = trunc i32 %select_ln89_104" [bnn.cpp:90]   --->   Operation 693 'trunc' 'trunc_ln90_69' <Predicate = (icmp_ln89_89)> <Delay = 0.00>
ST_4 : Operation 694 [1/1] (0.00ns)   --->   "%or_ln90_81 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i26.i1.i5, i26 %tmp_81, i1 1, i5 %trunc_ln90_69" [bnn.cpp:90]   --->   Operation 694 'bitconcatenate' 'or_ln90_81' <Predicate = (icmp_ln89_89)> <Delay = 0.00>
ST_4 : Operation 695 [1/1] (0.69ns)   --->   "%select_ln89_105 = select i1 %icmp_ln89_89, i32 %or_ln90_81, i32 %select_ln89_104" [bnn.cpp:89]   --->   Operation 695 'select' 'select_ln89_105' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 696 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %select_ln89_105, i32 5, i32 31" [bnn.cpp:90]   --->   Operation 696 'partselect' 'tmp_82' <Predicate = (icmp_ln89_90)> <Delay = 0.00>
ST_4 : Operation 697 [1/1] (0.00ns)   --->   "%trunc_ln90_70 = trunc i32 %select_ln89_105" [bnn.cpp:90]   --->   Operation 697 'trunc' 'trunc_ln90_70' <Predicate = (icmp_ln89_90)> <Delay = 0.00>
ST_4 : Operation 698 [1/1] (0.00ns)   --->   "%or_ln90_82 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i1.i4, i27 %tmp_82, i1 1, i4 %trunc_ln90_70" [bnn.cpp:90]   --->   Operation 698 'bitconcatenate' 'or_ln90_82' <Predicate = (icmp_ln89_90)> <Delay = 0.00>
ST_4 : Operation 699 [1/1] (0.69ns)   --->   "%select_ln89_106 = select i1 %icmp_ln89_90, i32 %or_ln90_82, i32 %select_ln89_105" [bnn.cpp:89]   --->   Operation 699 'select' 'select_ln89_106' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 700 [1/1] (1.54ns)   --->   "%icmp_ln89_91 = icmp_slt  i12 %input_28_val_read, i12 1" [bnn.cpp:89]   --->   Operation 700 'icmp' 'icmp_ln89_91' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 701 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %select_ln89_106, i32 4, i32 31" [bnn.cpp:90]   --->   Operation 701 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 702 [1/1] (0.00ns)   --->   "%trunc_ln90_71 = trunc i32 %select_ln89_106" [bnn.cpp:90]   --->   Operation 702 'trunc' 'trunc_ln90_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 703 [1/1] (0.00ns)   --->   "%or_ln90_83 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i1.i3, i28 %tmp_83, i1 1, i3 %trunc_ln90_71" [bnn.cpp:90]   --->   Operation 703 'bitconcatenate' 'or_ln90_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 704 [1/1] (0.69ns)   --->   "%select_ln89_107 = select i1 %icmp_ln89_91, i32 %or_ln90_83, i32 %select_ln89_106" [bnn.cpp:89]   --->   Operation 704 'select' 'select_ln89_107' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 705 [1/1] (1.54ns)   --->   "%icmp_ln89_92 = icmp_slt  i12 %input_29_val_read, i12 1" [bnn.cpp:89]   --->   Operation 705 'icmp' 'icmp_ln89_92' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %select_ln89_107, i32 3, i32 31" [bnn.cpp:90]   --->   Operation 706 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 707 [1/1] (0.00ns)   --->   "%trunc_ln90_72 = trunc i32 %select_ln89_107" [bnn.cpp:90]   --->   Operation 707 'trunc' 'trunc_ln90_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 708 [1/1] (0.00ns)   --->   "%or_ln90_84 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i1.i2, i29 %tmp_84, i1 1, i2 %trunc_ln90_72" [bnn.cpp:90]   --->   Operation 708 'bitconcatenate' 'or_ln90_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 709 [1/1] (0.69ns)   --->   "%select_ln89_108 = select i1 %icmp_ln89_92, i32 %or_ln90_84, i32 %select_ln89_107" [bnn.cpp:89]   --->   Operation 709 'select' 'select_ln89_108' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 710 [1/1] (1.54ns)   --->   "%icmp_ln89_93 = icmp_slt  i12 %input_30_val_read, i12 1" [bnn.cpp:89]   --->   Operation 710 'icmp' 'icmp_ln89_93' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %select_ln89_108, i32 2, i32 31" [bnn.cpp:90]   --->   Operation 711 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 712 [1/1] (0.00ns)   --->   "%trunc_ln90_73 = trunc i32 %select_ln89_108" [bnn.cpp:90]   --->   Operation 712 'trunc' 'trunc_ln90_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 713 [1/1] (0.00ns)   --->   "%or_ln90_85 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i1.i1, i30 %tmp_85, i1 1, i1 %trunc_ln90_73" [bnn.cpp:90]   --->   Operation 713 'bitconcatenate' 'or_ln90_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 714 [1/1] (0.69ns)   --->   "%select_ln89_109 = select i1 %icmp_ln89_93, i32 %or_ln90_85, i32 %select_ln89_108" [bnn.cpp:89]   --->   Operation 714 'select' 'select_ln89_109' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 715 [1/1] (1.54ns)   --->   "%icmp_ln89_94 = icmp_slt  i12 %input_31_val_read, i12 1" [bnn.cpp:89]   --->   Operation 715 'icmp' 'icmp_ln89_94' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_111)   --->   "%tmp_86 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %select_ln89_109, i32 1, i32 31" [bnn.cpp:90]   --->   Operation 716 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_111)   --->   "%or_ln90_86 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_86, i1 1" [bnn.cpp:90]   --->   Operation 717 'bitconcatenate' 'or_ln90_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_111)   --->   "%select_ln89_110 = select i1 %icmp_ln89_94, i32 %or_ln90_86, i32 %select_ln89_109" [bnn.cpp:89]   --->   Operation 718 'select' 'select_ln89_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_58)   --->   "%or_ln89_56 = or i1 %icmp_ln89_91, i1 %icmp_ln89_92" [bnn.cpp:89]   --->   Operation 719 'or' 'or_ln89_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_58)   --->   "%or_ln89_57 = or i1 %icmp_ln89_94, i1 %icmp_ln89_93" [bnn.cpp:89]   --->   Operation 720 'or' 'or_ln89_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 721 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_58 = or i1 %or_ln89_57, i1 %or_ln89_56" [bnn.cpp:89]   --->   Operation 721 'or' 'or_ln89_58' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 722 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln89_111 = select i1 %or_ln89_58, i32 %select_ln89_110, i32 %select_ln89_106" [bnn.cpp:89]   --->   Operation 722 'select' 'select_ln89_111' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_62)   --->   "%or_ln89_59 = or i1 %icmp_ln89_90, i1 %icmp_ln89_89" [bnn.cpp:89]   --->   Operation 723 'or' 'or_ln89_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_62)   --->   "%or_ln89_60 = or i1 %icmp_ln89_87, i1 %or_ln89_58" [bnn.cpp:89]   --->   Operation 724 'or' 'or_ln89_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_62)   --->   "%or_ln89_61 = or i1 %or_ln89_60, i1 %icmp_ln89_88" [bnn.cpp:89]   --->   Operation 725 'or' 'or_ln89_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 726 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_62 = or i1 %or_ln89_61, i1 %or_ln89_59" [bnn.cpp:89]   --->   Operation 726 'or' 'or_ln89_62' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 727 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln89_112 = select i1 %or_ln89_62, i32 %select_ln89_111, i32 %select_ln89_102" [bnn.cpp:89]   --->   Operation 727 'select' 'select_ln89_112' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_67)   --->   "%or_ln89_63 = or i1 %or_ln89_55, i1 %icmp_ln89_82" [bnn.cpp:89]   --->   Operation 728 'or' 'or_ln89_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_67)   --->   "%or_ln89_64 = or i1 %or_ln89_63, i1 %icmp_ln89_81" [bnn.cpp:89]   --->   Operation 729 'or' 'or_ln89_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_67)   --->   "%or_ln89_65 = or i1 %icmp_ln89_79, i1 %or_ln89_62" [bnn.cpp:89]   --->   Operation 730 'or' 'or_ln89_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_67)   --->   "%or_ln89_66 = or i1 %or_ln89_65, i1 %icmp_ln89_80" [bnn.cpp:89]   --->   Operation 731 'or' 'or_ln89_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 732 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_67 = or i1 %or_ln89_66, i1 %or_ln89_64" [bnn.cpp:89]   --->   Operation 732 'or' 'or_ln89_67' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 733 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln89_113 = select i1 %or_ln89_67, i32 %select_ln89_112, i32 %select_ln89_93" [bnn.cpp:89]   --->   Operation 733 'select' 'select_ln89_113' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_114)   --->   "%or_ln89_70 = or i1 %icmp_ln89_65, i1 %or_ln89_45" [bnn.cpp:89]   --->   Operation 734 'or' 'or_ln89_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_114)   --->   "%or_ln89_71 = or i1 %or_ln89_52, i1 %or_ln89_67" [bnn.cpp:89]   --->   Operation 735 'or' 'or_ln89_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_114)   --->   "%or_ln89_72 = or i1 %or_ln89_71, i1 %or_ln89_70" [bnn.cpp:89]   --->   Operation 736 'or' 'or_ln89_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_114)   --->   "%or_ln89_73 = or i1 %or_ln89_72, i1 %or_ln89_69" [bnn.cpp:89]   --->   Operation 737 'or' 'or_ln89_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 738 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln89_114 = select i1 %or_ln89_73, i32 %select_ln89_113, i32 0" [bnn.cpp:89]   --->   Operation 738 'select' 'select_ln89_114' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_152)   --->   "%select_ln89_142 = select i1 %or_ln89_86, i32 %select_ln89_141, i32 %select_ln89_137" [bnn.cpp:89]   --->   Operation 739 'select' 'select_ln89_142' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 740 [1/1] (0.00ns)   --->   "%or_ln90_110 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i1.i6, i25 %tmp_110, i1 1, i6 %trunc_ln90_93" [bnn.cpp:90]   --->   Operation 740 'bitconcatenate' 'or_ln90_110' <Predicate = (icmp_ln89_120)> <Delay = 0.00>
ST_4 : Operation 741 [1/1] (0.69ns)   --->   "%select_ln89_144 = select i1 %icmp_ln89_120, i32 %or_ln90_110, i32 %select_ln89_143" [bnn.cpp:89]   --->   Operation 741 'select' 'select_ln89_144' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 742 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %select_ln89_144, i32 6, i32 31" [bnn.cpp:90]   --->   Operation 742 'partselect' 'tmp_111' <Predicate = (icmp_ln89_121)> <Delay = 0.00>
ST_4 : Operation 743 [1/1] (0.00ns)   --->   "%trunc_ln90_94 = trunc i32 %select_ln89_144" [bnn.cpp:90]   --->   Operation 743 'trunc' 'trunc_ln90_94' <Predicate = (icmp_ln89_121)> <Delay = 0.00>
ST_4 : Operation 744 [1/1] (0.00ns)   --->   "%or_ln90_111 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i26.i1.i5, i26 %tmp_111, i1 1, i5 %trunc_ln90_94" [bnn.cpp:90]   --->   Operation 744 'bitconcatenate' 'or_ln90_111' <Predicate = (icmp_ln89_121)> <Delay = 0.00>
ST_4 : Operation 745 [1/1] (0.69ns)   --->   "%select_ln89_145 = select i1 %icmp_ln89_121, i32 %or_ln90_111, i32 %select_ln89_144" [bnn.cpp:89]   --->   Operation 745 'select' 'select_ln89_145' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 746 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %select_ln89_145, i32 5, i32 31" [bnn.cpp:90]   --->   Operation 746 'partselect' 'tmp_112' <Predicate = (icmp_ln89_122)> <Delay = 0.00>
ST_4 : Operation 747 [1/1] (0.00ns)   --->   "%trunc_ln90_95 = trunc i32 %select_ln89_145" [bnn.cpp:90]   --->   Operation 747 'trunc' 'trunc_ln90_95' <Predicate = (icmp_ln89_122)> <Delay = 0.00>
ST_4 : Operation 748 [1/1] (0.00ns)   --->   "%or_ln90_112 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i1.i4, i27 %tmp_112, i1 1, i4 %trunc_ln90_95" [bnn.cpp:90]   --->   Operation 748 'bitconcatenate' 'or_ln90_112' <Predicate = (icmp_ln89_122)> <Delay = 0.00>
ST_4 : Operation 749 [1/1] (0.69ns)   --->   "%select_ln89_146 = select i1 %icmp_ln89_122, i32 %or_ln90_112, i32 %select_ln89_145" [bnn.cpp:89]   --->   Operation 749 'select' 'select_ln89_146' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 750 [1/1] (1.54ns)   --->   "%icmp_ln89_123 = icmp_slt  i12 %input_60_val_read, i12 1" [bnn.cpp:89]   --->   Operation 750 'icmp' 'icmp_ln89_123' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 751 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %select_ln89_146, i32 4, i32 31" [bnn.cpp:90]   --->   Operation 751 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 752 [1/1] (0.00ns)   --->   "%trunc_ln90_96 = trunc i32 %select_ln89_146" [bnn.cpp:90]   --->   Operation 752 'trunc' 'trunc_ln90_96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 753 [1/1] (0.00ns)   --->   "%or_ln90_113 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i1.i3, i28 %tmp_113, i1 1, i3 %trunc_ln90_96" [bnn.cpp:90]   --->   Operation 753 'bitconcatenate' 'or_ln90_113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 754 [1/1] (0.69ns)   --->   "%select_ln89_147 = select i1 %icmp_ln89_123, i32 %or_ln90_113, i32 %select_ln89_146" [bnn.cpp:89]   --->   Operation 754 'select' 'select_ln89_147' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 755 [1/1] (1.54ns)   --->   "%icmp_ln89_124 = icmp_slt  i12 %input_61_val_read, i12 1" [bnn.cpp:89]   --->   Operation 755 'icmp' 'icmp_ln89_124' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 756 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %select_ln89_147, i32 3, i32 31" [bnn.cpp:90]   --->   Operation 756 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 757 [1/1] (0.00ns)   --->   "%trunc_ln90_97 = trunc i32 %select_ln89_147" [bnn.cpp:90]   --->   Operation 757 'trunc' 'trunc_ln90_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 758 [1/1] (0.00ns)   --->   "%or_ln90_114 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i1.i2, i29 %tmp_114, i1 1, i2 %trunc_ln90_97" [bnn.cpp:90]   --->   Operation 758 'bitconcatenate' 'or_ln90_114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 759 [1/1] (0.69ns)   --->   "%select_ln89_148 = select i1 %icmp_ln89_124, i32 %or_ln90_114, i32 %select_ln89_147" [bnn.cpp:89]   --->   Operation 759 'select' 'select_ln89_148' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 760 [1/1] (1.54ns)   --->   "%icmp_ln89_125 = icmp_slt  i12 %input_62_val_read, i12 1" [bnn.cpp:89]   --->   Operation 760 'icmp' 'icmp_ln89_125' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 761 [1/1] (0.00ns)   --->   "%tmp_115 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %select_ln89_148, i32 2, i32 31" [bnn.cpp:90]   --->   Operation 761 'partselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 762 [1/1] (0.00ns)   --->   "%trunc_ln90_98 = trunc i32 %select_ln89_148" [bnn.cpp:90]   --->   Operation 762 'trunc' 'trunc_ln90_98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 763 [1/1] (0.00ns)   --->   "%or_ln90_115 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i1.i1, i30 %tmp_115, i1 1, i1 %trunc_ln90_98" [bnn.cpp:90]   --->   Operation 763 'bitconcatenate' 'or_ln90_115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 764 [1/1] (0.69ns)   --->   "%select_ln89_149 = select i1 %icmp_ln89_125, i32 %or_ln90_115, i32 %select_ln89_148" [bnn.cpp:89]   --->   Operation 764 'select' 'select_ln89_149' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 765 [1/1] (1.54ns)   --->   "%icmp_ln89_126 = icmp_slt  i12 %input_63_val_read, i12 1" [bnn.cpp:89]   --->   Operation 765 'icmp' 'icmp_ln89_126' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_151)   --->   "%tmp_116 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %select_ln89_149, i32 1, i32 31" [bnn.cpp:90]   --->   Operation 766 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_151)   --->   "%or_ln90_116 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_116, i1 1" [bnn.cpp:90]   --->   Operation 767 'bitconcatenate' 'or_ln90_116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_151)   --->   "%select_ln89_150 = select i1 %icmp_ln89_126, i32 %or_ln90_116, i32 %select_ln89_149" [bnn.cpp:89]   --->   Operation 768 'select' 'select_ln89_150' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_89)   --->   "%or_ln89_87 = or i1 %icmp_ln89_123, i1 %icmp_ln89_124" [bnn.cpp:89]   --->   Operation 769 'or' 'or_ln89_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_89)   --->   "%or_ln89_88 = or i1 %icmp_ln89_126, i1 %icmp_ln89_125" [bnn.cpp:89]   --->   Operation 770 'or' 'or_ln89_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 771 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_89 = or i1 %or_ln89_88, i1 %or_ln89_87" [bnn.cpp:89]   --->   Operation 771 'or' 'or_ln89_89' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 772 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln89_151 = select i1 %or_ln89_89, i32 %select_ln89_150, i32 %select_ln89_146" [bnn.cpp:89]   --->   Operation 772 'select' 'select_ln89_151' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_93)   --->   "%or_ln89_90 = or i1 %icmp_ln89_122, i1 %icmp_ln89_121" [bnn.cpp:89]   --->   Operation 773 'or' 'or_ln89_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_93)   --->   "%or_ln89_91 = or i1 %icmp_ln89_119, i1 %or_ln89_89" [bnn.cpp:89]   --->   Operation 774 'or' 'or_ln89_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_93)   --->   "%or_ln89_92 = or i1 %or_ln89_91, i1 %icmp_ln89_120" [bnn.cpp:89]   --->   Operation 775 'or' 'or_ln89_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 776 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_93 = or i1 %or_ln89_92, i1 %or_ln89_90" [bnn.cpp:89]   --->   Operation 776 'or' 'or_ln89_93' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 777 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln89_152 = select i1 %or_ln89_93, i32 %select_ln89_151, i32 %select_ln89_142" [bnn.cpp:89]   --->   Operation 777 'select' 'select_ln89_152' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_98)   --->   "%or_ln89_94 = or i1 %or_ln89_86, i1 %icmp_ln89_114" [bnn.cpp:89]   --->   Operation 778 'or' 'or_ln89_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_98)   --->   "%or_ln89_95 = or i1 %or_ln89_94, i1 %icmp_ln89_113" [bnn.cpp:89]   --->   Operation 779 'or' 'or_ln89_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_98)   --->   "%or_ln89_96 = or i1 %icmp_ln89_111, i1 %or_ln89_93" [bnn.cpp:89]   --->   Operation 780 'or' 'or_ln89_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_98)   --->   "%or_ln89_97 = or i1 %or_ln89_96, i1 %icmp_ln89_112" [bnn.cpp:89]   --->   Operation 781 'or' 'or_ln89_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 782 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_98 = or i1 %or_ln89_97, i1 %or_ln89_95" [bnn.cpp:89]   --->   Operation 782 'or' 'or_ln89_98' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 783 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln89_153 = select i1 %or_ln89_98, i32 %select_ln89_152, i32 %select_ln89_133" [bnn.cpp:89]   --->   Operation 783 'select' 'select_ln89_153' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_154)   --->   "%or_ln89_101 = or i1 %icmp_ln89_97, i1 %or_ln89_76" [bnn.cpp:89]   --->   Operation 784 'or' 'or_ln89_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_154)   --->   "%or_ln89_102 = or i1 %or_ln89_83, i1 %or_ln89_98" [bnn.cpp:89]   --->   Operation 785 'or' 'or_ln89_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_154)   --->   "%or_ln89_103 = or i1 %or_ln89_102, i1 %or_ln89_101" [bnn.cpp:89]   --->   Operation 786 'or' 'or_ln89_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_154)   --->   "%or_ln89_104 = or i1 %or_ln89_103, i1 %or_ln89_100" [bnn.cpp:89]   --->   Operation 787 'or' 'or_ln89_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 788 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln89_154 = select i1 %or_ln89_104, i32 %select_ln89_153, i32 0" [bnn.cpp:89]   --->   Operation 788 'select' 'select_ln89_154' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_192)   --->   "%select_ln89_182 = select i1 %or_ln89_117, i32 %select_ln89_181, i32 %select_ln89_177" [bnn.cpp:89]   --->   Operation 789 'select' 'select_ln89_182' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 790 [1/1] (0.00ns)   --->   "%or_ln90_140 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i1.i6, i25 %tmp_140, i1 1, i6 %trunc_ln90_118" [bnn.cpp:90]   --->   Operation 790 'bitconcatenate' 'or_ln90_140' <Predicate = (icmp_ln89_152)> <Delay = 0.00>
ST_4 : Operation 791 [1/1] (0.69ns)   --->   "%select_ln89_184 = select i1 %icmp_ln89_152, i32 %or_ln90_140, i32 %select_ln89_183" [bnn.cpp:89]   --->   Operation 791 'select' 'select_ln89_184' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %select_ln89_184, i32 6, i32 31" [bnn.cpp:90]   --->   Operation 792 'partselect' 'tmp_141' <Predicate = (icmp_ln89_153)> <Delay = 0.00>
ST_4 : Operation 793 [1/1] (0.00ns)   --->   "%trunc_ln90_119 = trunc i32 %select_ln89_184" [bnn.cpp:90]   --->   Operation 793 'trunc' 'trunc_ln90_119' <Predicate = (icmp_ln89_153)> <Delay = 0.00>
ST_4 : Operation 794 [1/1] (0.00ns)   --->   "%or_ln90_141 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i26.i1.i5, i26 %tmp_141, i1 1, i5 %trunc_ln90_119" [bnn.cpp:90]   --->   Operation 794 'bitconcatenate' 'or_ln90_141' <Predicate = (icmp_ln89_153)> <Delay = 0.00>
ST_4 : Operation 795 [1/1] (0.69ns)   --->   "%select_ln89_185 = select i1 %icmp_ln89_153, i32 %or_ln90_141, i32 %select_ln89_184" [bnn.cpp:89]   --->   Operation 795 'select' 'select_ln89_185' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 796 [1/1] (0.00ns)   --->   "%tmp_142 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %select_ln89_185, i32 5, i32 31" [bnn.cpp:90]   --->   Operation 796 'partselect' 'tmp_142' <Predicate = (icmp_ln89_154)> <Delay = 0.00>
ST_4 : Operation 797 [1/1] (0.00ns)   --->   "%trunc_ln90_120 = trunc i32 %select_ln89_185" [bnn.cpp:90]   --->   Operation 797 'trunc' 'trunc_ln90_120' <Predicate = (icmp_ln89_154)> <Delay = 0.00>
ST_4 : Operation 798 [1/1] (0.00ns)   --->   "%or_ln90_142 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i1.i4, i27 %tmp_142, i1 1, i4 %trunc_ln90_120" [bnn.cpp:90]   --->   Operation 798 'bitconcatenate' 'or_ln90_142' <Predicate = (icmp_ln89_154)> <Delay = 0.00>
ST_4 : Operation 799 [1/1] (0.69ns)   --->   "%select_ln89_186 = select i1 %icmp_ln89_154, i32 %or_ln90_142, i32 %select_ln89_185" [bnn.cpp:89]   --->   Operation 799 'select' 'select_ln89_186' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 800 [1/1] (1.54ns)   --->   "%icmp_ln89_155 = icmp_slt  i12 %input_92_val_read, i12 1" [bnn.cpp:89]   --->   Operation 800 'icmp' 'icmp_ln89_155' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 801 [1/1] (0.00ns)   --->   "%tmp_143 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %select_ln89_186, i32 4, i32 31" [bnn.cpp:90]   --->   Operation 801 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 802 [1/1] (0.00ns)   --->   "%trunc_ln90_121 = trunc i32 %select_ln89_186" [bnn.cpp:90]   --->   Operation 802 'trunc' 'trunc_ln90_121' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 803 [1/1] (0.00ns)   --->   "%or_ln90_143 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i1.i3, i28 %tmp_143, i1 1, i3 %trunc_ln90_121" [bnn.cpp:90]   --->   Operation 803 'bitconcatenate' 'or_ln90_143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 804 [1/1] (0.69ns)   --->   "%select_ln89_187 = select i1 %icmp_ln89_155, i32 %or_ln90_143, i32 %select_ln89_186" [bnn.cpp:89]   --->   Operation 804 'select' 'select_ln89_187' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 805 [1/1] (1.54ns)   --->   "%icmp_ln89_156 = icmp_slt  i12 %input_93_val_read, i12 1" [bnn.cpp:89]   --->   Operation 805 'icmp' 'icmp_ln89_156' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 806 [1/1] (0.00ns)   --->   "%tmp_144 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %select_ln89_187, i32 3, i32 31" [bnn.cpp:90]   --->   Operation 806 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 807 [1/1] (0.00ns)   --->   "%trunc_ln90_122 = trunc i32 %select_ln89_187" [bnn.cpp:90]   --->   Operation 807 'trunc' 'trunc_ln90_122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 808 [1/1] (0.00ns)   --->   "%or_ln90_144 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i1.i2, i29 %tmp_144, i1 1, i2 %trunc_ln90_122" [bnn.cpp:90]   --->   Operation 808 'bitconcatenate' 'or_ln90_144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 809 [1/1] (0.69ns)   --->   "%select_ln89_188 = select i1 %icmp_ln89_156, i32 %or_ln90_144, i32 %select_ln89_187" [bnn.cpp:89]   --->   Operation 809 'select' 'select_ln89_188' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 810 [1/1] (1.54ns)   --->   "%icmp_ln89_157 = icmp_slt  i12 %input_94_val_read, i12 1" [bnn.cpp:89]   --->   Operation 810 'icmp' 'icmp_ln89_157' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 811 [1/1] (0.00ns)   --->   "%tmp_145 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %select_ln89_188, i32 2, i32 31" [bnn.cpp:90]   --->   Operation 811 'partselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 812 [1/1] (0.00ns)   --->   "%trunc_ln90_123 = trunc i32 %select_ln89_188" [bnn.cpp:90]   --->   Operation 812 'trunc' 'trunc_ln90_123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 813 [1/1] (0.00ns)   --->   "%or_ln90_145 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i1.i1, i30 %tmp_145, i1 1, i1 %trunc_ln90_123" [bnn.cpp:90]   --->   Operation 813 'bitconcatenate' 'or_ln90_145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 814 [1/1] (0.69ns)   --->   "%select_ln89_189 = select i1 %icmp_ln89_157, i32 %or_ln90_145, i32 %select_ln89_188" [bnn.cpp:89]   --->   Operation 814 'select' 'select_ln89_189' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 815 [1/1] (1.54ns)   --->   "%icmp_ln89_158 = icmp_slt  i12 %input_95_val_read, i12 1" [bnn.cpp:89]   --->   Operation 815 'icmp' 'icmp_ln89_158' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_191)   --->   "%tmp_146 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %select_ln89_189, i32 1, i32 31" [bnn.cpp:90]   --->   Operation 816 'partselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_191)   --->   "%or_ln90_146 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_146, i1 1" [bnn.cpp:90]   --->   Operation 817 'bitconcatenate' 'or_ln90_146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_191)   --->   "%select_ln89_190 = select i1 %icmp_ln89_158, i32 %or_ln90_146, i32 %select_ln89_189" [bnn.cpp:89]   --->   Operation 818 'select' 'select_ln89_190' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_120)   --->   "%or_ln89_118 = or i1 %icmp_ln89_155, i1 %icmp_ln89_156" [bnn.cpp:89]   --->   Operation 819 'or' 'or_ln89_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_120)   --->   "%or_ln89_119 = or i1 %icmp_ln89_158, i1 %icmp_ln89_157" [bnn.cpp:89]   --->   Operation 820 'or' 'or_ln89_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 821 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_120 = or i1 %or_ln89_119, i1 %or_ln89_118" [bnn.cpp:89]   --->   Operation 821 'or' 'or_ln89_120' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 822 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln89_191 = select i1 %or_ln89_120, i32 %select_ln89_190, i32 %select_ln89_186" [bnn.cpp:89]   --->   Operation 822 'select' 'select_ln89_191' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_124)   --->   "%or_ln89_121 = or i1 %icmp_ln89_154, i1 %icmp_ln89_153" [bnn.cpp:89]   --->   Operation 823 'or' 'or_ln89_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_124)   --->   "%or_ln89_122 = or i1 %icmp_ln89_151, i1 %or_ln89_120" [bnn.cpp:89]   --->   Operation 824 'or' 'or_ln89_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_124)   --->   "%or_ln89_123 = or i1 %or_ln89_122, i1 %icmp_ln89_152" [bnn.cpp:89]   --->   Operation 825 'or' 'or_ln89_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 826 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_124 = or i1 %or_ln89_123, i1 %or_ln89_121" [bnn.cpp:89]   --->   Operation 826 'or' 'or_ln89_124' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 827 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln89_192 = select i1 %or_ln89_124, i32 %select_ln89_191, i32 %select_ln89_182" [bnn.cpp:89]   --->   Operation 827 'select' 'select_ln89_192' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_129)   --->   "%or_ln89_125 = or i1 %or_ln89_117, i1 %icmp_ln89_146" [bnn.cpp:89]   --->   Operation 828 'or' 'or_ln89_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_129)   --->   "%or_ln89_126 = or i1 %or_ln89_125, i1 %icmp_ln89_145" [bnn.cpp:89]   --->   Operation 829 'or' 'or_ln89_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_129)   --->   "%or_ln89_127 = or i1 %icmp_ln89_143, i1 %or_ln89_124" [bnn.cpp:89]   --->   Operation 830 'or' 'or_ln89_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_129)   --->   "%or_ln89_128 = or i1 %or_ln89_127, i1 %icmp_ln89_144" [bnn.cpp:89]   --->   Operation 831 'or' 'or_ln89_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 832 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_129 = or i1 %or_ln89_128, i1 %or_ln89_126" [bnn.cpp:89]   --->   Operation 832 'or' 'or_ln89_129' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 833 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln89_193 = select i1 %or_ln89_129, i32 %select_ln89_192, i32 %select_ln89_173" [bnn.cpp:89]   --->   Operation 833 'select' 'select_ln89_193' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_194)   --->   "%or_ln89_132 = or i1 %icmp_ln89_129, i1 %or_ln89_107" [bnn.cpp:89]   --->   Operation 834 'or' 'or_ln89_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_194)   --->   "%or_ln89_133 = or i1 %or_ln89_114, i1 %or_ln89_129" [bnn.cpp:89]   --->   Operation 835 'or' 'or_ln89_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_194)   --->   "%or_ln89_134 = or i1 %or_ln89_133, i1 %or_ln89_132" [bnn.cpp:89]   --->   Operation 836 'or' 'or_ln89_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_194)   --->   "%or_ln89_135 = or i1 %or_ln89_134, i1 %or_ln89_131" [bnn.cpp:89]   --->   Operation 837 'or' 'or_ln89_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 838 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln89_194 = select i1 %or_ln89_135, i32 %select_ln89_193, i32 0" [bnn.cpp:89]   --->   Operation 838 'select' 'select_ln89_194' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node select_ln93_4)   --->   "%select_ln89_222 = select i1 %or_ln89_148, i32 %select_ln89_221, i32 %select_ln89_217" [bnn.cpp:89]   --->   Operation 839 'select' 'select_ln89_222' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 840 [1/1] (0.00ns)   --->   "%or_ln90_170 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i1.i6, i25 %tmp_170, i1 1, i6 %trunc_ln90_143" [bnn.cpp:90]   --->   Operation 840 'bitconcatenate' 'or_ln90_170' <Predicate = (icmp_ln89_184)> <Delay = 0.00>
ST_4 : Operation 841 [1/1] (0.69ns)   --->   "%select_ln89_224 = select i1 %icmp_ln89_184, i32 %or_ln90_170, i32 %select_ln89_223" [bnn.cpp:89]   --->   Operation 841 'select' 'select_ln89_224' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 842 [1/1] (0.00ns)   --->   "%tmp_171 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %select_ln89_224, i32 6, i32 31" [bnn.cpp:90]   --->   Operation 842 'partselect' 'tmp_171' <Predicate = (icmp_ln89_185)> <Delay = 0.00>
ST_4 : Operation 843 [1/1] (0.00ns)   --->   "%trunc_ln90_144 = trunc i32 %select_ln89_224" [bnn.cpp:90]   --->   Operation 843 'trunc' 'trunc_ln90_144' <Predicate = (icmp_ln89_185)> <Delay = 0.00>
ST_4 : Operation 844 [1/1] (0.00ns)   --->   "%or_ln90_171 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i26.i1.i5, i26 %tmp_171, i1 1, i5 %trunc_ln90_144" [bnn.cpp:90]   --->   Operation 844 'bitconcatenate' 'or_ln90_171' <Predicate = (icmp_ln89_185)> <Delay = 0.00>
ST_4 : Operation 845 [1/1] (0.69ns)   --->   "%select_ln89_225 = select i1 %icmp_ln89_185, i32 %or_ln90_171, i32 %select_ln89_224" [bnn.cpp:89]   --->   Operation 845 'select' 'select_ln89_225' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 846 [1/1] (0.00ns)   --->   "%tmp_172 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %select_ln89_225, i32 5, i32 31" [bnn.cpp:90]   --->   Operation 846 'partselect' 'tmp_172' <Predicate = (icmp_ln89_186)> <Delay = 0.00>
ST_4 : Operation 847 [1/1] (0.00ns)   --->   "%trunc_ln90_145 = trunc i32 %select_ln89_225" [bnn.cpp:90]   --->   Operation 847 'trunc' 'trunc_ln90_145' <Predicate = (icmp_ln89_186)> <Delay = 0.00>
ST_4 : Operation 848 [1/1] (0.00ns)   --->   "%or_ln90_172 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i1.i4, i27 %tmp_172, i1 1, i4 %trunc_ln90_145" [bnn.cpp:90]   --->   Operation 848 'bitconcatenate' 'or_ln90_172' <Predicate = (icmp_ln89_186)> <Delay = 0.00>
ST_4 : Operation 849 [1/1] (0.69ns)   --->   "%select_ln89_226 = select i1 %icmp_ln89_186, i32 %or_ln90_172, i32 %select_ln89_225" [bnn.cpp:89]   --->   Operation 849 'select' 'select_ln89_226' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 850 [1/1] (1.54ns)   --->   "%icmp_ln89_187 = icmp_slt  i12 %input_124_val_read, i12 1" [bnn.cpp:89]   --->   Operation 850 'icmp' 'icmp_ln89_187' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 851 [1/1] (0.00ns)   --->   "%tmp_173 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %select_ln89_226, i32 4, i32 31" [bnn.cpp:90]   --->   Operation 851 'partselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 852 [1/1] (0.00ns)   --->   "%trunc_ln90_146 = trunc i32 %select_ln89_226" [bnn.cpp:90]   --->   Operation 852 'trunc' 'trunc_ln90_146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 853 [1/1] (0.00ns)   --->   "%or_ln90_173 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i1.i3, i28 %tmp_173, i1 1, i3 %trunc_ln90_146" [bnn.cpp:90]   --->   Operation 853 'bitconcatenate' 'or_ln90_173' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 854 [1/1] (0.69ns)   --->   "%select_ln89_227 = select i1 %icmp_ln89_187, i32 %or_ln90_173, i32 %select_ln89_226" [bnn.cpp:89]   --->   Operation 854 'select' 'select_ln89_227' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 855 [1/1] (1.54ns)   --->   "%icmp_ln89_188 = icmp_slt  i12 %input_125_val_read, i12 1" [bnn.cpp:89]   --->   Operation 855 'icmp' 'icmp_ln89_188' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 856 [1/1] (0.00ns)   --->   "%tmp_174 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %select_ln89_227, i32 3, i32 31" [bnn.cpp:90]   --->   Operation 856 'partselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 857 [1/1] (0.00ns)   --->   "%trunc_ln90_147 = trunc i32 %select_ln89_227" [bnn.cpp:90]   --->   Operation 857 'trunc' 'trunc_ln90_147' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 858 [1/1] (0.00ns)   --->   "%or_ln90_174 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i1.i2, i29 %tmp_174, i1 1, i2 %trunc_ln90_147" [bnn.cpp:90]   --->   Operation 858 'bitconcatenate' 'or_ln90_174' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 859 [1/1] (0.69ns)   --->   "%select_ln89_228 = select i1 %icmp_ln89_188, i32 %or_ln90_174, i32 %select_ln89_227" [bnn.cpp:89]   --->   Operation 859 'select' 'select_ln89_228' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 860 [1/1] (1.54ns)   --->   "%icmp_ln89_189 = icmp_slt  i12 %input_126_val_read, i12 1" [bnn.cpp:89]   --->   Operation 860 'icmp' 'icmp_ln89_189' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 861 [1/1] (0.00ns)   --->   "%tmp_175 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %select_ln89_228, i32 2, i32 31" [bnn.cpp:90]   --->   Operation 861 'partselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 862 [1/1] (0.00ns)   --->   "%trunc_ln90_148 = trunc i32 %select_ln89_228" [bnn.cpp:90]   --->   Operation 862 'trunc' 'trunc_ln90_148' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 863 [1/1] (0.00ns)   --->   "%or_ln90_175 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i1.i1, i30 %tmp_175, i1 1, i1 %trunc_ln90_148" [bnn.cpp:90]   --->   Operation 863 'bitconcatenate' 'or_ln90_175' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 864 [1/1] (0.69ns)   --->   "%select_ln89_229 = select i1 %icmp_ln89_189, i32 %or_ln90_175, i32 %select_ln89_228" [bnn.cpp:89]   --->   Operation 864 'select' 'select_ln89_229' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 865 [1/1] (1.54ns)   --->   "%icmp_ln89_190 = icmp_slt  i12 %input_127_val_read, i12 1" [bnn.cpp:89]   --->   Operation 865 'icmp' 'icmp_ln89_190' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node select_ln93)   --->   "%tmp_176 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %select_ln89_229, i32 1, i32 31" [bnn.cpp:90]   --->   Operation 866 'partselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node select_ln93)   --->   "%or_ln90_176 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_176, i1 1" [bnn.cpp:90]   --->   Operation 867 'bitconcatenate' 'or_ln90_176' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node select_ln93)   --->   "%select_ln89_230 = select i1 %icmp_ln89_190, i32 %or_ln90_176, i32 %select_ln89_229" [bnn.cpp:89]   --->   Operation 868 'select' 'select_ln89_230' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node or_ln93_5)   --->   "%or_ln93 = or i1 %icmp_ln89_187, i1 %icmp_ln89_188" [bnn.cpp:93]   --->   Operation 869 'or' 'or_ln93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node or_ln93_5)   --->   "%or_ln93_18 = or i1 %icmp_ln89_190, i1 %icmp_ln89_189" [bnn.cpp:93]   --->   Operation 870 'or' 'or_ln93_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 871 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln93_5 = or i1 %or_ln93_18, i1 %or_ln93" [bnn.cpp:93]   --->   Operation 871 'or' 'or_ln93_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 872 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln93 = select i1 %or_ln93_5, i32 %select_ln89_230, i32 %select_ln89_226" [bnn.cpp:93]   --->   Operation 872 'select' 'select_ln93' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node or_ln93_6)   --->   "%or_ln93_19 = or i1 %icmp_ln89_186, i1 %icmp_ln89_185" [bnn.cpp:93]   --->   Operation 873 'or' 'or_ln93_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node or_ln93_6)   --->   "%or_ln93_20 = or i1 %icmp_ln89_183, i1 %or_ln93_5" [bnn.cpp:93]   --->   Operation 874 'or' 'or_ln93_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node or_ln93_6)   --->   "%or_ln93_21 = or i1 %or_ln93_20, i1 %icmp_ln89_184" [bnn.cpp:93]   --->   Operation 875 'or' 'or_ln93_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 876 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln93_6 = or i1 %or_ln93_21, i1 %or_ln93_19" [bnn.cpp:93]   --->   Operation 876 'or' 'or_ln93_6' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 877 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln93_4 = select i1 %or_ln93_6, i32 %select_ln93, i32 %select_ln89_222" [bnn.cpp:93]   --->   Operation 877 'select' 'select_ln93_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node or_ln93_7)   --->   "%or_ln93_22 = or i1 %or_ln89_148, i1 %icmp_ln89_178" [bnn.cpp:93]   --->   Operation 878 'or' 'or_ln93_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node or_ln93_7)   --->   "%or_ln93_23 = or i1 %or_ln93_22, i1 %icmp_ln89_177" [bnn.cpp:93]   --->   Operation 879 'or' 'or_ln93_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node or_ln93_7)   --->   "%or_ln93_24 = or i1 %icmp_ln89_175, i1 %or_ln93_6" [bnn.cpp:93]   --->   Operation 880 'or' 'or_ln93_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node or_ln93_7)   --->   "%or_ln93_25 = or i1 %or_ln93_24, i1 %icmp_ln89_176" [bnn.cpp:93]   --->   Operation 881 'or' 'or_ln93_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 882 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln93_7 = or i1 %or_ln93_25, i1 %or_ln93_23" [bnn.cpp:93]   --->   Operation 882 'or' 'or_ln93_7' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 883 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln93_5 = select i1 %or_ln93_7, i32 %select_ln93_4, i32 %select_ln89_213" [bnn.cpp:93]   --->   Operation 883 'select' 'select_ln93_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node select_ln93_6)   --->   "%or_ln93_28 = or i1 %icmp_ln89_161, i1 %or_ln89_138" [bnn.cpp:93]   --->   Operation 884 'or' 'or_ln93_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node select_ln93_6)   --->   "%or_ln93_29 = or i1 %or_ln89_145, i1 %or_ln93_7" [bnn.cpp:93]   --->   Operation 885 'or' 'or_ln93_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node select_ln93_6)   --->   "%or_ln93_30 = or i1 %or_ln93_29, i1 %or_ln93_28" [bnn.cpp:93]   --->   Operation 886 'or' 'or_ln93_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node select_ln93_6)   --->   "%or_ln93_8 = or i1 %or_ln93_30, i1 %or_ln93_27" [bnn.cpp:93]   --->   Operation 887 'or' 'or_ln93_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 888 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln93_6 = select i1 %or_ln93_8, i32 %select_ln93_5, i32 0" [bnn.cpp:93]   --->   Operation 888 'select' 'select_ln93_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 889 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %select_ln89_114" [bnn.cpp:93]   --->   Operation 889 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 890 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %select_ln89_154" [bnn.cpp:93]   --->   Operation 890 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 891 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %select_ln89_194" [bnn.cpp:93]   --->   Operation 891 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 892 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %select_ln93_6" [bnn.cpp:93]   --->   Operation 892 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 893 [1/1] (0.00ns)   --->   "%ret_ln93 = ret i128 %mrv_3" [bnn.cpp:93]   --->   Operation 893 'ret' 'ret_ln93' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.433ns
The critical path consists of the following:
	wire read operation ('input_1_val_read', bnn.cpp:89) on port 'input_1_val' (bnn.cpp:89) [255]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln89_64', bnn.cpp:89) [259]  (1.547 ns)
	'select' operation 32 bit ('select_ln89_76', bnn.cpp:89) [261]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_77', bnn.cpp:89) [265]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_78', bnn.cpp:89) [269]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_79', bnn.cpp:89) [273]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_80', bnn.cpp:89) [277]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_81', bnn.cpp:89) [282]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_82', bnn.cpp:89) [287]  (0.698 ns)

 <State 2>: 7.131ns
The critical path consists of the following:
	wire read operation ('input_9_val_read', bnn.cpp:89) on port 'input_9_val' (bnn.cpp:89) [247]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln89_72', bnn.cpp:89) [297]  (1.547 ns)
	'select' operation 32 bit ('select_ln89_85', bnn.cpp:89) [301]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_86', bnn.cpp:89) [306]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_87', bnn.cpp:89) [311]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_88', bnn.cpp:89) [316]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_89', bnn.cpp:89) [321]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_90', bnn.cpp:89) [326]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_91', bnn.cpp:89) [331]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_92', bnn.cpp:89) [335]  (0.000 ns)
	'select' operation 32 bit ('select_ln89_93', bnn.cpp:89) [340]  (0.698 ns)

 <State 3>: 7.131ns
The critical path consists of the following:
	wire read operation ('input_17_val_read', bnn.cpp:89) on port 'input_17_val' (bnn.cpp:89) [239]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln89_80', bnn.cpp:89) [346]  (1.547 ns)
	'select' operation 32 bit ('select_ln89_95', bnn.cpp:89) [350]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_96', bnn.cpp:89) [355]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_97', bnn.cpp:89) [360]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_98', bnn.cpp:89) [365]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_99', bnn.cpp:89) [370]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_100', bnn.cpp:89) [375]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_101', bnn.cpp:89) [380]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_103', bnn.cpp:89) [389]  (0.698 ns)

 <State 4>: 7.260ns
The critical path consists of the following:
	'select' operation 32 bit ('select_ln89_104', bnn.cpp:89) [394]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_105', bnn.cpp:89) [399]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_106', bnn.cpp:89) [404]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_107', bnn.cpp:89) [409]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_108', bnn.cpp:89) [414]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_109', bnn.cpp:89) [419]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_110', bnn.cpp:89) [423]  (0.000 ns)
	'select' operation 32 bit ('select_ln89_111', bnn.cpp:89) [427]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_112', bnn.cpp:89) [432]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_113', bnn.cpp:89) [438]  (0.698 ns)
	'select' operation 32 bit ('select_ln89_114', bnn.cpp:89) [445]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
