module 4_not_tb(); 

    reg [3:0] a_tb, b_tb;
    wire [3:0] y_tb;

    four_input_not not4_dut (.a(a_tb), .b(b_tb), .y(y_tb));

    //apply test sequence
    initial 
        begin
            #10 a_tb = 

        end

endmodule