#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Apr 30 14:12:25 2021
# Process ID: 2576
# Current directory: D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9452 D:\MW\RTT\VVD\S\S_7-Pastrocchi\S_7\S7\S7.xpr
# Log file: D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/vivado.log
# Journal file: D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 959.180 ; gain = 265.590
open_hw
update_compile_order -fileset sources_1
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/000015de631101]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/000015de631101]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/000015de631101
set_property PROGRAM.FILE {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_wrapper.bit} [get_hw_devices xc7s100_0]
set_property PROBES.FILE {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_wrapper.ltx} [get_hw_devices xc7s100_0]
set_property FULL_PROBES.FILE {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_wrapper.ltx} [get_hw_devices xc7s100_0]
current_hw_device [get_hw_devices xc7s100_0]
refresh_hw_device [lindex [get_hw_devices xc7s100_0] 0]
INFO: [Labtools 27-1435] Device xc7s100 (JTAG device index = 0) is not programmed (DONE status = 0).
create_hw_cfgmem -hw_device [get_hw_devices xc7s100_0] -mem_dev [lindex [get_cfgmem_parts {mt25ql256-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_wrapper.ltx} [get_hw_devices xc7s100_0]
set_property FULL_PROBES.FILE {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_wrapper.ltx} [get_hw_devices xc7s100_0]
set_property PROGRAM.FILE {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_wrapper.bit} [get_hw_devices xc7s100_0]
program_hw_devices [get_hw_devices xc7s100_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2245.680 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7s100_0] 0]
INFO: [Labtools 27-2302] Device xc7s100 (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2292.754 ; gain = 47.074
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s100_0] -filter {CELL_NAME=~"S7_i/system_ila_0/U0/ila_lib"}]]
Processed interface axi_dma_1_M_AXI_MM2S_ila1_slot0
Processed interface axi_dma_1_M_AXI_S2MM_ila1_slot1
Processed interface axi_interconnect_0_M00_AXI_ila1_slot2
Processed interface axi_dma_0_M_AXIS_MM2S_ila1_slot3
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s100_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s100_0] -filter {CELL_NAME=~"S7_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Apr-30 14:14:00
set_property TRIGGER_COMPARE_VALUE eq32'u57000 [get_hw_probes S7_i/system_ila_0/U0/net_slot_4_axis_tdata -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s100_0] -filter {CELL_NAME=~"S7_i/system_ila_0/U0/ila_lib"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7s100_0] -filter {CELL_NAME=~"S7_i/system_ila_0/U0/ila_lib"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s100_0] -filter {CELL_NAME=~"S7_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2021-Apr-30 14:14:08
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s100_0] -filter {CELL_NAME=~"S7_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Apr-30 14:14:09
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7s100_0] -filter {CELL_NAME=~"S7_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s100_0] -filter {CELL_NAME=~"S7_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2021-Apr-30 14:15:09
INFO: [Labtools 27-2213] The ILA core 'hw_ila_1' captured one window with '1024' samples.
Processed interface axi_dma_1_M_AXI_MM2S_ila1_slot0
Processed interface axi_dma_1_M_AXI_S2MM_ila1_slot1
Processed interface axi_interconnect_0_M00_AXI_ila1_slot2
Processed interface axi_dma_0_M_AXIS_MM2S_ila1_slot3
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/S7.bd}
Adding component instance block -- xilinx.com:user:DCM_regs:1.0 - DCM_regs_0
Adding component instance block -- xilinx.com:user:DCM_ctrl:1.0 - DCM_ctrl_0
Adding component instance block -- xilinx.com:user:DCM_ctrl:1.0 - DCM_ctrl_1
Adding component instance block -- xilinx.com:user:DCM_ctrl:1.0 - DCM_ctrl_2
Adding component instance block -- xilinx.com:user:DCM_ctrl:1.0 - DCM_ctrl_3
Adding component instance block -- xilinx.com:user:DCM_ctrl:1.0 - DCM_ctrl_4
Adding component instance block -- xilinx.com:user:RT_timebase:1.0 - RT_timebase_0
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_0
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_10
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_11
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_12
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_13
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_14
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_15
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_16
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_17
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_18
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_19
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_1
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_20
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_21
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_22
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_23
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_24
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_25
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_26
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_27
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_28
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_29
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_2
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_30
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_31
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_32
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_33
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_34
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_35
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_36
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_37
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_38
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_39
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_3
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_40
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_41
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_42
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_43
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_44
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_45
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_46
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_47
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_48
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_49
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_4
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_5
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_6
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_7
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_8
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_9
Adding component instance block -- xilinx.com:user:PHS_regs:1.0 - PHS_regs_0
Adding component instance block -- xilinx.com:user:SM_alg_server:1.0 - SM_alg_server_0
Adding component instance block -- xilinx.com:user:SM_alg_server:1.0 - SM_alg_server_1
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_0
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_10
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_11
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_12
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_13
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_14
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_15
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_16
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_17
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_18
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_19
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_1
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_2
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_3
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_4
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_5
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_6
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_7
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_8
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_9
Adding component instance block -- xilinx.com:user:SM_regs:1.0 - SM_regs_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:util_idelay_ctrl:1.0 - util_idelay_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - ibufgds_200
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - bufg_200
Adding component instance block -- xilinx.com:user:SOL_ctrl:1.0 - SOL_ctrl_0
Adding component instance block -- xilinx.com:user:SOL_ctrl:1.0 - SOL_ctrl_1
Adding component instance block -- xilinx.com:user:SOL_ctrl:1.0 - SOL_ctrl_2
Adding component instance block -- xilinx.com:user:SOL_ctrl:1.0 - SOL_ctrl_3
Adding component instance block -- xilinx.com:user:SOL_ctrl:1.0 - SOL_ctrl_4
Adding component instance block -- xilinx.com:user:SOL_ctrl:1.0 - SOL_ctrl_5
Adding component instance block -- xilinx.com:user:SOL_ctrl:1.0 - SOL_ctrl_6
Adding component instance block -- xilinx.com:user:SOL_ctrl:1.0 - SOL_ctrl_7
Adding component instance block -- xilinx.com:user:SOL_ctrl:1.0 - SOL_ctrl_8
Adding component instance block -- xilinx.com:user:SOL_ctrl:1.0 - SOL_ctrl_9
Adding component instance block -- xilinx.com:user:SOL_regs:1.0 - SOL_regs_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - inv_rst
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_1
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - m00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_chip2chip:5.0 - axi_c2c_s
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_1
Adding component instance block -- MindWay:user:AXI4_Stream_Inverter:1.0 - AXI4_Stream_Inverter_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Excluding </DCM_5/DCM_regs_0/S00_AXI/S00_AXI_reg> from </axi_dma_1/Data_MM2S>
Excluding </PHS_50/PHS_regs_0/S00_AXI/S00_AXI_reg> from </axi_dma_1/Data_MM2S>
Excluding </SM_20/SM_regs_0/S00_AXI/S00_AXI_reg> from </axi_dma_1/Data_MM2S>
Excluding </SOL_10/SOL_regs_0/S00_AXI/S00_AXI_reg> from </axi_dma_1/Data_MM2S>
Excluding </axi_dma_1/S_AXI_LITE/Reg> from </axi_dma_1/Data_MM2S>
Excluding </axi_gpio_0/S_AXI/Reg> from </axi_dma_1/Data_MM2S>
Excluding </axi_uartlite_0/S_AXI/Reg> from </axi_dma_1/Data_MM2S>
Excluding </DCM_5/DCM_regs_0/S00_AXI/S00_AXI_reg> from </axi_dma_1/Data_S2MM>
Excluding </PHS_50/PHS_regs_0/S00_AXI/S00_AXI_reg> from </axi_dma_1/Data_S2MM>
Excluding </SM_20/SM_regs_0/S00_AXI/S00_AXI_reg> from </axi_dma_1/Data_S2MM>
Excluding </SOL_10/SOL_regs_0/S00_AXI/S00_AXI_reg> from </axi_dma_1/Data_S2MM>
Excluding </axi_dma_1/S_AXI_LITE/Reg> from </axi_dma_1/Data_S2MM>
Excluding </axi_gpio_0/S_AXI/Reg> from </axi_dma_1/Data_S2MM>
Excluding </axi_uartlite_0/S_AXI/Reg> from </axi_dma_1/Data_S2MM>
Excluding </axi_gpio_0/S_AXI/Reg> from </axi_c2c_s/MAXI-Lite>
Excluding </axi_uartlite_0/S_AXI/Reg> from </axi_c2c_s/MAXI-Lite>
Successfully read diagram <S7> from BD file <D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/S7.bd>
open_bd_design {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/S7.bd}
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { axi_dma_0_M_AXIS_MM2S } ]
disconnect_bd_intf_net [get_bd_intf_net axi_dma_0_M_AXIS_MM2S] [get_bd_intf_pins system_ila_0/SLOT_3_AXIS]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]'
INFO: [Common 17-17] undo 'disconnect_bd_intf_net [get_bd_intf_net axi_dma_0_M_AXIS_MM2S] [get_bd_intf_pins system_ila_0/SLOT_3_AXIS]'
INFO: [Common 17-17] undo 'set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { axi_dma_0_M_AXIS_MM2S } ]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'set_property TRIGGER_COMPARE_VALUE eq32'u57000 [get_hw_probes S7_i/system_ila_0/U0/net_slot_4_axis_tdata -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s100_0] -filter {CELL_NAME=~"S7_i/system_ila_0/U0/ila_lib"}]]'
undo
INFO: [Common 17-17] undo 'set_property PROGRAM.FILE {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_wrapper.bit} [get_hw_devices xc7s100_0]'
undo
INFO: [Common 17-17] undo 'set_property FULL_PROBES.FILE {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_wrapper.ltx} [get_hw_devices xc7s100_0]'
undo
INFO: [Common 17-17] undo 'set_property PROBES.FILE {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_wrapper.ltx} [get_hw_devices xc7s100_0]'
undo
INFO: [Common 17-17] undo 'set_property FULL_PROBES.FILE {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_wrapper.ltx} [get_hw_devices xc7s100_0]'
undo
INFO: [Common 17-17] undo 'set_property PROBES.FILE {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_wrapper.ltx} [get_hw_devices xc7s100_0]'
undo
INFO: [Common 17-17] undo 'set_property PROGRAM.FILE {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_wrapper.bit} [get_hw_devices xc7s100_0]'
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { axi_dma_0_M_AXIS_MM2S } ]
disconnect_bd_intf_net [get_bd_intf_net axi_dma_0_M_AXIS_MM2S] [get_bd_intf_pins system_ila_0/SLOT_3_AXIS]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
delete_bd_objs [get_bd_intf_nets axi_dma_1_M_AXI_MM2S]
delete_bd_objs [get_bd_intf_nets axi_dma_1_M_AXI_S2MM]
delete_bd_objs [get_bd_nets AXI4_Stream_Inverter_0_counter]
startgroup
set_property -dict [list CONFIG.C_SLOT_0_AXI_ID_WIDTH.VALUE_SRC PROPAGATED] [get_bd_cells system_ila_0]
set_property -dict [list CONFIG.C_BRAM_CNT {35} CONFIG.C_SLOT_0_INTF_TYPE {xilinx.com:interface:axis_rtl:1.0}] [get_bd_cells system_ila_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_SLOT {1} CONFIG.C_BRAM_CNT {24} CONFIG.C_SLOT_1_INTF_TYPE {xilinx.com:interface:axis_rtl:1.0}] [get_bd_cells system_ila_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_SLOT {2} CONFIG.C_BRAM_CNT {13} CONFIG.C_SLOT_2_INTF_TYPE {xilinx.com:interface:axis_rtl:1.0}] [get_bd_cells system_ila_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins system_ila_0/SLOT_0_AXIS] [get_bd_intf_pins AXI4_Stream_Inverter_0/S00_AXIS]
connect_bd_intf_net [get_bd_intf_pins system_ila_0/SLOT_1_AXIS] [get_bd_intf_pins AXI4_Stream_Inverter_0/M00_AXIS]
startgroup
set_property -dict [list CONFIG.C_SLOT {3} CONFIG.C_BRAM_CNT {2.5} CONFIG.C_NUM_MONITOR_SLOTS {4}] [get_bd_cells system_ila_0]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_BRAM_CNT' from '2' to '2.5' has been ignored for IP 'system_ila_0'
endgroup
set_property location {7 2181 4118} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins system_ila_0/SLOT_2_AXIS_tvalid]
WARNING: [BD 41-1306] The connection to interface pin /system_ila_0/SLOT_2_AXIS_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection SLOT_2_AXIS
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins system_ila_0/SLOT_2_AXIS_tready]
WARNING: [BD 41-1306] The connection to interface pin /system_ila_0/SLOT_2_AXIS_tready is being overridden by the user. This pin will not be connected as a part of interface connection SLOT_2_AXIS
connect_bd_net [get_bd_pins system_ila_0/SLOT_3_AXIS_tvalid] [get_bd_pins xlconstant_0/dout]
WARNING: [BD 41-1306] The connection to interface pin /system_ila_0/SLOT_3_AXIS_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection SLOT_3_AXIS
connect_bd_net [get_bd_pins system_ila_0/SLOT_3_AXIS_tready] [get_bd_pins xlconstant_0/dout]
WARNING: [BD 41-1306] The connection to interface pin /system_ila_0/SLOT_3_AXIS_tready is being overridden by the user. This pin will not be connected as a part of interface connection SLOT_3_AXIS
connect_bd_net [get_bd_pins system_ila_0/SLOT_2_AXIS_tdata] [get_bd_pins AXI4_Stream_Inverter_0/counter]
WARNING: [BD 41-1306] The connection to interface pin /system_ila_0/SLOT_2_AXIS_tdata is being overridden by the user. This pin will not be connected as a part of interface connection SLOT_2_AXIS
connect_bd_net [get_bd_pins system_ila_0/SLOT_3_AXIS_tdata] [get_bd_pins AXI4_Stream_Inverter_0/file_dimension]
WARNING: [BD 41-1306] The connection to interface pin /system_ila_0/SLOT_3_AXIS_tdata is being overridden by the user. This pin will not be connected as a part of interface connection SLOT_3_AXIS
save_bd_design
Wrote  : <D:\MW\RTT\VVD\S\S_7-Pastrocchi\S_7\S7\S7.srcs\sources_1\bd\S7\S7.bd> 
Wrote  : <D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/ui/bd_30fa0e64.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/synth_1

reset_run S7_system_ila_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/S7_system_ila_0_0_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 9
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
ERROR: [BD 41-1811] The interconnect </axi_interconnect_0> is missing a valid slave interface connection
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/S7.bd 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
validate_bd_design
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
ERROR: [BD 41-1811] The interconnect </axi_interconnect_0> is missing a valid slave interface connection
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
close_bd_design [get_bd_designs S7]
open_bd_design {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/S7.bd}
Adding component instance block -- xilinx.com:user:DCM_regs:1.0 - DCM_regs_0
Adding component instance block -- xilinx.com:user:DCM_ctrl:1.0 - DCM_ctrl_0
Adding component instance block -- xilinx.com:user:DCM_ctrl:1.0 - DCM_ctrl_1
Adding component instance block -- xilinx.com:user:DCM_ctrl:1.0 - DCM_ctrl_2
Adding component instance block -- xilinx.com:user:DCM_ctrl:1.0 - DCM_ctrl_3
Adding component instance block -- xilinx.com:user:DCM_ctrl:1.0 - DCM_ctrl_4
Adding component instance block -- xilinx.com:user:RT_timebase:1.0 - RT_timebase_0
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_0
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_10
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_11
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_12
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_13
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_14
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_15
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_16
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_17
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_18
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_19
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_1
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_20
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_21
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_22
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_23
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_24
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_25
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_26
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_27
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_28
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_29
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_2
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_30
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_31
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_32
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_33
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_34
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_35
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_36
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_37
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_38
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_39
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_3
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_40
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_41
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_42
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_43
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_44
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_45
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_46
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_47
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_48
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_49
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_4
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_5
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_6
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_7
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_8
Adding component instance block -- xilinx.com:user:PHS_ctrl:1.0 - PHS_ctrl_9
Adding component instance block -- xilinx.com:user:PHS_regs:1.0 - PHS_regs_0
Adding component instance block -- xilinx.com:user:SM_alg_server:1.0 - SM_alg_server_0
Adding component instance block -- xilinx.com:user:SM_alg_server:1.0 - SM_alg_server_1
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_0
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_10
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_11
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_12
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_13
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_14
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_15
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_16
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_17
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_18
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_19
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_1
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_2
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_3
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_4
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_5
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_6
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_7
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_8
Adding component instance block -- xilinx.com:user:SM_ctrl:1.0 - SM_ctrl_9
Adding component instance block -- xilinx.com:user:SM_regs:1.0 - SM_regs_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:util_idelay_ctrl:1.0 - util_idelay_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - ibufgds_200
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - bufg_200
Adding component instance block -- xilinx.com:user:SOL_ctrl:1.0 - SOL_ctrl_0
Adding component instance block -- xilinx.com:user:SOL_ctrl:1.0 - SOL_ctrl_1
Adding component instance block -- xilinx.com:user:SOL_ctrl:1.0 - SOL_ctrl_2
Adding component instance block -- xilinx.com:user:SOL_ctrl:1.0 - SOL_ctrl_3
Adding component instance block -- xilinx.com:user:SOL_ctrl:1.0 - SOL_ctrl_4
Adding component instance block -- xilinx.com:user:SOL_ctrl:1.0 - SOL_ctrl_5
Adding component instance block -- xilinx.com:user:SOL_ctrl:1.0 - SOL_ctrl_6
Adding component instance block -- xilinx.com:user:SOL_ctrl:1.0 - SOL_ctrl_7
Adding component instance block -- xilinx.com:user:SOL_ctrl:1.0 - SOL_ctrl_8
Adding component instance block -- xilinx.com:user:SOL_ctrl:1.0 - SOL_ctrl_9
Adding component instance block -- xilinx.com:user:SOL_regs:1.0 - SOL_regs_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - inv_rst
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_1
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_1/M_AXIS_MM2S. Setting parameter on /axi_dma_1/M_AXIS_MM2S failed
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - m00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_chip2chip:5.0 - axi_c2c_s
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_1
Adding component instance block -- MindWay:user:AXI4_Stream_Inverter:1.0 - AXI4_Stream_Inverter_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Excluding </DCM_5/DCM_regs_0/S00_AXI/S00_AXI_reg> from </axi_dma_1/Data_MM2S>
Excluding </PHS_50/PHS_regs_0/S00_AXI/S00_AXI_reg> from </axi_dma_1/Data_MM2S>
Excluding </SM_20/SM_regs_0/S00_AXI/S00_AXI_reg> from </axi_dma_1/Data_MM2S>
Excluding </SOL_10/SOL_regs_0/S00_AXI/S00_AXI_reg> from </axi_dma_1/Data_MM2S>
Excluding </axi_dma_1/S_AXI_LITE/Reg> from </axi_dma_1/Data_MM2S>
Excluding </axi_gpio_0/S_AXI/Reg> from </axi_dma_1/Data_MM2S>
Excluding </axi_uartlite_0/S_AXI/Reg> from </axi_dma_1/Data_MM2S>
Excluding </DCM_5/DCM_regs_0/S00_AXI/S00_AXI_reg> from </axi_dma_1/Data_S2MM>
Excluding </PHS_50/PHS_regs_0/S00_AXI/S00_AXI_reg> from </axi_dma_1/Data_S2MM>
Excluding </SM_20/SM_regs_0/S00_AXI/S00_AXI_reg> from </axi_dma_1/Data_S2MM>
Excluding </SOL_10/SOL_regs_0/S00_AXI/S00_AXI_reg> from </axi_dma_1/Data_S2MM>
Excluding </axi_dma_1/S_AXI_LITE/Reg> from </axi_dma_1/Data_S2MM>
Excluding </axi_gpio_0/S_AXI/Reg> from </axi_dma_1/Data_S2MM>
Excluding </axi_uartlite_0/S_AXI/Reg> from </axi_dma_1/Data_S2MM>
Excluding </axi_gpio_0/S_AXI/Reg> from </axi_c2c_s/MAXI-Lite>
Excluding </axi_uartlite_0/S_AXI/Reg> from </axi_c2c_s/MAXI-Lite>
Successfully read diagram <S7> from BD file <D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/S7.bd>
connect_bd_intf_net [get_bd_intf_pins axi_dma_1/M_AXI_MM2S] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_dma_1/M_AXI_S2MM] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S01_AXI]
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_AXI_ID_WIDTH(12) on '/axi_c2c_s' with propagated value(0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_AXI_ID_WIDTH(12) on '/axi_c2c_s' with propagated value(1). Command ignored
INFO: AXI Chip2Chip instance: Clock port 'idelay_ref_clk' frequency DRC passed.
CRITICAL WARNING: [BD 41-1761] Reset pin '/DCM_5/DCM_ctrl_0/aresetn' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/DCM_5/DCM_ctrl_0/aclk
/DCM_5/DCM_ctrl_0/clk200

CRITICAL WARNING: [BD 41-1761] Reset pin '/DCM_5/DCM_ctrl_1/aresetn' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/DCM_5/DCM_ctrl_1/aclk
/DCM_5/DCM_ctrl_1/clk200

CRITICAL WARNING: [BD 41-1761] Reset pin '/DCM_5/DCM_ctrl_2/aresetn' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/DCM_5/DCM_ctrl_2/aclk
/DCM_5/DCM_ctrl_2/clk200

CRITICAL WARNING: [BD 41-1761] Reset pin '/DCM_5/DCM_ctrl_3/aresetn' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/DCM_5/DCM_ctrl_3/aclk
/DCM_5/DCM_ctrl_3/clk200

CRITICAL WARNING: [BD 41-1761] Reset pin '/DCM_5/DCM_ctrl_4/aresetn' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/DCM_5/DCM_ctrl_4/aclk
/DCM_5/DCM_ctrl_4/clk200

CRITICAL WARNING: [BD 41-1761] Reset pin '/SM_20/SM_alg_server_0/aresetn' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/SM_20/SM_alg_server_0/aclk
/SM_20/SM_alg_server_0/clk200

CRITICAL WARNING: [BD 41-1761] Reset pin '/SM_20/SM_alg_server_1/aresetn' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/SM_20/SM_alg_server_1/aclk
/SM_20/SM_alg_server_1/clk200

WARNING: [BD 41-1629] Slave segment </axi_gpio_0/S_AXI/Reg> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </axi_uartlite_0/S_AXI/Reg> is excluded from all addressing paths.
WARNING: [BD 41-927] Following properties on pin /util_idelay_ctrl_0/ref_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /AXI4_Stream_Inverter_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_0/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_1/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_1/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_2/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_2/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_3/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_3/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_4/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_4/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/RT_timebase_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_10/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_11/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_12/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_13/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_14/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_15/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_16/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_17/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_18/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_19/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_1/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_20/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_21/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_22/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_23/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_24/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_25/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_26/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_27/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_28/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_29/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_2/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_30/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_31/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_32/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_33/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_34/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_35/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_36/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_37/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_38/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_39/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_3/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_40/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_41/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_42/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_43/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_44/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_45/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_46/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_47/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_48/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_49/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_4/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_5/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_6/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_7/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_8/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_9/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_alg_server_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_alg_server_0/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_alg_server_1/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_alg_server_1/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_0/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_10/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_10/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_11/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_11/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_12/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_12/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_13/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_13/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_14/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_14/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_15/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_15/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_16/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_16/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_17/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_17/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_18/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_18/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_19/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_19/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_1/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_1/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_2/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_2/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_3/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_3/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_4/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_4/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_5/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_5/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_6/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
INFO: [Common 17-14] Message 'BD 41-927' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2585.449 ; gain = 42.555
save_bd_design
Wrote  : <D:\MW\RTT\VVD\S\S_7-Pastrocchi\S_7\S7\S7.srcs\sources_1\bd\S7\S7.bd> 
Wrote  : <D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/ui/bd_30fa0e64.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 9
INFO: [BD 41-1662] The design 'S7.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1629] Slave segment </axi_gpio_0/S_AXI/Reg> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </axi_uartlite_0/S_AXI/Reg> is excluded from all addressing paths.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0_axi_periph/xbar/s_axi_awprot'(3) to net 's00_couplers_to_xbar_AWPROT'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0_axi_periph/xbar/s_axi_arprot'(3) to net 's00_couplers_to_xbar_ARPROT'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/m00_data_fifo/m_axi_bid'(1) to net 'm00_data_fifo_to_m00_couplers_BID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/m00_data_fifo/m_axi_rid'(1) to net 'm00_data_fifo_to_m00_couplers_RID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_c2c_s/s_axi_awid'(12) to net 'axi_interconnect_0_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_c2c_s/s_axi_arid'(12) to net 'axi_interconnect_0_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/synth/S7.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0_axi_periph/xbar/s_axi_awprot'(3) to net 's00_couplers_to_xbar_AWPROT'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0_axi_periph/xbar/s_axi_arprot'(3) to net 's00_couplers_to_xbar_ARPROT'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/m00_data_fifo/m_axi_bid'(1) to net 'm00_data_fifo_to_m00_couplers_BID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/m00_data_fifo/m_axi_rid'(1) to net 'm00_data_fifo_to_m00_couplers_RID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_c2c_s/s_axi_awid'(12) to net 'axi_interconnect_0_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_c2c_s/s_axi_arid'(12) to net 'axi_interconnect_0_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/sim/S7.vhd
VHDL Output written to : D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/hdl/S7_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block DCM_5/DCM_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DCM_5/DCM_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DCM_5/DCM_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DCM_5/DCM_ctrl_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DCM_5/DCM_ctrl_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DCM_5/DCM_regs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_15 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_16 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_17 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_18 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_19 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_20 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_21 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_22 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_23 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_24 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_25 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_26 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_27 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_28 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_29 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_30 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_31 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_32 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_33 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_34 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_35 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_36 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_37 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_38 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_39 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_40 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_41 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_42 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_43 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_44 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_45 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_46 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_47 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_48 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_49 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_regs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/RT_timebase_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_15 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_16 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_17 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_18 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_19 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_regs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_regs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_c2c_s .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ibufgds_200 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bufg_200 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_idelay_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [Common 17-14] Message 'BD 41-1029' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Exporting to file d:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_system_ila_0_0/bd_0/hw_handoff/S7_system_ila_0_0.hwh
Generated Block Design Tcl file d:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_system_ila_0_0/bd_0/hw_handoff/S7_system_ila_0_0_bd.tcl
Generated Hardware Definition File d:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_system_ila_0_0/bd_0/synth/S7_system_ila_0_0.hwdef
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_m00_data_fifo_0/S7_m00_data_fifo_0_ooc.xdc'
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.AWUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.WUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.BUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.ARUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.RUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.AWUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.WUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.BUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.ARUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.RUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
Exporting to file D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/hw_handoff/S7.hwh
Generated Block Design Tcl file D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/hw_handoff/S7_bd.tcl
Generated Hardware Definition File D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/synth/S7.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP S7_m00_data_fifo_0, cache-ID = 6a88ed72a961d90b; cache size = 458.660 MB.
[Fri Apr 30 14:38:24 2021] Launched S7_system_ila_0_0_synth_1, synth_1...
Run output will be captured here:
S7_system_ila_0_0_synth_1: D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/S7_system_ila_0_0_synth_1/runme.log
synth_1: D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/synth_1/runme.log
[Fri Apr 30 14:38:24 2021] Launched impl_1...
Run output will be captured here: D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2849.352 ; gain = 228.816
save_wave_config {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_hw
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/000015de631101]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/000015de631101]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/000015de631101
set_property PROGRAM.FILE {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_wrapper.bit} [get_hw_devices xc7s100_0]
set_property PROBES.FILE {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_wrapper.ltx} [get_hw_devices xc7s100_0]
set_property FULL_PROBES.FILE {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_wrapper.ltx} [get_hw_devices xc7s100_0]
current_hw_device [get_hw_devices xc7s100_0]
refresh_hw_device [lindex [get_hw_devices xc7s100_0] 0]
INFO: [Labtools 27-1435] Device xc7s100 (JTAG device index = 0) is not programmed (DONE status = 0).
create_hw_cfgmem -hw_device [get_hw_devices xc7s100_0] -mem_dev [lindex [get_cfgmem_parts {mt25ql256-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_wrapper.ltx} [get_hw_devices xc7s100_0]
set_property FULL_PROBES.FILE {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_wrapper.ltx} [get_hw_devices xc7s100_0]
set_property PROGRAM.FILE {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_wrapper.bit} [get_hw_devices xc7s100_0]
program_hw_devices [get_hw_devices xc7s100_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2876.738 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7s100_0] 0]
INFO: [Labtools 27-2302] Device xc7s100 (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s100_0] -filter {CELL_NAME=~"S7_i/system_ila_0/U0/ila_lib"}]]
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_0_axi_arvalid was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_0_axi_arready was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_0_axi_araddr was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_0_axi_arlen was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_0_axi_arsize was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_0_axi_ar_cnt was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_0_axi_rvalid was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_0_axi_rready was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_0_axi_rlast was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_0_axi_rdata was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_0_axi_rresp was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_0_axi_r_cnt was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_0_axi_awvalid was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_0_axi_awready was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_0_axi_awaddr was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_0_axi_awlen was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_0_axi_awsize was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_0_axi_aw_cnt was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_0_axi_wvalid was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_0_axi_wready was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_0_axi_wlast was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_0_axi_wdata was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_0_axi_bvalid was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_0_axi_bready was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_0_axi_b_cnt was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_1_axi_arvalid was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_1_axi_arready was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_1_axi_araddr was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_1_axi_arlen was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_1_axi_arsize was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_1_axi_ar_cnt was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_1_axi_rvalid was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_1_axi_rready was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_1_axi_rlast was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_1_axi_rdata was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_1_axi_r_cnt was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_1_axi_awvalid was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_1_axi_awready was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_1_axi_awaddr was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_1_axi_awlen was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_1_axi_awsize was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_1_axi_aw_cnt was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_1_axi_wvalid was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_1_axi_wready was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_1_axi_wlast was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_1_axi_wdata was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_1_axi_wstrb was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_1_axi_bvalid was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_1_axi_bready was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_1_axi_bresp was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_1_axi_b_cnt was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_2_axi_arvalid was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_2_axi_arready was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_2_axi_arid was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_2_axi_araddr was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_2_axi_arlen was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_2_axi_arsize was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_2_axi_arprot was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_2_axi_ar_cnt was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_2_axi_rvalid was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_2_axi_rready was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_2_axi_rlast was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_2_axi_rid was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_2_axi_rdata was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_2_axi_rresp was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_2_axi_r_cnt was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_2_axi_awvalid was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_2_axi_awready was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_2_axi_awid was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_2_axi_awaddr was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_2_axi_awlen was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_2_axi_awsize was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_2_axi_awprot was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_2_axi_aw_cnt was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_2_axi_wvalid was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_2_axi_wready was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_2_axi_wlast was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_2_axi_wdata was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_2_axi_wstrb was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_2_axi_bvalid was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_2_axi_bready was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_2_axi_bid was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_2_axi_bresp was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_2_axi_b_cnt was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_3_axis_tkeep was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_4_axis_tdata was not found in the design.
WARNING: Simulation object S7_i/system_ila_0/U0/net_slot_5_axis_tdata was not found in the design.
Processing Interface axis_data_fifo_0_M_AXIS_ila1_slot0
Processing Interface AXI4_Stream_Inverter_0_M00_AXIS_ila1_slot1
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s100_0] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {Interface_(i1:s0)_(axis_data_fifo_0_M_AXIS)} }
set_property NAME.CUSTOM {slot_0 : axis_data_fifo_0_M_AXIS : Interface  Events} [get_hw_probes Interface_(i1:s0)_(axis_data_fifo_0_M_AXIS)] 
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {Interface_(i1:s1)_(AXI4_Stream_Inverter_0_M00_AXIS)} }
set_property NAME.CUSTOM {slot_1 : AXI4_Stream_Inverter_0_M00_AXIS : Interface  Events} [get_hw_probes Interface_(i1:s1)_(AXI4_Stream_Inverter_0_M00_AXIS)] 
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {S7_i/system_ila_0/U0/net_slot_2_axis_tdata} }
set_property NAME.CUSTOM {slot_2 :  : TDATA} [get_hw_probes S7_i/system_ila_0/U0/net_slot_2_axis_tdata] 
open_bd_design {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/S7.bd}
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {S7_i/system_ila_0/U0/net_slot_3_axis_tdata} }
set_property NAME.CUSTOM {slot_3 : axi_dma_0_M_AXIS_MM2S : TDATA} [get_hw_probes S7_i/system_ila_0/U0/net_slot_3_axis_tdata] 
set_property TRIGGER_COMPARE_VALUE eq32'u0 [get_hw_probes S7_i/system_ila_0/U0/net_slot_2_axis_tdata -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s100_0] -filter {CELL_NAME=~"S7_i/system_ila_0/U0/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq32'u57000 [get_hw_probes S7_i/system_ila_0/U0/net_slot_2_axis_tdata -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s100_0] -filter {CELL_NAME=~"S7_i/system_ila_0/U0/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s100_0] -filter {CELL_NAME=~"S7_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Apr-30 14:52:56
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7s100_0] -filter {CELL_NAME=~"S7_i/system_ila_0/U0/ila_lib"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s100_0] -filter {CELL_NAME=~"S7_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2021-Apr-30 14:53:31
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
set_property CONTROL.WINDOW_COUNT 1 [get_hw_ilas -of_objects [get_hw_devices xc7s100_0] -filter {CELL_NAME=~"S7_i/system_ila_0/U0/ila_lib"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s100_0] -filter {CELL_NAME=~"S7_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Apr-30 14:53:39
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s100_0] -filter {CELL_NAME=~"S7_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s100_0] -filter {CELL_NAME=~"S7_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Apr-30 14:54:10
Processing Interface axis_data_fifo_0_M_AXIS_ila1_slot0
Processing Interface AXI4_Stream_Inverter_0_M00_AXIS_ila1_slot1
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {T_Channel_(i1:s0)_(axis_data_fifo_0_M_AXIS)} }
set_property NAME.CUSTOM {slot_0 : axis_data_fifo_0_M_AXIS : T Channel  Events} [get_hw_probes T_Channel_(i1:s0)_(axis_data_fifo_0_M_AXIS)] 
open_bd_design {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/S7.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv MindWay:user:AXI4_Stream_Inverter:1.0 [get_ips  S7_AXI4_Stream_Inverter_0_0] -log ip_upgrade.log
Upgrading 'D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/S7.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/S7_AXI4_Stream_Inverter_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated S7_AXI4_Stream_Inverter_0_0 to use current project options
Wrote  : <D:\MW\RTT\VVD\S\S_7-Pastrocchi\S_7\S7\S7.srcs\sources_1\bd\S7\S7.bd> 
Wrote  : <D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/ui/bd_30fa0e64.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips S7_AXI4_Stream_Inverter_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/S7.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_AXI_ID_WIDTH(12) on '/axi_c2c_s' with propagated value(0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_AXI_ID_WIDTH(12) on '/axi_c2c_s' with propagated value(1). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_AXI_ID_WIDTH(12) on '/axi_c2c_s' with propagated value(1). Command ignored
INFO: AXI Chip2Chip instance: Clock port 'idelay_ref_clk' frequency DRC passed.
CRITICAL WARNING: [BD 41-1761] Reset pin '/DCM_5/DCM_ctrl_0/aresetn' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/DCM_5/DCM_ctrl_0/aclk
/DCM_5/DCM_ctrl_0/clk200

CRITICAL WARNING: [BD 41-1761] Reset pin '/DCM_5/DCM_ctrl_1/aresetn' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/DCM_5/DCM_ctrl_1/aclk
/DCM_5/DCM_ctrl_1/clk200

CRITICAL WARNING: [BD 41-1761] Reset pin '/DCM_5/DCM_ctrl_2/aresetn' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/DCM_5/DCM_ctrl_2/aclk
/DCM_5/DCM_ctrl_2/clk200

CRITICAL WARNING: [BD 41-1761] Reset pin '/DCM_5/DCM_ctrl_3/aresetn' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/DCM_5/DCM_ctrl_3/aclk
/DCM_5/DCM_ctrl_3/clk200

CRITICAL WARNING: [BD 41-1761] Reset pin '/DCM_5/DCM_ctrl_4/aresetn' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/DCM_5/DCM_ctrl_4/aclk
/DCM_5/DCM_ctrl_4/clk200

CRITICAL WARNING: [BD 41-1761] Reset pin '/SM_20/SM_alg_server_0/aresetn' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/SM_20/SM_alg_server_0/aclk
/SM_20/SM_alg_server_0/clk200

CRITICAL WARNING: [BD 41-1761] Reset pin '/SM_20/SM_alg_server_1/aresetn' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/SM_20/SM_alg_server_1/aclk
/SM_20/SM_alg_server_1/clk200

WARNING: [BD 41-1629] Slave segment </axi_gpio_0/S_AXI/Reg> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </axi_uartlite_0/S_AXI/Reg> is excluded from all addressing paths.
WARNING: [BD 41-927] Following properties on pin /util_idelay_ctrl_0/ref_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /AXI4_Stream_Inverter_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_0/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_1/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_1/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_2/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_2/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_3/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_3/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_4/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_4/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/RT_timebase_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_10/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_11/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_12/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_13/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_14/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_15/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_16/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_17/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_18/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_19/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_1/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_20/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_21/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_22/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_23/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_24/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_25/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_26/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_27/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_28/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_29/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_2/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_30/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_31/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_32/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_33/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_34/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_35/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_36/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_37/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_38/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_39/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_3/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_40/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_41/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_42/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_43/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_44/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_45/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_46/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_47/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_48/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_49/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_4/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_5/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_6/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_7/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_8/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_9/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_alg_server_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_alg_server_0/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_alg_server_1/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_alg_server_1/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_0/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_10/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_10/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_11/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_11/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_12/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_12/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_13/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_13/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_14/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_14/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_15/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_15/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_16/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_16/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_17/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_17/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_18/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_18/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_19/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_19/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_1/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_1/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_2/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_2/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_3/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_3/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_4/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_4/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_5/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_5/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_6/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
INFO: [Common 17-14] Message 'BD 41-927' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Wrote  : <D:\MW\RTT\VVD\S\S_7-Pastrocchi\S_7\S7\S7.srcs\sources_1\bd\S7\S7.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0_axi_periph/xbar/s_axi_awprot'(3) to net 's00_couplers_to_xbar_AWPROT'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0_axi_periph/xbar/s_axi_arprot'(3) to net 's00_couplers_to_xbar_ARPROT'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/m00_data_fifo/m_axi_bid'(1) to net 'm00_data_fifo_to_m00_couplers_BID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/m00_data_fifo/m_axi_rid'(1) to net 'm00_data_fifo_to_m00_couplers_RID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_c2c_s/s_axi_awid'(12) to net 'axi_interconnect_0_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_c2c_s/s_axi_arid'(12) to net 'axi_interconnect_0_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/synth/S7.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0_axi_periph/xbar/s_axi_awprot'(3) to net 's00_couplers_to_xbar_AWPROT'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0_axi_periph/xbar/s_axi_arprot'(3) to net 's00_couplers_to_xbar_ARPROT'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/m00_data_fifo/m_axi_bid'(1) to net 'm00_data_fifo_to_m00_couplers_BID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/m00_data_fifo/m_axi_rid'(1) to net 'm00_data_fifo_to_m00_couplers_RID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_c2c_s/s_axi_awid'(12) to net 'axi_interconnect_0_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_c2c_s/s_axi_arid'(12) to net 'axi_interconnect_0_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/sim/S7.vhd
VHDL Output written to : D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/hdl/S7_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block DCM_5/DCM_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DCM_5/DCM_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DCM_5/DCM_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DCM_5/DCM_ctrl_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DCM_5/DCM_ctrl_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DCM_5/DCM_regs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_15 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_16 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_17 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_18 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_19 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_20 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_21 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_22 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_23 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_24 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_25 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_26 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_27 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_28 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_29 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_30 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_31 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_32 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_33 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_34 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_35 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_36 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_37 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_38 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_39 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_40 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_41 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_42 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_43 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_44 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_45 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_46 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_47 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_48 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_49 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_regs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/RT_timebase_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_15 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_16 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_17 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_18 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_19 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_regs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_regs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_c2c_s .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ibufgds_200 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bufg_200 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_idelay_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [Common 17-14] Message 'BD 41-1029' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Exporting to file d:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_system_ila_0_0/bd_0/hw_handoff/S7_system_ila_0_0.hwh
Generated Block Design Tcl file d:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_system_ila_0_0/bd_0/hw_handoff/S7_system_ila_0_0_bd.tcl
Generated Hardware Definition File d:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_system_ila_0_0/bd_0/synth/S7_system_ila_0_0.hwdef
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_m00_data_fifo_0/S7_m00_data_fifo_0_ooc.xdc'
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.AWUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.WUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.BUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.ARUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.RUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.AWUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.WUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.BUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.ARUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.RUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
Exporting to file D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/hw_handoff/S7.hwh
Generated Block Design Tcl file D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/hw_handoff/S7_bd.tcl
Generated Hardware Definition File D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/synth/S7.hwdef
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3475.504 ; gain = 74.715
catch { config_ip_cache -export [get_ips -all S7_AXI4_Stream_Inverter_0_0] }
catch { config_ip_cache -export [get_ips -all S7_m00_data_fifo_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP S7_m00_data_fifo_0, cache-ID = 6a88ed72a961d90b; cache size = 467.026 MB.
export_ip_user_files -of_objects [get_files D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/S7.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/S7.bd]
launch_runs -jobs 9 S7_AXI4_Stream_Inverter_0_0_synth_1
[Fri Apr 30 15:08:01 2021] Launched S7_AXI4_Stream_Inverter_0_0_synth_1...
Run output will be captured here: D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/S7_AXI4_Stream_Inverter_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/S7.bd] -directory D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.ip_user_files/sim_scripts -ip_user_files_dir D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.ip_user_files -ipstatic_source_dir D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.cache/compile_simlib/modelsim} {questa=D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.cache/compile_simlib/questa} {riviera=D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.cache/compile_simlib/riviera} {activehdl=D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 9
[Fri Apr 30 15:08:47 2021] Launched synth_1...
Run output will be captured here: D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/synth_1/runme.log
[Fri Apr 30 15:08:47 2021] Launched impl_1...
Run output will be captured here: D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/runme.log
reset_run impl_1
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv MindWay:user:AXI4_Stream_Inverter:1.0 [get_ips  S7_AXI4_Stream_Inverter_0_0] -log ip_upgrade.log
Upgrading 'D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/S7.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/S7_AXI4_Stream_Inverter_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated S7_AXI4_Stream_Inverter_0_0 to use current project options
Wrote  : <D:\MW\RTT\VVD\S\S_7-Pastrocchi\S_7\S7\S7.srcs\sources_1\bd\S7\S7.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips S7_AXI4_Stream_Inverter_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/S7.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_AXI_ID_WIDTH(12) on '/axi_c2c_s' with propagated value(0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_AXI_ID_WIDTH(12) on '/axi_c2c_s' with propagated value(1). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_AXI_ID_WIDTH(12) on '/axi_c2c_s' with propagated value(1). Command ignored
INFO: AXI Chip2Chip instance: Clock port 'idelay_ref_clk' frequency DRC passed.
CRITICAL WARNING: [BD 41-1761] Reset pin '/DCM_5/DCM_ctrl_0/aresetn' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/DCM_5/DCM_ctrl_0/aclk
/DCM_5/DCM_ctrl_0/clk200

CRITICAL WARNING: [BD 41-1761] Reset pin '/DCM_5/DCM_ctrl_1/aresetn' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/DCM_5/DCM_ctrl_1/aclk
/DCM_5/DCM_ctrl_1/clk200

CRITICAL WARNING: [BD 41-1761] Reset pin '/DCM_5/DCM_ctrl_2/aresetn' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/DCM_5/DCM_ctrl_2/aclk
/DCM_5/DCM_ctrl_2/clk200

CRITICAL WARNING: [BD 41-1761] Reset pin '/DCM_5/DCM_ctrl_3/aresetn' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/DCM_5/DCM_ctrl_3/aclk
/DCM_5/DCM_ctrl_3/clk200

CRITICAL WARNING: [BD 41-1761] Reset pin '/DCM_5/DCM_ctrl_4/aresetn' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/DCM_5/DCM_ctrl_4/aclk
/DCM_5/DCM_ctrl_4/clk200

CRITICAL WARNING: [BD 41-1761] Reset pin '/SM_20/SM_alg_server_0/aresetn' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/SM_20/SM_alg_server_0/aclk
/SM_20/SM_alg_server_0/clk200

CRITICAL WARNING: [BD 41-1761] Reset pin '/SM_20/SM_alg_server_1/aresetn' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/SM_20/SM_alg_server_1/aclk
/SM_20/SM_alg_server_1/clk200

WARNING: [BD 41-1629] Slave segment </axi_gpio_0/S_AXI/Reg> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </axi_uartlite_0/S_AXI/Reg> is excluded from all addressing paths.
WARNING: [BD 41-927] Following properties on pin /util_idelay_ctrl_0/ref_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /AXI4_Stream_Inverter_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_0/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_1/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_1/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_2/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_2/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_3/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_3/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_4/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_4/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/RT_timebase_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_10/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_11/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_12/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_13/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_14/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_15/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_16/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_17/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_18/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_19/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_1/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_20/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_21/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_22/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_23/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_24/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_25/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_26/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_27/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_28/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_29/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_2/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_30/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_31/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_32/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_33/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_34/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_35/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_36/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_37/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_38/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_39/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_3/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_40/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_41/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_42/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_43/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_44/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_45/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_46/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_47/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_48/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_49/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_4/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_5/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_6/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_7/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_8/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_9/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_alg_server_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_alg_server_0/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_alg_server_1/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_alg_server_1/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_0/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_10/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_10/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_11/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_11/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_12/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_12/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_13/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_13/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_14/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_14/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_15/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_15/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_16/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_16/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_17/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_17/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_18/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_18/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_19/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_19/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_1/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_1/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_2/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_2/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_3/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_3/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_4/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_4/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_5/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_5/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_6/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
INFO: [Common 17-14] Message 'BD 41-927' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Wrote  : <D:\MW\RTT\VVD\S\S_7-Pastrocchi\S_7\S7\S7.srcs\sources_1\bd\S7\S7.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0_axi_periph/xbar/s_axi_awprot'(3) to net 's00_couplers_to_xbar_AWPROT'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0_axi_periph/xbar/s_axi_arprot'(3) to net 's00_couplers_to_xbar_ARPROT'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/m00_data_fifo/m_axi_bid'(1) to net 'm00_data_fifo_to_m00_couplers_BID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/m00_data_fifo/m_axi_rid'(1) to net 'm00_data_fifo_to_m00_couplers_RID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_c2c_s/s_axi_awid'(12) to net 'axi_interconnect_0_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_c2c_s/s_axi_arid'(12) to net 'axi_interconnect_0_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/synth/S7.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0_axi_periph/xbar/s_axi_awprot'(3) to net 's00_couplers_to_xbar_AWPROT'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0_axi_periph/xbar/s_axi_arprot'(3) to net 's00_couplers_to_xbar_ARPROT'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/m00_data_fifo/m_axi_bid'(1) to net 'm00_data_fifo_to_m00_couplers_BID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/m00_data_fifo/m_axi_rid'(1) to net 'm00_data_fifo_to_m00_couplers_RID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_c2c_s/s_axi_awid'(12) to net 'axi_interconnect_0_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_c2c_s/s_axi_arid'(12) to net 'axi_interconnect_0_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/sim/S7.vhd
VHDL Output written to : D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/hdl/S7_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block DCM_5/DCM_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DCM_5/DCM_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DCM_5/DCM_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DCM_5/DCM_ctrl_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DCM_5/DCM_ctrl_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DCM_5/DCM_regs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_15 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_16 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_17 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_18 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_19 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_20 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_21 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_22 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_23 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_24 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_25 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_26 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_27 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_28 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_29 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_30 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_31 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_32 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_33 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_34 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_35 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_36 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_37 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_38 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_39 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_40 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_41 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_42 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_43 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_44 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_45 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_46 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_47 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_48 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_49 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_regs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/RT_timebase_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_15 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_16 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_17 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_18 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_19 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_regs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_regs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_c2c_s .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ibufgds_200 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bufg_200 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_idelay_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [Common 17-14] Message 'BD 41-1029' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Exporting to file d:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_system_ila_0_0/bd_0/hw_handoff/S7_system_ila_0_0.hwh
Generated Block Design Tcl file d:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_system_ila_0_0/bd_0/hw_handoff/S7_system_ila_0_0_bd.tcl
Generated Hardware Definition File d:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_system_ila_0_0/bd_0/synth/S7_system_ila_0_0.hwdef
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_m00_data_fifo_0/S7_m00_data_fifo_0_ooc.xdc'
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.AWUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.WUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.BUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.ARUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.RUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.AWUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.WUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.BUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.ARUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.RUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
Exporting to file D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/hw_handoff/S7.hwh
Generated Block Design Tcl file D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/hw_handoff/S7_bd.tcl
Generated Hardware Definition File D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/synth/S7.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3602.715 ; gain = 85.180
catch { config_ip_cache -export [get_ips -all S7_AXI4_Stream_Inverter_0_0] }
catch { config_ip_cache -export [get_ips -all S7_m00_data_fifo_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP S7_m00_data_fifo_0, cache-ID = 6a88ed72a961d90b; cache size = 467.174 MB.
export_ip_user_files -of_objects [get_files D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/S7.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/S7.bd]
launch_runs -jobs 9 S7_AXI4_Stream_Inverter_0_0_synth_1
[Fri Apr 30 15:17:09 2021] Launched S7_AXI4_Stream_Inverter_0_0_synth_1...
Run output will be captured here: D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/S7_AXI4_Stream_Inverter_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/S7.bd] -directory D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.ip_user_files/sim_scripts -ip_user_files_dir D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.ip_user_files -ipstatic_source_dir D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.cache/compile_simlib/modelsim} {questa=D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.cache/compile_simlib/questa} {riviera=D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.cache/compile_simlib/riviera} {activehdl=D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 9
[Fri Apr 30 15:17:51 2021] Launched synth_1...
Run output will be captured here: D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/synth_1/runme.log
[Fri Apr 30 15:17:52 2021] Launched impl_1...
Run output will be captured here: D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/runme.log
save_wave_config {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/000015de631101]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/000015de631101]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/000015de631101
set_property PROGRAM.FILE {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_wrapper.bit} [get_hw_devices xc7s100_0]
set_property PROBES.FILE {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_wrapper.ltx} [get_hw_devices xc7s100_0]
set_property FULL_PROBES.FILE {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_wrapper.ltx} [get_hw_devices xc7s100_0]
current_hw_device [get_hw_devices xc7s100_0]
refresh_hw_device [lindex [get_hw_devices xc7s100_0] 0]
INFO: [Labtools 27-2302] Device xc7s100 (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
create_hw_cfgmem -hw_device [get_hw_devices xc7s100_0] -mem_dev [lindex [get_cfgmem_parts {mt25ql256-spi-x1_x2_x4}] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s100_0] -filter {CELL_NAME=~"S7_i/system_ila_0/U0/ila_lib"}]]
Processed interface axis_data_fifo_0_M_AXIS_ila1_slot0
Processed interface AXI4_Stream_Inverter_0_M00_AXIS_ila1_slot1
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s100_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_wrapper.ltx} [get_hw_devices xc7s100_0]
set_property FULL_PROBES.FILE {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_wrapper.ltx} [get_hw_devices xc7s100_0]
set_property PROGRAM.FILE {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_wrapper.bit} [get_hw_devices xc7s100_0]
program_hw_devices [get_hw_devices xc7s100_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3617.609 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7s100_0] 0]
INFO: [Labtools 27-2302] Device xc7s100 (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
Processing Interface axis_data_fifo_0_M_AXIS_ila1_slot0
Processing Interface AXI4_Stream_Inverter_0_M00_AXIS_ila1_slot1
refresh_hw_device: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3617.609 ; gain = 0.000
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s100_0] -filter {CELL_NAME=~"S7_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Apr-30 15:29:09
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s100_0] -filter {CELL_NAME=~"S7_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s100_0] -filter {CELL_NAME=~"S7_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Apr-30 15:29:59
Processed interface axis_data_fifo_0_M_AXIS_ila1_slot0
Processed interface AXI4_Stream_Inverter_0_M00_AXIS_ila1_slot1
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv MindWay:user:AXI4_Stream_Inverter:1.0 [get_ips  S7_AXI4_Stream_Inverter_0_0] -log ip_upgrade.log
Upgrading 'D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/S7.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/S7_AXI4_Stream_Inverter_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated S7_AXI4_Stream_Inverter_0_0 to use current project options
Wrote  : <D:\MW\RTT\VVD\S\S_7-Pastrocchi\S_7\S7\S7.srcs\sources_1\bd\S7\S7.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips S7_AXI4_Stream_Inverter_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/S7.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_AXI_ID_WIDTH(12) on '/axi_c2c_s' with propagated value(0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_AXI_ID_WIDTH(12) on '/axi_c2c_s' with propagated value(1). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_AXI_ID_WIDTH(12) on '/axi_c2c_s' with propagated value(1). Command ignored
INFO: AXI Chip2Chip instance: Clock port 'idelay_ref_clk' frequency DRC passed.
CRITICAL WARNING: [BD 41-1761] Reset pin '/DCM_5/DCM_ctrl_0/aresetn' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/DCM_5/DCM_ctrl_0/aclk
/DCM_5/DCM_ctrl_0/clk200

CRITICAL WARNING: [BD 41-1761] Reset pin '/DCM_5/DCM_ctrl_1/aresetn' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/DCM_5/DCM_ctrl_1/aclk
/DCM_5/DCM_ctrl_1/clk200

CRITICAL WARNING: [BD 41-1761] Reset pin '/DCM_5/DCM_ctrl_2/aresetn' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/DCM_5/DCM_ctrl_2/aclk
/DCM_5/DCM_ctrl_2/clk200

CRITICAL WARNING: [BD 41-1761] Reset pin '/DCM_5/DCM_ctrl_3/aresetn' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/DCM_5/DCM_ctrl_3/aclk
/DCM_5/DCM_ctrl_3/clk200

CRITICAL WARNING: [BD 41-1761] Reset pin '/DCM_5/DCM_ctrl_4/aresetn' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/DCM_5/DCM_ctrl_4/aclk
/DCM_5/DCM_ctrl_4/clk200

CRITICAL WARNING: [BD 41-1761] Reset pin '/SM_20/SM_alg_server_0/aresetn' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/SM_20/SM_alg_server_0/aclk
/SM_20/SM_alg_server_0/clk200

CRITICAL WARNING: [BD 41-1761] Reset pin '/SM_20/SM_alg_server_1/aresetn' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/SM_20/SM_alg_server_1/aclk
/SM_20/SM_alg_server_1/clk200

WARNING: [BD 41-1629] Slave segment </axi_gpio_0/S_AXI/Reg> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </axi_uartlite_0/S_AXI/Reg> is excluded from all addressing paths.
WARNING: [BD 41-927] Following properties on pin /util_idelay_ctrl_0/ref_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /AXI4_Stream_Inverter_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_0/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_1/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_1/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_2/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_2/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_3/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_3/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_4/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /DCM_5/DCM_ctrl_4/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/RT_timebase_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_10/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_11/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_12/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_13/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_14/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_15/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_16/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_17/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_18/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_19/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_1/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_20/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_21/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_22/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_23/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_24/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_25/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_26/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_27/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_28/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_29/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_2/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_30/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_31/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_32/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_33/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_34/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_35/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_36/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_37/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_38/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_39/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_3/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_40/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_41/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_42/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_43/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_44/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_45/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_46/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_47/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_48/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_49/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_4/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_5/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_6/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_7/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_8/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /PHS_50/PHS_ctrl_9/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_alg_server_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_alg_server_0/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_alg_server_1/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_alg_server_1/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_0/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_10/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_10/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_11/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_11/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_12/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_12/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_13/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_13/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_14/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_14/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_15/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_15/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_16/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_16/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_17/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_17/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_18/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_18/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_19/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_19/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_1/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_1/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_2/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_2/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_3/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_3/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_4/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_4/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_5/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_5/clk200 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
WARNING: [BD 41-927] Following properties on pin /SM_20/SM_ctrl_6/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=S7_util_ds_buf_0_0_IBUF_OUT 
INFO: [Common 17-14] Message 'BD 41-927' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Wrote  : <D:\MW\RTT\VVD\S\S_7-Pastrocchi\S_7\S7\S7.srcs\sources_1\bd\S7\S7.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0_axi_periph/xbar/s_axi_awprot'(3) to net 's00_couplers_to_xbar_AWPROT'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0_axi_periph/xbar/s_axi_arprot'(3) to net 's00_couplers_to_xbar_ARPROT'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/m00_data_fifo/m_axi_bid'(1) to net 'm00_data_fifo_to_m00_couplers_BID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/m00_data_fifo/m_axi_rid'(1) to net 'm00_data_fifo_to_m00_couplers_RID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_c2c_s/s_axi_awid'(12) to net 'axi_interconnect_0_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_c2c_s/s_axi_arid'(12) to net 'axi_interconnect_0_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/synth/S7.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0_axi_periph/xbar/s_axi_awprot'(3) to net 's00_couplers_to_xbar_AWPROT'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0_axi_periph/xbar/s_axi_arprot'(3) to net 's00_couplers_to_xbar_ARPROT'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/m00_data_fifo/m_axi_bid'(1) to net 'm00_data_fifo_to_m00_couplers_BID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/m00_data_fifo/m_axi_rid'(1) to net 'm00_data_fifo_to_m00_couplers_RID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_c2c_s/s_axi_awid'(12) to net 'axi_interconnect_0_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_c2c_s/s_axi_arid'(12) to net 'axi_interconnect_0_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/sim/S7.vhd
VHDL Output written to : D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/hdl/S7_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block DCM_5/DCM_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DCM_5/DCM_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DCM_5/DCM_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DCM_5/DCM_ctrl_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DCM_5/DCM_ctrl_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DCM_5/DCM_regs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_15 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_16 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_17 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_18 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_19 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_20 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_21 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_22 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_23 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_24 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_25 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_26 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_27 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_28 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_29 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_30 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_31 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_32 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_33 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_34 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_35 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_36 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_37 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_38 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_39 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_40 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_41 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_42 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_43 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_44 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_45 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_46 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_47 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_48 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_ctrl_49 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/PHS_regs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PHS_50/RT_timebase_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_15 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_16 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_17 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_18 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_ctrl_19 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SM_20/SM_regs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_ctrl_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SOL_10/SOL_regs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_c2c_s .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ibufgds_200 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bufg_200 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_idelay_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [Common 17-14] Message 'BD 41-1029' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Exporting to file d:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_system_ila_0_0/bd_0/hw_handoff/S7_system_ila_0_0.hwh
Generated Block Design Tcl file d:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_system_ila_0_0/bd_0/hw_handoff/S7_system_ila_0_0_bd.tcl
Generated Hardware Definition File d:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_system_ila_0_0/bd_0/synth/S7_system_ila_0_0.hwdef
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_m00_data_fifo_0/S7_m00_data_fifo_0_ooc.xdc'
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.AWUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.WUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.BUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.ARUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.RUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.AWUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.WUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.BUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.ARUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.RUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
Exporting to file D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/hw_handoff/S7.hwh
Generated Block Design Tcl file D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/hw_handoff/S7_bd.tcl
Generated Hardware Definition File D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/synth/S7.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3932.414 ; gain = 72.523
catch { config_ip_cache -export [get_ips -all S7_AXI4_Stream_Inverter_0_0] }
catch { config_ip_cache -export [get_ips -all S7_m00_data_fifo_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP S7_m00_data_fifo_0, cache-ID = 6a88ed72a961d90b; cache size = 467.390 MB.
export_ip_user_files -of_objects [get_files D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/S7.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/S7.bd]
launch_runs -jobs 9 S7_AXI4_Stream_Inverter_0_0_synth_1
[Fri Apr 30 15:35:39 2021] Launched S7_AXI4_Stream_Inverter_0_0_synth_1...
Run output will be captured here: D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/S7_AXI4_Stream_Inverter_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/S7.bd] -directory D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.ip_user_files/sim_scripts -ip_user_files_dir D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.ip_user_files -ipstatic_source_dir D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.cache/compile_simlib/modelsim} {questa=D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.cache/compile_simlib/questa} {riviera=D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.cache/compile_simlib/riviera} {activehdl=D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 9
[Fri Apr 30 15:36:24 2021] Launched synth_1...
Run output will be captured here: D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/synth_1/runme.log
[Fri Apr 30 15:36:24 2021] Launched impl_1...
Run output will be captured here: D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/runme.log
save_wave_config {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/000015de631101]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/000015de631101]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/000015de631101
set_property PROGRAM.FILE {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_wrapper.bit} [get_hw_devices xc7s100_0]
set_property PROBES.FILE {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_wrapper.ltx} [get_hw_devices xc7s100_0]
set_property FULL_PROBES.FILE {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_wrapper.ltx} [get_hw_devices xc7s100_0]
current_hw_device [get_hw_devices xc7s100_0]
refresh_hw_device [lindex [get_hw_devices xc7s100_0] 0]
INFO: [Labtools 27-2302] Device xc7s100 (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
create_hw_cfgmem -hw_device [get_hw_devices xc7s100_0] -mem_dev [lindex [get_cfgmem_parts {mt25ql256-spi-x1_x2_x4}] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s100_0] -filter {CELL_NAME=~"S7_i/system_ila_0/U0/ila_lib"}]]
Processed interface axis_data_fifo_0_M_AXIS_ila1_slot0
Processed interface AXI4_Stream_Inverter_0_M00_AXIS_ila1_slot1
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s100_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_wrapper.ltx} [get_hw_devices xc7s100_0]
set_property FULL_PROBES.FILE {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_wrapper.ltx} [get_hw_devices xc7s100_0]
set_property PROGRAM.FILE {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_wrapper.bit} [get_hw_devices xc7s100_0]
program_hw_devices [get_hw_devices xc7s100_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3941.027 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7s100_0] 0]
INFO: [Labtools 27-2302] Device xc7s100 (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
Processing Interface axis_data_fifo_0_M_AXIS_ila1_slot0
Processing Interface AXI4_Stream_Inverter_0_M00_AXIS_ila1_slot1
refresh_hw_device: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3941.027 ; gain = 0.000
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s100_0] -filter {CELL_NAME=~"S7_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Apr-30 15:47:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s100_0] -filter {CELL_NAME=~"S7_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s100_0] -filter {CELL_NAME=~"S7_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Apr-30 15:48:29
Processed interface axis_data_fifo_0_M_AXIS_ila1_slot0
Processed interface AXI4_Stream_Inverter_0_M00_AXIS_ila1_slot1
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s100_0] -filter {CELL_NAME=~"S7_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Apr-30 16:02:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s100_0] -filter {CELL_NAME=~"S7_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s100_0] -filter {CELL_NAME=~"S7_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Apr-30 16:02:54
Processed interface axis_data_fifo_0_M_AXIS_ila1_slot0
Processed interface AXI4_Stream_Inverter_0_M00_AXIS_ila1_slot1
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
write_cfgmem  -format bin -size 32 -interface SPIx4 -loadbit {up 0x00000000 "D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_wrapper.bit" } -checksum -force -file "D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_Wrapper_vX"
Command: write_cfgmem -format bin -size 32 -interface SPIx4 -loadbit {up 0x00000000 "D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_wrapper.bit" } -checksum -force -file D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_Wrapper_vX
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_wrapper.bit
Writing file D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_Wrapper_vX.bin
Writing log file D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_Wrapper_vX.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SPIX4
Size               32M
Start Address      0x00000000
End Address        0x01FFFFFF
Checksum           0xD49284E7
Fill Value         0xFF

Addr1         Addr2         Date                    File(s)                                                                Checksum
0x00000000    0x002DF363    Apr 30 15:45:56 2021    D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_wrapper.bit    0x0457F583
File Checksum Total                                                                                                        0x0457F583
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s100_0] 0]]
set_property PROGRAM.FILES [list "D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_Wrapper_vX.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s100_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s100_0] 0]]
set_property PROGRAM.BLANK_CHECK  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s100_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s100_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s100_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s100_0] 0]]
set_property PROGRAM.CHECKSUM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s100_0] 0]]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s100_0] 0]]
set_property PROGRAM.FILES [list "D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_Wrapper_vX.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s100_0] 0]]
set_property PROGRAM.PRM_FILE {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.runs/impl_1/S7_Wrapper_vX.prm} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s100_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s100_0] 0]]
set_property PROGRAM.BLANK_CHECK  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s100_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s100_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s100_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s100_0] 0]]
set_property PROGRAM.CHECKSUM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s100_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7s100_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7s100_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7s100_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7s100_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7s100 (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'S7_i/system_ila_0/U0/ila_lib' at location 'uuid_993429A8426655BFA7084E0DE5BD57D7' from probes file, since it cannot be found on the programmed device.
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s100_0] 0]]
Mfg ID : 20   Memory Type : ba   Memory Capacity : 19   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Blank Check Operation...
Blank Check Operation successful. The part is blank.
Performing Program and Verify Operations...
Program/Verify Operation successful.
Performing Checksum Operation...
 Addr1      Addr2       Checksum
 00000000   002DF363    0457F583
 Device Checksum Total  0457F583
Checksum Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:03 ; elapsed = 00:04:11 . Memory (MB): peak = 3941.027 ; gain = 0.000
endgroup
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/000015de631101
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/000015de631101
INFO: [Labtools 27-1435] Device xc7s100 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/000015de631101
report_ip_status -name ip_status 
report_bd_diffs -crossprobe -file {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/./diff.html}  {S7.bd} {C:/Users/Mindway_NB/Downloads/system.bd}
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_AXI4Stream_Inverter_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_Wire2Irq_0_2 
ERROR: [BD 41-50] Could not find an IP with the given vlnv: xilinx.com:user:Wire2Irq:1.0 
ERROR: [BD 41-595] Failed to add ip repository block <Wire2Irq_0>
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_axi_c2c_z_0 
WARNING: [IP_Flow 19-4684] Expected long value for param C_NUM_OF_IO but, float/scientific notation value 32.0 is provided. The value is converted to long type(32)
WARNING: [IP_Flow 19-4684] Expected long value for param C_NUM_OF_IO but, float/scientific notation value 32.0 is provided. The value is converted to long type(32)
WARNING: [IP_Flow 19-4684] Expected long value for param C_NUM_OF_IO but, float/scientific notation value 36.0 is provided. The value is converted to long type(36)
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_axi_dma_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_axi_gpio_0_1 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_axi_smc_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_processing_system7_0_1 
ERROR: [BD 41-1712] The specified IP 'xilinx.com:ip:processing_system7:5.5' does not support the current part 'xc7s100fgga676-1'

ERROR: [BD 41-595] Failed to add ip repository block <processing_system7_0>
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_ps7_0_axi_periph_1 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_auto_pc_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_ps7_0_axi_periph1_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_xbar_1 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_auto_pc_5 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_auto_us_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_auto_ds_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_auto_ds_1 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_auto_ds_2 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_rst_ps7_0_100M_1 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_util_idelay_ctrl_0_1 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_xadc_wiz_0_1 
INFO: [Device 21-403] Loading part xc7s100fgga676-1
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_xlconcat_0_1 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_xlconcat_1_1 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_xlconstant_0_1 
CRITICAL WARNING: [BD 41-2160] Unable to find cell <processing_system7_0> while setting up interface connections during loading of block design file.
CRITICAL WARNING: [BD 41-2160] Unable to find cell <processing_system7_0> while setting up interface connections during loading of block design file.
CRITICAL WARNING: [BD 41-2160] Unable to find cell <processing_system7_0> while setting up interface connections during loading of block design file.
CRITICAL WARNING: [BD 41-2160] Unable to find cell <processing_system7_0> while setting up interface connections during loading of block design file.
CRITICAL WARNING: [BD 41-2160] Unable to find cell <processing_system7_0> while setting up interface connections during loading of block design file.
CRITICAL WARNING: [BD 41-2160] Unable to find cell <processing_system7_0> while setting up interface connections during loading of block design file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <processing_system7_0> while setting up net connections during loading of block design file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <Wire2Irq_0> while setting up net connections during loading of block design file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <Wire2Irq_0> while setting up net connections during loading of block design file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <processing_system7_0> while setting up net connections during loading of block design file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <processing_system7_0> while setting up net connections during loading of block design file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <processing_system7_0> while setting up net connections during loading of block design file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <processing_system7_0> while setting up net connections during loading of block design file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <processing_system7_0> while setting up net connections during loading of block design file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <processing_system7_0> while setting up net connections during loading of block design file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <processing_system7_0> while setting up net connections during loading of block design file.
WARNING: [BD 41-705] Could not load assignment of </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> into address space <MAXI>
WARNING: [BD 41-705] Could not load assignment of </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> into address space <MAXI>
Excluding </axi_gpio_0/S_AXI/Reg> from </axi_c2c_z/MAXI>
Excluding </xadc_wiz_0/s_axi_lite/Reg> from </axi_c2c_z/MAXI>
WARNING: [BD 41-705] Could not load assignment of </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> into address space <Data_MM2S>
WARNING: [BD 41-705] Could not load assignment of </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> into address space <Data_S2MM>
ERROR: [BD 41-45] Cell path not found: /processing_system7_0
report_bd_diffs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3941.027 ; gain = 0.000
ERROR: [Common 17-39] 'report_bd_diffs' failed due to earlier errors.
report_ip_status -name ip_status 
open_bd_design {D:/MW/RTT/VVD/S/S_7-Pastrocchi/S_7/S7/S7.srcs/sources_1/bd/S7/S7.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Mon May  3 08:56:03 2021...
