Reading OpenROAD database at '/Users/junpeng/openlane2/netlist_mid_ato_min/src/netlist_1/runs/physical_design/34-openroad-resizertimingpostgrt/netlist_1.odb'…
Reading library file at '/Users/junpeng/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/fvqq0703nb8y0f998v8hgg5l6mjj8gb5-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1.6
[INFO] Setting input delay to: 1.6
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   netlist_1
Die area:                 ( 0 0 ) ( 300000 300000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     4299
Number of terminals:      128
Number of snets:          2
Number of nets:           1506

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 378.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 73220.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 14225.
[INFO DRT-0033] via shape region query size = 1030.
[INFO DRT-0033] met2 shape region query size = 678.
[INFO DRT-0033] via2 shape region query size = 824.
[INFO DRT-0033] met3 shape region query size = 684.
[INFO DRT-0033] via3 shape region query size = 824.
[INFO DRT-0033] met4 shape region query size = 222.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1466 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 372 unique inst patterns.
[INFO DRT-0084]   Complete 1341 groups.
#scanned instances     = 4299
#unique  instances     = 378
#stdCellGenAp          = 12248
#stdCellValidPlanarAp  = 427
#stdCellValidViaAp     = 8741
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 5062
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:40, elapsed time = 00:00:05, memory = 136.83 (MB), peak = 136.83 (MB)

Number of guides:     16006

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 43 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 43 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 5195.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 4651.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 2573.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 197.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 30.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 1.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 7798 vertical wires in 1 frboxes and 4849 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 552 vertical wires in 1 frboxes and 1522 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 147.30 (MB), peak = 162.45 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 148.27 (MB), peak = 162.45 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 194.80 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 216.95 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:01, memory = 264.94 (MB).
    Completing 40% with 221 violations.
    elapsed time = 00:00:01, memory = 295.16 (MB).
    Completing 50% with 221 violations.
    elapsed time = 00:00:01, memory = 327.22 (MB).
    Completing 60% with 439 violations.
    elapsed time = 00:00:02, memory = 344.25 (MB).
    Completing 70% with 439 violations.
    elapsed time = 00:00:02, memory = 357.16 (MB).
    Completing 80% with 439 violations.
    elapsed time = 00:00:03, memory = 362.16 (MB).
    Completing 90% with 706 violations.
    elapsed time = 00:00:04, memory = 401.50 (MB).
    Completing 100% with 954 violations.
    elapsed time = 00:00:05, memory = 399.53 (MB).
[INFO DRT-0199]   Number of violations = 1461.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        4    183     35      8
Min Hole             0      4      0      0
Recheck              0    356    144      7
Short                0    649     71      0
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:05, memory = 406.16 (MB), peak = 639.36 (MB)
Total wire length = 85633 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 39611 um.
Total wire length on LAYER met2 = 38188 um.
Total wire length on LAYER met3 = 6190 um.
Total wire length on LAYER met4 = 1609 um.
Total wire length on LAYER met5 = 34 um.
Total number of vias = 14488.
Up-via summary (total 14488):.

------------------------
 FR_MASTERSLICE        0
            li1     6429
           met1     7656
           met2      346
           met3       55
           met4        2
------------------------
                   14488


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1461 violations.
    elapsed time = 00:00:00, memory = 410.00 (MB).
    Completing 20% with 1461 violations.
    elapsed time = 00:00:00, memory = 415.50 (MB).
    Completing 30% with 1461 violations.
    elapsed time = 00:00:00, memory = 421.19 (MB).
    Completing 40% with 1177 violations.
    elapsed time = 00:00:01, memory = 421.47 (MB).
    Completing 50% with 1177 violations.
    elapsed time = 00:00:01, memory = 423.69 (MB).
    Completing 60% with 959 violations.
    elapsed time = 00:00:01, memory = 437.45 (MB).
    Completing 70% with 959 violations.
    elapsed time = 00:00:02, memory = 441.14 (MB).
    Completing 80% with 959 violations.
    elapsed time = 00:00:02, memory = 442.12 (MB).
    Completing 90% with 673 violations.
    elapsed time = 00:00:03, memory = 450.83 (MB).
    Completing 100% with 409 violations.
    elapsed time = 00:00:04, memory = 450.83 (MB).
[INFO DRT-0199]   Number of violations = 425.
Viol/Layer        met1   met2
Metal Spacing       84     25
Recheck             13      3
Short              294      6
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:04, memory = 457.70 (MB), peak = 689.30 (MB)
Total wire length = 84827 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 39400 um.
Total wire length on LAYER met2 = 37621 um.
Total wire length on LAYER met3 = 6157 um.
Total wire length on LAYER met4 = 1612 um.
Total wire length on LAYER met5 = 34 um.
Total number of vias = 14329.
Up-via summary (total 14329):.

------------------------
 FR_MASTERSLICE        0
            li1     6427
           met1     7483
           met2      363
           met3       54
           met4        2
------------------------
                   14329


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 425 violations.
    elapsed time = 00:00:00, memory = 457.70 (MB).
    Completing 20% with 425 violations.
    elapsed time = 00:00:00, memory = 466.67 (MB).
    Completing 30% with 425 violations.
    elapsed time = 00:00:01, memory = 467.19 (MB).
    Completing 40% with 422 violations.
    elapsed time = 00:00:01, memory = 467.19 (MB).
    Completing 50% with 422 violations.
    elapsed time = 00:00:01, memory = 467.20 (MB).
    Completing 60% with 373 violations.
    elapsed time = 00:00:02, memory = 467.20 (MB).
    Completing 70% with 373 violations.
    elapsed time = 00:00:02, memory = 475.11 (MB).
    Completing 80% with 373 violations.
    elapsed time = 00:00:03, memory = 475.16 (MB).
    Completing 90% with 341 violations.
    elapsed time = 00:00:03, memory = 487.62 (MB).
    Completing 100% with 336 violations.
    elapsed time = 00:00:04, memory = 488.03 (MB).
[INFO DRT-0199]   Number of violations = 338.
Viol/Layer        met1   met2
Metal Spacing       57     21
Min Hole             1      0
Recheck              2      0
Short              246     11
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:04, memory = 502.14 (MB), peak = 730.17 (MB)
Total wire length = 84706 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 39366 um.
Total wire length on LAYER met2 = 37551 um.
Total wire length on LAYER met3 = 6152 um.
Total wire length on LAYER met4 = 1600 um.
Total wire length on LAYER met5 = 34 um.
Total number of vias = 14256.
Up-via summary (total 14256):.

------------------------
 FR_MASTERSLICE        0
            li1     6427
           met1     7417
           met2      354
           met3       56
           met4        2
------------------------
                   14256


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 338 violations.
    elapsed time = 00:00:00, memory = 502.14 (MB).
    Completing 20% with 338 violations.
    elapsed time = 00:00:00, memory = 502.14 (MB).
    Completing 30% with 338 violations.
    elapsed time = 00:00:00, memory = 502.80 (MB).
    Completing 40% with 292 violations.
    elapsed time = 00:00:00, memory = 502.80 (MB).
    Completing 50% with 292 violations.
    elapsed time = 00:00:00, memory = 516.08 (MB).
    Completing 60% with 208 violations.
    elapsed time = 00:00:01, memory = 516.08 (MB).
    Completing 70% with 208 violations.
    elapsed time = 00:00:01, memory = 516.08 (MB).
    Completing 80% with 208 violations.
    elapsed time = 00:00:02, memory = 537.66 (MB).
    Completing 90% with 159 violations.
    elapsed time = 00:00:02, memory = 538.00 (MB).
    Completing 100% with 20 violations.
    elapsed time = 00:00:03, memory = 538.00 (MB).
[INFO DRT-0199]   Number of violations = 20.
Viol/Layer        met1    via   met2
Cut Spacing          0      1      0
Metal Spacing        8      0      4
Short                6      0      1
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:03, memory = 555.08 (MB), peak = 786.28 (MB)
Total wire length = 84591 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 38233 um.
Total wire length on LAYER met2 = 37600 um.
Total wire length on LAYER met3 = 7089 um.
Total wire length on LAYER met4 = 1633 um.
Total wire length on LAYER met5 = 34 um.
Total number of vias = 14533.
Up-via summary (total 14533):.

------------------------
 FR_MASTERSLICE        0
            li1     6427
           met1     7529
           met2      513
           met3       62
           met4        2
------------------------
                   14533


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 20 violations.
    elapsed time = 00:00:00, memory = 555.08 (MB).
    Completing 20% with 20 violations.
    elapsed time = 00:00:00, memory = 555.08 (MB).
    Completing 30% with 20 violations.
    elapsed time = 00:00:00, memory = 555.08 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 555.08 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 555.08 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:00, memory = 555.08 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:00, memory = 555.08 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:00, memory = 555.08 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 555.08 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 555.08 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 561.08 (MB), peak = 792.02 (MB)
Total wire length = 84592 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 38188 um.
Total wire length on LAYER met2 = 37605 um.
Total wire length on LAYER met3 = 7133 um.
Total wire length on LAYER met4 = 1629 um.
Total wire length on LAYER met5 = 34 um.
Total number of vias = 14539.
Up-via summary (total 14539):.

------------------------
 FR_MASTERSLICE        0
            li1     6427
           met1     7535
           met2      517
           met3       58
           met4        2
------------------------
                   14539


[INFO DRT-0198] Complete detail routing.
Total wire length = 84592 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 38188 um.
Total wire length on LAYER met2 = 37605 um.
Total wire length on LAYER met3 = 7133 um.
Total wire length on LAYER met4 = 1629 um.
Total wire length on LAYER met5 = 34 um.
Total number of vias = 14539.
Up-via summary (total 14539):.

------------------------
 FR_MASTERSLICE        0
            li1     6427
           met1     7535
           met2      517
           met3       58
           met4        2
------------------------
                   14539


[INFO DRT-0267] cpu time = 00:01:01, elapsed time = 00:00:18, memory = 561.08 (MB), peak = 792.02 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/Users/junpeng/openlane2/netlist_mid_ato_min/src/netlist_1/runs/physical_design/36-openroad-detailedrouting/netlist_1.odb'…
Writing netlist to '/Users/junpeng/openlane2/netlist_mid_ato_min/src/netlist_1/runs/physical_design/36-openroad-detailedrouting/netlist_1.nl.v'…
Writing powered netlist to '/Users/junpeng/openlane2/netlist_mid_ato_min/src/netlist_1/runs/physical_design/36-openroad-detailedrouting/netlist_1.pnl.v'…
Writing layout to '/Users/junpeng/openlane2/netlist_mid_ato_min/src/netlist_1/runs/physical_design/36-openroad-detailedrouting/netlist_1.def'…
Writing timing constraints to '/Users/junpeng/openlane2/netlist_mid_ato_min/src/netlist_1/runs/physical_design/36-openroad-detailedrouting/netlist_1.sdc'…
