Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jun  4 22:57:12 2024
| Host         : DESKTOP-H7C6RT8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   12          
TIMING-20  Warning   Non-clocked latch               9           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (48)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (48)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: state_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: uart_receiver/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: uart_receiver/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: uart_receiver/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: uart_receiver/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: uart_receiver/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: uart_receiver/FSM_onehot_state_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.071        0.000                      0                  181        0.158        0.000                      0                  181        4.500        0.000                       0                   116  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.071        0.000                      0                  181        0.158        0.000                      0                  181        4.500        0.000                       0                   116  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 image_processor/i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_processor/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.606ns (34.832%)  route 3.005ns (65.168%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.624     5.145    image_processor/clk_debug_OBUF_BUFG
    SLICE_X65Y90         FDRE                                         r  image_processor/i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  image_processor/i_reg[5]/Q
                         net (fo=3, routed)           1.100     6.664    image_processor/i_reg_n_0_[5]
    SLICE_X65Y92         LUT2 (Prop_lut2_I0_O)        0.297     6.961 r  image_processor/FSM_onehot_state[3]_i_33/O
                         net (fo=1, routed)           0.000     6.961    image_processor/FSM_onehot_state[3]_i_33_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.359 r  image_processor/FSM_onehot_state_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.359    image_processor/FSM_onehot_state_reg[3]_i_21_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  image_processor/FSM_onehot_state_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.473    image_processor/FSM_onehot_state_reg[3]_i_12_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.587 r  image_processor/FSM_onehot_state_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.587    image_processor/FSM_onehot_state_reg[3]_i_3_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 f  image_processor/FSM_onehot_state_reg[3]_i_2/CO[3]
                         net (fo=2, routed)           0.947     8.649    image_processor/FSM_onehot_state_reg[3]_i_2_n_0
    SLICE_X62Y95         LUT4 (Prop_lut4_I2_O)        0.150     8.799 r  image_processor/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.957     9.756    image_processor/FSM_onehot_state[1]_i_1_n_0
    SLICE_X64Y93         FDRE                                         r  image_processor/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.509    14.850    image_processor/clk_debug_OBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  image_processor/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y93         FDRE (Setup_fdre_C_D)       -0.260    14.827    image_processor/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.756    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 image_processor/i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_processor/FSM_onehot_state_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.786ns  (logic 1.580ns (33.014%)  route 3.206ns (66.986%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.624     5.145    image_processor/clk_debug_OBUF_BUFG
    SLICE_X65Y90         FDRE                                         r  image_processor/i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  image_processor/i_reg[5]/Q
                         net (fo=3, routed)           1.100     6.664    image_processor/i_reg_n_0_[5]
    SLICE_X65Y92         LUT2 (Prop_lut2_I0_O)        0.297     6.961 r  image_processor/FSM_onehot_state[3]_i_33/O
                         net (fo=1, routed)           0.000     6.961    image_processor/FSM_onehot_state[3]_i_33_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.359 r  image_processor/FSM_onehot_state_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.359    image_processor/FSM_onehot_state_reg[3]_i_21_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  image_processor/FSM_onehot_state_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.473    image_processor/FSM_onehot_state_reg[3]_i_12_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.587 r  image_processor/FSM_onehot_state_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.587    image_processor/FSM_onehot_state_reg[3]_i_3_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  image_processor/FSM_onehot_state_reg[3]_i_2/CO[3]
                         net (fo=2, routed)           0.947     8.649    image_processor/FSM_onehot_state_reg[3]_i_2_n_0
    SLICE_X62Y95         LUT2 (Prop_lut2_I1_O)        0.124     8.773 r  image_processor/FSM_onehot_state[3]_i_1/O
                         net (fo=2, routed)           1.158     9.931    image_processor/FSM_onehot_state[3]_i_1_n_0
    SLICE_X64Y90         FDRE                                         r  image_processor/FSM_onehot_state_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.507    14.848    image_processor/clk_debug_OBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  image_processor/FSM_onehot_state_reg[3]_lopt_replica/C
                         clock pessimism              0.275    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y90         FDRE (Setup_fdre_C_D)       -0.061    15.027    image_processor/FSM_onehot_state_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 uart_transmitter/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 1.960ns (40.676%)  route 2.859ns (59.324%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.626     5.147    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X60Y97         FDCE                                         r  uart_transmitter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDCE (Prop_fdce_C_Q)         0.518     5.665 f  uart_transmitter/counter_reg[6]/Q
                         net (fo=3, routed)           0.837     6.502    uart_transmitter/counter_reg[6]
    SLICE_X62Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.626 r  uart_transmitter/rightshiftreg[9]_i_5/O
                         net (fo=2, routed)           0.811     7.437    uart_transmitter/rightshiftreg[9]_i_5_n_0
    SLICE_X61Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.561 f  uart_transmitter/rightshiftreg[9]_i_2/O
                         net (fo=24, routed)          1.210     8.771    uart_transmitter/rightshiftreg[9]_i_2_n_0
    SLICE_X60Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.895 r  uart_transmitter/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.895    uart_transmitter/counter[0]_i_6_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.408 r  uart_transmitter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.408    uart_transmitter/counter_reg[0]_i_1_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.525 r  uart_transmitter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.525    uart_transmitter/counter_reg[4]_i_1_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.642 r  uart_transmitter/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.642    uart_transmitter/counter_reg[8]_i_1_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.965 r  uart_transmitter/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.965    uart_transmitter/counter_reg[12]_i_1_n_6
    SLICE_X60Y99         FDCE                                         r  uart_transmitter/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.509    14.850    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X60Y99         FDCE                                         r  uart_transmitter/counter_reg[13]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y99         FDCE (Setup_fdce_C_D)        0.109    15.196    uart_transmitter/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -9.965    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 uart_transmitter/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/rightshiftreg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 0.916ns (22.698%)  route 3.120ns (77.302%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.626     5.147    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X60Y97         FDCE                                         r  uart_transmitter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  uart_transmitter/counter_reg[6]/Q
                         net (fo=3, routed)           0.837     6.502    uart_transmitter/counter_reg[6]
    SLICE_X62Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.626 f  uart_transmitter/rightshiftreg[9]_i_5/O
                         net (fo=2, routed)           0.811     7.437    uart_transmitter/rightshiftreg[9]_i_5_n_0
    SLICE_X61Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.561 r  uart_transmitter/rightshiftreg[9]_i_2/O
                         net (fo=24, routed)          0.842     8.403    uart_transmitter/rightshiftreg[9]_i_2_n_0
    SLICE_X62Y97         LUT4 (Prop_lut4_I2_O)        0.150     8.553 r  uart_transmitter/rightshiftreg[8]_i_1/O
                         net (fo=5, routed)           0.630     9.182    uart_transmitter/rightshiftreg[8]_i_1_n_0
    SLICE_X62Y97         FDRE                                         r  uart_transmitter/rightshiftreg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.510    14.851    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X62Y97         FDRE                                         r  uart_transmitter/rightshiftreg_reg[0]/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y97         FDRE (Setup_fdre_C_R)       -0.631    14.443    uart_transmitter/rightshiftreg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 uart_transmitter/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/rightshiftreg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 0.916ns (22.698%)  route 3.120ns (77.302%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.626     5.147    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X60Y97         FDCE                                         r  uart_transmitter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  uart_transmitter/counter_reg[6]/Q
                         net (fo=3, routed)           0.837     6.502    uart_transmitter/counter_reg[6]
    SLICE_X62Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.626 f  uart_transmitter/rightshiftreg[9]_i_5/O
                         net (fo=2, routed)           0.811     7.437    uart_transmitter/rightshiftreg[9]_i_5_n_0
    SLICE_X61Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.561 r  uart_transmitter/rightshiftreg[9]_i_2/O
                         net (fo=24, routed)          0.842     8.403    uart_transmitter/rightshiftreg[9]_i_2_n_0
    SLICE_X62Y97         LUT4 (Prop_lut4_I2_O)        0.150     8.553 r  uart_transmitter/rightshiftreg[8]_i_1/O
                         net (fo=5, routed)           0.630     9.182    uart_transmitter/rightshiftreg[8]_i_1_n_0
    SLICE_X62Y97         FDRE                                         r  uart_transmitter/rightshiftreg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.510    14.851    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X62Y97         FDRE                                         r  uart_transmitter/rightshiftreg_reg[1]/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y97         FDRE (Setup_fdre_C_R)       -0.631    14.443    uart_transmitter/rightshiftreg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 uart_transmitter/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/rightshiftreg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 0.916ns (22.698%)  route 3.120ns (77.302%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.626     5.147    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X60Y97         FDCE                                         r  uart_transmitter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  uart_transmitter/counter_reg[6]/Q
                         net (fo=3, routed)           0.837     6.502    uart_transmitter/counter_reg[6]
    SLICE_X62Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.626 f  uart_transmitter/rightshiftreg[9]_i_5/O
                         net (fo=2, routed)           0.811     7.437    uart_transmitter/rightshiftreg[9]_i_5_n_0
    SLICE_X61Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.561 r  uart_transmitter/rightshiftreg[9]_i_2/O
                         net (fo=24, routed)          0.842     8.403    uart_transmitter/rightshiftreg[9]_i_2_n_0
    SLICE_X62Y97         LUT4 (Prop_lut4_I2_O)        0.150     8.553 r  uart_transmitter/rightshiftreg[8]_i_1/O
                         net (fo=5, routed)           0.630     9.182    uart_transmitter/rightshiftreg[8]_i_1_n_0
    SLICE_X62Y97         FDRE                                         r  uart_transmitter/rightshiftreg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.510    14.851    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X62Y97         FDRE                                         r  uart_transmitter/rightshiftreg_reg[4]/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y97         FDRE (Setup_fdre_C_R)       -0.631    14.443    uart_transmitter/rightshiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 uart_transmitter/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/rightshiftreg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 0.916ns (22.698%)  route 3.120ns (77.302%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.626     5.147    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X60Y97         FDCE                                         r  uart_transmitter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  uart_transmitter/counter_reg[6]/Q
                         net (fo=3, routed)           0.837     6.502    uart_transmitter/counter_reg[6]
    SLICE_X62Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.626 f  uart_transmitter/rightshiftreg[9]_i_5/O
                         net (fo=2, routed)           0.811     7.437    uart_transmitter/rightshiftreg[9]_i_5_n_0
    SLICE_X61Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.561 r  uart_transmitter/rightshiftreg[9]_i_2/O
                         net (fo=24, routed)          0.842     8.403    uart_transmitter/rightshiftreg[9]_i_2_n_0
    SLICE_X62Y97         LUT4 (Prop_lut4_I2_O)        0.150     8.553 r  uart_transmitter/rightshiftreg[8]_i_1/O
                         net (fo=5, routed)           0.630     9.182    uart_transmitter/rightshiftreg[8]_i_1_n_0
    SLICE_X62Y97         FDRE                                         r  uart_transmitter/rightshiftreg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.510    14.851    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X62Y97         FDRE                                         r  uart_transmitter/rightshiftreg_reg[6]/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y97         FDRE (Setup_fdre_C_R)       -0.631    14.443    uart_transmitter/rightshiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 uart_transmitter/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/rightshiftreg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 0.916ns (22.698%)  route 3.120ns (77.302%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.626     5.147    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X60Y97         FDCE                                         r  uart_transmitter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  uart_transmitter/counter_reg[6]/Q
                         net (fo=3, routed)           0.837     6.502    uart_transmitter/counter_reg[6]
    SLICE_X62Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.626 f  uart_transmitter/rightshiftreg[9]_i_5/O
                         net (fo=2, routed)           0.811     7.437    uart_transmitter/rightshiftreg[9]_i_5_n_0
    SLICE_X61Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.561 r  uart_transmitter/rightshiftreg[9]_i_2/O
                         net (fo=24, routed)          0.842     8.403    uart_transmitter/rightshiftreg[9]_i_2_n_0
    SLICE_X62Y97         LUT4 (Prop_lut4_I2_O)        0.150     8.553 r  uart_transmitter/rightshiftreg[8]_i_1/O
                         net (fo=5, routed)           0.630     9.182    uart_transmitter/rightshiftreg[8]_i_1_n_0
    SLICE_X62Y97         FDRE                                         r  uart_transmitter/rightshiftreg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.510    14.851    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X62Y97         FDRE                                         r  uart_transmitter/rightshiftreg_reg[8]/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y97         FDRE (Setup_fdre_C_R)       -0.631    14.443    uart_transmitter/rightshiftreg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.334ns  (required time - arrival time)
  Source:                 uart_transmitter/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 1.856ns (39.367%)  route 2.859ns (60.633%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.626     5.147    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X60Y97         FDCE                                         r  uart_transmitter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDCE (Prop_fdce_C_Q)         0.518     5.665 f  uart_transmitter/counter_reg[6]/Q
                         net (fo=3, routed)           0.837     6.502    uart_transmitter/counter_reg[6]
    SLICE_X62Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.626 r  uart_transmitter/rightshiftreg[9]_i_5/O
                         net (fo=2, routed)           0.811     7.437    uart_transmitter/rightshiftreg[9]_i_5_n_0
    SLICE_X61Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.561 f  uart_transmitter/rightshiftreg[9]_i_2/O
                         net (fo=24, routed)          1.210     8.771    uart_transmitter/rightshiftreg[9]_i_2_n_0
    SLICE_X60Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.895 r  uart_transmitter/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.895    uart_transmitter/counter[0]_i_6_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.408 r  uart_transmitter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.408    uart_transmitter/counter_reg[0]_i_1_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.525 r  uart_transmitter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.525    uart_transmitter/counter_reg[4]_i_1_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.642 r  uart_transmitter/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.642    uart_transmitter/counter_reg[8]_i_1_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.861 r  uart_transmitter/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.861    uart_transmitter/counter_reg[12]_i_1_n_7
    SLICE_X60Y99         FDCE                                         r  uart_transmitter/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.509    14.850    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X60Y99         FDCE                                         r  uart_transmitter/counter_reg[12]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y99         FDCE (Setup_fdce_C_D)        0.109    15.196    uart_transmitter/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -9.861    
  -------------------------------------------------------------------
                         slack                                  5.334    

Slack (MET) :             5.347ns  (required time - arrival time)
  Source:                 uart_transmitter/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 1.843ns (39.199%)  route 2.859ns (60.801%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.626     5.147    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X60Y97         FDCE                                         r  uart_transmitter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDCE (Prop_fdce_C_Q)         0.518     5.665 f  uart_transmitter/counter_reg[6]/Q
                         net (fo=3, routed)           0.837     6.502    uart_transmitter/counter_reg[6]
    SLICE_X62Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.626 r  uart_transmitter/rightshiftreg[9]_i_5/O
                         net (fo=2, routed)           0.811     7.437    uart_transmitter/rightshiftreg[9]_i_5_n_0
    SLICE_X61Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.561 f  uart_transmitter/rightshiftreg[9]_i_2/O
                         net (fo=24, routed)          1.210     8.771    uart_transmitter/rightshiftreg[9]_i_2_n_0
    SLICE_X60Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.895 r  uart_transmitter/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.895    uart_transmitter/counter[0]_i_6_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.408 r  uart_transmitter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.408    uart_transmitter/counter_reg[0]_i_1_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.525 r  uart_transmitter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.525    uart_transmitter/counter_reg[4]_i_1_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.848 r  uart_transmitter/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.848    uart_transmitter/counter_reg[8]_i_1_n_6
    SLICE_X60Y98         FDCE                                         r  uart_transmitter/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.509    14.850    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X60Y98         FDCE                                         r  uart_transmitter/counter_reg[9]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y98         FDCE (Setup_fdce_C_D)        0.109    15.196    uart_transmitter/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                  5.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 uart_transmitter/rightshiftreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/rightshiftreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.594     1.477    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X63Y97         FDRE                                         r  uart_transmitter/rightshiftreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  uart_transmitter/rightshiftreg_reg[5]/Q
                         net (fo=1, routed)           0.059     1.664    uart_transmitter/rightshiftreg[5]
    SLICE_X62Y97         FDRE                                         r  uart_transmitter/rightshiftreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.864     1.992    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X62Y97         FDRE                                         r  uart_transmitter/rightshiftreg_reg[4]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X62Y97         FDRE (Hold_fdre_C_D)         0.016     1.506    uart_transmitter/rightshiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 uart_transmitter/rightshiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/rightshiftreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.295%)  route 0.062ns (32.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.594     1.477    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X63Y97         FDRE                                         r  uart_transmitter/rightshiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  uart_transmitter/rightshiftreg_reg[7]/Q
                         net (fo=1, routed)           0.062     1.667    uart_transmitter/rightshiftreg[7]
    SLICE_X62Y97         FDRE                                         r  uart_transmitter/rightshiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.864     1.992    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X62Y97         FDRE                                         r  uart_transmitter/rightshiftreg_reg[6]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X62Y97         FDRE (Hold_fdre_C_D)         0.019     1.509    uart_transmitter/rightshiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 uart_transmitter/rightshiftreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/rightshiftreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.029%)  route 0.098ns (40.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.594     1.477    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X63Y97         FDRE                                         r  uart_transmitter/rightshiftreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  uart_transmitter/rightshiftreg_reg[2]/Q
                         net (fo=1, routed)           0.098     1.716    uart_transmitter/rightshiftreg[2]
    SLICE_X62Y97         FDRE                                         r  uart_transmitter/rightshiftreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.864     1.992    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X62Y97         FDRE                                         r  uart_transmitter/rightshiftreg_reg[1]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X62Y97         FDRE (Hold_fdre_C_D)         0.055     1.545    uart_transmitter/rightshiftreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.579%)  route 0.155ns (45.421%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.593     1.476    clk_debug_OBUF_BUFG
    SLICE_X62Y95         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  state_reg[1]/Q
                         net (fo=11, routed)          0.155     1.772    uart_transmitter/image_start_reg[1]
    SLICE_X60Y95         LUT5 (Prop_lut5_I2_O)        0.045     1.817 r  uart_transmitter/image_start_i_1/O
                         net (fo=1, routed)           0.000     1.817    uart_transmitter_n_3
    SLICE_X60Y95         FDRE                                         r  image_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.861     1.989    clk_debug_OBUF_BUFG
    SLICE_X60Y95         FDRE                                         r  image_start_reg/C
                         clock pessimism             -0.478     1.511    
    SLICE_X60Y95         FDRE (Hold_fdre_C_D)         0.121     1.632    image_start_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 uart_receiver/pulsecount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/pulsecount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.230%)  route 0.130ns (40.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.592     1.475    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X58Y95         FDCE                                         r  uart_receiver/pulsecount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  uart_receiver/pulsecount_reg[0]/Q
                         net (fo=6, routed)           0.130     1.746    uart_receiver/pulsecount[0]
    SLICE_X59Y95         LUT5 (Prop_lut5_I3_O)        0.048     1.794 r  uart_receiver/pulsecount[3]_i_1/O
                         net (fo=1, routed)           0.000     1.794    uart_receiver/pulsecount[3]_i_1_n_0
    SLICE_X59Y95         FDCE                                         r  uart_receiver/pulsecount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.861     1.989    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X59Y95         FDCE                                         r  uart_receiver/pulsecount_reg[3]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X59Y95         FDCE (Hold_fdce_C_D)         0.107     1.595    uart_receiver/pulsecount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uart_receiver/pulsecount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/pulsecount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.843%)  route 0.130ns (41.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.592     1.475    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X58Y95         FDCE                                         r  uart_receiver/pulsecount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  uart_receiver/pulsecount_reg[0]/Q
                         net (fo=6, routed)           0.130     1.746    uart_receiver/pulsecount[0]
    SLICE_X59Y95         LUT3 (Prop_lut3_I2_O)        0.045     1.791 r  uart_receiver/pulsecount[1]_i_1/O
                         net (fo=1, routed)           0.000     1.791    uart_receiver/pulsecount[1]_i_1_n_0
    SLICE_X59Y95         FDCE                                         r  uart_receiver/pulsecount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.861     1.989    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X59Y95         FDCE                                         r  uart_receiver/pulsecount_reg[1]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X59Y95         FDCE (Hold_fdce_C_D)         0.091     1.579    uart_receiver/pulsecount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uart_receiver/pulsecount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/pulsecount_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.657%)  route 0.131ns (41.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.592     1.475    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X58Y95         FDCE                                         r  uart_receiver/pulsecount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  uart_receiver/pulsecount_reg[0]/Q
                         net (fo=6, routed)           0.131     1.747    uart_receiver/pulsecount[0]
    SLICE_X59Y95         LUT6 (Prop_lut6_I2_O)        0.045     1.792 r  uart_receiver/pulsecount[4]_i_2/O
                         net (fo=1, routed)           0.000     1.792    uart_receiver/pulsecount[4]_i_2_n_0
    SLICE_X59Y95         FDCE                                         r  uart_receiver/pulsecount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.861     1.989    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X59Y95         FDCE                                         r  uart_receiver/pulsecount_reg[4]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X59Y95         FDCE (Hold_fdce_C_D)         0.092     1.580    uart_receiver/pulsecount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 uart_transmitter/bitcounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/bitcounter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.678%)  route 0.142ns (43.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.594     1.477    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X62Y98         FDCE                                         r  uart_transmitter/bitcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDCE (Prop_fdce_C_Q)         0.141     1.618 f  uart_transmitter/bitcounter_reg[0]/Q
                         net (fo=4, routed)           0.142     1.760    uart_transmitter/bitcounter_reg_n_0_[0]
    SLICE_X62Y98         LUT3 (Prop_lut3_I2_O)        0.045     1.805 r  uart_transmitter/bitcounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.805    uart_transmitter/bitcounter[0]_i_1_n_0
    SLICE_X62Y98         FDCE                                         r  uart_transmitter/bitcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.864     1.992    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X62Y98         FDCE                                         r  uart_transmitter/bitcounter_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X62Y98         FDCE (Hold_fdce_C_D)         0.092     1.569    uart_transmitter/bitcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 uart_transmitter/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.354%)  route 0.156ns (45.646%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.593     1.476    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X61Y97         FDCE                                         r  uart_transmitter/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDCE (Prop_fdce_C_Q)         0.141     1.617 f  uart_transmitter/FSM_onehot_state_reg[1]/Q
                         net (fo=11, routed)          0.156     1.773    uart_transmitter/state[1]
    SLICE_X61Y97         LUT5 (Prop_lut5_I3_O)        0.045     1.818 r  uart_transmitter/FSM_onehot_state[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.818    uart_transmitter/FSM_onehot_state[3]_i_1__0_n_0
    SLICE_X61Y97         FDCE                                         r  uart_transmitter/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.863     1.990    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X61Y97         FDCE                                         r  uart_transmitter/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X61Y97         FDCE (Hold_fdce_C_D)         0.092     1.568    uart_transmitter/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 uart_transmitter/rightshiftreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/rightshiftreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.594     1.477    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X62Y97         FDRE                                         r  uart_transmitter/rightshiftreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  uart_transmitter/rightshiftreg_reg[1]/Q
                         net (fo=1, routed)           0.184     1.802    uart_transmitter/rightshiftreg[1]
    SLICE_X62Y97         FDRE                                         r  uart_transmitter/rightshiftreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.864     1.992    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X62Y97         FDRE                                         r  uart_transmitter/rightshiftreg_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X62Y97         FDRE (Hold_fdre_C_D)         0.070     1.547    uart_transmitter/rightshiftreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_debug_OBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y94   RxData_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y94   RxData_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y94   RxData_reg[3]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y94   RxData_reg[3]_lopt_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y94   RxData_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y94   RxData_reg[7]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y94   RxData_reg[7]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y94   RxData_reg[7]_lopt_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y95   data_to_transmit_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y94   RxData_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y94   RxData_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y94   RxData_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y94   RxData_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y94   RxData_reg[3]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y94   RxData_reg[3]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y94   RxData_reg[3]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y94   RxData_reg[3]_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y94   RxData_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y94   RxData_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y94   RxData_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y94   RxData_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y94   RxData_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y94   RxData_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y94   RxData_reg[3]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y94   RxData_reg[3]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y94   RxData_reg[3]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y94   RxData_reg[3]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y94   RxData_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y94   RxData_reg[7]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.790ns  (logic 1.580ns (27.290%)  route 4.210ns (72.710%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RxD_IBUF_inst/O
                         net (fo=5, routed)           3.690     5.146    uart_receiver/RxD_IBUF
    SLICE_X58Y99         LUT4 (Prop_lut4_I0_O)        0.124     5.270 r  uart_receiver/FSM_onehot_nextstate_reg[3]_i_1/O
                         net (fo=1, routed)           0.520     5.790    uart_receiver/FSM_onehot_nextstate_reg[3]_i_1_n_0
    SLICE_X58Y99         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            nextstate_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.759ns  (logic 1.704ns (29.592%)  route 4.055ns (70.408%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RxD_IBUF_inst/O
                         net (fo=5, routed)           3.151     4.607    uart_receiver/RxD_IBUF
    SLICE_X61Y95         LUT6 (Prop_lut6_I2_O)        0.124     4.731 r  uart_receiver/nextstate_reg[0]_i_2/O
                         net (fo=1, routed)           0.433     5.164    uart_receiver/nextstate_reg[0]_i_2_n_0
    SLICE_X61Y95         LUT3 (Prop_lut3_I0_O)        0.124     5.288 r  uart_receiver/nextstate_reg[0]_i_1/O
                         net (fo=1, routed)           0.471     5.759    nextstate__0[0]
    SLICE_X61Y95         LDCE                                         r  nextstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.535ns  (logic 1.580ns (28.549%)  route 3.955ns (71.451%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RxD_IBUF_inst/O
                         net (fo=5, routed)           3.006     4.462    uart_receiver/RxD_IBUF
    SLICE_X58Y99         LUT5 (Prop_lut5_I4_O)        0.124     4.586 r  uart_receiver/FSM_onehot_nextstate_reg[2]_i_1/O
                         net (fo=1, routed)           0.949     5.535    uart_receiver/FSM_onehot_nextstate_reg[2]_i_1_n_0
    SLICE_X58Y96         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.298ns  (logic 1.608ns (30.355%)  route 3.690ns (69.645%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RxD_IBUF_inst/O
                         net (fo=5, routed)           3.690     5.146    uart_receiver/RxD_IBUF
    SLICE_X58Y99         LUT2 (Prop_lut2_I0_O)        0.152     5.298 r  uart_receiver/FSM_onehot_nextstate_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.298    uart_receiver/FSM_onehot_nextstate_reg[0]_i_1_n_0
    SLICE_X58Y99         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.914ns  (logic 1.580ns (32.158%)  route 3.334ns (67.842%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RxD_IBUF_inst/O
                         net (fo=5, routed)           3.003     4.459    uart_receiver/RxD_IBUF
    SLICE_X58Y99         LUT5 (Prop_lut5_I0_O)        0.124     4.583 r  uart_receiver/FSM_onehot_nextstate_reg[1]_i_1/O
                         net (fo=1, routed)           0.331     4.914    uart_receiver/FSM_onehot_nextstate_reg[1]_i_1_n_0
    SLICE_X58Y99         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nextstate_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.968ns  (logic 1.456ns (36.696%)  route 2.512ns (63.304%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=108, routed)         2.512     3.968    reset_IBUF
    SLICE_X61Y95         LDCE                                         f  nextstate_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nextstate_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.968ns  (logic 1.456ns (36.696%)  route 2.512ns (63.304%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=108, routed)         2.512     3.968    reset_IBUF
    SLICE_X61Y95         LDCE                                         f  nextstate_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nextstate_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.968ns  (logic 1.456ns (36.696%)  route 2.512ns (63.304%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=108, routed)         2.512     3.968    reset_IBUF
    SLICE_X61Y95         LDCE                                         f  nextstate_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nextstate_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.227ns  (logic 0.224ns (18.273%)  route 1.003ns (81.727%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=108, routed)         1.003     1.227    reset_IBUF
    SLICE_X61Y95         LDCE                                         f  nextstate_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nextstate_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.227ns  (logic 0.224ns (18.273%)  route 1.003ns (81.727%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=108, routed)         1.003     1.227    reset_IBUF
    SLICE_X61Y95         LDCE                                         f  nextstate_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nextstate_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.227ns  (logic 0.224ns (18.273%)  route 1.003ns (81.727%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=108, routed)         1.003     1.227    reset_IBUF
    SLICE_X61Y95         LDCE                                         f  nextstate_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.773ns  (logic 0.269ns (15.188%)  route 1.504ns (84.812%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  RxD_IBUF_inst/O
                         net (fo=5, routed)           1.392     1.616    uart_receiver/RxD_IBUF
    SLICE_X58Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.661 r  uart_receiver/FSM_onehot_nextstate_reg[1]_i_1/O
                         net (fo=1, routed)           0.112     1.773    uart_receiver/FSM_onehot_nextstate_reg[1]_i_1_n_0
    SLICE_X58Y99         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.881ns  (logic 0.268ns (14.262%)  route 1.613ns (85.738%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  RxD_IBUF_inst/O
                         net (fo=5, routed)           1.613     1.837    uart_receiver/RxD_IBUF
    SLICE_X58Y99         LUT2 (Prop_lut2_I0_O)        0.044     1.881 r  uart_receiver/FSM_onehot_nextstate_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.881    uart_receiver/FSM_onehot_nextstate_reg[0]_i_1_n_0
    SLICE_X58Y99         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 0.269ns (13.497%)  route 1.726ns (86.503%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  RxD_IBUF_inst/O
                         net (fo=5, routed)           1.393     1.617    uart_receiver/RxD_IBUF
    SLICE_X58Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.662 r  uart_receiver/FSM_onehot_nextstate_reg[2]_i_1/O
                         net (fo=1, routed)           0.333     1.995    uart_receiver/FSM_onehot_nextstate_reg[2]_i_1_n_0
    SLICE_X58Y96         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            nextstate_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 0.314ns (15.489%)  route 1.715ns (84.511%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  RxD_IBUF_inst/O
                         net (fo=5, routed)           1.433     1.657    uart_receiver/RxD_IBUF
    SLICE_X61Y95         LUT6 (Prop_lut6_I2_O)        0.045     1.702 r  uart_receiver/nextstate_reg[0]_i_2/O
                         net (fo=1, routed)           0.137     1.839    uart_receiver/nextstate_reg[0]_i_2_n_0
    SLICE_X61Y95         LUT3 (Prop_lut3_I0_O)        0.045     1.884 r  uart_receiver/nextstate_reg[0]_i_1/O
                         net (fo=1, routed)           0.145     2.029    nextstate__0[0]
    SLICE_X61Y95         LDCE                                         r  nextstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 0.269ns (13.114%)  route 1.784ns (86.886%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  RxD_IBUF_inst/O
                         net (fo=5, routed)           1.613     1.837    uart_receiver/RxD_IBUF
    SLICE_X58Y99         LUT4 (Prop_lut4_I0_O)        0.045     1.882 r  uart_receiver/FSM_onehot_nextstate_reg[3]_i_1/O
                         net (fo=1, routed)           0.171     2.053    uart_receiver/FSM_onehot_nextstate_reg[3]_i_1_n_0
    SLICE_X58Y99         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RxData_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RxData[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.025ns  (logic 3.970ns (39.608%)  route 6.054ns (60.392%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    clk_debug_OBUF_BUFG
    SLICE_X59Y94         FDRE                                         r  RxData_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  RxData_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           6.054    11.656    RxData_reg[7]_lopt_replica_2_1
    U15                  OBUF (Prop_obuf_I_O)         3.514    15.170 r  RxData_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.170    RxData[5]
    U15                                                               r  RxData[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_debug
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.942ns  (logic 5.044ns (50.739%)  route 4.897ns (49.261%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         2.931    11.452    clk_debug_OBUF_BUFG
    G2                   OBUF (Prop_obuf_I_O)         3.490    14.942 f  clk_debug_OBUF_inst/O
                         net (fo=0)                   0.000    14.942    clk_debug
    G2                                                                f  clk_debug (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RxData[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.654ns  (logic 3.965ns (41.070%)  route 5.689ns (58.930%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    clk_debug_OBUF_BUFG
    SLICE_X58Y94         FDRE                                         r  RxData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  RxData_reg[3]/Q
                         net (fo=1, routed)           5.689    11.291    RxData_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         3.509    14.800 r  RxData_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.800    RxData[3]
    V19                                                               r  RxData[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxData_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RxData[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.645ns  (logic 3.957ns (41.026%)  route 5.688ns (58.974%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    clk_debug_OBUF_BUFG
    SLICE_X58Y94         FDRE                                         r  RxData_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  RxData_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           5.688    11.290    RxData_reg[3]_lopt_replica_3_1
    U19                  OBUF (Prop_obuf_I_O)         3.501    14.791 r  RxData_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.791    RxData[2]
    U19                                                               r  RxData[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxData_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RxData[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.585ns  (logic 3.961ns (41.321%)  route 5.625ns (58.679%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    clk_debug_OBUF_BUFG
    SLICE_X58Y94         FDRE                                         r  RxData_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  RxData_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           5.625    11.227    RxData_reg[3]_lopt_replica_1
    U16                  OBUF (Prop_obuf_I_O)         3.505    14.731 r  RxData_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.731    RxData[0]
    U16                                                               r  RxData[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxData_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RxData[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.386ns  (logic 3.965ns (42.238%)  route 5.422ns (57.762%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    clk_debug_OBUF_BUFG
    SLICE_X59Y94         FDRE                                         r  RxData_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  RxData_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           5.422    11.023    RxData_reg[7]_lopt_replica_1
    W18                  OBUF (Prop_obuf_I_O)         3.509    14.532 r  RxData_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.532    RxData[4]
    W18                                                               r  RxData[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RxData[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.369ns  (logic 3.957ns (42.230%)  route 5.413ns (57.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    clk_debug_OBUF_BUFG
    SLICE_X59Y94         FDRE                                         r  RxData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  RxData_reg[7]/Q
                         net (fo=1, routed)           5.413    11.015    RxData_OBUF[4]
    V14                  OBUF (Prop_obuf_I_O)         3.501    14.515 r  RxData_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.515    RxData[7]
    V14                                                               r  RxData[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxData_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RxData[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.262ns  (logic 3.962ns (42.779%)  route 5.300ns (57.221%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    clk_debug_OBUF_BUFG
    SLICE_X59Y94         FDRE                                         r  RxData_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  RxData_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           5.300    10.902    RxData_reg[7]_lopt_replica_3_1
    U14                  OBUF (Prop_obuf_I_O)         3.506    14.408 r  RxData_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.408    RxData[6]
    U14                                                               r  RxData[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxData_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RxData[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.858ns  (logic 3.986ns (44.998%)  route 4.872ns (55.002%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    clk_debug_OBUF_BUFG
    SLICE_X58Y94         FDRE                                         r  RxData_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  RxData_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           4.872    10.474    RxData_reg[3]_lopt_replica_2_1
    E19                  OBUF (Prop_obuf_I_O)         3.530    14.003 r  RxData_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.003    RxData[1]
    E19                                                               r  RxData[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_start_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.734ns  (logic 4.026ns (70.208%)  route 1.708ns (29.792%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    clk_debug_OBUF_BUFG
    SLICE_X60Y95         FDRE                                         r  image_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  image_start_reg/Q
                         net (fo=4, routed)           1.708     7.372    image_start_out_OBUF
    J2                   OBUF (Prop_obuf_I_O)         3.508    10.880 r  image_start_out_OBUF_inst/O
                         net (fo=0)                   0.000    10.880    image_start_out
    J2                                                                r  image_start_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_receiver/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.183ns (43.782%)  route 0.235ns (56.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.593     1.476    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X58Y98         FDCE                                         r  uart_receiver/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  uart_receiver/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.235     1.852    uart_receiver/FSM_onehot_state_reg_n_0_[4]
    SLICE_X58Y99         LUT2 (Prop_lut2_I1_O)        0.042     1.894 r  uart_receiver/FSM_onehot_nextstate_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.894    uart_receiver/FSM_onehot_nextstate_reg[0]_i_1_n_0
    SLICE_X58Y99         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nextstate_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.186ns (44.098%)  route 0.236ns (55.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.593     1.476    clk_debug_OBUF_BUFG
    SLICE_X62Y95         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  state_reg[1]/Q
                         net (fo=11, routed)          0.236     1.853    image_processor/Q[1]
    SLICE_X61Y95         LUT4 (Prop_lut4_I2_O)        0.045     1.898 r  image_processor/nextstate_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.898    nextstate__0[1]
    SLICE_X61Y95         LDCE                                         r  nextstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_receiver/bitcounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.186ns (41.022%)  route 0.267ns (58.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.593     1.476    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X59Y99         FDCE                                         r  uart_receiver/bitcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  uart_receiver/bitcounter_reg[2]/Q
                         net (fo=4, routed)           0.154     1.771    uart_receiver/bitcounter[2]
    SLICE_X59Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.816 r  uart_receiver/FSM_onehot_nextstate_reg[4]_i_1/O
                         net (fo=1, routed)           0.113     1.930    uart_receiver/FSM_onehot_nextstate_reg[4]_i_1_n_0
    SLICE_X58Y99         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_processor/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nextstate_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.468ns  (logic 0.186ns (39.727%)  route 0.282ns (60.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.593     1.476    image_processor/clk_debug_OBUF_BUFG
    SLICE_X62Y95         FDRE                                         r  image_processor/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  image_processor/FSM_onehot_state_reg[3]/Q
                         net (fo=4, routed)           0.137     1.754    uart_receiver/done
    SLICE_X61Y95         LUT3 (Prop_lut3_I2_O)        0.045     1.799 r  uart_receiver/nextstate_reg[0]_i_1/O
                         net (fo=1, routed)           0.145     1.944    nextstate__0[0]
    SLICE_X61Y95         LDCE                                         r  nextstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_receiver/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.186ns (35.002%)  route 0.345ns (64.998%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.593     1.476    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X58Y98         FDCE                                         r  uart_receiver/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  uart_receiver/FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.174     1.791    uart_receiver/FSM_onehot_state_reg_n_0_[3]
    SLICE_X58Y99         LUT4 (Prop_lut4_I3_O)        0.045     1.836 r  uart_receiver/FSM_onehot_nextstate_reg[3]_i_1/O
                         net (fo=1, routed)           0.171     2.008    uart_receiver/FSM_onehot_nextstate_reg[3]_i_1_n_0
    SLICE_X58Y99         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nextstate_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.541ns  (logic 0.186ns (34.360%)  route 0.355ns (65.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.593     1.476    clk_debug_OBUF_BUFG
    SLICE_X62Y95         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  state_reg[1]/Q
                         net (fo=11, routed)          0.236     1.853    uart_transmitter/image_start_reg[1]
    SLICE_X61Y95         LUT5 (Prop_lut5_I0_O)        0.045     1.898 r  uart_transmitter/nextstate_reg[2]_i_1/O
                         net (fo=1, routed)           0.120     2.018    nextstate__0[2]
    SLICE_X61Y95         LDCE                                         r  nextstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_receiver/bitcounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.552ns  (logic 0.186ns (33.698%)  route 0.366ns (66.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.593     1.476    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X59Y99         FDCE                                         r  uart_receiver/bitcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDCE (Prop_fdce_C_Q)         0.141     1.617 f  uart_receiver/bitcounter_reg[2]/Q
                         net (fo=4, routed)           0.154     1.771    uart_receiver/bitcounter[2]
    SLICE_X59Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.816 r  uart_receiver/FSM_onehot_nextstate_reg[5]_i_1/O
                         net (fo=1, routed)           0.212     2.028    uart_receiver/FSM_onehot_nextstate_reg[5]_i_1_n_0
    SLICE_X58Y96         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_receiver/uart_pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.574ns  (logic 0.186ns (32.385%)  route 0.388ns (67.615%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.593     1.476    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X61Y98         FDCE                                         r  uart_receiver/uart_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDCE (Prop_fdce_C_Q)         0.141     1.617 f  uart_receiver/uart_pulse_reg/Q
                         net (fo=10, routed)          0.276     1.893    uart_receiver/uart_pulse_reg_n_0
    SLICE_X58Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.938 r  uart_receiver/FSM_onehot_nextstate_reg[1]_i_1/O
                         net (fo=1, routed)           0.112     2.051    uart_receiver/FSM_onehot_nextstate_reg[1]_i_1_n_0
    SLICE_X58Y99         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_receiver/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.814ns  (logic 0.186ns (22.864%)  route 0.628ns (77.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.593     1.476    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X58Y98         FDCE                                         r  uart_receiver/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  uart_receiver/FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.294     1.912    uart_receiver/FSM_onehot_state_reg_n_0_[3]
    SLICE_X58Y99         LUT5 (Prop_lut5_I1_O)        0.045     1.957 r  uart_receiver/FSM_onehot_nextstate_reg[2]_i_1/O
                         net (fo=1, routed)           0.333     2.290    uart_receiver/FSM_onehot_nextstate_reg[2]_i_1_n_0
    SLICE_X58Y96         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_debug
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.824ns  (logic 1.444ns (51.116%)  route 1.381ns (48.884%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.749     1.633    clk_debug_OBUF_BUFG
    G2                   OBUF (Prop_obuf_I_O)         1.191     2.824 r  clk_debug_OBUF_inst/O
                         net (fo=0)                   0.000     2.824    clk_debug
    G2                                                                r  clk_debug (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           164 Endpoints
Min Delay           164 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RxData_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.429ns  (logic 1.580ns (29.106%)  route 3.849ns (70.894%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=108, routed)         3.120     4.577    reset_IBUF
    SLICE_X60Y95         LUT4 (Prop_lut4_I0_O)        0.124     4.701 r  RxData[7]_i_2/O
                         net (fo=4, routed)           0.729     5.429    RxData[7]_i_2_n_0
    SLICE_X59Y94         FDRE                                         r  RxData_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.508     4.849    clk_debug_OBUF_BUFG
    SLICE_X59Y94         FDRE                                         r  RxData_reg[7]_lopt_replica_2/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RxData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.281ns  (logic 1.606ns (30.417%)  route 3.674ns (69.583%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=108, routed)         3.120     4.577    reset_IBUF
    SLICE_X60Y95         LUT4 (Prop_lut4_I0_O)        0.150     4.727 r  RxData[3]_i_1/O
                         net (fo=4, routed)           0.554     5.281    RxData[3]_i_1_n_0
    SLICE_X58Y94         FDRE                                         r  RxData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.508     4.849    clk_debug_OBUF_BUFG
    SLICE_X58Y94         FDRE                                         r  RxData_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RxData_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.278ns  (logic 1.606ns (30.434%)  route 3.671ns (69.566%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=108, routed)         3.120     4.577    reset_IBUF
    SLICE_X60Y95         LUT4 (Prop_lut4_I0_O)        0.150     4.727 r  RxData[3]_i_1/O
                         net (fo=4, routed)           0.551     5.278    RxData[3]_i_1_n_0
    SLICE_X58Y94         FDRE                                         r  RxData_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.508     4.849    clk_debug_OBUF_BUFG
    SLICE_X58Y94         FDRE                                         r  RxData_reg[3]_lopt_replica_3/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RxData_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.275ns  (logic 1.606ns (30.451%)  route 3.668ns (69.549%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=108, routed)         3.120     4.577    reset_IBUF
    SLICE_X60Y95         LUT4 (Prop_lut4_I0_O)        0.150     4.727 r  RxData[3]_i_1/O
                         net (fo=4, routed)           0.548     5.275    RxData[3]_i_1_n_0
    SLICE_X58Y94         FDRE                                         r  RxData_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.508     4.849    clk_debug_OBUF_BUFG
    SLICE_X58Y94         FDRE                                         r  RxData_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RxData_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.240ns  (logic 1.580ns (30.157%)  route 3.660ns (69.843%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=108, routed)         3.120     4.577    reset_IBUF
    SLICE_X60Y95         LUT4 (Prop_lut4_I0_O)        0.124     4.701 r  RxData[7]_i_2/O
                         net (fo=4, routed)           0.539     5.240    RxData[7]_i_2_n_0
    SLICE_X59Y94         FDRE                                         r  RxData_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.508     4.849    clk_debug_OBUF_BUFG
    SLICE_X59Y94         FDRE                                         r  RxData_reg[7]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_transmitter/rightshiftreg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.152ns  (logic 1.580ns (30.671%)  route 3.572ns (69.329%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=108, routed)         3.003     4.459    uart_transmitter/reset_IBUF
    SLICE_X63Y97         LUT4 (Prop_lut4_I1_O)        0.124     4.583 r  uart_transmitter/rightshiftreg[9]_i_1/O
                         net (fo=10, routed)          0.569     5.152    uart_transmitter/rightshiftreg[9]_i_1_n_0
    SLICE_X63Y97         FDRE                                         r  uart_transmitter/rightshiftreg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.510     4.851    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X63Y97         FDRE                                         r  uart_transmitter/rightshiftreg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_transmitter/rightshiftreg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.152ns  (logic 1.580ns (30.671%)  route 3.572ns (69.329%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=108, routed)         3.003     4.459    uart_transmitter/reset_IBUF
    SLICE_X63Y97         LUT4 (Prop_lut4_I1_O)        0.124     4.583 r  uart_transmitter/rightshiftreg[9]_i_1/O
                         net (fo=10, routed)          0.569     5.152    uart_transmitter/rightshiftreg[9]_i_1_n_0
    SLICE_X63Y97         FDRE                                         r  uart_transmitter/rightshiftreg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.510     4.851    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X63Y97         FDRE                                         r  uart_transmitter/rightshiftreg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_transmitter/rightshiftreg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.152ns  (logic 1.580ns (30.671%)  route 3.572ns (69.329%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=108, routed)         3.003     4.459    uart_transmitter/reset_IBUF
    SLICE_X63Y97         LUT4 (Prop_lut4_I1_O)        0.124     4.583 r  uart_transmitter/rightshiftreg[9]_i_1/O
                         net (fo=10, routed)          0.569     5.152    uart_transmitter/rightshiftreg[9]_i_1_n_0
    SLICE_X63Y97         FDRE                                         r  uart_transmitter/rightshiftreg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.510     4.851    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X63Y97         FDRE                                         r  uart_transmitter/rightshiftreg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_transmitter/rightshiftreg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.152ns  (logic 1.580ns (30.671%)  route 3.572ns (69.329%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=108, routed)         3.003     4.459    uart_transmitter/reset_IBUF
    SLICE_X63Y97         LUT4 (Prop_lut4_I1_O)        0.124     4.583 r  uart_transmitter/rightshiftreg[9]_i_1/O
                         net (fo=10, routed)          0.569     5.152    uart_transmitter/rightshiftreg[9]_i_1_n_0
    SLICE_X63Y97         FDRE                                         r  uart_transmitter/rightshiftreg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.510     4.851    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X63Y97         FDRE                                         r  uart_transmitter/rightshiftreg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_transmitter/rightshiftreg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.152ns  (logic 1.580ns (30.671%)  route 3.572ns (69.329%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=108, routed)         3.003     4.459    uart_transmitter/reset_IBUF
    SLICE_X63Y97         LUT4 (Prop_lut4_I1_O)        0.124     4.583 r  uart_transmitter/rightshiftreg[9]_i_1/O
                         net (fo=10, routed)          0.569     5.152    uart_transmitter/rightshiftreg[9]_i_1_n_0
    SLICE_X63Y97         FDRE                                         r  uart_transmitter/rightshiftreg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         1.510     4.851    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X63Y97         FDRE                                         r  uart_transmitter/rightshiftreg_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nextstate_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.220ns (65.332%)  route 0.117ns (34.668%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         LDCE                         0.000     0.000 r  nextstate_reg[0]/G
    SLICE_X61Y95         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  nextstate_reg[0]/Q
                         net (fo=1, routed)           0.117     0.337    nextstate[0]
    SLICE_X62Y95         FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.863     1.991    clk_debug_OBUF_BUFG
    SLICE_X62Y95         FDRE                                         r  state_reg[0]/C

Slack:                    inf
  Source:                 nextstate_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.220ns (65.332%)  route 0.117ns (34.668%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         LDCE                         0.000     0.000 r  nextstate_reg[1]/G
    SLICE_X61Y95         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  nextstate_reg[1]/Q
                         net (fo=1, routed)           0.117     0.337    nextstate[1]
    SLICE_X62Y95         FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.863     1.991    clk_debug_OBUF_BUFG
    SLICE_X62Y95         FDRE                                         r  state_reg[1]/C

Slack:                    inf
  Source:                 nextstate_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.220ns (64.766%)  route 0.120ns (35.234%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         LDCE                         0.000     0.000 r  nextstate_reg[2]/G
    SLICE_X61Y95         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  nextstate_reg[2]/Q
                         net (fo=1, routed)           0.120     0.340    nextstate[2]
    SLICE_X62Y95         FDRE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.863     1.991    clk_debug_OBUF_BUFG
    SLICE_X62Y95         FDRE                                         r  state_reg[2]/C

Slack:                    inf
  Source:                 uart_receiver/FSM_onehot_nextstate_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            uart_receiver/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.158ns (43.840%)  route 0.202ns (56.160%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         LDCE                         0.000     0.000 r  uart_receiver/FSM_onehot_nextstate_reg[5]/G
    SLICE_X58Y96         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_receiver/FSM_onehot_nextstate_reg[5]/Q
                         net (fo=1, routed)           0.202     0.360    uart_receiver/FSM_onehot_nextstate_reg_n_0_[5]
    SLICE_X58Y97         FDCE                                         r  uart_receiver/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.863     1.990    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X58Y97         FDCE                                         r  uart_receiver/FSM_onehot_state_reg[5]/C

Slack:                    inf
  Source:                 uart_receiver/FSM_onehot_nextstate_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            uart_receiver/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.158ns (41.075%)  route 0.227ns (58.925%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         LDCE                         0.000     0.000 r  uart_receiver/FSM_onehot_nextstate_reg[0]/G
    SLICE_X58Y99         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_receiver/FSM_onehot_nextstate_reg[0]/Q
                         net (fo=1, routed)           0.227     0.385    uart_receiver/FSM_onehot_nextstate_reg_n_0_[0]
    SLICE_X58Y98         FDCE                                         r  uart_receiver/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.863     1.990    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X58Y98         FDCE                                         r  uart_receiver/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 uart_receiver/FSM_onehot_nextstate_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            uart_receiver/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.158ns (40.667%)  route 0.231ns (59.333%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         LDCE                         0.000     0.000 r  uart_receiver/FSM_onehot_nextstate_reg[1]/G
    SLICE_X58Y99         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_receiver/FSM_onehot_nextstate_reg[1]/Q
                         net (fo=4, routed)           0.231     0.389    uart_receiver/oversample_counter
    SLICE_X58Y97         FDCE                                         r  uart_receiver/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.863     1.990    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X58Y97         FDCE                                         r  uart_receiver/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 uart_receiver/FSM_onehot_nextstate_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            uart_receiver/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.158ns (38.539%)  route 0.252ns (61.461%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         LDCE                         0.000     0.000 r  uart_receiver/FSM_onehot_nextstate_reg[4]/G
    SLICE_X58Y99         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_receiver/FSM_onehot_nextstate_reg[4]/Q
                         net (fo=1, routed)           0.252     0.410    uart_receiver/FSM_onehot_nextstate_reg_n_0_[4]
    SLICE_X58Y98         FDCE                                         r  uart_receiver/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.863     1.990    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X58Y98         FDCE                                         r  uart_receiver/FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 uart_receiver/FSM_onehot_nextstate_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            uart_receiver/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.438ns  (logic 0.158ns (36.071%)  route 0.280ns (63.929%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         LDCE                         0.000     0.000 r  uart_receiver/FSM_onehot_nextstate_reg[3]/G
    SLICE_X58Y99         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_receiver/FSM_onehot_nextstate_reg[3]/Q
                         net (fo=1, routed)           0.280     0.438    uart_receiver/FSM_onehot_nextstate_reg_n_0_[3]
    SLICE_X58Y98         FDCE                                         r  uart_receiver/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.863     1.990    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X58Y98         FDCE                                         r  uart_receiver/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 uart_receiver/FSM_onehot_nextstate_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            uart_receiver/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.439ns  (logic 0.158ns (36.016%)  route 0.281ns (63.984%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         LDCE                         0.000     0.000 r  uart_receiver/FSM_onehot_nextstate_reg[2]/G
    SLICE_X58Y96         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_receiver/FSM_onehot_nextstate_reg[2]/Q
                         net (fo=1, routed)           0.281     0.439    uart_receiver/FSM_onehot_nextstate_reg_n_0_[2]
    SLICE_X58Y97         FDPE                                         r  uart_receiver/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.863     1.990    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X58Y97         FDPE                                         r  uart_receiver/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 uart_receiver/FSM_onehot_nextstate_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            uart_receiver/uart_pulse_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.478ns  (logic 0.203ns (42.433%)  route 0.275ns (57.567%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         LDCE                         0.000     0.000 r  uart_receiver/FSM_onehot_nextstate_reg[1]/G
    SLICE_X58Y99         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  uart_receiver/FSM_onehot_nextstate_reg[1]/Q
                         net (fo=4, routed)           0.275     0.433    uart_receiver/oversample_counter
    SLICE_X61Y98         LUT6 (Prop_lut6_I4_O)        0.045     0.478 r  uart_receiver/uart_pulse_i_1/O
                         net (fo=1, routed)           0.000     0.478    uart_receiver/uart_pulse_i_1_n_0
    SLICE_X61Y98         FDCE                                         r  uart_receiver/uart_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=116, routed)         0.863     1.990    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X61Y98         FDCE                                         r  uart_receiver/uart_pulse_reg/C





