Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed May 21 00:01:16 2025
| Host         : YanX running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                  Violations  
---------  --------  -------------------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch                            17          
ULMTCS-1   Warning   Control Sets use limits recommend reduction  1           
LATCH-1    Advisory  Existing latches in the design               1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3876)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (17)
5. checking no_input_delay (1)
6. checking no_output_delay (69)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3876)
---------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[10]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[11]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[12]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[13]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[14]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[15]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[16]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[17]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[18]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[19]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[20]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[21]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[22]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[23]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[24]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[25]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[26]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[27]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[28]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[29]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[30]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[31]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_RD_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_RD_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_RD_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_RD_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_RD_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/EX_MEM_REG_WRITE_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_ALU_OP_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_ALU_OP_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_ALU_OP_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_ALU_OP_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_ALU_OP_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_ALU_SRC_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_IMM_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_IMM_reg[10]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_IMM_reg[11]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_IMM_reg[12]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_IMM_reg[13]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_IMM_reg[14]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_IMM_reg[15]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_IMM_reg[16]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_IMM_reg[17]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_IMM_reg[18]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_IMM_reg[19]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_IMM_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_IMM_reg[20]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_IMM_reg[21]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_IMM_reg[22]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_IMM_reg[23]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_IMM_reg[24]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_IMM_reg[25]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_IMM_reg[26]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_IMM_reg[27]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_IMM_reg[28]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_IMM_reg[29]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_IMM_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_IMM_reg[30]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_IMM_reg[31]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_IMM_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_IMM_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_IMM_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_IMM_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_IMM_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_IMM_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_IMM_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS1_ADDR_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS1_ADDR_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS1_ADDR_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS1_ADDR_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS1_ADDR_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS1_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS1_reg[10]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS1_reg[11]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS1_reg[12]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS1_reg[13]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS1_reg[14]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS1_reg[15]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS1_reg[16]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS1_reg[17]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS1_reg[18]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS1_reg[19]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS1_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS1_reg[20]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS1_reg[21]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS1_reg[22]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS1_reg[23]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS1_reg[24]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS1_reg[25]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS1_reg[26]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS1_reg[27]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS1_reg[28]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS1_reg[29]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS1_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS1_reg[30]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS1_reg[31]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS1_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS1_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS1_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS1_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS1_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS1_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS1_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS2_ADDR_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS2_ADDR_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS2_ADDR_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS2_ADDR_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS2_ADDR_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS2_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS2_reg[10]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS2_reg[11]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS2_reg[12]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS2_reg[13]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS2_reg[14]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS2_reg[15]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS2_reg[16]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS2_reg[17]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS2_reg[18]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS2_reg[19]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS2_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS2_reg[20]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS2_reg[21]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS2_reg[22]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS2_reg[23]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS2_reg[24]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS2_reg[25]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS2_reg[26]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS2_reg[27]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS2_reg[28]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS2_reg[29]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS2_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS2_reg[30]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS2_reg[31]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS2_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS2_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS2_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS2_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS2_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS2_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/ID_EX_RS2_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/IF_ID_INSTR_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/IF_ID_INSTR_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/IF_ID_INSTR_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/IF_ID_INSTR_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/IF_ID_INSTR_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/IF_ID_INSTR_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/IF_ID_INSTR_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_ALU_RESULT_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_ALU_RESULT_reg[10]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_ALU_RESULT_reg[11]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_ALU_RESULT_reg[12]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_ALU_RESULT_reg[13]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_ALU_RESULT_reg[14]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_ALU_RESULT_reg[15]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_ALU_RESULT_reg[16]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_ALU_RESULT_reg[17]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_ALU_RESULT_reg[18]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_ALU_RESULT_reg[19]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_ALU_RESULT_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_ALU_RESULT_reg[20]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_ALU_RESULT_reg[21]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_ALU_RESULT_reg[22]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_ALU_RESULT_reg[23]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_ALU_RESULT_reg[24]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_ALU_RESULT_reg[25]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_ALU_RESULT_reg[26]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_ALU_RESULT_reg[27]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_ALU_RESULT_reg[28]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_ALU_RESULT_reg[29]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_ALU_RESULT_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_ALU_RESULT_reg[30]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_ALU_RESULT_reg[31]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_ALU_RESULT_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_ALU_RESULT_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_ALU_RESULT_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_ALU_RESULT_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_ALU_RESULT_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_ALU_RESULT_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_ALU_RESULT_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[10]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[11]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[12]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[13]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[14]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[15]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[16]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[17]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[18]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[19]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[20]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[21]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[22]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[23]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[24]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[25]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[26]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[27]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[28]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[29]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[30]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[31]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_MEM_TO_REG_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_RD_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_RD_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_RD_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_RD_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_RD_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/MEM_WB_REG_WRITE_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (17)
-------------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (69)
--------------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.996        0.000                      0               331108        0.096        0.000                      0               331108        1.100        0.000                       0                 34618  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
i_sys_clk_p     {0.000 2.500}        5.000           200.000         
  clk_out1_pll  {0.000 10.000}       20.000          50.000          
  clk_out2_pll  {0.000 10.000}       20.000          50.000          
  clkfbout_pll  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_sys_clk_p                                                                                                                                                       1.100        0.000                       0                     1  
  clk_out1_pll       16.205        0.000                      0                  558        0.096        0.000                      0                  558        9.600        0.000                       0                   355  
  clk_out2_pll        3.996        0.000                      0               330488        0.096        0.000                      0               330488        9.232        0.000                       0                 34259  
  clkfbout_pll                                                                                                                                                   18.591        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_pll  clk_out1_pll       13.895        0.000                      0                   63        0.125        0.000                      0                   63  
clk_out1_pll  clk_out2_pll       11.508        0.000                      0                  127        0.151        0.000                      0                  127  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_out1_pll                
(none)        clk_out2_pll                
(none)        clkfbout_pll                
(none)                      clk_out1_pll  
(none)                      clk_out2_pll  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_sys_clk_p
  To Clock:  i_sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_sys_clk_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll
  To Clock:  clk_out1_pll

Setup :            0  Failing Endpoints,  Worst Slack       16.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.205ns  (required time - arrival time)
  Source:                 uart_inst/rx_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.696ns  (logic 0.352ns (9.524%)  route 3.344ns (90.476%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 17.909 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.431    -2.402    uart_inst/clk_out1
    SLICE_X28Y269        FDCE                                         r  uart_inst/rx_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y269        FDCE (Prop_fdce_C_Q)         0.223    -2.179 f  uart_inst/rx_ready_reg/Q
                         net (fo=7, routed)           1.052    -1.127    uart_inst/rx_ready
    SLICE_X15Y264        LUT6 (Prop_lut6_I5_O)        0.043    -1.084 r  uart_inst/sw[62]_i_3/O
                         net (fo=4, routed)           0.645    -0.439    uart_inst/sw[62]_i_3_n_0
    SLICE_X15Y268        LUT2 (Prop_lut2_I0_O)        0.043    -0.396 r  uart_inst/sw[62]_i_2/O
                         net (fo=32, routed)          1.647     1.250    uart_inst/sw[62]_i_2_n_0
    SLICE_X13Y257        LUT6 (Prop_lut6_I2_O)        0.043     1.293 r  uart_inst/sw[53]_i_1/O
                         net (fo=1, routed)           0.000     1.293    twin_controller_inst/sw_reg[53]_0
    SLICE_X13Y257        FDCE                                         r  twin_controller_inst/sw_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.280    17.909    twin_controller_inst/CLK
    SLICE_X13Y257        FDCE                                         r  twin_controller_inst/sw_reg[53]/C
                         clock pessimism             -0.340    17.570    
                         clock uncertainty           -0.105    17.464    
    SLICE_X13Y257        FDCE (Setup_fdce_C_D)        0.034    17.498    twin_controller_inst/sw_reg[53]
  -------------------------------------------------------------------
                         required time                         17.498    
                         arrival time                          -1.293    
  -------------------------------------------------------------------
                         slack                                 16.205    

Slack (MET) :             16.293ns  (required time - arrival time)
  Source:                 uart_inst/rx_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.352ns (9.759%)  route 3.255ns (90.241%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 17.909 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.431    -2.402    uart_inst/clk_out1
    SLICE_X28Y269        FDCE                                         r  uart_inst/rx_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y269        FDCE (Prop_fdce_C_Q)         0.223    -2.179 f  uart_inst/rx_ready_reg/Q
                         net (fo=7, routed)           1.052    -1.127    uart_inst/rx_ready
    SLICE_X15Y264        LUT6 (Prop_lut6_I5_O)        0.043    -1.084 r  uart_inst/sw[62]_i_3/O
                         net (fo=4, routed)           0.645    -0.439    uart_inst/sw[62]_i_3_n_0
    SLICE_X15Y268        LUT2 (Prop_lut2_I0_O)        0.043    -0.396 r  uart_inst/sw[62]_i_2/O
                         net (fo=32, routed)          1.558     1.161    uart_inst/sw[62]_i_2_n_0
    SLICE_X13Y257        LUT6 (Prop_lut6_I2_O)        0.043     1.204 r  uart_inst/sw[30]_i_1/O
                         net (fo=1, routed)           0.000     1.204    twin_controller_inst/sw_reg[30]_0
    SLICE_X13Y257        FDCE                                         r  twin_controller_inst/sw_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.280    17.909    twin_controller_inst/CLK
    SLICE_X13Y257        FDCE                                         r  twin_controller_inst/sw_reg[30]/C
                         clock pessimism             -0.340    17.570    
                         clock uncertainty           -0.105    17.464    
    SLICE_X13Y257        FDCE (Setup_fdce_C_D)        0.033    17.497    twin_controller_inst/sw_reg[30]
  -------------------------------------------------------------------
                         required time                         17.497    
                         arrival time                          -1.204    
  -------------------------------------------------------------------
                         slack                                 16.293    

Slack (MET) :             16.412ns  (required time - arrival time)
  Source:                 uart_inst/rx_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.352ns (10.090%)  route 3.137ns (89.910%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 17.909 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.431    -2.402    uart_inst/clk_out1
    SLICE_X28Y269        FDCE                                         r  uart_inst/rx_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y269        FDCE (Prop_fdce_C_Q)         0.223    -2.179 f  uart_inst/rx_ready_reg/Q
                         net (fo=7, routed)           1.052    -1.127    uart_inst/rx_ready
    SLICE_X15Y264        LUT6 (Prop_lut6_I5_O)        0.043    -1.084 r  uart_inst/sw[62]_i_3/O
                         net (fo=4, routed)           0.645    -0.439    uart_inst/sw[62]_i_3_n_0
    SLICE_X15Y268        LUT2 (Prop_lut2_I0_O)        0.043    -0.396 r  uart_inst/sw[62]_i_2/O
                         net (fo=32, routed)          1.440     1.043    uart_inst/sw[62]_i_2_n_0
    SLICE_X13Y257        LUT6 (Prop_lut6_I2_O)        0.043     1.086 r  uart_inst/sw[27]_i_1/O
                         net (fo=1, routed)           0.000     1.086    twin_controller_inst/sw_reg[27]_0
    SLICE_X13Y257        FDCE                                         r  twin_controller_inst/sw_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.280    17.909    twin_controller_inst/CLK
    SLICE_X13Y257        FDCE                                         r  twin_controller_inst/sw_reg[27]/C
                         clock pessimism             -0.340    17.570    
                         clock uncertainty           -0.105    17.464    
    SLICE_X13Y257        FDCE (Setup_fdce_C_D)        0.034    17.498    twin_controller_inst/sw_reg[27]
  -------------------------------------------------------------------
                         required time                         17.498    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                 16.412    

Slack (MET) :             16.430ns  (required time - arrival time)
  Source:                 uart_inst/rx_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.352ns (10.048%)  route 3.151ns (89.952%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 17.909 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.431    -2.402    uart_inst/clk_out1
    SLICE_X28Y269        FDCE                                         r  uart_inst/rx_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y269        FDCE (Prop_fdce_C_Q)         0.223    -2.179 f  uart_inst/rx_ready_reg/Q
                         net (fo=7, routed)           1.052    -1.127    uart_inst/rx_ready
    SLICE_X15Y264        LUT6 (Prop_lut6_I5_O)        0.043    -1.084 r  uart_inst/sw[62]_i_3/O
                         net (fo=4, routed)           0.645    -0.439    uart_inst/sw[62]_i_3_n_0
    SLICE_X15Y268        LUT2 (Prop_lut2_I0_O)        0.043    -0.396 r  uart_inst/sw[62]_i_2/O
                         net (fo=32, routed)          1.454     1.058    uart_inst/sw[62]_i_2_n_0
    SLICE_X10Y256        LUT6 (Prop_lut6_I2_O)        0.043     1.101 r  uart_inst/sw[22]_i_1/O
                         net (fo=1, routed)           0.000     1.101    twin_controller_inst/sw_reg[22]_0
    SLICE_X10Y256        FDCE                                         r  twin_controller_inst/sw_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.280    17.909    twin_controller_inst/CLK
    SLICE_X10Y256        FDCE                                         r  twin_controller_inst/sw_reg[22]/C
                         clock pessimism             -0.340    17.570    
                         clock uncertainty           -0.105    17.464    
    SLICE_X10Y256        FDCE (Setup_fdce_C_D)        0.066    17.530    twin_controller_inst/sw_reg[22]
  -------------------------------------------------------------------
                         required time                         17.530    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                 16.430    

Slack (MET) :             16.493ns  (required time - arrival time)
  Source:                 uart_inst/rx_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 0.352ns (10.338%)  route 3.053ns (89.662%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 17.907 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.431    -2.402    uart_inst/clk_out1
    SLICE_X28Y269        FDCE                                         r  uart_inst/rx_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y269        FDCE (Prop_fdce_C_Q)         0.223    -2.179 f  uart_inst/rx_ready_reg/Q
                         net (fo=7, routed)           1.052    -1.127    uart_inst/rx_ready
    SLICE_X15Y264        LUT6 (Prop_lut6_I5_O)        0.043    -1.084 r  uart_inst/sw[62]_i_3/O
                         net (fo=4, routed)           0.645    -0.439    uart_inst/sw[62]_i_3_n_0
    SLICE_X15Y268        LUT2 (Prop_lut2_I0_O)        0.043    -0.396 r  uart_inst/sw[62]_i_2/O
                         net (fo=32, routed)          1.356     0.959    uart_inst/sw[62]_i_2_n_0
    SLICE_X17Y258        LUT6 (Prop_lut6_I2_O)        0.043     1.002 r  uart_inst/sw[19]_i_1/O
                         net (fo=1, routed)           0.000     1.002    twin_controller_inst/sw_reg[19]_0
    SLICE_X17Y258        FDCE                                         r  twin_controller_inst/sw_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.278    17.907    twin_controller_inst/CLK
    SLICE_X17Y258        FDCE                                         r  twin_controller_inst/sw_reg[19]/C
                         clock pessimism             -0.340    17.568    
                         clock uncertainty           -0.105    17.462    
    SLICE_X17Y258        FDCE (Setup_fdce_C_D)        0.033    17.495    twin_controller_inst/sw_reg[19]
  -------------------------------------------------------------------
                         required time                         17.495    
                         arrival time                          -1.002    
  -------------------------------------------------------------------
                         slack                                 16.493    

Slack (MET) :             16.507ns  (required time - arrival time)
  Source:                 uart_inst/rx_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.352ns (10.373%)  route 3.042ns (89.627%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 17.909 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.431    -2.402    uart_inst/clk_out1
    SLICE_X28Y269        FDCE                                         r  uart_inst/rx_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y269        FDCE (Prop_fdce_C_Q)         0.223    -2.179 f  uart_inst/rx_ready_reg/Q
                         net (fo=7, routed)           1.052    -1.127    uart_inst/rx_ready
    SLICE_X15Y264        LUT6 (Prop_lut6_I5_O)        0.043    -1.084 r  uart_inst/sw[62]_i_3/O
                         net (fo=4, routed)           0.645    -0.439    uart_inst/sw[62]_i_3_n_0
    SLICE_X15Y268        LUT2 (Prop_lut2_I0_O)        0.043    -0.396 r  uart_inst/sw[62]_i_2/O
                         net (fo=32, routed)          1.344     0.948    uart_inst/sw[62]_i_2_n_0
    SLICE_X13Y256        LUT6 (Prop_lut6_I2_O)        0.043     0.991 r  uart_inst/sw[21]_i_1/O
                         net (fo=1, routed)           0.000     0.991    twin_controller_inst/sw_reg[21]_0
    SLICE_X13Y256        FDCE                                         r  twin_controller_inst/sw_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.280    17.909    twin_controller_inst/CLK
    SLICE_X13Y256        FDCE                                         r  twin_controller_inst/sw_reg[21]/C
                         clock pessimism             -0.340    17.570    
                         clock uncertainty           -0.105    17.464    
    SLICE_X13Y256        FDCE (Setup_fdce_C_D)        0.034    17.498    twin_controller_inst/sw_reg[21]
  -------------------------------------------------------------------
                         required time                         17.498    
                         arrival time                          -0.991    
  -------------------------------------------------------------------
                         slack                                 16.507    

Slack (MET) :             16.534ns  (required time - arrival time)
  Source:                 uart_inst/rx_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.352ns (10.464%)  route 3.012ns (89.536%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 17.906 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.431    -2.402    uart_inst/clk_out1
    SLICE_X28Y269        FDCE                                         r  uart_inst/rx_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y269        FDCE (Prop_fdce_C_Q)         0.223    -2.179 f  uart_inst/rx_ready_reg/Q
                         net (fo=7, routed)           1.052    -1.127    uart_inst/rx_ready
    SLICE_X15Y264        LUT6 (Prop_lut6_I5_O)        0.043    -1.084 r  uart_inst/sw[62]_i_3/O
                         net (fo=4, routed)           0.645    -0.439    uart_inst/sw[62]_i_3_n_0
    SLICE_X15Y268        LUT2 (Prop_lut2_I0_O)        0.043    -0.396 r  uart_inst/sw[62]_i_2/O
                         net (fo=32, routed)          1.315     0.919    uart_inst/sw[62]_i_2_n_0
    SLICE_X15Y262        LUT6 (Prop_lut6_I2_O)        0.043     0.962 r  uart_inst/sw[59]_i_1/O
                         net (fo=1, routed)           0.000     0.962    twin_controller_inst/sw_reg[59]_0
    SLICE_X15Y262        FDCE                                         r  twin_controller_inst/sw_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.277    17.906    twin_controller_inst/CLK
    SLICE_X15Y262        FDCE                                         r  twin_controller_inst/sw_reg[59]/C
                         clock pessimism             -0.340    17.567    
                         clock uncertainty           -0.105    17.461    
    SLICE_X15Y262        FDCE (Setup_fdce_C_D)        0.034    17.495    twin_controller_inst/sw_reg[59]
  -------------------------------------------------------------------
                         required time                         17.495    
                         arrival time                          -0.962    
  -------------------------------------------------------------------
                         slack                                 16.534    

Slack (MET) :             16.539ns  (required time - arrival time)
  Source:                 uart_inst/rx_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.352ns (10.477%)  route 3.008ns (89.523%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 17.907 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.431    -2.402    uart_inst/clk_out1
    SLICE_X28Y269        FDCE                                         r  uart_inst/rx_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y269        FDCE (Prop_fdce_C_Q)         0.223    -2.179 f  uart_inst/rx_ready_reg/Q
                         net (fo=7, routed)           1.052    -1.127    uart_inst/rx_ready
    SLICE_X15Y264        LUT6 (Prop_lut6_I5_O)        0.043    -1.084 r  uart_inst/sw[62]_i_3/O
                         net (fo=4, routed)           0.645    -0.439    uart_inst/sw[62]_i_3_n_0
    SLICE_X15Y268        LUT2 (Prop_lut2_I0_O)        0.043    -0.396 r  uart_inst/sw[62]_i_2/O
                         net (fo=32, routed)          1.311     0.914    uart_inst/sw[62]_i_2_n_0
    SLICE_X17Y258        LUT6 (Prop_lut6_I2_O)        0.043     0.957 r  uart_inst/sw[51]_i_1/O
                         net (fo=1, routed)           0.000     0.957    twin_controller_inst/sw_reg[51]_0
    SLICE_X17Y258        FDCE                                         r  twin_controller_inst/sw_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.278    17.907    twin_controller_inst/CLK
    SLICE_X17Y258        FDCE                                         r  twin_controller_inst/sw_reg[51]/C
                         clock pessimism             -0.340    17.568    
                         clock uncertainty           -0.105    17.462    
    SLICE_X17Y258        FDCE (Setup_fdce_C_D)        0.034    17.496    twin_controller_inst/sw_reg[51]
  -------------------------------------------------------------------
                         required time                         17.496    
                         arrival time                          -0.957    
  -------------------------------------------------------------------
                         slack                                 16.539    

Slack (MET) :             16.544ns  (required time - arrival time)
  Source:                 uart_inst/rx_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.352ns (10.489%)  route 3.004ns (89.511%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 17.909 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.431    -2.402    uart_inst/clk_out1
    SLICE_X28Y269        FDCE                                         r  uart_inst/rx_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y269        FDCE (Prop_fdce_C_Q)         0.223    -2.179 f  uart_inst/rx_ready_reg/Q
                         net (fo=7, routed)           1.052    -1.127    uart_inst/rx_ready
    SLICE_X15Y264        LUT6 (Prop_lut6_I5_O)        0.043    -1.084 r  uart_inst/sw[62]_i_3/O
                         net (fo=4, routed)           0.645    -0.439    uart_inst/sw[62]_i_3_n_0
    SLICE_X15Y268        LUT2 (Prop_lut2_I0_O)        0.043    -0.396 r  uart_inst/sw[62]_i_2/O
                         net (fo=32, routed)          1.307     0.910    uart_inst/sw[62]_i_2_n_0
    SLICE_X9Y257         LUT6 (Prop_lut6_I2_O)        0.043     0.953 r  uart_inst/sw[52]_i_1/O
                         net (fo=1, routed)           0.000     0.953    twin_controller_inst/sw_reg[52]_0
    SLICE_X9Y257         FDCE                                         r  twin_controller_inst/sw_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.280    17.909    twin_controller_inst/CLK
    SLICE_X9Y257         FDCE                                         r  twin_controller_inst/sw_reg[52]/C
                         clock pessimism             -0.340    17.570    
                         clock uncertainty           -0.105    17.464    
    SLICE_X9Y257         FDCE (Setup_fdce_C_D)        0.033    17.497    twin_controller_inst/sw_reg[52]
  -------------------------------------------------------------------
                         required time                         17.497    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                 16.544    

Slack (MET) :             16.544ns  (required time - arrival time)
  Source:                 uart_inst/rx_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.352ns (10.493%)  route 3.003ns (89.507%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 17.907 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.431    -2.402    uart_inst/clk_out1
    SLICE_X28Y269        FDCE                                         r  uart_inst/rx_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y269        FDCE (Prop_fdce_C_Q)         0.223    -2.179 f  uart_inst/rx_ready_reg/Q
                         net (fo=7, routed)           1.052    -1.127    uart_inst/rx_ready
    SLICE_X15Y264        LUT6 (Prop_lut6_I5_O)        0.043    -1.084 r  uart_inst/sw[62]_i_3/O
                         net (fo=4, routed)           0.645    -0.439    uart_inst/sw[62]_i_3_n_0
    SLICE_X15Y268        LUT2 (Prop_lut2_I0_O)        0.043    -0.396 r  uart_inst/sw[62]_i_2/O
                         net (fo=32, routed)          1.306     0.909    uart_inst/sw[62]_i_2_n_0
    SLICE_X17Y258        LUT6 (Prop_lut6_I2_O)        0.043     0.952 r  uart_inst/sw[43]_i_1/O
                         net (fo=1, routed)           0.000     0.952    twin_controller_inst/sw_reg[43]_0
    SLICE_X17Y258        FDCE                                         r  twin_controller_inst/sw_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.278    17.907    twin_controller_inst/CLK
    SLICE_X17Y258        FDCE                                         r  twin_controller_inst/sw_reg[43]/C
                         clock pessimism             -0.340    17.568    
                         clock uncertainty           -0.105    17.462    
    SLICE_X17Y258        FDCE (Setup_fdce_C_D)        0.034    17.496    twin_controller_inst/sw_reg[43]
  -------------------------------------------------------------------
                         required time                         17.496    
                         arrival time                          -0.952    
  -------------------------------------------------------------------
                         slack                                 16.544    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.303ns (65.358%)  route 0.161ns (34.642%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.573    -0.460    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X26Y247        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y247        FDRE (Prop_fdre_C_Q)         0.100    -0.360 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/Q
                         net (fo=2, routed)           0.160    -0.200    student_top_inst/bridge_inst/counter_inst/cnt_rdata[3]
    SLICE_X26Y247        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112    -0.088 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.088    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]_i_2_n_0
    SLICE_X26Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.063 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.063    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]_i_1_n_0
    SLICE_X26Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.038 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.037    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[8]_i_1_n_0
    SLICE_X26Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     0.004 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.004    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[12]_i_1_n_7
    SLICE_X26Y250        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.878    -0.565    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X26Y250        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[12]/C
                         clock pessimism              0.403    -0.163    
    SLICE_X26Y250        FDRE (Hold_fdre_C_D)         0.071    -0.092    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[12]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.314ns (66.161%)  route 0.161ns (33.839%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.573    -0.460    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X26Y247        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y247        FDRE (Prop_fdre_C_Q)         0.100    -0.360 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/Q
                         net (fo=2, routed)           0.160    -0.200    student_top_inst/bridge_inst/counter_inst/cnt_rdata[3]
    SLICE_X26Y247        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112    -0.088 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.088    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]_i_2_n_0
    SLICE_X26Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.063 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.063    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]_i_1_n_0
    SLICE_X26Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.038 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.037    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[8]_i_1_n_0
    SLICE_X26Y250        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     0.015 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.015    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[12]_i_1_n_5
    SLICE_X26Y250        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.878    -0.565    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X26Y250        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[14]/C
                         clock pessimism              0.403    -0.163    
    SLICE_X26Y250        FDRE (Hold_fdre_C_D)         0.071    -0.092    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[14]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.322ns (66.721%)  route 0.161ns (33.279%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.573    -0.460    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X26Y247        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y247        FDRE (Prop_fdre_C_Q)         0.100    -0.360 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/Q
                         net (fo=2, routed)           0.160    -0.200    student_top_inst/bridge_inst/counter_inst/cnt_rdata[3]
    SLICE_X26Y247        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112    -0.088 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.088    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]_i_2_n_0
    SLICE_X26Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.063 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.063    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]_i_1_n_0
    SLICE_X26Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.038 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.037    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[8]_i_1_n_0
    SLICE_X26Y250        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     0.023 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.023    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[12]_i_1_n_6
    SLICE_X26Y250        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.878    -0.565    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X26Y250        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[13]/C
                         clock pessimism              0.403    -0.163    
    SLICE_X26Y250        FDRE (Hold_fdre_C_D)         0.071    -0.092    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[13]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.327ns (67.063%)  route 0.161ns (32.937%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.573    -0.460    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X26Y247        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y247        FDRE (Prop_fdre_C_Q)         0.100    -0.360 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/Q
                         net (fo=2, routed)           0.160    -0.200    student_top_inst/bridge_inst/counter_inst/cnt_rdata[3]
    SLICE_X26Y247        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112    -0.088 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.088    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]_i_2_n_0
    SLICE_X26Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.063 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.063    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]_i_1_n_0
    SLICE_X26Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.038 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.037    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[8]_i_1_n_0
    SLICE_X26Y250        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     0.028 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.028    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[12]_i_1_n_4
    SLICE_X26Y250        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.878    -0.565    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X26Y250        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[15]/C
                         clock pessimism              0.403    -0.163    
    SLICE_X26Y250        FDRE (Hold_fdre_C_D)         0.071    -0.092    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[15]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.328ns (67.130%)  route 0.161ns (32.870%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.573    -0.460    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X26Y247        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y247        FDRE (Prop_fdre_C_Q)         0.100    -0.360 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/Q
                         net (fo=2, routed)           0.160    -0.200    student_top_inst/bridge_inst/counter_inst/cnt_rdata[3]
    SLICE_X26Y247        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112    -0.088 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.088    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]_i_2_n_0
    SLICE_X26Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.063 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.063    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]_i_1_n_0
    SLICE_X26Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.038 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.037    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[8]_i_1_n_0
    SLICE_X26Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.012 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.012    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[12]_i_1_n_0
    SLICE_X26Y251        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     0.029 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.029    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[16]_i_1_n_7
    SLICE_X26Y251        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.878    -0.565    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X26Y251        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[16]/C
                         clock pessimism              0.403    -0.163    
    SLICE_X26Y251        FDRE (Hold_fdre_C_D)         0.071    -0.092    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[16]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.339ns (67.854%)  route 0.161ns (32.146%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.573    -0.460    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X26Y247        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y247        FDRE (Prop_fdre_C_Q)         0.100    -0.360 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/Q
                         net (fo=2, routed)           0.160    -0.200    student_top_inst/bridge_inst/counter_inst/cnt_rdata[3]
    SLICE_X26Y247        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112    -0.088 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.088    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]_i_2_n_0
    SLICE_X26Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.063 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.063    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]_i_1_n_0
    SLICE_X26Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.038 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.037    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[8]_i_1_n_0
    SLICE_X26Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.012 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.012    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[12]_i_1_n_0
    SLICE_X26Y251        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     0.040 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.040    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[16]_i_1_n_5
    SLICE_X26Y251        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.878    -0.565    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X26Y251        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[18]/C
                         clock pessimism              0.403    -0.163    
    SLICE_X26Y251        FDRE (Hold_fdre_C_D)         0.071    -0.092    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[18]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.347ns (68.360%)  route 0.161ns (31.640%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.573    -0.460    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X26Y247        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y247        FDRE (Prop_fdre_C_Q)         0.100    -0.360 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/Q
                         net (fo=2, routed)           0.160    -0.200    student_top_inst/bridge_inst/counter_inst/cnt_rdata[3]
    SLICE_X26Y247        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112    -0.088 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.088    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]_i_2_n_0
    SLICE_X26Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.063 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.063    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]_i_1_n_0
    SLICE_X26Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.038 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.037    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[8]_i_1_n_0
    SLICE_X26Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.012 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.012    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[12]_i_1_n_0
    SLICE_X26Y251        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     0.048 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.048    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[16]_i_1_n_6
    SLICE_X26Y251        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.878    -0.565    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X26Y251        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[17]/C
                         clock pessimism              0.403    -0.163    
    SLICE_X26Y251        FDRE (Hold_fdre_C_D)         0.071    -0.092    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[17]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[8][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.100ns (45.384%)  route 0.120ns (54.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    -0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.656    -0.377    twin_controller_inst/CLK
    SLICE_X17Y258        FDCE                                         r  twin_controller_inst/sw_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y258        FDCE (Prop_fdce_C_Q)         0.100    -0.277 r  twin_controller_inst/sw_reg[19]/Q
                         net (fo=3, routed)           0.120    -0.156    twin_controller_inst/virtual_sw[19]
    SLICE_X15Y258        FDCE                                         r  twin_controller_inst/status_buffer_reg[8][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.882    -0.561    twin_controller_inst/CLK
    SLICE_X15Y258        FDCE                                         r  twin_controller_inst/status_buffer_reg[8][3]/C
                         clock pessimism              0.218    -0.344    
    SLICE_X15Y258        FDCE (Hold_fdce_C_D)         0.044    -0.300    twin_controller_inst/status_buffer_reg[8][3]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.352ns (68.669%)  route 0.161ns (31.331%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.573    -0.460    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X26Y247        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y247        FDRE (Prop_fdre_C_Q)         0.100    -0.360 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/Q
                         net (fo=2, routed)           0.160    -0.200    student_top_inst/bridge_inst/counter_inst/cnt_rdata[3]
    SLICE_X26Y247        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112    -0.088 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.088    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]_i_2_n_0
    SLICE_X26Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.063 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.063    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]_i_1_n_0
    SLICE_X26Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.038 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.037    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[8]_i_1_n_0
    SLICE_X26Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.012 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.012    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[12]_i_1_n_0
    SLICE_X26Y251        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     0.053 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.053    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[16]_i_1_n_4
    SLICE_X26Y251        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.878    -0.565    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X26Y251        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[19]/C
                         clock pessimism              0.403    -0.163    
    SLICE_X26Y251        FDRE (Hold_fdre_C_D)         0.071    -0.092    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[19]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 uart_inst/rx_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/rx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.569ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.652    -0.381    uart_inst/clk_out1
    SLICE_X17Y266        FDCE                                         r  uart_inst/rx_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y266        FDCE (Prop_fdce_C_Q)         0.100    -0.281 r  uart_inst/rx_shift_reg[0]/Q
                         net (fo=1, routed)           0.096    -0.185    uart_inst/rx_shift_reg_n_0_[0]
    SLICE_X17Y267        FDCE                                         r  uart_inst/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.874    -0.569    uart_inst/clk_out1
    SLICE_X17Y267        FDCE                                         r  uart_inst/rx_data_reg[0]/C
                         clock pessimism              0.200    -0.370    
    SLICE_X17Y267        FDCE (Hold_fdce_C_D)         0.040    -0.330    uart_inst/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.408         20.000      18.591     BUFGCTRL_X0Y1   pll_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X19Y262   twin_controller_inst/send_cnt_reg[1]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X19Y262   twin_controller_inst/send_cnt_reg[3]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X11Y260   twin_controller_inst/status_buffer_reg[15][1]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X21Y259   twin_controller_inst/status_buffer_reg[16][5]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X21Y259   twin_controller_inst/status_buffer_reg[17][6]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X19Y258   twin_controller_inst/status_buffer_reg[17][7]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X4Y257    twin_controller_inst/status_buffer_reg[1][1]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X7Y258    twin_controller_inst/status_buffer_reg[1][4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X19Y262   twin_controller_inst/send_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X19Y262   twin_controller_inst/send_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X19Y262   twin_controller_inst/send_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X19Y262   twin_controller_inst/send_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X11Y260   twin_controller_inst/status_buffer_reg[15][1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X11Y260   twin_controller_inst/status_buffer_reg[15][1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X21Y259   twin_controller_inst/status_buffer_reg[16][5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X21Y259   twin_controller_inst/status_buffer_reg[16][5]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X21Y259   twin_controller_inst/status_buffer_reg[17][6]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X21Y259   twin_controller_inst/status_buffer_reg[17][6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X29Y263   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X29Y263   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X29Y265   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X29Y265   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X29Y265   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X29Y265   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X29Y266   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X29Y266   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X29Y266   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X29Y266   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll
  To Clock:  clk_out2_pll

Setup :            0  Failing Endpoints,  Worst Slack        3.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.996ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_65024_65279_2_2/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        15.641ns  (logic 0.266ns (1.701%)  route 15.375ns (98.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 17.960 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.547ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.286    -2.547    student_top_inst/Core_cpu/CLK
    SLICE_X25Y248        FDCE                                         r  student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y248        FDCE (Prop_fdce_C_Q)         0.223    -2.324 r  student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[16]/Q
                         net (fo=4357, routed)       14.152    11.827    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[14]
    SLICE_X121Y155       LUT6 (Prop_lut6_I5_O)        0.043    11.870 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_65024_65279_2_2_i_1/O
                         net (fo=4, routed)           1.223    13.094    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_65024_65279_2_2/WE
    SLICE_X136Y132       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_65024_65279_2_2/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.331    17.960    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_65024_65279_2_2/WCLK
    SLICE_X136Y132       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_65024_65279_2_2/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.498    
                         clock uncertainty           -0.105    17.392    
    SLICE_X136Y132       RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.303    17.089    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_65024_65279_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         17.089    
                         arrival time                         -13.094    
  -------------------------------------------------------------------
                         slack                                  3.996    

Slack (MET) :             3.996ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_65024_65279_2_2/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        15.641ns  (logic 0.266ns (1.701%)  route 15.375ns (98.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 17.960 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.547ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.286    -2.547    student_top_inst/Core_cpu/CLK
    SLICE_X25Y248        FDCE                                         r  student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y248        FDCE (Prop_fdce_C_Q)         0.223    -2.324 r  student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[16]/Q
                         net (fo=4357, routed)       14.152    11.827    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[14]
    SLICE_X121Y155       LUT6 (Prop_lut6_I5_O)        0.043    11.870 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_65024_65279_2_2_i_1/O
                         net (fo=4, routed)           1.223    13.094    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_65024_65279_2_2/WE
    SLICE_X136Y132       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_65024_65279_2_2/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.331    17.960    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_65024_65279_2_2/WCLK
    SLICE_X136Y132       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_65024_65279_2_2/RAMS64E_B/CLK
                         clock pessimism             -0.463    17.498    
                         clock uncertainty           -0.105    17.392    
    SLICE_X136Y132       RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.303    17.089    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_65024_65279_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         17.089    
                         arrival time                         -13.094    
  -------------------------------------------------------------------
                         slack                                  3.996    

Slack (MET) :             3.996ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_65024_65279_2_2/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        15.641ns  (logic 0.266ns (1.701%)  route 15.375ns (98.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 17.960 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.547ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.286    -2.547    student_top_inst/Core_cpu/CLK
    SLICE_X25Y248        FDCE                                         r  student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y248        FDCE (Prop_fdce_C_Q)         0.223    -2.324 r  student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[16]/Q
                         net (fo=4357, routed)       14.152    11.827    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[14]
    SLICE_X121Y155       LUT6 (Prop_lut6_I5_O)        0.043    11.870 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_65024_65279_2_2_i_1/O
                         net (fo=4, routed)           1.223    13.094    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_65024_65279_2_2/WE
    SLICE_X136Y132       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_65024_65279_2_2/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.331    17.960    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_65024_65279_2_2/WCLK
    SLICE_X136Y132       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_65024_65279_2_2/RAMS64E_C/CLK
                         clock pessimism             -0.463    17.498    
                         clock uncertainty           -0.105    17.392    
    SLICE_X136Y132       RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.303    17.089    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_65024_65279_2_2/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         17.089    
                         arrival time                         -13.094    
  -------------------------------------------------------------------
                         slack                                  3.996    

Slack (MET) :             3.996ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_65024_65279_2_2/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        15.641ns  (logic 0.266ns (1.701%)  route 15.375ns (98.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 17.960 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.547ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.286    -2.547    student_top_inst/Core_cpu/CLK
    SLICE_X25Y248        FDCE                                         r  student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y248        FDCE (Prop_fdce_C_Q)         0.223    -2.324 r  student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[16]/Q
                         net (fo=4357, routed)       14.152    11.827    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[14]
    SLICE_X121Y155       LUT6 (Prop_lut6_I5_O)        0.043    11.870 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_65024_65279_2_2_i_1/O
                         net (fo=4, routed)           1.223    13.094    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_65024_65279_2_2/WE
    SLICE_X136Y132       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_65024_65279_2_2/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.331    17.960    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_65024_65279_2_2/WCLK
    SLICE_X136Y132       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_65024_65279_2_2/RAMS64E_D/CLK
                         clock pessimism             -0.463    17.498    
                         clock uncertainty           -0.105    17.392    
    SLICE_X136Y132       RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.303    17.089    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_65024_65279_2_2/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         17.089    
                         arrival time                         -13.094    
  -------------------------------------------------------------------
                         slack                                  3.996    

Slack (MET) :             4.018ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56576_56831_19_19/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        15.625ns  (logic 0.266ns (1.702%)  route 15.359ns (98.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.547ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.286    -2.547    student_top_inst/Core_cpu/CLK
    SLICE_X25Y248        FDCE                                         r  student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y248        FDCE (Prop_fdce_C_Q)         0.223    -2.324 r  student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[16]/Q
                         net (fo=4357, routed)       14.351    12.026    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[14]
    SLICE_X123Y161       LUT6 (Prop_lut6_I4_O)        0.043    12.069 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56576_56831_19_19_i_1/O
                         net (fo=4, routed)           1.008    13.078    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56576_56831_19_19/WE
    SLICE_X134Y141       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56576_56831_19_19/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.337    17.966    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56576_56831_19_19/WCLK
    SLICE_X134Y141       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56576_56831_19_19/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.504    
                         clock uncertainty           -0.105    17.398    
    SLICE_X134Y141       RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.303    17.095    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56576_56831_19_19/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         17.095    
                         arrival time                         -13.078    
  -------------------------------------------------------------------
                         slack                                  4.018    

Slack (MET) :             4.018ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56576_56831_19_19/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        15.625ns  (logic 0.266ns (1.702%)  route 15.359ns (98.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.547ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.286    -2.547    student_top_inst/Core_cpu/CLK
    SLICE_X25Y248        FDCE                                         r  student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y248        FDCE (Prop_fdce_C_Q)         0.223    -2.324 r  student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[16]/Q
                         net (fo=4357, routed)       14.351    12.026    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[14]
    SLICE_X123Y161       LUT6 (Prop_lut6_I4_O)        0.043    12.069 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56576_56831_19_19_i_1/O
                         net (fo=4, routed)           1.008    13.078    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56576_56831_19_19/WE
    SLICE_X134Y141       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56576_56831_19_19/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.337    17.966    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56576_56831_19_19/WCLK
    SLICE_X134Y141       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56576_56831_19_19/RAMS64E_B/CLK
                         clock pessimism             -0.463    17.504    
                         clock uncertainty           -0.105    17.398    
    SLICE_X134Y141       RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.303    17.095    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56576_56831_19_19/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         17.095    
                         arrival time                         -13.078    
  -------------------------------------------------------------------
                         slack                                  4.018    

Slack (MET) :             4.018ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56576_56831_19_19/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        15.625ns  (logic 0.266ns (1.702%)  route 15.359ns (98.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.547ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.286    -2.547    student_top_inst/Core_cpu/CLK
    SLICE_X25Y248        FDCE                                         r  student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y248        FDCE (Prop_fdce_C_Q)         0.223    -2.324 r  student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[16]/Q
                         net (fo=4357, routed)       14.351    12.026    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[14]
    SLICE_X123Y161       LUT6 (Prop_lut6_I4_O)        0.043    12.069 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56576_56831_19_19_i_1/O
                         net (fo=4, routed)           1.008    13.078    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56576_56831_19_19/WE
    SLICE_X134Y141       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56576_56831_19_19/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.337    17.966    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56576_56831_19_19/WCLK
    SLICE_X134Y141       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56576_56831_19_19/RAMS64E_C/CLK
                         clock pessimism             -0.463    17.504    
                         clock uncertainty           -0.105    17.398    
    SLICE_X134Y141       RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.303    17.095    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56576_56831_19_19/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         17.095    
                         arrival time                         -13.078    
  -------------------------------------------------------------------
                         slack                                  4.018    

Slack (MET) :             4.018ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56576_56831_19_19/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        15.625ns  (logic 0.266ns (1.702%)  route 15.359ns (98.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.547ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.286    -2.547    student_top_inst/Core_cpu/CLK
    SLICE_X25Y248        FDCE                                         r  student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y248        FDCE (Prop_fdce_C_Q)         0.223    -2.324 r  student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[16]/Q
                         net (fo=4357, routed)       14.351    12.026    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[14]
    SLICE_X123Y161       LUT6 (Prop_lut6_I4_O)        0.043    12.069 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56576_56831_19_19_i_1/O
                         net (fo=4, routed)           1.008    13.078    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56576_56831_19_19/WE
    SLICE_X134Y141       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56576_56831_19_19/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.337    17.966    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56576_56831_19_19/WCLK
    SLICE_X134Y141       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56576_56831_19_19/RAMS64E_D/CLK
                         clock pessimism             -0.463    17.504    
                         clock uncertainty           -0.105    17.398    
    SLICE_X134Y141       RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.303    17.095    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56576_56831_19_19/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         17.095    
                         arrival time                         -13.078    
  -------------------------------------------------------------------
                         slack                                  4.018    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_63488_63743_2_2/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        15.616ns  (logic 0.408ns (2.613%)  route 15.208ns (97.387%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 17.960 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.547ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.286    -2.547    student_top_inst/Core_cpu/CLK
    SLICE_X25Y248        FDCE                                         r  student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y248        FDCE (Prop_fdce_C_Q)         0.223    -2.324 r  student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[16]/Q
                         net (fo=4357, routed)       14.518    12.193    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[14]
    SLICE_X133Y141       LUT4 (Prop_lut4_I1_O)        0.049    12.242 f  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_63488_63743_2_2_i_2/O
                         net (fo=1, routed)           0.234    12.476    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_63488_63743_2_2_i_2_n_0
    SLICE_X133Y141       LUT6 (Prop_lut6_I3_O)        0.136    12.612 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_63488_63743_2_2_i_1/O
                         net (fo=4, routed)           0.456    13.068    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_63488_63743_2_2/WE
    SLICE_X138Y132       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_63488_63743_2_2/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.331    17.960    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_63488_63743_2_2/WCLK
    SLICE_X138Y132       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_63488_63743_2_2/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.498    
                         clock uncertainty           -0.105    17.392    
    SLICE_X138Y132       RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.303    17.089    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_63488_63743_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         17.089    
                         arrival time                         -13.068    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_63488_63743_2_2/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        15.616ns  (logic 0.408ns (2.613%)  route 15.208ns (97.387%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 17.960 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.547ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.286    -2.547    student_top_inst/Core_cpu/CLK
    SLICE_X25Y248        FDCE                                         r  student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y248        FDCE (Prop_fdce_C_Q)         0.223    -2.324 r  student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[16]/Q
                         net (fo=4357, routed)       14.518    12.193    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[14]
    SLICE_X133Y141       LUT4 (Prop_lut4_I1_O)        0.049    12.242 f  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_63488_63743_2_2_i_2/O
                         net (fo=1, routed)           0.234    12.476    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_63488_63743_2_2_i_2_n_0
    SLICE_X133Y141       LUT6 (Prop_lut6_I3_O)        0.136    12.612 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_63488_63743_2_2_i_1/O
                         net (fo=4, routed)           0.456    13.068    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_63488_63743_2_2/WE
    SLICE_X138Y132       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_63488_63743_2_2/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.331    17.960    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_63488_63743_2_2/WCLK
    SLICE_X138Y132       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_63488_63743_2_2/RAMS64E_B/CLK
                         clock pessimism             -0.463    17.498    
                         clock uncertainty           -0.105    17.392    
    SLICE_X138Y132       RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.303    17.089    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_63488_63743_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         17.089    
                         arrival time                         -13.068    
  -------------------------------------------------------------------
                         slack                                  4.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/pc_plus_4_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/pc_plus_4_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.328ns (70.413%)  route 0.138ns (29.587%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.566ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.570    -0.463    student_top_inst/Core_cpu/CLK
    SLICE_X31Y246        FDCE                                         r  student_top_inst/Core_cpu/pc_plus_4_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y246        FDCE (Prop_fdce_C_Q)         0.100    -0.363 r  student_top_inst/Core_cpu/pc_plus_4_reg[16]/Q
                         net (fo=2, routed)           0.137    -0.225    student_top_inst/Core_cpu/ALU/IF_ID_PC_reg[31]_0[15]
    SLICE_X31Y246        LUT6 (Prop_lut6_I0_O)        0.028    -0.197 r  student_top_inst/Core_cpu/ALU/pc_plus_40_carry__2_i_1/O
                         net (fo=1, routed)           0.000    -0.197    student_top_inst/Core_cpu/ALU_n_74
    SLICE_X31Y246        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084    -0.113 r  student_top_inst/Core_cpu/pc_plus_40_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.113    student_top_inst/Core_cpu/pc_plus_40_carry__2_n_0
    SLICE_X31Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.088 r  student_top_inst/Core_cpu/pc_plus_40_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.088    student_top_inst/Core_cpu/pc_plus_40_carry__3_n_0
    SLICE_X31Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.063 r  student_top_inst/Core_cpu/pc_plus_40_carry__4/CO[3]
                         net (fo=1, routed)           0.000    -0.063    student_top_inst/Core_cpu/pc_plus_40_carry__4_n_0
    SLICE_X31Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.038 r  student_top_inst/Core_cpu/pc_plus_40_carry__5/CO[3]
                         net (fo=1, routed)           0.001    -0.038    student_top_inst/Core_cpu/pc_plus_40_carry__5_n_0
    SLICE_X31Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     0.003 r  student_top_inst/Core_cpu/pc_plus_40_carry__6/O[0]
                         net (fo=1, routed)           0.000     0.003    student_top_inst/Core_cpu/p_0_in1_in[29]
    SLICE_X31Y250        FDCE                                         r  student_top_inst/Core_cpu/pc_plus_4_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.877    -0.566    student_top_inst/Core_cpu/CLK
    SLICE_X31Y250        FDCE                                         r  student_top_inst/Core_cpu/pc_plus_4_reg[29]/C
                         clock pessimism              0.403    -0.164    
    SLICE_X31Y250        FDCE (Hold_fdce_C_D)         0.071    -0.093    student_top_inst/Core_cpu/pc_plus_4_reg[29]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/pc_plus_4_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/pc_plus_4_reg[31]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.339ns (71.095%)  route 0.138ns (28.905%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.566ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.570    -0.463    student_top_inst/Core_cpu/CLK
    SLICE_X31Y246        FDCE                                         r  student_top_inst/Core_cpu/pc_plus_4_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y246        FDCE (Prop_fdce_C_Q)         0.100    -0.363 r  student_top_inst/Core_cpu/pc_plus_4_reg[16]/Q
                         net (fo=2, routed)           0.137    -0.225    student_top_inst/Core_cpu/ALU/IF_ID_PC_reg[31]_0[15]
    SLICE_X31Y246        LUT6 (Prop_lut6_I0_O)        0.028    -0.197 r  student_top_inst/Core_cpu/ALU/pc_plus_40_carry__2_i_1/O
                         net (fo=1, routed)           0.000    -0.197    student_top_inst/Core_cpu/ALU_n_74
    SLICE_X31Y246        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084    -0.113 r  student_top_inst/Core_cpu/pc_plus_40_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.113    student_top_inst/Core_cpu/pc_plus_40_carry__2_n_0
    SLICE_X31Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.088 r  student_top_inst/Core_cpu/pc_plus_40_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.088    student_top_inst/Core_cpu/pc_plus_40_carry__3_n_0
    SLICE_X31Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.063 r  student_top_inst/Core_cpu/pc_plus_40_carry__4/CO[3]
                         net (fo=1, routed)           0.000    -0.063    student_top_inst/Core_cpu/pc_plus_40_carry__4_n_0
    SLICE_X31Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.038 r  student_top_inst/Core_cpu/pc_plus_40_carry__5/CO[3]
                         net (fo=1, routed)           0.001    -0.038    student_top_inst/Core_cpu/pc_plus_40_carry__5_n_0
    SLICE_X31Y250        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     0.014 r  student_top_inst/Core_cpu/pc_plus_40_carry__6/O[2]
                         net (fo=1, routed)           0.000     0.014    student_top_inst/Core_cpu/p_0_in1_in[31]
    SLICE_X31Y250        FDPE                                         r  student_top_inst/Core_cpu/pc_plus_4_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.877    -0.566    student_top_inst/Core_cpu/CLK
    SLICE_X31Y250        FDPE                                         r  student_top_inst/Core_cpu/pc_plus_4_reg[31]/C
                         clock pessimism              0.403    -0.164    
    SLICE_X31Y250        FDPE (Hold_fdpe_C_D)         0.071    -0.093    student_top_inst/Core_cpu/pc_plus_4_reg[31]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/pc_plus_4_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/pc_plus_4_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.347ns (71.572%)  route 0.138ns (28.428%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.566ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.570    -0.463    student_top_inst/Core_cpu/CLK
    SLICE_X31Y246        FDCE                                         r  student_top_inst/Core_cpu/pc_plus_4_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y246        FDCE (Prop_fdce_C_Q)         0.100    -0.363 r  student_top_inst/Core_cpu/pc_plus_4_reg[16]/Q
                         net (fo=2, routed)           0.137    -0.225    student_top_inst/Core_cpu/ALU/IF_ID_PC_reg[31]_0[15]
    SLICE_X31Y246        LUT6 (Prop_lut6_I0_O)        0.028    -0.197 r  student_top_inst/Core_cpu/ALU/pc_plus_40_carry__2_i_1/O
                         net (fo=1, routed)           0.000    -0.197    student_top_inst/Core_cpu/ALU_n_74
    SLICE_X31Y246        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084    -0.113 r  student_top_inst/Core_cpu/pc_plus_40_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.113    student_top_inst/Core_cpu/pc_plus_40_carry__2_n_0
    SLICE_X31Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.088 r  student_top_inst/Core_cpu/pc_plus_40_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.088    student_top_inst/Core_cpu/pc_plus_40_carry__3_n_0
    SLICE_X31Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.063 r  student_top_inst/Core_cpu/pc_plus_40_carry__4/CO[3]
                         net (fo=1, routed)           0.000    -0.063    student_top_inst/Core_cpu/pc_plus_40_carry__4_n_0
    SLICE_X31Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.038 r  student_top_inst/Core_cpu/pc_plus_40_carry__5/CO[3]
                         net (fo=1, routed)           0.001    -0.038    student_top_inst/Core_cpu/pc_plus_40_carry__5_n_0
    SLICE_X31Y250        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     0.022 r  student_top_inst/Core_cpu/pc_plus_40_carry__6/O[1]
                         net (fo=1, routed)           0.000     0.022    student_top_inst/Core_cpu/p_0_in1_in[30]
    SLICE_X31Y250        FDCE                                         r  student_top_inst/Core_cpu/pc_plus_4_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.877    -0.566    student_top_inst/Core_cpu/CLK
    SLICE_X31Y250        FDCE                                         r  student_top_inst/Core_cpu/pc_plus_4_reg[30]/C
                         clock pessimism              0.403    -0.164    
    SLICE_X31Y250        FDCE (Hold_fdce_C_D)         0.071    -0.093    student_top_inst/Core_cpu/pc_plus_4_reg[30]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46848_47103_26_26/RAMS64E_A/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.100ns (16.648%)  route 0.501ns (83.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.611ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.526    -0.507    student_top_inst/Core_cpu/CLK
    SLICE_X60Y237        FDCE                                         r  student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y237        FDCE (Prop_fdce_C_Q)         0.100    -0.407 r  student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[9]/Q
                         net (fo=40969, routed)       0.501     0.094    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46848_47103_26_26/A7
    SLICE_X66Y254        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46848_47103_26_26/RAMS64E_A/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.832    -0.611    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46848_47103_26_26/WCLK
    SLICE_X66Y254        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46848_47103_26_26/RAMS64E_A/CLK
                         clock pessimism              0.403    -0.209    
    SLICE_X66Y254        RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.165    -0.044    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46848_47103_26_26/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46848_47103_26_26/RAMS64E_B/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.100ns (16.648%)  route 0.501ns (83.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.611ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.526    -0.507    student_top_inst/Core_cpu/CLK
    SLICE_X60Y237        FDCE                                         r  student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y237        FDCE (Prop_fdce_C_Q)         0.100    -0.407 r  student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[9]/Q
                         net (fo=40969, routed)       0.501     0.094    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46848_47103_26_26/A7
    SLICE_X66Y254        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46848_47103_26_26/RAMS64E_B/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.832    -0.611    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46848_47103_26_26/WCLK
    SLICE_X66Y254        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46848_47103_26_26/RAMS64E_B/CLK
                         clock pessimism              0.403    -0.209    
    SLICE_X66Y254        RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.165    -0.044    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46848_47103_26_26/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46848_47103_26_26/RAMS64E_C/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.100ns (16.648%)  route 0.501ns (83.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.611ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.526    -0.507    student_top_inst/Core_cpu/CLK
    SLICE_X60Y237        FDCE                                         r  student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y237        FDCE (Prop_fdce_C_Q)         0.100    -0.407 r  student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[9]/Q
                         net (fo=40969, routed)       0.501     0.094    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46848_47103_26_26/A7
    SLICE_X66Y254        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46848_47103_26_26/RAMS64E_C/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.832    -0.611    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46848_47103_26_26/WCLK
    SLICE_X66Y254        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46848_47103_26_26/RAMS64E_C/CLK
                         clock pessimism              0.403    -0.209    
    SLICE_X66Y254        RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.165    -0.044    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46848_47103_26_26/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46848_47103_26_26/RAMS64E_D/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.100ns (16.648%)  route 0.501ns (83.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.611ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.526    -0.507    student_top_inst/Core_cpu/CLK
    SLICE_X60Y237        FDCE                                         r  student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y237        FDCE (Prop_fdce_C_Q)         0.100    -0.407 r  student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[9]/Q
                         net (fo=40969, routed)       0.501     0.094    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46848_47103_26_26/A7
    SLICE_X66Y254        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46848_47103_26_26/RAMS64E_D/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.832    -0.611    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46848_47103_26_26/WCLK
    SLICE_X66Y254        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46848_47103_26_26/RAMS64E_D/CLK
                         clock pessimism              0.403    -0.209    
    SLICE_X66Y254        RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.165    -0.044    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46848_47103_26_26/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/MEM_WB_ALU_RESULT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/EX_MEM_RS2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.128ns (59.717%)  route 0.086ns (40.283%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.675ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.564    -0.469    student_top_inst/Core_cpu/CLK
    SLICE_X44Y245        FDCE                                         r  student_top_inst/Core_cpu/MEM_WB_ALU_RESULT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y245        FDCE (Prop_fdce_C_Q)         0.100    -0.369 r  student_top_inst/Core_cpu/MEM_WB_ALU_RESULT_reg[1]/Q
                         net (fo=3, routed)           0.086    -0.282    student_top_inst/Core_cpu/MEM_WB_ALU_RESULT[1]
    SLICE_X45Y245        LUT5 (Prop_lut5_I3_O)        0.028    -0.254 r  student_top_inst/Core_cpu/EX_MEM_RS2[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    student_top_inst/Core_cpu/EX_MEM_RS20[1]
    SLICE_X45Y245        FDCE                                         r  student_top_inst/Core_cpu/EX_MEM_RS2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.768    -0.675    student_top_inst/Core_cpu/CLK
    SLICE_X45Y245        FDCE                                         r  student_top_inst/Core_cpu/EX_MEM_RS2_reg[1]/C
                         clock pessimism              0.218    -0.458    
    SLICE_X45Y245        FDCE (Hold_fdce_C_D)         0.060    -0.398    student_top_inst/Core_cpu/EX_MEM_RS2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/IF_ID_PC_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/ID_EX_PC_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.100ns (20.770%)  route 0.381ns (79.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.568ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.570    -0.463    student_top_inst/Core_cpu/CLK
    SLICE_X33Y249        FDCE                                         r  student_top_inst/Core_cpu/IF_ID_PC_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y249        FDCE (Prop_fdce_C_Q)         0.100    -0.363 r  student_top_inst/Core_cpu/IF_ID_PC_reg[25]/Q
                         net (fo=2, routed)           0.381     0.019    student_top_inst/Core_cpu/IF_ID_PC[25]
    SLICE_X32Y251        FDCE                                         r  student_top_inst/Core_cpu/ID_EX_PC_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.875    -0.568    student_top_inst/Core_cpu/CLK
    SLICE_X32Y251        FDCE                                         r  student_top_inst/Core_cpu/ID_EX_PC_reg[25]/C
                         clock pessimism              0.403    -0.166    
    SLICE_X32Y251        FDCE (Hold_fdce_C_D)         0.041    -0.125    student_top_inst/Core_cpu/ID_EX_PC_reg[25]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/IF_ID_PC_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/ID_EX_PC_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.762%)  route 0.101ns (50.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.566ns
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    -0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.651    -0.382    student_top_inst/Core_cpu/CLK
    SLICE_X29Y251        FDCE                                         r  student_top_inst/Core_cpu/IF_ID_PC_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y251        FDCE (Prop_fdce_C_Q)         0.100    -0.282 r  student_top_inst/Core_cpu/IF_ID_PC_reg[30]/Q
                         net (fo=2, routed)           0.101    -0.181    student_top_inst/Core_cpu/IF_ID_PC[30]
    SLICE_X29Y252        FDCE                                         r  student_top_inst/Core_cpu/ID_EX_PC_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.877    -0.566    student_top_inst/Core_cpu/CLK
    SLICE_X29Y252        FDCE                                         r  student_top_inst/Core_cpu/ID_EX_PC_reg[30]/C
                         clock pessimism              0.199    -0.368    
    SLICE_X29Y252        FDCE (Hold_fdce_C_D)         0.040    -0.328    student_top_inst/Core_cpu/ID_EX_PC_reg[30]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.408         20.000      18.591     BUFGCTRL_X0Y0   pll_inst/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X40Y243   student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[1]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X39Y242   student_top_inst/Core_cpu/EX_MEM_MEM_TO_REG_reg/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X44Y240   student_top_inst/Core_cpu/EX_MEM_RD_reg[4]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X33Y243   student_top_inst/Core_cpu/ID_EX_IMM_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X33Y246   student_top_inst/Core_cpu/ID_EX_IMM_reg[14]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X28Y247   student_top_inst/Core_cpu/ID_EX_PC_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X33Y246   student_top_inst/Core_cpu/ID_EX_PC_reg[14]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X28Y248   student_top_inst/Core_cpu/ID_EX_PC_reg[23]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X54Y309   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X54Y309   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X54Y309   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X54Y309   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X54Y309   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X54Y309   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X54Y309   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X54Y309   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X82Y175   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X82Y175   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X54Y309   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X54Y309   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X54Y309   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X54Y309   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X54Y309   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X54Y309   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X54Y309   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X54Y309   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X82Y175   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X82Y175   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll
  To Clock:  clkfbout_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.408         20.000      18.591     BUFGCTRL_X0Y2   pll_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll
  To Clock:  clk_out1_pll

Setup :            0  Failing Endpoints,  Worst Slack       13.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.895ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 0.328ns (5.822%)  route 5.306ns (94.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 17.963 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.435    -2.398    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X15Y272        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y272        FDCE (Prop_fdce_C_Q)         0.204    -2.194 f  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          3.088     0.893    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X3Y155         LUT1 (Prop_lut1_I0_O)        0.124     1.017 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[39]_inst_i_1/O
                         net (fo=5, routed)           2.218     3.236    twin_controller_inst/virtual_seg_OBUF[8]
    SLICE_X4Y257         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.334    17.963    twin_controller_inst/CLK
    SLICE_X4Y257         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][1]/C
                         clock pessimism             -0.598    17.366    
                         clock uncertainty           -0.225    17.140    
    SLICE_X4Y257         FDCE (Setup_fdce_C_D)       -0.010    17.130    twin_controller_inst/status_buffer_reg[1][1]
  -------------------------------------------------------------------
                         required time                         17.130    
                         arrival time                          -3.236    
  -------------------------------------------------------------------
                         slack                                 13.895    

Slack (MET) :             14.398ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 0.537ns (10.196%)  route 4.730ns (89.804%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 17.903 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.550ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.283    -2.550    student_top_inst/Core_cpu/CLK
    SLICE_X123Y210       FDCE                                         r  student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y210       FDCE (Prop_fdce_C_Q)         0.223    -2.327 f  student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[5]/Q
                         net (fo=32818, routed)       2.867     0.540    student_top_inst/Core_cpu/EX_MEM_ALU_RESULT_reg[17]_0[5]
    SLICE_X21Y252        LUT2 (Prop_lut2_I1_O)        0.049     0.589 f  student_top_inst/Core_cpu/MEM_WB_MEM_DATA[15]_i_17/O
                         net (fo=1, routed)           0.100     0.689    student_top_inst/Core_cpu/MEM_WB_MEM_DATA[15]_i_17_n_0
    SLICE_X21Y252        LUT6 (Prop_lut6_I3_O)        0.136     0.825 r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA[15]_i_10/O
                         net (fo=1, routed)           0.275     1.100    student_top_inst/Core_cpu/MEM_WB_MEM_DATA[15]_i_10_n_0
    SLICE_X21Y249        LUT3 (Prop_lut3_I2_O)        0.043     1.143 f  student_top_inst/Core_cpu/MEM_WB_MEM_DATA[15]_i_3/O
                         net (fo=33, routed)          0.724     1.866    student_top_inst/Core_cpu/MEM_WB_MEM_DATA[15]_i_3_n_0
    SLICE_X25Y251        LUT2 (Prop_lut2_I1_O)        0.043     1.909 r  student_top_inst/Core_cpu/start_i_5/O
                         net (fo=1, routed)           0.764     2.673    student_top_inst/Core_cpu/start_i_5_n_0
    SLICE_X25Y257        LUT6 (Prop_lut6_I4_O)        0.043     2.716 r  student_top_inst/Core_cpu/start_i_1/O
                         net (fo=1, routed)           0.000     2.716    student_top_inst/bridge_inst/counter_inst/start_reg_0
    SLICE_X25Y257        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.274    17.903    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X25Y257        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/start_reg/C
                         clock pessimism             -0.598    17.306    
                         clock uncertainty           -0.225    17.080    
    SLICE_X25Y257        FDRE (Setup_fdre_C_D)        0.034    17.114    student_top_inst/bridge_inst/counter_inst/start_reg
  -------------------------------------------------------------------
                         required time                         17.114    
                         arrival time                          -2.716    
  -------------------------------------------------------------------
                         slack                                 14.398    

Slack (MET) :             15.289ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 0.371ns (8.867%)  route 3.813ns (91.133%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 17.906 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.435    -2.398    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X15Y272        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y272        FDCE (Prop_fdce_C_Q)         0.204    -2.194 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.595    -0.599    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X15Y260        LUT3 (Prop_lut3_I1_O)        0.124    -0.475 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4/O
                         net (fo=7, routed)           1.198     0.723    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4_n_0
    SLICE_X6Y258         LUT6 (Prop_lut6_I5_O)        0.043     0.766 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           1.020     1.786    twin_controller_inst/virtual_seg_OBUF[10]
    SLICE_X15Y261        FDCE                                         r  twin_controller_inst/status_buffer_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.277    17.906    twin_controller_inst/CLK
    SLICE_X15Y261        FDCE                                         r  twin_controller_inst/status_buffer_reg[1][3]/C
                         clock pessimism             -0.598    17.309    
                         clock uncertainty           -0.225    17.083    
    SLICE_X15Y261        FDCE (Setup_fdce_C_D)       -0.009    17.074    twin_controller_inst/status_buffer_reg[1][3]
  -------------------------------------------------------------------
                         required time                         17.074    
                         arrival time                          -1.786    
  -------------------------------------------------------------------
                         slack                                 15.289    

Slack (MET) :             15.313ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 0.472ns (11.195%)  route 3.744ns (88.805%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 17.962 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.435    -2.398    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X15Y272        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y272        FDCE (Prop_fdce_C_Q)         0.204    -2.194 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.595    -0.599    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X15Y260        LUT3 (Prop_lut3_I1_O)        0.132    -0.467 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.984     0.517    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X10Y268        LUT6 (Prop_lut6_I3_O)        0.136     0.653 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           1.164     1.818    twin_controller_inst/virtual_seg_OBUF[4]
    SLICE_X7Y258         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.333    17.962    twin_controller_inst/CLK
    SLICE_X7Y258         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][4]/C
                         clock pessimism             -0.598    17.365    
                         clock uncertainty           -0.225    17.139    
    SLICE_X7Y258         FDCE (Setup_fdce_C_D)       -0.009    17.130    twin_controller_inst/status_buffer_reg[0][4]
  -------------------------------------------------------------------
                         required time                         17.130    
                         arrival time                          -1.818    
  -------------------------------------------------------------------
                         slack                                 15.313    

Slack (MET) :             15.415ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.472ns (11.625%)  route 3.588ns (88.375%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 17.908 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.435    -2.398    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X15Y272        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y272        FDCE (Prop_fdce_C_Q)         0.204    -2.194 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.595    -0.599    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X15Y260        LUT3 (Prop_lut3_I1_O)        0.132    -0.467 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.810     0.343    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X11Y268        LUT6 (Prop_lut6_I4_O)        0.136     0.479 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           1.182     1.662    twin_controller_inst/virtual_seg_OBUF[5]
    SLICE_X11Y259        FDCE                                         r  twin_controller_inst/status_buffer_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.279    17.908    twin_controller_inst/CLK
    SLICE_X11Y259        FDCE                                         r  twin_controller_inst/status_buffer_reg[0][5]/C
                         clock pessimism             -0.598    17.311    
                         clock uncertainty           -0.225    17.085    
    SLICE_X11Y259        FDCE (Setup_fdce_C_D)       -0.009    17.076    twin_controller_inst/status_buffer_reg[0][5]
  -------------------------------------------------------------------
                         required time                         17.076    
                         arrival time                          -1.662    
  -------------------------------------------------------------------
                         slack                                 15.415    

Slack (MET) :             15.560ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 0.371ns (9.368%)  route 3.589ns (90.632%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 17.963 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.435    -2.398    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X15Y272        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y272        FDCE (Prop_fdce_C_Q)         0.204    -2.194 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.595    -0.599    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X15Y260        LUT3 (Prop_lut3_I1_O)        0.124    -0.475 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4/O
                         net (fo=7, routed)           0.997     0.521    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4_n_0
    SLICE_X4Y258         LUT6 (Prop_lut6_I4_O)        0.043     0.564 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[15]_inst_i_1/O
                         net (fo=2, routed)           0.997     1.562    twin_controller_inst/virtual_seg_OBUF[14]
    SLICE_X4Y257         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.334    17.963    twin_controller_inst/CLK
    SLICE_X4Y257         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][7]/C
                         clock pessimism             -0.598    17.366    
                         clock uncertainty           -0.225    17.140    
    SLICE_X4Y257         FDCE (Setup_fdce_C_D)       -0.019    17.121    twin_controller_inst/status_buffer_reg[1][7]
  -------------------------------------------------------------------
                         required time                         17.121    
                         arrival time                          -1.562    
  -------------------------------------------------------------------
                         slack                                 15.560    

Slack (MET) :             15.609ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 0.371ns (9.466%)  route 3.548ns (90.534%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 17.962 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.435    -2.398    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X15Y272        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y272        FDCE (Prop_fdce_C_Q)         0.204    -2.194 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.595    -0.599    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X15Y260        LUT3 (Prop_lut3_I1_O)        0.124    -0.475 f  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4/O
                         net (fo=7, routed)           1.206     0.731    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4_n_0
    SLICE_X6Y258         LUT6 (Prop_lut6_I2_O)        0.043     0.774 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[12]_inst_i_1/O
                         net (fo=2, routed)           0.747     1.521    twin_controller_inst/virtual_seg_OBUF[11]
    SLICE_X7Y258         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.333    17.962    twin_controller_inst/CLK
    SLICE_X7Y258         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][4]/C
                         clock pessimism             -0.598    17.365    
                         clock uncertainty           -0.225    17.139    
    SLICE_X7Y258         FDCE (Setup_fdce_C_D)       -0.010    17.129    twin_controller_inst/status_buffer_reg[1][4]
  -------------------------------------------------------------------
                         required time                         17.129    
                         arrival time                          -1.521    
  -------------------------------------------------------------------
                         slack                                 15.609    

Slack (MET) :             15.654ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[4][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.371ns (9.687%)  route 3.459ns (90.313%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 17.908 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.435    -2.398    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X15Y272        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y272        FDCE (Prop_fdce_C_Q)         0.204    -2.194 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.391    -0.804    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X13Y258        LUT3 (Prop_lut3_I1_O)        0.124    -0.680 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_2/O
                         net (fo=7, routed)           1.251     0.571    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_2_n_0
    SLICE_X8Y255         LUT6 (Prop_lut6_I5_O)        0.043     0.614 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[33]_inst_i_1/O
                         net (fo=2, routed)           0.817     1.431    twin_controller_inst/virtual_seg_OBUF[26]
    SLICE_X8Y258         FDCE                                         r  twin_controller_inst/status_buffer_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.279    17.908    twin_controller_inst/CLK
    SLICE_X8Y258         FDCE                                         r  twin_controller_inst/status_buffer_reg[4][1]/C
                         clock pessimism             -0.598    17.311    
                         clock uncertainty           -0.225    17.085    
    SLICE_X8Y258         FDCE (Setup_fdce_C_D)        0.000    17.085    twin_controller_inst/status_buffer_reg[4][1]
  -------------------------------------------------------------------
                         required time                         17.085    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                 15.654    

Slack (MET) :             15.659ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.472ns (12.444%)  route 3.321ns (87.555%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 17.907 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.435    -2.398    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X15Y272        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y272        FDCE (Prop_fdce_C_Q)         0.204    -2.194 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.595    -0.599    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X15Y260        LUT3 (Prop_lut3_I1_O)        0.132    -0.467 f  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.812     0.345    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X11Y268        LUT6 (Prop_lut6_I0_O)        0.136     0.481 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.913     1.394    twin_controller_inst/virtual_seg_OBUF[2]
    SLICE_X11Y260        FDCE                                         r  twin_controller_inst/status_buffer_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.278    17.907    twin_controller_inst/CLK
    SLICE_X11Y260        FDCE                                         r  twin_controller_inst/status_buffer_reg[0][2]/C
                         clock pessimism             -0.598    17.310    
                         clock uncertainty           -0.225    17.084    
    SLICE_X11Y260        FDCE (Setup_fdce_C_D)       -0.031    17.053    twin_controller_inst/status_buffer_reg[0][2]
  -------------------------------------------------------------------
                         required time                         17.053    
                         arrival time                          -1.394    
  -------------------------------------------------------------------
                         slack                                 15.659    

Slack (MET) :             15.685ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.472ns (12.491%)  route 3.307ns (87.509%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 17.907 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.435    -2.398    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X15Y272        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y272        FDCE (Prop_fdce_C_Q)         0.204    -2.194 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.595    -0.599    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X15Y260        LUT3 (Prop_lut3_I1_O)        0.132    -0.467 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.944     0.477    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X11Y268        LUT6 (Prop_lut6_I4_O)        0.136     0.613 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.767     1.380    twin_controller_inst/virtual_seg_OBUF[6]
    SLICE_X11Y260        FDCE                                         r  twin_controller_inst/status_buffer_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.278    17.907    twin_controller_inst/CLK
    SLICE_X11Y260        FDCE                                         r  twin_controller_inst/status_buffer_reg[0][6]/C
                         clock pessimism             -0.598    17.310    
                         clock uncertainty           -0.225    17.084    
    SLICE_X11Y260        FDCE (Setup_fdce_C_D)       -0.019    17.065    twin_controller_inst/status_buffer_reg[0][6]
  -------------------------------------------------------------------
                         required time                         17.065    
                         arrival time                          -1.380    
  -------------------------------------------------------------------
                         slack                                 15.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[15][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.100ns (14.655%)  route 0.582ns (85.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.656    -0.377    student_top_inst/bridge_inst/CLK
    SLICE_X15Y257        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y257        FDRE (Prop_fdre_C_Q)         0.100    -0.277 r  student_top_inst/bridge_inst/LED_reg[13]/Q
                         net (fo=1, routed)           0.582     0.306    twin_controller_inst/status_buffer_reg[17][7]_0[13]
    SLICE_X15Y258        FDCE                                         r  twin_controller_inst/status_buffer_reg[15][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.882    -0.561    twin_controller_inst/CLK
    SLICE_X15Y258        FDCE                                         r  twin_controller_inst/status_buffer_reg[15][5]/C
                         clock pessimism              0.484    -0.078    
                         clock uncertainty            0.225     0.148    
    SLICE_X15Y258        FDCE (Hold_fdce_C_D)         0.033     0.181    twin_controller_inst/status_buffer_reg[15][5]
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[15][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.100ns (14.245%)  route 0.602ns (85.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.656    -0.377    student_top_inst/bridge_inst/CLK
    SLICE_X15Y257        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y257        FDRE (Prop_fdre_C_Q)         0.100    -0.277 r  student_top_inst/bridge_inst/LED_reg[15]/Q
                         net (fo=1, routed)           0.602     0.325    twin_controller_inst/status_buffer_reg[17][7]_0[15]
    SLICE_X12Y257        FDCE                                         r  twin_controller_inst/status_buffer_reg[15][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.882    -0.561    twin_controller_inst/CLK
    SLICE_X12Y257        FDCE                                         r  twin_controller_inst/status_buffer_reg[15][7]/C
                         clock pessimism              0.484    -0.078    
                         clock uncertainty            0.225     0.148    
    SLICE_X12Y257        FDCE (Hold_fdce_C_D)         0.040     0.188    twin_controller_inst/status_buffer_reg[15][7]
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[17][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.091ns (13.529%)  route 0.582ns (86.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.563ns
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.655    -0.378    student_top_inst/bridge_inst/CLK
    SLICE_X21Y258        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y258        FDRE (Prop_fdre_C_Q)         0.091    -0.287 r  student_top_inst/bridge_inst/LED_reg[30]/Q
                         net (fo=1, routed)           0.582     0.295    twin_controller_inst/status_buffer_reg[17][7]_0[30]
    SLICE_X21Y259        FDCE                                         r  twin_controller_inst/status_buffer_reg[17][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.880    -0.563    twin_controller_inst/CLK
    SLICE_X21Y259        FDCE                                         r  twin_controller_inst/status_buffer_reg[17][6]/C
                         clock pessimism              0.484    -0.080    
                         clock uncertainty            0.225     0.146    
    SLICE_X21Y259        FDCE (Hold_fdce_C_D)         0.008     0.154    twin_controller_inst/status_buffer_reg[17][6]
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[17][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.100ns (14.210%)  route 0.604ns (85.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.563ns
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.656    -0.377    student_top_inst/bridge_inst/CLK
    SLICE_X19Y259        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y259        FDRE (Prop_fdre_C_Q)         0.100    -0.277 r  student_top_inst/bridge_inst/LED_reg[27]/Q
                         net (fo=1, routed)           0.604     0.327    twin_controller_inst/status_buffer_reg[17][7]_0[27]
    SLICE_X19Y260        FDCE                                         r  twin_controller_inst/status_buffer_reg[17][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.880    -0.563    twin_controller_inst/CLK
    SLICE_X19Y260        FDCE                                         r  twin_controller_inst/status_buffer_reg[17][3]/C
                         clock pessimism              0.484    -0.080    
                         clock uncertainty            0.225     0.146    
    SLICE_X19Y260        FDCE (Hold_fdce_C_D)         0.040     0.186    twin_controller_inst/status_buffer_reg[17][3]
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[15][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.100ns (14.298%)  route 0.599ns (85.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns
    Source Clock Delay      (SCD):    -0.345ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.688    -0.345    student_top_inst/bridge_inst/CLK
    SLICE_X4Y258         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y258         FDRE (Prop_fdre_C_Q)         0.100    -0.245 r  student_top_inst/bridge_inst/LED_reg[8]/Q
                         net (fo=1, routed)           0.599     0.355    twin_controller_inst/status_buffer_reg[17][7]_0[8]
    SLICE_X4Y257         FDCE                                         r  twin_controller_inst/status_buffer_reg[15][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.913    -0.530    twin_controller_inst/CLK
    SLICE_X4Y257         FDCE                                         r  twin_controller_inst/status_buffer_reg[15][0]/C
                         clock pessimism              0.484    -0.047    
                         clock uncertainty            0.225     0.179    
    SLICE_X4Y257         FDCE (Hold_fdce_C_D)         0.032     0.211    twin_controller_inst/status_buffer_reg[15][0]
  -------------------------------------------------------------------
                         required time                         -0.211    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[16][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.100ns (14.111%)  route 0.609ns (85.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.564ns
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.655    -0.378    student_top_inst/bridge_inst/CLK
    SLICE_X21Y258        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y258        FDRE (Prop_fdre_C_Q)         0.100    -0.278 r  student_top_inst/bridge_inst/LED_reg[17]/Q
                         net (fo=1, routed)           0.609     0.331    twin_controller_inst/status_buffer_reg[17][7]_0[17]
    SLICE_X21Y260        FDCE                                         r  twin_controller_inst/status_buffer_reg[16][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.879    -0.564    twin_controller_inst/CLK
    SLICE_X21Y260        FDCE                                         r  twin_controller_inst/status_buffer_reg[16][1]/C
                         clock pessimism              0.484    -0.081    
                         clock uncertainty            0.225     0.145    
    SLICE_X21Y260        FDCE (Hold_fdce_C_D)         0.040     0.185    twin_controller_inst/status_buffer_reg[16][1]
  -------------------------------------------------------------------
                         required time                         -0.185    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[16][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.100ns (14.067%)  route 0.611ns (85.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.563ns
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.656    -0.377    student_top_inst/bridge_inst/CLK
    SLICE_X21Y256        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y256        FDRE (Prop_fdre_C_Q)         0.100    -0.277 r  student_top_inst/bridge_inst/LED_reg[19]/Q
                         net (fo=1, routed)           0.611     0.334    twin_controller_inst/status_buffer_reg[17][7]_0[19]
    SLICE_X21Y259        FDCE                                         r  twin_controller_inst/status_buffer_reg[16][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.880    -0.563    twin_controller_inst/CLK
    SLICE_X21Y259        FDCE                                         r  twin_controller_inst/status_buffer_reg[16][3]/C
                         clock pessimism              0.484    -0.080    
                         clock uncertainty            0.225     0.146    
    SLICE_X21Y259        FDCE (Hold_fdce_C_D)         0.041     0.187    twin_controller_inst/status_buffer_reg[16][3]
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[15][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.100ns (13.886%)  route 0.620ns (86.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.656    -0.377    student_top_inst/bridge_inst/CLK
    SLICE_X9Y260         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y260         FDRE (Prop_fdre_C_Q)         0.100    -0.277 r  student_top_inst/bridge_inst/LED_reg[9]/Q
                         net (fo=1, routed)           0.620     0.344    twin_controller_inst/status_buffer_reg[17][7]_0[9]
    SLICE_X11Y260        FDCE                                         r  twin_controller_inst/status_buffer_reg[15][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.881    -0.562    twin_controller_inst/CLK
    SLICE_X11Y260        FDCE                                         r  twin_controller_inst/status_buffer_reg[15][1]/C
                         clock pessimism              0.484    -0.079    
                         clock uncertainty            0.225     0.147    
    SLICE_X11Y260        FDCE (Hold_fdce_C_D)         0.047     0.194    twin_controller_inst/status_buffer_reg[15][1]
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[17][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.100ns (13.995%)  route 0.615ns (86.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.656    -0.377    student_top_inst/bridge_inst/CLK
    SLICE_X21Y256        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y256        FDRE (Prop_fdre_C_Q)         0.100    -0.277 r  student_top_inst/bridge_inst/LED_reg[24]/Q
                         net (fo=1, routed)           0.615     0.338    twin_controller_inst/status_buffer_reg[17][7]_0[24]
    SLICE_X21Y255        FDCE                                         r  twin_controller_inst/status_buffer_reg[17][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.881    -0.562    twin_controller_inst/CLK
    SLICE_X21Y255        FDCE                                         r  twin_controller_inst/status_buffer_reg[17][0]/C
                         clock pessimism              0.484    -0.079    
                         clock uncertainty            0.225     0.147    
    SLICE_X21Y255        FDCE (Hold_fdce_C_D)         0.040     0.187    twin_controller_inst/status_buffer_reg[17][0]
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[17][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.100ns (13.825%)  route 0.623ns (86.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.656    -0.377    student_top_inst/bridge_inst/CLK
    SLICE_X19Y257        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y257        FDRE (Prop_fdre_C_Q)         0.100    -0.277 r  student_top_inst/bridge_inst/LED_reg[31]/Q
                         net (fo=1, routed)           0.623     0.347    twin_controller_inst/status_buffer_reg[17][7]_0[31]
    SLICE_X19Y258        FDCE                                         r  twin_controller_inst/status_buffer_reg[17][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.881    -0.562    twin_controller_inst/CLK
    SLICE_X19Y258        FDCE                                         r  twin_controller_inst/status_buffer_reg[17][7]/C
                         clock pessimism              0.484    -0.079    
                         clock uncertainty            0.225     0.147    
    SLICE_X19Y258        FDCE (Hold_fdce_C_D)         0.047     0.194    twin_controller_inst/status_buffer_reg[17][7]
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll
  To Clock:  clk_out2_pll

Setup :            0  Failing Endpoints,  Worst Slack       11.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.508ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/IF_ID_INSTR_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        7.867ns  (logic 1.269ns (16.131%)  route 6.598ns (83.869%))
  Logic Levels:           14  (CARRY4=2 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.237ns = ( 17.763 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.447    -2.386    twin_controller_inst/CLK
    SLICE_X9Y262         FDCE                                         r  twin_controller_inst/sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y262         FDCE (Prop_fdce_C_Q)         0.223    -2.163 r  twin_controller_inst/sw_reg[0]/Q
                         net (fo=3, routed)           0.890    -1.273    twin_controller_inst/virtual_sw[0]
    SLICE_X9Y258         LUT6 (Prop_lut6_I2_O)        0.043    -1.230 f  twin_controller_inst/MEM_WB_MEM_DATA[0]_i_5/O
                         net (fo=1, routed)           0.617    -0.613    student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[0]_0
    SLICE_X13Y256        LUT6 (Prop_lut6_I1_O)        0.043    -0.570 f  student_top_inst/Core_cpu/MEM_WB_MEM_DATA[0]_i_3/O
                         net (fo=1, routed)           0.756     0.186    student_top_inst/Core_cpu/MEM_WB_MEM_DATA[0]_i_3_n_0
    SLICE_X27Y247        LUT6 (Prop_lut6_I3_O)        0.043     0.229 r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA[0]_i_1/O
                         net (fo=3, routed)           0.417     0.646    student_top_inst/Core_cpu/ALU/i__carry__6_i_1_0[0]
    SLICE_X32Y243        LUT5 (Prop_lut5_I2_O)        0.043     0.689 r  student_top_inst/Core_cpu/ALU/i__carry_i_27/O
                         net (fo=1, routed)           0.159     0.849    student_top_inst/Core_cpu/ALU/i__carry_i_27_n_0
    SLICE_X32Y243        LUT6 (Prop_lut6_I0_O)        0.043     0.892 r  student_top_inst/Core_cpu/ALU/i__carry_i_22/O
                         net (fo=1, routed)           0.284     1.176    student_top_inst/Core_cpu/ALU/i__carry_i_22_n_0
    SLICE_X30Y245        LUT6 (Prop_lut6_I3_O)        0.043     1.219 r  student_top_inst/Core_cpu/ALU/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.219    student_top_inst/Core_cpu/ALU_n_201
    SLICE_X30Y245        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     1.478 r  student_top_inst/Core_cpu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.478    student_top_inst/Core_cpu/_inferred__0/i__carry_n_0
    SLICE_X30Y246        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.589 r  student_top_inst/Core_cpu/_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.337     1.925    student_top_inst/Core_cpu/ALU/jump_target[4]
    SLICE_X30Y243        LUT6 (Prop_lut6_I2_O)        0.124     2.049 r  student_top_inst/Core_cpu/ALU/IF_ID_PC[4]_i_1/O
                         net (fo=1063, routed)        1.890     3.940    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X3Y217         LUT6 (Prop_lut6_I5_O)        0.043     3.983 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_19/O
                         net (fo=1, routed)           0.360     4.343    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_19_n_0
    SLICE_X3Y217         LUT6 (Prop_lut6_I1_O)        0.043     4.386 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_7/O
                         net (fo=1, routed)           0.887     5.272    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_7_n_0
    SLICE_X21Y224        LUT5 (Prop_lut5_I0_O)        0.043     5.315 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.315    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_3_n_0
    SLICE_X21Y224        MUXF7 (Prop_muxf7_I0_O)      0.120     5.435 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.435    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_1_n_0
    SLICE_X21Y224        MUXF8 (Prop_muxf8_I0_O)      0.045     5.480 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0/O
                         net (fo=1, routed)           0.000     5.480    student_top_inst/Core_cpu/irom_data[31]
    SLICE_X21Y224        FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.134    17.763    student_top_inst/Core_cpu/CLK
    SLICE_X21Y224        FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[31]/C
                         clock pessimism             -0.598    17.166    
                         clock uncertainty           -0.225    16.940    
    SLICE_X21Y224        FDCE (Setup_fdce_C_D)        0.048    16.988    student_top_inst/Core_cpu/IF_ID_INSTR_reg[31]
  -------------------------------------------------------------------
                         required time                         16.988    
                         arrival time                          -5.480    
  -------------------------------------------------------------------
                         slack                                 11.508    

Slack (MET) :             11.631ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/IF_ID_INSTR_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        7.734ns  (logic 1.307ns (16.899%)  route 6.427ns (83.101%))
  Logic Levels:           15  (CARRY4=4 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.233ns = ( 17.767 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.447    -2.386    twin_controller_inst/CLK
    SLICE_X9Y262         FDCE                                         r  twin_controller_inst/sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y262         FDCE (Prop_fdce_C_Q)         0.223    -2.163 r  twin_controller_inst/sw_reg[0]/Q
                         net (fo=3, routed)           0.890    -1.273    twin_controller_inst/virtual_sw[0]
    SLICE_X9Y258         LUT6 (Prop_lut6_I2_O)        0.043    -1.230 f  twin_controller_inst/MEM_WB_MEM_DATA[0]_i_5/O
                         net (fo=1, routed)           0.617    -0.613    student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[0]_0
    SLICE_X13Y256        LUT6 (Prop_lut6_I1_O)        0.043    -0.570 f  student_top_inst/Core_cpu/MEM_WB_MEM_DATA[0]_i_3/O
                         net (fo=1, routed)           0.756     0.186    student_top_inst/Core_cpu/MEM_WB_MEM_DATA[0]_i_3_n_0
    SLICE_X27Y247        LUT6 (Prop_lut6_I3_O)        0.043     0.229 r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA[0]_i_1/O
                         net (fo=3, routed)           0.417     0.646    student_top_inst/Core_cpu/ALU/i__carry__6_i_1_0[0]
    SLICE_X32Y243        LUT5 (Prop_lut5_I2_O)        0.043     0.689 r  student_top_inst/Core_cpu/ALU/i__carry_i_27/O
                         net (fo=1, routed)           0.159     0.849    student_top_inst/Core_cpu/ALU/i__carry_i_27_n_0
    SLICE_X32Y243        LUT6 (Prop_lut6_I0_O)        0.043     0.892 r  student_top_inst/Core_cpu/ALU/i__carry_i_22/O
                         net (fo=1, routed)           0.284     1.176    student_top_inst/Core_cpu/ALU/i__carry_i_22_n_0
    SLICE_X30Y245        LUT6 (Prop_lut6_I3_O)        0.043     1.219 r  student_top_inst/Core_cpu/ALU/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.219    student_top_inst/Core_cpu/ALU_n_201
    SLICE_X30Y245        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     1.478 r  student_top_inst/Core_cpu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.478    student_top_inst/Core_cpu/_inferred__0/i__carry_n_0
    SLICE_X30Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.531 r  student_top_inst/Core_cpu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.531    student_top_inst/Core_cpu/_inferred__0/i__carry__0_n_0
    SLICE_X30Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.584 r  student_top_inst/Core_cpu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.584    student_top_inst/Core_cpu/_inferred__0/i__carry__1_n_0
    SLICE_X30Y248        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.750 f  student_top_inst/Core_cpu/_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.337     2.087    student_top_inst/Core_cpu/ALU/jump_target[13]
    SLICE_X28Y246        LUT6 (Prop_lut6_I2_O)        0.123     2.210 f  student_top_inst/Core_cpu/ALU/IF_ID_PC[13]_i_1/O
                         net (fo=1076, routed)        1.681     3.890    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X3Y218         LUT6 (Prop_lut6_I3_O)        0.043     3.933 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_49/O
                         net (fo=2, routed)           0.441     4.374    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_49_n_0
    SLICE_X4Y218         LUT6 (Prop_lut6_I0_O)        0.043     4.417 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_14/O
                         net (fo=1, routed)           0.560     4.977    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_14_n_0
    SLICE_X7Y222         LUT6 (Prop_lut6_I0_O)        0.043     5.020 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_4/O
                         net (fo=1, routed)           0.285     5.305    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_4_n_0
    SLICE_X9Y222         LUT6 (Prop_lut6_I5_O)        0.043     5.348 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0/O
                         net (fo=1, routed)           0.000     5.348    student_top_inst/Core_cpu/irom_data[30]
    SLICE_X9Y222         FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.138    17.767    student_top_inst/Core_cpu/CLK
    SLICE_X9Y222         FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[30]/C
                         clock pessimism             -0.598    17.170    
                         clock uncertainty           -0.225    16.944    
    SLICE_X9Y222         FDCE (Setup_fdce_C_D)        0.034    16.978    student_top_inst/Core_cpu/IF_ID_INSTR_reg[30]
  -------------------------------------------------------------------
                         required time                         16.978    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                 11.631    

Slack (MET) :             11.802ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/IF_ID_INSTR_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        7.571ns  (logic 1.429ns (18.873%)  route 6.142ns (81.127%))
  Logic Levels:           16  (CARRY4=4 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 17.762 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.447    -2.386    twin_controller_inst/CLK
    SLICE_X9Y262         FDCE                                         r  twin_controller_inst/sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y262         FDCE (Prop_fdce_C_Q)         0.223    -2.163 r  twin_controller_inst/sw_reg[0]/Q
                         net (fo=3, routed)           0.890    -1.273    twin_controller_inst/virtual_sw[0]
    SLICE_X9Y258         LUT6 (Prop_lut6_I2_O)        0.043    -1.230 f  twin_controller_inst/MEM_WB_MEM_DATA[0]_i_5/O
                         net (fo=1, routed)           0.617    -0.613    student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[0]_0
    SLICE_X13Y256        LUT6 (Prop_lut6_I1_O)        0.043    -0.570 f  student_top_inst/Core_cpu/MEM_WB_MEM_DATA[0]_i_3/O
                         net (fo=1, routed)           0.756     0.186    student_top_inst/Core_cpu/MEM_WB_MEM_DATA[0]_i_3_n_0
    SLICE_X27Y247        LUT6 (Prop_lut6_I3_O)        0.043     0.229 r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA[0]_i_1/O
                         net (fo=3, routed)           0.417     0.646    student_top_inst/Core_cpu/ALU/i__carry__6_i_1_0[0]
    SLICE_X32Y243        LUT5 (Prop_lut5_I2_O)        0.043     0.689 r  student_top_inst/Core_cpu/ALU/i__carry_i_27/O
                         net (fo=1, routed)           0.159     0.849    student_top_inst/Core_cpu/ALU/i__carry_i_27_n_0
    SLICE_X32Y243        LUT6 (Prop_lut6_I0_O)        0.043     0.892 r  student_top_inst/Core_cpu/ALU/i__carry_i_22/O
                         net (fo=1, routed)           0.284     1.176    student_top_inst/Core_cpu/ALU/i__carry_i_22_n_0
    SLICE_X30Y245        LUT6 (Prop_lut6_I3_O)        0.043     1.219 r  student_top_inst/Core_cpu/ALU/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.219    student_top_inst/Core_cpu/ALU_n_201
    SLICE_X30Y245        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     1.478 r  student_top_inst/Core_cpu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.478    student_top_inst/Core_cpu/_inferred__0/i__carry_n_0
    SLICE_X30Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.531 r  student_top_inst/Core_cpu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.531    student_top_inst/Core_cpu/_inferred__0/i__carry__0_n_0
    SLICE_X30Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.584 r  student_top_inst/Core_cpu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.584    student_top_inst/Core_cpu/_inferred__0/i__carry__1_n_0
    SLICE_X30Y248        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.750 f  student_top_inst/Core_cpu/_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.337     2.087    student_top_inst/Core_cpu/ALU/jump_target[13]
    SLICE_X28Y246        LUT6 (Prop_lut6_I2_O)        0.123     2.210 f  student_top_inst/Core_cpu/ALU/IF_ID_PC[13]_i_1/O
                         net (fo=1076, routed)        1.595     3.805    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X5Y219         LUT6 (Prop_lut6_I4_O)        0.043     3.848 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_25/O
                         net (fo=1, routed)           0.346     4.194    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_25_n_0
    SLICE_X5Y219         LUT6 (Prop_lut6_I1_O)        0.043     4.237 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_9/O
                         net (fo=1, routed)           0.740     4.977    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_9_n_0
    SLICE_X24Y221        LUT6 (Prop_lut6_I5_O)        0.043     5.020 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.020    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_3_n_0
    SLICE_X24Y221        MUXF7 (Prop_muxf7_I0_O)      0.120     5.140 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.140    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X24Y221        MUXF8 (Prop_muxf8_I0_O)      0.045     5.185 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=1, routed)           0.000     5.185    student_top_inst/Core_cpu/irom_data[26]
    SLICE_X24Y221        FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.133    17.762    student_top_inst/Core_cpu/CLK
    SLICE_X24Y221        FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[26]/C
                         clock pessimism             -0.598    17.165    
                         clock uncertainty           -0.225    16.939    
    SLICE_X24Y221        FDCE (Setup_fdce_C_D)        0.048    16.987    student_top_inst/Core_cpu/IF_ID_INSTR_reg[26]
  -------------------------------------------------------------------
                         required time                         16.987    
                         arrival time                          -5.185    
  -------------------------------------------------------------------
                         slack                                 11.802    

Slack (MET) :             11.867ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/IF_ID_INSTR_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        7.509ns  (logic 1.431ns (19.056%)  route 6.078ns (80.944%))
  Logic Levels:           16  (CARRY4=4 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.235ns = ( 17.765 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.447    -2.386    twin_controller_inst/CLK
    SLICE_X9Y262         FDCE                                         r  twin_controller_inst/sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y262         FDCE (Prop_fdce_C_Q)         0.223    -2.163 r  twin_controller_inst/sw_reg[0]/Q
                         net (fo=3, routed)           0.890    -1.273    twin_controller_inst/virtual_sw[0]
    SLICE_X9Y258         LUT6 (Prop_lut6_I2_O)        0.043    -1.230 f  twin_controller_inst/MEM_WB_MEM_DATA[0]_i_5/O
                         net (fo=1, routed)           0.617    -0.613    student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[0]_0
    SLICE_X13Y256        LUT6 (Prop_lut6_I1_O)        0.043    -0.570 f  student_top_inst/Core_cpu/MEM_WB_MEM_DATA[0]_i_3/O
                         net (fo=1, routed)           0.756     0.186    student_top_inst/Core_cpu/MEM_WB_MEM_DATA[0]_i_3_n_0
    SLICE_X27Y247        LUT6 (Prop_lut6_I3_O)        0.043     0.229 r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA[0]_i_1/O
                         net (fo=3, routed)           0.417     0.646    student_top_inst/Core_cpu/ALU/i__carry__6_i_1_0[0]
    SLICE_X32Y243        LUT5 (Prop_lut5_I2_O)        0.043     0.689 r  student_top_inst/Core_cpu/ALU/i__carry_i_27/O
                         net (fo=1, routed)           0.159     0.849    student_top_inst/Core_cpu/ALU/i__carry_i_27_n_0
    SLICE_X32Y243        LUT6 (Prop_lut6_I0_O)        0.043     0.892 r  student_top_inst/Core_cpu/ALU/i__carry_i_22/O
                         net (fo=1, routed)           0.284     1.176    student_top_inst/Core_cpu/ALU/i__carry_i_22_n_0
    SLICE_X30Y245        LUT6 (Prop_lut6_I3_O)        0.043     1.219 r  student_top_inst/Core_cpu/ALU/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.219    student_top_inst/Core_cpu/ALU_n_201
    SLICE_X30Y245        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     1.478 r  student_top_inst/Core_cpu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.478    student_top_inst/Core_cpu/_inferred__0/i__carry_n_0
    SLICE_X30Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.531 r  student_top_inst/Core_cpu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.531    student_top_inst/Core_cpu/_inferred__0/i__carry__0_n_0
    SLICE_X30Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.584 r  student_top_inst/Core_cpu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.584    student_top_inst/Core_cpu/_inferred__0/i__carry__1_n_0
    SLICE_X30Y248        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.750 f  student_top_inst/Core_cpu/_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.337     2.087    student_top_inst/Core_cpu/ALU/jump_target[13]
    SLICE_X28Y246        LUT6 (Prop_lut6_I2_O)        0.123     2.210 f  student_top_inst/Core_cpu/ALU/IF_ID_PC[13]_i_1/O
                         net (fo=1076, routed)        1.682     3.891    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X3Y218         LUT6 (Prop_lut6_I4_O)        0.043     3.934 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_32/O
                         net (fo=3, routed)           0.348     4.282    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_32_n_0
    SLICE_X4Y220         LUT6 (Prop_lut6_I3_O)        0.043     4.325 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_12/O
                         net (fo=1, routed)           0.588     4.913    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_12_n_0
    SLICE_X17Y223        LUT6 (Prop_lut6_I5_O)        0.043     4.956 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.956    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_4_n_0
    SLICE_X17Y223        MUXF7 (Prop_muxf7_I1_O)      0.122     5.078 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.078    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1_n_0
    SLICE_X17Y223        MUXF8 (Prop_muxf8_I0_O)      0.045     5.123 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0/O
                         net (fo=1, routed)           0.000     5.123    student_top_inst/Core_cpu/irom_data[29]
    SLICE_X17Y223        FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.136    17.765    student_top_inst/Core_cpu/CLK
    SLICE_X17Y223        FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[29]/C
                         clock pessimism             -0.598    17.168    
                         clock uncertainty           -0.225    16.942    
    SLICE_X17Y223        FDCE (Setup_fdce_C_D)        0.048    16.990    student_top_inst/Core_cpu/IF_ID_INSTR_reg[29]
  -------------------------------------------------------------------
                         required time                         16.990    
                         arrival time                          -5.123    
  -------------------------------------------------------------------
                         slack                                 11.867    

Slack (MET) :             11.877ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/IF_ID_INSTR_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        7.499ns  (logic 1.431ns (19.081%)  route 6.068ns (80.919%))
  Logic Levels:           16  (CARRY4=4 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.235ns = ( 17.765 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.447    -2.386    twin_controller_inst/CLK
    SLICE_X9Y262         FDCE                                         r  twin_controller_inst/sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y262         FDCE (Prop_fdce_C_Q)         0.223    -2.163 r  twin_controller_inst/sw_reg[0]/Q
                         net (fo=3, routed)           0.890    -1.273    twin_controller_inst/virtual_sw[0]
    SLICE_X9Y258         LUT6 (Prop_lut6_I2_O)        0.043    -1.230 f  twin_controller_inst/MEM_WB_MEM_DATA[0]_i_5/O
                         net (fo=1, routed)           0.617    -0.613    student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[0]_0
    SLICE_X13Y256        LUT6 (Prop_lut6_I1_O)        0.043    -0.570 f  student_top_inst/Core_cpu/MEM_WB_MEM_DATA[0]_i_3/O
                         net (fo=1, routed)           0.756     0.186    student_top_inst/Core_cpu/MEM_WB_MEM_DATA[0]_i_3_n_0
    SLICE_X27Y247        LUT6 (Prop_lut6_I3_O)        0.043     0.229 r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA[0]_i_1/O
                         net (fo=3, routed)           0.417     0.646    student_top_inst/Core_cpu/ALU/i__carry__6_i_1_0[0]
    SLICE_X32Y243        LUT5 (Prop_lut5_I2_O)        0.043     0.689 r  student_top_inst/Core_cpu/ALU/i__carry_i_27/O
                         net (fo=1, routed)           0.159     0.849    student_top_inst/Core_cpu/ALU/i__carry_i_27_n_0
    SLICE_X32Y243        LUT6 (Prop_lut6_I0_O)        0.043     0.892 r  student_top_inst/Core_cpu/ALU/i__carry_i_22/O
                         net (fo=1, routed)           0.284     1.176    student_top_inst/Core_cpu/ALU/i__carry_i_22_n_0
    SLICE_X30Y245        LUT6 (Prop_lut6_I3_O)        0.043     1.219 r  student_top_inst/Core_cpu/ALU/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.219    student_top_inst/Core_cpu/ALU_n_201
    SLICE_X30Y245        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     1.478 r  student_top_inst/Core_cpu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.478    student_top_inst/Core_cpu/_inferred__0/i__carry_n_0
    SLICE_X30Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.531 r  student_top_inst/Core_cpu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.531    student_top_inst/Core_cpu/_inferred__0/i__carry__0_n_0
    SLICE_X30Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.584 r  student_top_inst/Core_cpu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.584    student_top_inst/Core_cpu/_inferred__0/i__carry__1_n_0
    SLICE_X30Y248        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.750 f  student_top_inst/Core_cpu/_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.337     2.087    student_top_inst/Core_cpu/ALU/jump_target[13]
    SLICE_X28Y246        LUT6 (Prop_lut6_I2_O)        0.123     2.210 f  student_top_inst/Core_cpu/ALU/IF_ID_PC[13]_i_1/O
                         net (fo=1076, routed)        1.641     3.851    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X5Y218         LUT6 (Prop_lut6_I4_O)        0.043     3.894 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_36/O
                         net (fo=1, routed)           0.355     4.249    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_36_n_0
    SLICE_X5Y218         LUT6 (Prop_lut6_I5_O)        0.043     4.292 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_12/O
                         net (fo=1, routed)           0.611     4.903    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_12_n_0
    SLICE_X9Y225         LUT6 (Prop_lut6_I5_O)        0.043     4.946 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.946    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_4_n_0
    SLICE_X9Y225         MUXF7 (Prop_muxf7_I1_O)      0.122     5.068 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.068    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_1_n_0
    SLICE_X9Y225         MUXF8 (Prop_muxf8_I0_O)      0.045     5.113 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0/O
                         net (fo=1, routed)           0.000     5.113    student_top_inst/Core_cpu/irom_data[27]
    SLICE_X9Y225         FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.136    17.765    student_top_inst/Core_cpu/CLK
    SLICE_X9Y225         FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[27]/C
                         clock pessimism             -0.598    17.168    
                         clock uncertainty           -0.225    16.942    
    SLICE_X9Y225         FDCE (Setup_fdce_C_D)        0.048    16.990    student_top_inst/Core_cpu/IF_ID_INSTR_reg[27]
  -------------------------------------------------------------------
                         required time                         16.990    
                         arrival time                          -5.113    
  -------------------------------------------------------------------
                         slack                                 11.877    

Slack (MET) :             11.981ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/IF_ID_INSTR_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        7.380ns  (logic 1.406ns (19.052%)  route 5.974ns (80.948%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.237ns = ( 17.763 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.447    -2.386    twin_controller_inst/CLK
    SLICE_X9Y262         FDCE                                         r  twin_controller_inst/sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y262         FDCE (Prop_fdce_C_Q)         0.223    -2.163 r  twin_controller_inst/sw_reg[0]/Q
                         net (fo=3, routed)           0.890    -1.273    twin_controller_inst/virtual_sw[0]
    SLICE_X9Y258         LUT6 (Prop_lut6_I2_O)        0.043    -1.230 f  twin_controller_inst/MEM_WB_MEM_DATA[0]_i_5/O
                         net (fo=1, routed)           0.617    -0.613    student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[0]_0
    SLICE_X13Y256        LUT6 (Prop_lut6_I1_O)        0.043    -0.570 f  student_top_inst/Core_cpu/MEM_WB_MEM_DATA[0]_i_3/O
                         net (fo=1, routed)           0.756     0.186    student_top_inst/Core_cpu/MEM_WB_MEM_DATA[0]_i_3_n_0
    SLICE_X27Y247        LUT6 (Prop_lut6_I3_O)        0.043     0.229 r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA[0]_i_1/O
                         net (fo=3, routed)           0.417     0.646    student_top_inst/Core_cpu/ALU/i__carry__6_i_1_0[0]
    SLICE_X32Y243        LUT5 (Prop_lut5_I2_O)        0.043     0.689 r  student_top_inst/Core_cpu/ALU/i__carry_i_27/O
                         net (fo=1, routed)           0.159     0.849    student_top_inst/Core_cpu/ALU/i__carry_i_27_n_0
    SLICE_X32Y243        LUT6 (Prop_lut6_I0_O)        0.043     0.892 r  student_top_inst/Core_cpu/ALU/i__carry_i_22/O
                         net (fo=1, routed)           0.284     1.176    student_top_inst/Core_cpu/ALU/i__carry_i_22_n_0
    SLICE_X30Y245        LUT6 (Prop_lut6_I3_O)        0.043     1.219 r  student_top_inst/Core_cpu/ALU/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.219    student_top_inst/Core_cpu/ALU_n_201
    SLICE_X30Y245        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     1.478 r  student_top_inst/Core_cpu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.478    student_top_inst/Core_cpu/_inferred__0/i__carry_n_0
    SLICE_X30Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.531 r  student_top_inst/Core_cpu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.531    student_top_inst/Core_cpu/_inferred__0/i__carry__0_n_0
    SLICE_X30Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.584 r  student_top_inst/Core_cpu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.584    student_top_inst/Core_cpu/_inferred__0/i__carry__1_n_0
    SLICE_X30Y248        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.750 f  student_top_inst/Core_cpu/_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.337     2.087    student_top_inst/Core_cpu/ALU/jump_target[13]
    SLICE_X28Y246        LUT6 (Prop_lut6_I2_O)        0.123     2.210 f  student_top_inst/Core_cpu/ALU/IF_ID_PC[13]_i_1/O
                         net (fo=1076, routed)        1.155     3.365    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X27Y221        LUT3 (Prop_lut3_I1_O)        0.049     3.414 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_44/O
                         net (fo=4, routed)           0.607     4.021    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_44_n_0
    SLICE_X25Y225        LUT6 (Prop_lut6_I2_O)        0.136     4.157 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[18]_INST_0_i_12/O
                         net (fo=1, routed)           0.453     4.609    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[18]_INST_0_i_12_n_0
    SLICE_X30Y230        LUT6 (Prop_lut6_I2_O)        0.043     4.652 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.298     4.951    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[18]_INST_0_i_3_n_0
    SLICE_X33Y230        LUT6 (Prop_lut6_I3_O)        0.043     4.994 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[18]_INST_0/O
                         net (fo=1, routed)           0.000     4.994    student_top_inst/Core_cpu/irom_data[18]
    SLICE_X33Y230        FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.134    17.763    student_top_inst/Core_cpu/CLK
    SLICE_X33Y230        FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[18]/C
                         clock pessimism             -0.598    17.166    
                         clock uncertainty           -0.225    16.940    
    SLICE_X33Y230        FDCE (Setup_fdce_C_D)        0.034    16.974    student_top_inst/Core_cpu/IF_ID_INSTR_reg[18]
  -------------------------------------------------------------------
                         required time                         16.974    
                         arrival time                          -4.994    
  -------------------------------------------------------------------
                         slack                                 11.981    

Slack (MET) :             12.138ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/IF_ID_INSTR_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        7.295ns  (logic 1.530ns (20.973%)  route 5.765ns (79.027%))
  Logic Levels:           16  (CARRY4=4 LUT4=1 LUT5=1 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.179ns = ( 17.821 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.447    -2.386    twin_controller_inst/CLK
    SLICE_X9Y262         FDCE                                         r  twin_controller_inst/sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y262         FDCE (Prop_fdce_C_Q)         0.223    -2.163 r  twin_controller_inst/sw_reg[0]/Q
                         net (fo=3, routed)           0.890    -1.273    twin_controller_inst/virtual_sw[0]
    SLICE_X9Y258         LUT6 (Prop_lut6_I2_O)        0.043    -1.230 f  twin_controller_inst/MEM_WB_MEM_DATA[0]_i_5/O
                         net (fo=1, routed)           0.617    -0.613    student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[0]_0
    SLICE_X13Y256        LUT6 (Prop_lut6_I1_O)        0.043    -0.570 f  student_top_inst/Core_cpu/MEM_WB_MEM_DATA[0]_i_3/O
                         net (fo=1, routed)           0.756     0.186    student_top_inst/Core_cpu/MEM_WB_MEM_DATA[0]_i_3_n_0
    SLICE_X27Y247        LUT6 (Prop_lut6_I3_O)        0.043     0.229 r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA[0]_i_1/O
                         net (fo=3, routed)           0.417     0.646    student_top_inst/Core_cpu/ALU/i__carry__6_i_1_0[0]
    SLICE_X32Y243        LUT5 (Prop_lut5_I2_O)        0.043     0.689 r  student_top_inst/Core_cpu/ALU/i__carry_i_27/O
                         net (fo=1, routed)           0.159     0.849    student_top_inst/Core_cpu/ALU/i__carry_i_27_n_0
    SLICE_X32Y243        LUT6 (Prop_lut6_I0_O)        0.043     0.892 r  student_top_inst/Core_cpu/ALU/i__carry_i_22/O
                         net (fo=1, routed)           0.284     1.176    student_top_inst/Core_cpu/ALU/i__carry_i_22_n_0
    SLICE_X30Y245        LUT6 (Prop_lut6_I3_O)        0.043     1.219 r  student_top_inst/Core_cpu/ALU/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.219    student_top_inst/Core_cpu/ALU_n_201
    SLICE_X30Y245        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     1.478 r  student_top_inst/Core_cpu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.478    student_top_inst/Core_cpu/_inferred__0/i__carry_n_0
    SLICE_X30Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.531 r  student_top_inst/Core_cpu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.531    student_top_inst/Core_cpu/_inferred__0/i__carry__0_n_0
    SLICE_X30Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.584 r  student_top_inst/Core_cpu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.584    student_top_inst/Core_cpu/_inferred__0/i__carry__1_n_0
    SLICE_X30Y248        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.750 f  student_top_inst/Core_cpu/_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.337     2.087    student_top_inst/Core_cpu/ALU/jump_target[13]
    SLICE_X28Y246        LUT6 (Prop_lut6_I2_O)        0.123     2.210 f  student_top_inst/Core_cpu/ALU/IF_ID_PC[13]_i_1/O
                         net (fo=1076, routed)        1.033     3.242    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X24Y223        LUT4 (Prop_lut4_I1_O)        0.049     3.291 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_27/O
                         net (fo=3, routed)           0.418     3.709    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_27_n_0
    SLICE_X24Y222        LUT6 (Prop_lut6_I0_O)        0.136     3.845 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.853     4.699    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X5Y222         LUT6 (Prop_lut6_I2_O)        0.043     4.742 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.742    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X5Y222         MUXF7 (Prop_muxf7_I1_O)      0.122     4.864 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.864    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X5Y222         MUXF8 (Prop_muxf8_I0_O)      0.045     4.909 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0/O
                         net (fo=1, routed)           0.000     4.909    student_top_inst/Core_cpu/irom_data[28]
    SLICE_X5Y222         FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.192    17.821    student_top_inst/Core_cpu/CLK
    SLICE_X5Y222         FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[28]/C
                         clock pessimism             -0.598    17.224    
                         clock uncertainty           -0.225    16.998    
    SLICE_X5Y222         FDCE (Setup_fdce_C_D)        0.048    17.046    student_top_inst/Core_cpu/IF_ID_INSTR_reg[28]
  -------------------------------------------------------------------
                         required time                         17.046    
                         arrival time                          -4.909    
  -------------------------------------------------------------------
                         slack                                 12.138    

Slack (MET) :             12.306ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/IF_ID_INSTR_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        7.077ns  (logic 1.408ns (19.896%)  route 5.669ns (80.104%))
  Logic Levels:           15  (CARRY4=3 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.229ns = ( 17.771 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.447    -2.386    twin_controller_inst/CLK
    SLICE_X9Y262         FDCE                                         r  twin_controller_inst/sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y262         FDCE (Prop_fdce_C_Q)         0.223    -2.163 r  twin_controller_inst/sw_reg[0]/Q
                         net (fo=3, routed)           0.890    -1.273    twin_controller_inst/virtual_sw[0]
    SLICE_X9Y258         LUT6 (Prop_lut6_I2_O)        0.043    -1.230 f  twin_controller_inst/MEM_WB_MEM_DATA[0]_i_5/O
                         net (fo=1, routed)           0.617    -0.613    student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[0]_0
    SLICE_X13Y256        LUT6 (Prop_lut6_I1_O)        0.043    -0.570 f  student_top_inst/Core_cpu/MEM_WB_MEM_DATA[0]_i_3/O
                         net (fo=1, routed)           0.756     0.186    student_top_inst/Core_cpu/MEM_WB_MEM_DATA[0]_i_3_n_0
    SLICE_X27Y247        LUT6 (Prop_lut6_I3_O)        0.043     0.229 r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA[0]_i_1/O
                         net (fo=3, routed)           0.417     0.646    student_top_inst/Core_cpu/ALU/i__carry__6_i_1_0[0]
    SLICE_X32Y243        LUT5 (Prop_lut5_I2_O)        0.043     0.689 r  student_top_inst/Core_cpu/ALU/i__carry_i_27/O
                         net (fo=1, routed)           0.159     0.849    student_top_inst/Core_cpu/ALU/i__carry_i_27_n_0
    SLICE_X32Y243        LUT6 (Prop_lut6_I0_O)        0.043     0.892 r  student_top_inst/Core_cpu/ALU/i__carry_i_22/O
                         net (fo=1, routed)           0.284     1.176    student_top_inst/Core_cpu/ALU/i__carry_i_22_n_0
    SLICE_X30Y245        LUT6 (Prop_lut6_I3_O)        0.043     1.219 r  student_top_inst/Core_cpu/ALU/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.219    student_top_inst/Core_cpu/ALU_n_201
    SLICE_X30Y245        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     1.478 r  student_top_inst/Core_cpu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.478    student_top_inst/Core_cpu/_inferred__0/i__carry_n_0
    SLICE_X30Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.531 r  student_top_inst/Core_cpu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.531    student_top_inst/Core_cpu/_inferred__0/i__carry__0_n_0
    SLICE_X30Y247        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.642 r  student_top_inst/Core_cpu/_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           0.362     2.003    student_top_inst/Core_cpu/ALU/jump_target[8]
    SLICE_X28Y244        LUT6 (Prop_lut6_I2_O)        0.124     2.127 r  student_top_inst/Core_cpu/ALU/IF_ID_PC[8]_i_1/O
                         net (fo=1074, routed)        1.438     3.566    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X9Y228         LUT5 (Prop_lut5_I4_O)        0.051     3.617 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_44/O
                         net (fo=1, routed)           0.350     3.967    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_44_n_0
    SLICE_X9Y228         LUT6 (Prop_lut6_I3_O)        0.136     4.103 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_15/O
                         net (fo=1, routed)           0.395     4.497    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_15_n_0
    SLICE_X13Y230        LUT6 (Prop_lut6_I5_O)        0.043     4.540 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.540    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_5_n_0
    SLICE_X13Y230        MUXF7 (Prop_muxf7_I0_O)      0.107     4.647 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.647    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2_n_0
    SLICE_X13Y230        MUXF8 (Prop_muxf8_I1_O)      0.043     4.690 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=1, routed)           0.000     4.690    student_top_inst/Core_cpu/irom_data[6]
    SLICE_X13Y230        FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.142    17.771    student_top_inst/Core_cpu/CLK
    SLICE_X13Y230        FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[6]/C
                         clock pessimism             -0.598    17.174    
                         clock uncertainty           -0.225    16.948    
    SLICE_X13Y230        FDCE (Setup_fdce_C_D)        0.048    16.996    student_top_inst/Core_cpu/IF_ID_INSTR_reg[6]
  -------------------------------------------------------------------
                         required time                         16.996    
                         arrival time                          -4.690    
  -------------------------------------------------------------------
                         slack                                 12.306    

Slack (MET) :             12.336ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/IF_ID_INSTR_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        7.019ns  (logic 1.307ns (18.621%)  route 5.712ns (81.379%))
  Logic Levels:           15  (CARRY4=4 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 17.757 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.447    -2.386    twin_controller_inst/CLK
    SLICE_X9Y262         FDCE                                         r  twin_controller_inst/sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y262         FDCE (Prop_fdce_C_Q)         0.223    -2.163 r  twin_controller_inst/sw_reg[0]/Q
                         net (fo=3, routed)           0.890    -1.273    twin_controller_inst/virtual_sw[0]
    SLICE_X9Y258         LUT6 (Prop_lut6_I2_O)        0.043    -1.230 f  twin_controller_inst/MEM_WB_MEM_DATA[0]_i_5/O
                         net (fo=1, routed)           0.617    -0.613    student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[0]_0
    SLICE_X13Y256        LUT6 (Prop_lut6_I1_O)        0.043    -0.570 f  student_top_inst/Core_cpu/MEM_WB_MEM_DATA[0]_i_3/O
                         net (fo=1, routed)           0.756     0.186    student_top_inst/Core_cpu/MEM_WB_MEM_DATA[0]_i_3_n_0
    SLICE_X27Y247        LUT6 (Prop_lut6_I3_O)        0.043     0.229 r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA[0]_i_1/O
                         net (fo=3, routed)           0.417     0.646    student_top_inst/Core_cpu/ALU/i__carry__6_i_1_0[0]
    SLICE_X32Y243        LUT5 (Prop_lut5_I2_O)        0.043     0.689 r  student_top_inst/Core_cpu/ALU/i__carry_i_27/O
                         net (fo=1, routed)           0.159     0.849    student_top_inst/Core_cpu/ALU/i__carry_i_27_n_0
    SLICE_X32Y243        LUT6 (Prop_lut6_I0_O)        0.043     0.892 r  student_top_inst/Core_cpu/ALU/i__carry_i_22/O
                         net (fo=1, routed)           0.284     1.176    student_top_inst/Core_cpu/ALU/i__carry_i_22_n_0
    SLICE_X30Y245        LUT6 (Prop_lut6_I3_O)        0.043     1.219 r  student_top_inst/Core_cpu/ALU/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.219    student_top_inst/Core_cpu/ALU_n_201
    SLICE_X30Y245        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     1.478 r  student_top_inst/Core_cpu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.478    student_top_inst/Core_cpu/_inferred__0/i__carry_n_0
    SLICE_X30Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.531 r  student_top_inst/Core_cpu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.531    student_top_inst/Core_cpu/_inferred__0/i__carry__0_n_0
    SLICE_X30Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.584 r  student_top_inst/Core_cpu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.584    student_top_inst/Core_cpu/_inferred__0/i__carry__1_n_0
    SLICE_X30Y248        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.750 f  student_top_inst/Core_cpu/_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.337     2.087    student_top_inst/Core_cpu/ALU/jump_target[13]
    SLICE_X28Y246        LUT6 (Prop_lut6_I2_O)        0.123     2.210 f  student_top_inst/Core_cpu/ALU/IF_ID_PC[13]_i_1/O
                         net (fo=1076, routed)        1.234     3.444    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X33Y220        LUT6 (Prop_lut6_I4_O)        0.043     3.487 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_21/O
                         net (fo=2, routed)           0.328     3.815    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_21_n_0
    SLICE_X33Y222        LUT6 (Prop_lut6_I0_O)        0.043     3.858 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_7/O
                         net (fo=1, routed)           0.372     4.230    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_7_n_0
    SLICE_X34Y225        LUT6 (Prop_lut6_I5_O)        0.043     4.273 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.317     4.590    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_1_n_0
    SLICE_X32Y225        LUT6 (Prop_lut6_I0_O)        0.043     4.633 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0/O
                         net (fo=1, routed)           0.000     4.633    student_top_inst/Core_cpu/irom_data[23]
    SLICE_X32Y225        FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.128    17.757    student_top_inst/Core_cpu/CLK
    SLICE_X32Y225        FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[23]/C
                         clock pessimism             -0.598    17.160    
                         clock uncertainty           -0.225    16.934    
    SLICE_X32Y225        FDCE (Setup_fdce_C_D)        0.034    16.968    student_top_inst/Core_cpu/IF_ID_INSTR_reg[23]
  -------------------------------------------------------------------
                         required time                         16.968    
                         arrival time                          -4.633    
  -------------------------------------------------------------------
                         slack                                 12.336    

Slack (MET) :             12.341ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/IF_ID_INSTR_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 1.545ns (22.020%)  route 5.471ns (77.980%))
  Logic Levels:           15  (CARRY4=3 LUT5=1 LUT6=9 MUXF7=2)
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.240ns = ( 17.760 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.447    -2.386    twin_controller_inst/CLK
    SLICE_X9Y262         FDCE                                         r  twin_controller_inst/sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y262         FDCE (Prop_fdce_C_Q)         0.223    -2.163 r  twin_controller_inst/sw_reg[0]/Q
                         net (fo=3, routed)           0.890    -1.273    twin_controller_inst/virtual_sw[0]
    SLICE_X9Y258         LUT6 (Prop_lut6_I2_O)        0.043    -1.230 f  twin_controller_inst/MEM_WB_MEM_DATA[0]_i_5/O
                         net (fo=1, routed)           0.617    -0.613    student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[0]_0
    SLICE_X13Y256        LUT6 (Prop_lut6_I1_O)        0.043    -0.570 f  student_top_inst/Core_cpu/MEM_WB_MEM_DATA[0]_i_3/O
                         net (fo=1, routed)           0.756     0.186    student_top_inst/Core_cpu/MEM_WB_MEM_DATA[0]_i_3_n_0
    SLICE_X27Y247        LUT6 (Prop_lut6_I3_O)        0.043     0.229 r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA[0]_i_1/O
                         net (fo=3, routed)           0.417     0.646    student_top_inst/Core_cpu/ALU/i__carry__6_i_1_0[0]
    SLICE_X32Y243        LUT5 (Prop_lut5_I2_O)        0.043     0.689 r  student_top_inst/Core_cpu/ALU/i__carry_i_27/O
                         net (fo=1, routed)           0.159     0.849    student_top_inst/Core_cpu/ALU/i__carry_i_27_n_0
    SLICE_X32Y243        LUT6 (Prop_lut6_I0_O)        0.043     0.892 r  student_top_inst/Core_cpu/ALU/i__carry_i_22/O
                         net (fo=1, routed)           0.284     1.176    student_top_inst/Core_cpu/ALU/i__carry_i_22_n_0
    SLICE_X30Y245        LUT6 (Prop_lut6_I3_O)        0.043     1.219 r  student_top_inst/Core_cpu/ALU/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.219    student_top_inst/Core_cpu/ALU_n_201
    SLICE_X30Y245        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     1.478 r  student_top_inst/Core_cpu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.478    student_top_inst/Core_cpu/_inferred__0/i__carry_n_0
    SLICE_X30Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.531 r  student_top_inst/Core_cpu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.531    student_top_inst/Core_cpu/_inferred__0/i__carry__0_n_0
    SLICE_X30Y247        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.642 f  student_top_inst/Core_cpu/_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           0.362     2.003    student_top_inst/Core_cpu/ALU/jump_target[8]
    SLICE_X28Y244        LUT6 (Prop_lut6_I2_O)        0.124     2.127 f  student_top_inst/Core_cpu/ALU/IF_ID_PC[8]_i_1/O
                         net (fo=1074, routed)        1.045     3.173    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X37Y225        LUT6 (Prop_lut6_I0_O)        0.043     3.216 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_44/O
                         net (fo=1, routed)           0.000     3.216    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_44_n_0
    SLICE_X37Y225        MUXF7 (Prop_muxf7_I1_O)      0.108     3.324 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_18/O
                         net (fo=1, routed)           0.351     3.674    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_18_n_0
    SLICE_X36Y225        LUT6 (Prop_lut6_I5_O)        0.124     3.798 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.798    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_5_n_0
    SLICE_X36Y225        MUXF7 (Prop_muxf7_I0_O)      0.120     3.918 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.589     4.508    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_1_n_0
    SLICE_X34Y228        LUT6 (Prop_lut6_I0_O)        0.122     4.630 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0/O
                         net (fo=1, routed)           0.000     4.630    student_top_inst/Core_cpu/irom_data[14]
    SLICE_X34Y228        FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.131    17.760    student_top_inst/Core_cpu/CLK
    SLICE_X34Y228        FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[14]/C
                         clock pessimism             -0.598    17.163    
                         clock uncertainty           -0.225    16.937    
    SLICE_X34Y228        FDCE (Setup_fdce_C_D)        0.034    16.971    student_top_inst/Core_cpu/IF_ID_INSTR_reg[14]
  -------------------------------------------------------------------
                         required time                         16.971    
                         arrival time                          -4.630    
  -------------------------------------------------------------------
                         slack                                 12.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.156ns (21.250%)  route 0.578ns (78.750%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.653    -0.380    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X26Y252        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y252        FDRE (Prop_fdre_C_Q)         0.100    -0.280 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[21]/Q
                         net (fo=2, routed)           0.226    -0.054    student_top_inst/Core_cpu/cnt_rdata[21]
    SLICE_X25Y252        LUT5 (Prop_lut5_I4_O)        0.028    -0.026 r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA[21]_i_2/O
                         net (fo=1, routed)           0.352     0.327    student_top_inst/Core_cpu/MEM_WB_MEM_DATA[21]_i_2_n_0
    SLICE_X25Y252        LUT6 (Prop_lut6_I5_O)        0.028     0.355 r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA[21]_i_1/O
                         net (fo=3, routed)           0.000     0.355    student_top_inst/Core_cpu/perip_rdata[21]
    SLICE_X25Y252        FDCE                                         r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.878    -0.565    student_top_inst/Core_cpu/CLK
    SLICE_X25Y252        FDCE                                         r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[21]/C
                         clock pessimism              0.484    -0.082    
                         clock uncertainty            0.225     0.144    
    SLICE_X25Y252        FDCE (Hold_fdce_C_D)         0.060     0.204    student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.128ns (17.707%)  route 0.595ns (82.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.673ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.573    -0.460    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X26Y247        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y247        FDRE (Prop_fdre_C_Q)         0.100    -0.360 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[1]/Q
                         net (fo=2, routed)           0.237    -0.122    student_top_inst/Core_cpu/cnt_rdata[1]
    SLICE_X27Y245        LUT6 (Prop_lut6_I4_O)        0.028    -0.094 r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA[1]_i_1/O
                         net (fo=3, routed)           0.357     0.263    student_top_inst/Core_cpu/perip_rdata[1]
    SLICE_X41Y245        FDCE                                         r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.770    -0.673    student_top_inst/Core_cpu/CLK
    SLICE_X41Y245        FDCE                                         r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[1]/C
                         clock pessimism              0.484    -0.190    
                         clock uncertainty            0.225     0.036    
    SLICE_X41Y245        FDCE (Hold_fdce_C_D)         0.038     0.074    student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.128ns (16.792%)  route 0.634ns (83.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.573    -0.460    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X26Y249        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y249        FDRE (Prop_fdre_C_Q)         0.100    -0.360 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[9]/Q
                         net (fo=2, routed)           0.225    -0.134    student_top_inst/Core_cpu/cnt_rdata[9]
    SLICE_X25Y248        LUT6 (Prop_lut6_I1_O)        0.028    -0.106 r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA[9]_i_1/O
                         net (fo=3, routed)           0.409     0.303    student_top_inst/Core_cpu/perip_rdata[9]
    SLICE_X35Y246        FDCE                                         r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.774    -0.669    student_top_inst/Core_cpu/CLK
    SLICE_X35Y246        FDCE                                         r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[9]/C
                         clock pessimism              0.484    -0.186    
                         clock uncertainty            0.225     0.040    
    SLICE_X35Y246        FDCE (Hold_fdce_C_D)         0.041     0.081    student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.303    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.156ns (19.819%)  route 0.631ns (80.181%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.567ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.652    -0.381    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X26Y254        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y254        FDRE (Prop_fdre_C_Q)         0.100    -0.281 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[31]/Q
                         net (fo=2, routed)           0.168    -0.113    student_top_inst/Core_cpu/cnt_rdata[31]
    SLICE_X24Y254        LUT5 (Prop_lut5_I1_O)        0.028    -0.085 r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA[31]_i_4/O
                         net (fo=1, routed)           0.170     0.086    student_top_inst/Core_cpu/MEM_WB_MEM_DATA[31]_i_4_n_0
    SLICE_X25Y253        LUT6 (Prop_lut6_I5_O)        0.028     0.114 r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA[31]_i_1/O
                         net (fo=3, routed)           0.293     0.407    student_top_inst/Core_cpu/perip_rdata[31]
    SLICE_X28Y255        FDCE                                         r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.876    -0.567    student_top_inst/Core_cpu/CLK
    SLICE_X28Y255        FDCE                                         r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[31]/C
                         clock pessimism              0.484    -0.084    
                         clock uncertainty            0.225     0.142    
    SLICE_X28Y255        FDCE (Hold_fdce_C_D)         0.040     0.182    student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.128ns (18.360%)  route 0.569ns (81.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.653    -0.380    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X26Y250        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y250        FDRE (Prop_fdre_C_Q)         0.100    -0.280 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[14]/Q
                         net (fo=2, routed)           0.288     0.008    student_top_inst/Core_cpu/cnt_rdata[14]
    SLICE_X27Y249        LUT6 (Prop_lut6_I1_O)        0.028     0.036 r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA[14]_i_1/O
                         net (fo=3, routed)           0.282     0.318    student_top_inst/Core_cpu/perip_rdata[14]
    SLICE_X23Y247        FDCE                                         r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.781    -0.662    student_top_inst/Core_cpu/CLK
    SLICE_X23Y247        FDCE                                         r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[14]/C
                         clock pessimism              0.484    -0.179    
                         clock uncertainty            0.225     0.047    
    SLICE_X23Y247        FDCE (Hold_fdce_C_D)         0.041     0.088    student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.128ns (16.661%)  route 0.640ns (83.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.673ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.573    -0.460    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X26Y249        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y249        FDRE (Prop_fdre_C_Q)         0.100    -0.360 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[10]/Q
                         net (fo=2, routed)           0.178    -0.181    student_top_inst/Core_cpu/cnt_rdata[10]
    SLICE_X27Y249        LUT6 (Prop_lut6_I1_O)        0.028    -0.153 r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA[10]_i_1/O
                         net (fo=3, routed)           0.462     0.309    student_top_inst/Core_cpu/perip_rdata[10]
    SLICE_X40Y245        FDCE                                         r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.770    -0.673    student_top_inst/Core_cpu/CLK
    SLICE_X40Y245        FDCE                                         r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[10]/C
                         clock pessimism              0.484    -0.190    
                         clock uncertainty            0.225     0.036    
    SLICE_X40Y245        FDCE (Hold_fdce_C_D)         0.038     0.074    student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.128ns (16.617%)  route 0.642ns (83.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.573    -0.460    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X26Y247        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y247        FDRE (Prop_fdre_C_Q)         0.100    -0.360 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/Q
                         net (fo=2, routed)           0.221    -0.138    student_top_inst/Core_cpu/cnt_rdata[3]
    SLICE_X26Y245        LUT6 (Prop_lut6_I2_O)        0.028    -0.110 r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA[3]_i_1/O
                         net (fo=3, routed)           0.421     0.311    student_top_inst/Core_cpu/perip_rdata[3]
    SLICE_X36Y245        FDCE                                         r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.772    -0.671    student_top_inst/Core_cpu/CLK
    SLICE_X36Y245        FDCE                                         r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[3]/C
                         clock pessimism              0.484    -0.188    
                         clock uncertainty            0.225     0.038    
    SLICE_X36Y245        FDCE (Hold_fdce_C_D)         0.038     0.076    student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.156ns (19.329%)  route 0.651ns (80.671%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.567ns
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.653    -0.380    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X26Y252        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y252        FDRE (Prop_fdre_C_Q)         0.100    -0.280 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[23]/Q
                         net (fo=2, routed)           0.172    -0.107    student_top_inst/Core_cpu/cnt_rdata[23]
    SLICE_X27Y254        LUT5 (Prop_lut5_I1_O)        0.028    -0.079 r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA[23]_i_2/O
                         net (fo=1, routed)           0.189     0.109    student_top_inst/Core_cpu/MEM_WB_MEM_DATA[23]_i_2_n_0
    SLICE_X27Y254        LUT6 (Prop_lut6_I5_O)        0.028     0.137 r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA[23]_i_1/O
                         net (fo=3, routed)           0.290     0.428    student_top_inst/Core_cpu/perip_rdata[23]
    SLICE_X28Y256        FDCE                                         r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.876    -0.567    student_top_inst/Core_cpu/CLK
    SLICE_X28Y256        FDCE                                         r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[23]/C
                         clock pessimism              0.484    -0.084    
                         clock uncertainty            0.225     0.142    
    SLICE_X28Y256        FDCE (Hold_fdce_C_D)         0.038     0.180    student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.128ns (16.195%)  route 0.662ns (83.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.573    -0.460    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X26Y248        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y248        FDRE (Prop_fdre_C_Q)         0.100    -0.360 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[6]/Q
                         net (fo=2, routed)           0.286    -0.073    student_top_inst/Core_cpu/cnt_rdata[6]
    SLICE_X24Y248        LUT6 (Prop_lut6_I4_O)        0.028    -0.045 r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA[6]_i_1/O
                         net (fo=3, routed)           0.376     0.331    student_top_inst/Core_cpu/perip_rdata[6]
    SLICE_X32Y246        FDCE                                         r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.774    -0.669    student_top_inst/Core_cpu/CLK
    SLICE_X32Y246        FDCE                                         r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[6]/C
                         clock pessimism              0.484    -0.186    
                         clock uncertainty            0.225     0.040    
    SLICE_X32Y246        FDCE (Hold_fdce_C_D)         0.039     0.079    student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.156ns (19.032%)  route 0.664ns (80.968%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.566ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.652    -0.381    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X26Y253        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y253        FDRE (Prop_fdre_C_Q)         0.100    -0.281 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[26]/Q
                         net (fo=2, routed)           0.231    -0.050    student_top_inst/Core_cpu/cnt_rdata[26]
    SLICE_X24Y253        LUT5 (Prop_lut5_I1_O)        0.028    -0.022 r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA[26]_i_2/O
                         net (fo=1, routed)           0.231     0.209    student_top_inst/Core_cpu/MEM_WB_MEM_DATA[26]_i_2_n_0
    SLICE_X24Y253        LUT6 (Prop_lut6_I5_O)        0.028     0.237 r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA[26]_i_1/O
                         net (fo=3, routed)           0.202     0.439    student_top_inst/Core_cpu/perip_rdata[26]
    SLICE_X25Y254        FDCE                                         r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.877    -0.566    student_top_inst/Core_cpu/CLK
    SLICE_X25Y254        FDCE                                         r  student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[26]/C
                         clock pessimism              0.484    -0.083    
                         clock uncertainty            0.225     0.143    
    SLICE_X25Y254        FDCE (Hold_fdce_C_D)         0.040     0.183    student_top_inst/Core_cpu/MEM_WB_MEM_DATA_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.256    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.211ns  (logic 3.539ns (67.910%)  route 1.672ns (32.090%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.440    -2.393    uart_inst/clk_out1
    SLICE_X21Y267        FDPE                                         r  uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y267        FDPE (Prop_fdpe_C_Q)         0.223    -2.170 r  uart_inst/tx_reg/Q
                         net (fo=1, routed)           1.672    -0.498    o_uart_tx_OBUF
    D17                  OBUF (Prop_obuf_I_O)         3.316     2.818 r  o_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     2.818    o_uart_tx
    D17                                                               r  o_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.159ns  (logic 1.524ns (70.573%)  route 0.635ns (29.427%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.650    -0.383    uart_inst/clk_out1
    SLICE_X21Y267        FDPE                                         r  uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y267        FDPE (Prop_fdpe_C_Q)         0.100    -0.283 r  uart_inst/tx_reg/Q
                         net (fo=1, routed)           0.635     0.353    o_uart_tx_OBUF
    D17                  OBUF (Prop_obuf_I_O)         1.424     1.776 r  o_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.776    o_uart_tx
    D17                                                               r  o_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_pll
  To Clock:  

Max Delay            85 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[33]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.459ns  (logic 2.791ns (24.354%)  route 8.668ns (75.646%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.435    -2.398    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X15Y272        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y272        FDCE (Prop_fdce_C_Q)         0.204    -2.194 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.391    -0.804    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X13Y258        LUT3 (Prop_lut3_I1_O)        0.124    -0.680 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_2/O
                         net (fo=7, routed)           1.251     0.571    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_2_n_0
    SLICE_X8Y255         LUT6 (Prop_lut6_I5_O)        0.043     0.614 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[33]_inst_i_1/O
                         net (fo=2, routed)           6.026     6.641    virtual_seg_OBUF[33]
    AE30                 OBUF (Prop_obuf_I_O)         2.420     9.060 r  virtual_seg_OBUF[33]_inst/O
                         net (fo=0)                   0.000     9.060    virtual_seg[33]
    AE30                                                              r  virtual_seg[33] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.274ns  (logic 2.710ns (24.034%)  route 8.564ns (75.966%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.435    -2.398    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X15Y272        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y272        FDCE (Prop_fdce_C_Q)         0.204    -2.194 f  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          3.088     0.893    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X3Y155         LUT1 (Prop_lut1_I0_O)        0.124     1.017 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[39]_inst_i_1/O
                         net (fo=5, routed)           5.477     6.494    virtual_seg_OBUF[9]
    L16                  OBUF (Prop_obuf_I_O)         2.382     8.876 r  virtual_seg_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.876    virtual_seg[9]
    L16                                                               r  virtual_seg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.975ns  (logic 2.742ns (24.982%)  route 8.233ns (75.018%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.435    -2.398    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X15Y272        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y272        FDCE (Prop_fdce_C_Q)         0.204    -2.194 f  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          3.088     0.893    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X3Y155         LUT1 (Prop_lut1_I0_O)        0.124     1.017 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[39]_inst_i_1/O
                         net (fo=5, routed)           5.146     6.163    virtual_seg_OBUF[9]
    K11                  OBUF (Prop_obuf_I_O)         2.414     8.577 r  virtual_seg_OBUF[19]_inst/O
                         net (fo=0)                   0.000     8.577    virtual_seg[19]
    K11                                                               r  virtual_seg[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.454ns  (logic 2.788ns (26.667%)  route 7.666ns (73.333%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.435    -2.398    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X15Y272        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y272        FDCE (Prop_fdce_C_Q)         0.204    -2.194 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.391    -0.804    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X13Y258        LUT3 (Prop_lut3_I1_O)        0.124    -0.680 f  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_2/O
                         net (fo=7, routed)           0.906     0.226    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_2_n_0
    SLICE_X8Y254         LUT6 (Prop_lut6_I0_O)        0.043     0.269 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[31]_inst_i_1/O
                         net (fo=2, routed)           5.370     5.639    virtual_seg_OBUF[31]
    AJ29                 OBUF (Prop_obuf_I_O)         2.417     8.056 r  virtual_seg_OBUF[31]_inst/O
                         net (fo=0)                   0.000     8.056    virtual_seg[31]
    AJ29                                                              r  virtual_seg[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[34]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.325ns  (logic 2.888ns (27.974%)  route 7.437ns (72.026%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.435    -2.398    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X15Y272        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y272        FDCE (Prop_fdce_C_Q)         0.204    -2.194 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.391    -0.804    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X13Y258        LUT3 (Prop_lut3_I1_O)        0.133    -0.671 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_3/O
                         net (fo=7, routed)           0.819     0.148    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_3_n_0
    SLICE_X9Y256         LUT6 (Prop_lut6_I3_O)        0.136     0.284 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[34]_inst_i_1/O
                         net (fo=2, routed)           5.227     5.511    virtual_seg_OBUF[34]
    AG30                 OBUF (Prop_obuf_I_O)         2.415     7.926 r  virtual_seg_OBUF[34]_inst/O
                         net (fo=0)                   0.000     7.926    virtual_seg[34]
    AG30                                                              r  virtual_seg[34] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.287ns  (logic 2.761ns (26.838%)  route 7.526ns (73.162%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.435    -2.398    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X15Y272        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y272        FDCE (Prop_fdce_C_Q)         0.204    -2.194 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.197    -0.997    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X10Y256        LUT3 (Prop_lut3_I1_O)        0.124    -0.873 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_3/O
                         net (fo=7, routed)           0.933     0.060    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_3_n_0
    SLICE_X8Y255         LUT6 (Prop_lut6_I5_O)        0.043     0.103 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[20]_inst_i_1/O
                         net (fo=2, routed)           5.396     5.499    virtual_seg_OBUF[20]
    AG28                 OBUF (Prop_obuf_I_O)         2.390     7.888 r  virtual_seg_OBUF[20]_inst/O
                         net (fo=0)                   0.000     7.888    virtual_seg[20]
    AG28                                                              r  virtual_seg[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.014ns  (logic 2.781ns (27.770%)  route 7.233ns (72.230%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.435    -2.398    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X15Y272        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y272        FDCE (Prop_fdce_C_Q)         0.204    -2.194 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.197    -0.997    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X10Y256        LUT3 (Prop_lut3_I1_O)        0.124    -0.873 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_3/O
                         net (fo=7, routed)           0.613    -0.260    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_3_n_0
    SLICE_X8Y255         LUT6 (Prop_lut6_I4_O)        0.043    -0.217 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_1/O
                         net (fo=2, routed)           5.422     5.205    virtual_seg_OBUF[26]
    AJ26                 OBUF (Prop_obuf_I_O)         2.410     7.615 r  virtual_seg_OBUF[26]_inst/O
                         net (fo=0)                   0.000     7.615    virtual_seg[26]
    AJ26                                                              r  virtual_seg[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.986ns  (logic 2.849ns (28.526%)  route 7.137ns (71.474%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.435    -2.398    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X15Y272        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y272        FDCE (Prop_fdce_C_Q)         0.204    -2.194 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.197    -0.997    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X10Y256        LUT3 (Prop_lut3_I1_O)        0.132    -0.865 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_4/O
                         net (fo=7, routed)           0.638    -0.227    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_4_n_0
    SLICE_X8Y256         LUT6 (Prop_lut6_I3_O)        0.134    -0.093 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[24]_inst_i_1/O
                         net (fo=2, routed)           5.302     5.209    virtual_seg_OBUF[24]
    AF26                 OBUF (Prop_obuf_I_O)         2.379     7.588 r  virtual_seg_OBUF[24]_inst/O
                         net (fo=0)                   0.000     7.588    virtual_seg[24]
    AF26                                                              r  virtual_seg[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.492ns  (logic 2.755ns (29.029%)  route 6.736ns (70.971%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.435    -2.398    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X15Y272        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y272        FDCE (Prop_fdce_C_Q)         0.204    -2.194 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.197    -0.997    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X10Y256        LUT3 (Prop_lut3_I1_O)        0.124    -0.873 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_3/O
                         net (fo=7, routed)           1.191     0.318    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_3_n_0
    SLICE_X8Y256         LUT6 (Prop_lut6_I5_O)        0.043     0.361 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[23]_inst_i_1/O
                         net (fo=2, routed)           4.348     4.709    virtual_seg_OBUF[23]
    AC26                 OBUF (Prop_obuf_I_O)         2.384     7.093 r  virtual_seg_OBUF[23]_inst/O
                         net (fo=0)                   0.000     7.093    virtual_seg[23]
    AC26                                                              r  virtual_seg[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.418ns  (logic 2.774ns (29.453%)  route 6.644ns (70.547%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.435    -2.398    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X15Y272        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y272        FDCE (Prop_fdce_C_Q)         0.204    -2.194 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.197    -0.997    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X10Y256        LUT3 (Prop_lut3_I1_O)        0.124    -0.873 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_3/O
                         net (fo=7, routed)           0.934     0.061    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_3_n_0
    SLICE_X8Y255         LUT6 (Prop_lut6_I0_O)        0.043     0.104 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[25]_inst_i_1/O
                         net (fo=2, routed)           4.513     4.617    virtual_seg_OBUF[25]
    AH27                 OBUF (Prop_obuf_I_O)         2.403     7.020 r  virtual_seg_OBUF[25]_inst/O
                         net (fo=0)                   0.000     7.020    virtual_seg[25]
    AH27                                                              r  virtual_seg[25] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 student_top_inst/Core_cpu/IF_ID_INSTR_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/CU/rs1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.528ns  (logic 0.214ns (40.514%)  route 0.314ns (59.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.142    -2.229    student_top_inst/Core_cpu/CLK
    SLICE_X26Y239        FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y239        FDCE (Prop_fdce_C_Q)         0.178    -2.051 r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[16]/Q
                         net (fo=2, routed)           0.314    -1.736    student_top_inst/Core_cpu/ALU/ID_EX_IMM_reg[12][16]
    SLICE_X23Y239        LUT6 (Prop_lut6_I0_O)        0.036    -1.700 r  student_top_inst/Core_cpu/ALU/rs1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.700    student_top_inst/Core_cpu/CU/ID_EX_RS1_ADDR_reg[4][1]
    SLICE_X23Y239        LDCE                                         r  student_top_inst/Core_cpu/CU/rs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/IF_ID_INSTR_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/CU/rd_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.675ns  (logic 0.221ns (32.732%)  route 0.454ns (67.268%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.141    -2.230    student_top_inst/Core_cpu/CLK
    SLICE_X35Y241        FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y241        FDCE (Prop_fdce_C_Q)         0.178    -2.052 r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[8]/Q
                         net (fo=2, routed)           0.454    -1.597    student_top_inst/Core_cpu/ALU/ID_EX_IMM_reg[12][8]
    SLICE_X40Y242        LUT5 (Prop_lut5_I3_O)        0.043    -1.554 r  student_top_inst/Core_cpu/ALU/rd_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.554    student_top_inst/Core_cpu/CU/ID_EX_RD_reg[4]_1[1]
    SLICE_X40Y242        LDCE                                         r  student_top_inst/Core_cpu/CU/rd_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/IF_ID_INSTR_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/CU/rs1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.711ns  (logic 0.214ns (30.093%)  route 0.497ns (69.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.149    -2.222    student_top_inst/Core_cpu/CLK
    SLICE_X9Y240         FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y240         FDCE (Prop_fdce_C_Q)         0.178    -2.044 r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[17]/Q
                         net (fo=2, routed)           0.497    -1.546    student_top_inst/Core_cpu/ALU/ID_EX_IMM_reg[12][17]
    SLICE_X24Y240        LUT6 (Prop_lut6_I0_O)        0.036    -1.510 r  student_top_inst/Core_cpu/ALU/rs1_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.510    student_top_inst/Core_cpu/CU/ID_EX_RS1_ADDR_reg[4][2]
    SLICE_X24Y240        LDCE                                         r  student_top_inst/Core_cpu/CU/rs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/IF_ID_INSTR_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/CU/rs2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.893ns  (logic 0.221ns (24.745%)  route 0.672ns (75.255%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.140    -2.231    student_top_inst/Core_cpu/CLK
    SLICE_X32Y239        FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y239        FDCE (Prop_fdce_C_Q)         0.178    -2.053 r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[22]/Q
                         net (fo=3, routed)           0.489    -1.564    student_top_inst/Core_cpu/ALU/ID_EX_IMM_reg[12][22]
    SLICE_X39Y244        LUT4 (Prop_lut4_I1_O)        0.043    -1.521 r  student_top_inst/Core_cpu/ALU/rs2_reg[2]_i_1/O
                         net (fo=1, routed)           0.183    -1.337    student_top_inst/Core_cpu/CU/ID_EX_RS2_ADDR_reg[4][2]
    SLICE_X39Y244        LDCE                                         r  student_top_inst/Core_cpu/CU/rs2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/IF_ID_INSTR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/CU/rs2_reg[4]_rep/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.930ns  (logic 0.222ns (23.868%)  route 0.708ns (76.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.147    -2.224    student_top_inst/Core_cpu/CLK
    SLICE_X11Y238        FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y238        FDCE (Prop_fdce_C_Q)         0.178    -2.046 r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[5]/Q
                         net (fo=28, routed)          0.708    -1.337    student_top_inst/Core_cpu/ALU/ID_EX_IMM_reg[12][5]
    SLICE_X25Y243        LUT4 (Prop_lut4_I2_O)        0.044    -1.293 r  student_top_inst/Core_cpu/ALU/rs2_reg[4]_rep_i_1/O
                         net (fo=1, routed)           0.000    -1.293    student_top_inst/Core_cpu/CU/ID_EX_RS2[31]_i_7
    SLICE_X25Y243        LDCE                                         r  student_top_inst/Core_cpu/CU/rs2_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/IF_ID_INSTR_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/CU/rd_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.956ns  (logic 0.214ns (22.378%)  route 0.742ns (77.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.130    -2.241    student_top_inst/Core_cpu/CLK
    SLICE_X32Y227        FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y227        FDCE (Prop_fdce_C_Q)         0.178    -2.063 r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[4]/Q
                         net (fo=31, routed)          0.580    -1.482    student_top_inst/Core_cpu/ALU/ID_EX_IMM_reg[12][4]
    SLICE_X34Y238        LUT5 (Prop_lut5_I2_O)        0.036    -1.446 r  student_top_inst/Core_cpu/ALU/rd_reg[3]_i_1/O
                         net (fo=1, routed)           0.162    -1.284    student_top_inst/Core_cpu/CU/ID_EX_RD_reg[4]_1[3]
    SLICE_X34Y239        LDCE                                         r  student_top_inst/Core_cpu/CU/rd_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/IF_ID_INSTR_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/CU/rs2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.966ns  (logic 0.222ns (22.982%)  route 0.744ns (77.018%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.135    -2.236    student_top_inst/Core_cpu/CLK
    SLICE_X28Y231        FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y231        FDCE (Prop_fdce_C_Q)         0.178    -2.058 r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[20]/Q
                         net (fo=4, routed)           0.744    -1.314    student_top_inst/Core_cpu/ALU/ID_EX_IMM_reg[12][20]
    SLICE_X36Y244        LUT4 (Prop_lut4_I1_O)        0.044    -1.270 r  student_top_inst/Core_cpu/ALU/rs2_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.270    student_top_inst/Core_cpu/CU/ID_EX_RS2_ADDR_reg[4][0]
    SLICE_X36Y244        LDCE                                         r  student_top_inst/Core_cpu/CU/rs2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/IF_ID_INSTR_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/CU/rs2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.975ns  (logic 0.214ns (21.950%)  route 0.761ns (78.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.128    -2.243    student_top_inst/Core_cpu/CLK
    SLICE_X32Y225        FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y225        FDCE (Prop_fdce_C_Q)         0.178    -2.065 r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[23]/Q
                         net (fo=4, routed)           0.761    -1.304    student_top_inst/Core_cpu/ALU/ID_EX_IMM_reg[12][23]
    SLICE_X34Y243        LUT4 (Prop_lut4_I1_O)        0.036    -1.268 r  student_top_inst/Core_cpu/ALU/rs2_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -1.268    student_top_inst/Core_cpu/CU/ID_EX_RS2_ADDR_reg[4][3]
    SLICE_X34Y243        LDCE                                         r  student_top_inst/Core_cpu/CU/rs2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/IF_ID_INSTR_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/CU/rs2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.005ns  (logic 0.214ns (21.291%)  route 0.791ns (78.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.128    -2.243    student_top_inst/Core_cpu/CLK
    SLICE_X33Y224        FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y224        FDCE (Prop_fdce_C_Q)         0.178    -2.065 r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[21]/Q
                         net (fo=3, routed)           0.791    -1.273    student_top_inst/Core_cpu/ALU/ID_EX_IMM_reg[12][21]
    SLICE_X39Y244        LUT4 (Prop_lut4_I1_O)        0.036    -1.237 r  student_top_inst/Core_cpu/ALU/rs2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.237    student_top_inst/Core_cpu/CU/ID_EX_RS2_ADDR_reg[4][1]
    SLICE_X39Y244        LDCE                                         r  student_top_inst/Core_cpu/CU/rs2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/IF_ID_INSTR_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/CU/rs1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.054ns  (logic 0.214ns (20.305%)  route 0.840ns (79.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.134    -2.237    student_top_inst/Core_cpu/CLK
    SLICE_X33Y230        FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y230        FDCE (Prop_fdce_C_Q)         0.178    -2.059 r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[18]/Q
                         net (fo=2, routed)           0.503    -1.555    student_top_inst/Core_cpu/ALU/ID_EX_IMM_reg[12][18]
    SLICE_X26Y240        LUT6 (Prop_lut6_I0_O)        0.036    -1.519 r  student_top_inst/Core_cpu/ALU/rs1_reg[3]_i_1/O
                         net (fo=1, routed)           0.337    -1.183    student_top_inst/Core_cpu/CU/ID_EX_RS1_ADDR_reg[4][3]
    SLICE_X25Y240        LDCE                                         r  student_top_inst/Core_cpu/CU/rs1_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pll_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 0.030ns (1.484%)  route 1.992ns (98.516%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll fall edge)
                                                     10.000    10.000 f  
    AD12                                              0.000    10.000 f  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470    10.470 f  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554    11.024    pll_inst/inst/clk_in1_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.524     7.500 f  pll_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.027     8.527    pll_inst/inst/clkfbout_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     8.557 f  pll_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.965     9.522    pll_inst/inst/clkfbout_buf_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  pll_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pll_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.712ns  (logic 0.083ns (2.236%)  route 3.629ns (97.764%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clkfbout_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.626    -1.745    pll_inst/inst/clkfbout_buf_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  pll_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_pll

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_uart_rx
                            (input port)
  Destination:            uart_inst/rx_d0_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.923ns  (logic 1.533ns (52.445%)  route 1.390ns (47.555%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  i_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    i_uart_rx
    D18                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  i_uart_rx_IBUF_inst/O
                         net (fo=1, routed)           1.390     2.923    uart_inst/i_uart_rx_IBUF
    SLICE_X27Y270        FDPE                                         r  uart_inst/rx_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.265    -2.106    uart_inst/clk_out1
    SLICE_X27Y270        FDPE                                         r  uart_inst/rx_d0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_uart_rx
                            (input port)
  Destination:            uart_inst/rx_d0_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.458ns (36.887%)  route 0.783ns (63.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.577ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  i_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    i_uart_rx
    D18                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  i_uart_rx_IBUF_inst/O
                         net (fo=1, routed)           0.783     1.241    uart_inst/i_uart_rx_IBUF
    SLICE_X27Y270        FDPE                                         r  uart_inst/rx_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.866    -0.577    uart_inst/clk_out1
    SLICE_X27Y270        FDPE                                         r  uart_inst/rx_d0_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_pll

Max Delay           424 Endpoints
Min Delay           424 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 student_top_inst/Core_cpu/CU/rs1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/IF_ID_INSTR_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.257ns  (logic 1.432ns (9.386%)  route 13.825ns (90.614%))
  Logic Levels:           14  (CARRY4=2 LDCE=1 LUT2=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y240        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/CU/rs1_reg[3]/G
    SLICE_X25Y240        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  student_top_inst/Core_cpu/CU/rs1_reg[3]/Q
                         net (fo=260, routed)         8.112     8.405    student_top_inst/Core_cpu/RF/ID_EX_RS1_reg[0]_i_3_0[3]
    SLICE_X71Y238        LUT6 (Prop_lut6_I2_O)        0.043     8.448 r  student_top_inst/Core_cpu/RF/ID_EX_RS1[10]_i_8/O
                         net (fo=1, routed)           0.000     8.448    student_top_inst/Core_cpu/RF/ID_EX_RS1[10]_i_8_n_0
    SLICE_X71Y238        MUXF7 (Prop_muxf7_I1_O)      0.108     8.556 r  student_top_inst/Core_cpu/RF/ID_EX_RS1_reg[10]_i_3/O
                         net (fo=1, routed)           0.622     9.178    student_top_inst/Core_cpu/RF/ID_EX_RS1_reg[10]_i_3_n_0
    SLICE_X68Y242        LUT6 (Prop_lut6_I0_O)        0.124     9.302 r  student_top_inst/Core_cpu/RF/ID_EX_RS1[10]_i_2/O
                         net (fo=2, routed)           1.392    10.693    student_top_inst/Core_cpu/CU/i__carry__1_i_2
    SLICE_X34Y244        LUT2 (Prop_lut2_I1_O)        0.043    10.736 r  student_top_inst/Core_cpu/CU/i__carry__1_i_11/O
                         net (fo=1, routed)           0.441    11.177    student_top_inst/Core_cpu/ALU/_inferred__0/i__carry__1_1
    SLICE_X30Y247        LUT6 (Prop_lut6_I2_O)        0.043    11.220 r  student_top_inst/Core_cpu/ALU/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.220    student_top_inst/Core_cpu/ALU_n_231
    SLICE_X30Y247        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    11.415 r  student_top_inst/Core_cpu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.415    student_top_inst/Core_cpu/_inferred__0/i__carry__1_n_0
    SLICE_X30Y248        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.581 f  student_top_inst/Core_cpu/_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.337    11.918    student_top_inst/Core_cpu/ALU/jump_target[13]
    SLICE_X28Y246        LUT6 (Prop_lut6_I2_O)        0.123    12.041 f  student_top_inst/Core_cpu/ALU/IF_ID_PC[13]_i_1/O
                         net (fo=1076, routed)        1.681    13.722    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X3Y218         LUT6 (Prop_lut6_I3_O)        0.043    13.765 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_49/O
                         net (fo=2, routed)           0.355    14.119    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_49_n_0
    SLICE_X3Y217         LUT6 (Prop_lut6_I0_O)        0.043    14.162 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_7/O
                         net (fo=1, routed)           0.887    15.049    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_7_n_0
    SLICE_X21Y224        LUT5 (Prop_lut5_I0_O)        0.043    15.092 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    15.092    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_3_n_0
    SLICE_X21Y224        MUXF7 (Prop_muxf7_I0_O)      0.120    15.212 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    15.212    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_1_n_0
    SLICE_X21Y224        MUXF8 (Prop_muxf8_I0_O)      0.045    15.257 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0/O
                         net (fo=1, routed)           0.000    15.257    student_top_inst/Core_cpu/irom_data[31]
    SLICE_X21Y224        FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.134    -2.237    student_top_inst/Core_cpu/CLK
    SLICE_X21Y224        FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[31]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/CU/rs1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/IF_ID_INSTR_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.179ns  (logic 1.310ns (8.630%)  route 13.869ns (91.370%))
  Logic Levels:           13  (CARRY4=2 LDCE=1 LUT2=1 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y240        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/CU/rs1_reg[3]/G
    SLICE_X25Y240        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  student_top_inst/Core_cpu/CU/rs1_reg[3]/Q
                         net (fo=260, routed)         8.112     8.405    student_top_inst/Core_cpu/RF/ID_EX_RS1_reg[0]_i_3_0[3]
    SLICE_X71Y238        LUT6 (Prop_lut6_I2_O)        0.043     8.448 r  student_top_inst/Core_cpu/RF/ID_EX_RS1[10]_i_8/O
                         net (fo=1, routed)           0.000     8.448    student_top_inst/Core_cpu/RF/ID_EX_RS1[10]_i_8_n_0
    SLICE_X71Y238        MUXF7 (Prop_muxf7_I1_O)      0.108     8.556 r  student_top_inst/Core_cpu/RF/ID_EX_RS1_reg[10]_i_3/O
                         net (fo=1, routed)           0.622     9.178    student_top_inst/Core_cpu/RF/ID_EX_RS1_reg[10]_i_3_n_0
    SLICE_X68Y242        LUT6 (Prop_lut6_I0_O)        0.124     9.302 r  student_top_inst/Core_cpu/RF/ID_EX_RS1[10]_i_2/O
                         net (fo=2, routed)           1.392    10.693    student_top_inst/Core_cpu/CU/i__carry__1_i_2
    SLICE_X34Y244        LUT2 (Prop_lut2_I1_O)        0.043    10.736 r  student_top_inst/Core_cpu/CU/i__carry__1_i_11/O
                         net (fo=1, routed)           0.441    11.177    student_top_inst/Core_cpu/ALU/_inferred__0/i__carry__1_1
    SLICE_X30Y247        LUT6 (Prop_lut6_I2_O)        0.043    11.220 r  student_top_inst/Core_cpu/ALU/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.220    student_top_inst/Core_cpu/ALU_n_231
    SLICE_X30Y247        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    11.415 r  student_top_inst/Core_cpu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.415    student_top_inst/Core_cpu/_inferred__0/i__carry__1_n_0
    SLICE_X30Y248        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.581 f  student_top_inst/Core_cpu/_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.337    11.918    student_top_inst/Core_cpu/ALU/jump_target[13]
    SLICE_X28Y246        LUT6 (Prop_lut6_I2_O)        0.123    12.041 f  student_top_inst/Core_cpu/ALU/IF_ID_PC[13]_i_1/O
                         net (fo=1076, routed)        1.681    13.722    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X3Y218         LUT6 (Prop_lut6_I3_O)        0.043    13.765 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_49/O
                         net (fo=2, routed)           0.441    14.206    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_49_n_0
    SLICE_X4Y218         LUT6 (Prop_lut6_I0_O)        0.043    14.249 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_14/O
                         net (fo=1, routed)           0.560    14.808    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_14_n_0
    SLICE_X7Y222         LUT6 (Prop_lut6_I0_O)        0.043    14.851 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_4/O
                         net (fo=1, routed)           0.285    15.136    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_4_n_0
    SLICE_X9Y222         LUT6 (Prop_lut6_I5_O)        0.043    15.179 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0/O
                         net (fo=1, routed)           0.000    15.179    student_top_inst/Core_cpu/irom_data[30]
    SLICE_X9Y222         FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.138    -2.233    student_top_inst/Core_cpu/CLK
    SLICE_X9Y222         FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[30]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/CU/rs1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/IF_ID_INSTR_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.017ns  (logic 1.432ns (9.536%)  route 13.585ns (90.464%))
  Logic Levels:           14  (CARRY4=2 LDCE=1 LUT2=1 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y240        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/CU/rs1_reg[3]/G
    SLICE_X25Y240        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  student_top_inst/Core_cpu/CU/rs1_reg[3]/Q
                         net (fo=260, routed)         8.112     8.405    student_top_inst/Core_cpu/RF/ID_EX_RS1_reg[0]_i_3_0[3]
    SLICE_X71Y238        LUT6 (Prop_lut6_I2_O)        0.043     8.448 r  student_top_inst/Core_cpu/RF/ID_EX_RS1[10]_i_8/O
                         net (fo=1, routed)           0.000     8.448    student_top_inst/Core_cpu/RF/ID_EX_RS1[10]_i_8_n_0
    SLICE_X71Y238        MUXF7 (Prop_muxf7_I1_O)      0.108     8.556 r  student_top_inst/Core_cpu/RF/ID_EX_RS1_reg[10]_i_3/O
                         net (fo=1, routed)           0.622     9.178    student_top_inst/Core_cpu/RF/ID_EX_RS1_reg[10]_i_3_n_0
    SLICE_X68Y242        LUT6 (Prop_lut6_I0_O)        0.124     9.302 r  student_top_inst/Core_cpu/RF/ID_EX_RS1[10]_i_2/O
                         net (fo=2, routed)           1.392    10.693    student_top_inst/Core_cpu/CU/i__carry__1_i_2
    SLICE_X34Y244        LUT2 (Prop_lut2_I1_O)        0.043    10.736 r  student_top_inst/Core_cpu/CU/i__carry__1_i_11/O
                         net (fo=1, routed)           0.441    11.177    student_top_inst/Core_cpu/ALU/_inferred__0/i__carry__1_1
    SLICE_X30Y247        LUT6 (Prop_lut6_I2_O)        0.043    11.220 r  student_top_inst/Core_cpu/ALU/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.220    student_top_inst/Core_cpu/ALU_n_231
    SLICE_X30Y247        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    11.415 r  student_top_inst/Core_cpu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.415    student_top_inst/Core_cpu/_inferred__0/i__carry__1_n_0
    SLICE_X30Y248        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.581 f  student_top_inst/Core_cpu/_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.337    11.918    student_top_inst/Core_cpu/ALU/jump_target[13]
    SLICE_X28Y246        LUT6 (Prop_lut6_I2_O)        0.123    12.041 f  student_top_inst/Core_cpu/ALU/IF_ID_PC[13]_i_1/O
                         net (fo=1076, routed)        1.595    13.636    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X5Y219         LUT6 (Prop_lut6_I4_O)        0.043    13.679 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_25/O
                         net (fo=1, routed)           0.346    14.026    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_25_n_0
    SLICE_X5Y219         LUT6 (Prop_lut6_I1_O)        0.043    14.069 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_9/O
                         net (fo=1, routed)           0.740    14.809    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_9_n_0
    SLICE_X24Y221        LUT6 (Prop_lut6_I5_O)        0.043    14.852 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    14.852    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_3_n_0
    SLICE_X24Y221        MUXF7 (Prop_muxf7_I0_O)      0.120    14.972 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    14.972    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X24Y221        MUXF8 (Prop_muxf8_I0_O)      0.045    15.017 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=1, routed)           0.000    15.017    student_top_inst/Core_cpu/irom_data[26]
    SLICE_X24Y221        FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.133    -2.238    student_top_inst/Core_cpu/CLK
    SLICE_X24Y221        FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[26]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/CU/rs1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/IF_ID_INSTR_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.955ns  (logic 1.434ns (9.589%)  route 13.521ns (90.411%))
  Logic Levels:           14  (CARRY4=2 LDCE=1 LUT2=1 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y240        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/CU/rs1_reg[3]/G
    SLICE_X25Y240        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  student_top_inst/Core_cpu/CU/rs1_reg[3]/Q
                         net (fo=260, routed)         8.112     8.405    student_top_inst/Core_cpu/RF/ID_EX_RS1_reg[0]_i_3_0[3]
    SLICE_X71Y238        LUT6 (Prop_lut6_I2_O)        0.043     8.448 r  student_top_inst/Core_cpu/RF/ID_EX_RS1[10]_i_8/O
                         net (fo=1, routed)           0.000     8.448    student_top_inst/Core_cpu/RF/ID_EX_RS1[10]_i_8_n_0
    SLICE_X71Y238        MUXF7 (Prop_muxf7_I1_O)      0.108     8.556 r  student_top_inst/Core_cpu/RF/ID_EX_RS1_reg[10]_i_3/O
                         net (fo=1, routed)           0.622     9.178    student_top_inst/Core_cpu/RF/ID_EX_RS1_reg[10]_i_3_n_0
    SLICE_X68Y242        LUT6 (Prop_lut6_I0_O)        0.124     9.302 r  student_top_inst/Core_cpu/RF/ID_EX_RS1[10]_i_2/O
                         net (fo=2, routed)           1.392    10.693    student_top_inst/Core_cpu/CU/i__carry__1_i_2
    SLICE_X34Y244        LUT2 (Prop_lut2_I1_O)        0.043    10.736 r  student_top_inst/Core_cpu/CU/i__carry__1_i_11/O
                         net (fo=1, routed)           0.441    11.177    student_top_inst/Core_cpu/ALU/_inferred__0/i__carry__1_1
    SLICE_X30Y247        LUT6 (Prop_lut6_I2_O)        0.043    11.220 r  student_top_inst/Core_cpu/ALU/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.220    student_top_inst/Core_cpu/ALU_n_231
    SLICE_X30Y247        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    11.415 r  student_top_inst/Core_cpu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.415    student_top_inst/Core_cpu/_inferred__0/i__carry__1_n_0
    SLICE_X30Y248        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.581 f  student_top_inst/Core_cpu/_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.337    11.918    student_top_inst/Core_cpu/ALU/jump_target[13]
    SLICE_X28Y246        LUT6 (Prop_lut6_I2_O)        0.123    12.041 f  student_top_inst/Core_cpu/ALU/IF_ID_PC[13]_i_1/O
                         net (fo=1076, routed)        1.682    13.723    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X3Y218         LUT6 (Prop_lut6_I4_O)        0.043    13.766 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_32/O
                         net (fo=3, routed)           0.348    14.114    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_32_n_0
    SLICE_X4Y220         LUT6 (Prop_lut6_I3_O)        0.043    14.157 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_12/O
                         net (fo=1, routed)           0.588    14.745    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_12_n_0
    SLICE_X17Y223        LUT6 (Prop_lut6_I5_O)        0.043    14.788 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    14.788    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_4_n_0
    SLICE_X17Y223        MUXF7 (Prop_muxf7_I1_O)      0.122    14.910 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    14.910    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1_n_0
    SLICE_X17Y223        MUXF8 (Prop_muxf8_I0_O)      0.045    14.955 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0/O
                         net (fo=1, routed)           0.000    14.955    student_top_inst/Core_cpu/irom_data[29]
    SLICE_X17Y223        FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.136    -2.235    student_top_inst/Core_cpu/CLK
    SLICE_X17Y223        FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[29]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/CU/rs1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/IF_ID_INSTR_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.945ns  (logic 1.434ns (9.595%)  route 13.511ns (90.405%))
  Logic Levels:           14  (CARRY4=2 LDCE=1 LUT2=1 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y240        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/CU/rs1_reg[3]/G
    SLICE_X25Y240        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  student_top_inst/Core_cpu/CU/rs1_reg[3]/Q
                         net (fo=260, routed)         8.112     8.405    student_top_inst/Core_cpu/RF/ID_EX_RS1_reg[0]_i_3_0[3]
    SLICE_X71Y238        LUT6 (Prop_lut6_I2_O)        0.043     8.448 r  student_top_inst/Core_cpu/RF/ID_EX_RS1[10]_i_8/O
                         net (fo=1, routed)           0.000     8.448    student_top_inst/Core_cpu/RF/ID_EX_RS1[10]_i_8_n_0
    SLICE_X71Y238        MUXF7 (Prop_muxf7_I1_O)      0.108     8.556 r  student_top_inst/Core_cpu/RF/ID_EX_RS1_reg[10]_i_3/O
                         net (fo=1, routed)           0.622     9.178    student_top_inst/Core_cpu/RF/ID_EX_RS1_reg[10]_i_3_n_0
    SLICE_X68Y242        LUT6 (Prop_lut6_I0_O)        0.124     9.302 r  student_top_inst/Core_cpu/RF/ID_EX_RS1[10]_i_2/O
                         net (fo=2, routed)           1.392    10.693    student_top_inst/Core_cpu/CU/i__carry__1_i_2
    SLICE_X34Y244        LUT2 (Prop_lut2_I1_O)        0.043    10.736 r  student_top_inst/Core_cpu/CU/i__carry__1_i_11/O
                         net (fo=1, routed)           0.441    11.177    student_top_inst/Core_cpu/ALU/_inferred__0/i__carry__1_1
    SLICE_X30Y247        LUT6 (Prop_lut6_I2_O)        0.043    11.220 r  student_top_inst/Core_cpu/ALU/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.220    student_top_inst/Core_cpu/ALU_n_231
    SLICE_X30Y247        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    11.415 r  student_top_inst/Core_cpu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.415    student_top_inst/Core_cpu/_inferred__0/i__carry__1_n_0
    SLICE_X30Y248        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.581 f  student_top_inst/Core_cpu/_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.337    11.918    student_top_inst/Core_cpu/ALU/jump_target[13]
    SLICE_X28Y246        LUT6 (Prop_lut6_I2_O)        0.123    12.041 f  student_top_inst/Core_cpu/ALU/IF_ID_PC[13]_i_1/O
                         net (fo=1076, routed)        1.641    13.682    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X5Y218         LUT6 (Prop_lut6_I4_O)        0.043    13.725 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_36/O
                         net (fo=1, routed)           0.355    14.080    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_36_n_0
    SLICE_X5Y218         LUT6 (Prop_lut6_I5_O)        0.043    14.123 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_12/O
                         net (fo=1, routed)           0.611    14.735    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_12_n_0
    SLICE_X9Y225         LUT6 (Prop_lut6_I5_O)        0.043    14.778 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    14.778    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_4_n_0
    SLICE_X9Y225         MUXF7 (Prop_muxf7_I1_O)      0.122    14.900 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    14.900    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_1_n_0
    SLICE_X9Y225         MUXF8 (Prop_muxf8_I0_O)      0.045    14.945 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0/O
                         net (fo=1, routed)           0.000    14.945    student_top_inst/Core_cpu/irom_data[27]
    SLICE_X9Y225         FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.136    -2.235    student_top_inst/Core_cpu/CLK
    SLICE_X9Y225         FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[27]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/CU/rs1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/IF_ID_INSTR_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.825ns  (logic 1.409ns (9.504%)  route 13.416ns (90.496%))
  Logic Levels:           13  (CARRY4=2 LDCE=1 LUT2=1 LUT3=1 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y240        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/CU/rs1_reg[3]/G
    SLICE_X25Y240        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  student_top_inst/Core_cpu/CU/rs1_reg[3]/Q
                         net (fo=260, routed)         8.112     8.405    student_top_inst/Core_cpu/RF/ID_EX_RS1_reg[0]_i_3_0[3]
    SLICE_X71Y238        LUT6 (Prop_lut6_I2_O)        0.043     8.448 r  student_top_inst/Core_cpu/RF/ID_EX_RS1[10]_i_8/O
                         net (fo=1, routed)           0.000     8.448    student_top_inst/Core_cpu/RF/ID_EX_RS1[10]_i_8_n_0
    SLICE_X71Y238        MUXF7 (Prop_muxf7_I1_O)      0.108     8.556 r  student_top_inst/Core_cpu/RF/ID_EX_RS1_reg[10]_i_3/O
                         net (fo=1, routed)           0.622     9.178    student_top_inst/Core_cpu/RF/ID_EX_RS1_reg[10]_i_3_n_0
    SLICE_X68Y242        LUT6 (Prop_lut6_I0_O)        0.124     9.302 r  student_top_inst/Core_cpu/RF/ID_EX_RS1[10]_i_2/O
                         net (fo=2, routed)           1.392    10.693    student_top_inst/Core_cpu/CU/i__carry__1_i_2
    SLICE_X34Y244        LUT2 (Prop_lut2_I1_O)        0.043    10.736 r  student_top_inst/Core_cpu/CU/i__carry__1_i_11/O
                         net (fo=1, routed)           0.441    11.177    student_top_inst/Core_cpu/ALU/_inferred__0/i__carry__1_1
    SLICE_X30Y247        LUT6 (Prop_lut6_I2_O)        0.043    11.220 r  student_top_inst/Core_cpu/ALU/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.220    student_top_inst/Core_cpu/ALU_n_231
    SLICE_X30Y247        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    11.415 r  student_top_inst/Core_cpu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.415    student_top_inst/Core_cpu/_inferred__0/i__carry__1_n_0
    SLICE_X30Y248        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.581 f  student_top_inst/Core_cpu/_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.337    11.918    student_top_inst/Core_cpu/ALU/jump_target[13]
    SLICE_X28Y246        LUT6 (Prop_lut6_I2_O)        0.123    12.041 f  student_top_inst/Core_cpu/ALU/IF_ID_PC[13]_i_1/O
                         net (fo=1076, routed)        1.155    13.196    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X27Y221        LUT3 (Prop_lut3_I1_O)        0.049    13.245 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_44/O
                         net (fo=4, routed)           0.607    13.852    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_44_n_0
    SLICE_X25Y225        LUT6 (Prop_lut6_I2_O)        0.136    13.988 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[18]_INST_0_i_12/O
                         net (fo=1, routed)           0.453    14.441    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[18]_INST_0_i_12_n_0
    SLICE_X30Y230        LUT6 (Prop_lut6_I2_O)        0.043    14.484 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.298    14.782    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[18]_INST_0_i_3_n_0
    SLICE_X33Y230        LUT6 (Prop_lut6_I3_O)        0.043    14.825 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[18]_INST_0/O
                         net (fo=1, routed)           0.000    14.825    student_top_inst/Core_cpu/irom_data[18]
    SLICE_X33Y230        FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.134    -2.237    student_top_inst/Core_cpu/CLK
    SLICE_X33Y230        FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[18]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/CU/rs1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/IF_ID_INSTR_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.740ns  (logic 1.533ns (10.400%)  route 13.207ns (89.600%))
  Logic Levels:           14  (CARRY4=2 LDCE=1 LUT2=1 LUT4=1 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y240        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/CU/rs1_reg[3]/G
    SLICE_X25Y240        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  student_top_inst/Core_cpu/CU/rs1_reg[3]/Q
                         net (fo=260, routed)         8.112     8.405    student_top_inst/Core_cpu/RF/ID_EX_RS1_reg[0]_i_3_0[3]
    SLICE_X71Y238        LUT6 (Prop_lut6_I2_O)        0.043     8.448 r  student_top_inst/Core_cpu/RF/ID_EX_RS1[10]_i_8/O
                         net (fo=1, routed)           0.000     8.448    student_top_inst/Core_cpu/RF/ID_EX_RS1[10]_i_8_n_0
    SLICE_X71Y238        MUXF7 (Prop_muxf7_I1_O)      0.108     8.556 r  student_top_inst/Core_cpu/RF/ID_EX_RS1_reg[10]_i_3/O
                         net (fo=1, routed)           0.622     9.178    student_top_inst/Core_cpu/RF/ID_EX_RS1_reg[10]_i_3_n_0
    SLICE_X68Y242        LUT6 (Prop_lut6_I0_O)        0.124     9.302 r  student_top_inst/Core_cpu/RF/ID_EX_RS1[10]_i_2/O
                         net (fo=2, routed)           1.392    10.693    student_top_inst/Core_cpu/CU/i__carry__1_i_2
    SLICE_X34Y244        LUT2 (Prop_lut2_I1_O)        0.043    10.736 r  student_top_inst/Core_cpu/CU/i__carry__1_i_11/O
                         net (fo=1, routed)           0.441    11.177    student_top_inst/Core_cpu/ALU/_inferred__0/i__carry__1_1
    SLICE_X30Y247        LUT6 (Prop_lut6_I2_O)        0.043    11.220 r  student_top_inst/Core_cpu/ALU/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.220    student_top_inst/Core_cpu/ALU_n_231
    SLICE_X30Y247        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    11.415 r  student_top_inst/Core_cpu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.415    student_top_inst/Core_cpu/_inferred__0/i__carry__1_n_0
    SLICE_X30Y248        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.581 f  student_top_inst/Core_cpu/_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.337    11.918    student_top_inst/Core_cpu/ALU/jump_target[13]
    SLICE_X28Y246        LUT6 (Prop_lut6_I2_O)        0.123    12.041 f  student_top_inst/Core_cpu/ALU/IF_ID_PC[13]_i_1/O
                         net (fo=1076, routed)        1.033    13.074    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X24Y223        LUT4 (Prop_lut4_I1_O)        0.049    13.123 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_27/O
                         net (fo=3, routed)           0.418    13.541    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_27_n_0
    SLICE_X24Y222        LUT6 (Prop_lut6_I0_O)        0.136    13.677 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.853    14.530    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_11_n_0
    SLICE_X5Y222         LUT6 (Prop_lut6_I2_O)        0.043    14.573 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    14.573    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_4_n_0
    SLICE_X5Y222         MUXF7 (Prop_muxf7_I1_O)      0.122    14.695 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    14.695    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X5Y222         MUXF8 (Prop_muxf8_I0_O)      0.045    14.740 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0/O
                         net (fo=1, routed)           0.000    14.740    student_top_inst/Core_cpu/irom_data[28]
    SLICE_X5Y222         FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.192    -2.179    student_top_inst/Core_cpu/CLK
    SLICE_X5Y222         FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[28]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/CU/rs1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/IF_ID_INSTR_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.464ns  (logic 1.310ns (9.057%)  route 13.154ns (90.943%))
  Logic Levels:           13  (CARRY4=2 LDCE=1 LUT2=1 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y240        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/CU/rs1_reg[3]/G
    SLICE_X25Y240        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  student_top_inst/Core_cpu/CU/rs1_reg[3]/Q
                         net (fo=260, routed)         8.112     8.405    student_top_inst/Core_cpu/RF/ID_EX_RS1_reg[0]_i_3_0[3]
    SLICE_X71Y238        LUT6 (Prop_lut6_I2_O)        0.043     8.448 r  student_top_inst/Core_cpu/RF/ID_EX_RS1[10]_i_8/O
                         net (fo=1, routed)           0.000     8.448    student_top_inst/Core_cpu/RF/ID_EX_RS1[10]_i_8_n_0
    SLICE_X71Y238        MUXF7 (Prop_muxf7_I1_O)      0.108     8.556 r  student_top_inst/Core_cpu/RF/ID_EX_RS1_reg[10]_i_3/O
                         net (fo=1, routed)           0.622     9.178    student_top_inst/Core_cpu/RF/ID_EX_RS1_reg[10]_i_3_n_0
    SLICE_X68Y242        LUT6 (Prop_lut6_I0_O)        0.124     9.302 r  student_top_inst/Core_cpu/RF/ID_EX_RS1[10]_i_2/O
                         net (fo=2, routed)           1.392    10.693    student_top_inst/Core_cpu/CU/i__carry__1_i_2
    SLICE_X34Y244        LUT2 (Prop_lut2_I1_O)        0.043    10.736 r  student_top_inst/Core_cpu/CU/i__carry__1_i_11/O
                         net (fo=1, routed)           0.441    11.177    student_top_inst/Core_cpu/ALU/_inferred__0/i__carry__1_1
    SLICE_X30Y247        LUT6 (Prop_lut6_I2_O)        0.043    11.220 r  student_top_inst/Core_cpu/ALU/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.220    student_top_inst/Core_cpu/ALU_n_231
    SLICE_X30Y247        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    11.415 r  student_top_inst/Core_cpu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.415    student_top_inst/Core_cpu/_inferred__0/i__carry__1_n_0
    SLICE_X30Y248        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.581 f  student_top_inst/Core_cpu/_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.337    11.918    student_top_inst/Core_cpu/ALU/jump_target[13]
    SLICE_X28Y246        LUT6 (Prop_lut6_I2_O)        0.123    12.041 f  student_top_inst/Core_cpu/ALU/IF_ID_PC[13]_i_1/O
                         net (fo=1076, routed)        1.234    13.275    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X33Y220        LUT6 (Prop_lut6_I4_O)        0.043    13.318 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_21/O
                         net (fo=2, routed)           0.328    13.647    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_21_n_0
    SLICE_X33Y222        LUT6 (Prop_lut6_I0_O)        0.043    13.690 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_7/O
                         net (fo=1, routed)           0.372    14.062    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_7_n_0
    SLICE_X34Y225        LUT6 (Prop_lut6_I5_O)        0.043    14.105 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.317    14.421    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0_i_1_n_0
    SLICE_X32Y225        LUT6 (Prop_lut6_I0_O)        0.043    14.464 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0/O
                         net (fo=1, routed)           0.000    14.464    student_top_inst/Core_cpu/irom_data[23]
    SLICE_X32Y225        FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.128    -2.243    student_top_inst/Core_cpu/CLK
    SLICE_X32Y225        FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[23]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/CU/rs1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/IF_ID_INSTR_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.460ns  (logic 1.434ns (9.917%)  route 13.026ns (90.083%))
  Logic Levels:           14  (CARRY4=2 LDCE=1 LUT2=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y240        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/CU/rs1_reg[3]/G
    SLICE_X25Y240        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  student_top_inst/Core_cpu/CU/rs1_reg[3]/Q
                         net (fo=260, routed)         8.112     8.405    student_top_inst/Core_cpu/RF/ID_EX_RS1_reg[0]_i_3_0[3]
    SLICE_X71Y238        LUT6 (Prop_lut6_I2_O)        0.043     8.448 r  student_top_inst/Core_cpu/RF/ID_EX_RS1[10]_i_8/O
                         net (fo=1, routed)           0.000     8.448    student_top_inst/Core_cpu/RF/ID_EX_RS1[10]_i_8_n_0
    SLICE_X71Y238        MUXF7 (Prop_muxf7_I1_O)      0.108     8.556 r  student_top_inst/Core_cpu/RF/ID_EX_RS1_reg[10]_i_3/O
                         net (fo=1, routed)           0.622     9.178    student_top_inst/Core_cpu/RF/ID_EX_RS1_reg[10]_i_3_n_0
    SLICE_X68Y242        LUT6 (Prop_lut6_I0_O)        0.124     9.302 r  student_top_inst/Core_cpu/RF/ID_EX_RS1[10]_i_2/O
                         net (fo=2, routed)           1.392    10.693    student_top_inst/Core_cpu/CU/i__carry__1_i_2
    SLICE_X34Y244        LUT2 (Prop_lut2_I1_O)        0.043    10.736 r  student_top_inst/Core_cpu/CU/i__carry__1_i_11/O
                         net (fo=1, routed)           0.441    11.177    student_top_inst/Core_cpu/ALU/_inferred__0/i__carry__1_1
    SLICE_X30Y247        LUT6 (Prop_lut6_I2_O)        0.043    11.220 r  student_top_inst/Core_cpu/ALU/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.220    student_top_inst/Core_cpu/ALU_n_231
    SLICE_X30Y247        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    11.415 r  student_top_inst/Core_cpu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.415    student_top_inst/Core_cpu/_inferred__0/i__carry__1_n_0
    SLICE_X30Y248        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.581 f  student_top_inst/Core_cpu/_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.337    11.918    student_top_inst/Core_cpu/ALU/jump_target[13]
    SLICE_X28Y246        LUT6 (Prop_lut6_I2_O)        0.123    12.041 f  student_top_inst/Core_cpu/ALU/IF_ID_PC[13]_i_1/O
                         net (fo=1076, routed)        0.990    13.031    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X19Y228        LUT5 (Prop_lut5_I2_O)        0.043    13.074 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_28/O
                         net (fo=1, routed)           0.588    13.663    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_28_n_0
    SLICE_X13Y228        LUT6 (Prop_lut6_I1_O)        0.043    13.706 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_10/O
                         net (fo=1, routed)           0.545    14.250    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_10_n_0
    SLICE_X5Y228         LUT6 (Prop_lut6_I0_O)        0.043    14.293 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    14.293    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_4_n_0
    SLICE_X5Y228         MUXF7 (Prop_muxf7_I1_O)      0.122    14.415 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    14.415    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_1_n_0
    SLICE_X5Y228         MUXF8 (Prop_muxf8_I0_O)      0.045    14.460 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0/O
                         net (fo=1, routed)           0.000    14.460    student_top_inst/Core_cpu/irom_data[13]
    SLICE_X5Y228         FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.193    -2.178    student_top_inst/Core_cpu/CLK
    SLICE_X5Y228         FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[13]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/CU/rs1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/IF_ID_INSTR_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.459ns  (logic 1.310ns (9.060%)  route 13.149ns (90.940%))
  Logic Levels:           13  (CARRY4=2 LDCE=1 LUT2=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y240        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/CU/rs1_reg[3]/G
    SLICE_X25Y240        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  student_top_inst/Core_cpu/CU/rs1_reg[3]/Q
                         net (fo=260, routed)         8.112     8.405    student_top_inst/Core_cpu/RF/ID_EX_RS1_reg[0]_i_3_0[3]
    SLICE_X71Y238        LUT6 (Prop_lut6_I2_O)        0.043     8.448 r  student_top_inst/Core_cpu/RF/ID_EX_RS1[10]_i_8/O
                         net (fo=1, routed)           0.000     8.448    student_top_inst/Core_cpu/RF/ID_EX_RS1[10]_i_8_n_0
    SLICE_X71Y238        MUXF7 (Prop_muxf7_I1_O)      0.108     8.556 r  student_top_inst/Core_cpu/RF/ID_EX_RS1_reg[10]_i_3/O
                         net (fo=1, routed)           0.622     9.178    student_top_inst/Core_cpu/RF/ID_EX_RS1_reg[10]_i_3_n_0
    SLICE_X68Y242        LUT6 (Prop_lut6_I0_O)        0.124     9.302 r  student_top_inst/Core_cpu/RF/ID_EX_RS1[10]_i_2/O
                         net (fo=2, routed)           1.392    10.693    student_top_inst/Core_cpu/CU/i__carry__1_i_2
    SLICE_X34Y244        LUT2 (Prop_lut2_I1_O)        0.043    10.736 r  student_top_inst/Core_cpu/CU/i__carry__1_i_11/O
                         net (fo=1, routed)           0.441    11.177    student_top_inst/Core_cpu/ALU/_inferred__0/i__carry__1_1
    SLICE_X30Y247        LUT6 (Prop_lut6_I2_O)        0.043    11.220 r  student_top_inst/Core_cpu/ALU/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.220    student_top_inst/Core_cpu/ALU_n_231
    SLICE_X30Y247        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    11.415 r  student_top_inst/Core_cpu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.415    student_top_inst/Core_cpu/_inferred__0/i__carry__1_n_0
    SLICE_X30Y248        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.581 f  student_top_inst/Core_cpu/_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.337    11.918    student_top_inst/Core_cpu/ALU/jump_target[13]
    SLICE_X28Y246        LUT6 (Prop_lut6_I2_O)        0.123    12.041 f  student_top_inst/Core_cpu/ALU/IF_ID_PC[13]_i_1/O
                         net (fo=1076, routed)        0.984    13.025    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X29Y227        LUT5 (Prop_lut5_I2_O)        0.043    13.068 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[19]_INST_0_i_34/O
                         net (fo=3, routed)           0.532    13.600    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[19]_INST_0_i_34_n_0
    SLICE_X30Y224        LUT6 (Prop_lut6_I3_O)        0.043    13.643 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_10/O
                         net (fo=1, routed)           0.334    13.976    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_10_n_0
    SLICE_X30Y224        LUT6 (Prop_lut6_I0_O)        0.043    14.019 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_3/O
                         net (fo=1, routed)           0.397    14.416    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_3_n_0
    SLICE_X34Y228        LUT6 (Prop_lut6_I3_O)        0.043    14.459 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0/O
                         net (fo=1, routed)           0.000    14.459    student_top_inst/Core_cpu/irom_data[14]
    SLICE_X34Y228        FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       1.131    -2.240    student_top_inst/Core_cpu/CLK
    SLICE_X34Y228        FDCE                                         r  student_top_inst/Core_cpu/IF_ID_INSTR_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 student_top_inst/Core_cpu/CU/rd_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/ID_EX_RD_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.106%)  route 0.100ns (43.894%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y242        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/CU/rd_reg[1]/G
    SLICE_X40Y242        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  student_top_inst/Core_cpu/CU/rd_reg[1]/Q
                         net (fo=1, routed)           0.100     0.228    student_top_inst/Core_cpu/rd[1]
    SLICE_X40Y241        FDCE                                         r  student_top_inst/Core_cpu/ID_EX_RD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.769    -0.674    student_top_inst/Core_cpu/CLK
    SLICE_X40Y241        FDCE                                         r  student_top_inst/Core_cpu/ID_EX_RD_reg[1]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/CU/rd_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/ID_EX_RD_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.230ns  (logic 0.128ns (55.577%)  route 0.102ns (44.423%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y239        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/CU/rd_reg[0]/G
    SLICE_X37Y239        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  student_top_inst/Core_cpu/CU/rd_reg[0]/Q
                         net (fo=1, routed)           0.102     0.230    student_top_inst/Core_cpu/rd[0]
    SLICE_X39Y239        FDCE                                         r  student_top_inst/Core_cpu/ID_EX_RD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.768    -0.675    student_top_inst/Core_cpu/CLK
    SLICE_X39Y239        FDCE                                         r  student_top_inst/Core_cpu/ID_EX_RD_reg[0]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/CU/rd_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/ID_EX_RD_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.024%)  route 0.150ns (53.976%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y239        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/CU/rd_reg[3]/G
    SLICE_X34Y239        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  student_top_inst/Core_cpu/CU/rd_reg[3]/Q
                         net (fo=1, routed)           0.150     0.278    student_top_inst/Core_cpu/rd[3]
    SLICE_X39Y239        FDCE                                         r  student_top_inst/Core_cpu/ID_EX_RD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.768    -0.675    student_top_inst/Core_cpu/CLK
    SLICE_X39Y239        FDCE                                         r  student_top_inst/Core_cpu/ID_EX_RD_reg[3]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/CU/rd_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/ID_EX_RD_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.888%)  route 0.193ns (60.112%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y239        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/CU/rd_reg[4]/G
    SLICE_X37Y239        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  student_top_inst/Core_cpu/CU/rd_reg[4]/Q
                         net (fo=1, routed)           0.193     0.321    student_top_inst/Core_cpu/rd[4]
    SLICE_X39Y239        FDCE                                         r  student_top_inst/Core_cpu/ID_EX_RD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.768    -0.675    student_top_inst/Core_cpu/CLK
    SLICE_X39Y239        FDCE                                         r  student_top_inst/Core_cpu/ID_EX_RD_reg[4]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/CU/rd_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/ID_EX_RD_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.996%)  route 0.238ns (65.004%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y239        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/CU/rd_reg[2]/G
    SLICE_X23Y239        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  student_top_inst/Core_cpu/CU/rd_reg[2]/Q
                         net (fo=1, routed)           0.238     0.366    student_top_inst/Core_cpu/rd[2]
    SLICE_X28Y240        FDCE                                         r  student_top_inst/Core_cpu/ID_EX_RD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.775    -0.668    student_top_inst/Core_cpu/CLK
    SLICE_X28Y240        FDCE                                         r  student_top_inst/Core_cpu/ID_EX_RD_reg[2]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/CU/rs2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/ID_EX_RS2_ADDR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.680%)  route 0.252ns (66.320%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y244        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/CU/rs2_reg[0]/G
    SLICE_X36Y244        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  student_top_inst/Core_cpu/CU/rs2_reg[0]/Q
                         net (fo=35, routed)          0.252     0.380    student_top_inst/Core_cpu/rs2[0]
    SLICE_X47Y242        FDCE                                         r  student_top_inst/Core_cpu/ID_EX_RS2_ADDR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.765    -0.678    student_top_inst/Core_cpu/CLK
    SLICE_X47Y242        FDCE                                         r  student_top_inst/Core_cpu/ID_EX_RS2_ADDR_reg[0]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/CU/rs2_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/ID_EX_RS2_ADDR_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.508%)  route 0.278ns (68.492%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y243        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/CU/rs2_reg[3]/G
    SLICE_X34Y243        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  student_top_inst/Core_cpu/CU/rs2_reg[3]/Q
                         net (fo=131, routed)         0.278     0.406    student_top_inst/Core_cpu/rs2[3]
    SLICE_X47Y242        FDCE                                         r  student_top_inst/Core_cpu/ID_EX_RS2_ADDR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.765    -0.678    student_top_inst/Core_cpu/CLK
    SLICE_X47Y242        FDCE                                         r  student_top_inst/Core_cpu/ID_EX_RS2_ADDR_reg[3]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/CU/rs2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/ID_EX_RS2_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.457ns  (logic 0.156ns (34.130%)  route 0.301ns (65.870%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y244        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/CU/rs2_reg[1]/G
    SLICE_X39Y244        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  student_top_inst/Core_cpu/CU/rs2_reg[1]/Q
                         net (fo=35, routed)          0.301     0.429    student_top_inst/Core_cpu/RF/ID_EX_RS2_reg[0]_i_2_0[1]
    SLICE_X27Y241        LUT6 (Prop_lut6_I4_O)        0.028     0.457 r  student_top_inst/Core_cpu/RF/ID_EX_RS2[13]_i_1/O
                         net (fo=1, routed)           0.000     0.457    student_top_inst/Core_cpu/RF_n_113
    SLICE_X27Y241        FDCE                                         r  student_top_inst/Core_cpu/ID_EX_RS2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.776    -0.667    student_top_inst/Core_cpu/CLK
    SLICE_X27Y241        FDCE                                         r  student_top_inst/Core_cpu/ID_EX_RS2_reg[13]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/CU/rs2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/ID_EX_RS2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.475ns  (logic 0.156ns (32.872%)  route 0.319ns (67.128%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y244        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/CU/rs2_reg[1]/G
    SLICE_X39Y244        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  student_top_inst/Core_cpu/CU/rs2_reg[1]/Q
                         net (fo=35, routed)          0.319     0.447    student_top_inst/Core_cpu/RF/ID_EX_RS2_reg[0]_i_2_0[1]
    SLICE_X44Y241        LUT6 (Prop_lut6_I4_O)        0.028     0.475 r  student_top_inst/Core_cpu/RF/ID_EX_RS2[2]_i_1/O
                         net (fo=1, routed)           0.000     0.475    student_top_inst/Core_cpu/RF_n_124
    SLICE_X44Y241        FDCE                                         r  student_top_inst/Core_cpu/ID_EX_RS2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.767    -0.676    student_top_inst/Core_cpu/CLK
    SLICE_X44Y241        FDCE                                         r  student_top_inst/Core_cpu/ID_EX_RS2_reg[2]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/CU/rs2_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/ID_EX_RS2_ADDR_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.496ns  (logic 0.128ns (25.791%)  route 0.368ns (74.209%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y244        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/CU/rs2_reg[2]/G
    SLICE_X39Y244        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  student_top_inst/Core_cpu/CU/rs2_reg[2]/Q
                         net (fo=131, routed)         0.368     0.496    student_top_inst/Core_cpu/rs2[2]
    SLICE_X47Y242        FDCE                                         r  student_top_inst/Core_cpu/ID_EX_RS2_ADDR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34257, routed)       0.765    -0.678    student_top_inst/Core_cpu/CLK
    SLICE_X47Y242        FDCE                                         r  student_top_inst/Core_cpu/ID_EX_RS2_ADDR_reg[2]/C





