#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Jul 12 08:33:10 2018
# Process ID: 9784
# Current directory: D:/Work/vivadoProject/ad9142/ad9142
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9460 D:\Work\vivadoProject\ad9142\ad9142\ad9142.xpr
# Log file: D:/Work/vivadoProject/ad9142/ad9142/vivado.log
# Journal file: D:/Work/vivadoProject/ad9142/ad9142\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Work/vivadoProject/ad9142/ad9142/ad9142.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd}
launch_sdk -workspace D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk -hwspec D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
open_run synth_1 -name synth_1
open_bd_design {D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd}
set_property location {4 1182 500} [get_bd_cells DifferentialOutBuffer_2]
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {200.000} CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {400.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6} CONFIG.MMCM_CLKOUT1_DIVIDE {6} CONFIG.MMCM_CLKOUT3_DIVIDE {3} CONFIG.CLKOUT1_JITTER {102.086} CONFIG.CLKOUT2_JITTER {102.086} CONFIG.CLKOUT4_JITTER {90.074}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run synth_1
reset_run dac_design_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
launch_sdk -workspace D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk -hwspec D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
write_hwdef -force  -file D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
open_bd_design {D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {200.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5} CONFIG.MMCM_CLKOUT1_DIVIDE {5} CONFIG.MMCM_CLKOUT2_DIVIDE {10} CONFIG.MMCM_CLKOUT3_DIVIDE {5} CONFIG.CLKOUT1_JITTER {114.829} CONFIG.CLKOUT1_PHASE_ERROR {98.575} CONFIG.CLKOUT2_JITTER {114.829} CONFIG.CLKOUT2_PHASE_ERROR {98.575} CONFIG.CLKOUT3_JITTER {130.958} CONFIG.CLKOUT3_PHASE_ERROR {98.575} CONFIG.CLKOUT4_JITTER {114.829} CONFIG.CLKOUT4_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run synth_1
reset_run dac_design_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
write_hwdef -force  -file D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {500.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {500.000} CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {500.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10} CONFIG.MMCM_CLKOUT0_DIVIDE_F {2} CONFIG.MMCM_CLKOUT1_DIVIDE {2} CONFIG.MMCM_CLKOUT2_DIVIDE {10} CONFIG.MMCM_CLKOUT3_DIVIDE {2} CONFIG.CLKOUT1_JITTER {97.082} CONFIG.CLKOUT1_PHASE_ERROR {98.575} CONFIG.CLKOUT2_JITTER {97.082} CONFIG.CLKOUT2_PHASE_ERROR {98.575} CONFIG.CLKOUT3_JITTER {130.958} CONFIG.CLKOUT3_PHASE_ERROR {98.575} CONFIG.CLKOUT4_JITTER {97.082} CONFIG.CLKOUT4_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run synth_1
reset_run dac_design_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
reset_run dac_design_handmadedds_0_0_synth_1
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {400.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {400.000} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {400.000} CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {400.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {12} CONFIG.MMCM_CLKIN1_PERIOD {10.000} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {3} CONFIG.MMCM_CLKOUT1_DIVIDE {3} CONFIG.MMCM_CLKOUT2_DIVIDE {3} CONFIG.MMCM_CLKOUT3_DIVIDE {3} CONFIG.CLKOUT1_JITTER {90.074} CONFIG.CLKOUT1_PHASE_ERROR {87.180} CONFIG.CLKOUT2_JITTER {90.074} CONFIG.CLKOUT2_PHASE_ERROR {87.180} CONFIG.CLKOUT3_JITTER {90.074} CONFIG.CLKOUT3_PHASE_ERROR {87.180} CONFIG.CLKOUT4_JITTER {90.074} CONFIG.CLKOUT4_PHASE_ERROR {87.180}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run dac_design_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
write_hwdef -force  -file D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {200.000} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {200.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6} CONFIG.MMCM_CLKOUT1_DIVIDE {6} CONFIG.MMCM_CLKOUT2_DIVIDE {6} CONFIG.CLKOUT1_JITTER {102.086} CONFIG.CLKOUT2_JITTER {102.086} CONFIG.CLKOUT3_JITTER {102.086}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run synth_1
reset_run dac_design_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
write_hwdef -force  -file D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
write_hwdef -force  -file D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
launch_sdk -workspace D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk -hwspec D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
startgroup
set_property -dict [list CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {400.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT2_DIVIDE {3} CONFIG.CLKOUT3_JITTER {90.074}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {200.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT2_DIVIDE {6} CONFIG.CLKOUT3_JITTER {102.086}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run synth_1
reset_run dac_design_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
open_hw
connect_hw_server
open_hw_target
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.sysdef D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf

close_hw
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"dac_design_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"dac_design_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"dac_design_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"dac_design_i/ila_0"}]]
close_hw
open_bd_design {D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {25.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {48} CONFIG.MMCM_CLKOUT1_DIVIDE {48} CONFIG.CLKOUT1_JITTER {154.057} CONFIG.CLKOUT2_JITTER {154.057}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
regenerate_bd_layout
save_bd_design
file copy -force D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.sysdef D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf

file copy -force D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.sysdef D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf

launch_sdk -workspace D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk -hwspec D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
ipx::edit_ip_in_project -upgrade true -name handmadedds_v1_0_project -directory D:/Work/vivadoProject/ad9142/ad9142/ad9142.tmp/handmadedds_v1_0_project d:/Work/vivadoProject/ip_repo/handmadedds_1.0/component.xml
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 9 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Work/vivadoProject/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv rs.local:user:handmadedds:1.0 [get_ips  dac_design_handmadedds_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips dac_design_handmadedds_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd]
catch { config_ip_cache -export [get_ips -all dac_design_handmadedds_0_0] }
catch { config_ip_cache -export [get_ips -all dac_design_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd]
launch_runs -jobs 2 dac_design_handmadedds_0_0_synth_1
export_simulation -of_objects [get_files D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd] -directory D:/Work/vivadoProject/ad9142/ad9142/ad9142.ip_user_files/sim_scripts -ip_user_files_dir D:/Work/vivadoProject/ad9142/ad9142/ad9142.ip_user_files -ipstatic_source_dir D:/Work/vivadoProject/ad9142/ad9142/ad9142.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Work/vivadoProject/ad9142/ad9142/ad9142.cache/compile_simlib/modelsim} {questa=D:/Work/vivadoProject/ad9142/ad9142/ad9142.cache/compile_simlib/questa} {riviera=D:/Work/vivadoProject/ad9142/ad9142/ad9142.cache/compile_simlib/riviera} {activehdl=D:/Work/vivadoProject/ad9142/ad9142/ad9142.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {75.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {75.000} CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {150.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {16} CONFIG.MMCM_CLKOUT1_DIVIDE {16} CONFIG.MMCM_CLKOUT3_DIVIDE {8} CONFIG.CLKOUT1_JITTER {122.158} CONFIG.CLKOUT2_JITTER {122.158} CONFIG.CLKOUT4_JITTER {107.567}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run synth_1
reset_run dac_design_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.sysdef D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf

file copy -force D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.sysdef D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf

startgroup
set_property -dict [list CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {75.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9} CONFIG.MMCM_CLKOUT0_DIVIDE_F {12} CONFIG.MMCM_CLKOUT1_DIVIDE {12} CONFIG.MMCM_CLKOUT2_DIVIDE {12} CONFIG.MMCM_CLKOUT3_DIVIDE {6} CONFIG.CLKOUT1_JITTER {146.170} CONFIG.CLKOUT1_PHASE_ERROR {105.461} CONFIG.CLKOUT2_JITTER {146.170} CONFIG.CLKOUT2_PHASE_ERROR {105.461} CONFIG.CLKOUT3_JITTER {146.170} CONFIG.CLKOUT3_PHASE_ERROR {105.461} CONFIG.CLKOUT4_JITTER {127.220} CONFIG.CLKOUT4_PHASE_ERROR {105.461}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run synth_1
reset_run dac_design_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
write_hwdef -force  -file D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
open_hw
connect_hw_server
open_hw_target
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
wait_on_run dac_design_ila_0_0_synth_1
open_bd_design {D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd}
write_hwdef -force  -file D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
regenerate_bd_layout
save_bd_design
file copy -force D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.sysdef D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf

report_ip_status -name ip_status 
file copy -force D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.sysdef D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf

launch_sdk -workspace D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk -hwspec D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
startgroup
set_property -dict [list CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {600.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {12} CONFIG.MMCM_CLKOUT0_DIVIDE_F {16} CONFIG.MMCM_CLKOUT1_DIVIDE {16} CONFIG.MMCM_CLKOUT2_DIVIDE {16} CONFIG.MMCM_CLKOUT3_DIVIDE {2} CONFIG.CLKOUT1_JITTER {122.158} CONFIG.CLKOUT1_PHASE_ERROR {87.180} CONFIG.CLKOUT2_JITTER {122.158} CONFIG.CLKOUT2_PHASE_ERROR {87.180} CONFIG.CLKOUT3_JITTER {122.158} CONFIG.CLKOUT3_PHASE_ERROR {87.180} CONFIG.CLKOUT4_JITTER {83.768} CONFIG.CLKOUT4_PHASE_ERROR {87.180}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {300.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9} CONFIG.MMCM_CLKOUT0_DIVIDE_F {12} CONFIG.MMCM_CLKOUT1_DIVIDE {12} CONFIG.MMCM_CLKOUT2_DIVIDE {12} CONFIG.MMCM_CLKOUT3_DIVIDE {3} CONFIG.CLKOUT1_JITTER {146.170} CONFIG.CLKOUT1_PHASE_ERROR {105.461} CONFIG.CLKOUT2_JITTER {146.170} CONFIG.CLKOUT2_PHASE_ERROR {105.461} CONFIG.CLKOUT3_JITTER {146.170} CONFIG.CLKOUT3_PHASE_ERROR {105.461} CONFIG.CLKOUT4_JITTER {111.879} CONFIG.CLKOUT4_PHASE_ERROR {105.461}] [get_bd_cells clk_wiz_0]
endgroup
current_design synth_1
open_bd_design {D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd}
save_bd_design
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.sysdef D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf

launch_sdk -workspace D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk -hwspec D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
write_hwdef -force  -file D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
file copy -force D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.sysdef D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf

launch_sdk -workspace D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk -hwspec D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.sysdef D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf

file copy -force D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.sysdef D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf

launch_sdk -workspace D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk -hwspec D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
file copy -force D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.sysdef D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf

launch_sdk -workspace D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk -hwspec D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
file copy -force D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.sysdef D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf

launch_sdk -workspace D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk -hwspec D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {150.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {150.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6} CONFIG.MMCM_CLKOUT1_DIVIDE {6} CONFIG.CLKOUT1_JITTER {127.220} CONFIG.CLKOUT2_JITTER {127.220}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.sysdef D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf

write_hwdef -force  -file D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
launch_sdk -workspace D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk -hwspec D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
file copy -force D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.sysdef D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf

launch_sdk -workspace D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk -hwspec D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.sysdef D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf

startgroup
set_property -dict [list CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {150.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT3_DIVIDE {6} CONFIG.CLKOUT4_JITTER {127.220}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run synth_1
reset_run dac_design_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.sysdef D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf

startgroup
set_property -dict [list CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {300.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT3_DIVIDE {3} CONFIG.CLKOUT4_JITTER {111.879}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run synth_1
reset_run dac_design_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.sysdef D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf

