\hypertarget{struct_a_d_c___type_def}{}\doxysection{ADC\+\_\+\+Type\+Def Struct Reference}
\label{struct_a_d_c___type_def}\index{ADC\_TypeDef@{ADC\_TypeDef}}


Analog to Digital Converter.  




{\ttfamily \#include $<$stm32f072xb.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_ad969d65fa03d3b7940bbc4250b773893}{SMPR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a63d179b7a36a715dce7203858d3be132}{TR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_af2b40c5e36a5e861490988275499e158}{RESERVED3}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a0ffde5fc9674bafc8a44e80cf36953a3}{CHSELR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_abca175d3acfbc2a0806452fd57ea5fc4}{RESERVED4}} \mbox{[}5\mbox{]}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Analog to Digital Converter. 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00126}{126}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_a_d_c___type_def_a7a12ab903dcfa91c96beb2e36562eed6}\label{struct_a_d_c___type_def_a7a12ab903dcfa91c96beb2e36562eed6}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CFGR1@{CFGR1}}
\index{CFGR1@{CFGR1}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR1}{CFGR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFGR1}

ADC configuration register 1, Address offset\+: 0x0C 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00131}{131}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}\label{struct_a_d_c___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CFGR2@{CFGR2}}
\index{CFGR2@{CFGR2}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR2}{CFGR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFGR2}

ADC configuration register 2, Address offset\+: 0x10 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00132}{132}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___type_def_a0ffde5fc9674bafc8a44e80cf36953a3}\label{struct_a_d_c___type_def_a0ffde5fc9674bafc8a44e80cf36953a3}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CHSELR@{CHSELR}}
\index{CHSELR@{CHSELR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CHSELR}{CHSELR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CHSELR}

ADC group regular sequencer register, Address offset\+: 0x28 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00138}{138}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CR@{CR}}
\index{CR@{CR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

ADC control register, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00130}{130}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}\label{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!DR@{DR}}
\index{DR@{DR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DR}

ADC group regular data register, Address offset\+: 0x40 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00140}{140}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}\label{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!IER@{IER}}
\index{IER@{IER}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IER}{IER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IER}

ADC interrupt enable register, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00129}{129}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}\label{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ISR}

ADC interrupt and status register, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00128}{128}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___type_def_ac4ac04e673b5b8320d53f7b0947db902}\label{struct_a_d_c___type_def_ac4ac04e673b5b8320d53f7b0947db902}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1}

Reserved, 0x18 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00134}{134}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}\label{struct_a_d_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2}

Reserved, 0x1C 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00135}{135}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___type_def_af2b40c5e36a5e861490988275499e158}\label{struct_a_d_c___type_def_af2b40c5e36a5e861490988275499e158}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED3}

Reserved, 0x24 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00137}{137}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___type_def_abca175d3acfbc2a0806452fd57ea5fc4}\label{struct_a_d_c___type_def_abca175d3acfbc2a0806452fd57ea5fc4}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED4\mbox{[}5\mbox{]}}

Reserved, 0x2C 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00139}{139}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___type_def_ad969d65fa03d3b7940bbc4250b773893}\label{struct_a_d_c___type_def_ad969d65fa03d3b7940bbc4250b773893}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!SMPR@{SMPR}}
\index{SMPR@{SMPR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SMPR}{SMPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SMPR}

ADC sampling time register, Address offset\+: 0x14 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00133}{133}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___type_def_a63d179b7a36a715dce7203858d3be132}\label{struct_a_d_c___type_def_a63d179b7a36a715dce7203858d3be132}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!TR@{TR}}
\index{TR@{TR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TR}{TR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TR}

ADC analog watchdog 1 threshold register, Address offset\+: 0x20 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00136}{136}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F0xx/\+Include/\mbox{\hyperlink{stm32f072xb_8h}{stm32f072xb.\+h}}\end{DoxyCompactItemize}
