=====
SETUP
0.021
17.688
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s4
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s39
6.503
7.020
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s23
7.960
8.509
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s2
8.681
9.198
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s1
10.699
11.216
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_2_s17
12.311
12.562
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s6
13.522
14.077
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s3
14.474
15.029
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s1
15.276
15.793
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6863_s1
16.405
16.776
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6863_s0
17.226
17.688
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_en_s0
17.688
=====
SETUP
0.026
17.683
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s4
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s39
6.503
7.020
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s23
7.960
8.509
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s2
8.681
9.198
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s1
10.699
11.216
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_2_s17
12.311
12.562
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s6
13.522
14.077
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s3
14.474
15.029
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s1
15.276
15.793
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6863_s1
16.405
16.776
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6870_s1
17.221
17.683
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_palette_set_1_s0
17.683
=====
SETUP
0.117
17.592
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s4
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s39
6.503
7.020
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s23
7.960
8.509
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s2
8.681
9.198
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s1
10.699
11.216
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_2_s17
12.311
12.562
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s6
13.522
14.077
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s3
14.474
15.029
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s1
15.276
15.793
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6863_s1
16.405
16.776
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6873_s1
17.221
17.592
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_transparent_0_s0
17.592
=====
SETUP
0.117
17.592
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s4
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s39
6.503
7.020
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s23
7.960
8.509
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s2
8.681
9.198
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s1
10.699
11.216
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_2_s17
12.311
12.562
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s6
13.522
14.077
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s3
14.474
15.029
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s1
15.276
15.793
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6863_s1
16.405
16.776
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6872_s1
17.221
17.592
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_transparent_1_s0
17.592
=====
SETUP
0.117
17.592
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s4
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s39
6.503
7.020
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s23
7.960
8.509
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s2
8.681
9.198
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s1
10.699
11.216
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_2_s17
12.311
12.562
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s6
13.522
14.077
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s3
14.474
15.029
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s1
15.276
15.793
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6863_s1
16.405
16.776
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6871_s1
17.221
17.592
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_palette_set_0_s0
17.592
=====
SETUP
0.117
17.592
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s4
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s39
6.503
7.020
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s23
7.960
8.509
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s2
8.681
9.198
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s1
10.699
11.216
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_2_s17
12.311
12.562
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s6
13.522
14.077
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s3
14.474
15.029
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s1
15.276
15.793
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6863_s1
16.405
16.776
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6868_s1
17.221
17.592
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_palette_set_3_s0
17.592
=====
SETUP
0.156
17.553
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s4
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s39
6.503
7.020
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s23
7.960
8.509
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s2
8.681
9.198
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s1
10.699
11.216
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_2_s17
12.311
12.562
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s6
13.522
14.077
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s3
14.474
15.029
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s1
15.276
15.793
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6863_s1
16.405
16.776
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6869_s1
17.182
17.553
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_palette_set_2_s0
17.553
=====
SETUP
0.209
17.499
17.709
u_v9958/u_command/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_command/w_next_2_s3
7.926
8.481
u_v9958/u_command/w_nx_max_1_s3
9.178
9.549
u_v9958/u_command/n2209_s0
10.205
10.775
u_v9958/u_command/n2210_s0
10.775
10.810
u_v9958/u_command/n2211_s0
10.810
10.845
u_v9958/u_command/n2212_s0
10.845
10.881
u_v9958/u_command/n2213_s0
10.881
10.916
u_v9958/u_command/n2214_s0
10.916
10.951
u_v9958/u_command/n2215_s0
10.951
10.986
u_v9958/u_command/n2216_s0
10.986
11.021
u_v9958/u_command/n2217_s0
11.021
11.057
u_v9958/u_command/n2218_s0
11.057
11.092
u_v9958/u_command/n1983_s4
12.021
12.474
u_v9958/u_command/ff_cache_vram_address_17_s15
13.469
13.922
u_v9958/u_command/ff_wait_counter_7_s14
14.433
14.982
u_v9958/u_command/ff_wait_counter_7_s11
14.984
15.501
u_v9958/u_command/ff_wait_counter_7_s9
16.307
16.769
u_v9958/u_command/ff_wait_counter_1_s0
17.499
=====
SETUP
0.209
17.499
17.709
u_v9958/u_command/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_command/w_next_2_s3
7.926
8.481
u_v9958/u_command/w_nx_max_1_s3
9.178
9.549
u_v9958/u_command/n2209_s0
10.205
10.775
u_v9958/u_command/n2210_s0
10.775
10.810
u_v9958/u_command/n2211_s0
10.810
10.845
u_v9958/u_command/n2212_s0
10.845
10.881
u_v9958/u_command/n2213_s0
10.881
10.916
u_v9958/u_command/n2214_s0
10.916
10.951
u_v9958/u_command/n2215_s0
10.951
10.986
u_v9958/u_command/n2216_s0
10.986
11.021
u_v9958/u_command/n2217_s0
11.021
11.057
u_v9958/u_command/n2218_s0
11.057
11.092
u_v9958/u_command/n1983_s4
12.021
12.474
u_v9958/u_command/ff_cache_vram_address_17_s15
13.469
13.922
u_v9958/u_command/ff_wait_counter_7_s14
14.433
14.982
u_v9958/u_command/ff_wait_counter_7_s11
14.984
15.501
u_v9958/u_command/ff_wait_counter_7_s9
16.307
16.769
u_v9958/u_command/ff_wait_counter_2_s0
17.499
=====
SETUP
0.209
17.499
17.709
u_v9958/u_command/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_command/w_next_2_s3
7.926
8.481
u_v9958/u_command/w_nx_max_1_s3
9.178
9.549
u_v9958/u_command/n2209_s0
10.205
10.775
u_v9958/u_command/n2210_s0
10.775
10.810
u_v9958/u_command/n2211_s0
10.810
10.845
u_v9958/u_command/n2212_s0
10.845
10.881
u_v9958/u_command/n2213_s0
10.881
10.916
u_v9958/u_command/n2214_s0
10.916
10.951
u_v9958/u_command/n2215_s0
10.951
10.986
u_v9958/u_command/n2216_s0
10.986
11.021
u_v9958/u_command/n2217_s0
11.021
11.057
u_v9958/u_command/n2218_s0
11.057
11.092
u_v9958/u_command/n1983_s4
12.021
12.474
u_v9958/u_command/ff_cache_vram_address_17_s15
13.469
13.922
u_v9958/u_command/ff_wait_counter_7_s14
14.433
14.982
u_v9958/u_command/ff_wait_counter_7_s11
14.984
15.501
u_v9958/u_command/ff_wait_counter_7_s9
16.307
16.769
u_v9958/u_command/ff_wait_counter_3_s0
17.499
=====
SETUP
0.209
17.499
17.709
u_v9958/u_command/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_command/w_next_2_s3
7.926
8.481
u_v9958/u_command/w_nx_max_1_s3
9.178
9.549
u_v9958/u_command/n2209_s0
10.205
10.775
u_v9958/u_command/n2210_s0
10.775
10.810
u_v9958/u_command/n2211_s0
10.810
10.845
u_v9958/u_command/n2212_s0
10.845
10.881
u_v9958/u_command/n2213_s0
10.881
10.916
u_v9958/u_command/n2214_s0
10.916
10.951
u_v9958/u_command/n2215_s0
10.951
10.986
u_v9958/u_command/n2216_s0
10.986
11.021
u_v9958/u_command/n2217_s0
11.021
11.057
u_v9958/u_command/n2218_s0
11.057
11.092
u_v9958/u_command/n1983_s4
12.021
12.474
u_v9958/u_command/ff_cache_vram_address_17_s15
13.469
13.922
u_v9958/u_command/ff_wait_counter_7_s14
14.433
14.982
u_v9958/u_command/ff_wait_counter_7_s11
14.984
15.501
u_v9958/u_command/ff_wait_counter_7_s9
16.307
16.769
u_v9958/u_command/ff_wait_counter_4_s0
17.499
=====
SETUP
0.209
17.499
17.709
u_v9958/u_command/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_command/w_next_2_s3
7.926
8.481
u_v9958/u_command/w_nx_max_1_s3
9.178
9.549
u_v9958/u_command/n2209_s0
10.205
10.775
u_v9958/u_command/n2210_s0
10.775
10.810
u_v9958/u_command/n2211_s0
10.810
10.845
u_v9958/u_command/n2212_s0
10.845
10.881
u_v9958/u_command/n2213_s0
10.881
10.916
u_v9958/u_command/n2214_s0
10.916
10.951
u_v9958/u_command/n2215_s0
10.951
10.986
u_v9958/u_command/n2216_s0
10.986
11.021
u_v9958/u_command/n2217_s0
11.021
11.057
u_v9958/u_command/n2218_s0
11.057
11.092
u_v9958/u_command/n1983_s4
12.021
12.474
u_v9958/u_command/ff_cache_vram_address_17_s15
13.469
13.922
u_v9958/u_command/ff_wait_counter_7_s14
14.433
14.982
u_v9958/u_command/ff_wait_counter_7_s11
14.984
15.501
u_v9958/u_command/ff_wait_counter_7_s9
16.307
16.769
u_v9958/u_command/ff_wait_counter_6_s0
17.499
=====
SETUP
0.213
17.496
17.709
u_v9958/u_command/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_command/w_next_2_s3
7.926
8.481
u_v9958/u_command/w_nx_max_1_s3
9.178
9.549
u_v9958/u_command/n2209_s0
10.205
10.775
u_v9958/u_command/n2210_s0
10.775
10.810
u_v9958/u_command/n2211_s0
10.810
10.845
u_v9958/u_command/n2212_s0
10.845
10.881
u_v9958/u_command/n2213_s0
10.881
10.916
u_v9958/u_command/n2214_s0
10.916
10.951
u_v9958/u_command/n2215_s0
10.951
10.986
u_v9958/u_command/n2216_s0
10.986
11.021
u_v9958/u_command/n2217_s0
11.021
11.057
u_v9958/u_command/n2218_s0
11.057
11.092
u_v9958/u_command/n1983_s4
12.021
12.474
u_v9958/u_command/ff_cache_vram_address_17_s15
13.469
13.922
u_v9958/u_command/ff_wait_counter_7_s14
14.433
14.982
u_v9958/u_command/ff_wait_counter_7_s11
14.984
15.501
u_v9958/u_command/ff_wait_counter_7_s9
16.307
16.769
u_v9958/u_command/ff_wait_counter_0_s0
17.496
=====
SETUP
0.213
17.496
17.709
u_v9958/u_command/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_command/w_next_2_s3
7.926
8.481
u_v9958/u_command/w_nx_max_1_s3
9.178
9.549
u_v9958/u_command/n2209_s0
10.205
10.775
u_v9958/u_command/n2210_s0
10.775
10.810
u_v9958/u_command/n2211_s0
10.810
10.845
u_v9958/u_command/n2212_s0
10.845
10.881
u_v9958/u_command/n2213_s0
10.881
10.916
u_v9958/u_command/n2214_s0
10.916
10.951
u_v9958/u_command/n2215_s0
10.951
10.986
u_v9958/u_command/n2216_s0
10.986
11.021
u_v9958/u_command/n2217_s0
11.021
11.057
u_v9958/u_command/n2218_s0
11.057
11.092
u_v9958/u_command/n1983_s4
12.021
12.474
u_v9958/u_command/ff_cache_vram_address_17_s15
13.469
13.922
u_v9958/u_command/ff_wait_counter_7_s14
14.433
14.982
u_v9958/u_command/ff_wait_counter_7_s11
14.984
15.501
u_v9958/u_command/ff_wait_counter_7_s9
16.307
16.769
u_v9958/u_command/ff_wait_counter_5_s0
17.496
=====
SETUP
0.213
17.496
17.709
u_v9958/u_command/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_command/w_next_2_s3
7.926
8.481
u_v9958/u_command/w_nx_max_1_s3
9.178
9.549
u_v9958/u_command/n2209_s0
10.205
10.775
u_v9958/u_command/n2210_s0
10.775
10.810
u_v9958/u_command/n2211_s0
10.810
10.845
u_v9958/u_command/n2212_s0
10.845
10.881
u_v9958/u_command/n2213_s0
10.881
10.916
u_v9958/u_command/n2214_s0
10.916
10.951
u_v9958/u_command/n2215_s0
10.951
10.986
u_v9958/u_command/n2216_s0
10.986
11.021
u_v9958/u_command/n2217_s0
11.021
11.057
u_v9958/u_command/n2218_s0
11.057
11.092
u_v9958/u_command/n1983_s4
12.021
12.474
u_v9958/u_command/ff_cache_vram_address_17_s15
13.469
13.922
u_v9958/u_command/ff_wait_counter_7_s14
14.433
14.982
u_v9958/u_command/ff_wait_counter_7_s11
14.984
15.501
u_v9958/u_command/ff_wait_counter_7_s9
16.307
16.769
u_v9958/u_command/ff_wait_counter_7_s0
17.496
=====
SETUP
0.263
17.446
17.709
u_v9958/u_command/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_command/w_next_2_s3
7.926
8.481
u_v9958/u_command/w_nx_max_1_s3
9.178
9.549
u_v9958/u_command/n2209_s0
10.205
10.775
u_v9958/u_command/n2210_s0
10.775
10.810
u_v9958/u_command/n2211_s0
10.810
10.845
u_v9958/u_command/n2212_s0
10.845
10.881
u_v9958/u_command/n2213_s0
10.881
10.916
u_v9958/u_command/n2214_s0
10.916
10.951
u_v9958/u_command/n2215_s0
10.951
10.986
u_v9958/u_command/n2216_s0
10.986
11.021
u_v9958/u_command/n2217_s0
11.021
11.057
u_v9958/u_command/n2218_s0
11.057
11.092
u_v9958/u_command/n1983_s4
12.021
12.474
u_v9958/u_command/ff_cache_vram_address_17_s15
13.469
13.922
u_v9958/u_command/ff_wait_count_5_s10
14.439
14.892
u_v9958/u_command/ff_cache_vram_write_s19
15.302
15.857
u_v9958/u_command/ff_next_state_1_s11
16.519
17.089
u_v9958/u_command/ff_next_state_1_s0
17.446
=====
SETUP
0.514
17.195
17.709
u_v9958/u_command/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_command/w_next_2_s3
7.926
8.481
u_v9958/u_command/w_nx_max_1_s3
9.178
9.549
u_v9958/u_command/n2209_s0
10.205
10.775
u_v9958/u_command/n2210_s0
10.775
10.810
u_v9958/u_command/n2211_s0
10.810
10.845
u_v9958/u_command/n2212_s0
10.845
10.881
u_v9958/u_command/n2213_s0
10.881
10.916
u_v9958/u_command/n2214_s0
10.916
10.951
u_v9958/u_command/n2215_s0
10.951
10.986
u_v9958/u_command/n2216_s0
10.986
11.021
u_v9958/u_command/n2217_s0
11.021
11.057
u_v9958/u_command/n2218_s0
11.057
11.092
u_v9958/u_command/n1983_s4
12.021
12.474
u_v9958/u_command/ff_cache_vram_address_17_s15
13.469
13.922
u_v9958/u_command/ff_wait_count_5_s10
14.439
14.892
u_v9958/u_command/ff_cache_vram_write_s19
15.302
15.857
u_v9958/u_command/ff_next_state_2_s12
16.511
16.838
u_v9958/u_command/ff_next_state_2_s0
17.195
=====
SETUP
0.527
17.182
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n4_s0
7.451
8.021
u_v9958/u_command/u_cache/n5_s0
8.021
8.056
u_v9958/u_command/u_cache/n6_s0
8.056
8.091
u_v9958/u_command/u_cache/n7_s0
8.091
8.126
u_v9958/u_command/u_cache/n8_s0
8.126
8.161
u_v9958/u_command/u_cache/n9_s0
8.161
8.197
u_v9958/u_command/u_cache/n10_s0
8.197
8.232
u_v9958/u_command/u_cache/n11_s0
8.232
8.267
u_v9958/u_command/u_cache/n12_s0
8.267
8.302
u_v9958/u_command/u_cache/n13_s0
8.302
8.337
u_v9958/u_command/u_cache/n14_s0
8.337
8.373
u_v9958/u_command/u_cache/n15_s0
8.373
8.408
u_v9958/u_command/u_cache/n16_s0
8.408
8.443
u_v9958/u_command/u_cache/n17_s0
8.443
8.478
u_v9958/u_command/u_cache/n18_s0
8.478
8.513
u_v9958/u_command/u_cache/n19_s0
8.513
8.549
u_v9958/u_command/u_cache/n5735_s4
10.203
10.758
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s9
11.694
12.249
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s18
13.694
14.211
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s5
14.872
15.243
u_v9958/u_command/u_cache/ff_cache_vram_rdata_7_s6
15.662
16.232
u_v9958/u_command/u_cache/ff_cache_vram_rdata_4_s0
17.182
=====
SETUP
0.535
17.174
17.709
u_v9958/u_command/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_command/w_next_2_s3
7.926
8.481
u_v9958/u_command/w_nx_max_1_s3
9.178
9.549
u_v9958/u_command/n2209_s0
10.205
10.775
u_v9958/u_command/n2210_s0
10.775
10.810
u_v9958/u_command/n2211_s0
10.810
10.845
u_v9958/u_command/n2212_s0
10.845
10.881
u_v9958/u_command/n2213_s0
10.881
10.916
u_v9958/u_command/n2214_s0
10.916
10.951
u_v9958/u_command/n2215_s0
10.951
10.986
u_v9958/u_command/n2216_s0
10.986
11.021
u_v9958/u_command/n2217_s0
11.021
11.057
u_v9958/u_command/n2218_s0
11.057
11.092
u_v9958/u_command/n1983_s4
12.021
12.474
u_v9958/u_command/ff_cache_vram_address_17_s15
13.469
13.922
u_v9958/u_command/ff_wait_count_5_s10
14.439
14.892
u_v9958/u_command/ff_cache_vram_write_s19
15.302
15.857
u_v9958/u_command/ff_next_state_0_s11
16.519
16.846
u_v9958/u_command/ff_next_state_0_s0
17.174
=====
SETUP
0.671
17.038
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n4_s0
7.451
8.021
u_v9958/u_command/u_cache/n5_s0
8.021
8.056
u_v9958/u_command/u_cache/n6_s0
8.056
8.091
u_v9958/u_command/u_cache/n7_s0
8.091
8.126
u_v9958/u_command/u_cache/n8_s0
8.126
8.161
u_v9958/u_command/u_cache/n9_s0
8.161
8.197
u_v9958/u_command/u_cache/n10_s0
8.197
8.232
u_v9958/u_command/u_cache/n11_s0
8.232
8.267
u_v9958/u_command/u_cache/n12_s0
8.267
8.302
u_v9958/u_command/u_cache/n13_s0
8.302
8.337
u_v9958/u_command/u_cache/n14_s0
8.337
8.373
u_v9958/u_command/u_cache/n15_s0
8.373
8.408
u_v9958/u_command/u_cache/n16_s0
8.408
8.443
u_v9958/u_command/u_cache/n17_s0
8.443
8.478
u_v9958/u_command/u_cache/n18_s0
8.478
8.513
u_v9958/u_command/u_cache/n19_s0
8.513
8.549
u_v9958/u_command/u_cache/n5735_s4
10.203
10.758
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s9
11.694
12.249
u_v9958/u_command/u_cache/n6822_s9
13.423
13.993
u_v9958/u_command/u_cache/n6822_s5
14.165
14.536
u_v9958/u_command/u_cache/n6822_s3
16.220
16.682
u_v9958/u_command/u_cache/ff_priority_0_s1
17.038
=====
SETUP
0.671
17.038
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n4_s0
7.451
8.021
u_v9958/u_command/u_cache/n5_s0
8.021
8.056
u_v9958/u_command/u_cache/n6_s0
8.056
8.091
u_v9958/u_command/u_cache/n7_s0
8.091
8.126
u_v9958/u_command/u_cache/n8_s0
8.126
8.161
u_v9958/u_command/u_cache/n9_s0
8.161
8.197
u_v9958/u_command/u_cache/n10_s0
8.197
8.232
u_v9958/u_command/u_cache/n11_s0
8.232
8.267
u_v9958/u_command/u_cache/n12_s0
8.267
8.302
u_v9958/u_command/u_cache/n13_s0
8.302
8.337
u_v9958/u_command/u_cache/n14_s0
8.337
8.373
u_v9958/u_command/u_cache/n15_s0
8.373
8.408
u_v9958/u_command/u_cache/n16_s0
8.408
8.443
u_v9958/u_command/u_cache/n17_s0
8.443
8.478
u_v9958/u_command/u_cache/n18_s0
8.478
8.513
u_v9958/u_command/u_cache/n19_s0
8.513
8.549
u_v9958/u_command/u_cache/n5735_s4
10.203
10.758
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s9
11.694
12.249
u_v9958/u_command/u_cache/n6822_s9
13.423
13.993
u_v9958/u_command/u_cache/n6822_s5
14.165
14.536
u_v9958/u_command/u_cache/n6822_s3
16.220
16.682
u_v9958/u_command/u_cache/ff_priority_1_s1
17.038
=====
SETUP
0.678
17.031
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s4
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s39
6.503
7.020
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s23
7.960
8.509
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s2
8.681
9.198
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s1
10.699
11.216
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_2_s17
12.311
12.562
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s6
13.522
14.077
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s3
14.474
15.029
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s1
15.276
15.793
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s0
16.482
17.031
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_2_s0
17.031
=====
SETUP
0.682
17.027
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n4_s0
7.451
8.021
u_v9958/u_command/u_cache/n5_s0
8.021
8.056
u_v9958/u_command/u_cache/n6_s0
8.056
8.091
u_v9958/u_command/u_cache/n7_s0
8.091
8.126
u_v9958/u_command/u_cache/n8_s0
8.126
8.161
u_v9958/u_command/u_cache/n9_s0
8.161
8.197
u_v9958/u_command/u_cache/n10_s0
8.197
8.232
u_v9958/u_command/u_cache/n11_s0
8.232
8.267
u_v9958/u_command/u_cache/n12_s0
8.267
8.302
u_v9958/u_command/u_cache/n13_s0
8.302
8.337
u_v9958/u_command/u_cache/n14_s0
8.337
8.373
u_v9958/u_command/u_cache/n15_s0
8.373
8.408
u_v9958/u_command/u_cache/n16_s0
8.408
8.443
u_v9958/u_command/u_cache/n17_s0
8.443
8.478
u_v9958/u_command/u_cache/n18_s0
8.478
8.513
u_v9958/u_command/u_cache/n19_s0
8.513
8.549
u_v9958/u_command/u_cache/n5735_s4
10.203
10.758
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s9
11.694
12.249
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s18
13.694
14.211
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s5
14.872
15.243
u_v9958/u_command/u_cache/ff_cache_vram_rdata_7_s6
15.662
16.232
u_v9958/u_command/u_cache/ff_cache_vram_rdata_6_s0
17.027
=====
SETUP
0.702
17.007
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n4_s0
7.451
8.021
u_v9958/u_command/u_cache/n5_s0
8.021
8.056
u_v9958/u_command/u_cache/n6_s0
8.056
8.091
u_v9958/u_command/u_cache/n7_s0
8.091
8.126
u_v9958/u_command/u_cache/n8_s0
8.126
8.161
u_v9958/u_command/u_cache/n9_s0
8.161
8.197
u_v9958/u_command/u_cache/n10_s0
8.197
8.232
u_v9958/u_command/u_cache/n11_s0
8.232
8.267
u_v9958/u_command/u_cache/n12_s0
8.267
8.302
u_v9958/u_command/u_cache/n13_s0
8.302
8.337
u_v9958/u_command/u_cache/n14_s0
8.337
8.373
u_v9958/u_command/u_cache/n15_s0
8.373
8.408
u_v9958/u_command/u_cache/n16_s0
8.408
8.443
u_v9958/u_command/u_cache/n17_s0
8.443
8.478
u_v9958/u_command/u_cache/n18_s0
8.478
8.513
u_v9958/u_command/u_cache/n19_s0
8.513
8.549
u_v9958/u_command/u_cache/n5735_s4
10.203
10.758
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s9
11.694
12.249
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s18
13.694
14.211
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s5
14.872
15.243
u_v9958/u_command/u_cache/ff_cache_vram_rdata_7_s6
15.662
16.232
u_v9958/u_command/u_cache/ff_cache_vram_rdata_2_s0
17.007
=====
SETUP
0.710
16.998
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n4_s0
7.451
8.021
u_v9958/u_command/u_cache/n5_s0
8.021
8.056
u_v9958/u_command/u_cache/n6_s0
8.056
8.091
u_v9958/u_command/u_cache/n7_s0
8.091
8.126
u_v9958/u_command/u_cache/n8_s0
8.126
8.161
u_v9958/u_command/u_cache/n9_s0
8.161
8.197
u_v9958/u_command/u_cache/n10_s0
8.197
8.232
u_v9958/u_command/u_cache/n11_s0
8.232
8.267
u_v9958/u_command/u_cache/n12_s0
8.267
8.302
u_v9958/u_command/u_cache/n13_s0
8.302
8.337
u_v9958/u_command/u_cache/n14_s0
8.337
8.373
u_v9958/u_command/u_cache/n15_s0
8.373
8.408
u_v9958/u_command/u_cache/n16_s0
8.408
8.443
u_v9958/u_command/u_cache/n17_s0
8.443
8.478
u_v9958/u_command/u_cache/n18_s0
8.478
8.513
u_v9958/u_command/u_cache/n19_s0
8.513
8.549
u_v9958/u_command/u_cache/n5735_s4
10.203
10.758
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s9
11.694
12.249
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s18
13.694
14.211
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s5
14.872
15.243
u_v9958/u_command/u_cache/ff_cache_vram_rdata_7_s6
15.662
16.232
u_v9958/u_command/u_cache/ff_cache_vram_rdata_3_s0
16.998
=====
HOLD
0.077
5.669
5.592
u_v9958/u_color_palette/ff_vdp_b_4_s0
5.343
5.544
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.669
=====
HOLD
0.077
5.670
5.592
u_v9958/u_color_palette/ff_vdp_g_3_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.670
=====
HOLD
0.080
5.672
5.592
u_v9958/u_color_palette/ff_vdp_g_0_s0
5.343
5.544
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.672
=====
HOLD
0.203
5.796
5.592
u_v9958/u_color_palette/ff_vdp_b_3_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.796
=====
HOLD
0.211
5.673
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_7_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.673
=====
HOLD
0.211
5.673
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_5_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.673
=====
HOLD
0.214
5.675
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_8_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.675
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_2_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_2_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_7_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_5_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_r_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_r_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_r_3_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_r_2_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_r_1_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_r_0_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_1_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.225
5.818
5.592
u_v9958/u_color_palette/ff_vdp_b_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.818
=====
HOLD
0.225
5.818
5.592
u_v9958/u_color_palette/ff_vdp_b_0_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.818
=====
HOLD
0.227
5.819
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_17_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.819
=====
HOLD
0.227
5.819
5.592
u_v9958/u_color_palette/ff_vdp_b_1_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.819
