<dec f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.h' l='183' type='void llvm::HexagonInstrInfo::storeRegToStackSlot(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, llvm::Register SrcReg, bool isKill, int FrameIndex, const llvm::TargetRegisterClass * RC, const llvm::TargetRegisterInfo * TRI) const'/>
<doc f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.h' l='179'>/// Store the specified register of the given register class to the specified
  /// stack frame index. The store instruction is to be added to the given
  /// machine basic block before the specified machine instruction. If isKill
  /// is true, the register operand is the last use and must be marked kill.</doc>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1422' u='c' c='_ZNK4llvm20HexagonFrameLowering22insertCSRSpillsInBlockERNS_17MachineBasicBlockERKSt6vectorINS_15CalleeSavedInfoESaIS4_EERKNS_19HexagonRegisterInfoERb'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1864' u='c' c='_ZNK4llvm20HexagonFrameLowering18expandStoreVecPredERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegis854881'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1011' c='_ZNK4llvm15TargetInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_199263263'/>
<def f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='913' ll='956' type='void llvm::HexagonInstrInfo::storeRegToStackSlot(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator I, llvm::Register SrcReg, bool isKill, int FI, const llvm::TargetRegisterClass * RC, const llvm::TargetRegisterInfo * TRI) const'/>
