#! /opt/iverilog/bin/vvp -v
:ivl_version "13.0 (devel)" "(s20221226-498-g52d049b51)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/system.vpi";
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/v2005_math.vpi";
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/va_math.vpi";
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/v2009.vpi";
S_0x1ffebc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b8de30 .scope module, "co_sim_carry_inference" "co_sim_carry_inference" 3 1;
 .timescale -9 -12;
v0x1aab360_0 .var/s "A", 1 0;
v0x1aab1f0_0 .net "P", 1 0, v0x1ffa740_0;  1 drivers
v0x1aab4d0_0 .net "P_netlist", 1 0, L_0x1afe400;  1 drivers
v0x1b809d0_0 .var "clk", 0 0;
v0x1b80f40_0 .var/i "mismatch", 31 0;
v0x1b82ba0_0 .var "reset", 0 0;
v0x1b82cf0_0 .var "subtract_i", 0 0;
E_0x1ffb3d0 .event negedge, v0x202ab70_0;
S_0x2025fa0 .scope task, "compare" "compare" 3 48, 3 48 0, S_0x1b8de30;
 .timescale -9 -12;
TD_co_sim_carry_inference.compare ;
    %load/vec4 v0x1aab1f0_0;
    %load/vec4 v0x1aab4d0_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call/w 3 50 "$display", "Data Mismatch. Golden P: %0d, Netlist P: %0d, Time: %0t", v0x1aab1f0_0, v0x1aab4d0_0, $time {0 0 0};
    %load/vec4 v0x1b80f40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1b80f40_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 54 "$display", "Data Matched. Golden P: %0d, Netlist P: %0d, Time: %0t", v0x1aab1f0_0, v0x1aab4d0_0, " ", $time {0 0 0};
T_0.1 ;
    %end;
S_0x1fce880 .scope module, "golden" "accumulator" 3 9, 4 1 0, S_0x1b8de30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "subtract_i";
    .port_info 3 /INPUT 2 "A";
    .port_info 4 /OUTPUT 2 "P";
v0x1b73150_0 .net/s "A", 1 0, v0x1aab360_0;  1 drivers
v0x1ffa740_0 .var/s "P", 1 0;
v0x202b130_0 .var/s "add_or_sub", 1 0;
v0x202ab70_0 .net "clk", 0 0, v0x1b809d0_0;  1 drivers
v0x202a620_0 .var/s "i1", 1 0;
v0x201dcc0_0 .net "reset", 0 0, v0x1b82ba0_0;  1 drivers
v0x1dc6dc0_0 .net "subtract_i", 0 0, v0x1b82cf0_0;  1 drivers
E_0x1fa3610 .event anyedge, v0x1dc6dc0_0, v0x1ffa740_0, v0x202a620_0;
E_0x1f9e3a0 .event posedge, v0x202ab70_0;
S_0x2029550 .scope module, "netlist" "accumulator_post_route" 3 11, 5 3 0, S_0x1b8de30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "subtract_i";
    .port_info 3 /INPUT 2 "A";
    .port_info 4 /OUTPUT 2 "P";
L_0x1b0b9a0 .functor BUFZ 1, L_0x1b4d9b0, C4<0>, C4<0>, C4<0>;
L_0x1b0bd20 .functor BUFZ 1, L_0x1b60060, C4<0>, C4<0>, C4<0>;
L_0x1b09020 .functor BUFZ 1, L_0x1b4d7d0, C4<0>, C4<0>, C4<0>;
L_0x1b08e50 .functor BUFZ 1, L_0x1b4dd70, C4<0>, C4<0>, C4<0>;
L_0x1b09160 .functor BUFZ 1, L_0x1b51620, C4<0>, C4<0>, C4<0>;
L_0x1b094e0 .functor BUFZ 1, L_0x1ac5ba0, C4<0>, C4<0>, C4<0>;
L_0x1b09810 .functor BUFZ 2, L_0x1af6830, C4<00>, C4<00>, C4<00>;
L_0x1aea7a0 .functor BUFZ 2, L_0x1af90e0, C4<00>, C4<00>, C4<00>;
L_0x1aeb2a0 .functor BUFZ 1, L_0x1af3bc0, C4<0>, C4<0>, C4<0>;
L_0x1aeb350 .functor BUFZ 1, L_0x1aedd00, C4<0>, C4<0>, C4<0>;
L_0x1afe2c0 .functor BUFZ 2, v0x1aab360_0, C4<00>, C4<00>, C4<00>;
L_0x1afe400 .functor BUFZ 2, L_0x1af31b0, C4<00>, C4<00>, C4<00>;
L_0x1adfcb0 .functor BUFZ 1, v0x1b809d0_0, C4<0>, C4<0>, C4<0>;
L_0x1ae25a0 .functor BUFZ 1, v0x1b82ba0_0, C4<0>, C4<0>, C4<0>;
L_0x1ae2a40 .functor BUFZ 1, v0x1b82cf0_0, C4<0>, C4<0>, C4<0>;
v0x1b30860_0 .net "$auto$clkbufmap.cc:298:execute$680", 0 0, L_0x1b094e0;  1 drivers
v0x1aca2c0_0 .net "$auto$rs_design_edit.cc:568:execute$693", 0 0, L_0x1b51620;  1 drivers
v0x1aca5a0_0 .net "$auto$rs_design_edit.cc:568:execute$694", 0 0, L_0x1b4dd70;  1 drivers
v0x1aca430_0 .net "$auto$rs_design_edit.cc:568:execute$695", 0 0, L_0x1b4d7d0;  1 drivers
v0x1aca710_0 .net "$auto$rs_design_edit.cc:568:execute$696", 0 0, L_0x1b60060;  1 drivers
v0x1ac5200_0 .net "$auto$rs_design_edit.cc:568:execute$697", 0 0, L_0x1b4d9b0;  1 drivers
v0x1ac54e0_0 .net "$auto$rs_design_edit.cc:821:execute$699.A", 1 0, L_0x1afe2c0;  1 drivers
v0x1ac5370_0 .net "$auto$rs_design_edit.cc:821:execute$699.P", 1 0, L_0x1af31b0;  1 drivers
v0x1b118e0_0 .net "$auto$rs_design_edit.cc:821:execute$699.clk", 0 0, L_0x1adfcb0;  1 drivers
v0x1b11a50_0 .net "$auto$rs_design_edit.cc:821:execute$699.reset", 0 0, L_0x1ae25a0;  1 drivers
v0x1b13e00_0 .net "$auto$rs_design_edit.cc:821:execute$699.subtract_i", 0 0, L_0x1ae2a40;  1 drivers
v0x1b0d2f0_0 .net "$flatten$auto$rs_design_edit.cc:821:execute$699.$auto$clkbufmap.cc:298:execute$680", 0 0, L_0x1ac5ba0;  1 drivers
v0x1b0d460_0 .net "$flatten$auto$rs_design_edit.cc:821:execute$699.$auto$rs_design_edit.cc:568:execute$693", 0 0, L_0x1b09160;  1 drivers
v0x1b0f560_0 .net "$flatten$auto$rs_design_edit.cc:821:execute$699.$auto$rs_design_edit.cc:568:execute$694", 0 0, L_0x1b08e50;  1 drivers
v0x1b0af00_0 .net "$flatten$auto$rs_design_edit.cc:821:execute$699.$auto$rs_design_edit.cc:568:execute$695", 0 0, L_0x1b09020;  1 drivers
v0x1aea630_0 .net "$flatten$auto$rs_design_edit.cc:821:execute$699.$auto$rs_design_edit.cc:568:execute$696", 0 0, L_0x1b0bd20;  1 drivers
v0x1adf040_0 .net "$flatten$auto$rs_design_edit.cc:821:execute$699.$auto$rs_design_edit.cc:568:execute$697", 0 0, L_0x1b0b9a0;  1 drivers
v0x1ae2430_0 .net "$flatten$auto$rs_design_edit.cc:821:execute$699.$iopadmap$A", 1 0, L_0x1af6830;  1 drivers
v0x1a64ae0_0 .net "$flatten$auto$rs_design_edit.cc:821:execute$699.$iopadmap$P", 1 0, L_0x1aea7a0;  1 drivers
v0x1a64dc0_0 .net "$flatten$auto$rs_design_edit.cc:821:execute$699.$iopadmap$clk", 0 0, L_0x1af3600;  1 drivers
v0x1a64c50_0 .net "$flatten$auto$rs_design_edit.cc:821:execute$699.$iopadmap$reset", 0 0, L_0x1af3bc0;  1 drivers
v0x1a64f30_0 .net "$flatten$auto$rs_design_edit.cc:821:execute$699.$iopadmap$subtract_i", 0 0, L_0x1aedd00;  1 drivers
v0x1a8f860_0 .net "$iopadmap$A", 1 0, L_0x1b09810;  1 drivers
v0x1a8fb40_0 .net "$iopadmap$P", 1 0, L_0x1af90e0;  1 drivers
v0x1a8f9d0_0 .net "$iopadmap$reset", 0 0, L_0x1aeb2a0;  1 drivers
v0x1a8fcb0_0 .net "$iopadmap$subtract_i", 0 0, L_0x1aeb350;  1 drivers
v0x1a94d30_0 .net "A", 1 0, v0x1aab360_0;  alias, 1 drivers
v0x1b21590_0 .net "P", 1 0, L_0x1afe400;  alias, 1 drivers
v0x1b18d30_0 .net "clk", 0 0, v0x1b809d0_0;  alias, 1 drivers
v0x1b1e4a0_0 .net "reset", 0 0, v0x1b82ba0_0;  alias, 1 drivers
v0x1aab080_0 .net "subtract_i", 0 0, v0x1b82cf0_0;  alias, 1 drivers
L_0x1a7d980 .part L_0x1b09810, 0, 1;
L_0x1af8f70 .part L_0x1b09810, 1, 1;
L_0x1af90e0 .concat8 [ 1 1 0 0], L_0x1b5f5c0, L_0x1b5fda0;
L_0x1af6100 .part L_0x1afe2c0, 0, 1;
L_0x1af5cb0 .part L_0x1afe2c0, 1, 1;
L_0x1af6830 .concat8 [ 1 1 0 0], L_0x1af5f90, L_0x1af5580;
L_0x1af6550 .part L_0x1aea7a0, 0, 1;
L_0x1b075b0 .part L_0x1aea7a0, 1, 1;
L_0x1af31b0 .concat8 [ 1 1 0 0], L_0x1b12cf0, L_0x1b13450;
S_0x20291c0 .scope module, "$auto$rs_design_edit.cc:819:execute$698" "fabric_accumulator" 5 59, 6 2 0, S_0x2029550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "$auto$clkbufmap.cc:298:execute$680";
    .port_info 1 /INPUT 1 "$iopadmap$A[0]";
    .port_info 2 /INPUT 1 "$iopadmap$A[1]";
    .port_info 3 /INPUT 1 "$iopadmap$subtract_i";
    .port_info 4 /INPUT 1 "$iopadmap$reset";
    .port_info 5 /OUTPUT 1 "$iopadmap$P[0]";
    .port_info 6 /OUTPUT 1 "$iopadmap$P[1]";
    .port_info 7 /OUTPUT 1 "$auto$rs_design_edit.cc:568:execute$696";
    .port_info 8 /OUTPUT 1 "$auto$rs_design_edit.cc:568:execute$695";
    .port_info 9 /OUTPUT 1 "$auto$rs_design_edit.cc:568:execute$694";
    .port_info 10 /OUTPUT 1 "$auto$rs_design_edit.cc:568:execute$697";
    .port_info 11 /OUTPUT 1 "$auto$rs_design_edit.cc:568:execute$693";
L_0x1b5f5c0 .functor BUFZ 1, L_0x1ad9b40, C4<0>, C4<0>, C4<0>;
L_0x1b5fda0 .functor BUFZ 1, L_0x1a99ea0, C4<0>, C4<0>, C4<0>;
L_0x1b60060 .functor BUFZ 1, L_0x1a97950, C4<0>, C4<0>, C4<0>;
L_0x1b4d7d0 .functor BUFZ 1, L_0x1adb960, C4<0>, C4<0>, C4<0>;
L_0x1b4dd70 .functor BUFZ 1, L_0x1adbd40, C4<0>, C4<0>, C4<0>;
L_0x1b4d9b0 .functor BUFZ 1, L_0x1adc3a0, C4<0>, C4<0>, C4<0>;
L_0x1b51620 .functor BUFZ 1, L_0x1ad6e60, C4<0>, C4<0>, C4<0>;
L_0x1b4ea90 .functor BUFZ 1, L_0x1b094e0, C4<0>, C4<0>, C4<0>;
L_0x1b501c0 .functor BUFZ 1, L_0x1a7d980, C4<0>, C4<0>, C4<0>;
L_0x1b505b0 .functor BUFZ 1, L_0x1af8f70, C4<0>, C4<0>, C4<0>;
L_0x1b50d40 .functor BUFZ 1, L_0x1aeb350, C4<0>, C4<0>, C4<0>;
L_0x1b519a0 .functor BUFZ 1, L_0x1aeb2a0, C4<0>, C4<0>, C4<0>;
v0x1a86d10_0 .net "$auto$clkbufmap.cc:298:execute$680", 0 0, L_0x1b094e0;  alias, 1 drivers
v0x1a822d0_0 .net "$auto$clkbufmap.cc:298:execute$680_output_0_0", 0 0, L_0x1b4ea90;  1 drivers
v0x1a82440_0 .net "$auto$rs_design_edit.cc:568:execute$693", 0 0, L_0x1b51620;  alias, 1 drivers
v0x1a82720_0 .net "$auto$rs_design_edit.cc:568:execute$693_input_0_0", 0 0, L_0x1ad6e60;  1 drivers
v0x1b24760_0 .net "$auto$rs_design_edit.cc:568:execute$694", 0 0, L_0x1b4dd70;  alias, 1 drivers
v0x1b25e60_0 .net "$auto$rs_design_edit.cc:568:execute$694_input_0_0", 0 0, L_0x1adbd40;  1 drivers
v0x1b276b0_0 .net "$auto$rs_design_edit.cc:568:execute$695", 0 0, L_0x1b4d7d0;  alias, 1 drivers
v0x1b28db0_0 .net "$auto$rs_design_edit.cc:568:execute$695_input_0_0", 0 0, L_0x1adb960;  1 drivers
v0x1b1ce10_0 .net "$auto$rs_design_edit.cc:568:execute$696", 0 0, L_0x1b60060;  alias, 1 drivers
v0x1a72ab0_0 .net "$auto$rs_design_edit.cc:568:execute$696_input_0_0", 0 0, L_0x1a97950;  1 drivers
v0x1a74830_0 .net "$auto$rs_design_edit.cc:568:execute$697", 0 0, L_0x1b4d9b0;  alias, 1 drivers
v0x1a749a0_0 .net "$auto$rs_design_edit.cc:568:execute$697_input_0_0", 0 0, L_0x1adc3a0;  1 drivers
v0x1a70a50_0 .net "$iopadmap$A[0]", 0 0, L_0x1a7d980;  1 drivers
v0x1a70bc0_0 .net "$iopadmap$A[0]_output_0_0", 0 0, L_0x1b501c0;  1 drivers
v0x1a76720_0 .net "$iopadmap$A[1]", 0 0, L_0x1af8f70;  1 drivers
v0x1a76890_0 .net "$iopadmap$A[1]_output_0_0", 0 0, L_0x1b505b0;  1 drivers
v0x1a6eb60_0 .net "$iopadmap$P[0]", 0 0, L_0x1b5f5c0;  1 drivers
v0x1a6ecd0_0 .net "$iopadmap$P[0]_input_0_0", 0 0, L_0x1ad9b40;  1 drivers
v0x1ad2d20_0 .net "$iopadmap$P[1]", 0 0, L_0x1b5fda0;  1 drivers
v0x1ad3000_0 .net "$iopadmap$P[1]_input_0_0", 0 0, L_0x1a99ea0;  1 drivers
v0x1ad2e90_0 .net "$iopadmap$reset", 0 0, L_0x1aeb2a0;  alias, 1 drivers
v0x1ad3170_0 .net "$iopadmap$reset_output_0_0", 0 0, L_0x1b519a0;  1 drivers
v0x1a60df0_0 .net "$iopadmap$subtract_i", 0 0, L_0x1aeb350;  alias, 1 drivers
v0x1ae72e0_0 .net "$iopadmap$subtract_i_output_0_0", 0 0, L_0x1b50d40;  1 drivers
L_0x7fd19125a060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a67340_0 .net/2u *"_ivl_24", 0 0, L_0x7fd19125a060;  1 drivers
L_0x7fd19125a0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a67620_0 .net/2u *"_ivl_26", 0 0, L_0x7fd19125a0a8;  1 drivers
L_0x7fd19125a0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a674b0_0 .net/2u *"_ivl_28", 0 0, L_0x7fd19125a0f0;  1 drivers
L_0x7fd19125a210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a67790_0 .net/2u *"_ivl_34", 0 0, L_0x7fd19125a210;  1 drivers
L_0x7fd19125a258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a4ad30_0 .net/2u *"_ivl_36", 0 0, L_0x7fd19125a258;  1 drivers
L_0x7fd19125a2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1aa3700_0 .net/2u *"_ivl_38", 0 0, L_0x7fd19125a2a0;  1 drivers
L_0x7fd19125a2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1aa39e0_0 .net/2u *"_ivl_40", 0 0, L_0x7fd19125a2e8;  1 drivers
L_0x7fd19125a378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1aa3870_0 .net/2u *"_ivl_44", 0 0, L_0x7fd19125a378;  1 drivers
L_0x7fd19125a3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1aa3b50_0 .net/2u *"_ivl_46", 0 0, L_0x7fd19125a3c0;  1 drivers
L_0x7fd19125a408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a62af0_0 .net/2u *"_ivl_48", 0 0, L_0x7fd19125a408;  1 drivers
L_0x7fd19125a450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a62c60_0 .net/2u *"_ivl_50", 0 0, L_0x7fd19125a450;  1 drivers
L_0x7fd19125a4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a9e600_0 .net/2u *"_ivl_54", 0 0, L_0x7fd19125a4e0;  1 drivers
L_0x7fd19125a528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a9e8e0_0 .net/2u *"_ivl_56", 0 0, L_0x7fd19125a528;  1 drivers
L_0x7fd19125a570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a9e770_0 .net/2u *"_ivl_58", 0 0, L_0x7fd19125a570;  1 drivers
L_0x7fd19125a5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a9ea50_0 .net/2u *"_ivl_60", 0 0, L_0x7fd19125a5b8;  1 drivers
L_0x7fd19125a648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ab0140_0 .net/2u *"_ivl_64", 0 0, L_0x7fd19125a648;  1 drivers
L_0x7fd19125a690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ab0420_0 .net/2u *"_ivl_66", 0 0, L_0x7fd19125a690;  1 drivers
L_0x7fd19125a6d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ab02b0_0 .net/2u *"_ivl_68", 0 0, L_0x7fd19125a6d8;  1 drivers
L_0x7fd19125a720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ab0590_0 .net/2u *"_ivl_70", 0 0, L_0x7fd19125a720;  1 drivers
L_0x7fd19125a7b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ab0870_0 .net/2u *"_ivl_74", 0 0, L_0x7fd19125a7b0;  1 drivers
L_0x7fd19125a7f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ab0700_0 .net/2u *"_ivl_76", 0 0, L_0x7fd19125a7f8;  1 drivers
L_0x7fd19125a840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1acee10_0 .net/2u *"_ivl_78", 0 0, L_0x7fd19125a840;  1 drivers
L_0x7fd19125a888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1acf0f0_0 .net/2u *"_ivl_80", 0 0, L_0x7fd19125a888;  1 drivers
L_0x7fd19125a918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1acef80_0 .net/2u *"_ivl_84", 0 0, L_0x7fd19125a918;  1 drivers
L_0x7fd19125a960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1acf260_0 .net/2u *"_ivl_86", 0 0, L_0x7fd19125a960;  1 drivers
L_0x7fd19125a9f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ac7a60_0 .net/2u *"_ivl_90", 0 0, L_0x7fd19125a9f0;  1 drivers
L_0x7fd19125aa38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ac7d40_0 .net/2u *"_ivl_92", 0 0, L_0x7fd19125aa38;  1 drivers
L_0x7fd19125aa80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ac7bd0_0 .net/2u *"_ivl_94", 0 0, L_0x7fd19125aa80;  1 drivers
v0x1ac7eb0_0 .net "dffre_$iopadmap$P[0]_clock_0_0", 0 0, L_0x1ab6980;  1 drivers
v0x1b46670_0 .net "dffre_$iopadmap$P[0]_input_0_0", 0 0, L_0x1b335d0;  1 drivers
v0x1b46950_0 .net "dffre_$iopadmap$P[0]_input_1_0", 0 0, L_0x1aa9800;  1 drivers
v0x1b46ac0_0 .net "dffre_$iopadmap$P[0]_input_2_0", 0 0, L_0x1aa6920;  1 drivers
v0x1b46c30_0 .net "dffre_$iopadmap$P[0]_output_0_0", 0 0, v0x1e7f9c0_0;  1 drivers
v0x1b44060_0 .net "dffre_$iopadmap$P[1]_clock_0_0", 0 0, L_0x1ab6420;  1 drivers
v0x1b44340_0 .net "dffre_$iopadmap$P[1]_input_0_0", 0 0, L_0x1b33740;  1 drivers
v0x1b444b0_0 .net "dffre_$iopadmap$P[1]_input_1_0", 0 0, L_0x1b33120;  1 drivers
v0x1b441d0_0 .net "dffre_$iopadmap$P[1]_input_2_0", 0 0, L_0x1b33400;  1 drivers
v0x1b41260_0 .net "dffre_$iopadmap$P[1]_output_0_0", 0 0, v0x1c37790_0;  1 drivers
v0x1b41b00_0 .net "dffre_i1[0]_clock_0_0", 0 0, L_0x1ab3480;  1 drivers
v0x1b41540_0 .net "dffre_i1[0]_input_0_0", 0 0, L_0x1b33bd0;  1 drivers
v0x1b416b0_0 .net "dffre_i1[0]_input_1_0", 0 0, L_0x1a9a500;  1 drivers
v0x1b41990_0 .net "dffre_i1[0]_input_2_0", 0 0, L_0x1a8c190;  1 drivers
v0x1b41de0_0 .net "dffre_i1[0]_output_0_0", 0 0, v0x1c381d0_0;  1 drivers
v0x1b41c70_0 .net "dffre_i1[1]_clock_0_0", 0 0, L_0x1ab5f70;  1 drivers
v0x1b41820_0 .net "dffre_i1[1]_input_0_0", 0 0, L_0x1b34280;  1 drivers
v0x1b413d0_0 .net "dffre_i1[1]_input_1_0", 0 0, L_0x1aa6c50;  1 drivers
v0x1b3ecc0_0 .net "dffre_i1[1]_input_2_0", 0 0, L_0x1b328e0;  1 drivers
v0x1b3efa0_0 .net "dffre_i1[1]_output_0_0", 0 0, v0x1c38900_0;  1 drivers
v0x1b3f110_0 .net "lut_$abc$306$li0_li0_input_0_0", 0 0, L_0x1b366c0;  1 drivers
v0x1b3ee30_0 .net "lut_$abc$306$li0_li0_input_0_1", 0 0, L_0x1ab45a0;  1 drivers
v0x1b4ac50_0 .net "lut_$abc$306$li0_li0_input_0_4", 0 0, L_0x1ad7570;  1 drivers
v0x1b4adc0_0 .net "lut_$abc$306$li0_li0_output_0_0", 0 0, L_0x1be7560;  1 drivers
v0x1b4af30_0 .net "lut_$abc$306$li1_li1_input_0_0", 0 0, L_0x1b34710;  1 drivers
v0x1b48c10_0 .net "lut_$abc$306$li1_li1_input_0_1", 0 0, L_0x1aba800;  1 drivers
v0x1b48d80_0 .net "lut_$abc$306$li1_li1_input_0_2", 0 0, L_0x1ad94e0;  1 drivers
v0x1b48ef0_0 .net "lut_$abc$306$li1_li1_input_0_3", 0 0, L_0x1a97620;  1 drivers
v0x1b5c630_0 .net "lut_$abc$306$li1_li1_input_0_4", 0 0, L_0x1b35070;  1 drivers
v0x1b5c4c0_0 .net "lut_$abc$306$li1_li1_input_0_5", 0 0, L_0x1afd180;  1 drivers
v0x1b5bd90_0 .net "lut_$abc$306$li1_li1_output_0_0", 0 0, L_0x1a7fee0;  1 drivers
v0x1b5bf00_0 .net "lut_$abc$306$li2_li2_input_0_1", 0 0, L_0x1ab3b40;  1 drivers
v0x1b5c1e0_0 .net "lut_$abc$306$li2_li2_input_0_3", 0 0, L_0x1abad20;  1 drivers
v0x1b5c070_0 .net "lut_$abc$306$li2_li2_output_0_0", 0 0, L_0x1b86d70;  1 drivers
v0x1b5c350_0 .net "lut_$abc$306$li3_li3_input_0_1", 0 0, L_0x1aecf60;  1 drivers
v0x1b5cc60_0 .net "lut_$abc$306$li3_li3_input_0_2", 0 0, L_0x1ab3e70;  1 drivers
v0x1b5cdd0_0 .net "lut_$abc$306$li3_li3_output_0_0", 0 0, L_0x1a6c400;  1 drivers
v0x1b5cf40_0 .net "lut_$auto$rs_design_edit.cc:568:execute$693_input_0_0", 0 0, L_0x1aa91a0;  1 drivers
v0x1b4d210_0 .net "lut_$auto$rs_design_edit.cc:568:execute$693_output_0_0", 0 0, L_0x1e84570;  1 drivers
v0x1b4df40_0 .net "lut_$auto$rs_design_edit.cc:568:execute$694_input_0_0", 0 0, L_0x1aff450;  1 drivers
v0x1b4e570_0 .net "lut_$auto$rs_design_edit.cc:568:execute$694_output_0_0", 0 0, L_0x1d914b0;  1 drivers
v0x1ab31a0_0 .net "lut_$auto$rs_design_edit.cc:568:execute$695_input_0_0", 0 0, L_0x1a8cf40;  1 drivers
v0x1ab3310_0 .net "lut_$auto$rs_design_edit.cc:568:execute$695_output_0_0", 0 0, L_0x1e14d30;  1 drivers
v0x1abae80_0 .net "lut_$auto$rs_design_edit.cc:568:execute$696_input_0_0", 0 0, L_0x1a8c8a0;  1 drivers
v0x1aec870_0 .net "lut_$auto$rs_design_edit.cc:568:execute$696_output_0_0", 0 0, L_0x1cd8130;  1 drivers
v0x1a96c80_0 .net "lut_$auto$rs_design_edit.cc:568:execute$697_input_0_0", 0 0, L_0x1a8cd10;  1 drivers
v0x1a96f60_0 .net "lut_$auto$rs_design_edit.cc:568:execute$697_output_0_0", 0 0, L_0x1c8d4e0;  1 drivers
v0x1a96df0_0 .net "lut_$true_output_0_0", 0 0, L_0x1b89870;  1 drivers
LS_0x1b89720_0_0 .concat [ 1 1 1 1], L_0x7fd19125a0f0, L_0x1ab3b40, L_0x7fd19125a0a8, L_0x1abad20;
LS_0x1b89720_0_4 .concat [ 1 0 0 0], L_0x7fd19125a060;
L_0x1b89720 .concat [ 4 1 0 0], LS_0x1b89720_0_0, LS_0x1b89720_0_4;
LS_0x1c6dcb0_0_0 .concat [ 1 1 1 1], L_0x1a8cd10, L_0x7fd19125a2e8, L_0x7fd19125a2a0, L_0x7fd19125a258;
LS_0x1c6dcb0_0_4 .concat [ 1 0 0 0], L_0x7fd19125a210;
L_0x1c6dcb0 .concat [ 4 1 0 0], LS_0x1c6dcb0_0_0, LS_0x1c6dcb0_0_4;
LS_0x1c85610_0_0 .concat [ 1 1 1 1], L_0x1a8c8a0, L_0x7fd19125a450, L_0x7fd19125a408, L_0x7fd19125a3c0;
LS_0x1c85610_0_4 .concat [ 1 0 0 0], L_0x7fd19125a378;
L_0x1c85610 .concat [ 4 1 0 0], LS_0x1c85610_0_0, LS_0x1c85610_0_4;
LS_0x1d91360_0_0 .concat [ 1 1 1 1], L_0x1a8cf40, L_0x7fd19125a5b8, L_0x7fd19125a570, L_0x7fd19125a528;
LS_0x1d91360_0_4 .concat [ 1 0 0 0], L_0x7fd19125a4e0;
L_0x1d91360 .concat [ 4 1 0 0], LS_0x1d91360_0_0, LS_0x1d91360_0_4;
LS_0x1e83d60_0_0 .concat [ 1 1 1 1], L_0x1aff450, L_0x7fd19125a720, L_0x7fd19125a6d8, L_0x7fd19125a690;
LS_0x1e83d60_0_4 .concat [ 1 0 0 0], L_0x7fd19125a648;
L_0x1e83d60 .concat [ 4 1 0 0], LS_0x1e83d60_0_0, LS_0x1e83d60_0_4;
LS_0x1b8e670_0_0 .concat [ 1 1 1 1], L_0x1aa91a0, L_0x7fd19125a888, L_0x7fd19125a840, L_0x7fd19125a7f8;
LS_0x1b8e670_0_4 .concat [ 1 0 0 0], L_0x7fd19125a7b0;
L_0x1b8e670 .concat [ 4 1 0 0], LS_0x1b8e670_0_0, LS_0x1b8e670_0_4;
LS_0x1a69ff0_0_0 .concat [ 1 1 1 1], L_0x1b366c0, L_0x1ab45a0, L_0x7fd19125a960, L_0x7fd19125a918;
LS_0x1a69ff0_0_4 .concat [ 1 0 0 0], L_0x1ad7570;
L_0x1a69ff0 .concat [ 4 1 0 0], LS_0x1a69ff0_0_0, LS_0x1a69ff0_0_4;
LS_0x1aadbc0_0_0 .concat [ 1 1 1 1], L_0x7fd19125aa80, L_0x1aecf60, L_0x1ab3e70, L_0x7fd19125aa38;
LS_0x1aadbc0_0_4 .concat [ 1 0 0 0], L_0x7fd19125a9f0;
L_0x1aadbc0 .concat [ 4 1 0 0], LS_0x1aadbc0_0_0, LS_0x1aadbc0_0_4;
LS_0x1a7d6a0_0_0 .concat [ 1 1 1 1], L_0x1b34710, L_0x1aba800, L_0x1ad94e0, L_0x1a97620;
LS_0x1a7d6a0_0_4 .concat [ 1 1 0 0], L_0x1b35070, L_0x1afd180;
L_0x1a7d6a0 .concat [ 4 2 0 0], LS_0x1a7d6a0_0_0, LS_0x1a7d6a0_0_4;
S_0x2028aa0 .scope module, "dffre_$iopadmap$P[0]" "DFFRE" 6 423, 7 11 1, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x1e8b2b0_0 .net "C", 0 0, L_0x1ab6980;  alias, 1 drivers
v0x1dcf2f0_0 .net "D", 0 0, L_0x1b335d0;  alias, 1 drivers
v0x1dcf140_0 .net "E", 0 0, L_0x1aa6920;  alias, 1 drivers
v0x1e7f9c0_0 .var "Q", 0 0;
v0x1dd59b0_0 .net "R", 0 0, L_0x1aa9800;  alias, 1 drivers
E_0x1f4da60/0 .event negedge, v0x1dd59b0_0;
E_0x1f4da60/1 .event posedge, v0x1e8b2b0_0;
E_0x1f4da60 .event/or E_0x1f4da60/0, E_0x1f4da60/1;
S_0x2028710 .scope module, "dffre_$iopadmap$P[1]" "DFFRE" 6 470, 7 11 1, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x1dd8d50_0 .net "C", 0 0, L_0x1ab6420;  alias, 1 drivers
v0x1dd8eb0_0 .net "D", 0 0, L_0x1b33740;  alias, 1 drivers
v0x1a51940_0 .net "E", 0 0, L_0x1b33400;  alias, 1 drivers
v0x1c37790_0 .var "Q", 0 0;
v0x1c36aa0_0 .net "R", 0 0, L_0x1b33120;  alias, 1 drivers
E_0x1f3ca50/0 .event negedge, v0x1c36aa0_0;
E_0x1f3ca50/1 .event posedge, v0x1dd8d50_0;
E_0x1f3ca50 .event/or E_0x1f3ca50/0, E_0x1f3ca50/1;
S_0x20283b0 .scope module, "dffre_i1[0]" "DFFRE" 6 316, 7 11 1, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x1c37d80_0 .net "C", 0 0, L_0x1ab3480;  alias, 1 drivers
v0x1c37ef0_0 .net "D", 0 0, L_0x1b33bd0;  alias, 1 drivers
v0x1c38060_0 .net "E", 0 0, L_0x1a8c190;  alias, 1 drivers
v0x1c381d0_0 .var "Q", 0 0;
v0x1c38340_0 .net "R", 0 0, L_0x1a9a500;  alias, 1 drivers
E_0x1f3a310/0 .event negedge, v0x1c38340_0;
E_0x1f3a310/1 .event posedge, v0x1c37d80_0;
E_0x1f3a310 .event/or E_0x1f3a310/0, E_0x1f3a310/1;
S_0x2028050 .scope module, "dffre_i1[1]" "DFFRE" 6 446, 7 11 1, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x1c384b0_0 .net "C", 0 0, L_0x1ab5f70;  alias, 1 drivers
v0x1c38620_0 .net "D", 0 0, L_0x1b34280;  alias, 1 drivers
v0x1c38790_0 .net "E", 0 0, L_0x1b328e0;  alias, 1 drivers
v0x1c38900_0 .var "Q", 0 0;
v0x1c38a70_0 .net "R", 0 0, L_0x1aa6c50;  alias, 1 drivers
E_0x1f39ef0/0 .event negedge, v0x1c38a70_0;
E_0x1f39ef0/1 .event posedge, v0x1c384b0_0;
E_0x1f39ef0 .event/or E_0x1f39ef0/0, E_0x1f39ef0/1;
S_0x2027cf0 .scope module, "lut_$abc$306$li0_li0" "LUT_K" 6 411, 8 126 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x1d9a150 .param/l "K" 0 8 128, +C4<00000000000000000000000000000101>;
P_0x1d9a190 .param/l "LUT_MASK" 0 8 133, C4<00000000000000010000000000000010>;
P_0x1d9a1d0 .param/l "T1" 0 8 144, +C4<00000000000000000000000000000011>;
P_0x1d9a210 .param/l "T2" 0 8 145, +C4<00000000000000000000000000000010>;
L_0x7fd19125a8d0 .functor BUFT 1, C4<00000000000000010000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1c371a0_0 .net/2u *"_ivl_0", 31 0, L_0x7fd19125a8d0;  1 drivers
v0x1c37310_0 .net "in", 4 0, L_0x1a69ff0;  1 drivers
v0x1c38be0_0 .net "out", 0 0, L_0x1be7560;  alias, 1 drivers
L_0x1be7560 .part/v L_0x7fd19125a8d0, L_0x1a69ff0, 1;
S_0x2027990 .scope module, "lut_$abc$306$li1_li1" "LUT_K" 6 457, 8 126 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x1d49360 .param/l "K" 0 8 128, +C4<00000000000000000000000000000110>;
P_0x1d493a0 .param/l "LUT_MASK" 0 8 133, C4<0000000000101000000000001101011100000000110101110000000000101000>;
P_0x1d493e0 .param/l "T1" 0 8 144, +C4<00000000000000000000000000000011>;
P_0x1d49420 .param/l "T2" 0 8 145, +C4<00000000000000000000000000000010>;
L_0x7fd19125aac8 .functor BUFT 1, C4<0000000000101000000000001101011100000000110101110000000000101000>, C4<0>, C4<0>, C4<0>;
v0x1c38d50_0 .net/2u *"_ivl_0", 63 0, L_0x7fd19125aac8;  1 drivers
v0x1c37480_0 .net "in", 5 0, L_0x1a7d6a0;  1 drivers
v0x1c38ec0_0 .net "out", 0 0, L_0x1a7fee0;  alias, 1 drivers
L_0x1a7fee0 .part/v L_0x7fd19125aac8, L_0x1a7d6a0, 1;
S_0x2027630 .scope module, "lut_$abc$306$li2_li2" "LUT_K" 6 304, 8 126 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x1f8cd90 .param/l "K" 0 8 128, +C4<00000000000000000000000000000101>;
P_0x1f8cdd0 .param/l "LUT_MASK" 0 8 133, C4<00000000000000000000000000000100>;
P_0x1f8ce10 .param/l "T1" 0 8 144, +C4<00000000000000000000000000000011>;
P_0x1f8ce50 .param/l "T2" 0 8 145, +C4<00000000000000000000000000000010>;
L_0x7fd19125a018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1c39030_0 .net/2u *"_ivl_0", 31 0, L_0x7fd19125a018;  1 drivers
v0x1c391a0_0 .net "in", 4 0, L_0x1b89720;  1 drivers
v0x1c39310_0 .net "out", 0 0, L_0x1b86d70;  alias, 1 drivers
L_0x1b86d70 .part/v L_0x7fd19125a018, L_0x1b89720, 1;
S_0x20265e0 .scope module, "lut_$abc$306$li3_li3" "LUT_K" 6 434, 8 126 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x1c9ffb0 .param/l "K" 0 8 128, +C4<00000000000000000000000000000101>;
P_0x1c9fff0 .param/l "LUT_MASK" 0 8 133, C4<00000000000000000000000000010000>;
P_0x1ca0030 .param/l "T1" 0 8 144, +C4<00000000000000000000000000000011>;
P_0x1ca0070 .param/l "T2" 0 8 145, +C4<00000000000000000000000000000010>;
L_0x7fd19125a9a8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x1e494a0_0 .net/2u *"_ivl_0", 31 0, L_0x7fd19125a9a8;  1 drivers
v0x1e492f0_0 .net "in", 4 0, L_0x1aadbc0;  1 drivers
v0x1e49610_0 .net "out", 0 0, L_0x1a6c400;  alias, 1 drivers
L_0x1a6c400 .part/v L_0x7fd19125a9a8, L_0x1aadbc0, 1;
S_0x20196b0 .scope module, "lut_$auto$rs_design_edit.cc:568:execute$693" "LUT_K" 6 397, 8 126 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x1d24d10 .param/l "K" 0 8 128, +C4<00000000000000000000000000000101>;
P_0x1d24d50 .param/l "LUT_MASK" 0 8 133, C4<00000000000000000000000000000010>;
P_0x1d24d90 .param/l "T1" 0 8 144, +C4<00000000000000000000000000000011>;
P_0x1d24dd0 .param/l "T2" 0 8 145, +C4<00000000000000000000000000000010>;
L_0x7fd19125a768 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1d1a620_0 .net/2u *"_ivl_0", 31 0, L_0x7fd19125a768;  1 drivers
v0x1d1b540_0 .net "in", 4 0, L_0x1b8e670;  1 drivers
v0x1d1a790_0 .net "out", 0 0, L_0x1e84570;  alias, 1 drivers
L_0x1e84570 .part/v L_0x7fd19125a768, L_0x1b8e670, 1;
S_0x2020450 .scope module, "lut_$auto$rs_design_edit.cc:568:execute$694" "LUT_K" 6 383, 8 126 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x201a0d0 .param/l "K" 0 8 128, +C4<00000000000000000000000000000101>;
P_0x201a110 .param/l "LUT_MASK" 0 8 133, C4<00000000000000000000000000000010>;
P_0x201a150 .param/l "T1" 0 8 144, +C4<00000000000000000000000000000011>;
P_0x201a190 .param/l "T2" 0 8 145, +C4<00000000000000000000000000000010>;
L_0x7fd19125a600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1d1b6b0_0 .net/2u *"_ivl_0", 31 0, L_0x7fd19125a600;  1 drivers
v0x1d1a340_0 .net "in", 4 0, L_0x1e83d60;  1 drivers
v0x1d1b260_0 .net "out", 0 0, L_0x1d914b0;  alias, 1 drivers
L_0x1d914b0 .part/v L_0x7fd19125a600, L_0x1e83d60, 1;
S_0x201dfe0 .scope module, "lut_$auto$rs_design_edit.cc:568:execute$695" "LUT_K" 6 369, 8 126 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x201e550 .param/l "K" 0 8 128, +C4<00000000000000000000000000000101>;
P_0x201e590 .param/l "LUT_MASK" 0 8 133, C4<00000000000000000000000000000010>;
P_0x201e5d0 .param/l "T1" 0 8 144, +C4<00000000000000000000000000000011>;
P_0x201e610 .param/l "T2" 0 8 145, +C4<00000000000000000000000000000010>;
L_0x7fd19125a498 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1d1a4b0_0 .net/2u *"_ivl_0", 31 0, L_0x7fd19125a498;  1 drivers
v0x1d1b3d0_0 .net "in", 4 0, L_0x1d91360;  1 drivers
v0x1b73b30_0 .net "out", 0 0, L_0x1e14d30;  alias, 1 drivers
L_0x1e14d30 .part/v L_0x7fd19125a498, L_0x1d91360, 1;
S_0x201b810 .scope module, "lut_$auto$rs_design_edit.cc:568:execute$696" "LUT_K" 6 355, 8 126 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x201ba50 .param/l "K" 0 8 128, +C4<00000000000000000000000000000101>;
P_0x201ba90 .param/l "LUT_MASK" 0 8 133, C4<00000000000000000000000000000010>;
P_0x201bad0 .param/l "T1" 0 8 144, +C4<00000000000000000000000000000011>;
P_0x201bb10 .param/l "T2" 0 8 145, +C4<00000000000000000000000000000010>;
L_0x7fd19125a330 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1b740a0_0 .net/2u *"_ivl_0", 31 0, L_0x7fd19125a330;  1 drivers
v0x1b74610_0 .net "in", 4 0, L_0x1c85610;  1 drivers
v0x1b74b80_0 .net "out", 0 0, L_0x1cd8130;  alias, 1 drivers
L_0x1cd8130 .part/v L_0x7fd19125a330, L_0x1c85610, 1;
S_0x2019280 .scope module, "lut_$auto$rs_design_edit.cc:568:execute$697" "LUT_K" 6 341, 8 126 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x20298e0 .param/l "K" 0 8 128, +C4<00000000000000000000000000000101>;
P_0x2029920 .param/l "LUT_MASK" 0 8 133, C4<00000000000000000000000000000010>;
P_0x2029960 .param/l "T1" 0 8 144, +C4<00000000000000000000000000000011>;
P_0x20299a0 .param/l "T2" 0 8 145, +C4<00000000000000000000000000000010>;
L_0x7fd19125a1c8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1b750f0_0 .net/2u *"_ivl_0", 31 0, L_0x7fd19125a1c8;  1 drivers
v0x1b75660_0 .net "in", 4 0, L_0x1c6dcb0;  1 drivers
v0x1b75bd0_0 .net "out", 0 0, L_0x1c8d4e0;  alias, 1 drivers
L_0x1c8d4e0 .part/v L_0x7fd19125a1c8, L_0x1c6dcb0, 1;
S_0x2023e90 .scope module, "lut_$true" "LUT_K" 6 327, 8 126 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x2019b90 .param/l "K" 0 8 128, +C4<00000000000000000000000000000101>;
P_0x2019bd0 .param/l "LUT_MASK" 0 8 133, C4<00000000000000000000000000000001>;
P_0x2019c10 .param/l "T1" 0 8 144, +C4<00000000000000000000000000000011>;
P_0x2019c50 .param/l "T2" 0 8 145, +C4<00000000000000000000000000000010>;
L_0x7fd19125a138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1b76140_0 .net/2u *"_ivl_0", 31 0, L_0x7fd19125a138;  1 drivers
L_0x7fd19125a180 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1b766b0_0 .net "in", 4 0, L_0x7fd19125a180;  1 drivers
v0x1b76c20_0 .net "out", 0 0, L_0x1b89870;  alias, 1 drivers
L_0x1b89870 .part/v L_0x7fd19125a138, L_0x7fd19125a180, 1;
S_0x2021e50 .scope module, "routing_segment_$auto$clkbufmap.cc:298:execute$680_output_0_0_to_dffre_$iopadmap$P[0]_clock_0_0" "fpga_interconnect" 6 99, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1cab0d0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1cab110 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1ab6980 .functor BUFZ 1, L_0x1b4ea90, C4<0>, C4<0>, C4<0>;
v0x1b77190_0 .net "datain", 0 0, L_0x1b4ea90;  alias, 1 drivers
v0x1b77700_0 .net "dataout", 0 0, L_0x1ab6980;  alias, 1 drivers
S_0x2020b80 .scope module, "routing_segment_$auto$clkbufmap.cc:298:execute$680_output_0_0_to_dffre_$iopadmap$P[1]_clock_0_0" "fpga_interconnect" 6 109, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1caab70 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1caabb0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1ab6420 .functor BUFZ 1, L_0x1b4ea90, C4<0>, C4<0>, C4<0>;
v0x1b77c70_0 .net "datain", 0 0, L_0x1b4ea90;  alias, 1 drivers
v0x1b781e0_0 .net "dataout", 0 0, L_0x1ab6420;  alias, 1 drivers
S_0x201c010 .scope module, "routing_segment_$auto$clkbufmap.cc:298:execute$680_output_0_0_to_dffre_i1[0]_clock_0_0" "fpga_interconnect" 6 94, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d04860 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d048a0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1ab3480 .functor BUFZ 1, L_0x1b4ea90, C4<0>, C4<0>, C4<0>;
v0x1b78750_0 .net "datain", 0 0, L_0x1b4ea90;  alias, 1 drivers
v0x1b78cc0_0 .net "dataout", 0 0, L_0x1ab3480;  alias, 1 drivers
S_0x201a590 .scope module, "routing_segment_$auto$clkbufmap.cc:298:execute$680_output_0_0_to_dffre_i1[1]_clock_0_0" "fpga_interconnect" 6 104, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1e24fd0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1e25010 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1ab5f70 .functor BUFZ 1, L_0x1b4ea90, C4<0>, C4<0>, C4<0>;
v0x1b79230_0 .net "datain", 0 0, L_0x1b4ea90;  alias, 1 drivers
v0x1b797a0_0 .net "dataout", 0 0, L_0x1ab5f70;  alias, 1 drivers
S_0x2018350 .scope module, "routing_segment_$iopadmap$A[0]_output_0_0_to_lut_$abc$306$li2_li2_input_0_1" "fpga_interconnect" 6 114, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1ca8e70 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1ca8eb0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1ab3b40 .functor BUFZ 1, L_0x1b501c0, C4<0>, C4<0>, C4<0>;
v0x1b79d10_0 .net "datain", 0 0, L_0x1b501c0;  alias, 1 drivers
v0x1b7a280_0 .net "dataout", 0 0, L_0x1ab3b40;  alias, 1 drivers
S_0x2016c30 .scope module, "routing_segment_$iopadmap$A[1]_output_0_0_to_lut_$abc$306$li3_li3_input_0_2" "fpga_interconnect" 6 119, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1caa610 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1caa650 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1ab3e70 .functor BUFZ 1, L_0x1b505b0, C4<0>, C4<0>, C4<0>;
v0x1b7a7f0_0 .net "datain", 0 0, L_0x1b505b0;  alias, 1 drivers
v0x1b7ad60_0 .net "dataout", 0 0, L_0x1ab3e70;  alias, 1 drivers
S_0x1ffc8e0 .scope module, "routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$306$li0_li0_input_0_1" "fpga_interconnect" 6 134, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1be7010 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1be7050 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1ab45a0 .functor BUFZ 1, L_0x1b519a0, C4<0>, C4<0>, C4<0>;
v0x1b7b2d0_0 .net "datain", 0 0, L_0x1b519a0;  alias, 1 drivers
v0x1b7b840_0 .net "dataout", 0 0, L_0x1ab45a0;  alias, 1 drivers
S_0x2014c10 .scope module, "routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$306$li1_li1_input_0_3" "fpga_interconnect" 6 144, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1e25550 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1e25590 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1a97620 .functor BUFZ 1, L_0x1b519a0, C4<0>, C4<0>, C4<0>;
v0x1b7bdb0_0 .net "datain", 0 0, L_0x1b519a0;  alias, 1 drivers
v0x1b7c320_0 .net "dataout", 0 0, L_0x1a97620;  alias, 1 drivers
S_0x20138f0 .scope module, "routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$306$li2_li2_input_0_3" "fpga_interconnect" 6 129, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1cab630 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1cab670 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1abad20 .functor BUFZ 1, L_0x1b519a0, C4<0>, C4<0>, C4<0>;
v0x1b7c890_0 .net "datain", 0 0, L_0x1b519a0;  alias, 1 drivers
v0x1b7ce00_0 .net "dataout", 0 0, L_0x1abad20;  alias, 1 drivers
S_0x2011ee0 .scope module, "routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$306$li3_li3_input_0_1" "fpga_interconnect" 6 139, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1c902e0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1c90320 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1aecf60 .functor BUFZ 1, L_0x1b519a0, C4<0>, C4<0>, C4<0>;
v0x1b7d370_0 .net "datain", 0 0, L_0x1b519a0;  alias, 1 drivers
v0x1b7d8e0_0 .net "dataout", 0 0, L_0x1aecf60;  alias, 1 drivers
S_0x1ffc520 .scope module, "routing_segment_$iopadmap$subtract_i_output_0_0_to_lut_$abc$306$li1_li1_input_0_1" "fpga_interconnect" 6 124, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1ca94e0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1ca9520 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1aba800 .functor BUFZ 1, L_0x1b50d40, C4<0>, C4<0>, C4<0>;
v0x1b7de50_0 .net "datain", 0 0, L_0x1b50d40;  alias, 1 drivers
v0x1b7e3c0_0 .net "dataout", 0 0, L_0x1aba800;  alias, 1 drivers
S_0x20104d0 .scope module, "routing_segment_dffre_$iopadmap$P[0]_output_0_0_to_$iopadmap$P[0]_input_0_0" "fpga_interconnect" 6 184, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1e52b80 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1e52bc0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1ad9b40 .functor BUFZ 1, v0x1e7f9c0_0, C4<0>, C4<0>, C4<0>;
v0x1b7e930_0 .net "datain", 0 0, v0x1e7f9c0_0;  alias, 1 drivers
v0x1b7eea0_0 .net "dataout", 0 0, L_0x1ad9b40;  alias, 1 drivers
S_0x200eac0 .scope module, "routing_segment_dffre_$iopadmap$P[0]_output_0_0_to_lut_$abc$306$li0_li0_input_0_4" "fpga_interconnect" 6 174, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1de8760 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1de87a0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1ad7570 .functor BUFZ 1, v0x1e7f9c0_0, C4<0>, C4<0>, C4<0>;
v0x1b7f410_0 .net "datain", 0 0, v0x1e7f9c0_0;  alias, 1 drivers
v0x1b7f980_0 .net "dataout", 0 0, L_0x1ad7570;  alias, 1 drivers
S_0x1ffc160 .scope module, "routing_segment_dffre_$iopadmap$P[0]_output_0_0_to_lut_$abc$306$li1_li1_input_0_2" "fpga_interconnect" 6 179, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1e25ad0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1e25b10 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1ad94e0 .functor BUFZ 1, v0x1e7f9c0_0, C4<0>, C4<0>, C4<0>;
v0x1b7fef0_0 .net "datain", 0 0, v0x1e7f9c0_0;  alias, 1 drivers
v0x1b80460_0 .net "dataout", 0 0, L_0x1ad94e0;  alias, 1 drivers
S_0x200d0b0 .scope module, "routing_segment_dffre_$iopadmap$P[1]_output_0_0_to_$iopadmap$P[1]_input_0_0" "fpga_interconnect" 6 194, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1ce1ec0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1ce1f00 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1a99ea0 .functor BUFZ 1, v0x1c37790_0, C4<0>, C4<0>, C4<0>;
v0x1b81620_0 .net "datain", 0 0, v0x1c37790_0;  alias, 1 drivers
v0x1b81770_0 .net "dataout", 0 0, L_0x1a99ea0;  alias, 1 drivers
S_0x200b4b0 .scope module, "routing_segment_dffre_$iopadmap$P[1]_output_0_0_to_lut_$abc$306$li1_li1_input_0_5" "fpga_interconnect" 6 189, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1b818c0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1b81900 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1afd180 .functor BUFZ 1, v0x1c37790_0, C4<0>, C4<0>, C4<0>;
v0x1b82e40_0 .net "datain", 0 0, v0x1c37790_0;  alias, 1 drivers
v0x1b84120_0 .net "dataout", 0 0, L_0x1afd180;  alias, 1 drivers
S_0x200a0f0 .scope module, "routing_segment_dffre_i1[0]_output_0_0_to_lut_$abc$306$li0_li0_input_0_0" "fpga_interconnect" 6 279, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1b84270 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1b842b0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1b366c0 .functor BUFZ 1, v0x1c381d0_0, C4<0>, C4<0>, C4<0>;
v0x1b857f0_0 .net "datain", 0 0, v0x1c381d0_0;  alias, 1 drivers
v0x1b85940_0 .net "dataout", 0 0, L_0x1b366c0;  alias, 1 drivers
S_0x1ffbda0 .scope module, "routing_segment_dffre_i1[0]_output_0_0_to_lut_$abc$306$li1_li1_input_0_0" "fpga_interconnect" 6 284, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1b86c20 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1b86c60 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1b34710 .functor BUFZ 1, v0x1c381d0_0, C4<0>, C4<0>, C4<0>;
v0x1b881a0_0 .net "datain", 0 0, v0x1c381d0_0;  alias, 1 drivers
v0x1b882f0_0 .net "dataout", 0 0, L_0x1b34710;  alias, 1 drivers
S_0x1ffe320 .scope module, "routing_segment_dffre_i1[1]_output_0_0_to_lut_$abc$306$li1_li1_input_0_4" "fpga_interconnect" 6 294, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1b88440 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1b88480 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1b35070 .functor BUFZ 1, v0x1c38900_0, C4<0>, C4<0>, C4<0>;
v0x1b899c0_0 .net "datain", 0 0, v0x1c38900_0;  alias, 1 drivers
v0x1b8aca0_0 .net "dataout", 0 0, L_0x1b35070;  alias, 1 drivers
S_0x1ffdf60 .scope module, "routing_segment_lut_$abc$306$li0_li0_output_0_0_to_dffre_$iopadmap$P[0]_input_0_0" "fpga_interconnect" 6 264, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d78130 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d78170 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1b335d0 .functor BUFZ 1, L_0x1be7560, C4<0>, C4<0>, C4<0>;
v0x1d00cc0_0 .net "datain", 0 0, L_0x1be7560;  alias, 1 drivers
v0x1c7e7c0_0 .net "dataout", 0 0, L_0x1b335d0;  alias, 1 drivers
S_0x1ffdba0 .scope module, "routing_segment_lut_$abc$306$li1_li1_output_0_0_to_dffre_$iopadmap$P[1]_input_0_0" "fpga_interconnect" 6 269, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d7ede0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d7ee20 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1b33740 .functor BUFZ 1, L_0x1a7fee0, C4<0>, C4<0>, C4<0>;
v0x1c899f0_0 .net "datain", 0 0, L_0x1a7fee0;  alias, 1 drivers
v0x1c89c00_0 .net "dataout", 0 0, L_0x1b33740;  alias, 1 drivers
S_0x1ffd7e0 .scope module, "routing_segment_lut_$abc$306$li2_li2_output_0_0_to_dffre_i1[0]_input_0_0" "fpga_interconnect" 6 274, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1cd7ee0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1cd7f20 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1b33bd0 .functor BUFZ 1, L_0x1b86d70, C4<0>, C4<0>, C4<0>;
v0x1dea330_0 .net "datain", 0 0, L_0x1b86d70;  alias, 1 drivers
v0x1e42800_0 .net "dataout", 0 0, L_0x1b33bd0;  alias, 1 drivers
S_0x1ffd060 .scope module, "routing_segment_lut_$abc$306$li3_li3_output_0_0_to_dffre_i1[1]_input_0_0" "fpga_interconnect" 6 289, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1c85400 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1c85440 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1b34280 .functor BUFZ 1, L_0x1a6c400, C4<0>, C4<0>, C4<0>;
v0x1e14ae0_0 .net "datain", 0 0, L_0x1a6c400;  alias, 1 drivers
v0x1cdccc0_0 .net "dataout", 0 0, L_0x1b34280;  alias, 1 drivers
S_0x1ffcca0 .scope module, "routing_segment_lut_$auto$rs_design_edit.cc:568:execute$693_output_0_0_to_$auto$rs_design_edit.cc:568:execute$693_input_0_0" "fpga_interconnect" 6 169, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1cdcb40 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1cdcb80 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1ad6e60 .functor BUFZ 1, L_0x1e84570, C4<0>, C4<0>, C4<0>;
v0x1d91e30_0 .net "datain", 0 0, L_0x1e84570;  alias, 1 drivers
v0x1d911f0_0 .net "dataout", 0 0, L_0x1ad6e60;  alias, 1 drivers
S_0x2006370 .scope module, "routing_segment_lut_$auto$rs_design_edit.cc:568:execute$694_output_0_0_to_$auto$rs_design_edit.cc:568:execute$694_input_0_0" "fpga_interconnect" 6 159, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d91cc0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d91d00 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1adbd40 .functor BUFZ 1, L_0x1d914b0, C4<0>, C4<0>, C4<0>;
v0x1e17970_0 .net "datain", 0 0, L_0x1d914b0;  alias, 1 drivers
v0x1e18a60_0 .net "dataout", 0 0, L_0x1adbd40;  alias, 1 drivers
S_0x2005f70 .scope module, "routing_segment_lut_$auto$rs_design_edit.cc:568:execute$695_output_0_0_to_$auto$rs_design_edit.cc:568:execute$695_input_0_0" "fpga_interconnect" 6 154, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1c9bfe0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1c9c020 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1adb960 .functor BUFZ 1, L_0x1e14d30, C4<0>, C4<0>, C4<0>;
v0x1cfff10_0 .net "datain", 0 0, L_0x1e14d30;  alias, 1 drivers
v0x1b8e220_0 .net "dataout", 0 0, L_0x1adb960;  alias, 1 drivers
S_0x2006b70 .scope module, "routing_segment_lut_$auto$rs_design_edit.cc:568:execute$696_output_0_0_to_$auto$rs_design_edit.cc:568:execute$696_input_0_0" "fpga_interconnect" 6 149, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1b8e390 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1b8e3d0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1a97950 .functor BUFZ 1, L_0x1cd8130, C4<0>, C4<0>, C4<0>;
v0x1b8e7e0_0 .net "datain", 0 0, L_0x1cd8130;  alias, 1 drivers
v0x1be70f0_0 .net "dataout", 0 0, L_0x1a97950;  alias, 1 drivers
S_0x2006770 .scope module, "routing_segment_lut_$auto$rs_design_edit.cc:568:execute$697_output_0_0_to_$auto$rs_design_edit.cc:568:execute$697_input_0_0" "fpga_interconnect" 6 164, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1be73f0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1be7430 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1adc3a0 .functor BUFZ 1, L_0x1c8d4e0, C4<0>, C4<0>, C4<0>;
v0x1a69ba0_0 .net "datain", 0 0, L_0x1c8d4e0;  alias, 1 drivers
v0x1a69e80_0 .net "dataout", 0 0, L_0x1adc3a0;  alias, 1 drivers
S_0x2008430 .scope module, "routing_segment_lut_$true_output_0_0_to_dffre_$iopadmap$P[0]_input_1_0" "fpga_interconnect" 6 234, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1a69d10 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1a69d50 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1aa9800 .functor BUFZ 1, L_0x1b89870, C4<0>, C4<0>, C4<0>;
v0x1a6c6e0_0 .net "datain", 0 0, L_0x1b89870;  alias, 1 drivers
v0x1a6c570_0 .net "dataout", 0 0, L_0x1aa9800;  alias, 1 drivers
S_0x20077d0 .scope module, "routing_segment_lut_$true_output_0_0_to_dffre_$iopadmap$P[0]_input_2_0" "fpga_interconnect" 6 239, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1a6c850 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1a6c890 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1aa6920 .functor BUFZ 1, L_0x1b89870, C4<0>, C4<0>, C4<0>;
v0x1aada50_0 .net "datain", 0 0, L_0x1b89870;  alias, 1 drivers
v0x1aadd30_0 .net "dataout", 0 0, L_0x1aa6920;  alias, 1 drivers
S_0x20073a0 .scope module, "routing_segment_lut_$true_output_0_0_to_dffre_$iopadmap$P[1]_input_1_0" "fpga_interconnect" 6 254, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1a7fc00 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1a7fc40 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1b33120 .functor BUFZ 1, L_0x1b89870, C4<0>, C4<0>, C4<0>;
v0x1a80050_0 .net "datain", 0 0, L_0x1b89870;  alias, 1 drivers
v0x1a7d530_0 .net "dataout", 0 0, L_0x1b33120;  alias, 1 drivers
S_0x2006f70 .scope module, "routing_segment_lut_$true_output_0_0_to_dffre_$iopadmap$P[1]_input_2_0" "fpga_interconnect" 6 259, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1a7d810 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1a7d850 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1b33400 .functor BUFZ 1, L_0x1b89870, C4<0>, C4<0>, C4<0>;
v0x1b05c20_0 .net "datain", 0 0, L_0x1b89870;  alias, 1 drivers
v0x1af9250_0 .net "dataout", 0 0, L_0x1b33400;  alias, 1 drivers
S_0x2008860 .scope module, "routing_segment_lut_$true_output_0_0_to_dffre_i1[0]_input_1_0" "fpga_interconnect" 6 199, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1af8e00 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1af8e40 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1a9a500 .functor BUFZ 1, L_0x1b89870, C4<0>, C4<0>, C4<0>;
v0x1af8c90_0 .net "datain", 0 0, L_0x1b89870;  alias, 1 drivers
v0x1af89b0_0 .net "dataout", 0 0, L_0x1a9a500;  alias, 1 drivers
S_0x2008030 .scope module, "routing_segment_lut_$true_output_0_0_to_dffre_i1[0]_input_2_0" "fpga_interconnect" 6 204, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1af8b20 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1af8b60 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1a8c190 .functor BUFZ 1, L_0x1b89870, C4<0>, C4<0>, C4<0>;
v0x1af5860_0 .net "datain", 0 0, L_0x1b89870;  alias, 1 drivers
v0x1af59d0_0 .net "dataout", 0 0, L_0x1a8c190;  alias, 1 drivers
S_0x2007c00 .scope module, "routing_segment_lut_$true_output_0_0_to_dffre_i1[1]_input_1_0" "fpga_interconnect" 6 244, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1af5b40 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1af5b80 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1aa6c50 .functor BUFZ 1, L_0x1b89870, C4<0>, C4<0>, C4<0>;
v0x1af5e20_0 .net "datain", 0 0, L_0x1b89870;  alias, 1 drivers
v0x1af56f0_0 .net "dataout", 0 0, L_0x1aa6c50;  alias, 1 drivers
S_0x1ffe750 .scope module, "routing_segment_lut_$true_output_0_0_to_dffre_i1[1]_input_2_0" "fpga_interconnect" 6 249, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1af66c0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1af6700 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1b328e0 .functor BUFZ 1, L_0x1b89870, C4<0>, C4<0>, C4<0>;
v0x1af6270_0 .net "datain", 0 0, L_0x1b89870;  alias, 1 drivers
v0x1af63e0_0 .net "dataout", 0 0, L_0x1b328e0;  alias, 1 drivers
S_0x200d7f0 .scope module, "routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:568:execute$693_input_0_0" "fpga_interconnect" 6 229, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1af3490 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1af34d0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1aa91a0 .functor BUFZ 1, L_0x1b89870, C4<0>, C4<0>, C4<0>;
v0x1af3770_0 .net "datain", 0 0, L_0x1b89870;  alias, 1 drivers
v0x1af3320_0 .net "dataout", 0 0, L_0x1aa91a0;  alias, 1 drivers
S_0x200f200 .scope module, "routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:568:execute$694_input_0_0" "fpga_interconnect" 6 224, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1af3d30 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1af3d70 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1aff450 .functor BUFZ 1, L_0x1b89870, C4<0>, C4<0>, C4<0>;
v0x1af38e0_0 .net "datain", 0 0, L_0x1b89870;  alias, 1 drivers
v0x1af3a50_0 .net "dataout", 0 0, L_0x1aff450;  alias, 1 drivers
S_0x2010c10 .scope module, "routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:568:execute$695_input_0_0" "fpga_interconnect" 6 219, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1aede70 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1aedeb0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1a8cf40 .functor BUFZ 1, L_0x1b89870, C4<0>, C4<0>, C4<0>;
v0x1addb00_0 .net "datain", 0 0, L_0x1b89870;  alias, 1 drivers
v0x1a7ae60_0 .net "dataout", 0 0, L_0x1a8cf40;  alias, 1 drivers
S_0x2012620 .scope module, "routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:568:execute$696_input_0_0" "fpga_interconnect" 6 214, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1a7b140 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1a7b180 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1a8c8a0 .functor BUFZ 1, L_0x1b89870, C4<0>, C4<0>, C4<0>;
v0x1a78790_0 .net "datain", 0 0, L_0x1b89870;  alias, 1 drivers
v0x1a78a70_0 .net "dataout", 0 0, L_0x1a8c8a0;  alias, 1 drivers
S_0x2017dc0 .scope module, "routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:568:execute$697_input_0_0" "fpga_interconnect" 6 209, 8 244 0, S_0x20291c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1a78900 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1a78940 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1a8cd10 .functor BUFZ 1, L_0x1b89870, C4<0>, C4<0>, C4<0>;
v0x1a86ba0_0 .net "datain", 0 0, L_0x1b89870;  alias, 1 drivers
v0x1a86a30_0 .net "dataout", 0 0, L_0x1a8cd10;  alias, 1 drivers
S_0x2014030 .scope module, "$flatten$auto$rs_design_edit.cc:821:execute$699.$auto$clkbufmap.cc:265:execute$678" "CLK_BUF" 5 75, 9 10 1, S_0x2029550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x1ac5ba0 .functor BUFZ 1, L_0x1af3600, C4<0>, C4<0>, C4<0>;
v0x1adb3a0_0 .net "I", 0 0, L_0x1af3600;  alias, 1 drivers
v0x1adb680_0 .net "O", 0 0, L_0x1ac5ba0;  alias, 1 drivers
S_0x20262a0 .scope module, "$flatten$auto$rs_design_edit.cc:821:execute$699.$iopadmap$accumulator.A" "I_BUF" 5 84, 10 10 1, S_0x2029550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /INPUT 1 "EN";
    .port_info 2 /OUTPUT 1 "O";
P_0x1e41d00 .param/str "WEAK_KEEPER" 0 10 11, "NONE";
v0x1ad6b80_0 .net "EN", 0 0, L_0x1b09160;  alias, 1 drivers
v0x1ad6cf0_0 .net "I", 0 0, L_0x1af6100;  1 drivers
v0x1ad8b40_0 .net "O", 0 0, L_0x1af5f90;  1 drivers
L_0x7fd19125ab10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ad8e20_0 .net/2u *"_ivl_0", 0 0, L_0x7fd19125ab10;  1 drivers
L_0x1af5f90 .functor MUXZ 1, L_0x7fd19125ab10, L_0x1af6100, L_0x1b09160, C4<>;
S_0x201e1c0 .scope module, "$flatten$auto$rs_design_edit.cc:821:execute$699.$iopadmap$accumulator.A_1" "I_BUF" 5 94, 10 10 1, S_0x2029550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /INPUT 1 "EN";
    .port_info 2 /OUTPUT 1 "O";
P_0x1e467d0 .param/str "WEAK_KEEPER" 0 10 11, "NONE";
v0x1a99500_0 .net "EN", 0 0, L_0x1b08e50;  alias, 1 drivers
v0x1a997e0_0 .net "I", 0 0, L_0x1af5cb0;  1 drivers
v0x1a99670_0 .net "O", 0 0, L_0x1af5580;  1 drivers
L_0x7fd19125ab58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a99950_0 .net/2u *"_ivl_0", 0 0, L_0x7fd19125ab58;  1 drivers
L_0x1af5580 .functor MUXZ 1, L_0x7fd19125ab58, L_0x1af5cb0, L_0x1b08e50, C4<>;
S_0x1ffd420 .scope module, "$flatten$auto$rs_design_edit.cc:821:execute$699.$iopadmap$accumulator.P" "O_BUF" 5 102, 11 10 1, S_0x2029550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x1b12cf0 .functor BUFZ 1, L_0x1af6550, C4<0>, C4<0>, C4<0>;
v0x1aa8970_0 .net "I", 0 0, L_0x1af6550;  1 drivers
v0x1aa8c50_0 .net "O", 0 0, L_0x1b12cf0;  1 drivers
S_0x2025c50 .scope module, "$flatten$auto$rs_design_edit.cc:821:execute$699.$iopadmap$accumulator.P_1" "O_BUF" 5 109, 11 10 1, S_0x2029550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x1b13450 .functor BUFZ 1, L_0x1b075b0, C4<0>, C4<0>, C4<0>;
v0x1aa60f0_0 .net "I", 0 0, L_0x1b075b0;  1 drivers
v0x1aa63d0_0 .net "O", 0 0, L_0x1b13450;  1 drivers
S_0x1d991a0 .scope module, "$flatten$auto$rs_design_edit.cc:821:execute$699.$iopadmap$accumulator.clk" "I_BUF" 5 118, 10 10 1, S_0x2029550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /INPUT 1 "EN";
    .port_info 2 /OUTPUT 1 "O";
P_0x1d99330 .param/str "WEAK_KEEPER" 0 10 11, "NONE";
v0x1b32580_0 .net "EN", 0 0, L_0x1b09020;  alias, 1 drivers
v0x1b32cd0_0 .net "I", 0 0, L_0x1adfcb0;  alias, 1 drivers
v0x1b32e40_0 .net "O", 0 0, L_0x1af3600;  alias, 1 drivers
L_0x7fd19125aba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b32fb0_0 .net/2u *"_ivl_0", 0 0, L_0x7fd19125aba0;  1 drivers
L_0x1af3600 .functor MUXZ 1, L_0x7fd19125aba0, L_0x1adfcb0, L_0x1b09020, C4<>;
S_0x1e24c40 .scope module, "$flatten$auto$rs_design_edit.cc:821:execute$699.$iopadmap$accumulator.reset" "I_BUF" 5 128, 10 10 1, S_0x2029550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /INPUT 1 "EN";
    .port_info 2 /OUTPUT 1 "O";
P_0x1e1f700 .param/str "WEAK_KEEPER" 0 10 11, "NONE";
v0x1aa1160_0 .net "EN", 0 0, L_0x1b0bd20;  alias, 1 drivers
v0x1aa0ff0_0 .net "I", 0 0, L_0x1ae25a0;  alias, 1 drivers
v0x1aa12d0_0 .net "O", 0 0, L_0x1af3bc0;  alias, 1 drivers
L_0x7fd19125abe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a9bd80_0 .net/2u *"_ivl_0", 0 0, L_0x7fd19125abe8;  1 drivers
L_0x1af3bc0 .functor MUXZ 1, L_0x7fd19125abe8, L_0x1ae25a0, L_0x1b0bd20, C4<>;
S_0x1b1d910 .scope module, "$flatten$auto$rs_design_edit.cc:821:execute$699.$iopadmap$accumulator.subtract_i" "I_BUF" 5 138, 10 10 1, S_0x2029550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /INPUT 1 "EN";
    .port_info 2 /OUTPUT 1 "O";
P_0x1ce4720 .param/str "WEAK_KEEPER" 0 10 11, "NONE";
v0x1a9bef0_0 .net "EN", 0 0, L_0x1b0b9a0;  alias, 1 drivers
v0x1a9c1d0_0 .net "I", 0 0, L_0x1ae2a40;  alias, 1 drivers
v0x1b2e5f0_0 .net "O", 0 0, L_0x1aedd00;  alias, 1 drivers
L_0x7fd19125ac30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b2e760_0 .net/2u *"_ivl_0", 0 0, L_0x7fd19125ac30;  1 drivers
L_0x1aedd00 .functor MUXZ 1, L_0x7fd19125ac30, L_0x1ae2a40, L_0x1b0b9a0, C4<>;
    .scope S_0x1fce880;
T_1 ;
    %wait E_0x1f9e3a0;
    %load/vec4 v0x201dcc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x202a620_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1b73150_0;
    %assign/vec4 v0x202a620_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1fce880;
T_2 ;
    %wait E_0x1f9e3a0;
    %load/vec4 v0x201dcc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1ffa740_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x202b130_0;
    %assign/vec4 v0x1ffa740_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1fce880;
T_3 ;
    %wait E_0x1fa3610;
    %load/vec4 v0x1dc6dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x1ffa740_0;
    %load/vec4 v0x202a620_0;
    %sub;
    %store/vec4 v0x202b130_0, 0, 2;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1ffa740_0;
    %load/vec4 v0x202a620_0;
    %add;
    %store/vec4 v0x202b130_0, 0, 2;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x20283b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c381d0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x20283b0;
T_5 ;
    %wait E_0x1f3a310;
    %load/vec4 v0x1c38340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c381d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1c38060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x1c37ef0_0;
    %assign/vec4 v0x1c381d0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x2028aa0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e7f9c0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2028aa0;
T_7 ;
    %wait E_0x1f4da60;
    %load/vec4 v0x1dd59b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e7f9c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1dcf140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x1dcf2f0_0;
    %assign/vec4 v0x1e7f9c0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x2028050;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c38900_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x2028050;
T_9 ;
    %wait E_0x1f39ef0;
    %load/vec4 v0x1c38a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c38900_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1c38790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x1c38620_0;
    %assign/vec4 v0x1c38900_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x2028710;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c37790_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x2028710;
T_11 ;
    %wait E_0x1f3ca50;
    %load/vec4 v0x1c36aa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c37790_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x1a51940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x1dd8eb0_0;
    %assign/vec4 v0x1c37790_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x20262a0;
T_12 ;
    %pushi/vec4 1313820229, 0, 64;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1313820229, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 20565, 0, 32; draw_string_vec4
    %pushi/vec4 1280070992, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 1347767372, 0, 32; draw_string_vec4
    %pushi/vec4 1146050382, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %vpi_call/w 10 34 "$display", "\012Error: I_BUF instance %m has parameter WEAK_KEEPER set to %s.  Valid values are NONE, PULLUP, PULLDOWN\012", P_0x1e41d00 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 10 35 "$stop" {0 0 0};
    %jmp T_12.4;
T_12.0 ;
    %jmp T_12.4;
T_12.1 ;
    %jmp T_12.4;
T_12.2 ;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %end;
    .thread T_12;
    .scope S_0x201e1c0;
T_13 ;
    %pushi/vec4 1313820229, 0, 64;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1313820229, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 20565, 0, 32; draw_string_vec4
    %pushi/vec4 1280070992, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 1347767372, 0, 32; draw_string_vec4
    %pushi/vec4 1146050382, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %vpi_call/w 10 34 "$display", "\012Error: I_BUF instance %m has parameter WEAK_KEEPER set to %s.  Valid values are NONE, PULLUP, PULLDOWN\012", P_0x1e467d0 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 10 35 "$stop" {0 0 0};
    %jmp T_13.4;
T_13.0 ;
    %jmp T_13.4;
T_13.1 ;
    %jmp T_13.4;
T_13.2 ;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %end;
    .thread T_13;
    .scope S_0x1ffd420;
T_14 ;
    %end;
    .thread T_14;
    .scope S_0x2025c50;
T_15 ;
    %end;
    .thread T_15;
    .scope S_0x1d991a0;
T_16 ;
    %pushi/vec4 1313820229, 0, 64;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1313820229, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 20565, 0, 32; draw_string_vec4
    %pushi/vec4 1280070992, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 1347767372, 0, 32; draw_string_vec4
    %pushi/vec4 1146050382, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %vpi_call/w 10 34 "$display", "\012Error: I_BUF instance %m has parameter WEAK_KEEPER set to %s.  Valid values are NONE, PULLUP, PULLDOWN\012", P_0x1d99330 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 10 35 "$stop" {0 0 0};
    %jmp T_16.4;
T_16.0 ;
    %jmp T_16.4;
T_16.1 ;
    %jmp T_16.4;
T_16.2 ;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %end;
    .thread T_16;
    .scope S_0x1e24c40;
T_17 ;
    %pushi/vec4 1313820229, 0, 64;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1313820229, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 20565, 0, 32; draw_string_vec4
    %pushi/vec4 1280070992, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 1347767372, 0, 32; draw_string_vec4
    %pushi/vec4 1146050382, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %vpi_call/w 10 34 "$display", "\012Error: I_BUF instance %m has parameter WEAK_KEEPER set to %s.  Valid values are NONE, PULLUP, PULLDOWN\012", P_0x1e1f700 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 10 35 "$stop" {0 0 0};
    %jmp T_17.4;
T_17.0 ;
    %jmp T_17.4;
T_17.1 ;
    %jmp T_17.4;
T_17.2 ;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %end;
    .thread T_17;
    .scope S_0x1b1d910;
T_18 ;
    %pushi/vec4 1313820229, 0, 64;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1313820229, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 20565, 0, 32; draw_string_vec4
    %pushi/vec4 1280070992, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 1347767372, 0, 32; draw_string_vec4
    %pushi/vec4 1146050382, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %vpi_call/w 10 34 "$display", "\012Error: I_BUF instance %m has parameter WEAK_KEEPER set to %s.  Valid values are NONE, PULLUP, PULLDOWN\012", P_0x1ce4720 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 10 35 "$stop" {0 0 0};
    %jmp T_18.4;
T_18.0 ;
    %jmp T_18.4;
T_18.1 ;
    %jmp T_18.4;
T_18.2 ;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %end;
    .thread T_18;
    .scope S_0x1b8de30;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b80f40_0, 0, 32;
    %end;
    .thread T_19, $init;
    .scope S_0x1b8de30;
T_20 ;
    %delay 1000, 0;
    %load/vec4 v0x1b809d0_0;
    %nor/r;
    %store/vec4 v0x1b809d0_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1b8de30;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b809d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b82ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b82cf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1aab360_0, 0;
    %pushi/vec4 10, 0, 32;
T_21.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.1, 5;
    %jmp/1 T_21.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ffb3d0;
    %jmp T_21.0;
T_21.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b82ba0_0, 0;
    %fork TD_co_sim_carry_inference.compare, S_0x2025fa0;
    %join;
    %pushi/vec4 1000, 0, 32;
T_21.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.3, 5;
    %jmp/1 T_21.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ffb3d0;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pad/s 2;
    %assign/vec4 v0x1aab360_0, 0;
    %fork TD_co_sim_carry_inference.compare, S_0x2025fa0;
    %join;
    %jmp T_21.2;
T_21.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b82cf0_0, 0;
    %pushi/vec4 1000, 0, 32;
T_21.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.5, 5;
    %jmp/1 T_21.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ffb3d0;
    %vpi_func 3 36 "$random" 32 {0 0 0};
    %pad/s 2;
    %assign/vec4 v0x1aab360_0, 0;
    %fork TD_co_sim_carry_inference.compare, S_0x2025fa0;
    %join;
    %jmp T_21.4;
T_21.5 ;
    %pop/vec4 1;
    %pushi/vec4 10, 0, 32;
T_21.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.7, 5;
    %jmp/1 T_21.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ffb3d0;
    %jmp T_21.6;
T_21.7 ;
    %pop/vec4 1;
    %load/vec4 v0x1b80f40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.8, 4;
    %vpi_call/w 3 42 "$display", "\012**** All Comparison Matched ***\012Simulation Passed" {0 0 0};
    %jmp T_21.9;
T_21.8 ;
    %vpi_call/w 3 44 "$display", "%0d comparison(s) mismatched\012ERROR: SIM: Simulation Failed", v0x1b80f40_0 {0 0 0};
T_21.9 ;
    %vpi_call/w 3 45 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x1b8de30;
T_22 ;
    %vpi_call/w 3 58 "$dumpfile", "carry_inference.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././sim/co_sim_tb/co_sim_carry_inference.v";
    "../../../../../.././rtl/accumulator.v";
    "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/post_pnr_wrapper_accumulator_post_synth.v";
    "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_route.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v";
