# Benchmark "control_merge" written by ABC on Sun Jul 13 14:42:13 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] \
 ins[26] ins[27] ins_valid[0] ins_valid[1] ins_valid[2] ins_valid[3] \
 ins_valid[4] ins_valid[5] ins_valid[6] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 ins_ready[5] ins_ready[6] outs[0] outs[1] outs[2] outs[3] outs_valid \
 index[0] index[1] index_valid

.latch       n110 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch       n115 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch       n120 control.tehb.dataReg[0]  0
.latch       n125 control.tehb.dataReg[1]  0
.latch       n130 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n71
01 1
.names control.tehb.control.fullReg new_n71 ins_ready[1]
01 1
.names ins_valid[0] new_n71 new_n73
00 1
.names ins_valid[2] new_n73 new_n74
11 1
.names control.tehb.control.fullReg new_n74 ins_ready[2]
01 1
.names ins_valid[3] new_n73 new_n76
11 1
.names new_n74 new_n76 new_n77
01 1
.names control.tehb.control.fullReg new_n77 ins_ready[3]
01 1
.names new_n74 new_n77 new_n79
00 1
.names new_n73 new_n79 new_n80
11 1
.names ins_valid[4] new_n80 new_n81
11 1
.names control.tehb.control.fullReg new_n81 ins_ready[4]
01 1
.names new_n80 new_n81 new_n83
10 1
.names ins_valid[5] new_n83 new_n84
11 1
.names control.tehb.control.fullReg new_n84 ins_ready[5]
01 1
.names new_n83 new_n84 new_n86
10 1
.names ins_valid[6] new_n86 new_n87
11 1
.names control.tehb.control.fullReg new_n87 ins_ready[6]
01 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n89
11 1
.names new_n71 new_n77 new_n90
00 1
.names new_n81 new_n90 new_n91
00 1
.names new_n84 new_n91 new_n92
00 1
.names new_n87 new_n92 new_n93
00 1
.names control.tehb.control.fullReg new_n93 new_n94
01 1
.names new_n89 new_n94 index[0]
00 0
.names ins[0] index[0] new_n96
10 1
.names ins[4] index[0] new_n97
11 1
.names new_n96 new_n97 new_n98
00 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n99
11 1
.names new_n79 new_n87 new_n100
10 1
.names control.tehb.control.fullReg new_n100 new_n101
00 1
.names new_n99 new_n101 index[1]
00 0
.names new_n98 index[1] new_n103
00 1
.names ins[8] index[0] new_n104
10 1
.names ins[12] index[0] new_n105
11 1
.names new_n104 new_n105 new_n106
00 1
.names index[1] new_n106 new_n107
10 1
.names new_n103 new_n107 outs[0]
00 0
.names ins[1] index[0] new_n109
10 1
.names ins[5] index[0] new_n110_1
11 1
.names new_n109 new_n110_1 new_n111
00 1
.names index[1] new_n111 new_n112
00 1
.names ins[9] index[0] new_n113
10 1
.names ins[13] index[0] new_n114
11 1
.names new_n113 new_n114 new_n115_1
00 1
.names index[1] new_n115_1 new_n116
10 1
.names new_n112 new_n116 outs[1]
00 0
.names ins[2] index[0] new_n118
10 1
.names ins[6] index[0] new_n119
11 1
.names new_n118 new_n119 new_n120_1
00 1
.names index[1] new_n120_1 new_n121
00 1
.names ins[10] index[0] new_n122
10 1
.names ins[14] index[0] new_n123
11 1
.names new_n122 new_n123 new_n124
00 1
.names index[1] new_n124 new_n125_1
10 1
.names new_n121 new_n125_1 outs[2]
00 0
.names ins[3] index[0] new_n127
10 1
.names ins[7] index[0] new_n128
11 1
.names new_n127 new_n128 new_n129
00 1
.names index[1] new_n129 new_n130_1
00 1
.names ins[11] index[0] new_n131
10 1
.names ins[15] index[0] new_n132
11 1
.names new_n131 new_n132 new_n133
00 1
.names index[1] new_n133 new_n134
10 1
.names new_n130_1 new_n134 outs[3]
00 0
.names new_n86 new_n87 new_n136
10 1
.names control.tehb.control.fullReg new_n136 new_n137
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n137 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n137 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n140
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n141
01 1
.names new_n140 new_n141 new_n142
00 1
.names rst new_n142 new_n143
00 1
.names new_n137 new_n143 n130
01 1
.names new_n140 n130 n110
01 0
.names new_n141 n130 n115
01 0
.names control.tehb.control.fullReg new_n142 new_n147
00 1
.names new_n136 new_n147 new_n148
01 1
.names control.tehb.dataReg[0] new_n148 new_n149
10 1
.names new_n93 new_n148 new_n150
11 1
.names new_n149 new_n150 new_n151
00 1
.names rst new_n151 n120
00 1
.names control.tehb.dataReg[1] new_n148 new_n153
10 1
.names new_n100 new_n148 new_n154
01 1
.names new_n153 new_n154 new_n155
00 1
.names rst new_n155 n125
00 1
.end
