<ul class='childpages-macro'><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247367449/Ncore+3.6_Features+List" data-linked-resource-id="247367449" data-linked-resource-version="5" data-linked-resource-type="page">Ncore 3.6_Features List</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565118/Ncore+3.6_Micro-Architecture+Specifications" data-linked-resource-id="247565118" data-linked-resource-version="9" data-linked-resource-type="page">Ncore 3.6_Micro-Architecture Specifications</a><ul class='childpages-macro'><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889/Ncore+3.6_CHI-AIU+Micro-Architecture+Specification" data-linked-resource-id="59080889" data-linked-resource-version="5" data-linked-resource-type="page">Ncore 3.6_CHI-AIU Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/208601218/Ncore+3.6_DCE+Micro-Architecture+Specification" data-linked-resource-id="208601218" data-linked-resource-version="4" data-linked-resource-type="page">Ncore 3.6_DCE Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/208666730/Ncore+3.6_DII+Micro-Architecture+Specification" data-linked-resource-id="208666730" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.6_DII Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565224/Ncore+3.6_DMI+Micro-Architecture+Specification" data-linked-resource-id="247565224" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.6_DMI Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565175/Ncore+3.6_DVE+Micro-Architecture+Specification" data-linked-resource-id="247565175" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.6_DVE Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/208666703/Ncore+3.6_IO-AIU+Micro-Architecture+Specification" data-linked-resource-id="208666703" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.6_IO-AIU Micro-Architecture Specification</a><ul class='childpages-macro'><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/212336667/IOAIU+3.6+Timing+Paths+to+Address" data-linked-resource-id="212336667" data-linked-resource-version="5" data-linked-resource-type="page">IOAIU 3.6 Timing Paths to Address</a></li></ul></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247367615/Ncore+3.6_Address+Hashing+Micro-Architecture+Specification+-+Copied+into+Micro-Arch" data-linked-resource-id="247367615" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.6_Address Hashing Micro-Architecture Specification - Copied into Micro-Arch</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/312836145/Ncore+3.6_CCP+Micro-Architecture+Specification" data-linked-resource-id="312836145" data-linked-resource-version="7" data-linked-resource-type="page">Ncore 3.6_CCP Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565278/Ncore+3.6_DMI+Network+performance+optimization+-+Copied+into+Micro-Archs" data-linked-resource-id="247565278" data-linked-resource-version="5" data-linked-resource-type="page">Ncore 3.6_DMI Network performance optimization - Copied into Micro-Archs</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565260/Ncore+3.6_Exclusive+monitors+Micro-Architecture+Specification" data-linked-resource-id="247565260" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.6_Exclusive monitors Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247367595/REMOVE+-+Ncore+3.6_Event+Messaging+Micro-Architecture+Specification" data-linked-resource-id="247367595" data-linked-resource-version="4" data-linked-resource-type="page">REMOVE - Ncore 3.6_Event Messaging Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247367497/Ncore+3.6_Slow+Sram+Micro-Architecture+Specification+-+Copied+into+Micro-Archs" data-linked-resource-id="247367497" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.6_Slow Sram Micro-Architecture Specification - Copied into Micro-Archs</a><ul class='childpages-macro'><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247367542/Ncore+3.6_NXP+Slow+Sram+Timing+Reports+Analysis" data-linked-resource-id="247367542" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.6_NXP Slow Sram Timing Reports Analysis</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247367553/Ncore+3.6_Slow+Sram+Synthesis" data-linked-resource-id="247367553" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.6_Slow Sram Synthesis</a></li></ul></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/260341805/Ncore+3.6_System+Event+Messaging+Micro-Architecture+Specification" data-linked-resource-id="260341805" data-linked-resource-version="7" data-linked-resource-type="page">Ncore 3.6_System Event Messaging Micro-Architecture Specification</a><ul class='childpages-macro'><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/261718021/System+Event+Messaging+Q+A" data-linked-resource-id="261718021" data-linked-resource-version="3" data-linked-resource-type="page">System Event Messaging Q&amp;A</a></li></ul></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/305889281/Ncore+3.6_Trace+and+Debug+Micro-Architecture+Specification" data-linked-resource-id="305889281" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.6_Trace and Debug Micro-Architecture Specification</a></li></ul></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247365655/Micro-Architecture+Specification+Reviews" data-linked-resource-id="247365655" data-linked-resource-version="9" data-linked-resource-type="page">Micro-Architecture Specification Reviews</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/442236993/Ncore+3.6+Performance+Results" data-linked-resource-id="442236993" data-linked-resource-version="1" data-linked-resource-type="page">Ncore 3.6 Performance Results</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/851214441/Ncore+3.6+pLRU+Cache+Replacement+Algorithm" data-linked-resource-id="851214441" data-linked-resource-version="1" data-linked-resource-type="page">Ncore 3.6 pLRU Cache Replacement Algorithm</a></li></ul>