{
  "general": {
    "spd_revision": "1.1",
    "memory_type": "DDR3 SDRAM",
    "module_type": "RDIMM",
    "byte0_info": "CRC Coverage: 0..116; Total Size: 256 bytes; Bytes Used: 176",
    "voltages_supported": [
      "1.5V"
    ]
  },
  "module_size_GiB": 4.0,
  "module_size_str": "4.0 GiB + 0.5 GiB ECC",
  "chip_size_str": "2Gb",
  "ranks": 1,
  "sdram_device_width": 4,
  "total_chips": 18,
  "total_chips_str": "16 + 2 ECC",
  "data_width_bits": 64,
  "ecc_bits": 8,
  "bank_address_bits": 8,
  "row_address_bits": 15,
  "col_address_bits": 11,
  "addressing_module_size_GiB": 4.5,
  "sdram_features": {
    "dll_off_support": true,
    "rzq_7_support": true,
    "rzq_6_support": true,
    "pasr_support": false,
    "odts_readout_support": false,
    "asr_support": false,
    "ext_temp_refresh_1x": false,
    "ext_temp_range_support": true,
    "thermal_sensor_present": true
  },
  "timings_ns": {
    "tCKmin": 1.25,
    "tAAmin": 13.125,
    "tRCDmin": 13.125,
    "tRPmin": 13.125,
    "tRASmin": 35.0,
    "tRCmin": 48.125,
    "tRFCmin": 160.0
  },
  "timings_clocks": {
    "CL": 11,
    "tRCD": 11,
    "tRP": 11,
    "tRAS": 28
  },
  "cas_latencies_supported": [
    6,
    7,
    8,
    9,
    10,
    11
  ],
  "max_data_rate_MTps": 1600,
  "jedec_downbins": [
    {
      "speed": "DDR3-800",
      "timings": "6-6-6-14"
    },
    {
      "speed": "DDR3-1066",
      "timings": "7-7-7-19"
    },
    {
      "speed": "DDR3-1333",
      "timings": "9-9-9-24"
    }
  ],
  "jedec_standard_name": "PC3-12800",
  "manufacturing": {
    "module_part_number": "M393B5270DH0-CK0",
    "module_die_revision": 0,
    "module_pcb_revision": 0,
    "manufacturing_location": 2,
    "module_mfg_id": "Samsung (Bank 0, Code 0xCE)",
    "dram_mfg_id": "Samsung (Bank 0, Code 0xCE)",
    "serial_number": "33558390",
    "manufacture_date": "2012-W14"
  },
  "hpt_info": {
    "present": true,
    "code": "2B 3F 4A 76"
  },
  "mechanical_info": {
    "nominal_height": "29 < height <= 30 mm",
    "max_thickness_front": "1 < thickness <= 2 mm",
    "max_thickness_back": "1 < thickness <= 2 mm",
    "ref_raw_card": "C",
    "ref_raw_card_rev": 2,
    "rank_1_mapping_mirrored": true
  },
  "registered_info": {
    "mfg_id_offset": 65,
    "mfg_id": "Unknown (Bank 0, Code 0xB3)",
    "revision": 99,
    "dram_rows": "1 row",
    "registers": "1 register",
    "heat_spreader": false,
    "control_words": "0050550000000000"
  },
  "crc_info": {
    "status": "VALID",
    "stored": 40874,
    "computed": 40874,
    "coverage": "0..116",
    "variant": "XMODEM",
    "coverage_match": true
  },
  "undecoded_gaps": [
    [
      33,
      33
    ],
    [
      39,
      59
    ],
    [
      78,
      116
    ],
    [
      150,
      175
    ]
  ]
}