\hypertarget{struct__hw__enet__galr_1_1__hw__enet__galr__bitfields}{}\section{\+\_\+hw\+\_\+enet\+\_\+galr\+:\+:\+\_\+hw\+\_\+enet\+\_\+galr\+\_\+bitfields Struct Reference}
\label{struct__hw__enet__galr_1_1__hw__enet__galr__bitfields}\index{\+\_\+hw\+\_\+enet\+\_\+galr\+::\+\_\+hw\+\_\+enet\+\_\+galr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+galr\+::\+\_\+hw\+\_\+enet\+\_\+galr\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__galr_1_1__hw__enet__galr__bitfields_a5661e312f5f50a18fcc421b6d055b5e1}{G\+A\+D\+D\+R2}\+: 32
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+enet\+\_\+galr\+::\+\_\+hw\+\_\+enet\+\_\+galr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+galr\+::\+\_\+hw\+\_\+enet\+\_\+galr\+\_\+bitfields}!G\+A\+D\+D\+R2@{G\+A\+D\+D\+R2}}
\index{G\+A\+D\+D\+R2@{G\+A\+D\+D\+R2}!\+\_\+hw\+\_\+enet\+\_\+galr\+::\+\_\+hw\+\_\+enet\+\_\+galr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+galr\+::\+\_\+hw\+\_\+enet\+\_\+galr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{G\+A\+D\+D\+R2}{GADDR2}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+galr\+::\+\_\+hw\+\_\+enet\+\_\+galr\+\_\+bitfields\+::\+G\+A\+D\+D\+R2}\hypertarget{struct__hw__enet__galr_1_1__hw__enet__galr__bitfields_a5661e312f5f50a18fcc421b6d055b5e1}{}\label{struct__hw__enet__galr_1_1__hw__enet__galr__bitfields_a5661e312f5f50a18fcc421b6d055b5e1}
\mbox{[}31\+:0\mbox{]} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+enet.\+h\end{DoxyCompactItemize}
