Analysis & Synthesis report for DE0_NANO_SOC_Default
Tue Jun 30 21:50:17 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE0_NANO_SOC_Default|bitstreamer:dut|State
 11. State Machine - |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 12. State Machine - |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 13. State Machine - |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Packed Into Inferred Megafunctions
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 22. Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 23. Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 24. Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 25. Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 26. Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 27. Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 28. Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 29. Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 30. Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 31. Source assignments for system:u0|system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 32. Source assignments for system:u0|system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 33. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux
 34. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux
 35. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_001
 36. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_002
 37. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_003
 38. Source assignments for system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 39. Source assignments for system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 40. Source assignments for system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 41. Source assignments for system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 42. Source assignments for system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated
 43. Parameter Settings for User Entity Instance: system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i
 44. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0
 45. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
 46. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
 47. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
 48. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
 49. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 50. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 51. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 52. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 53. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 54. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 55. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
 56. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 57. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 58. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
 59. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 60. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
 61. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 62. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo
 63. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p
 64. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b
 65. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto
 66. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
 67. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_reset_controller:rst_controller
 68. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 69. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 70. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator
 71. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:datain_s1_translator
 72. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ph_dly_s1_translator
 73. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator
 74. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator
 75. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent
 76. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datain_s1_agent
 77. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datain_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 78. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo
 79. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ph_dly_s1_agent
 80. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ph_dly_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 81. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo
 82. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent
 83. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 84. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo
 85. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent
 86. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 87. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo
 88. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode
 89. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode
 90. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_002|system_mm_interconnect_0_router_001_default_decode:the_default_decode
 91. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_003|system_mm_interconnect_0_router_001_default_decode:the_default_decode
 92. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_004|system_mm_interconnect_0_router_001_default_decode:the_default_decode
 93. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter
 94. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 95. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 96. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 97. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 98. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 99. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
100. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller
101. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_001
102. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
103. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
104. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_002
105. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
106. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
107. Parameter Settings for User Entity Instance: bitstreamer:dut
108. Parameter Settings for Inferred Entity Instance: system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
109. altsyncram Parameter Settings by Entity Instance
110. Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller_002"
111. Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
112. Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller_001"
113. Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller"
114. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
115. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode"
116. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode"
117. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo"
118. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent"
119. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo"
120. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent"
121. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo"
122. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ph_dly_s1_agent"
123. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo"
124. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datain_s1_agent"
125. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent"
126. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator"
127. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator"
128. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ph_dly_s1_translator"
129. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:datain_s1_translator"
130. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator"
131. Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
132. Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_reset_controller:rst_controller"
133. Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo"
134. Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
135. Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
136. Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
137. Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
138. Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
139. Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
140. Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
141. Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
142. Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
143. Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
144. Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
145. Port Connectivity Checks: "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i"
146. Port Connectivity Checks: "system:u0"
147. Post-Synthesis Netlist Statistics for Top Partition
148. Elapsed Time Per Partition
149. Analysis & Synthesis Messages
150. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Jun 30 21:50:17 2020       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; DE0_NANO_SOC_Default                        ;
; Top-level Entity Name           ; DE0_NANO_SOC_Default                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 740                                         ;
; Total pins                      ; 93                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 512                                         ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                 ;
+---------------------------------------------------------------------------------+----------------------+----------------------+
; Option                                                                          ; Setting              ; Default Value        ;
+---------------------------------------------------------------------------------+----------------------+----------------------+
; Device                                                                          ; 5CSEMA4U23C6         ;                      ;
; Top-level entity name                                                           ; DE0_NANO_SOC_Default ; DE0_NANO_SOC_Default ;
; Family name                                                                     ; Cyclone V            ; Cyclone IV GX        ;
; Maximum processors allowed for parallel compilation                             ; 1                    ;                      ;
; Use smart compilation                                                           ; Off                  ; Off                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                   ; On                   ;
; Enable compact report table                                                     ; Off                  ; Off                  ;
; Restructure Multiplexers                                                        ; Auto                 ; Auto                 ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                  ; Off                  ;
; Create Debugging Nodes for IP Cores                                             ; Off                  ; Off                  ;
; Preserve fewer node names                                                       ; On                   ; On                   ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable               ; Enable               ;
; Verilog Version                                                                 ; Verilog_2001         ; Verilog_2001         ;
; VHDL Version                                                                    ; VHDL_1993            ; VHDL_1993            ;
; State Machine Processing                                                        ; Auto                 ; Auto                 ;
; Safe State Machine                                                              ; Off                  ; Off                  ;
; Extract Verilog State Machines                                                  ; On                   ; On                   ;
; Extract VHDL State Machines                                                     ; On                   ; On                   ;
; Ignore Verilog initial constructs                                               ; Off                  ; Off                  ;
; Iteration limit for constant Verilog loops                                      ; 5000                 ; 5000                 ;
; Iteration limit for non-constant Verilog loops                                  ; 250                  ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                   ; On                   ;
; Infer RAMs from Raw Logic                                                       ; On                   ; On                   ;
; Parallel Synthesis                                                              ; On                   ; On                   ;
; DSP Block Balancing                                                             ; Auto                 ; Auto                 ;
; NOT Gate Push-Back                                                              ; On                   ; On                   ;
; Power-Up Don't Care                                                             ; On                   ; On                   ;
; Remove Redundant Logic Cells                                                    ; Off                  ; Off                  ;
; Remove Duplicate Registers                                                      ; On                   ; On                   ;
; Ignore CARRY Buffers                                                            ; Off                  ; Off                  ;
; Ignore CASCADE Buffers                                                          ; Off                  ; Off                  ;
; Ignore GLOBAL Buffers                                                           ; Off                  ; Off                  ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                  ; Off                  ;
; Ignore LCELL Buffers                                                            ; Off                  ; Off                  ;
; Ignore SOFT Buffers                                                             ; On                   ; On                   ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                  ; Off                  ;
; Optimization Technique                                                          ; Balanced             ; Balanced             ;
; Carry Chain Length                                                              ; 70                   ; 70                   ;
; Auto Carry Chains                                                               ; On                   ; On                   ;
; Auto Open-Drain Pins                                                            ; On                   ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                  ; Off                  ;
; Auto ROM Replacement                                                            ; On                   ; On                   ;
; Auto RAM Replacement                                                            ; On                   ; On                   ;
; Auto DSP Block Replacement                                                      ; On                   ; On                   ;
; Auto Shift Register Replacement                                                 ; Auto                 ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                 ; Auto                 ;
; Auto Clock Enable Replacement                                                   ; On                   ; On                   ;
; Strict RAM Replacement                                                          ; Off                  ; Off                  ;
; Allow Synchronous Control Signals                                               ; On                   ; On                   ;
; Force Use of Synchronous Clear Signals                                          ; Off                  ; Off                  ;
; Auto Resource Sharing                                                           ; Off                  ; Off                  ;
; Allow Any RAM Size For Recognition                                              ; Off                  ; Off                  ;
; Allow Any ROM Size For Recognition                                              ; Off                  ; Off                  ;
; Allow Any Shift Register Size For Recognition                                   ; Off                  ; Off                  ;
; Use LogicLock Constraints during Resource Balancing                             ; On                   ; On                   ;
; Ignore translate_off and synthesis_off directives                               ; Off                  ; Off                  ;
; Timing-Driven Synthesis                                                         ; On                   ; On                   ;
; Report Parameter Settings                                                       ; On                   ; On                   ;
; Report Source Assignments                                                       ; On                   ; On                   ;
; Report Connectivity Checks                                                      ; On                   ; On                   ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                  ; Off                  ;
; Synchronization Register Chain Length                                           ; 3                    ; 3                    ;
; Power Optimization During Synthesis                                             ; Normal compilation   ; Normal compilation   ;
; HDL message level                                                               ; Level2               ; Level2               ;
; Suppress Register Optimization Related Messages                                 ; Off                  ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                 ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                 ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                  ; 100                  ;
; Clock MUX Protection                                                            ; On                   ; On                   ;
; Auto Gated Clock Conversion                                                     ; Off                  ; Off                  ;
; Block Design Naming                                                             ; Auto                 ; Auto                 ;
; SDC constraint protection                                                       ; Off                  ; Off                  ;
; Synthesis Effort                                                                ; Auto                 ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                   ; On                   ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                  ; Off                  ;
; Analysis & Synthesis Message Level                                              ; Medium               ; Medium               ;
; Disable Register Merging Across Hierarchies                                     ; Auto                 ; Auto                 ;
; Resource Aware Inference For Block RAM                                          ; On                   ; On                   ;
; Automatic Parallel Synthesis                                                    ; On                   ; On                   ;
; Partial Reconfiguration Bitstream ID                                            ; Off                  ; Off                  ;
+---------------------------------------------------------------------------------+----------------------+----------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                                               ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                   ; Library     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; DE0_NANO_SOC_Default.v                                                                                                                                         ; yes             ; User Verilog HDL File                        ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v                                                                ;             ;
; bitstreamer.v                                                                                                                                                  ; yes             ; User Verilog HDL File                        ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/bitstreamer.v                                                                         ;             ;
; bitstreamer_tb.v                                                                                                                                               ; yes             ; User Verilog HDL File                        ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/bitstreamer_tb.v                                                                      ;             ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_packets_to_master.v                             ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_packets_to_master.v                             ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_sc_fifo.v                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_sc_fifo.v                                       ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_bytes_to_packets.v                           ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_bytes_to_packets.v                           ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_clock_crosser.v                              ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_clock_crosser.v                              ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_idle_inserter.v                              ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_idle_inserter.v                              ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_idle_remover.v                               ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_idle_remover.v                               ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_jtag_interface.v                             ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_jtag_interface.v                             ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_packets_to_bytes.v                           ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_packets_to_bytes.v                           ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_pipeline_base.v                              ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_pipeline_base.v                              ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_jtag_dc_streaming.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_jtag_dc_streaming.v                                    ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_jtag_sld_node.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_jtag_sld_node.v                                        ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_jtag_streaming.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_jtag_streaming.v                                       ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv                                   ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv                           ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_master_agent.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_master_agent.sv                                 ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_master_translator.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_master_translator.sv                            ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv                                  ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_slave_translator.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_slave_translator.sv                             ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv                              ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv                              ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_reset_controller.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_reset_controller.v                                     ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_reset_synchronizer.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_reset_synchronizer.v                                   ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_std_synchronizer_nocut.v                               ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_std_synchronizer_nocut.v                               ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_ant_clk.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_ant_clk.v                                              ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_datain.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_datain.v                                               ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_led.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_led.v                                                  ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_master_0.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_master_0.v                                             ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_master_0_b2p_adapter.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_master_0_b2p_adapter.sv                                ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_master_0_p2b_adapter.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_master_0_p2b_adapter.sv                                ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_master_0_timing_adt.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_master_0_timing_adt.sv                                 ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0.v                                    ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v                  ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv                         ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv                           ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv                            ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv                        ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv                         ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv                           ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_ph_dly.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_ph_dly.v                                               ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_sw.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_sw.v                                                   ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/system.v                                                                 ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/system.v                                                                 ; system      ;
; altera_pll.v                                                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v                                                                                            ;             ;
; sld_virtual_jtag_basic.v                                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                           ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                       ;             ;
; altera_std_synchronizer.v                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                               ;             ;
; sld_hub.vhd                                                                                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                             ; altera_sld  ;
; db/ip/sldf565453e/alt_sld_fab.v                                                                                                                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/sldf565453e/alt_sld_fab.v                                                       ; alt_sld_fab ;
; db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab.v                                                                                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab.v                                ; alt_sld_fab ;
; db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                         ; alt_sld_fab ;
; db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                                               ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                      ; alt_sld_fab ;
; db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                                             ; yes             ; Encrypted Auto-Found VHDL File               ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                    ; alt_sld_fab ;
; db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                                               ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                      ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                        ;             ;
; sld_rom_sr.vhd                                                                                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                          ;             ;
; altsyncram.tdf                                                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                          ;             ;
; stratix_ram_block.inc                                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                   ;             ;
; lpm_mux.inc                                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                             ;             ;
; lpm_decode.inc                                                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                          ;             ;
; aglobal171.inc                                                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                                                          ;             ;
; a_rdenreg.inc                                                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                           ;             ;
; altrom.inc                                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                                                              ;             ;
; altram.inc                                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                                                              ;             ;
; altdpram.inc                                                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                                                                            ;             ;
; db/altsyncram_g0n1.tdf                                                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/altsyncram_g0n1.tdf                                                                ;             ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_packets_to_master.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_packets_to_master.v                                          ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_sc_fifo.v                                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_sc_fifo.v                                                    ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_bytes_to_packets.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_bytes_to_packets.v                                        ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_clock_crosser.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_clock_crosser.v                                           ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_idle_inserter.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_idle_inserter.v                                           ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_idle_remover.v                                            ; yes             ; Auto-Found Verilog HDL File                  ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_idle_remover.v                                            ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_jtag_interface.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_jtag_interface.v                                          ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_packets_to_bytes.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_packets_to_bytes.v                                        ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_pipeline_base.v                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_pipeline_base.v                                           ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_jtag_dc_streaming.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_jtag_dc_streaming.v                                                 ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_jtag_sld_node.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_jtag_sld_node.v                                                     ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_jtag_streaming.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_jtag_streaming.v                                                    ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv                                                ; yes             ; Auto-Found SystemVerilog HDL File            ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv                                                ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv                                        ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_master_agent.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_master_agent.sv                                              ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_master_translator.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_master_translator.sv                                         ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv                                               ; yes             ; Auto-Found SystemVerilog HDL File            ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv                                               ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_slave_translator.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_slave_translator.sv                                          ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv                                           ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_reset_controller.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_reset_controller.v                                                  ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_reset_synchronizer.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_reset_synchronizer.v                                                ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_std_synchronizer_nocut.v                                            ; yes             ; Auto-Found Verilog HDL File                  ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_std_synchronizer_nocut.v                                            ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_ant_clk.v                                                           ; yes             ; Auto-Found Verilog HDL File                  ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_ant_clk.v                                                           ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_datain.v                                                            ; yes             ; Auto-Found Verilog HDL File                  ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_datain.v                                                            ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_led.v                                                               ; yes             ; Auto-Found Verilog HDL File                  ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_led.v                                                               ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_master_0.v                                                          ; yes             ; Auto-Found Verilog HDL File                  ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_master_0.v                                                          ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_master_0_b2p_adapter.sv                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_master_0_b2p_adapter.sv                                             ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_master_0_p2b_adapter.sv                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_master_0_p2b_adapter.sv                                             ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_master_0_timing_adt.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_master_0_timing_adt.sv                                              ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0.v                                                 ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v                               ; yes             ; Auto-Found Verilog HDL File                  ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v                               ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv              ; yes             ; Auto-Found SystemVerilog HDL File            ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv              ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv                                      ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv                                        ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv                                         ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv                                     ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv                                      ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv                                        ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_ph_dly.v                                                            ; yes             ; Auto-Found Verilog HDL File                  ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_ph_dly.v                                                            ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_sw.v                                                                ; yes             ; Auto-Found Verilog HDL File                  ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_sw.v                                                                ; system      ;
; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/system.v                                                                              ; yes             ; Auto-Found Verilog HDL File                  ; y:/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/system.v                                                                              ; system      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimate of Logic utilization (ALMs needed) ; 560                ;
;                                             ;                    ;
; Combinational ALUT usage for logic          ; 858                ;
;     -- 7 input functions                    ; 9                  ;
;     -- 6 input functions                    ; 171                ;
;     -- 5 input functions                    ; 138                ;
;     -- 4 input functions                    ; 124                ;
;     -- <=3 input functions                  ; 416                ;
;                                             ;                    ;
; Dedicated logic registers                   ; 740                ;
;                                             ;                    ;
; I/O pins                                    ; 93                 ;
; Total MLAB memory bits                      ; 0                  ;
; Total block memory bits                     ; 512                ;
;                                             ;                    ;
; Total DSP Blocks                            ; 0                  ;
;                                             ;                    ;
; Total PLLs                                  ; 1                  ;
;     -- PLLs                                 ; 1                  ;
;                                             ;                    ;
; Maximum fan-out node                        ; FPGA_CLK1_50~input ;
; Maximum fan-out                             ; 372                ;
; Total fan-out                               ; 6149               ;
; Average fan-out                             ; 3.28               ;
+---------------------------------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                              ; Entity Name                        ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+
; |DE0_NANO_SOC_Default                                                                                                                   ; 858 (2)             ; 740 (0)                   ; 512               ; 0          ; 93   ; 0            ; |DE0_NANO_SOC_Default                                                                                                                                                                                                                                                                                                                                            ; DE0_NANO_SOC_Default               ; work         ;
;    |bitstreamer:dut|                                                                                                                    ; 110 (110)           ; 80 (80)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|bitstreamer:dut                                                                                                                                                                                                                                                                                                                            ; bitstreamer                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                            ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input        ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 78 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab            ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 73 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric  ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (55)             ; 73 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                       ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                         ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                     ; altera_sld   ;
;    |system:u0|                                                                                                                          ; 655 (0)             ; 582 (0)                   ; 512               ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0                                                                                                                                                                                                                                                                                                                                  ; system                             ; system       ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                       ; altera_reset_controller            ; system       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                            ; altera_reset_synchronizer          ; system       ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                       ; altera_reset_controller            ; system       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                            ; altera_reset_synchronizer          ; system       ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                           ; altera_reset_controller            ; system       ;
;       |system_ant_clk:ant_clk|                                                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_ant_clk:ant_clk                                                                                                                                                                                                                                                                                                           ; system_ant_clk                     ; system       ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                   ; altera_pll                         ; work         ;
;       |system_datain:datain|                                                                                                            ; 34 (34)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_datain:datain                                                                                                                                                                                                                                                                                                             ; system_datain                      ; system       ;
;       |system_led:led|                                                                                                                  ; 2 (2)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_led:led                                                                                                                                                                                                                                                                                                                   ; system_led                         ; system       ;
;       |system_master_0:master_0|                                                                                                        ; 518 (0)             ; 436 (0)                   ; 512               ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0                                                                                                                                                                                                                                                                                                         ; system_master_0                    ; system       ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 173 (0)             ; 118 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                               ; altera_avalon_packets_to_master    ; system       ;
;             |packets_to_master:p2m|                                                                                                     ; 173 (173)           ; 118 (118)                 ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                         ; packets_to_master                  ; system       ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 27 (27)             ; 24 (24)                   ; 512               ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo              ; system       ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                         ; altsyncram                         ; work         ;
;                |altsyncram_g0n1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                          ; altsyncram_g0n1                    ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 11 (11)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                   ; altera_avalon_st_bytes_to_packets  ; system       ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 280 (0)             ; 264 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                        ; altera_avalon_st_jtag_interface    ; system       ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 277 (0)             ; 264 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                      ; altera_jtag_dc_streaming           ; system       ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 9 (4)               ; 47 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                          ; altera_avalon_st_clock_crosser     ; system       ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 5 (5)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                              ; altera_avalon_st_pipeline_base     ; system       ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                     ; altera_std_synchronizer_nocut      ; system       ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                     ; altera_std_synchronizer_nocut      ; system       ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 1 (0)               ; 27 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                               ; altera_jtag_src_crosser            ; system       ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 1 (1)               ; 9 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                    ; altera_jtag_control_signal_crosser ; system       ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                               ; altera_std_synchronizer            ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 267 (261)           ; 187 (168)                 ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                 ; altera_jtag_streaming              ; system       ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                    ; altera_avalon_st_idle_inserter     ; system       ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                      ; altera_avalon_st_idle_remover      ; system       ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                        ; altera_std_synchronizer            ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                               ; altera_std_synchronizer            ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                       ; altera_std_synchronizer            ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                            ; altera_std_synchronizer            ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                 ; altera_std_synchronizer            ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                              ; altera_jtag_sld_node               ; system       ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                            ; sld_virtual_jtag_basic             ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 27 (27)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                   ; altera_avalon_st_packets_to_bytes  ; system       ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                  ; altera_reset_controller            ; system       ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                       ; altera_reset_synchronizer          ; system       ;
;       |system_mm_interconnect_0:mm_interconnect_0|                                                                                      ; 96 (0)              ; 89 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                       ; system_mm_interconnect_0           ; system       ;
;          |altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|                                                                               ; 8 (8)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo              ; system       ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                                                                  ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo              ; system       ;
;          |altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|                                                                               ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo              ; system       ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|                                                                                   ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo              ; system       ;
;          |altera_merlin_master_agent:master_0_master_agent|                                                                             ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                                                                                                      ; altera_merlin_master_agent         ; system       ;
;          |altera_merlin_slave_agent:led_s1_agent|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                                                                                                ; altera_merlin_slave_agent          ; system       ;
;          |altera_merlin_slave_translator:datain_s1_translator|                                                                          ; 4 (4)               ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:datain_s1_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator     ; system       ;
;          |altera_merlin_slave_translator:led_s1_translator|                                                                             ; 4 (4)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                      ; altera_merlin_slave_translator     ; system       ;
;          |altera_merlin_slave_translator:ph_dly_s1_translator|                                                                          ; 4 (4)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ph_dly_s1_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator     ; system       ;
;          |altera_merlin_slave_translator:sw_s1_translator|                                                                              ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                       ; altera_merlin_slave_translator     ; system       ;
;          |altera_merlin_traffic_limiter:master_0_master_limiter|                                                                        ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter                                                                                                                                                                                                                                 ; altera_merlin_traffic_limiter      ; system       ;
;          |system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                 ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                          ; system_mm_interconnect_0_cmd_demux ; system       ;
;          |system_mm_interconnect_0_router:router|                                                                                       ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                ; system_mm_interconnect_0_router    ; system       ;
;          |system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                     ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                              ; system_mm_interconnect_0_rsp_mux   ; system       ;
;       |system_ph_dly:ph_dly|                                                                                                            ; 4 (4)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_ph_dly:ph_dly                                                                                                                                                                                                                                                                                                             ; system_ph_dly                      ; system       ;
;       |system_sw:sw|                                                                                                                    ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_sw:sw                                                                                                                                                                                                                                                                                                                     ; system_sw                          ; system       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
+------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                      ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                           ; IP Include File                                                                           ;
+--------+-----------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |DE0_NANO_SOC_Default|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                                                           ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |DE0_NANO_SOC_Default|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                                                           ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |DE0_NANO_SOC_Default|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                                                           ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |DE0_NANO_SOC_Default|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                                                           ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |DE0_NANO_SOC_Default|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                                                           ;
; N/A    ; Qsys                              ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0                                                                                                                                                                                                                                                           ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_pll                        ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_ant_clk:ant_clk                                                                                                                                                                                                                                    ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_avalon_pio                 ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_datain:datain                                                                                                                                                                                                                                      ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_avalon_pio                 ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_led:led                                                                                                                                                                                                                                            ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_jtag_avalon_master         ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0                                                                                                                                                                                                                                  ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_avalon_st_bytes_to_packets ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                            ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; channel_adapter                   ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|system_master_0_b2p_adapter:b2p_adapter                                                                                                                                                                                          ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                       ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_jtag_dc_streaming          ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                 ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_avalon_st_packets_to_bytes ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                            ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; channel_adapter                   ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|system_master_0_p2b_adapter:p2b_adapter                                                                                                                                                                                          ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_reset_controller           ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                           ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; timing_adapter                    ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|system_master_0_timing_adt:timing_adt                                                                                                                                                                                            ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_avalon_packets_to_master   ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                        ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_mm_interconnect            ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_avalon_st_adapter          ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                   ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; error_adapter                     ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                        ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_avalon_st_adapter          ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                               ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; error_adapter                     ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_avalon_st_adapter          ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                               ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; error_adapter                     ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_avalon_st_adapter          ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                               ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; error_adapter                     ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                   ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                       ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                   ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                   ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                   ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_slave_agent         ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datain_s1_agent                                                                                                                                                                      ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo                                                                                                                                                                 ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_slave_translator    ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:datain_s1_translator                                                                                                                                                            ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_slave_agent         ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                         ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                    ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_slave_translator    ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                               ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_master_agent        ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                               ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_traffic_limiter     ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter                                                                                                                                                          ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_master_translator   ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator                                                                                                                                                     ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_slave_agent         ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ph_dly_s1_agent                                                                                                                                                                      ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo                                                                                                                                                                 ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_slave_translator    ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ph_dly_s1_translator                                                                                                                                                            ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_router              ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router                                                                                                                                                                         ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_router              ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001                                                                                                                                                                 ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_router              ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_002                                                                                                                                                                 ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_router              ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_003                                                                                                                                                                 ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_router              ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_004                                                                                                                                                                 ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                   ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                               ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                               ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                               ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                       ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_slave_agent         ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                          ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                     ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_slave_translator    ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_avalon_pio                 ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_ph_dly:ph_dly                                                                                                                                                                                                                                      ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_reset_controller           ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                    ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_reset_controller           ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_reset_controller           ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_avalon_pio                 ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_sw:sw                                                                                                                                                                                                                                              ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
+--------+-----------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |DE0_NANO_SOC_Default|bitstreamer:dut|State                ;
+----------+----------+----------+----------+----------+----------+----------+
; Name     ; State.S5 ; State.S4 ; State.S3 ; State.S2 ; State.S1 ; State.S0 ;
+----------+----------+----------+----------+----------+----------+----------+
; State.S0 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; State.S1 ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; State.S2 ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; State.S3 ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; State.S4 ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; State.S5 ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                   ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                             ;
+-------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                                ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                                ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                                ;
+-------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                            ;
+---------------------------+---------------------------+-------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                                ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                                ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                                ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                                ;
+---------------------------+---------------------------+-------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                              ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                               ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                              ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                         ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                               ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                               ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                               ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                         ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                               ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                          ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
; Total number of protected registers is 53                                                                                                                                                                                                                                            ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[7..31]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_chipselect_pre                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ph_dly_s1_translator|av_readdata_pre[8..31]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ph_dly_s1_translator|av_chipselect_pre                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:datain_s1_translator|av_chipselect_pre                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; system:u0|system_sw:sw|readdata[4..31]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]    ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][88]                                                                                               ; Lost fanout                                                                                                                                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][87]                                                                                               ; Lost fanout                                                                                                                                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][88]                                                                                              ; Lost fanout                                                                                                                                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][87]                                                                                              ; Lost fanout                                                                                                                                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[0][88]                                                                                           ; Lost fanout                                                                                                                                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[0][87]                                                                                           ; Lost fanout                                                                                                                                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[0][88]                                                                                           ; Lost fanout                                                                                                                                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[0][87]                                                                                           ; Lost fanout                                                                                                                                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[4..31]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][88]                                                                                               ; Lost fanout                                                                                                                                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][87]                                                                                               ; Lost fanout                                                                                                                                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][88]                                                                                              ; Lost fanout                                                                                                                                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][87]                                                                                              ; Lost fanout                                                                                                                                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[1][88]                                                                                           ; Lost fanout                                                                                                                                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[1][87]                                                                                           ; Lost fanout                                                                                                                                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[1][88]                                                                                           ; Lost fanout                                                                                                                                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[1][87]                                                                                           ; Lost fanout                                                                                                                                                                               ;
; system:u0|system_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                               ; Merged with system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                    ;
; system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                               ; Merged with system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                    ;
; system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                               ; Merged with system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                    ;
; system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                               ; Merged with system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                    ;
; system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                               ; Merged with system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                    ;
; system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                               ; Merged with system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                    ;
; system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                               ; Merged with system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][76]                                                                                               ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][105]                                                                   ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][68]                                                                                               ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][75]                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][74]                                                                                               ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][75]                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][76]                                                                                              ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][105]                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][74]                                                                                              ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][75]                                                                   ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][68]                                                                                              ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][75]                                                                   ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[1][76]                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[1][105]                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[1][74]                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[1][75]                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[1][68]                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[1][75]                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[1][76]                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[1][105]                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[1][68]                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[1][75]                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[1][74]                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[1][75]                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|waitrequest_reset_override                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:datain_s1_translator|waitrequest_reset_override                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ph_dly_s1_translator|waitrequest_reset_override                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:datain_s1_translator|waitrequest_reset_override                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|waitrequest_reset_override                                                                          ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:datain_s1_translator|waitrequest_reset_override                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[0][76]                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[0][105]                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[0][74]                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[0][68]                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[0][75]                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[0][68]                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[0][76]                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[0][105]                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[0][74]                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[0][68]                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[0][75]                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[0][68]                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][76]                                                                                              ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][105]                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][74]                                                                                              ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][68]                                                                   ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][75]                                                                                              ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][68]                                                                   ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][76]                                                                                               ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][105]                                                                   ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][74]                                                                                               ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][68]                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][75]                                                                                               ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][68]                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                               ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ph_dly_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                            ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ph_dly_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1] ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datain_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                            ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datain_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1] ;
; bitstreamer:dut|datain_reg[63]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][75]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][75]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[1][75]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[1][75]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]   ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][68]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                             ; Lost fanout                                                                                                                                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                           ; Lost fanout                                                                                                                                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][68]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                            ; Lost fanout                                                                                                                                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                          ; Lost fanout                                                                                                                                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[0][68]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ph_dly_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                         ; Lost fanout                                                                                                                                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ph_dly_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                       ; Lost fanout                                                                                                                                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[0][68]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datain_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                         ; Lost fanout                                                                                                                                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datain_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                       ; Lost fanout                                                                                                                                                                               ;
; bitstreamer:dut|datain_reg[62]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]    ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; bitstreamer:dut|datain_reg[32..61]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                 ; Lost fanout                                                                                                                                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[1][104]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[1][104]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][104]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][104]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[0][104]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[0][104]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][104]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][104]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~26                                                                                              ; Lost fanout                                                                                                                                                                               ;
; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~27                                                                                              ; Lost fanout                                                                                                                                                                               ;
; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~28                                                                                              ; Lost fanout                                                                                                                                                                               ;
; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~29                                                                                              ; Lost fanout                                                                                                                                                                               ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6 ; Lost fanout                                                                                                                                                                               ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7 ; Lost fanout                                                                                                                                                                               ;
; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6..31]                                                                                        ; Lost fanout                                                                                                                                                                               ;
; Total Number of Removed Registers = 265                                                                                                                                                                  ;                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; bitstreamer:dut|datain_reg[63]                                                                                                                                                                         ; Stuck at GND              ; bitstreamer:dut|datain_reg[62], bitstreamer:dut|datain_reg[61],                                                                                                                                       ;
;                                                                                                                                                                                                        ; due to stuck port data_in ; bitstreamer:dut|datain_reg[60], bitstreamer:dut|datain_reg[59],                                                                                                                                       ;
;                                                                                                                                                                                                        ;                           ; bitstreamer:dut|datain_reg[58], bitstreamer:dut|datain_reg[57],                                                                                                                                       ;
;                                                                                                                                                                                                        ;                           ; bitstreamer:dut|datain_reg[56], bitstreamer:dut|datain_reg[55],                                                                                                                                       ;
;                                                                                                                                                                                                        ;                           ; bitstreamer:dut|datain_reg[54], bitstreamer:dut|datain_reg[53],                                                                                                                                       ;
;                                                                                                                                                                                                        ;                           ; bitstreamer:dut|datain_reg[52], bitstreamer:dut|datain_reg[51],                                                                                                                                       ;
;                                                                                                                                                                                                        ;                           ; bitstreamer:dut|datain_reg[50], bitstreamer:dut|datain_reg[49],                                                                                                                                       ;
;                                                                                                                                                                                                        ;                           ; bitstreamer:dut|datain_reg[48], bitstreamer:dut|datain_reg[47],                                                                                                                                       ;
;                                                                                                                                                                                                        ;                           ; bitstreamer:dut|datain_reg[46], bitstreamer:dut|datain_reg[45],                                                                                                                                       ;
;                                                                                                                                                                                                        ;                           ; bitstreamer:dut|datain_reg[44], bitstreamer:dut|datain_reg[43],                                                                                                                                       ;
;                                                                                                                                                                                                        ;                           ; bitstreamer:dut|datain_reg[42], bitstreamer:dut|datain_reg[41],                                                                                                                                       ;
;                                                                                                                                                                                                        ;                           ; bitstreamer:dut|datain_reg[40], bitstreamer:dut|datain_reg[39],                                                                                                                                       ;
;                                                                                                                                                                                                        ;                           ; bitstreamer:dut|datain_reg[38], bitstreamer:dut|datain_reg[37],                                                                                                                                       ;
;                                                                                                                                                                                                        ;                           ; bitstreamer:dut|datain_reg[36], bitstreamer:dut|datain_reg[35],                                                                                                                                       ;
;                                                                                                                                                                                                        ;                           ; bitstreamer:dut|datain_reg[34], bitstreamer:dut|datain_reg[33],                                                                                                                                       ;
;                                                                                                                                                                                                        ;                           ; bitstreamer:dut|datain_reg[32]                                                                                                                                                                        ;
; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                         ; Lost Fanouts              ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9],                                                                                        ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8],                                                                                        ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7],                                                                                        ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][88]                                                                                             ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][88],                                                                                           ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][88]                                                                                            ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][88],                                                                                          ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[0][88]                                                                                         ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[1][88],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ph_dly_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[0][88]                                                                                         ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[1][88],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datain_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                    ;
; system:u0|system_sw:sw|readdata[27]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[27]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[25]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[25]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[24]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[24]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[23]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[23]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[22]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[22]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[21]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[21]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[20]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[20]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[19]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[19]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[18]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[18]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[17]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[17]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[16]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[16]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[15]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[15]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[14]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[14]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[12]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[12]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[11]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[11]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[10]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[10]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[9]                                                                                                                                                                     ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[9]                                                                               ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[26]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[26]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[7]                                                                                                                                                                     ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[7]                                                                               ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[6]                                                                                                                                                                     ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[6]                                                                               ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[5]                                                                                                                                                                     ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[5]                                                                               ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[4]                                                                                                                                                                     ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[4]                                                                               ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[8]                                                                                                                                                                     ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[8]                                                                               ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][87]                                                                                             ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][87]                                                                                            ;
; system:u0|system_sw:sw|readdata[31]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[31]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][87]                                                                                            ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][87]                                                                                           ;
; system:u0|system_sw:sw|readdata[30]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[30]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[0][87]                                                                                         ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[1][87]                                                                                        ;
; system:u0|system_sw:sw|readdata[29]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[29]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[0][87]                                                                                         ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[1][87]                                                                                        ;
; system:u0|system_sw:sw|readdata[28]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[28]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][75]                                                                                             ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][68]                                                                                            ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][75]                                                                                            ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][68]                                                                                           ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[1][75]                                                                                         ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[0][68]                                                                                        ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[1][75]                                                                                         ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[0][68]                                                                                        ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[13]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[13]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[1][104]                                                                                        ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[0][104]                                                                                       ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[1][104]                                                                                        ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[0][104]                                                                                       ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][104]                                                                                           ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][104]                                                                                          ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][104]                                                                                            ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][104]                                                                                           ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10] ; Stuck at GND              ; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9] ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 740   ;
; Number of registers using Synchronous Clear  ; 70    ;
; Number of registers using Synchronous Load   ; 119   ;
; Number of registers using Asynchronous Clear ; 438   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 496   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; 131     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                                                                                                                                          ; 11      ;
; system:u0|system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                    ; 208     ;
; system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                          ; 1       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:datain_s1_translator|waitrequest_reset_override                                                                                                                                                                                             ; 9       ;
; system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                                                                      ; 2       ;
; system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; 9       ;
; system:u0|system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                     ; 1       ;
; system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                          ; 1       ;
; system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                          ; 1       ;
; system:u0|system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                     ; 1       ;
; system:u0|system_datain:datain|data_out[7]                                                                                                                                                                                                                                                                                      ; 1       ;
; system:u0|system_datain:datain|data_out[5]                                                                                                                                                                                                                                                                                      ; 1       ;
; system:u0|system_datain:datain|data_out[3]                                                                                                                                                                                                                                                                                      ; 1       ;
; system:u0|system_ph_dly:ph_dly|data_out[2]                                                                                                                                                                                                                                                                                      ; 2       ;
; system:u0|system_datain:datain|data_out[1]                                                                                                                                                                                                                                                                                      ; 1       ;
; system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                                                             ; 2       ;
; system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                          ; 1       ;
; system:u0|system_datain:datain|data_out[15]                                                                                                                                                                                                                                                                                     ; 1       ;
; system:u0|system_datain:datain|data_out[23]                                                                                                                                                                                                                                                                                     ; 1       ;
; system:u0|system_datain:datain|data_out[31]                                                                                                                                                                                                                                                                                     ; 2       ;
; system:u0|system_datain:datain|data_out[14]                                                                                                                                                                                                                                                                                     ; 1       ;
; system:u0|system_datain:datain|data_out[30]                                                                                                                                                                                                                                                                                     ; 1       ;
; system:u0|system_datain:datain|data_out[22]                                                                                                                                                                                                                                                                                     ; 1       ;
; system:u0|system_datain:datain|data_out[29]                                                                                                                                                                                                                                                                                     ; 1       ;
; system:u0|system_datain:datain|data_out[21]                                                                                                                                                                                                                                                                                     ; 1       ;
; system:u0|system_datain:datain|data_out[28]                                                                                                                                                                                                                                                                                     ; 1       ;
; system:u0|system_datain:datain|data_out[20]                                                                                                                                                                                                                                                                                     ; 1       ;
; system:u0|system_datain:datain|data_out[11]                                                                                                                                                                                                                                                                                     ; 1       ;
; system:u0|system_datain:datain|data_out[10]                                                                                                                                                                                                                                                                                     ; 1       ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                  ; 8       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 33                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                              ;
+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------+
; Register Name                                                                            ; Megafunction                                                            ; Type ;
+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------+
; system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7] ; system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0 ; RAM  ;
+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:datain_s1_translator|wait_latency_counter[0]                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ph_dly_s1_translator|wait_latency_counter[0]                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|bitstreamer:dut|halfclk_LOADVAL[5]                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|bitstreamer:dut|datalen_LOADVAL[6]                                                                                                                                                                                                  ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|bitstreamer:dut|datain_reg[20]                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[14] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|bitstreamer:dut|phase_delay_LOADVAL[7]                                                                                                                                                                                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|bitstreamer:dut|taildelay_LOADVAL[1]                                                                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28]                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23]                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]                                                                                                                      ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]                                                                                                                       ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[2]                                                                                                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                    ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                    ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                  ;
; 15:1               ; 7 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]                                                                                                                      ;
; 12:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|src_data[90]                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[14]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[10]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[11]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[10]            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                               ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |DE0_NANO_SOC_Default|bitstreamer:dut|Selector77                                                                                                                                                                                                          ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE0_NANO_SOC_Default|bitstreamer:dut|Selector73                                                                                                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                              ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                            ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                 ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                         ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                         ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[6]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[5]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[4]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[3]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[2]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------+
; Parameter Name                       ; Value                  ; Type                                  ;
+--------------------------------------+------------------------+---------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                ;
; fractional_vco_multiplier            ; false                  ; String                                ;
; pll_type                             ; General                ; String                                ;
; pll_subtype                          ; General                ; String                                ;
; number_of_clocks                     ; 1                      ; Signed Integer                        ;
; operation_mode                       ; direct                 ; String                                ;
; deserialization_factor               ; 4                      ; Signed Integer                        ;
; data_rate                            ; 0                      ; Signed Integer                        ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                        ;
; output_clock_frequency0              ; 64.000000 MHz          ; String                                ;
; phase_shift0                         ; 0 ps                   ; String                                ;
; duty_cycle0                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency1              ; 0 MHz                  ; String                                ;
; phase_shift1                         ; 0 ps                   ; String                                ;
; duty_cycle1                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency2              ; 0 MHz                  ; String                                ;
; phase_shift2                         ; 0 ps                   ; String                                ;
; duty_cycle2                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency3              ; 0 MHz                  ; String                                ;
; phase_shift3                         ; 0 ps                   ; String                                ;
; duty_cycle3                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency4              ; 0 MHz                  ; String                                ;
; phase_shift4                         ; 0 ps                   ; String                                ;
; duty_cycle4                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency5              ; 0 MHz                  ; String                                ;
; phase_shift5                         ; 0 ps                   ; String                                ;
; duty_cycle5                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency6              ; 0 MHz                  ; String                                ;
; phase_shift6                         ; 0 ps                   ; String                                ;
; duty_cycle6                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency7              ; 0 MHz                  ; String                                ;
; phase_shift7                         ; 0 ps                   ; String                                ;
; duty_cycle7                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency8              ; 0 MHz                  ; String                                ;
; phase_shift8                         ; 0 ps                   ; String                                ;
; duty_cycle8                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency9              ; 0 MHz                  ; String                                ;
; phase_shift9                         ; 0 ps                   ; String                                ;
; duty_cycle9                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency10             ; 0 MHz                  ; String                                ;
; phase_shift10                        ; 0 ps                   ; String                                ;
; duty_cycle10                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency11             ; 0 MHz                  ; String                                ;
; phase_shift11                        ; 0 ps                   ; String                                ;
; duty_cycle11                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency12             ; 0 MHz                  ; String                                ;
; phase_shift12                        ; 0 ps                   ; String                                ;
; duty_cycle12                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency13             ; 0 MHz                  ; String                                ;
; phase_shift13                        ; 0 ps                   ; String                                ;
; duty_cycle13                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency14             ; 0 MHz                  ; String                                ;
; phase_shift14                        ; 0 ps                   ; String                                ;
; duty_cycle14                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency15             ; 0 MHz                  ; String                                ;
; phase_shift15                        ; 0 ps                   ; String                                ;
; duty_cycle15                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency16             ; 0 MHz                  ; String                                ;
; phase_shift16                        ; 0 ps                   ; String                                ;
; duty_cycle16                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency17             ; 0 MHz                  ; String                                ;
; phase_shift17                        ; 0 ps                   ; String                                ;
; duty_cycle17                         ; 50                     ; Signed Integer                        ;
; clock_name_0                         ;                        ; String                                ;
; clock_name_1                         ;                        ; String                                ;
; clock_name_2                         ;                        ; String                                ;
; clock_name_3                         ;                        ; String                                ;
; clock_name_4                         ;                        ; String                                ;
; clock_name_5                         ;                        ; String                                ;
; clock_name_6                         ;                        ; String                                ;
; clock_name_7                         ;                        ; String                                ;
; clock_name_8                         ;                        ; String                                ;
; clock_name_global_0                  ; false                  ; String                                ;
; clock_name_global_1                  ; false                  ; String                                ;
; clock_name_global_2                  ; false                  ; String                                ;
; clock_name_global_3                  ; false                  ; String                                ;
; clock_name_global_4                  ; false                  ; String                                ;
; clock_name_global_5                  ; false                  ; String                                ;
; clock_name_global_6                  ; false                  ; String                                ;
; clock_name_global_7                  ; false                  ; String                                ;
; clock_name_global_8                  ; false                  ; String                                ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                        ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                        ;
; m_cnt_bypass_en                      ; false                  ; String                                ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                        ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                        ;
; n_cnt_bypass_en                      ; false                  ; String                                ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en0                     ; false                  ; String                                ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en1                     ; false                  ; String                                ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en2                     ; false                  ; String                                ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en3                     ; false                  ; String                                ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en4                     ; false                  ; String                                ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en5                     ; false                  ; String                                ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en6                     ; false                  ; String                                ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en7                     ; false                  ; String                                ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en8                     ; false                  ; String                                ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en9                     ; false                  ; String                                ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en10                    ; false                  ; String                                ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en11                    ; false                  ; String                                ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en12                    ; false                  ; String                                ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en13                    ; false                  ; String                                ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en14                    ; false                  ; String                                ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en15                    ; false                  ; String                                ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en16                    ; false                  ; String                                ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en17                    ; false                  ; String                                ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                        ;
; pll_vco_div                          ; 1                      ; Signed Integer                        ;
; pll_slf_rst                          ; false                  ; String                                ;
; pll_bw_sel                           ; low                    ; String                                ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                ;
; pll_cp_current                       ; 0                      ; Signed Integer                        ;
; pll_bwctrl                           ; 0                      ; Signed Integer                        ;
; pll_fractional_division              ; 1                      ; Signed Integer                        ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                        ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                ;
; mimic_fbclk_type                     ; gclk                   ; String                                ;
; pll_fbclk_mux_1                      ; glb                    ; String                                ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                        ;
; refclk1_frequency                    ; 0 MHz                  ; String                                ;
; pll_clkin_0_src                      ; clk_0                  ; String                                ;
; pll_clkin_1_src                      ; clk_0                  ; String                                ;
; pll_clk_loss_sw_en                   ; false                  ; String                                ;
; pll_auto_clk_sw_en                   ; false                  ; String                                ;
; pll_manu_clk_sw_en                   ; false                  ; String                                ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                        ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                ;
+--------------------------------------+------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                         ;
; PLI_PORT       ; 50000 ; Signed Integer                                         ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                              ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                    ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                    ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                    ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                    ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                    ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                    ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                      ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                            ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                            ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                            ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                            ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                    ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                            ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                            ;
; sld_sim_action          ;                        ; String                                                                                                                                                                    ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                            ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                    ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                    ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                      ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                      ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                      ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                      ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                           ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                           ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                           ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                   ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                   ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                            ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                  ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                  ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                  ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                   ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                               ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                               ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                               ;
; USE_PACKETS         ; 0     ; Signed Integer                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                               ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                               ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                               ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                               ;
+---------------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                               ;
; ENCODING       ; 0     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                               ;
; ENCODING       ; 0     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                      ;
+-----------------------+-------+-------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                            ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                            ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                            ;
; FAST_VER              ; 0     ; Signed Integer                                                                            ;
+-----------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                            ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                  ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                            ;
+---------------------------+----------+---------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                  ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                  ;
+---------------------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                   ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                         ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                         ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:datain_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                               ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ph_dly_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                               ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                            ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                           ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                 ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                 ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                 ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                 ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                 ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                 ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                 ;
; ID                        ; 0     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                 ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datain_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                          ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                          ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                          ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                          ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                          ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                          ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                          ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                          ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datain_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                   ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                     ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ph_dly_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                          ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                          ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                          ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                          ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                          ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                          ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                          ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                          ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ph_dly_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                   ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                     ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                       ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                      ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                      ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                      ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                      ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                      ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                      ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                      ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                      ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                               ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                 ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_002|system_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_003|system_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_004|system_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                      ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                      ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                      ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                      ;
; VALID_WIDTH               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                      ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                      ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                      ;
; REORDER                   ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller ;
+---------------------------+-------+-----------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                      ;
+---------------------------+-------+-----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                    ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                            ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                            ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                            ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                            ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                            ;
+---------------------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bitstreamer:dut ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; DATALEN        ; 64    ; Signed Integer                      ;
; CNTLEN         ; 8     ; Signed Integer                      ;
; CLK_DIV1       ; 16    ; Signed Integer                      ;
; CLK_DIV2       ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                 ;
; WIDTH_A                            ; 8                    ; Untyped                                                                 ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                 ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 8                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_g0n1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                               ;
+-------------------------------------------+------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                  ;
; Entity Instance                           ; system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                  ;
;     -- NUMWORDS_A                         ; 64                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                  ;
;     -- NUMWORDS_B                         ; 64                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                           ;
+-------------------------------------------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+---------------------------------------------+
; Port           ; Type   ; Severity ; Details                                     ;
+----------------+--------+----------+---------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                ;
+----------------+--------+----------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+---------------------------------------------+
; Port           ; Type   ; Severity ; Details                                     ;
+----------------+--------+----------+---------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                ;
+----------------+--------+----------+---------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-----------------------------------------+
; Port           ; Type   ; Severity ; Details                                 ;
+----------------+--------+----------+-----------------------------------------+
; clk            ; Input  ; Info     ; Explicitly unconnected                  ;
; reset_req      ; Output ; Info     ; Explicitly unconnected                  ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                            ;
+----------------+--------+----------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                           ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                          ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                     ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                      ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                 ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ph_dly_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                         ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                    ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datain_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                         ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                    ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                               ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ph_dly_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:datain_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                   ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                   ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                           ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                          ;
+----------------+--------+----------+------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                           ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                     ;
+----------------+--------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+---------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                           ;
+-------------------+--------+----------+---------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                            ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                      ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                      ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                            ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                            ;
+-------------------+--------+----------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                         ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                    ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                           ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                            ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                      ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                               ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                          ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                             ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                        ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                     ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                               ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND. ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"                ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i"                                                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0"                                                                                                                                                                        ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                  ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; datain_export ; Output ; Warning  ; Output or bidir port (32 bits) is smaller than the port expression (64 bits) it drives.  The 32 most-significant bit(s) in the port expression will be connected to GND. ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 662                         ;
;     CLR               ; 137                         ;
;     CLR SCLR          ; 51                          ;
;     CLR SLD           ; 2                           ;
;     ENA               ; 120                         ;
;     ENA CLR           ; 195                         ;
;     ENA CLR SLD       ; 28                          ;
;     ENA SCLR          ; 12                          ;
;     ENA SLD           ; 89                          ;
;     plain             ; 28                          ;
; arriav_io_obuf        ; 72                          ;
; arriav_lcell_comb     ; 766                         ;
;     arith             ; 168                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 165                         ;
;         2 data inputs ; 2                           ;
;     extend            ; 9                           ;
;         7 data inputs ; 9                           ;
;     normal            ; 589                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 40                          ;
;         2 data inputs ; 88                          ;
;         3 data inputs ; 77                          ;
;         4 data inputs ; 108                         ;
;         5 data inputs ; 116                         ;
;         6 data inputs ; 159                         ;
; boundary_port         ; 122                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.10                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Jun 30 21:49:33 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_SOC_Default -c DE0_NANO_SOC_Default
Warning (12473): User specified to use only one processors but 16 processors were detected which could be used to decrease run time.
Info (12248): Elaborating Platform Designer system entity "system.qsys"
Info (12250): 2020.06.30.21:49:44 Progress: Loading QSYS/system.qsys
Info (12250): 2020.06.30.21:49:44 Progress: Reading input file
Info (12250): 2020.06.30.21:49:44 Progress: Adding ant_clk [altera_pll 17.1]
Info (12250): 2020.06.30.21:49:45 Progress: Parameterizing module ant_clk
Info (12250): 2020.06.30.21:49:45 Progress: Adding clk_0 [clock_source 17.1]
Info (12250): 2020.06.30.21:49:45 Progress: Parameterizing module clk_0
Info (12250): 2020.06.30.21:49:45 Progress: Adding datain [altera_avalon_pio 17.1]
Info (12250): 2020.06.30.21:49:46 Progress: Parameterizing module datain
Info (12250): 2020.06.30.21:49:46 Progress: Adding led [altera_avalon_pio 17.1]
Info (12250): 2020.06.30.21:49:46 Progress: Parameterizing module led
Info (12250): 2020.06.30.21:49:46 Progress: Adding master_0 [altera_jtag_avalon_master 17.1]
Info (12250): 2020.06.30.21:49:46 Progress: Parameterizing module master_0
Info (12250): 2020.06.30.21:49:46 Progress: Adding ph_dly [altera_avalon_pio 17.1]
Info (12250): 2020.06.30.21:49:46 Progress: Parameterizing module ph_dly
Info (12250): 2020.06.30.21:49:46 Progress: Adding sw [altera_avalon_pio 17.1]
Info (12250): 2020.06.30.21:49:46 Progress: Parameterizing module sw
Info (12250): 2020.06.30.21:49:46 Progress: Building connections
Info (12250): 2020.06.30.21:49:46 Progress: Parameterizing connections
Info (12250): 2020.06.30.21:49:46 Progress: Validating
Info (12250): 2020.06.30.21:49:48 Progress: Done reading input file
Info (12250): System.ant_clk: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info (12250): System.ant_clk: Able to implement PLL with user settings
Info (12250): System.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): System: Generating system "system" for QUARTUS_SYNTH
Info (12250): Ant_clk: "system" instantiated altera_pll "ant_clk"
Info (12250): Datain: Starting RTL generation for module 'system_datain'
Info (12250): Datain:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_datain --dir=C:/Users/ProTools/AppData/Local/Temp/alt8444_5608897876875272942.dir/0003_datain_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/ProTools/AppData/Local/Temp/alt8444_5608897876875272942.dir/0003_datain_gen//system_datain_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Datain: Done RTL generation for module 'system_datain'
Info (12250): Datain: "system" instantiated altera_avalon_pio "datain"
Info (12250): Led: Starting RTL generation for module 'system_led'
Info (12250): Led:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_led --dir=C:/Users/ProTools/AppData/Local/Temp/alt8444_5608897876875272942.dir/0004_led_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/ProTools/AppData/Local/Temp/alt8444_5608897876875272942.dir/0004_led_gen//system_led_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Led: Done RTL generation for module 'system_led'
Info (12250): Led: "system" instantiated altera_avalon_pio "led"
Info (12250): Master_0: "system" instantiated altera_jtag_avalon_master "master_0"
Info (12250): Ph_dly: Starting RTL generation for module 'system_ph_dly'
Info (12250): Ph_dly:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_ph_dly --dir=C:/Users/ProTools/AppData/Local/Temp/alt8444_5608897876875272942.dir/0005_ph_dly_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/ProTools/AppData/Local/Temp/alt8444_5608897876875272942.dir/0005_ph_dly_gen//system_ph_dly_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Ph_dly: Done RTL generation for module 'system_ph_dly'
Info (12250): Ph_dly: "system" instantiated altera_avalon_pio "ph_dly"
Info (12250): Sw: Starting RTL generation for module 'system_sw'
Info (12250): Sw:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_sw --dir=C:/Users/ProTools/AppData/Local/Temp/alt8444_5608897876875272942.dir/0006_sw_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/ProTools/AppData/Local/Temp/alt8444_5608897876875272942.dir/0006_sw_gen//system_sw_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sw: Done RTL generation for module 'system_sw'
Info (12250): Sw: "system" instantiated altera_avalon_pio "sw"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Rst_controller: "system" instantiated altera_reset_controller "rst_controller"
Info (12250): Jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info (12250): Timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info (12250): Fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info (12250): B2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info (12250): P2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info (12250): Transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info (12250): B2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info (12250): P2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info (12250): Master_0_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "master_0_master_translator"
Info (12250): Datain_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "datain_s1_translator"
Info (12250): Master_0_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "master_0_master_agent"
Info (12250): Datain_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "datain_s1_agent"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Master_0_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "master_0_master_limiter"
Info (12250): Reusing file D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_sc_fifo.v
Info (12250): Reusing file D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): System: Done "system" with 30 modules, 46 files
Info (12249): Finished elaborating Platform Designer system entity "system.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_default.v
    Info (12023): Found entity 1: DE0_NANO_SOC_Default File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file bitstreamer.v
    Info (12023): Found entity 1: bitstreamer File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/bitstreamer.v Line: 9
Warning (10229): Verilog HDL Expression warning at bitstreamer_tb.v(55): truncated literal to match 10 bits File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/bitstreamer_tb.v Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file bitstreamer_tb.v
    Info (12023): Found entity 1: bitstreamer_tb File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/bitstreamer_tb.v Line: 3
Info (12021): Found 7 design units, including 7 entities, in source file db/ip/system/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 3 design units, including 3 entities, in source file db/ip/system/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_ant_clk.v
    Info (12023): Found entity 1: system_ant_clk File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_ant_clk.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_datain.v
    Info (12023): Found entity 1: system_datain File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_datain.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_led.v
    Info (12023): Found entity 1: system_led File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_led.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_master_0.v
    Info (12023): Found entity 1: system_master_0 File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_master_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_master_0_b2p_adapter.sv
    Info (12023): Found entity 1: system_master_0_b2p_adapter File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_master_0_b2p_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_master_0_p2b_adapter.sv
    Info (12023): Found entity 1: system_master_0_p2b_adapter File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_master_0_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_master_0_timing_adt.sv
    Info (12023): Found entity 1: system_master_0_timing_adt File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_master_0_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0.v
    Info (12023): Found entity 1: system_mm_interconnect_0 File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: system_mm_interconnect_0_avalon_st_adapter File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_demux File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_mux File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_default_decode File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_001_default_decode File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router_001 File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_demux File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_mux File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_ph_dly.v
    Info (12023): Found entity 1: system_ph_dly File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_ph_dly.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_sw.v
    Info (12023): Found entity 1: system_sw File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_sw.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/system.v
    Info (12023): Found entity 1: system File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/system.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at DE0_NANO_SOC_Default.v(135): created implicit net for "bitout" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 135
Warning (10236): Verilog HDL Implicit Net warning at bitstreamer_tb.v(39): created implicit net for "bitout" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/bitstreamer_tb.v Line: 39
Info (12127): Elaborating entity "DE0_NANO_SOC_Default" for the top level hierarchy
Warning (10034): Output port "ADC_CONVST" at DE0_NANO_SOC_Default.v(5) has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 5
Warning (10034): Output port "ADC_SCK" at DE0_NANO_SOC_Default.v(6) has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 6
Warning (10034): Output port "ADC_SDI" at DE0_NANO_SOC_Default.v(7) has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 7
Info (12128): Elaborating entity "system" for hierarchy "system:u0" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 113
Info (12128): Elaborating entity "system_ant_clk" for hierarchy "system:u0|system_ant_clk:ant_clk" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/system.v Line: 52
Info (12128): Elaborating entity "altera_pll" for hierarchy "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_ant_clk.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_ant_clk.v Line: 85
Info (12133): Instantiated megafunction "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i" with the following parameter: File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_ant_clk.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "64.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "system_datain" for hierarchy "system:u0|system_datain:datain" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/system.v Line: 63
Info (12128): Elaborating entity "system_led" for hierarchy "system:u0|system_led:led" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/system.v Line: 74
Info (12128): Elaborating entity "system_master_0" for hierarchy "system:u0|system_master_0:master_0" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/system.v Line: 92
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_master_0.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12130): Elaborated megafunction instantiation "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12133): Instantiated megafunction "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter: File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_jtag_dc_streaming.v Line: 197
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_jtag_streaming.v Line: 231
Info (12130): Elaborated megafunction instantiation "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_jtag_streaming.v Line: 231
Info (12133): Instantiated megafunction "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter: File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_jtag_streaming.v Line: 231
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "system_master_0_timing_adt" for hierarchy "system:u0|system_master_0:master_0|system_master_0_timing_adt:timing_adt" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_master_0.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at system_master_0_timing_adt.sv(82): object "in_ready" assigned a value but never read File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_master_0_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_master_0.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_master_0.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_master_0.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_master_0.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "system_master_0_b2p_adapter" for hierarchy "system:u0|system_master_0:master_0|system_master_0_b2p_adapter:b2p_adapter" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_master_0.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at system_master_0_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_master_0_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at system_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_master_0_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "system_master_0_p2b_adapter" for hierarchy "system:u0|system_master_0:master_0|system_master_0_p2b_adapter:p2b_adapter" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_master_0.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system:u0|system_master_0:master_0|altera_reset_controller:rst_controller" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_master_0.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system:u0|system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system:u0|system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "system_ph_dly" for hierarchy "system:u0|system_ph_dly:ph_dly" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/system.v Line: 103
Info (12128): Elaborating entity "system_sw" for hierarchy "system:u0|system_sw:sw" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/system.v Line: 111
Info (12128): Elaborating entity "system_mm_interconnect_0" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/system.v Line: 143
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 368
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:datain_s1_translator" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 432
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 705
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datain_s1_agent" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 789
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datain_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 830
Info (12128): Elaborating entity "system_mm_interconnect_0_router" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1221
Info (12128): Elaborating entity "system_mm_interconnect_0_router_default_decode" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv Line: 187
Info (12128): Elaborating entity "system_mm_interconnect_0_router_001" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1237
Info (12128): Elaborating entity "system_mm_interconnect_0_router_001_default_decode" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1335
Info (12128): Elaborating entity "system_mm_interconnect_0_cmd_demux" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1370
Info (12128): Elaborating entity "system_mm_interconnect_0_cmd_mux" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1387
Info (12128): Elaborating entity "system_mm_interconnect_0_rsp_demux" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1455
Info (12128): Elaborating entity "system_mm_interconnect_0_rsp_mux" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1541
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "system_mm_interconnect_0_avalon_st_adapter" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1570
Info (12128): Elaborating entity "system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system:u0|altera_reset_controller:rst_controller" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/system.v Line: 206
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system:u0|altera_reset_controller:rst_controller_001" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/system.v Line: 269
Info (12128): Elaborating entity "bitstreamer" for hierarchy "bitstreamer:dut" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 136
Warning (10230): Verilog HDL assignment warning at bitstreamer.v(62): truncated value with size 32 to match size of target (8) File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/bitstreamer.v Line: 62
Warning (10230): Verilog HDL assignment warning at bitstreamer.v(75): truncated value with size 32 to match size of target (8) File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/bitstreamer.v Line: 75
Warning (10230): Verilog HDL assignment warning at bitstreamer.v(76): truncated value with size 32 to match size of target (8) File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/bitstreamer.v Line: 76
Warning (10230): Verilog HDL assignment warning at bitstreamer.v(82): truncated value with size 32 to match size of target (8) File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/bitstreamer.v Line: 82
Warning (10230): Verilog HDL assignment warning at bitstreamer.v(83): truncated value with size 32 to match size of target (8) File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/bitstreamer.v Line: 83
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "datain[63]" is missing source, defaulting to GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 91
    Warning (12110): Net "datain[62]" is missing source, defaulting to GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 91
    Warning (12110): Net "datain[61]" is missing source, defaulting to GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 91
    Warning (12110): Net "datain[60]" is missing source, defaulting to GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 91
    Warning (12110): Net "datain[59]" is missing source, defaulting to GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 91
    Warning (12110): Net "datain[58]" is missing source, defaulting to GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 91
    Warning (12110): Net "datain[57]" is missing source, defaulting to GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 91
    Warning (12110): Net "datain[56]" is missing source, defaulting to GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 91
    Warning (12110): Net "datain[55]" is missing source, defaulting to GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 91
    Warning (12110): Net "datain[54]" is missing source, defaulting to GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 91
    Warning (12110): Net "datain[53]" is missing source, defaulting to GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 91
    Warning (12110): Net "datain[52]" is missing source, defaulting to GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 91
    Warning (12110): Net "datain[51]" is missing source, defaulting to GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 91
    Warning (12110): Net "datain[50]" is missing source, defaulting to GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 91
    Warning (12110): Net "datain[49]" is missing source, defaulting to GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 91
    Warning (12110): Net "datain[48]" is missing source, defaulting to GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 91
    Warning (12110): Net "datain[47]" is missing source, defaulting to GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 91
    Warning (12110): Net "datain[46]" is missing source, defaulting to GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 91
    Warning (12110): Net "datain[45]" is missing source, defaulting to GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 91
    Warning (12110): Net "datain[44]" is missing source, defaulting to GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 91
    Warning (12110): Net "datain[43]" is missing source, defaulting to GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 91
    Warning (12110): Net "datain[42]" is missing source, defaulting to GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 91
    Warning (12110): Net "datain[41]" is missing source, defaulting to GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 91
    Warning (12110): Net "datain[40]" is missing source, defaulting to GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 91
    Warning (12110): Net "datain[39]" is missing source, defaulting to GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 91
    Warning (12110): Net "datain[38]" is missing source, defaulting to GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 91
    Warning (12110): Net "datain[37]" is missing source, defaulting to GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 91
    Warning (12110): Net "datain[36]" is missing source, defaulting to GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 91
    Warning (12110): Net "datain[35]" is missing source, defaulting to GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 91
    Warning (12110): Net "datain[34]" is missing source, defaulting to GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 91
    Warning (12110): Net "datain[33]" is missing source, defaulting to GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 91
    Warning (12110): Net "datain[32]" is missing source, defaulting to GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 91
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.06.30.21:50:07 Progress: Loading sldf565453e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf565453e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/sldf565453e/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf
    Info (12023): Found entity 1: altsyncram_g0n1 File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/altsyncram_g0n1.tdf Line: 27
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[0]" and its non-tri-state driver. File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[1]" and its non-tri-state driver. File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[15]" and its non-tri-state driver. File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[17]" and its non-tri-state driver. File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[19]" and its non-tri-state driver. File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[21]" and its non-tri-state driver. File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[23]" and its non-tri-state driver. File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[25]" and its non-tri-state driver. File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[0]" and its non-tri-state driver. File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[1]" and its non-tri-state driver. File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[15]" and its non-tri-state driver. File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[17]" and its non-tri-state driver. File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[19]" and its non-tri-state driver. File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[21]" and its non-tri-state driver. File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[23]" and its non-tri-state driver. File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[25]" and its non-tri-state driver. File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[0]~synth" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13010): Node "GPIO_0[1]~synth" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13010): Node "GPIO_0[15]~synth" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13010): Node "GPIO_0[17]~synth" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13010): Node "GPIO_0[19]~synth" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13010): Node "GPIO_0[21]~synth" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13010): Node "GPIO_0[23]~synth" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13010): Node "GPIO_0[25]~synth" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13010): Node "GPIO_1[0]~synth" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13010): Node "GPIO_1[1]~synth" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13010): Node "GPIO_1[15]~synth" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13010): Node "GPIO_1[17]~synth" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13010): Node "GPIO_1[19]~synth" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13010): Node "GPIO_1[21]~synth" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13010): Node "GPIO_1[23]~synth" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13010): Node "GPIO_1[25]~synth" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 5
    Warning (13410): Pin "ADC_SCK" is stuck at GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 6
    Warning (13410): Pin "ADC_SDI" is stuck at GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 7
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 65 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_SDO" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 8
    Warning (15610): No output dependent on input pin "FPGA_CLK2_50" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 11
    Warning (15610): No output dependent on input pin "FPGA_CLK3_50" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 12
Info (21057): Implemented 1339 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 12 output pins
    Info (21060): Implemented 72 bidirectional pins
    Info (21061): Implemented 1232 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 148 warnings
    Info: Peak virtual memory: 4931 megabytes
    Info: Processing ended: Tue Jun 30 21:50:17 2020
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:01:18


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.map.smsg.


