
BrainX_Testing_Firmware_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a9e4  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  0800ab6c  0800ab6c  0000bb6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800abe8  0800abe8  0000c104  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800abe8  0800abe8  0000bbe8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800abf0  0800abf0  0000c104  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800abf0  0800abf0  0000bbf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800abf4  0800abf4  0000bbf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000104  20000000  0800abf8  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c104  2**0
                  CONTENTS
 10 .bss          00000f44  20000104  20000104  0000c104  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001048  20001048  0000c104  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c104  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a026  00000000  00000000  0000c134  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000046dc  00000000  00000000  0002615a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001698  00000000  00000000  0002a838  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001171  00000000  00000000  0002bed0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025542  00000000  00000000  0002d041  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e463  00000000  00000000  00052583  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d0462  00000000  00000000  000709e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00140e48  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005c5c  00000000  00000000  00140e8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000094  00000000  00000000  00146ae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000104 	.word	0x20000104
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800ab54 	.word	0x0800ab54

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000108 	.word	0x20000108
 80001c4:	0800ab54 	.word	0x0800ab54

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <BrainX_RS485_Init>:
void BrainX_RS485_Init(RS485_Device *device, uint8_t id,
				GPIO_TypeDef *GPIO_Driver_Enable_Port,
				uint16_t GPIO_Driver_Enable_Pin,
				GPIO_TypeDef *GPIO_Receiver_Enable_Port,
				uint16_t GPIO_Receiver_Enable_Pin)
{
 80004f4:	b480      	push	{r7}
 80004f6:	b085      	sub	sp, #20
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	60f8      	str	r0, [r7, #12]
 80004fc:	607a      	str	r2, [r7, #4]
 80004fe:	461a      	mov	r2, r3
 8000500:	460b      	mov	r3, r1
 8000502:	72fb      	strb	r3, [r7, #11]
 8000504:	4613      	mov	r3, r2
 8000506:	813b      	strh	r3, [r7, #8]
	device->deviceID = id;
 8000508:	68fb      	ldr	r3, [r7, #12]
 800050a:	7afa      	ldrb	r2, [r7, #11]
 800050c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	device->GPIO_Driver_Enable_Port = GPIO_Driver_Enable_Port;
 8000510:	68fb      	ldr	r3, [r7, #12]
 8000512:	687a      	ldr	r2, [r7, #4]
 8000514:	601a      	str	r2, [r3, #0]
	device->GPIO_Driver_Enable_Pin = GPIO_Driver_Enable_Pin;
 8000516:	68fb      	ldr	r3, [r7, #12]
 8000518:	893a      	ldrh	r2, [r7, #8]
 800051a:	809a      	strh	r2, [r3, #4]
	device->GPIO_Receiver_Enable_Port = GPIO_Receiver_Enable_Port;
 800051c:	68fb      	ldr	r3, [r7, #12]
 800051e:	69ba      	ldr	r2, [r7, #24]
 8000520:	609a      	str	r2, [r3, #8]
	device->GPIO_Receiver_Enable_Pin = GPIO_Receiver_Enable_Pin;
 8000522:	68fb      	ldr	r3, [r7, #12]
 8000524:	8bba      	ldrh	r2, [r7, #28]
 8000526:	819a      	strh	r2, [r3, #12]
}
 8000528:	bf00      	nop
 800052a:	3714      	adds	r7, #20
 800052c:	46bd      	mov	sp, r7
 800052e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000532:	4770      	bx	lr

08000534 <BrainX_RS485_RX_Enable>:

void BrainX_RS485_RX_Enable(RS485_Device *device){
 8000534:	b580      	push	{r7, lr}
 8000536:	b082      	sub	sp, #8
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
	/* RECEIVING MODE: RE: 0, DE: 0 */
	HAL_GPIO_WritePin(device->GPIO_Receiver_Enable_Port, device->GPIO_Receiver_Enable_Pin, 0);
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	6898      	ldr	r0, [r3, #8]
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	899b      	ldrh	r3, [r3, #12]
 8000544:	2200      	movs	r2, #0
 8000546:	4619      	mov	r1, r3
 8000548:	f002 fde8 	bl	800311c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(device->GPIO_Driver_Enable_Port, device->GPIO_Driver_Enable_Pin, 0);
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	6818      	ldr	r0, [r3, #0]
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	889b      	ldrh	r3, [r3, #4]
 8000554:	2200      	movs	r2, #0
 8000556:	4619      	mov	r1, r3
 8000558:	f002 fde0 	bl	800311c <HAL_GPIO_WritePin>
}
 800055c:	bf00      	nop
 800055e:	3708      	adds	r7, #8
 8000560:	46bd      	mov	sp, r7
 8000562:	bd80      	pop	{r7, pc}

08000564 <BrainX_RS485_RX_StateMachine>:

void BrainX_RS485_RX_StateMachine(RS485_Device *device, uint8_t state){
 8000564:	b480      	push	{r7}
 8000566:	b083      	sub	sp, #12
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
 800056c:	460b      	mov	r3, r1
 800056e:	70fb      	strb	r3, [r7, #3]
	device->state = state;
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	78fa      	ldrb	r2, [r7, #3]
 8000574:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 8000578:	bf00      	nop
 800057a:	370c      	adds	r7, #12
 800057c:	46bd      	mov	sp, r7
 800057e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000582:	4770      	bx	lr

08000584 <BrainX_RS485_RX_ScanningHeader>:

void BrainX_RS485_RX_ScanningHeader(RS485_Device *device){
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
	if(device->rxBuffer[0] == 0x55){
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	7b9b      	ldrb	r3, [r3, #14]
 8000590:	2b55      	cmp	r3, #85	@ 0x55
 8000592:	d103      	bne.n	800059c <BrainX_RS485_RX_ScanningHeader+0x18>
		BrainX_RS485_RX_StateMachine(device, 1);
 8000594:	2101      	movs	r1, #1
 8000596:	6878      	ldr	r0, [r7, #4]
 8000598:	f7ff ffe4 	bl	8000564 <BrainX_RS485_RX_StateMachine>
	}
}
 800059c:	bf00      	nop
 800059e:	3708      	adds	r7, #8
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bd80      	pop	{r7, pc}

080005a4 <BrainX_RS485_RX_CheckDevice>:

void BrainX_RS485_RX_CheckDevice(RS485_Device *device){
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b086      	sub	sp, #24
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
	uint8_t deviceList[] = {PWR_MNG_BOARD_ID, IMU_SENSOR_BOARD_ID, TOF_SENSOR_BOARD_ID, BPR_SENSOR_BOARD_ID, BLT_GAMEPAD_ID};
 80005ac:	4a18      	ldr	r2, [pc, #96]	@ (8000610 <BrainX_RS485_RX_CheckDevice+0x6c>)
 80005ae:	f107 030c 	add.w	r3, r7, #12
 80005b2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005b6:	6018      	str	r0, [r3, #0]
 80005b8:	3304      	adds	r3, #4
 80005ba:	7019      	strb	r1, [r3, #0]
	uint8_t length;

	if(device->state == 1){
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80005c2:	2b01      	cmp	r3, #1
 80005c4:	d11f      	bne.n	8000606 <BrainX_RS485_RX_CheckDevice+0x62>
		length = sizeof(deviceList) / sizeof(deviceList[0]);
 80005c6:	2305      	movs	r3, #5
 80005c8:	74fb      	strb	r3, [r7, #19]
		for(int i = 0; i < length; i++){
 80005ca:	2300      	movs	r3, #0
 80005cc:	617b      	str	r3, [r7, #20]
 80005ce:	e016      	b.n	80005fe <BrainX_RS485_RX_CheckDevice+0x5a>
			if(device->rxBuffer[1] == deviceList[i]){
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	7bda      	ldrb	r2, [r3, #15]
 80005d4:	f107 010c 	add.w	r1, r7, #12
 80005d8:	697b      	ldr	r3, [r7, #20]
 80005da:	440b      	add	r3, r1
 80005dc:	781b      	ldrb	r3, [r3, #0]
 80005de:	429a      	cmp	r2, r3
 80005e0:	d10a      	bne.n	80005f8 <BrainX_RS485_RX_CheckDevice+0x54>
				device-> targetDeviceID = device->rxBuffer[1];
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	7bda      	ldrb	r2, [r3, #15]
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
				BrainX_RS485_RX_StateMachine(device, 2);
 80005ec:	2102      	movs	r1, #2
 80005ee:	6878      	ldr	r0, [r7, #4]
 80005f0:	f7ff ffb8 	bl	8000564 <BrainX_RS485_RX_StateMachine>
				break;
 80005f4:	bf00      	nop
			}
		}
	}

}
 80005f6:	e006      	b.n	8000606 <BrainX_RS485_RX_CheckDevice+0x62>
		for(int i = 0; i < length; i++){
 80005f8:	697b      	ldr	r3, [r7, #20]
 80005fa:	3301      	adds	r3, #1
 80005fc:	617b      	str	r3, [r7, #20]
 80005fe:	7cfb      	ldrb	r3, [r7, #19]
 8000600:	697a      	ldr	r2, [r7, #20]
 8000602:	429a      	cmp	r2, r3
 8000604:	dbe4      	blt.n	80005d0 <BrainX_RS485_RX_CheckDevice+0x2c>
}
 8000606:	bf00      	nop
 8000608:	3718      	adds	r7, #24
 800060a:	46bd      	mov	sp, r7
 800060c:	bd80      	pop	{r7, pc}
 800060e:	bf00      	nop
 8000610:	0800ab6c 	.word	0x0800ab6c

08000614 <CheckDataContent.0>:

void BrainX_RS485_RX_CheckDataContent(RS485_Device *device){

	uint8_t CheckDataContent(uint8_t dataContentList[], uint8_t length){
 8000614:	b480      	push	{r7}
 8000616:	b087      	sub	sp, #28
 8000618:	af00      	add	r7, sp, #0
 800061a:	60f8      	str	r0, [r7, #12]
 800061c:	460b      	mov	r3, r1
 800061e:	72fb      	strb	r3, [r7, #11]
 8000620:	4660      	mov	r0, ip
 8000622:	f8c7 c004 	str.w	ip, [r7, #4]

		for(int i = 0; i < length; i++){
 8000626:	2300      	movs	r3, #0
 8000628:	617b      	str	r3, [r7, #20]
 800062a:	e00c      	b.n	8000646 <CheckDataContent.0+0x32>
			if(device->rxBuffer[2] == dataContentList[i]){
 800062c:	6803      	ldr	r3, [r0, #0]
 800062e:	7c1a      	ldrb	r2, [r3, #16]
 8000630:	697b      	ldr	r3, [r7, #20]
 8000632:	68f9      	ldr	r1, [r7, #12]
 8000634:	440b      	add	r3, r1
 8000636:	781b      	ldrb	r3, [r3, #0]
 8000638:	429a      	cmp	r2, r3
 800063a:	d101      	bne.n	8000640 <CheckDataContent.0+0x2c>
				return 1;
 800063c:	2301      	movs	r3, #1
 800063e:	e007      	b.n	8000650 <CheckDataContent.0+0x3c>
		for(int i = 0; i < length; i++){
 8000640:	697b      	ldr	r3, [r7, #20]
 8000642:	3301      	adds	r3, #1
 8000644:	617b      	str	r3, [r7, #20]
 8000646:	7afb      	ldrb	r3, [r7, #11]
 8000648:	697a      	ldr	r2, [r7, #20]
 800064a:	429a      	cmp	r2, r3
 800064c:	dbee      	blt.n	800062c <CheckDataContent.0+0x18>
			}
		}
		return 0;
 800064e:	2300      	movs	r3, #0
	}
 8000650:	4618      	mov	r0, r3
 8000652:	371c      	adds	r7, #28
 8000654:	46bd      	mov	sp, r7
 8000656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065a:	4770      	bx	lr

0800065c <BrainX_RS485_RX_CheckDataContent>:
void BrainX_RS485_RX_CheckDataContent(RS485_Device *device){
 800065c:	b580      	push	{r7, lr}
 800065e:	b086      	sub	sp, #24
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
 8000664:	f107 0320 	add.w	r3, r7, #32
 8000668:	617b      	str	r3, [r7, #20]
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	613b      	str	r3, [r7, #16]

	if(device->state == 2){
 800066e:	693b      	ldr	r3, [r7, #16]
 8000670:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8000674:	2b02      	cmp	r3, #2
 8000676:	d12f      	bne.n	80006d8 <BrainX_RS485_RX_CheckDataContent+0x7c>

		//Device ID (0x10): Power Management Board
		if(device->rxBuffer[1] == PWR_MNG_BOARD_ID){
 8000678:	693b      	ldr	r3, [r7, #16]
 800067a:	7bdb      	ldrb	r3, [r3, #15]
 800067c:	2b10      	cmp	r3, #16
 800067e:	d12b      	bne.n	80006d8 <BrainX_RS485_RX_CheckDataContent+0x7c>
			uint8_t PWR_MNGT_BOARD_DATA_CONTENT[] = {PWR_VOLTAGE_ID, PWR_CURRENT_ID, PWR_STATUS_ID, PWR_FAULT_ID};
 8000680:	4b17      	ldr	r3, [pc, #92]	@ (80006e0 <BrainX_RS485_RX_CheckDataContent+0x84>)
 8000682:	60fb      	str	r3, [r7, #12]

			if(CheckDataContent(PWR_MNGT_BOARD_DATA_CONTENT, 4) == 0){
 8000684:	f107 030c 	add.w	r3, r7, #12
 8000688:	f107 0210 	add.w	r2, r7, #16
 800068c:	4694      	mov	ip, r2
 800068e:	2104      	movs	r1, #4
 8000690:	4618      	mov	r0, r3
 8000692:	f7ff ffbf 	bl	8000614 <CheckDataContent.0>
 8000696:	4603      	mov	r3, r0
 8000698:	2b00      	cmp	r3, #0
 800069a:	d01c      	beq.n	80006d6 <BrainX_RS485_RX_CheckDataContent+0x7a>
				return;
			}

			switch(device->rxBuffer[2]){
 800069c:	693b      	ldr	r3, [r7, #16]
 800069e:	7c1b      	ldrb	r3, [r3, #16]
 80006a0:	2b03      	cmp	r3, #3
 80006a2:	d012      	beq.n	80006ca <BrainX_RS485_RX_CheckDataContent+0x6e>
 80006a4:	2b03      	cmp	r3, #3
 80006a6:	dc17      	bgt.n	80006d8 <BrainX_RS485_RX_CheckDataContent+0x7c>
 80006a8:	2b01      	cmp	r3, #1
 80006aa:	d002      	beq.n	80006b2 <BrainX_RS485_RX_CheckDataContent+0x56>
 80006ac:	2b02      	cmp	r3, #2
 80006ae:	d006      	beq.n	80006be <BrainX_RS485_RX_CheckDataContent+0x62>
 80006b0:	e012      	b.n	80006d8 <BrainX_RS485_RX_CheckDataContent+0x7c>
				//Data Content: Voltage Measurement 0 - 140 (0.00V to 14.0V)
				case PWR_VOLTAGE_ID:
					//To Be Continued: Set a unique flag to log information via UART debugger
					BrainX_RS485_RX_StateMachine(device, 3);
 80006b2:	693b      	ldr	r3, [r7, #16]
 80006b4:	2103      	movs	r1, #3
 80006b6:	4618      	mov	r0, r3
 80006b8:	f7ff ff54 	bl	8000564 <BrainX_RS485_RX_StateMachine>
					break;
 80006bc:	e00c      	b.n	80006d8 <BrainX_RS485_RX_CheckDataContent+0x7c>

				//Data Content: Current Measurement 0 - 50 (0A to 50A)
				case PWR_CURRENT_ID:
					//To Be Continued: Set a unique flag to log information via UART debugger
					BrainX_RS485_RX_StateMachine(device, 3);
 80006be:	693b      	ldr	r3, [r7, #16]
 80006c0:	2103      	movs	r1, #3
 80006c2:	4618      	mov	r0, r3
 80006c4:	f7ff ff4e 	bl	8000564 <BrainX_RS485_RX_StateMachine>
					break;
 80006c8:	e006      	b.n	80006d8 <BrainX_RS485_RX_CheckDataContent+0x7c>

				//Data Content: Power Status (LOW - OK - CHARGING)
				case PWR_STATUS_ID:
					//To Be Continued: Set a unique flag to log information via UART debugger
					BrainX_RS485_RX_StateMachine(device, 3);
 80006ca:	693b      	ldr	r3, [r7, #16]
 80006cc:	2103      	movs	r1, #3
 80006ce:	4618      	mov	r0, r3
 80006d0:	f7ff ff48 	bl	8000564 <BrainX_RS485_RX_StateMachine>
					break;
 80006d4:	e000      	b.n	80006d8 <BrainX_RS485_RX_CheckDataContent+0x7c>
				return;
 80006d6:	bf00      	nop


		}
	}

}
 80006d8:	3718      	adds	r7, #24
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	bf00      	nop
 80006e0:	04030201 	.word	0x04030201

080006e4 <BrainX_RS485_RX_VerifyDataPacket>:

int BrainX_RS485_RX_VerifyDataPacket(RS485_Device *device){
 80006e4:	b480      	push	{r7}
 80006e6:	b083      	sub	sp, #12
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]

	if(device->state == 3){
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80006f2:	2b03      	cmp	r3, #3
 80006f4:	d118      	bne.n	8000728 <BrainX_RS485_RX_VerifyDataPacket+0x44>
		device->checksum = 0x55 | device->rxBuffer[1] | device->rxBuffer[2] | device->rxBuffer[3];
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	7bda      	ldrb	r2, [r3, #15]
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	7c1b      	ldrb	r3, [r3, #16]
 80006fe:	4313      	orrs	r3, r2
 8000700:	b2da      	uxtb	r2, r3
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	7c5b      	ldrb	r3, [r3, #17]
 8000706:	4313      	orrs	r3, r2
 8000708:	b2db      	uxtb	r3, r3
 800070a:	f043 0355 	orr.w	r3, r3, #85	@ 0x55
 800070e:	b2da      	uxtb	r2, r3
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

		if(device->checksum == device->rxBuffer[4]){
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	7c9b      	ldrb	r3, [r3, #18]
 8000720:	429a      	cmp	r2, r3
 8000722:	d101      	bne.n	8000728 <BrainX_RS485_RX_VerifyDataPacket+0x44>
			return 1;
 8000724:	2301      	movs	r3, #1
 8000726:	e000      	b.n	800072a <BrainX_RS485_RX_VerifyDataPacket+0x46>
		}

	}
	return 0;
 8000728:	2300      	movs	r3, #0
}
 800072a:	4618      	mov	r0, r3
 800072c:	370c      	adds	r7, #12
 800072e:	46bd      	mov	sp, r7
 8000730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000734:	4770      	bx	lr

08000736 <BrainX_RS485_RX_ReceiveVerifiedData>:

void BrainX_RS485_RX_ReceiveVerifiedData(RS485_Device *device){
 8000736:	b580      	push	{r7, lr}
 8000738:	b082      	sub	sp, #8
 800073a:	af00      	add	r7, sp, #0
 800073c:	6078      	str	r0, [r7, #4]
	if(BrainX_RS485_RX_VerifyDataPacket(device) == 1){
 800073e:	6878      	ldr	r0, [r7, #4]
 8000740:	f7ff ffd0 	bl	80006e4 <BrainX_RS485_RX_VerifyDataPacket>
 8000744:	4603      	mov	r3, r0
 8000746:	2b01      	cmp	r3, #1
 8000748:	d109      	bne.n	800075e <BrainX_RS485_RX_ReceiveVerifiedData+0x28>
		device->dataContent = device->rxBuffer[2];
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	7c1a      	ldrb	r2, [r3, #16]
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
		device->data = device->rxBuffer[3];
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	7c5a      	ldrb	r2, [r3, #17]
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
	}
}
 800075e:	bf00      	nop
 8000760:	3708      	adds	r7, #8
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}

08000766 <BrainX_RS485_RX_ReceiveData>:

void BrainX_RS485_RX_ReceiveData(RS485_Device *device){
 8000766:	b580      	push	{r7, lr}
 8000768:	b082      	sub	sp, #8
 800076a:	af00      	add	r7, sp, #0
 800076c:	6078      	str	r0, [r7, #4]
	BrainX_RS485_RX_ScanningHeader(device); //Waiting for Protocol Header (0x55)
 800076e:	6878      	ldr	r0, [r7, #4]
 8000770:	f7ff ff08 	bl	8000584 <BrainX_RS485_RX_ScanningHeader>
	BrainX_RS485_RX_CheckDevice(device); //If header found, check next byte (device ID byte)
 8000774:	6878      	ldr	r0, [r7, #4]
 8000776:	f7ff ff15 	bl	80005a4 <BrainX_RS485_RX_CheckDevice>
	BrainX_RS485_RX_CheckDataContent(device); //If device ID is existent, verify if data content is existent
 800077a:	6878      	ldr	r0, [r7, #4]
 800077c:	f7ff ff6e 	bl	800065c <BrainX_RS485_RX_CheckDataContent>
	BrainX_RS485_RX_VerifyDataPacket(device); //Detect data errors
 8000780:	6878      	ldr	r0, [r7, #4]
 8000782:	f7ff ffaf 	bl	80006e4 <BrainX_RS485_RX_VerifyDataPacket>
	BrainX_RS485_RX_ReceiveVerifiedData(device);  //Process legitimate data
 8000786:	6878      	ldr	r0, [r7, #4]
 8000788:	f7ff ffd5 	bl	8000736 <BrainX_RS485_RX_ReceiveVerifiedData>
	BrainX_RS485_RX_StateMachine(device, 0); //Reset State Machine to State 0
 800078c:	2100      	movs	r1, #0
 800078e:	6878      	ldr	r0, [r7, #4]
 8000790:	f7ff fee8 	bl	8000564 <BrainX_RS485_RX_StateMachine>
}
 8000794:	bf00      	nop
 8000796:	3708      	adds	r7, #8
 8000798:	46bd      	mov	sp, r7
 800079a:	bd80      	pop	{r7, pc}

0800079c <BrainX_UpdateSystemInfo>:
#include "brainx_sys.h"
#include "tim.h"

BrainX_Power_Status brainxPowerStatus = 5;

void BrainX_UpdateSystemInfo(uint8_t status){
 800079c:	b480      	push	{r7}
 800079e:	b083      	sub	sp, #12
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	4603      	mov	r3, r0
 80007a4:	71fb      	strb	r3, [r7, #7]
	brainxPowerStatus = status;
 80007a6:	4a04      	ldr	r2, [pc, #16]	@ (80007b8 <BrainX_UpdateSystemInfo+0x1c>)
 80007a8:	79fb      	ldrb	r3, [r7, #7]
 80007aa:	7013      	strb	r3, [r2, #0]
}
 80007ac:	bf00      	nop
 80007ae:	370c      	adds	r7, #12
 80007b0:	46bd      	mov	sp, r7
 80007b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b6:	4770      	bx	lr
 80007b8:	20000000 	.word	0x20000000

080007bc <BrainX_DisplayLED>:

void BrainX_DisplayLED(){
 80007bc:	b580      	push	{r7, lr}
 80007be:	af00      	add	r7, sp, #0
	switch(brainxPowerStatus){
 80007c0:	4b22      	ldr	r3, [pc, #136]	@ (800084c <BrainX_DisplayLED+0x90>)
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	2b02      	cmp	r3, #2
 80007c6:	d018      	beq.n	80007fa <BrainX_DisplayLED+0x3e>
 80007c8:	2b02      	cmp	r3, #2
 80007ca:	dc3c      	bgt.n	8000846 <BrainX_DisplayLED+0x8a>
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d002      	beq.n	80007d6 <BrainX_DisplayLED+0x1a>
 80007d0:	2b01      	cmp	r3, #1
 80007d2:	d025      	beq.n	8000820 <BrainX_DisplayLED+0x64>
			HAL_GPIO_WritePin(OK_GPIO_Port, OK_Pin, 0);
			HAL_GPIO_WritePin(CRG_GPIO_Port, CRG_Pin, 1);
			HAL_GPIO_WritePin(LOW_GPIO_Port, LOW_Pin, 1);
			break;
	}
}
 80007d4:	e037      	b.n	8000846 <BrainX_DisplayLED+0x8a>
			HAL_GPIO_WritePin(OK_GPIO_Port, OK_Pin, 1);
 80007d6:	2201      	movs	r2, #1
 80007d8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80007dc:	481c      	ldr	r0, [pc, #112]	@ (8000850 <BrainX_DisplayLED+0x94>)
 80007de:	f002 fc9d 	bl	800311c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CRG_GPIO_Port, CRG_Pin, 1);
 80007e2:	2201      	movs	r2, #1
 80007e4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80007e8:	4819      	ldr	r0, [pc, #100]	@ (8000850 <BrainX_DisplayLED+0x94>)
 80007ea:	f002 fc97 	bl	800311c <HAL_GPIO_WritePin>
			HAL_GPIO_TogglePin(LOW_GPIO_Port, LOW_Pin);
 80007ee:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80007f2:	4817      	ldr	r0, [pc, #92]	@ (8000850 <BrainX_DisplayLED+0x94>)
 80007f4:	f002 fcab 	bl	800314e <HAL_GPIO_TogglePin>
			break;
 80007f8:	e025      	b.n	8000846 <BrainX_DisplayLED+0x8a>
			HAL_GPIO_WritePin(OK_GPIO_Port, OK_Pin, 1);
 80007fa:	2201      	movs	r2, #1
 80007fc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000800:	4813      	ldr	r0, [pc, #76]	@ (8000850 <BrainX_DisplayLED+0x94>)
 8000802:	f002 fc8b 	bl	800311c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CRG_GPIO_Port, CRG_Pin, 0);
 8000806:	2200      	movs	r2, #0
 8000808:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800080c:	4810      	ldr	r0, [pc, #64]	@ (8000850 <BrainX_DisplayLED+0x94>)
 800080e:	f002 fc85 	bl	800311c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LOW_GPIO_Port, LOW_Pin, 1);
 8000812:	2201      	movs	r2, #1
 8000814:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000818:	480d      	ldr	r0, [pc, #52]	@ (8000850 <BrainX_DisplayLED+0x94>)
 800081a:	f002 fc7f 	bl	800311c <HAL_GPIO_WritePin>
			break;
 800081e:	e012      	b.n	8000846 <BrainX_DisplayLED+0x8a>
			HAL_GPIO_WritePin(OK_GPIO_Port, OK_Pin, 0);
 8000820:	2200      	movs	r2, #0
 8000822:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000826:	480a      	ldr	r0, [pc, #40]	@ (8000850 <BrainX_DisplayLED+0x94>)
 8000828:	f002 fc78 	bl	800311c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CRG_GPIO_Port, CRG_Pin, 1);
 800082c:	2201      	movs	r2, #1
 800082e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000832:	4807      	ldr	r0, [pc, #28]	@ (8000850 <BrainX_DisplayLED+0x94>)
 8000834:	f002 fc72 	bl	800311c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LOW_GPIO_Port, LOW_Pin, 1);
 8000838:	2201      	movs	r2, #1
 800083a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800083e:	4804      	ldr	r0, [pc, #16]	@ (8000850 <BrainX_DisplayLED+0x94>)
 8000840:	f002 fc6c 	bl	800311c <HAL_GPIO_WritePin>
			break;
 8000844:	bf00      	nop
}
 8000846:	bf00      	nop
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	20000000 	.word	0x20000000
 8000850:	40020c00 	.word	0x40020c00

08000854 <BrainX_USBCDC_RX_StateMachine>:
uint8_t data;
uint8_t checksum;

extern uint8_t mt_id;

void BrainX_USBCDC_RX_StateMachine(uint8_t state){
 8000854:	b480      	push	{r7}
 8000856:	b083      	sub	sp, #12
 8000858:	af00      	add	r7, sp, #0
 800085a:	4603      	mov	r3, r0
 800085c:	71fb      	strb	r3, [r7, #7]
	usbcdcRxState = state;
 800085e:	4a04      	ldr	r2, [pc, #16]	@ (8000870 <BrainX_USBCDC_RX_StateMachine+0x1c>)
 8000860:	79fb      	ldrb	r3, [r7, #7]
 8000862:	7013      	strb	r3, [r2, #0]
}
 8000864:	bf00      	nop
 8000866:	370c      	adds	r7, #12
 8000868:	46bd      	mov	sp, r7
 800086a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086e:	4770      	bx	lr
 8000870:	2000012a 	.word	0x2000012a

08000874 <BrainX_USBCDC_RX_ScanningHeader>:

void BrainX_USBCDC_RX_ScanningHeader(){
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0
	if(usbcdcRxBuffer[0] == HEADER_BYTE){
 8000878:	4b04      	ldr	r3, [pc, #16]	@ (800088c <BrainX_USBCDC_RX_ScanningHeader+0x18>)
 800087a:	781b      	ldrb	r3, [r3, #0]
 800087c:	2b55      	cmp	r3, #85	@ 0x55
 800087e:	d102      	bne.n	8000886 <BrainX_USBCDC_RX_ScanningHeader+0x12>
		BrainX_USBCDC_RX_StateMachine(1);
 8000880:	2001      	movs	r0, #1
 8000882:	f7ff ffe7 	bl	8000854 <BrainX_USBCDC_RX_StateMachine>
	}
}
 8000886:	bf00      	nop
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	20000120 	.word	0x20000120

08000890 <BrainX_USBCDC_RX_CheckDevice>:

void BrainX_USBCDC_RX_CheckDevice(){
 8000890:	b580      	push	{r7, lr}
 8000892:	b084      	sub	sp, #16
 8000894:	af00      	add	r7, sp, #0
	uint8_t deviceList[] = {0x10, 0x11, 0x12, 0x13, 0x14, 0x15};
 8000896:	4a14      	ldr	r2, [pc, #80]	@ (80008e8 <BrainX_USBCDC_RX_CheckDevice+0x58>)
 8000898:	1d3b      	adds	r3, r7, #4
 800089a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800089e:	6018      	str	r0, [r3, #0]
 80008a0:	3304      	adds	r3, #4
 80008a2:	8019      	strh	r1, [r3, #0]
	uint8_t length;

	if(usbcdcRxState == 1){
 80008a4:	4b11      	ldr	r3, [pc, #68]	@ (80008ec <BrainX_USBCDC_RX_CheckDevice+0x5c>)
 80008a6:	781b      	ldrb	r3, [r3, #0]
 80008a8:	2b01      	cmp	r3, #1
 80008aa:	d118      	bne.n	80008de <BrainX_USBCDC_RX_CheckDevice+0x4e>
		length = sizeof(deviceList) / sizeof(deviceList[0]);
 80008ac:	2306      	movs	r3, #6
 80008ae:	72fb      	strb	r3, [r7, #11]
		for(int i = 0; i < length; i++){
 80008b0:	2300      	movs	r3, #0
 80008b2:	60fb      	str	r3, [r7, #12]
 80008b4:	e00f      	b.n	80008d6 <BrainX_USBCDC_RX_CheckDevice+0x46>
			if(usbcdcRxBuffer[1] == deviceList[i]){
 80008b6:	4b0e      	ldr	r3, [pc, #56]	@ (80008f0 <BrainX_USBCDC_RX_CheckDevice+0x60>)
 80008b8:	785a      	ldrb	r2, [r3, #1]
 80008ba:	1d39      	adds	r1, r7, #4
 80008bc:	68fb      	ldr	r3, [r7, #12]
 80008be:	440b      	add	r3, r1
 80008c0:	781b      	ldrb	r3, [r3, #0]
 80008c2:	429a      	cmp	r2, r3
 80008c4:	d104      	bne.n	80008d0 <BrainX_USBCDC_RX_CheckDevice+0x40>
				BrainX_USBCDC_RX_StateMachine(2);
 80008c6:	2002      	movs	r0, #2
 80008c8:	f7ff ffc4 	bl	8000854 <BrainX_USBCDC_RX_StateMachine>
				break;
 80008cc:	bf00      	nop
			}
		}
	}

}
 80008ce:	e006      	b.n	80008de <BrainX_USBCDC_RX_CheckDevice+0x4e>
		for(int i = 0; i < length; i++){
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	3301      	adds	r3, #1
 80008d4:	60fb      	str	r3, [r7, #12]
 80008d6:	7afb      	ldrb	r3, [r7, #11]
 80008d8:	68fa      	ldr	r2, [r7, #12]
 80008da:	429a      	cmp	r2, r3
 80008dc:	dbeb      	blt.n	80008b6 <BrainX_USBCDC_RX_CheckDevice+0x26>
}
 80008de:	bf00      	nop
 80008e0:	3710      	adds	r7, #16
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	0800ab74 	.word	0x0800ab74
 80008ec:	2000012a 	.word	0x2000012a
 80008f0:	20000120 	.word	0x20000120

080008f4 <CheckDataContent.0>:

void BrainX_USBCDC_RX_CheckDataContent(){

	uint8_t CheckDataContent(uint8_t dataContentList[], uint8_t length){
 80008f4:	b480      	push	{r7}
 80008f6:	b087      	sub	sp, #28
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	60f8      	str	r0, [r7, #12]
 80008fc:	460b      	mov	r3, r1
 80008fe:	72fb      	strb	r3, [r7, #11]
 8000900:	f8c7 c004 	str.w	ip, [r7, #4]

		for(int i = 0; i < length; i++){
 8000904:	2300      	movs	r3, #0
 8000906:	617b      	str	r3, [r7, #20]
 8000908:	e00c      	b.n	8000924 <CheckDataContent.0+0x30>
			if(usbcdcRxBuffer[2] == dataContentList[i]){
 800090a:	4b0c      	ldr	r3, [pc, #48]	@ (800093c <CheckDataContent.0+0x48>)
 800090c:	789a      	ldrb	r2, [r3, #2]
 800090e:	697b      	ldr	r3, [r7, #20]
 8000910:	68f9      	ldr	r1, [r7, #12]
 8000912:	440b      	add	r3, r1
 8000914:	781b      	ldrb	r3, [r3, #0]
 8000916:	429a      	cmp	r2, r3
 8000918:	d101      	bne.n	800091e <CheckDataContent.0+0x2a>
				return 1;
 800091a:	2301      	movs	r3, #1
 800091c:	e007      	b.n	800092e <CheckDataContent.0+0x3a>
		for(int i = 0; i < length; i++){
 800091e:	697b      	ldr	r3, [r7, #20]
 8000920:	3301      	adds	r3, #1
 8000922:	617b      	str	r3, [r7, #20]
 8000924:	7afb      	ldrb	r3, [r7, #11]
 8000926:	697a      	ldr	r2, [r7, #20]
 8000928:	429a      	cmp	r2, r3
 800092a:	dbee      	blt.n	800090a <CheckDataContent.0+0x16>
			}
		}
		return 0;
 800092c:	2300      	movs	r3, #0
	}
 800092e:	4618      	mov	r0, r3
 8000930:	371c      	adds	r7, #28
 8000932:	46bd      	mov	sp, r7
 8000934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop
 800093c:	20000120 	.word	0x20000120

08000940 <BrainX_USBCDC_RX_CheckDataContent>:
void BrainX_USBCDC_RX_CheckDataContent(){
 8000940:	b580      	push	{r7, lr}
 8000942:	b084      	sub	sp, #16
 8000944:	af00      	add	r7, sp, #0
 8000946:	f107 0318 	add.w	r3, r7, #24
 800094a:	60fb      	str	r3, [r7, #12]

	if(usbcdcRxState == 2){
 800094c:	4b29      	ldr	r3, [pc, #164]	@ (80009f4 <BrainX_USBCDC_RX_CheckDataContent+0xb4>)
 800094e:	781b      	ldrb	r3, [r3, #0]
 8000950:	2b02      	cmp	r3, #2
 8000952:	d14b      	bne.n	80009ec <BrainX_USBCDC_RX_CheckDataContent+0xac>

		//Device ID (0x10): Power Management Board
		if(usbcdcRxBuffer[1] == PWR_MNG_BOARD_ID){
 8000954:	4b28      	ldr	r3, [pc, #160]	@ (80009f8 <BrainX_USBCDC_RX_CheckDataContent+0xb8>)
 8000956:	785b      	ldrb	r3, [r3, #1]
 8000958:	2b10      	cmp	r3, #16
 800095a:	d12b      	bne.n	80009b4 <BrainX_USBCDC_RX_CheckDataContent+0x74>
			uint8_t PWR_MNGT_BOARD_DATA_CONTENT[] = {0x01, 0x02, 0x03};
 800095c:	4a27      	ldr	r2, [pc, #156]	@ (80009fc <BrainX_USBCDC_RX_CheckDataContent+0xbc>)
 800095e:	f107 0308 	add.w	r3, r7, #8
 8000962:	6812      	ldr	r2, [r2, #0]
 8000964:	4611      	mov	r1, r2
 8000966:	8019      	strh	r1, [r3, #0]
 8000968:	3302      	adds	r3, #2
 800096a:	0c12      	lsrs	r2, r2, #16
 800096c:	701a      	strb	r2, [r3, #0]

			if(CheckDataContent(PWR_MNGT_BOARD_DATA_CONTENT, 3) == 0){
 800096e:	f107 0308 	add.w	r3, r7, #8
 8000972:	f107 020c 	add.w	r2, r7, #12
 8000976:	4694      	mov	ip, r2
 8000978:	2103      	movs	r1, #3
 800097a:	4618      	mov	r0, r3
 800097c:	f7ff ffba 	bl	80008f4 <CheckDataContent.0>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d02f      	beq.n	80009e6 <BrainX_USBCDC_RX_CheckDataContent+0xa6>
				return;
			}

			switch(usbcdcRxBuffer[2]){
 8000986:	4b1c      	ldr	r3, [pc, #112]	@ (80009f8 <BrainX_USBCDC_RX_CheckDataContent+0xb8>)
 8000988:	789b      	ldrb	r3, [r3, #2]
 800098a:	2b03      	cmp	r3, #3
 800098c:	d00e      	beq.n	80009ac <BrainX_USBCDC_RX_CheckDataContent+0x6c>
 800098e:	2b03      	cmp	r3, #3
 8000990:	dc2c      	bgt.n	80009ec <BrainX_USBCDC_RX_CheckDataContent+0xac>
 8000992:	2b01      	cmp	r3, #1
 8000994:	d002      	beq.n	800099c <BrainX_USBCDC_RX_CheckDataContent+0x5c>
 8000996:	2b02      	cmp	r3, #2
 8000998:	d004      	beq.n	80009a4 <BrainX_USBCDC_RX_CheckDataContent+0x64>
 800099a:	e027      	b.n	80009ec <BrainX_USBCDC_RX_CheckDataContent+0xac>
			//Data Content: Voltage Measurement 0 - 140 (0.00V to 14.0V)
				case 0x01:
				//To Be Continued: Set a unique flag to log information via UART debugger
					BrainX_USBCDC_RX_StateMachine(3);
 800099c:	2003      	movs	r0, #3
 800099e:	f7ff ff59 	bl	8000854 <BrainX_USBCDC_RX_StateMachine>
					break;
 80009a2:	e023      	b.n	80009ec <BrainX_USBCDC_RX_CheckDataContent+0xac>

			//Data Content: Current Measurement 0 - 50 (0A to 50A)
				case 0x02:
				//To Be Continued: Set a unique flag to log information via UART debugger
					BrainX_USBCDC_RX_StateMachine(3);
 80009a4:	2003      	movs	r0, #3
 80009a6:	f7ff ff55 	bl	8000854 <BrainX_USBCDC_RX_StateMachine>
					break;
 80009aa:	e01f      	b.n	80009ec <BrainX_USBCDC_RX_CheckDataContent+0xac>

			//Data Content: Power Status (LOW - OK - CHARGING)
				case 0x03:
				//To Be Continued: Set a unique flag to log information via UART debugger
					BrainX_USBCDC_RX_StateMachine(3);
 80009ac:	2003      	movs	r0, #3
 80009ae:	f7ff ff51 	bl	8000854 <BrainX_USBCDC_RX_StateMachine>
					break;
 80009b2:	e01b      	b.n	80009ec <BrainX_USBCDC_RX_CheckDataContent+0xac>

			}

		}

		else if(usbcdcRxBuffer[1] == MT_DRIVER_ID){
 80009b4:	4b10      	ldr	r3, [pc, #64]	@ (80009f8 <BrainX_USBCDC_RX_CheckDataContent+0xb8>)
 80009b6:	785b      	ldrb	r3, [r3, #1]
 80009b8:	2b15      	cmp	r3, #21
 80009ba:	d117      	bne.n	80009ec <BrainX_USBCDC_RX_CheckDataContent+0xac>
			uint8_t MT_DRIVER_DATA_CONTENT[] = {0x01, 0x02, 0x03, 0x04};
 80009bc:	4b10      	ldr	r3, [pc, #64]	@ (8000a00 <BrainX_USBCDC_RX_CheckDataContent+0xc0>)
 80009be:	607b      	str	r3, [r7, #4]
			if(CheckDataContent(MT_DRIVER_DATA_CONTENT, 4) == 0){
 80009c0:	1d3b      	adds	r3, r7, #4
 80009c2:	f107 020c 	add.w	r2, r7, #12
 80009c6:	4694      	mov	ip, r2
 80009c8:	2104      	movs	r1, #4
 80009ca:	4618      	mov	r0, r3
 80009cc:	f7ff ff92 	bl	80008f4 <CheckDataContent.0>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d009      	beq.n	80009ea <BrainX_USBCDC_RX_CheckDataContent+0xaa>
				return;
			}
			switch(usbcdcRxBuffer[2]){
 80009d6:	4b08      	ldr	r3, [pc, #32]	@ (80009f8 <BrainX_USBCDC_RX_CheckDataContent+0xb8>)
 80009d8:	789b      	ldrb	r3, [r3, #2]
 80009da:	2b01      	cmp	r3, #1
 80009dc:	d106      	bne.n	80009ec <BrainX_USBCDC_RX_CheckDataContent+0xac>
				case 0x01:
					BrainX_USBCDC_RX_StateMachine(3);
 80009de:	2003      	movs	r0, #3
 80009e0:	f7ff ff38 	bl	8000854 <BrainX_USBCDC_RX_StateMachine>
					break;
 80009e4:	e002      	b.n	80009ec <BrainX_USBCDC_RX_CheckDataContent+0xac>
				return;
 80009e6:	bf00      	nop
 80009e8:	e000      	b.n	80009ec <BrainX_USBCDC_RX_CheckDataContent+0xac>
				return;
 80009ea:	bf00      	nop

		}
	}
	}
}
 80009ec:	3710      	adds	r7, #16
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	2000012a 	.word	0x2000012a
 80009f8:	20000120 	.word	0x20000120
 80009fc:	0800ab7c 	.word	0x0800ab7c
 8000a00:	04030201 	.word	0x04030201

08000a04 <BrainX_USBCDC_RX_VerifyDataPacket>:

int BrainX_USBCDC_RX_VerifyDataPacket(){
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0

	if(usbcdcRxState == 3){
 8000a08:	4b10      	ldr	r3, [pc, #64]	@ (8000a4c <BrainX_USBCDC_RX_VerifyDataPacket+0x48>)
 8000a0a:	781b      	ldrb	r3, [r3, #0]
 8000a0c:	2b03      	cmp	r3, #3
 8000a0e:	d116      	bne.n	8000a3e <BrainX_USBCDC_RX_VerifyDataPacket+0x3a>
		checksum = 0x55 | usbcdcRxBuffer[1] | usbcdcRxBuffer[2] | usbcdcRxBuffer[3];
 8000a10:	4b0f      	ldr	r3, [pc, #60]	@ (8000a50 <BrainX_USBCDC_RX_VerifyDataPacket+0x4c>)
 8000a12:	785a      	ldrb	r2, [r3, #1]
 8000a14:	4b0e      	ldr	r3, [pc, #56]	@ (8000a50 <BrainX_USBCDC_RX_VerifyDataPacket+0x4c>)
 8000a16:	789b      	ldrb	r3, [r3, #2]
 8000a18:	4313      	orrs	r3, r2
 8000a1a:	b2da      	uxtb	r2, r3
 8000a1c:	4b0c      	ldr	r3, [pc, #48]	@ (8000a50 <BrainX_USBCDC_RX_VerifyDataPacket+0x4c>)
 8000a1e:	78db      	ldrb	r3, [r3, #3]
 8000a20:	4313      	orrs	r3, r2
 8000a22:	b2db      	uxtb	r3, r3
 8000a24:	f043 0355 	orr.w	r3, r3, #85	@ 0x55
 8000a28:	b2da      	uxtb	r2, r3
 8000a2a:	4b0a      	ldr	r3, [pc, #40]	@ (8000a54 <BrainX_USBCDC_RX_VerifyDataPacket+0x50>)
 8000a2c:	701a      	strb	r2, [r3, #0]

		if(checksum == usbcdcRxBuffer[4]){
 8000a2e:	4b08      	ldr	r3, [pc, #32]	@ (8000a50 <BrainX_USBCDC_RX_VerifyDataPacket+0x4c>)
 8000a30:	791a      	ldrb	r2, [r3, #4]
 8000a32:	4b08      	ldr	r3, [pc, #32]	@ (8000a54 <BrainX_USBCDC_RX_VerifyDataPacket+0x50>)
 8000a34:	781b      	ldrb	r3, [r3, #0]
 8000a36:	429a      	cmp	r2, r3
 8000a38:	d101      	bne.n	8000a3e <BrainX_USBCDC_RX_VerifyDataPacket+0x3a>
			return 1;
 8000a3a:	2301      	movs	r3, #1
 8000a3c:	e000      	b.n	8000a40 <BrainX_USBCDC_RX_VerifyDataPacket+0x3c>
		}

	}
	return 0;
 8000a3e:	2300      	movs	r3, #0
}
 8000a40:	4618      	mov	r0, r3
 8000a42:	46bd      	mov	sp, r7
 8000a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop
 8000a4c:	2000012a 	.word	0x2000012a
 8000a50:	20000120 	.word	0x20000120
 8000a54:	2000012f 	.word	0x2000012f

08000a58 <BrainX_USBCDC_RX_ReceiveVerifiedData>:

void BrainX_USBCDC_RX_ReceiveVerifiedData(){
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
	if(BrainX_USBCDC_RX_VerifyDataPacket() == 1){
 8000a5c:	f7ff ffd2 	bl	8000a04 <BrainX_USBCDC_RX_VerifyDataPacket>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b01      	cmp	r3, #1
 8000a64:	d10a      	bne.n	8000a7c <BrainX_USBCDC_RX_ReceiveVerifiedData+0x24>
		usbcdcRxOkFlag = 1;
 8000a66:	4b06      	ldr	r3, [pc, #24]	@ (8000a80 <BrainX_USBCDC_RX_ReceiveVerifiedData+0x28>)
 8000a68:	2201      	movs	r2, #1
 8000a6a:	701a      	strb	r2, [r3, #0]
		dataContent = usbcdcRxBuffer[2];
 8000a6c:	4b05      	ldr	r3, [pc, #20]	@ (8000a84 <BrainX_USBCDC_RX_ReceiveVerifiedData+0x2c>)
 8000a6e:	789a      	ldrb	r2, [r3, #2]
 8000a70:	4b05      	ldr	r3, [pc, #20]	@ (8000a88 <BrainX_USBCDC_RX_ReceiveVerifiedData+0x30>)
 8000a72:	701a      	strb	r2, [r3, #0]
		data = usbcdcRxBuffer[3];
 8000a74:	4b03      	ldr	r3, [pc, #12]	@ (8000a84 <BrainX_USBCDC_RX_ReceiveVerifiedData+0x2c>)
 8000a76:	78da      	ldrb	r2, [r3, #3]
 8000a78:	4b04      	ldr	r3, [pc, #16]	@ (8000a8c <BrainX_USBCDC_RX_ReceiveVerifiedData+0x34>)
 8000a7a:	701a      	strb	r2, [r3, #0]

	}
}
 8000a7c:	bf00      	nop
 8000a7e:	bd80      	pop	{r7, pc}
 8000a80:	2000012c 	.word	0x2000012c
 8000a84:	20000120 	.word	0x20000120
 8000a88:	2000012d 	.word	0x2000012d
 8000a8c:	2000012e 	.word	0x2000012e

08000a90 <BrainX_USBCDC_RX_ReceiveData>:

void BrainX_USBCDC_RX_ReceiveData(){
 8000a90:	b580      	push	{r7, lr}
 8000a92:	af00      	add	r7, sp, #0
	BrainX_USBCDC_RX_ScanningHeader(); //Waiting for Protocol Header (0x55)
 8000a94:	f7ff feee 	bl	8000874 <BrainX_USBCDC_RX_ScanningHeader>
	BrainX_USBCDC_RX_CheckDevice(); //If header found, check next byte (device ID byte)
 8000a98:	f7ff fefa 	bl	8000890 <BrainX_USBCDC_RX_CheckDevice>
	BrainX_USBCDC_RX_CheckDataContent(); //If device ID is existent, verify if data content is existent
 8000a9c:	f7ff ff50 	bl	8000940 <BrainX_USBCDC_RX_CheckDataContent>
	BrainX_USBCDC_RX_VerifyDataPacket(); //Detect data errors
 8000aa0:	f7ff ffb0 	bl	8000a04 <BrainX_USBCDC_RX_VerifyDataPacket>
	BrainX_USBCDC_RX_ReceiveVerifiedData();  //Process legitimate data
 8000aa4:	f7ff ffd8 	bl	8000a58 <BrainX_USBCDC_RX_ReceiveVerifiedData>
	BrainX_USBCDC_RX_StateMachine(0); //Reset State Machine to State 0
 8000aa8:	2000      	movs	r0, #0
 8000aaa:	f7ff fed3 	bl	8000854 <BrainX_USBCDC_RX_StateMachine>
}
 8000aae:	bf00      	nop
 8000ab0:	bd80      	pop	{r7, pc}
	...

08000ab4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b082      	sub	sp, #8
 8000ab8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000aba:	2300      	movs	r3, #0
 8000abc:	607b      	str	r3, [r7, #4]
 8000abe:	4b10      	ldr	r3, [pc, #64]	@ (8000b00 <MX_DMA_Init+0x4c>)
 8000ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ac2:	4a0f      	ldr	r2, [pc, #60]	@ (8000b00 <MX_DMA_Init+0x4c>)
 8000ac4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000ac8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aca:	4b0d      	ldr	r3, [pc, #52]	@ (8000b00 <MX_DMA_Init+0x4c>)
 8000acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ace:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ad2:	607b      	str	r3, [r7, #4]
 8000ad4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	2100      	movs	r1, #0
 8000ada:	200d      	movs	r0, #13
 8000adc:	f001 fa71 	bl	8001fc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000ae0:	200d      	movs	r0, #13
 8000ae2:	f001 fa8a 	bl	8001ffa <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	2100      	movs	r1, #0
 8000aea:	2010      	movs	r0, #16
 8000aec:	f001 fa69 	bl	8001fc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000af0:	2010      	movs	r0, #16
 8000af2:	f001 fa82 	bl	8001ffa <HAL_NVIC_EnableIRQ>

}
 8000af6:	bf00      	nop
 8000af8:	3708      	adds	r7, #8
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	40023800 	.word	0x40023800

08000b04 <EE_Init>:
  * @param  None.
  * @retval - Flash error code: on write Flash error
  *         - FLASH_COMPLETE: on success
  */
uint16_t EE_Init(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b08a      	sub	sp, #40	@ 0x28
 8000b08:	af00      	add	r7, sp, #0
  uint16_t PageStatus0 = 6, PageStatus1 = 6;
 8000b0a:	2306      	movs	r3, #6
 8000b0c:	847b      	strh	r3, [r7, #34]	@ 0x22
 8000b0e:	2306      	movs	r3, #6
 8000b10:	843b      	strh	r3, [r7, #32]
  uint16_t VarIdx = 0;
 8000b12:	2300      	movs	r3, #0
 8000b14:	84fb      	strh	r3, [r7, #38]	@ 0x26
  uint16_t EepromStatus = 0, ReadStatus = 0;
 8000b16:	2300      	movs	r3, #0
 8000b18:	83fb      	strh	r3, [r7, #30]
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	83bb      	strh	r3, [r7, #28]
  int16_t x = -1;
 8000b1e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b22:	84bb      	strh	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef  FlashStatus;
  uint32_t SectorError = 0;
 8000b24:	2300      	movs	r3, #0
 8000b26:	617b      	str	r3, [r7, #20]
  FLASH_EraseInitTypeDef pEraseInit;


  /* Get Page0 status */
  PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8000b28:	4ba1      	ldr	r3, [pc, #644]	@ (8000db0 <EE_Init+0x2ac>)
 8000b2a:	881b      	ldrh	r3, [r3, #0]
 8000b2c:	847b      	strh	r3, [r7, #34]	@ 0x22
  /* Get Page1 status */
  PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8000b2e:	4ba1      	ldr	r3, [pc, #644]	@ (8000db4 <EE_Init+0x2b0>)
 8000b30:	881b      	ldrh	r3, [r3, #0]
 8000b32:	843b      	strh	r3, [r7, #32]

  pEraseInit.TypeErase = TYPEERASE_SECTORS;
 8000b34:	2300      	movs	r3, #0
 8000b36:	603b      	str	r3, [r7, #0]
  pEraseInit.Sector = PAGE0_ID;
 8000b38:	230a      	movs	r3, #10
 8000b3a:	60bb      	str	r3, [r7, #8]
  pEraseInit.NbSectors = 1;
 8000b3c:	2301      	movs	r3, #1
 8000b3e:	60fb      	str	r3, [r7, #12]
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8000b40:	2302      	movs	r3, #2
 8000b42:	613b      	str	r3, [r7, #16]

  /* Check for invalid header states and repair if necessary */
  switch (PageStatus0)
 8000b44:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000b46:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b4a:	4293      	cmp	r3, r2
 8000b4c:	d00b      	beq.n	8000b66 <EE_Init+0x62>
 8000b4e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000b52:	f280 8196 	bge.w	8000e82 <EE_Init+0x37e>
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	f000 80f8 	beq.w	8000d4c <EE_Init+0x248>
 8000b5c:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 8000b60:	4293      	cmp	r3, r2
 8000b62:	d050      	beq.n	8000c06 <EE_Init+0x102>
 8000b64:	e18d      	b.n	8000e82 <EE_Init+0x37e>
  {
    case ERASED:
      if (PageStatus1 == VALID_PAGE) /* Page0 erased, Page1 valid */
 8000b66:	8c3b      	ldrh	r3, [r7, #32]
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d116      	bne.n	8000b9a <EE_Init+0x96>
      {
          /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8000b6c:	4890      	ldr	r0, [pc, #576]	@ (8000db0 <EE_Init+0x2ac>)
 8000b6e:	f000 f9a9 	bl	8000ec4 <EE_VerifyPageFullyErased>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	f040 818e 	bne.w	8000e96 <EE_Init+0x392>
        {
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8000b7a:	f107 0214 	add.w	r2, r7, #20
 8000b7e:	463b      	mov	r3, r7
 8000b80:	4611      	mov	r1, r2
 8000b82:	4618      	mov	r0, r3
 8000b84:	f002 f80c 	bl	8002ba0 <HAL_FLASHEx_Erase>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8000b8c:	7efb      	ldrb	r3, [r7, #27]
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	f000 8181 	beq.w	8000e96 <EE_Init+0x392>
          {
            return FlashStatus;
 8000b94:	7efb      	ldrb	r3, [r7, #27]
 8000b96:	b29b      	uxth	r3, r3
 8000b98:	e185      	b.n	8000ea6 <EE_Init+0x3a2>
          }
        }
      }
      else if (PageStatus1 == RECEIVE_DATA) /* Page0 erased, Page1 receive */
 8000b9a:	8c3b      	ldrh	r3, [r7, #32]
 8000b9c:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 8000ba0:	4293      	cmp	r3, r2
 8000ba2:	d125      	bne.n	8000bf0 <EE_Init+0xec>
      {
        /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8000ba4:	4882      	ldr	r0, [pc, #520]	@ (8000db0 <EE_Init+0x2ac>)
 8000ba6:	f000 f98d 	bl	8000ec4 <EE_VerifyPageFullyErased>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d10e      	bne.n	8000bce <EE_Init+0xca>
        {
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8000bb0:	f107 0214 	add.w	r2, r7, #20
 8000bb4:	463b      	mov	r3, r7
 8000bb6:	4611      	mov	r1, r2
 8000bb8:	4618      	mov	r0, r3
 8000bba:	f001 fff1 	bl	8002ba0 <HAL_FLASHEx_Erase>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8000bc2:	7efb      	ldrb	r3, [r7, #27]
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d002      	beq.n	8000bce <EE_Init+0xca>
          {
            return FlashStatus;
 8000bc8:	7efb      	ldrb	r3, [r7, #27]
 8000bca:	b29b      	uxth	r3, r3
 8000bcc:	e16b      	b.n	8000ea6 <EE_Init+0x3a2>
          }
        }
        /* Mark Page1 as valid */
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE1_BASE_ADDRESS, VALID_PAGE);
 8000bce:	f04f 0200 	mov.w	r2, #0
 8000bd2:	f04f 0300 	mov.w	r3, #0
 8000bd6:	4977      	ldr	r1, [pc, #476]	@ (8000db4 <EE_Init+0x2b0>)
 8000bd8:	2001      	movs	r0, #1
 8000bda:	f001 fe2b 	bl	8002834 <HAL_FLASH_Program>
 8000bde:	4603      	mov	r3, r0
 8000be0:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8000be2:	7efb      	ldrb	r3, [r7, #27]
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	f000 8156 	beq.w	8000e96 <EE_Init+0x392>
        {
          return FlashStatus;
 8000bea:	7efb      	ldrb	r3, [r7, #27]
 8000bec:	b29b      	uxth	r3, r3
 8000bee:	e15a      	b.n	8000ea6 <EE_Init+0x3a2>
        }
      }
      else /* First EEPROM access (Page0&1 are erased) or invalid state -> format EEPROM */
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 8000bf0:	f000 f9fc 	bl	8000fec <EE_Format>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8000bf8:	7efb      	ldrb	r3, [r7, #27]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	f000 814b 	beq.w	8000e96 <EE_Init+0x392>
        {
          return FlashStatus;
 8000c00:	7efb      	ldrb	r3, [r7, #27]
 8000c02:	b29b      	uxth	r3, r3
 8000c04:	e14f      	b.n	8000ea6 <EE_Init+0x3a2>
        }
      }
      break;

    case RECEIVE_DATA:
      if (PageStatus1 == VALID_PAGE) /* Page0 receive, Page1 valid */
 8000c06:	8c3b      	ldrh	r3, [r7, #32]
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d163      	bne.n	8000cd4 <EE_Init+0x1d0>
      {
        /* Transfer data from Page1 to Page0 */
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8000c10:	e030      	b.n	8000c74 <EE_Init+0x170>
        {
          if (( *(__IO uint16_t*)(PAGE0_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
 8000c12:	4b69      	ldr	r3, [pc, #420]	@ (8000db8 <EE_Init+0x2b4>)
 8000c14:	881b      	ldrh	r3, [r3, #0]
 8000c16:	b29a      	uxth	r2, r3
 8000c18:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000c1a:	4968      	ldr	r1, [pc, #416]	@ (8000dbc <EE_Init+0x2b8>)
 8000c1c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000c20:	429a      	cmp	r2, r3
 8000c22:	d101      	bne.n	8000c28 <EE_Init+0x124>
          {
            x = VarIdx;
 8000c24:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000c26:	84bb      	strh	r3, [r7, #36]	@ 0x24
          }
          if (VarIdx != x)
 8000c28:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000c2a:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8000c2e:	429a      	cmp	r2, r3
 8000c30:	d01d      	beq.n	8000c6e <EE_Init+0x16a>
          {
            /* Read the last variables' updates */
            ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 8000c32:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000c34:	4a61      	ldr	r2, [pc, #388]	@ (8000dbc <EE_Init+0x2b8>)
 8000c36:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c3a:	4961      	ldr	r1, [pc, #388]	@ (8000dc0 <EE_Init+0x2bc>)
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	f000 f96b 	bl	8000f18 <EE_ReadVariable>
 8000c42:	4603      	mov	r3, r0
 8000c44:	83bb      	strh	r3, [r7, #28]
            /* In case variable corresponding to the virtual address was found */
            if (ReadStatus != 0x1)
 8000c46:	8bbb      	ldrh	r3, [r7, #28]
 8000c48:	2b01      	cmp	r3, #1
 8000c4a:	d010      	beq.n	8000c6e <EE_Init+0x16a>
            {
              /* Transfer the variable to the Page0 */
              EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 8000c4c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000c4e:	4a5b      	ldr	r2, [pc, #364]	@ (8000dbc <EE_Init+0x2b8>)
 8000c50:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c54:	4a5a      	ldr	r2, [pc, #360]	@ (8000dc0 <EE_Init+0x2bc>)
 8000c56:	8812      	ldrh	r2, [r2, #0]
 8000c58:	4611      	mov	r1, r2
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	f000 fa5e 	bl	800111c <EE_VerifyPageFullWriteVariable>
 8000c60:	4603      	mov	r3, r0
 8000c62:	83fb      	strh	r3, [r7, #30]
              /* If program operation was failed, a Flash error code is returned */
              if (EepromStatus != HAL_OK)
 8000c64:	8bfb      	ldrh	r3, [r7, #30]
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d001      	beq.n	8000c6e <EE_Init+0x16a>
              {
                return EepromStatus;
 8000c6a:	8bfb      	ldrh	r3, [r7, #30]
 8000c6c:	e11b      	b.n	8000ea6 <EE_Init+0x3a2>
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8000c6e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000c70:	3301      	adds	r3, #1
 8000c72:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8000c74:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d0cb      	beq.n	8000c12 <EE_Init+0x10e>
              }
            }
          }
        }
        /* Mark Page0 as valid */
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
 8000c7a:	f04f 0200 	mov.w	r2, #0
 8000c7e:	f04f 0300 	mov.w	r3, #0
 8000c82:	494b      	ldr	r1, [pc, #300]	@ (8000db0 <EE_Init+0x2ac>)
 8000c84:	2001      	movs	r0, #1
 8000c86:	f001 fdd5 	bl	8002834 <HAL_FLASH_Program>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8000c8e:	7efb      	ldrb	r3, [r7, #27]
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d002      	beq.n	8000c9a <EE_Init+0x196>
        {
          return FlashStatus;
 8000c94:	7efb      	ldrb	r3, [r7, #27]
 8000c96:	b29b      	uxth	r3, r3
 8000c98:	e105      	b.n	8000ea6 <EE_Init+0x3a2>
        }
        pEraseInit.Sector = PAGE1_ID;
 8000c9a:	230b      	movs	r3, #11
 8000c9c:	60bb      	str	r3, [r7, #8]
        pEraseInit.NbSectors = 1;
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	60fb      	str	r3, [r7, #12]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8000ca2:	2302      	movs	r3, #2
 8000ca4:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8000ca6:	4843      	ldr	r0, [pc, #268]	@ (8000db4 <EE_Init+0x2b0>)
 8000ca8:	f000 f90c 	bl	8000ec4 <EE_VerifyPageFullyErased>
 8000cac:	4603      	mov	r3, r0
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	f040 80f3 	bne.w	8000e9a <EE_Init+0x396>
        {
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8000cb4:	f107 0214 	add.w	r2, r7, #20
 8000cb8:	463b      	mov	r3, r7
 8000cba:	4611      	mov	r1, r2
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f001 ff6f 	bl	8002ba0 <HAL_FLASHEx_Erase>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8000cc6:	7efb      	ldrb	r3, [r7, #27]
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	f000 80e6 	beq.w	8000e9a <EE_Init+0x396>
          {
            return FlashStatus;
 8000cce:	7efb      	ldrb	r3, [r7, #27]
 8000cd0:	b29b      	uxth	r3, r3
 8000cd2:	e0e8      	b.n	8000ea6 <EE_Init+0x3a2>
          }
        }
      }
      else if (PageStatus1 == ERASED) /* Page0 receive, Page1 erased */
 8000cd4:	8c3b      	ldrh	r3, [r7, #32]
 8000cd6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000cda:	4293      	cmp	r3, r2
 8000cdc:	d12b      	bne.n	8000d36 <EE_Init+0x232>
      {
        pEraseInit.Sector = PAGE1_ID;
 8000cde:	230b      	movs	r3, #11
 8000ce0:	60bb      	str	r3, [r7, #8]
        pEraseInit.NbSectors = 1;
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	60fb      	str	r3, [r7, #12]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8000ce6:	2302      	movs	r3, #2
 8000ce8:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8000cea:	4832      	ldr	r0, [pc, #200]	@ (8000db4 <EE_Init+0x2b0>)
 8000cec:	f000 f8ea 	bl	8000ec4 <EE_VerifyPageFullyErased>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d10e      	bne.n	8000d14 <EE_Init+0x210>
        {
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8000cf6:	f107 0214 	add.w	r2, r7, #20
 8000cfa:	463b      	mov	r3, r7
 8000cfc:	4611      	mov	r1, r2
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f001 ff4e 	bl	8002ba0 <HAL_FLASHEx_Erase>
 8000d04:	4603      	mov	r3, r0
 8000d06:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8000d08:	7efb      	ldrb	r3, [r7, #27]
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d002      	beq.n	8000d14 <EE_Init+0x210>
          {
            return FlashStatus;
 8000d0e:	7efb      	ldrb	r3, [r7, #27]
 8000d10:	b29b      	uxth	r3, r3
 8000d12:	e0c8      	b.n	8000ea6 <EE_Init+0x3a2>
          }
        }
        /* Mark Page0 as valid */
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
 8000d14:	f04f 0200 	mov.w	r2, #0
 8000d18:	f04f 0300 	mov.w	r3, #0
 8000d1c:	4924      	ldr	r1, [pc, #144]	@ (8000db0 <EE_Init+0x2ac>)
 8000d1e:	2001      	movs	r0, #1
 8000d20:	f001 fd88 	bl	8002834 <HAL_FLASH_Program>
 8000d24:	4603      	mov	r3, r0
 8000d26:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8000d28:	7efb      	ldrb	r3, [r7, #27]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	f000 80b5 	beq.w	8000e9a <EE_Init+0x396>
        {
          return FlashStatus;
 8000d30:	7efb      	ldrb	r3, [r7, #27]
 8000d32:	b29b      	uxth	r3, r3
 8000d34:	e0b7      	b.n	8000ea6 <EE_Init+0x3a2>
        }
      }
      else /* Invalid state -> format eeprom */
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 8000d36:	f000 f959 	bl	8000fec <EE_Format>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8000d3e:	7efb      	ldrb	r3, [r7, #27]
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	f000 80aa 	beq.w	8000e9a <EE_Init+0x396>
        {
          return FlashStatus;
 8000d46:	7efb      	ldrb	r3, [r7, #27]
 8000d48:	b29b      	uxth	r3, r3
 8000d4a:	e0ac      	b.n	8000ea6 <EE_Init+0x3a2>
        }
      }
      break;

    case VALID_PAGE:
      if (PageStatus1 == VALID_PAGE) /* Invalid state -> format eeprom */
 8000d4c:	8c3b      	ldrh	r3, [r7, #32]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d10a      	bne.n	8000d68 <EE_Init+0x264>
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 8000d52:	f000 f94b 	bl	8000fec <EE_Format>
 8000d56:	4603      	mov	r3, r0
 8000d58:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8000d5a:	7efb      	ldrb	r3, [r7, #27]
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	f000 809e 	beq.w	8000e9e <EE_Init+0x39a>
        {
          return FlashStatus;
 8000d62:	7efb      	ldrb	r3, [r7, #27]
 8000d64:	b29b      	uxth	r3, r3
 8000d66:	e09e      	b.n	8000ea6 <EE_Init+0x3a2>
        }
      }
      else if (PageStatus1 == ERASED) /* Page0 valid, Page1 erased */
 8000d68:	8c3b      	ldrh	r3, [r7, #32]
 8000d6a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000d6e:	4293      	cmp	r3, r2
 8000d70:	d11b      	bne.n	8000daa <EE_Init+0x2a6>
      {
        pEraseInit.Sector = PAGE1_ID;
 8000d72:	230b      	movs	r3, #11
 8000d74:	60bb      	str	r3, [r7, #8]
        pEraseInit.NbSectors = 1;
 8000d76:	2301      	movs	r3, #1
 8000d78:	60fb      	str	r3, [r7, #12]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8000d7a:	2302      	movs	r3, #2
 8000d7c:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8000d7e:	480d      	ldr	r0, [pc, #52]	@ (8000db4 <EE_Init+0x2b0>)
 8000d80:	f000 f8a0 	bl	8000ec4 <EE_VerifyPageFullyErased>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	f040 8089 	bne.w	8000e9e <EE_Init+0x39a>
        {
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8000d8c:	f107 0214 	add.w	r2, r7, #20
 8000d90:	463b      	mov	r3, r7
 8000d92:	4611      	mov	r1, r2
 8000d94:	4618      	mov	r0, r3
 8000d96:	f001 ff03 	bl	8002ba0 <HAL_FLASHEx_Erase>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8000d9e:	7efb      	ldrb	r3, [r7, #27]
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d07c      	beq.n	8000e9e <EE_Init+0x39a>
          {
            return FlashStatus;
 8000da4:	7efb      	ldrb	r3, [r7, #27]
 8000da6:	b29b      	uxth	r3, r3
 8000da8:	e07d      	b.n	8000ea6 <EE_Init+0x3a2>
        }
      }
      else /* Page0 valid, Page1 receive */
      {
        /* Transfer data from Page0 to Page1 */
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8000daa:	2300      	movs	r3, #0
 8000dac:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8000dae:	e03a      	b.n	8000e26 <EE_Init+0x322>
 8000db0:	080c0000 	.word	0x080c0000
 8000db4:	080e0000 	.word	0x080e0000
 8000db8:	080c0006 	.word	0x080c0006
 8000dbc:	20000004 	.word	0x20000004
 8000dc0:	20000130 	.word	0x20000130
        {
          if ((*(__IO uint16_t*)(PAGE1_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
 8000dc4:	4b3a      	ldr	r3, [pc, #232]	@ (8000eb0 <EE_Init+0x3ac>)
 8000dc6:	881b      	ldrh	r3, [r3, #0]
 8000dc8:	b29a      	uxth	r2, r3
 8000dca:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000dcc:	4939      	ldr	r1, [pc, #228]	@ (8000eb4 <EE_Init+0x3b0>)
 8000dce:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000dd2:	429a      	cmp	r2, r3
 8000dd4:	d101      	bne.n	8000dda <EE_Init+0x2d6>
          {
            x = VarIdx;
 8000dd6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000dd8:	84bb      	strh	r3, [r7, #36]	@ 0x24
          }
          if (VarIdx != x)
 8000dda:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000ddc:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8000de0:	429a      	cmp	r2, r3
 8000de2:	d01d      	beq.n	8000e20 <EE_Init+0x31c>
          {
            /* Read the last variables' updates */
            ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 8000de4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000de6:	4a33      	ldr	r2, [pc, #204]	@ (8000eb4 <EE_Init+0x3b0>)
 8000de8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000dec:	4932      	ldr	r1, [pc, #200]	@ (8000eb8 <EE_Init+0x3b4>)
 8000dee:	4618      	mov	r0, r3
 8000df0:	f000 f892 	bl	8000f18 <EE_ReadVariable>
 8000df4:	4603      	mov	r3, r0
 8000df6:	83bb      	strh	r3, [r7, #28]
            /* In case variable corresponding to the virtual address was found */
            if (ReadStatus != 0x1)
 8000df8:	8bbb      	ldrh	r3, [r7, #28]
 8000dfa:	2b01      	cmp	r3, #1
 8000dfc:	d010      	beq.n	8000e20 <EE_Init+0x31c>
            {
              /* Transfer the variable to the Page1 */
              EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 8000dfe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000e00:	4a2c      	ldr	r2, [pc, #176]	@ (8000eb4 <EE_Init+0x3b0>)
 8000e02:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e06:	4a2c      	ldr	r2, [pc, #176]	@ (8000eb8 <EE_Init+0x3b4>)
 8000e08:	8812      	ldrh	r2, [r2, #0]
 8000e0a:	4611      	mov	r1, r2
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f000 f985 	bl	800111c <EE_VerifyPageFullWriteVariable>
 8000e12:	4603      	mov	r3, r0
 8000e14:	83fb      	strh	r3, [r7, #30]
              /* If program operation was failed, a Flash error code is returned */
              if (EepromStatus != HAL_OK)
 8000e16:	8bfb      	ldrh	r3, [r7, #30]
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d001      	beq.n	8000e20 <EE_Init+0x31c>
              {
                return EepromStatus;
 8000e1c:	8bfb      	ldrh	r3, [r7, #30]
 8000e1e:	e042      	b.n	8000ea6 <EE_Init+0x3a2>
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8000e20:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000e22:	3301      	adds	r3, #1
 8000e24:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8000e26:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d0cb      	beq.n	8000dc4 <EE_Init+0x2c0>
              }
            }
          }
        }
        /* Mark Page1 as valid */
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE1_BASE_ADDRESS, VALID_PAGE);
 8000e2c:	f04f 0200 	mov.w	r2, #0
 8000e30:	f04f 0300 	mov.w	r3, #0
 8000e34:	4921      	ldr	r1, [pc, #132]	@ (8000ebc <EE_Init+0x3b8>)
 8000e36:	2001      	movs	r0, #1
 8000e38:	f001 fcfc 	bl	8002834 <HAL_FLASH_Program>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8000e40:	7efb      	ldrb	r3, [r7, #27]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d002      	beq.n	8000e4c <EE_Init+0x348>
        {
          return FlashStatus;
 8000e46:	7efb      	ldrb	r3, [r7, #27]
 8000e48:	b29b      	uxth	r3, r3
 8000e4a:	e02c      	b.n	8000ea6 <EE_Init+0x3a2>
        }
        pEraseInit.Sector = PAGE0_ID;
 8000e4c:	230a      	movs	r3, #10
 8000e4e:	60bb      	str	r3, [r7, #8]
        pEraseInit.NbSectors = 1;
 8000e50:	2301      	movs	r3, #1
 8000e52:	60fb      	str	r3, [r7, #12]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8000e54:	2302      	movs	r3, #2
 8000e56:	613b      	str	r3, [r7, #16]
        /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8000e58:	4819      	ldr	r0, [pc, #100]	@ (8000ec0 <EE_Init+0x3bc>)
 8000e5a:	f000 f833 	bl	8000ec4 <EE_VerifyPageFullyErased>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d11c      	bne.n	8000e9e <EE_Init+0x39a>
        {
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8000e64:	f107 0214 	add.w	r2, r7, #20
 8000e68:	463b      	mov	r3, r7
 8000e6a:	4611      	mov	r1, r2
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f001 fe97 	bl	8002ba0 <HAL_FLASHEx_Erase>
 8000e72:	4603      	mov	r3, r0
 8000e74:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8000e76:	7efb      	ldrb	r3, [r7, #27]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d010      	beq.n	8000e9e <EE_Init+0x39a>
          {
            return FlashStatus;
 8000e7c:	7efb      	ldrb	r3, [r7, #27]
 8000e7e:	b29b      	uxth	r3, r3
 8000e80:	e011      	b.n	8000ea6 <EE_Init+0x3a2>
      }
      break;

    default:  /* Any other state -> format eeprom */
      /* Erase both Page0 and Page1 and set Page0 as valid page */
      FlashStatus = EE_Format();
 8000e82:	f000 f8b3 	bl	8000fec <EE_Format>
 8000e86:	4603      	mov	r3, r0
 8000e88:	76fb      	strb	r3, [r7, #27]
      /* If erase/program operation was failed, a Flash error code is returned */
      if (FlashStatus != HAL_OK)
 8000e8a:	7efb      	ldrb	r3, [r7, #27]
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d008      	beq.n	8000ea2 <EE_Init+0x39e>
      {
        return FlashStatus;
 8000e90:	7efb      	ldrb	r3, [r7, #27]
 8000e92:	b29b      	uxth	r3, r3
 8000e94:	e007      	b.n	8000ea6 <EE_Init+0x3a2>
      break;
 8000e96:	bf00      	nop
 8000e98:	e004      	b.n	8000ea4 <EE_Init+0x3a0>
      break;
 8000e9a:	bf00      	nop
 8000e9c:	e002      	b.n	8000ea4 <EE_Init+0x3a0>
      break;
 8000e9e:	bf00      	nop
 8000ea0:	e000      	b.n	8000ea4 <EE_Init+0x3a0>
      }
      break;
 8000ea2:	bf00      	nop
  }

  return HAL_OK;
 8000ea4:	2300      	movs	r3, #0
}
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	3728      	adds	r7, #40	@ 0x28
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	080e0006 	.word	0x080e0006
 8000eb4:	20000004 	.word	0x20000004
 8000eb8:	20000130 	.word	0x20000130
 8000ebc:	080e0000 	.word	0x080e0000
 8000ec0:	080c0000 	.word	0x080c0000

08000ec4 <EE_VerifyPageFullyErased>:
  * @retval page fully erased status:
  *           - 0: if Page not erased
  *           - 1: if Page erased
  */
uint16_t EE_VerifyPageFullyErased(uint32_t Address)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b087      	sub	sp, #28
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  uint32_t ReadStatus = 1;
 8000ecc:	2301      	movs	r3, #1
 8000ece:	617b      	str	r3, [r7, #20]
  uint32_t BeginAddress = Address;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	613b      	str	r3, [r7, #16]
  uint16_t AddressValue = 0x5555;
 8000ed4:	f245 5355 	movw	r3, #21845	@ 0x5555
 8000ed8:	81fb      	strh	r3, [r7, #14]

  /* Check each active page address starting from end */
  while (Address <= (BeginAddress + PAGE_SIZE - 1))
 8000eda:	e00d      	b.n	8000ef8 <EE_VerifyPageFullyErased+0x34>
  {
    /* Get the current location content to be compared with virtual address */
    AddressValue = (*(__IO uint16_t*)Address);
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	881b      	ldrh	r3, [r3, #0]
 8000ee0:	81fb      	strh	r3, [r7, #14]

    /* Compare the read address with the virtual address */
    if (AddressValue != ERASED)
 8000ee2:	89fb      	ldrh	r3, [r7, #14]
 8000ee4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ee8:	4293      	cmp	r3, r2
 8000eea:	d002      	beq.n	8000ef2 <EE_VerifyPageFullyErased+0x2e>
    {

      /* In case variable value is read, reset ReadStatus flag */
      ReadStatus = 0;
 8000eec:	2300      	movs	r3, #0
 8000eee:	617b      	str	r3, [r7, #20]

      break;
 8000ef0:	e00a      	b.n	8000f08 <EE_VerifyPageFullyErased+0x44>
    }
    /* Next address location */
    Address = Address + 4;
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	3304      	adds	r3, #4
 8000ef6:	607b      	str	r3, [r7, #4]
  while (Address <= (BeginAddress + PAGE_SIZE - 1))
 8000ef8:	693b      	ldr	r3, [r7, #16]
 8000efa:	f503 33ff 	add.w	r3, r3, #130560	@ 0x1fe00
 8000efe:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8000f02:	687a      	ldr	r2, [r7, #4]
 8000f04:	429a      	cmp	r2, r3
 8000f06:	d9e9      	bls.n	8000edc <EE_VerifyPageFullyErased+0x18>
  }

  /* Return ReadStatus value: (0: Page not erased, 1: Sector erased) */
  return ReadStatus;
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	b29b      	uxth	r3, r3
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	371c      	adds	r7, #28
 8000f10:	46bd      	mov	sp, r7
 8000f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f16:	4770      	bx	lr

08000f18 <EE_ReadVariable>:
  *           - 0: if variable was found
  *           - 1: if the variable was not found
  *           - NO_VALID_PAGE: if no valid page was found.
  */
uint16_t EE_ReadVariable(uint16_t VirtAddress, uint16_t* Data)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b086      	sub	sp, #24
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	4603      	mov	r3, r0
 8000f20:	6039      	str	r1, [r7, #0]
 8000f22:	80fb      	strh	r3, [r7, #6]
  uint16_t ValidPage = PAGE0;
 8000f24:	2300      	movs	r3, #0
 8000f26:	81fb      	strh	r3, [r7, #14]
  uint16_t AddressValue = 0x5555, ReadStatus = 1;
 8000f28:	f245 5355 	movw	r3, #21845	@ 0x5555
 8000f2c:	81bb      	strh	r3, [r7, #12]
 8000f2e:	2301      	movs	r3, #1
 8000f30:	82fb      	strh	r3, [r7, #22]
  uint32_t Address = EEPROM_START_ADDRESS, PageStartAddress = EEPROM_START_ADDRESS;
 8000f32:	4b1b      	ldr	r3, [pc, #108]	@ (8000fa0 <EE_ReadVariable+0x88>)
 8000f34:	613b      	str	r3, [r7, #16]
 8000f36:	4b1a      	ldr	r3, [pc, #104]	@ (8000fa0 <EE_ReadVariable+0x88>)
 8000f38:	60bb      	str	r3, [r7, #8]

  /* Get active Page for read operation */
  ValidPage = EE_FindValidPage(READ_FROM_VALID_PAGE);
 8000f3a:	2000      	movs	r0, #0
 8000f3c:	f000 f8a8 	bl	8001090 <EE_FindValidPage>
 8000f40:	4603      	mov	r3, r0
 8000f42:	81fb      	strh	r3, [r7, #14]

  /* Check if there is no valid page */
  if (ValidPage == NO_VALID_PAGE)
 8000f44:	89fb      	ldrh	r3, [r7, #14]
 8000f46:	2bab      	cmp	r3, #171	@ 0xab
 8000f48:	d101      	bne.n	8000f4e <EE_ReadVariable+0x36>
  {
    return  NO_VALID_PAGE;
 8000f4a:	23ab      	movs	r3, #171	@ 0xab
 8000f4c:	e024      	b.n	8000f98 <EE_ReadVariable+0x80>
  }

  /* Get the valid Page start Address */
  PageStartAddress = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE));
 8000f4e:	89fb      	ldrh	r3, [r7, #14]
 8000f50:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8000f54:	045b      	lsls	r3, r3, #17
 8000f56:	60bb      	str	r3, [r7, #8]

  /* Get the valid Page end Address */
  Address = (uint32_t)((EEPROM_START_ADDRESS - 2) + (uint32_t)((1 + ValidPage) * PAGE_SIZE));
 8000f58:	89fb      	ldrh	r3, [r7, #14]
 8000f5a:	3301      	adds	r3, #1
 8000f5c:	045a      	lsls	r2, r3, #17
 8000f5e:	4b11      	ldr	r3, [pc, #68]	@ (8000fa4 <EE_ReadVariable+0x8c>)
 8000f60:	4413      	add	r3, r2
 8000f62:	613b      	str	r3, [r7, #16]

  /* Check each active page address starting from end */
  while (Address > (PageStartAddress + 2))
 8000f64:	e012      	b.n	8000f8c <EE_ReadVariable+0x74>
  {
    /* Get the current location content to be compared with virtual address */
    AddressValue = (*(__IO uint16_t*)Address);
 8000f66:	693b      	ldr	r3, [r7, #16]
 8000f68:	881b      	ldrh	r3, [r3, #0]
 8000f6a:	81bb      	strh	r3, [r7, #12]

    /* Compare the read address with the virtual address */
    if (AddressValue == VirtAddress)
 8000f6c:	89ba      	ldrh	r2, [r7, #12]
 8000f6e:	88fb      	ldrh	r3, [r7, #6]
 8000f70:	429a      	cmp	r2, r3
 8000f72:	d108      	bne.n	8000f86 <EE_ReadVariable+0x6e>
    {
      /* Get content of Address-2 which is variable value */
      *Data = (*(__IO uint16_t*)(Address - 2));
 8000f74:	693b      	ldr	r3, [r7, #16]
 8000f76:	3b02      	subs	r3, #2
 8000f78:	881b      	ldrh	r3, [r3, #0]
 8000f7a:	b29a      	uxth	r2, r3
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	801a      	strh	r2, [r3, #0]

      /* In case variable value is read, reset ReadStatus flag */
      ReadStatus = 0;
 8000f80:	2300      	movs	r3, #0
 8000f82:	82fb      	strh	r3, [r7, #22]

      break;
 8000f84:	e007      	b.n	8000f96 <EE_ReadVariable+0x7e>
    }
    else
    {
      /* Next address location */
      Address = Address - 4;
 8000f86:	693b      	ldr	r3, [r7, #16]
 8000f88:	3b04      	subs	r3, #4
 8000f8a:	613b      	str	r3, [r7, #16]
  while (Address > (PageStartAddress + 2))
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	3302      	adds	r3, #2
 8000f90:	693a      	ldr	r2, [r7, #16]
 8000f92:	429a      	cmp	r2, r3
 8000f94:	d8e7      	bhi.n	8000f66 <EE_ReadVariable+0x4e>
    }
  }

  /* Return ReadStatus value: (0: variable exist, 1: variable doesn't exist) */
  return ReadStatus;
 8000f96:	8afb      	ldrh	r3, [r7, #22]
}
 8000f98:	4618      	mov	r0, r3
 8000f9a:	3718      	adds	r7, #24
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	080c0000 	.word	0x080c0000
 8000fa4:	080bfffe 	.word	0x080bfffe

08000fa8 <EE_WriteVariable>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
uint16_t EE_WriteVariable(uint16_t VirtAddress, uint16_t Data)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b084      	sub	sp, #16
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	4603      	mov	r3, r0
 8000fb0:	460a      	mov	r2, r1
 8000fb2:	80fb      	strh	r3, [r7, #6]
 8000fb4:	4613      	mov	r3, r2
 8000fb6:	80bb      	strh	r3, [r7, #4]
  uint16_t Status = 0;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	81fb      	strh	r3, [r7, #14]

  /* Write the variable virtual address and value in the EEPROM */
  Status = EE_VerifyPageFullWriteVariable(VirtAddress, Data);
 8000fbc:	88ba      	ldrh	r2, [r7, #4]
 8000fbe:	88fb      	ldrh	r3, [r7, #6]
 8000fc0:	4611      	mov	r1, r2
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f000 f8aa 	bl	800111c <EE_VerifyPageFullWriteVariable>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	81fb      	strh	r3, [r7, #14]

  /* In case the EEPROM active page is full */
  if (Status == PAGE_FULL)
 8000fcc:	89fb      	ldrh	r3, [r7, #14]
 8000fce:	2b80      	cmp	r3, #128	@ 0x80
 8000fd0:	d107      	bne.n	8000fe2 <EE_WriteVariable+0x3a>
  {
    /* Perform Page transfer */
    Status = EE_PageTransfer(VirtAddress, Data);
 8000fd2:	88ba      	ldrh	r2, [r7, #4]
 8000fd4:	88fb      	ldrh	r3, [r7, #6]
 8000fd6:	4611      	mov	r1, r2
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f000 f901 	bl	80011e0 <EE_PageTransfer>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	81fb      	strh	r3, [r7, #14]
  }

  /* Return last operation status */
  return Status;
 8000fe2:	89fb      	ldrh	r3, [r7, #14]
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	3710      	adds	r7, #16
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}

08000fec <EE_Format>:
  * @param  None
  * @retval Status of the last operation (Flash write or erase) done during
  *         EEPROM formating
  */
static HAL_StatusTypeDef EE_Format(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b088      	sub	sp, #32
 8000ff0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	77fb      	strb	r3, [r7, #31]
  uint32_t SectorError = 0;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	61bb      	str	r3, [r7, #24]
  FLASH_EraseInitTypeDef pEraseInit;

  pEraseInit.TypeErase = FLASH_TYPEERASE_SECTORS;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	607b      	str	r3, [r7, #4]
  pEraseInit.Sector = PAGE0_ID;
 8000ffe:	230a      	movs	r3, #10
 8001000:	60fb      	str	r3, [r7, #12]
  pEraseInit.NbSectors = 1;
 8001002:	2301      	movs	r3, #1
 8001004:	613b      	str	r3, [r7, #16]
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8001006:	2302      	movs	r3, #2
 8001008:	617b      	str	r3, [r7, #20]
  /* Erase Page0 */
  if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 800100a:	481f      	ldr	r0, [pc, #124]	@ (8001088 <EE_Format+0x9c>)
 800100c:	f7ff ff5a 	bl	8000ec4 <EE_VerifyPageFullyErased>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d10d      	bne.n	8001032 <EE_Format+0x46>
  {
    FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8001016:	f107 0218 	add.w	r2, r7, #24
 800101a:	1d3b      	adds	r3, r7, #4
 800101c:	4611      	mov	r1, r2
 800101e:	4618      	mov	r0, r3
 8001020:	f001 fdbe 	bl	8002ba0 <HAL_FLASHEx_Erase>
 8001024:	4603      	mov	r3, r0
 8001026:	77fb      	strb	r3, [r7, #31]
    /* If erase operation was failed, a Flash error code is returned */
    if (FlashStatus != HAL_OK)
 8001028:	7ffb      	ldrb	r3, [r7, #31]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d001      	beq.n	8001032 <EE_Format+0x46>
    {
      return FlashStatus;
 800102e:	7ffb      	ldrb	r3, [r7, #31]
 8001030:	e025      	b.n	800107e <EE_Format+0x92>
    }
  }
  /* Set Page0 as valid page: Write VALID_PAGE at Page0 base address */
  FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
 8001032:	f04f 0200 	mov.w	r2, #0
 8001036:	f04f 0300 	mov.w	r3, #0
 800103a:	4913      	ldr	r1, [pc, #76]	@ (8001088 <EE_Format+0x9c>)
 800103c:	2001      	movs	r0, #1
 800103e:	f001 fbf9 	bl	8002834 <HAL_FLASH_Program>
 8001042:	4603      	mov	r3, r0
 8001044:	77fb      	strb	r3, [r7, #31]
  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 8001046:	7ffb      	ldrb	r3, [r7, #31]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d001      	beq.n	8001050 <EE_Format+0x64>
  {
    return FlashStatus;
 800104c:	7ffb      	ldrb	r3, [r7, #31]
 800104e:	e016      	b.n	800107e <EE_Format+0x92>
  }

  pEraseInit.Sector = PAGE1_ID;
 8001050:	230b      	movs	r3, #11
 8001052:	60fb      	str	r3, [r7, #12]
  /* Erase Page1 */
  if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8001054:	480d      	ldr	r0, [pc, #52]	@ (800108c <EE_Format+0xa0>)
 8001056:	f7ff ff35 	bl	8000ec4 <EE_VerifyPageFullyErased>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d10d      	bne.n	800107c <EE_Format+0x90>
  {
    FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8001060:	f107 0218 	add.w	r2, r7, #24
 8001064:	1d3b      	adds	r3, r7, #4
 8001066:	4611      	mov	r1, r2
 8001068:	4618      	mov	r0, r3
 800106a:	f001 fd99 	bl	8002ba0 <HAL_FLASHEx_Erase>
 800106e:	4603      	mov	r3, r0
 8001070:	77fb      	strb	r3, [r7, #31]
    /* If erase operation was failed, a Flash error code is returned */
    if (FlashStatus != HAL_OK)
 8001072:	7ffb      	ldrb	r3, [r7, #31]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d001      	beq.n	800107c <EE_Format+0x90>
    {
      return FlashStatus;
 8001078:	7ffb      	ldrb	r3, [r7, #31]
 800107a:	e000      	b.n	800107e <EE_Format+0x92>
    }
  }

  return HAL_OK;
 800107c:	2300      	movs	r3, #0
}
 800107e:	4618      	mov	r0, r3
 8001080:	3720      	adds	r7, #32
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	080c0000 	.word	0x080c0000
 800108c:	080e0000 	.word	0x080e0000

08001090 <EE_FindValidPage>:
  *     @arg WRITE_IN_VALID_PAGE: write operation from valid page
  * @retval Valid page number (PAGE or PAGE1) or NO_VALID_PAGE in case
  *   of no valid page was found
  */
static uint16_t EE_FindValidPage(uint8_t Operation)
{
 8001090:	b480      	push	{r7}
 8001092:	b085      	sub	sp, #20
 8001094:	af00      	add	r7, sp, #0
 8001096:	4603      	mov	r3, r0
 8001098:	71fb      	strb	r3, [r7, #7]
  uint16_t PageStatus0 = 6, PageStatus1 = 6;
 800109a:	2306      	movs	r3, #6
 800109c:	81fb      	strh	r3, [r7, #14]
 800109e:	2306      	movs	r3, #6
 80010a0:	81bb      	strh	r3, [r7, #12]

  /* Get Page0 actual status */
  PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 80010a2:	4b1c      	ldr	r3, [pc, #112]	@ (8001114 <EE_FindValidPage+0x84>)
 80010a4:	881b      	ldrh	r3, [r3, #0]
 80010a6:	81fb      	strh	r3, [r7, #14]

  /* Get Page1 actual status */
  PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 80010a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001118 <EE_FindValidPage+0x88>)
 80010aa:	881b      	ldrh	r3, [r3, #0]
 80010ac:	81bb      	strh	r3, [r7, #12]

  /* Write or read operation */
  switch (Operation)
 80010ae:	79fb      	ldrb	r3, [r7, #7]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d01b      	beq.n	80010ec <EE_FindValidPage+0x5c>
 80010b4:	2b01      	cmp	r3, #1
 80010b6:	d125      	bne.n	8001104 <EE_FindValidPage+0x74>
  {
    case WRITE_IN_VALID_PAGE:   /* ---- Write operation ---- */
      if (PageStatus1 == VALID_PAGE)
 80010b8:	89bb      	ldrh	r3, [r7, #12]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d108      	bne.n	80010d0 <EE_FindValidPage+0x40>
      {
        /* Page0 receiving data */
        if (PageStatus0 == RECEIVE_DATA)
 80010be:	89fb      	ldrh	r3, [r7, #14]
 80010c0:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 80010c4:	4293      	cmp	r3, r2
 80010c6:	d101      	bne.n	80010cc <EE_FindValidPage+0x3c>
        {
          return PAGE0;         /* Page0 valid */
 80010c8:	2300      	movs	r3, #0
 80010ca:	e01c      	b.n	8001106 <EE_FindValidPage+0x76>
        }
        else
        {
          return PAGE1;         /* Page1 valid */
 80010cc:	2301      	movs	r3, #1
 80010ce:	e01a      	b.n	8001106 <EE_FindValidPage+0x76>
        }
      }
      else if (PageStatus0 == VALID_PAGE)
 80010d0:	89fb      	ldrh	r3, [r7, #14]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d108      	bne.n	80010e8 <EE_FindValidPage+0x58>
      {
        /* Page1 receiving data */
        if (PageStatus1 == RECEIVE_DATA)
 80010d6:	89bb      	ldrh	r3, [r7, #12]
 80010d8:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 80010dc:	4293      	cmp	r3, r2
 80010de:	d101      	bne.n	80010e4 <EE_FindValidPage+0x54>
        {
          return PAGE1;         /* Page1 valid */
 80010e0:	2301      	movs	r3, #1
 80010e2:	e010      	b.n	8001106 <EE_FindValidPage+0x76>
        }
        else
        {
          return PAGE0;         /* Page0 valid */
 80010e4:	2300      	movs	r3, #0
 80010e6:	e00e      	b.n	8001106 <EE_FindValidPage+0x76>
        }
      }
      else
      {
        return NO_VALID_PAGE;   /* No valid Page */
 80010e8:	23ab      	movs	r3, #171	@ 0xab
 80010ea:	e00c      	b.n	8001106 <EE_FindValidPage+0x76>
      }

    case READ_FROM_VALID_PAGE:  /* ---- Read operation ---- */
      if (PageStatus0 == VALID_PAGE)
 80010ec:	89fb      	ldrh	r3, [r7, #14]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d101      	bne.n	80010f6 <EE_FindValidPage+0x66>
      {
        return PAGE0;           /* Page0 valid */
 80010f2:	2300      	movs	r3, #0
 80010f4:	e007      	b.n	8001106 <EE_FindValidPage+0x76>
      }
      else if (PageStatus1 == VALID_PAGE)
 80010f6:	89bb      	ldrh	r3, [r7, #12]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d101      	bne.n	8001100 <EE_FindValidPage+0x70>
      {
        return PAGE1;           /* Page1 valid */
 80010fc:	2301      	movs	r3, #1
 80010fe:	e002      	b.n	8001106 <EE_FindValidPage+0x76>
      }
      else
      {
        return NO_VALID_PAGE ;  /* No valid Page */
 8001100:	23ab      	movs	r3, #171	@ 0xab
 8001102:	e000      	b.n	8001106 <EE_FindValidPage+0x76>
      }

    default:
      return PAGE0;             /* Page0 valid */
 8001104:	2300      	movs	r3, #0
  }
}
 8001106:	4618      	mov	r0, r3
 8001108:	3714      	adds	r7, #20
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr
 8001112:	bf00      	nop
 8001114:	080c0000 	.word	0x080c0000
 8001118:	080e0000 	.word	0x080e0000

0800111c <EE_VerifyPageFullWriteVariable>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
static uint16_t EE_VerifyPageFullWriteVariable(uint16_t VirtAddress, uint16_t Data)
{
 800111c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001120:	b086      	sub	sp, #24
 8001122:	af00      	add	r7, sp, #0
 8001124:	4603      	mov	r3, r0
 8001126:	460a      	mov	r2, r1
 8001128:	80fb      	strh	r3, [r7, #6]
 800112a:	4613      	mov	r3, r2
 800112c:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 800112e:	2300      	movs	r3, #0
 8001130:	74fb      	strb	r3, [r7, #19]
  uint16_t ValidPage = PAGE0;
 8001132:	2300      	movs	r3, #0
 8001134:	823b      	strh	r3, [r7, #16]
  uint32_t Address = EEPROM_START_ADDRESS, PageEndAddress = EEPROM_START_ADDRESS+PAGE_SIZE;
 8001136:	4b27      	ldr	r3, [pc, #156]	@ (80011d4 <EE_VerifyPageFullWriteVariable+0xb8>)
 8001138:	617b      	str	r3, [r7, #20]
 800113a:	4b27      	ldr	r3, [pc, #156]	@ (80011d8 <EE_VerifyPageFullWriteVariable+0xbc>)
 800113c:	60fb      	str	r3, [r7, #12]

  /* Get valid Page for write operation */
  ValidPage = EE_FindValidPage(WRITE_IN_VALID_PAGE);
 800113e:	2001      	movs	r0, #1
 8001140:	f7ff ffa6 	bl	8001090 <EE_FindValidPage>
 8001144:	4603      	mov	r3, r0
 8001146:	823b      	strh	r3, [r7, #16]

  /* Check if there is no valid page */
  if (ValidPage == NO_VALID_PAGE)
 8001148:	8a3b      	ldrh	r3, [r7, #16]
 800114a:	2bab      	cmp	r3, #171	@ 0xab
 800114c:	d101      	bne.n	8001152 <EE_VerifyPageFullWriteVariable+0x36>
  {
    return  NO_VALID_PAGE;
 800114e:	23ab      	movs	r3, #171	@ 0xab
 8001150:	e03a      	b.n	80011c8 <EE_VerifyPageFullWriteVariable+0xac>
  }

  /* Get the valid Page start Address */
  Address = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE));
 8001152:	8a3b      	ldrh	r3, [r7, #16]
 8001154:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8001158:	045b      	lsls	r3, r3, #17
 800115a:	617b      	str	r3, [r7, #20]

  /* Get the valid Page end Address */
  PageEndAddress = (uint32_t)((EEPROM_START_ADDRESS - 1) + (uint32_t)((ValidPage + 1) * PAGE_SIZE));
 800115c:	8a3b      	ldrh	r3, [r7, #16]
 800115e:	3301      	adds	r3, #1
 8001160:	045a      	lsls	r2, r3, #17
 8001162:	4b1e      	ldr	r3, [pc, #120]	@ (80011dc <EE_VerifyPageFullWriteVariable+0xc0>)
 8001164:	4413      	add	r3, r2
 8001166:	60fb      	str	r3, [r7, #12]

  /* Check each active page address starting from begining */
  while (Address < PageEndAddress)
 8001168:	e029      	b.n	80011be <EE_VerifyPageFullWriteVariable+0xa2>
  {
    /* Verify if Address and Address+2 contents are 0xFFFFFFFF */
    if ((*(__IO uint32_t*)Address) == 0xFFFFFFFF)
 800116a:	697b      	ldr	r3, [r7, #20]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001172:	d121      	bne.n	80011b8 <EE_VerifyPageFullWriteVariable+0x9c>
    {
      /* Set variable data */
      FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, Address, Data);
 8001174:	88bb      	ldrh	r3, [r7, #4]
 8001176:	2200      	movs	r2, #0
 8001178:	461c      	mov	r4, r3
 800117a:	4615      	mov	r5, r2
 800117c:	4622      	mov	r2, r4
 800117e:	462b      	mov	r3, r5
 8001180:	6979      	ldr	r1, [r7, #20]
 8001182:	2001      	movs	r0, #1
 8001184:	f001 fb56 	bl	8002834 <HAL_FLASH_Program>
 8001188:	4603      	mov	r3, r0
 800118a:	74fb      	strb	r3, [r7, #19]
      /* If program operation was failed, a Flash error code is returned */
      if (FlashStatus != HAL_OK)
 800118c:	7cfb      	ldrb	r3, [r7, #19]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d002      	beq.n	8001198 <EE_VerifyPageFullWriteVariable+0x7c>
      {
        return FlashStatus;
 8001192:	7cfb      	ldrb	r3, [r7, #19]
 8001194:	b29b      	uxth	r3, r3
 8001196:	e017      	b.n	80011c8 <EE_VerifyPageFullWriteVariable+0xac>
      }
      /* Set variable virtual address */
      FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, Address + 2, VirtAddress);
 8001198:	697b      	ldr	r3, [r7, #20]
 800119a:	1c99      	adds	r1, r3, #2
 800119c:	88fb      	ldrh	r3, [r7, #6]
 800119e:	2200      	movs	r2, #0
 80011a0:	4698      	mov	r8, r3
 80011a2:	4691      	mov	r9, r2
 80011a4:	4642      	mov	r2, r8
 80011a6:	464b      	mov	r3, r9
 80011a8:	2001      	movs	r0, #1
 80011aa:	f001 fb43 	bl	8002834 <HAL_FLASH_Program>
 80011ae:	4603      	mov	r3, r0
 80011b0:	74fb      	strb	r3, [r7, #19]
      /* Return program operation status */
      return FlashStatus;
 80011b2:	7cfb      	ldrb	r3, [r7, #19]
 80011b4:	b29b      	uxth	r3, r3
 80011b6:	e007      	b.n	80011c8 <EE_VerifyPageFullWriteVariable+0xac>
    }
    else
    {
      /* Next address location */
      Address = Address + 4;
 80011b8:	697b      	ldr	r3, [r7, #20]
 80011ba:	3304      	adds	r3, #4
 80011bc:	617b      	str	r3, [r7, #20]
  while (Address < PageEndAddress)
 80011be:	697a      	ldr	r2, [r7, #20]
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	429a      	cmp	r2, r3
 80011c4:	d3d1      	bcc.n	800116a <EE_VerifyPageFullWriteVariable+0x4e>
    }
  }

  /* Return PAGE_FULL in case the valid page is full */
  return PAGE_FULL;
 80011c6:	2380      	movs	r3, #128	@ 0x80
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	3718      	adds	r7, #24
 80011cc:	46bd      	mov	sp, r7
 80011ce:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80011d2:	bf00      	nop
 80011d4:	080c0000 	.word	0x080c0000
 80011d8:	080e0000 	.word	0x080e0000
 80011dc:	080bffff 	.word	0x080bffff

080011e0 <EE_PageTransfer>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
static uint16_t EE_PageTransfer(uint16_t VirtAddress, uint16_t Data)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b08c      	sub	sp, #48	@ 0x30
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	4603      	mov	r3, r0
 80011e8:	460a      	mov	r2, r1
 80011ea:	80fb      	strh	r3, [r7, #6]
 80011ec:	4613      	mov	r3, r2
 80011ee:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 80011f0:	2300      	movs	r3, #0
 80011f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t NewPageAddress = EEPROM_START_ADDRESS;
 80011f6:	4b54      	ldr	r3, [pc, #336]	@ (8001348 <EE_PageTransfer+0x168>)
 80011f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t OldPageId=0;
 80011fa:	2300      	movs	r3, #0
 80011fc:	857b      	strh	r3, [r7, #42]	@ 0x2a
  uint16_t ValidPage = PAGE0, VarIdx = 0;
 80011fe:	2300      	movs	r3, #0
 8001200:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001202:	2300      	movs	r3, #0
 8001204:	853b      	strh	r3, [r7, #40]	@ 0x28
  uint16_t EepromStatus = 0, ReadStatus = 0;
 8001206:	2300      	movs	r3, #0
 8001208:	847b      	strh	r3, [r7, #34]	@ 0x22
 800120a:	2300      	movs	r3, #0
 800120c:	843b      	strh	r3, [r7, #32]
  uint32_t SectorError = 0;
 800120e:	2300      	movs	r3, #0
 8001210:	61fb      	str	r3, [r7, #28]
  FLASH_EraseInitTypeDef pEraseInit;

  /* Get active Page for read operation */
  ValidPage = EE_FindValidPage(READ_FROM_VALID_PAGE);
 8001212:	2000      	movs	r0, #0
 8001214:	f7ff ff3c 	bl	8001090 <EE_FindValidPage>
 8001218:	4603      	mov	r3, r0
 800121a:	84bb      	strh	r3, [r7, #36]	@ 0x24

  if (ValidPage == PAGE1)       /* Page1 valid */
 800121c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800121e:	2b01      	cmp	r3, #1
 8001220:	d104      	bne.n	800122c <EE_PageTransfer+0x4c>
  {
    /* New page address where variable will be moved to */
    NewPageAddress = PAGE0_BASE_ADDRESS;
 8001222:	4b49      	ldr	r3, [pc, #292]	@ (8001348 <EE_PageTransfer+0x168>)
 8001224:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Old page ID where variable will be taken from */
    OldPageId = PAGE1_ID;
 8001226:	230b      	movs	r3, #11
 8001228:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800122a:	e009      	b.n	8001240 <EE_PageTransfer+0x60>
  }
  else if (ValidPage == PAGE0)  /* Page0 valid */
 800122c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800122e:	2b00      	cmp	r3, #0
 8001230:	d104      	bne.n	800123c <EE_PageTransfer+0x5c>
  {
    /* New page address  where variable will be moved to */
    NewPageAddress = PAGE1_BASE_ADDRESS;
 8001232:	4b46      	ldr	r3, [pc, #280]	@ (800134c <EE_PageTransfer+0x16c>)
 8001234:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Old page ID where variable will be taken from */
    OldPageId = PAGE0_ID;
 8001236:	230a      	movs	r3, #10
 8001238:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800123a:	e001      	b.n	8001240 <EE_PageTransfer+0x60>
  }
  else
  {
    return NO_VALID_PAGE;       /* No valid Page */
 800123c:	23ab      	movs	r3, #171	@ 0xab
 800123e:	e07e      	b.n	800133e <EE_PageTransfer+0x15e>
  }

  /* Set the new Page status to RECEIVE_DATA status */
  FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, NewPageAddress, RECEIVE_DATA);
 8001240:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 8001244:	f04f 0300 	mov.w	r3, #0
 8001248:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800124a:	2001      	movs	r0, #1
 800124c:	f001 faf2 	bl	8002834 <HAL_FLASH_Program>
 8001250:	4603      	mov	r3, r0
 8001252:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 8001256:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800125a:	2b00      	cmp	r3, #0
 800125c:	d003      	beq.n	8001266 <EE_PageTransfer+0x86>
  {
    return FlashStatus;
 800125e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001262:	b29b      	uxth	r3, r3
 8001264:	e06b      	b.n	800133e <EE_PageTransfer+0x15e>
  }

  /* Write the variable passed as parameter in the new active page */
  EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddress, Data);
 8001266:	88ba      	ldrh	r2, [r7, #4]
 8001268:	88fb      	ldrh	r3, [r7, #6]
 800126a:	4611      	mov	r1, r2
 800126c:	4618      	mov	r0, r3
 800126e:	f7ff ff55 	bl	800111c <EE_VerifyPageFullWriteVariable>
 8001272:	4603      	mov	r3, r0
 8001274:	847b      	strh	r3, [r7, #34]	@ 0x22
  /* If program operation was failed, a Flash error code is returned */
  if (EepromStatus != HAL_OK)
 8001276:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <EE_PageTransfer+0xa0>
  {
    return EepromStatus;
 800127c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800127e:	e05e      	b.n	800133e <EE_PageTransfer+0x15e>
  }

  /* Transfer process: transfer variables from old to the new active page */
  for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8001280:	2300      	movs	r3, #0
 8001282:	853b      	strh	r3, [r7, #40]	@ 0x28
 8001284:	e027      	b.n	80012d6 <EE_PageTransfer+0xf6>
  {
    if (VirtAddVarTab[VarIdx] != VirtAddress)  /* Check each variable except the one passed as parameter */
 8001286:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001288:	4a31      	ldr	r2, [pc, #196]	@ (8001350 <EE_PageTransfer+0x170>)
 800128a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800128e:	88fa      	ldrh	r2, [r7, #6]
 8001290:	429a      	cmp	r2, r3
 8001292:	d01d      	beq.n	80012d0 <EE_PageTransfer+0xf0>
    {
      /* Read the other last variable updates */
      ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 8001294:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001296:	4a2e      	ldr	r2, [pc, #184]	@ (8001350 <EE_PageTransfer+0x170>)
 8001298:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800129c:	492d      	ldr	r1, [pc, #180]	@ (8001354 <EE_PageTransfer+0x174>)
 800129e:	4618      	mov	r0, r3
 80012a0:	f7ff fe3a 	bl	8000f18 <EE_ReadVariable>
 80012a4:	4603      	mov	r3, r0
 80012a6:	843b      	strh	r3, [r7, #32]
      /* In case variable corresponding to the virtual address was found */
      if (ReadStatus != 0x1)
 80012a8:	8c3b      	ldrh	r3, [r7, #32]
 80012aa:	2b01      	cmp	r3, #1
 80012ac:	d010      	beq.n	80012d0 <EE_PageTransfer+0xf0>
      {
        /* Transfer the variable to the new active page */
        EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 80012ae:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80012b0:	4a27      	ldr	r2, [pc, #156]	@ (8001350 <EE_PageTransfer+0x170>)
 80012b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80012b6:	4a27      	ldr	r2, [pc, #156]	@ (8001354 <EE_PageTransfer+0x174>)
 80012b8:	8812      	ldrh	r2, [r2, #0]
 80012ba:	4611      	mov	r1, r2
 80012bc:	4618      	mov	r0, r3
 80012be:	f7ff ff2d 	bl	800111c <EE_VerifyPageFullWriteVariable>
 80012c2:	4603      	mov	r3, r0
 80012c4:	847b      	strh	r3, [r7, #34]	@ 0x22
        /* If program operation was failed, a Flash error code is returned */
        if (EepromStatus != HAL_OK)
 80012c6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d001      	beq.n	80012d0 <EE_PageTransfer+0xf0>
        {
          return EepromStatus;
 80012cc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80012ce:	e036      	b.n	800133e <EE_PageTransfer+0x15e>
  for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 80012d0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80012d2:	3301      	adds	r3, #1
 80012d4:	853b      	strh	r3, [r7, #40]	@ 0x28
 80012d6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d0d4      	beq.n	8001286 <EE_PageTransfer+0xa6>
        }
      }
    }
  }

  pEraseInit.TypeErase = TYPEERASE_SECTORS;
 80012dc:	2300      	movs	r3, #0
 80012de:	60bb      	str	r3, [r7, #8]
  pEraseInit.Sector = OldPageId;
 80012e0:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80012e2:	613b      	str	r3, [r7, #16]
  pEraseInit.NbSectors = 1;
 80012e4:	2301      	movs	r3, #1
 80012e6:	617b      	str	r3, [r7, #20]
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
 80012e8:	2302      	movs	r3, #2
 80012ea:	61bb      	str	r3, [r7, #24]

  /* Erase the old Page: Set old Page status to ERASED status */
  FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 80012ec:	f107 021c 	add.w	r2, r7, #28
 80012f0:	f107 0308 	add.w	r3, r7, #8
 80012f4:	4611      	mov	r1, r2
 80012f6:	4618      	mov	r0, r3
 80012f8:	f001 fc52 	bl	8002ba0 <HAL_FLASHEx_Erase>
 80012fc:	4603      	mov	r3, r0
 80012fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  /* If erase operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 8001302:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001306:	2b00      	cmp	r3, #0
 8001308:	d003      	beq.n	8001312 <EE_PageTransfer+0x132>
  {
    return FlashStatus;
 800130a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800130e:	b29b      	uxth	r3, r3
 8001310:	e015      	b.n	800133e <EE_PageTransfer+0x15e>
  }

  /* Set new Page status to VALID_PAGE status */
  FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, NewPageAddress, VALID_PAGE);
 8001312:	f04f 0200 	mov.w	r2, #0
 8001316:	f04f 0300 	mov.w	r3, #0
 800131a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800131c:	2001      	movs	r0, #1
 800131e:	f001 fa89 	bl	8002834 <HAL_FLASH_Program>
 8001322:	4603      	mov	r3, r0
 8001324:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 8001328:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800132c:	2b00      	cmp	r3, #0
 800132e:	d003      	beq.n	8001338 <EE_PageTransfer+0x158>
  {
    return FlashStatus;
 8001330:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001334:	b29b      	uxth	r3, r3
 8001336:	e002      	b.n	800133e <EE_PageTransfer+0x15e>
  }

  /* Return last operation flash status */
  return FlashStatus;
 8001338:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800133c:	b29b      	uxth	r3, r3
}
 800133e:	4618      	mov	r0, r3
 8001340:	3730      	adds	r7, #48	@ 0x30
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	080c0000 	.word	0x080c0000
 800134c:	080e0000 	.word	0x080e0000
 8001350:	20000004 	.word	0x20000004
 8001354:	20000130 	.word	0x20000130

08001358 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b08a      	sub	sp, #40	@ 0x28
 800135c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800135e:	f107 0314 	add.w	r3, r7, #20
 8001362:	2200      	movs	r2, #0
 8001364:	601a      	str	r2, [r3, #0]
 8001366:	605a      	str	r2, [r3, #4]
 8001368:	609a      	str	r2, [r3, #8]
 800136a:	60da      	str	r2, [r3, #12]
 800136c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800136e:	2300      	movs	r3, #0
 8001370:	613b      	str	r3, [r7, #16]
 8001372:	4b3b      	ldr	r3, [pc, #236]	@ (8001460 <MX_GPIO_Init+0x108>)
 8001374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001376:	4a3a      	ldr	r2, [pc, #232]	@ (8001460 <MX_GPIO_Init+0x108>)
 8001378:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800137c:	6313      	str	r3, [r2, #48]	@ 0x30
 800137e:	4b38      	ldr	r3, [pc, #224]	@ (8001460 <MX_GPIO_Init+0x108>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001382:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001386:	613b      	str	r3, [r7, #16]
 8001388:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800138a:	2300      	movs	r3, #0
 800138c:	60fb      	str	r3, [r7, #12]
 800138e:	4b34      	ldr	r3, [pc, #208]	@ (8001460 <MX_GPIO_Init+0x108>)
 8001390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001392:	4a33      	ldr	r2, [pc, #204]	@ (8001460 <MX_GPIO_Init+0x108>)
 8001394:	f043 0301 	orr.w	r3, r3, #1
 8001398:	6313      	str	r3, [r2, #48]	@ 0x30
 800139a:	4b31      	ldr	r3, [pc, #196]	@ (8001460 <MX_GPIO_Init+0x108>)
 800139c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800139e:	f003 0301 	and.w	r3, r3, #1
 80013a2:	60fb      	str	r3, [r7, #12]
 80013a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013a6:	2300      	movs	r3, #0
 80013a8:	60bb      	str	r3, [r7, #8]
 80013aa:	4b2d      	ldr	r3, [pc, #180]	@ (8001460 <MX_GPIO_Init+0x108>)
 80013ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ae:	4a2c      	ldr	r2, [pc, #176]	@ (8001460 <MX_GPIO_Init+0x108>)
 80013b0:	f043 0302 	orr.w	r3, r3, #2
 80013b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013b6:	4b2a      	ldr	r3, [pc, #168]	@ (8001460 <MX_GPIO_Init+0x108>)
 80013b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ba:	f003 0302 	and.w	r3, r3, #2
 80013be:	60bb      	str	r3, [r7, #8]
 80013c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013c2:	2300      	movs	r3, #0
 80013c4:	607b      	str	r3, [r7, #4]
 80013c6:	4b26      	ldr	r3, [pc, #152]	@ (8001460 <MX_GPIO_Init+0x108>)
 80013c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ca:	4a25      	ldr	r2, [pc, #148]	@ (8001460 <MX_GPIO_Init+0x108>)
 80013cc:	f043 0308 	orr.w	r3, r3, #8
 80013d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80013d2:	4b23      	ldr	r3, [pc, #140]	@ (8001460 <MX_GPIO_Init+0x108>)
 80013d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d6:	f003 0308 	and.w	r3, r3, #8
 80013da:	607b      	str	r3, [r7, #4]
 80013dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DE_2_GPIO_Port, DE_2_Pin, GPIO_PIN_RESET);
 80013de:	2200      	movs	r2, #0
 80013e0:	2120      	movs	r1, #32
 80013e2:	4820      	ldr	r0, [pc, #128]	@ (8001464 <MX_GPIO_Init+0x10c>)
 80013e4:	f001 fe9a 	bl	800311c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RE_2_GPIO_Port, RE_2_Pin, GPIO_PIN_SET);
 80013e8:	2201      	movs	r2, #1
 80013ea:	2140      	movs	r1, #64	@ 0x40
 80013ec:	481d      	ldr	r0, [pc, #116]	@ (8001464 <MX_GPIO_Init+0x10c>)
 80013ee:	f001 fe95 	bl	800311c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LOW_Pin|CRG_Pin|OK_Pin, GPIO_PIN_SET);
 80013f2:	2201      	movs	r2, #1
 80013f4:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80013f8:	481b      	ldr	r0, [pc, #108]	@ (8001468 <MX_GPIO_Init+0x110>)
 80013fa:	f001 fe8f 	bl	800311c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = DE_2_Pin|RE_2_Pin;
 80013fe:	2360      	movs	r3, #96	@ 0x60
 8001400:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001402:	2301      	movs	r3, #1
 8001404:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001406:	2300      	movs	r3, #0
 8001408:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800140a:	2300      	movs	r3, #0
 800140c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800140e:	f107 0314 	add.w	r3, r7, #20
 8001412:	4619      	mov	r1, r3
 8001414:	4813      	ldr	r0, [pc, #76]	@ (8001464 <MX_GPIO_Init+0x10c>)
 8001416:	f001 fce5 	bl	8002de4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = LOW_Pin|CRG_Pin;
 800141a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800141e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001420:	2311      	movs	r3, #17
 8001422:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001424:	2300      	movs	r3, #0
 8001426:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001428:	2300      	movs	r3, #0
 800142a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800142c:	f107 0314 	add.w	r3, r7, #20
 8001430:	4619      	mov	r1, r3
 8001432:	480d      	ldr	r0, [pc, #52]	@ (8001468 <MX_GPIO_Init+0x110>)
 8001434:	f001 fcd6 	bl	8002de4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OK_Pin;
 8001438:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800143c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800143e:	2301      	movs	r3, #1
 8001440:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001442:	2300      	movs	r3, #0
 8001444:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001446:	2300      	movs	r3, #0
 8001448:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(OK_GPIO_Port, &GPIO_InitStruct);
 800144a:	f107 0314 	add.w	r3, r7, #20
 800144e:	4619      	mov	r1, r3
 8001450:	4805      	ldr	r0, [pc, #20]	@ (8001468 <MX_GPIO_Init+0x110>)
 8001452:	f001 fcc7 	bl	8002de4 <HAL_GPIO_Init>

}
 8001456:	bf00      	nop
 8001458:	3728      	adds	r7, #40	@ 0x28
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	40023800 	.word	0x40023800
 8001464:	40020000 	.word	0x40020000
 8001468:	40020c00 	.word	0x40020c00

0800146c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001472:	f000 fc35 	bl	8001ce0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001476:	f000 f851 	bl	800151c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800147a:	f7ff ff6d 	bl	8001358 <MX_GPIO_Init>
  MX_DMA_Init();
 800147e:	f7ff fb19 	bl	8000ab4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001482:	f000 fa91 	bl	80019a8 <MX_USART2_UART_Init>
  MX_UART4_Init();
 8001486:	f000 fa65 	bl	8001954 <MX_UART4_Init>
  MX_USB_DEVICE_Init();
 800148a:	f008 fe1f 	bl	800a0cc <MX_USB_DEVICE_Init>
  MX_USART3_UART_Init();
 800148e:	f000 fab5 	bl	80019fc <MX_USART3_UART_Init>
  MX_TIM1_Init();
 8001492:	f000 f9cb 	bl	800182c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  BrainX_RS485_Init(&powerManagementBoard, PWR_MNG_BOARD_ID, DE_2_GPIO_Port, DE_2_Pin, RE_2_GPIO_Port, RE_2_Pin);
 8001496:	2340      	movs	r3, #64	@ 0x40
 8001498:	9301      	str	r3, [sp, #4]
 800149a:	4b19      	ldr	r3, [pc, #100]	@ (8001500 <main+0x94>)
 800149c:	9300      	str	r3, [sp, #0]
 800149e:	2320      	movs	r3, #32
 80014a0:	4a17      	ldr	r2, [pc, #92]	@ (8001500 <main+0x94>)
 80014a2:	2110      	movs	r1, #16
 80014a4:	4817      	ldr	r0, [pc, #92]	@ (8001504 <main+0x98>)
 80014a6:	f7ff f825 	bl	80004f4 <BrainX_RS485_Init>

  BrainX_RS485_RX_Enable(&powerManagementBoard);
 80014aa:	4816      	ldr	r0, [pc, #88]	@ (8001504 <main+0x98>)
 80014ac:	f7ff f842 	bl	8000534 <BrainX_RS485_RX_Enable>

  HAL_UARTEx_ReceiveToIdle_DMA(&huart2, powerManagementBoard.rxBuffer, (sizeof(powerManagementBoard.rxBuffer)/sizeof(powerManagementBoard.rxBuffer[0])));
 80014b0:	220a      	movs	r2, #10
 80014b2:	4915      	ldr	r1, [pc, #84]	@ (8001508 <main+0x9c>)
 80014b4:	4815      	ldr	r0, [pc, #84]	@ (800150c <main+0xa0>)
 80014b6:	f004 fa43 	bl	8005940 <HAL_UARTEx_ReceiveToIdle_DMA>

  HAL_FLASH_Unlock();
 80014ba:	f001 fa0f 	bl	80028dc <HAL_FLASH_Unlock>

  if(EE_Init() != EE_OK){
 80014be:	f7ff fb21 	bl	8000b04 <EE_Init>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <main+0x60>
	  Error_Handler();
 80014c8:	f000 f904 	bl	80016d4 <Error_Handler>
  }

  if(EE_ReadVariable(0x0001, &mt_id) != HAL_OK){
 80014cc:	4910      	ldr	r1, [pc, #64]	@ (8001510 <main+0xa4>)
 80014ce:	2001      	movs	r0, #1
 80014d0:	f7ff fd22 	bl	8000f18 <EE_ReadVariable>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <main+0x72>
  	Error_Handler();
 80014da:	f000 f8fb 	bl	80016d4 <Error_Handler>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  BrainX_USBCDC_RxCallback();
 80014de:	f000 f887 	bl	80015f0 <BrainX_USBCDC_RxCallback>

	  if(brainxPowerStatus == LOW){
 80014e2:	4b0c      	ldr	r3, [pc, #48]	@ (8001514 <main+0xa8>)
 80014e4:	781b      	ldrb	r3, [r3, #0]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d103      	bne.n	80014f2 <main+0x86>
		  HAL_TIM_Base_Start_IT(&htim1);
 80014ea:	480b      	ldr	r0, [pc, #44]	@ (8001518 <main+0xac>)
 80014ec:	f003 fd84 	bl	8004ff8 <HAL_TIM_Base_Start_IT>
 80014f0:	e7f5      	b.n	80014de <main+0x72>
	  }
	  else{
		  HAL_TIM_Base_Stop_IT(&htim1);
 80014f2:	4809      	ldr	r0, [pc, #36]	@ (8001518 <main+0xac>)
 80014f4:	f003 fdf0 	bl	80050d8 <HAL_TIM_Base_Stop_IT>
		  BrainX_DisplayLED();
 80014f8:	f7ff f960 	bl	80007bc <BrainX_DisplayLED>
	  BrainX_USBCDC_RxCallback();
 80014fc:	e7ef      	b.n	80014de <main+0x72>
 80014fe:	bf00      	nop
 8001500:	40020000 	.word	0x40020000
 8001504:	20000134 	.word	0x20000134
 8001508:	20000142 	.word	0x20000142
 800150c:	200001f0 	.word	0x200001f0
 8001510:	2000015c 	.word	0x2000015c
 8001514:	20000000 	.word	0x20000000
 8001518:	20000160 	.word	0x20000160

0800151c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b094      	sub	sp, #80	@ 0x50
 8001520:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001522:	f107 0320 	add.w	r3, r7, #32
 8001526:	2230      	movs	r2, #48	@ 0x30
 8001528:	2100      	movs	r1, #0
 800152a:	4618      	mov	r0, r3
 800152c:	f009 fad8 	bl	800aae0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001530:	f107 030c 	add.w	r3, r7, #12
 8001534:	2200      	movs	r2, #0
 8001536:	601a      	str	r2, [r3, #0]
 8001538:	605a      	str	r2, [r3, #4]
 800153a:	609a      	str	r2, [r3, #8]
 800153c:	60da      	str	r2, [r3, #12]
 800153e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001540:	2300      	movs	r3, #0
 8001542:	60bb      	str	r3, [r7, #8]
 8001544:	4b28      	ldr	r3, [pc, #160]	@ (80015e8 <SystemClock_Config+0xcc>)
 8001546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001548:	4a27      	ldr	r2, [pc, #156]	@ (80015e8 <SystemClock_Config+0xcc>)
 800154a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800154e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001550:	4b25      	ldr	r3, [pc, #148]	@ (80015e8 <SystemClock_Config+0xcc>)
 8001552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001554:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001558:	60bb      	str	r3, [r7, #8]
 800155a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800155c:	2300      	movs	r3, #0
 800155e:	607b      	str	r3, [r7, #4]
 8001560:	4b22      	ldr	r3, [pc, #136]	@ (80015ec <SystemClock_Config+0xd0>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a21      	ldr	r2, [pc, #132]	@ (80015ec <SystemClock_Config+0xd0>)
 8001566:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800156a:	6013      	str	r3, [r2, #0]
 800156c:	4b1f      	ldr	r3, [pc, #124]	@ (80015ec <SystemClock_Config+0xd0>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001574:	607b      	str	r3, [r7, #4]
 8001576:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001578:	2301      	movs	r3, #1
 800157a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800157c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001580:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001582:	2302      	movs	r3, #2
 8001584:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001586:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800158a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800158c:	2304      	movs	r3, #4
 800158e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001590:	23a8      	movs	r3, #168	@ 0xa8
 8001592:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001594:	2302      	movs	r3, #2
 8001596:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001598:	2307      	movs	r3, #7
 800159a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800159c:	f107 0320 	add.w	r3, r7, #32
 80015a0:	4618      	mov	r0, r3
 80015a2:	f003 f841 	bl	8004628 <HAL_RCC_OscConfig>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d001      	beq.n	80015b0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80015ac:	f000 f892 	bl	80016d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015b0:	230f      	movs	r3, #15
 80015b2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015b4:	2302      	movs	r3, #2
 80015b6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80015b8:	2380      	movs	r3, #128	@ 0x80
 80015ba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015c0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80015c2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015c6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80015c8:	f107 030c 	add.w	r3, r7, #12
 80015cc:	2102      	movs	r1, #2
 80015ce:	4618      	mov	r0, r3
 80015d0:	f003 faa2 	bl	8004b18 <HAL_RCC_ClockConfig>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d001      	beq.n	80015de <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80015da:	f000 f87b 	bl	80016d4 <Error_Handler>
  }
}
 80015de:	bf00      	nop
 80015e0:	3750      	adds	r7, #80	@ 0x50
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	40023800 	.word	0x40023800
 80015ec:	40007000 	.word	0x40007000

080015f0 <BrainX_USBCDC_RxCallback>:

/* USER CODE BEGIN 4 */
void BrainX_USBCDC_RxCallback(){
 80015f0:	b580      	push	{r7, lr}
 80015f2:	af00      	add	r7, sp, #0
	if(usbcdcRxFlag){
 80015f4:	4b23      	ldr	r3, [pc, #140]	@ (8001684 <BrainX_USBCDC_RxCallback+0x94>)
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d004      	beq.n	8001606 <BrainX_USBCDC_RxCallback+0x16>
		BrainX_USBCDC_RX_ReceiveData();
 80015fc:	f7ff fa48 	bl	8000a90 <BrainX_USBCDC_RX_ReceiveData>
		usbcdcRxFlag = 0;
 8001600:	4b20      	ldr	r3, [pc, #128]	@ (8001684 <BrainX_USBCDC_RxCallback+0x94>)
 8001602:	2200      	movs	r2, #0
 8001604:	701a      	strb	r2, [r3, #0]
	}

	if(usbcdcRxOkFlag){
 8001606:	4b20      	ldr	r3, [pc, #128]	@ (8001688 <BrainX_USBCDC_RxCallback+0x98>)
 8001608:	781b      	ldrb	r3, [r3, #0]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d038      	beq.n	8001680 <BrainX_USBCDC_RxCallback+0x90>
		if(dataContent == PWR_STATUS_ID){
 800160e:	4b1f      	ldr	r3, [pc, #124]	@ (800168c <BrainX_USBCDC_RxCallback+0x9c>)
 8001610:	781b      	ldrb	r3, [r3, #0]
 8001612:	2b03      	cmp	r3, #3
 8001614:	d116      	bne.n	8001644 <BrainX_USBCDC_RxCallback+0x54>
			switch(data){
 8001616:	4b1e      	ldr	r3, [pc, #120]	@ (8001690 <BrainX_USBCDC_RxCallback+0xa0>)
 8001618:	781b      	ldrb	r3, [r3, #0]
 800161a:	2b02      	cmp	r3, #2
 800161c:	d00e      	beq.n	800163c <BrainX_USBCDC_RxCallback+0x4c>
 800161e:	2b02      	cmp	r3, #2
 8001620:	dc2b      	bgt.n	800167a <BrainX_USBCDC_RxCallback+0x8a>
 8001622:	2b00      	cmp	r3, #0
 8001624:	d002      	beq.n	800162c <BrainX_USBCDC_RxCallback+0x3c>
 8001626:	2b01      	cmp	r3, #1
 8001628:	d004      	beq.n	8001634 <BrainX_USBCDC_RxCallback+0x44>
 800162a:	e026      	b.n	800167a <BrainX_USBCDC_RxCallback+0x8a>
				case 0x00:
					BrainX_UpdateSystemInfo(LOW);
 800162c:	2000      	movs	r0, #0
 800162e:	f7ff f8b5 	bl	800079c <BrainX_UpdateSystemInfo>
					break;
 8001632:	e022      	b.n	800167a <BrainX_USBCDC_RxCallback+0x8a>
				case 0x01:
					BrainX_UpdateSystemInfo(OK);
 8001634:	2001      	movs	r0, #1
 8001636:	f7ff f8b1 	bl	800079c <BrainX_UpdateSystemInfo>
					break;
 800163a:	e01e      	b.n	800167a <BrainX_USBCDC_RxCallback+0x8a>
				case 0x02:
					BrainX_UpdateSystemInfo(CHARGING);
 800163c:	2002      	movs	r0, #2
 800163e:	f7ff f8ad 	bl	800079c <BrainX_UpdateSystemInfo>
					break;
 8001642:	e01a      	b.n	800167a <BrainX_USBCDC_RxCallback+0x8a>
			}
		}
		else if(dataContent == MT_DRIVER_UNIQUE_BOARD_ID){
 8001644:	4b11      	ldr	r3, [pc, #68]	@ (800168c <BrainX_USBCDC_RxCallback+0x9c>)
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	2b01      	cmp	r3, #1
 800164a:	d116      	bne.n	800167a <BrainX_USBCDC_RxCallback+0x8a>
			if(EE_WriteVariable(0x0001, data) != HAL_OK){
 800164c:	4b10      	ldr	r3, [pc, #64]	@ (8001690 <BrainX_USBCDC_RxCallback+0xa0>)
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	4619      	mov	r1, r3
 8001652:	2001      	movs	r0, #1
 8001654:	f7ff fca8 	bl	8000fa8 <EE_WriteVariable>
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d002      	beq.n	8001664 <BrainX_USBCDC_RxCallback+0x74>
				Error_Handler();
 800165e:	f000 f839 	bl	80016d4 <Error_Handler>
 8001662:	e008      	b.n	8001676 <BrainX_USBCDC_RxCallback+0x86>
			}
			else{
				if(EE_ReadVariable(0x0001, &mt_id) != HAL_OK){
 8001664:	490b      	ldr	r1, [pc, #44]	@ (8001694 <BrainX_USBCDC_RxCallback+0xa4>)
 8001666:	2001      	movs	r0, #1
 8001668:	f7ff fc56 	bl	8000f18 <EE_ReadVariable>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <BrainX_USBCDC_RxCallback+0x86>
					Error_Handler();
 8001672:	f000 f82f 	bl	80016d4 <Error_Handler>
				}

			}
			HAL_FLASH_Lock();
 8001676:	f001 f953 	bl	8002920 <HAL_FLASH_Lock>
		}

		usbcdcRxOkFlag = 0;
 800167a:	4b03      	ldr	r3, [pc, #12]	@ (8001688 <BrainX_USBCDC_RxCallback+0x98>)
 800167c:	2200      	movs	r2, #0
 800167e:	701a      	strb	r2, [r3, #0]

	}
}
 8001680:	bf00      	nop
 8001682:	bd80      	pop	{r7, pc}
 8001684:	2000012b 	.word	0x2000012b
 8001688:	2000012c 	.word	0x2000012c
 800168c:	2000012d 	.word	0x2000012d
 8001690:	2000012e 	.word	0x2000012e
 8001694:	2000015c 	.word	0x2000015c

08001698 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001698:	b580      	push	{r7, lr}
 800169a:	b082      	sub	sp, #8
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2){
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a07      	ldr	r2, [pc, #28]	@ (80016c4 <HAL_UART_RxCpltCallback+0x2c>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d107      	bne.n	80016ba <HAL_UART_RxCpltCallback+0x22>
		BrainX_RS485_RX_ReceiveData(&powerManagementBoard);
 80016aa:	4807      	ldr	r0, [pc, #28]	@ (80016c8 <HAL_UART_RxCpltCallback+0x30>)
 80016ac:	f7ff f85b 	bl	8000766 <BrainX_RS485_RX_ReceiveData>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, powerManagementBoard.rxBuffer, 10);
 80016b0:	220a      	movs	r2, #10
 80016b2:	4906      	ldr	r1, [pc, #24]	@ (80016cc <HAL_UART_RxCpltCallback+0x34>)
 80016b4:	4806      	ldr	r0, [pc, #24]	@ (80016d0 <HAL_UART_RxCpltCallback+0x38>)
 80016b6:	f004 f943 	bl	8005940 <HAL_UARTEx_ReceiveToIdle_DMA>
	}
}
 80016ba:	bf00      	nop
 80016bc:	3708      	adds	r7, #8
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	40004400 	.word	0x40004400
 80016c8:	20000134 	.word	0x20000134
 80016cc:	20000142 	.word	0x20000142
 80016d0:	200001f0 	.word	0x200001f0

080016d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016d8:	b672      	cpsid	i
}
 80016da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016dc:	bf00      	nop
 80016de:	e7fd      	b.n	80016dc <Error_Handler+0x8>

080016e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016e6:	2300      	movs	r3, #0
 80016e8:	607b      	str	r3, [r7, #4]
 80016ea:	4b10      	ldr	r3, [pc, #64]	@ (800172c <HAL_MspInit+0x4c>)
 80016ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016ee:	4a0f      	ldr	r2, [pc, #60]	@ (800172c <HAL_MspInit+0x4c>)
 80016f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80016f6:	4b0d      	ldr	r3, [pc, #52]	@ (800172c <HAL_MspInit+0x4c>)
 80016f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016fe:	607b      	str	r3, [r7, #4]
 8001700:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001702:	2300      	movs	r3, #0
 8001704:	603b      	str	r3, [r7, #0]
 8001706:	4b09      	ldr	r3, [pc, #36]	@ (800172c <HAL_MspInit+0x4c>)
 8001708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800170a:	4a08      	ldr	r2, [pc, #32]	@ (800172c <HAL_MspInit+0x4c>)
 800170c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001710:	6413      	str	r3, [r2, #64]	@ 0x40
 8001712:	4b06      	ldr	r3, [pc, #24]	@ (800172c <HAL_MspInit+0x4c>)
 8001714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001716:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800171a:	603b      	str	r3, [r7, #0]
 800171c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800171e:	bf00      	nop
 8001720:	370c      	adds	r7, #12
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr
 800172a:	bf00      	nop
 800172c:	40023800 	.word	0x40023800

08001730 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001734:	bf00      	nop
 8001736:	e7fd      	b.n	8001734 <NMI_Handler+0x4>

08001738 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800173c:	bf00      	nop
 800173e:	e7fd      	b.n	800173c <HardFault_Handler+0x4>

08001740 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001744:	bf00      	nop
 8001746:	e7fd      	b.n	8001744 <MemManage_Handler+0x4>

08001748 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001748:	b480      	push	{r7}
 800174a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800174c:	bf00      	nop
 800174e:	e7fd      	b.n	800174c <BusFault_Handler+0x4>

08001750 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001750:	b480      	push	{r7}
 8001752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001754:	bf00      	nop
 8001756:	e7fd      	b.n	8001754 <UsageFault_Handler+0x4>

08001758 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800175c:	bf00      	nop
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr

08001766 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001766:	b480      	push	{r7}
 8001768:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800176a:	bf00      	nop
 800176c:	46bd      	mov	sp, r7
 800176e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001772:	4770      	bx	lr

08001774 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001778:	bf00      	nop
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr

08001782 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001782:	b580      	push	{r7, lr}
 8001784:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001786:	f000 fafd 	bl	8001d84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800178a:	bf00      	nop
 800178c:	bd80      	pop	{r7, pc}
	...

08001790 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8001794:	4802      	ldr	r0, [pc, #8]	@ (80017a0 <DMA1_Stream2_IRQHandler+0x10>)
 8001796:	f000 fde3 	bl	8002360 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800179a:	bf00      	nop
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	20000280 	.word	0x20000280

080017a4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80017a8:	4802      	ldr	r0, [pc, #8]	@ (80017b4 <DMA1_Stream5_IRQHandler+0x10>)
 80017aa:	f000 fdd9 	bl	8002360 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80017ae:	bf00      	nop
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	200002e0 	.word	0x200002e0

080017b8 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80017bc:	4802      	ldr	r0, [pc, #8]	@ (80017c8 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 80017be:	f003 fcba 	bl	8005136 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80017c2:	bf00      	nop
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	20000160 	.word	0x20000160

080017cc <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80017d0:	4802      	ldr	r0, [pc, #8]	@ (80017dc <TIM1_UP_TIM10_IRQHandler+0x10>)
 80017d2:	f003 fcb0 	bl	8005136 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80017d6:	bf00      	nop
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	20000160 	.word	0x20000160

080017e0 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80017e4:	4802      	ldr	r0, [pc, #8]	@ (80017f0 <UART4_IRQHandler+0x10>)
 80017e6:	f004 f909 	bl	80059fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80017ea:	bf00      	nop
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	200001a8 	.word	0x200001a8

080017f4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80017f8:	4802      	ldr	r0, [pc, #8]	@ (8001804 <OTG_FS_IRQHandler+0x10>)
 80017fa:	f001 fe06 	bl	800340a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80017fe:	bf00      	nop
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	20000944 	.word	0x20000944

08001808 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800180c:	4b06      	ldr	r3, [pc, #24]	@ (8001828 <SystemInit+0x20>)
 800180e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001812:	4a05      	ldr	r2, [pc, #20]	@ (8001828 <SystemInit+0x20>)
 8001814:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001818:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800181c:	bf00      	nop
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr
 8001826:	bf00      	nop
 8001828:	e000ed00 	.word	0xe000ed00

0800182c <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b086      	sub	sp, #24
 8001830:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001832:	f107 0308 	add.w	r3, r7, #8
 8001836:	2200      	movs	r2, #0
 8001838:	601a      	str	r2, [r3, #0]
 800183a:	605a      	str	r2, [r3, #4]
 800183c:	609a      	str	r2, [r3, #8]
 800183e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001840:	463b      	mov	r3, r7
 8001842:	2200      	movs	r2, #0
 8001844:	601a      	str	r2, [r3, #0]
 8001846:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001848:	4b1f      	ldr	r3, [pc, #124]	@ (80018c8 <MX_TIM1_Init+0x9c>)
 800184a:	4a20      	ldr	r2, [pc, #128]	@ (80018cc <MX_TIM1_Init+0xa0>)
 800184c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 8399;
 800184e:	4b1e      	ldr	r3, [pc, #120]	@ (80018c8 <MX_TIM1_Init+0x9c>)
 8001850:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8001854:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001856:	4b1c      	ldr	r3, [pc, #112]	@ (80018c8 <MX_TIM1_Init+0x9c>)
 8001858:	2200      	movs	r2, #0
 800185a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 800185c:	4b1a      	ldr	r3, [pc, #104]	@ (80018c8 <MX_TIM1_Init+0x9c>)
 800185e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001862:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001864:	4b18      	ldr	r3, [pc, #96]	@ (80018c8 <MX_TIM1_Init+0x9c>)
 8001866:	2200      	movs	r2, #0
 8001868:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800186a:	4b17      	ldr	r3, [pc, #92]	@ (80018c8 <MX_TIM1_Init+0x9c>)
 800186c:	2200      	movs	r2, #0
 800186e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001870:	4b15      	ldr	r3, [pc, #84]	@ (80018c8 <MX_TIM1_Init+0x9c>)
 8001872:	2200      	movs	r2, #0
 8001874:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001876:	4814      	ldr	r0, [pc, #80]	@ (80018c8 <MX_TIM1_Init+0x9c>)
 8001878:	f003 fb6e 	bl	8004f58 <HAL_TIM_Base_Init>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d001      	beq.n	8001886 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001882:	f7ff ff27 	bl	80016d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001886:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800188a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800188c:	f107 0308 	add.w	r3, r7, #8
 8001890:	4619      	mov	r1, r3
 8001892:	480d      	ldr	r0, [pc, #52]	@ (80018c8 <MX_TIM1_Init+0x9c>)
 8001894:	f003 fd3f 	bl	8005316 <HAL_TIM_ConfigClockSource>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d001      	beq.n	80018a2 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800189e:	f7ff ff19 	bl	80016d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018a2:	2300      	movs	r3, #0
 80018a4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018a6:	2300      	movs	r3, #0
 80018a8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80018aa:	463b      	mov	r3, r7
 80018ac:	4619      	mov	r1, r3
 80018ae:	4806      	ldr	r0, [pc, #24]	@ (80018c8 <MX_TIM1_Init+0x9c>)
 80018b0:	f003 ff66 	bl	8005780 <HAL_TIMEx_MasterConfigSynchronization>
 80018b4:	4603      	mov	r3, r0
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d001      	beq.n	80018be <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 80018ba:	f7ff ff0b 	bl	80016d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80018be:	bf00      	nop
 80018c0:	3718      	adds	r7, #24
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	20000160 	.word	0x20000160
 80018cc:	40010000 	.word	0x40010000

080018d0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b084      	sub	sp, #16
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a12      	ldr	r2, [pc, #72]	@ (8001928 <HAL_TIM_Base_MspInit+0x58>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d11d      	bne.n	800191e <HAL_TIM_Base_MspInit+0x4e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80018e2:	2300      	movs	r3, #0
 80018e4:	60fb      	str	r3, [r7, #12]
 80018e6:	4b11      	ldr	r3, [pc, #68]	@ (800192c <HAL_TIM_Base_MspInit+0x5c>)
 80018e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018ea:	4a10      	ldr	r2, [pc, #64]	@ (800192c <HAL_TIM_Base_MspInit+0x5c>)
 80018ec:	f043 0301 	orr.w	r3, r3, #1
 80018f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80018f2:	4b0e      	ldr	r3, [pc, #56]	@ (800192c <HAL_TIM_Base_MspInit+0x5c>)
 80018f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018f6:	f003 0301 	and.w	r3, r3, #1
 80018fa:	60fb      	str	r3, [r7, #12]
 80018fc:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80018fe:	2200      	movs	r2, #0
 8001900:	2100      	movs	r1, #0
 8001902:	2018      	movs	r0, #24
 8001904:	f000 fb5d 	bl	8001fc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8001908:	2018      	movs	r0, #24
 800190a:	f000 fb76 	bl	8001ffa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800190e:	2200      	movs	r2, #0
 8001910:	2100      	movs	r1, #0
 8001912:	2019      	movs	r0, #25
 8001914:	f000 fb55 	bl	8001fc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001918:	2019      	movs	r0, #25
 800191a:	f000 fb6e 	bl	8001ffa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800191e:	bf00      	nop
 8001920:	3710      	adds	r7, #16
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	40010000 	.word	0x40010000
 800192c:	40023800 	.word	0x40023800

08001930 <HAL_TIM_PeriodElapsedCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  if(htim->Instance == TIM1){
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a04      	ldr	r2, [pc, #16]	@ (8001950 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800193e:	4293      	cmp	r3, r2
 8001940:	d101      	bne.n	8001946 <HAL_TIM_PeriodElapsedCallback+0x16>
	  BrainX_DisplayLED();
 8001942:	f7fe ff3b 	bl	80007bc <BrainX_DisplayLED>
  }
}
 8001946:	bf00      	nop
 8001948:	3708      	adds	r7, #8
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	40010000 	.word	0x40010000

08001954 <MX_UART4_Init>:
DMA_HandleTypeDef hdma_uart4_rx;
DMA_HandleTypeDef hdma_usart2_rx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001958:	4b11      	ldr	r3, [pc, #68]	@ (80019a0 <MX_UART4_Init+0x4c>)
 800195a:	4a12      	ldr	r2, [pc, #72]	@ (80019a4 <MX_UART4_Init+0x50>)
 800195c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800195e:	4b10      	ldr	r3, [pc, #64]	@ (80019a0 <MX_UART4_Init+0x4c>)
 8001960:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001964:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001966:	4b0e      	ldr	r3, [pc, #56]	@ (80019a0 <MX_UART4_Init+0x4c>)
 8001968:	2200      	movs	r2, #0
 800196a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800196c:	4b0c      	ldr	r3, [pc, #48]	@ (80019a0 <MX_UART4_Init+0x4c>)
 800196e:	2200      	movs	r2, #0
 8001970:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001972:	4b0b      	ldr	r3, [pc, #44]	@ (80019a0 <MX_UART4_Init+0x4c>)
 8001974:	2200      	movs	r2, #0
 8001976:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001978:	4b09      	ldr	r3, [pc, #36]	@ (80019a0 <MX_UART4_Init+0x4c>)
 800197a:	220c      	movs	r2, #12
 800197c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800197e:	4b08      	ldr	r3, [pc, #32]	@ (80019a0 <MX_UART4_Init+0x4c>)
 8001980:	2200      	movs	r2, #0
 8001982:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001984:	4b06      	ldr	r3, [pc, #24]	@ (80019a0 <MX_UART4_Init+0x4c>)
 8001986:	2200      	movs	r2, #0
 8001988:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800198a:	4805      	ldr	r0, [pc, #20]	@ (80019a0 <MX_UART4_Init+0x4c>)
 800198c:	f003 ff88 	bl	80058a0 <HAL_UART_Init>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	d001      	beq.n	800199a <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8001996:	f7ff fe9d 	bl	80016d4 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800199a:	bf00      	nop
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	200001a8 	.word	0x200001a8
 80019a4:	40004c00 	.word	0x40004c00

080019a8 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80019ac:	4b11      	ldr	r3, [pc, #68]	@ (80019f4 <MX_USART2_UART_Init+0x4c>)
 80019ae:	4a12      	ldr	r2, [pc, #72]	@ (80019f8 <MX_USART2_UART_Init+0x50>)
 80019b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80019b2:	4b10      	ldr	r3, [pc, #64]	@ (80019f4 <MX_USART2_UART_Init+0x4c>)
 80019b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80019b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80019ba:	4b0e      	ldr	r3, [pc, #56]	@ (80019f4 <MX_USART2_UART_Init+0x4c>)
 80019bc:	2200      	movs	r2, #0
 80019be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80019c0:	4b0c      	ldr	r3, [pc, #48]	@ (80019f4 <MX_USART2_UART_Init+0x4c>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80019c6:	4b0b      	ldr	r3, [pc, #44]	@ (80019f4 <MX_USART2_UART_Init+0x4c>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80019cc:	4b09      	ldr	r3, [pc, #36]	@ (80019f4 <MX_USART2_UART_Init+0x4c>)
 80019ce:	220c      	movs	r2, #12
 80019d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019d2:	4b08      	ldr	r3, [pc, #32]	@ (80019f4 <MX_USART2_UART_Init+0x4c>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80019d8:	4b06      	ldr	r3, [pc, #24]	@ (80019f4 <MX_USART2_UART_Init+0x4c>)
 80019da:	2200      	movs	r2, #0
 80019dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80019de:	4805      	ldr	r0, [pc, #20]	@ (80019f4 <MX_USART2_UART_Init+0x4c>)
 80019e0:	f003 ff5e 	bl	80058a0 <HAL_UART_Init>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d001      	beq.n	80019ee <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80019ea:	f7ff fe73 	bl	80016d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80019ee:	bf00      	nop
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	200001f0 	.word	0x200001f0
 80019f8:	40004400 	.word	0x40004400

080019fc <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001a00:	4b11      	ldr	r3, [pc, #68]	@ (8001a48 <MX_USART3_UART_Init+0x4c>)
 8001a02:	4a12      	ldr	r2, [pc, #72]	@ (8001a4c <MX_USART3_UART_Init+0x50>)
 8001a04:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001a06:	4b10      	ldr	r3, [pc, #64]	@ (8001a48 <MX_USART3_UART_Init+0x4c>)
 8001a08:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001a0c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001a0e:	4b0e      	ldr	r3, [pc, #56]	@ (8001a48 <MX_USART3_UART_Init+0x4c>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001a14:	4b0c      	ldr	r3, [pc, #48]	@ (8001a48 <MX_USART3_UART_Init+0x4c>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001a1a:	4b0b      	ldr	r3, [pc, #44]	@ (8001a48 <MX_USART3_UART_Init+0x4c>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001a20:	4b09      	ldr	r3, [pc, #36]	@ (8001a48 <MX_USART3_UART_Init+0x4c>)
 8001a22:	220c      	movs	r2, #12
 8001a24:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a26:	4b08      	ldr	r3, [pc, #32]	@ (8001a48 <MX_USART3_UART_Init+0x4c>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a2c:	4b06      	ldr	r3, [pc, #24]	@ (8001a48 <MX_USART3_UART_Init+0x4c>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001a32:	4805      	ldr	r0, [pc, #20]	@ (8001a48 <MX_USART3_UART_Init+0x4c>)
 8001a34:	f003 ff34 	bl	80058a0 <HAL_UART_Init>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d001      	beq.n	8001a42 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001a3e:	f7ff fe49 	bl	80016d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001a42:	bf00      	nop
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	20000238 	.word	0x20000238
 8001a4c:	40004800 	.word	0x40004800

08001a50 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b08e      	sub	sp, #56	@ 0x38
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a58:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	601a      	str	r2, [r3, #0]
 8001a60:	605a      	str	r2, [r3, #4]
 8001a62:	609a      	str	r2, [r3, #8]
 8001a64:	60da      	str	r2, [r3, #12]
 8001a66:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a7d      	ldr	r2, [pc, #500]	@ (8001c64 <HAL_UART_MspInit+0x214>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d162      	bne.n	8001b38 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001a72:	2300      	movs	r3, #0
 8001a74:	623b      	str	r3, [r7, #32]
 8001a76:	4b7c      	ldr	r3, [pc, #496]	@ (8001c68 <HAL_UART_MspInit+0x218>)
 8001a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a7a:	4a7b      	ldr	r2, [pc, #492]	@ (8001c68 <HAL_UART_MspInit+0x218>)
 8001a7c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001a80:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a82:	4b79      	ldr	r3, [pc, #484]	@ (8001c68 <HAL_UART_MspInit+0x218>)
 8001a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a86:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001a8a:	623b      	str	r3, [r7, #32]
 8001a8c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a8e:	2300      	movs	r3, #0
 8001a90:	61fb      	str	r3, [r7, #28]
 8001a92:	4b75      	ldr	r3, [pc, #468]	@ (8001c68 <HAL_UART_MspInit+0x218>)
 8001a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a96:	4a74      	ldr	r2, [pc, #464]	@ (8001c68 <HAL_UART_MspInit+0x218>)
 8001a98:	f043 0301 	orr.w	r3, r3, #1
 8001a9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a9e:	4b72      	ldr	r3, [pc, #456]	@ (8001c68 <HAL_UART_MspInit+0x218>)
 8001aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa2:	f003 0301 	and.w	r3, r3, #1
 8001aa6:	61fb      	str	r3, [r7, #28]
 8001aa8:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001aaa:	2303      	movs	r3, #3
 8001aac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aae:	2302      	movs	r3, #2
 8001ab0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ab6:	2303      	movs	r3, #3
 8001ab8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001aba:	2308      	movs	r3, #8
 8001abc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001abe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ac2:	4619      	mov	r1, r3
 8001ac4:	4869      	ldr	r0, [pc, #420]	@ (8001c6c <HAL_UART_MspInit+0x21c>)
 8001ac6:	f001 f98d 	bl	8002de4 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8001aca:	4b69      	ldr	r3, [pc, #420]	@ (8001c70 <HAL_UART_MspInit+0x220>)
 8001acc:	4a69      	ldr	r2, [pc, #420]	@ (8001c74 <HAL_UART_MspInit+0x224>)
 8001ace:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8001ad0:	4b67      	ldr	r3, [pc, #412]	@ (8001c70 <HAL_UART_MspInit+0x220>)
 8001ad2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001ad6:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001ad8:	4b65      	ldr	r3, [pc, #404]	@ (8001c70 <HAL_UART_MspInit+0x220>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ade:	4b64      	ldr	r3, [pc, #400]	@ (8001c70 <HAL_UART_MspInit+0x220>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001ae4:	4b62      	ldr	r3, [pc, #392]	@ (8001c70 <HAL_UART_MspInit+0x220>)
 8001ae6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001aea:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001aec:	4b60      	ldr	r3, [pc, #384]	@ (8001c70 <HAL_UART_MspInit+0x220>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001af2:	4b5f      	ldr	r3, [pc, #380]	@ (8001c70 <HAL_UART_MspInit+0x220>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8001af8:	4b5d      	ldr	r3, [pc, #372]	@ (8001c70 <HAL_UART_MspInit+0x220>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001afe:	4b5c      	ldr	r3, [pc, #368]	@ (8001c70 <HAL_UART_MspInit+0x220>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b04:	4b5a      	ldr	r3, [pc, #360]	@ (8001c70 <HAL_UART_MspInit+0x220>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8001b0a:	4859      	ldr	r0, [pc, #356]	@ (8001c70 <HAL_UART_MspInit+0x220>)
 8001b0c:	f000 fa90 	bl	8002030 <HAL_DMA_Init>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d001      	beq.n	8001b1a <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8001b16:	f7ff fddd 	bl	80016d4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	4a54      	ldr	r2, [pc, #336]	@ (8001c70 <HAL_UART_MspInit+0x220>)
 8001b1e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001b20:	4a53      	ldr	r2, [pc, #332]	@ (8001c70 <HAL_UART_MspInit+0x220>)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8001b26:	2200      	movs	r2, #0
 8001b28:	2100      	movs	r1, #0
 8001b2a:	2034      	movs	r0, #52	@ 0x34
 8001b2c:	f000 fa49 	bl	8001fc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001b30:	2034      	movs	r0, #52	@ 0x34
 8001b32:	f000 fa62 	bl	8001ffa <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001b36:	e091      	b.n	8001c5c <HAL_UART_MspInit+0x20c>
  else if(uartHandle->Instance==USART2)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a4e      	ldr	r2, [pc, #312]	@ (8001c78 <HAL_UART_MspInit+0x228>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d15a      	bne.n	8001bf8 <HAL_UART_MspInit+0x1a8>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b42:	2300      	movs	r3, #0
 8001b44:	61bb      	str	r3, [r7, #24]
 8001b46:	4b48      	ldr	r3, [pc, #288]	@ (8001c68 <HAL_UART_MspInit+0x218>)
 8001b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b4a:	4a47      	ldr	r2, [pc, #284]	@ (8001c68 <HAL_UART_MspInit+0x218>)
 8001b4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b50:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b52:	4b45      	ldr	r3, [pc, #276]	@ (8001c68 <HAL_UART_MspInit+0x218>)
 8001b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b5a:	61bb      	str	r3, [r7, #24]
 8001b5c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b5e:	2300      	movs	r3, #0
 8001b60:	617b      	str	r3, [r7, #20]
 8001b62:	4b41      	ldr	r3, [pc, #260]	@ (8001c68 <HAL_UART_MspInit+0x218>)
 8001b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b66:	4a40      	ldr	r2, [pc, #256]	@ (8001c68 <HAL_UART_MspInit+0x218>)
 8001b68:	f043 0301 	orr.w	r3, r3, #1
 8001b6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b6e:	4b3e      	ldr	r3, [pc, #248]	@ (8001c68 <HAL_UART_MspInit+0x218>)
 8001b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b72:	f003 0301 	and.w	r3, r3, #1
 8001b76:	617b      	str	r3, [r7, #20]
 8001b78:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001b7a:	230c      	movs	r3, #12
 8001b7c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b7e:	2302      	movs	r3, #2
 8001b80:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b82:	2300      	movs	r3, #0
 8001b84:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b86:	2303      	movs	r3, #3
 8001b88:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b8a:	2307      	movs	r3, #7
 8001b8c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b92:	4619      	mov	r1, r3
 8001b94:	4835      	ldr	r0, [pc, #212]	@ (8001c6c <HAL_UART_MspInit+0x21c>)
 8001b96:	f001 f925 	bl	8002de4 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8001b9a:	4b38      	ldr	r3, [pc, #224]	@ (8001c7c <HAL_UART_MspInit+0x22c>)
 8001b9c:	4a38      	ldr	r2, [pc, #224]	@ (8001c80 <HAL_UART_MspInit+0x230>)
 8001b9e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8001ba0:	4b36      	ldr	r3, [pc, #216]	@ (8001c7c <HAL_UART_MspInit+0x22c>)
 8001ba2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001ba6:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001ba8:	4b34      	ldr	r3, [pc, #208]	@ (8001c7c <HAL_UART_MspInit+0x22c>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bae:	4b33      	ldr	r3, [pc, #204]	@ (8001c7c <HAL_UART_MspInit+0x22c>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001bb4:	4b31      	ldr	r3, [pc, #196]	@ (8001c7c <HAL_UART_MspInit+0x22c>)
 8001bb6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001bba:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001bbc:	4b2f      	ldr	r3, [pc, #188]	@ (8001c7c <HAL_UART_MspInit+0x22c>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001bc2:	4b2e      	ldr	r3, [pc, #184]	@ (8001c7c <HAL_UART_MspInit+0x22c>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8001bc8:	4b2c      	ldr	r3, [pc, #176]	@ (8001c7c <HAL_UART_MspInit+0x22c>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001bce:	4b2b      	ldr	r3, [pc, #172]	@ (8001c7c <HAL_UART_MspInit+0x22c>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001bd4:	4b29      	ldr	r3, [pc, #164]	@ (8001c7c <HAL_UART_MspInit+0x22c>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001bda:	4828      	ldr	r0, [pc, #160]	@ (8001c7c <HAL_UART_MspInit+0x22c>)
 8001bdc:	f000 fa28 	bl	8002030 <HAL_DMA_Init>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d001      	beq.n	8001bea <HAL_UART_MspInit+0x19a>
      Error_Handler();
 8001be6:	f7ff fd75 	bl	80016d4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	4a23      	ldr	r2, [pc, #140]	@ (8001c7c <HAL_UART_MspInit+0x22c>)
 8001bee:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001bf0:	4a22      	ldr	r2, [pc, #136]	@ (8001c7c <HAL_UART_MspInit+0x22c>)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001bf6:	e031      	b.n	8001c5c <HAL_UART_MspInit+0x20c>
  else if(uartHandle->Instance==USART3)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a21      	ldr	r2, [pc, #132]	@ (8001c84 <HAL_UART_MspInit+0x234>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d12c      	bne.n	8001c5c <HAL_UART_MspInit+0x20c>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001c02:	2300      	movs	r3, #0
 8001c04:	613b      	str	r3, [r7, #16]
 8001c06:	4b18      	ldr	r3, [pc, #96]	@ (8001c68 <HAL_UART_MspInit+0x218>)
 8001c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c0a:	4a17      	ldr	r2, [pc, #92]	@ (8001c68 <HAL_UART_MspInit+0x218>)
 8001c0c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c10:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c12:	4b15      	ldr	r3, [pc, #84]	@ (8001c68 <HAL_UART_MspInit+0x218>)
 8001c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c16:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001c1a:	613b      	str	r3, [r7, #16]
 8001c1c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c1e:	2300      	movs	r3, #0
 8001c20:	60fb      	str	r3, [r7, #12]
 8001c22:	4b11      	ldr	r3, [pc, #68]	@ (8001c68 <HAL_UART_MspInit+0x218>)
 8001c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c26:	4a10      	ldr	r2, [pc, #64]	@ (8001c68 <HAL_UART_MspInit+0x218>)
 8001c28:	f043 0302 	orr.w	r3, r3, #2
 8001c2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c2e:	4b0e      	ldr	r3, [pc, #56]	@ (8001c68 <HAL_UART_MspInit+0x218>)
 8001c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c32:	f003 0302 	and.w	r3, r3, #2
 8001c36:	60fb      	str	r3, [r7, #12]
 8001c38:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001c3a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001c3e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c40:	2302      	movs	r3, #2
 8001c42:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c44:	2300      	movs	r3, #0
 8001c46:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c48:	2303      	movs	r3, #3
 8001c4a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001c4c:	2307      	movs	r3, #7
 8001c4e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c50:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c54:	4619      	mov	r1, r3
 8001c56:	480c      	ldr	r0, [pc, #48]	@ (8001c88 <HAL_UART_MspInit+0x238>)
 8001c58:	f001 f8c4 	bl	8002de4 <HAL_GPIO_Init>
}
 8001c5c:	bf00      	nop
 8001c5e:	3738      	adds	r7, #56	@ 0x38
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	40004c00 	.word	0x40004c00
 8001c68:	40023800 	.word	0x40023800
 8001c6c:	40020000 	.word	0x40020000
 8001c70:	20000280 	.word	0x20000280
 8001c74:	40026040 	.word	0x40026040
 8001c78:	40004400 	.word	0x40004400
 8001c7c:	200002e0 	.word	0x200002e0
 8001c80:	40026088 	.word	0x40026088
 8001c84:	40004800 	.word	0x40004800
 8001c88:	40020400 	.word	0x40020400

08001c8c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001c8c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001cc4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001c90:	f7ff fdba 	bl	8001808 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c94:	480c      	ldr	r0, [pc, #48]	@ (8001cc8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c96:	490d      	ldr	r1, [pc, #52]	@ (8001ccc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c98:	4a0d      	ldr	r2, [pc, #52]	@ (8001cd0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c9c:	e002      	b.n	8001ca4 <LoopCopyDataInit>

08001c9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ca0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ca2:	3304      	adds	r3, #4

08001ca4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ca4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ca6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ca8:	d3f9      	bcc.n	8001c9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001caa:	4a0a      	ldr	r2, [pc, #40]	@ (8001cd4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001cac:	4c0a      	ldr	r4, [pc, #40]	@ (8001cd8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001cae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cb0:	e001      	b.n	8001cb6 <LoopFillZerobss>

08001cb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cb4:	3204      	adds	r2, #4

08001cb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cb8:	d3fb      	bcc.n	8001cb2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001cba:	f008 ff19 	bl	800aaf0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001cbe:	f7ff fbd5 	bl	800146c <main>
  bx  lr    
 8001cc2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001cc4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001cc8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ccc:	20000104 	.word	0x20000104
  ldr r2, =_sidata
 8001cd0:	0800abf8 	.word	0x0800abf8
  ldr r2, =_sbss
 8001cd4:	20000104 	.word	0x20000104
  ldr r4, =_ebss
 8001cd8:	20001048 	.word	0x20001048

08001cdc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001cdc:	e7fe      	b.n	8001cdc <ADC_IRQHandler>
	...

08001ce0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ce4:	4b0e      	ldr	r3, [pc, #56]	@ (8001d20 <HAL_Init+0x40>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a0d      	ldr	r2, [pc, #52]	@ (8001d20 <HAL_Init+0x40>)
 8001cea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001cee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001cf0:	4b0b      	ldr	r3, [pc, #44]	@ (8001d20 <HAL_Init+0x40>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a0a      	ldr	r2, [pc, #40]	@ (8001d20 <HAL_Init+0x40>)
 8001cf6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001cfa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cfc:	4b08      	ldr	r3, [pc, #32]	@ (8001d20 <HAL_Init+0x40>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a07      	ldr	r2, [pc, #28]	@ (8001d20 <HAL_Init+0x40>)
 8001d02:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d06:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d08:	2003      	movs	r0, #3
 8001d0a:	f000 f94f 	bl	8001fac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d0e:	200f      	movs	r0, #15
 8001d10:	f000 f808 	bl	8001d24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d14:	f7ff fce4 	bl	80016e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d18:	2300      	movs	r3, #0
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	40023c00 	.word	0x40023c00

08001d24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b082      	sub	sp, #8
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d2c:	4b12      	ldr	r3, [pc, #72]	@ (8001d78 <HAL_InitTick+0x54>)
 8001d2e:	681a      	ldr	r2, [r3, #0]
 8001d30:	4b12      	ldr	r3, [pc, #72]	@ (8001d7c <HAL_InitTick+0x58>)
 8001d32:	781b      	ldrb	r3, [r3, #0]
 8001d34:	4619      	mov	r1, r3
 8001d36:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d42:	4618      	mov	r0, r3
 8001d44:	f000 f967 	bl	8002016 <HAL_SYSTICK_Config>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d001      	beq.n	8001d52 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	e00e      	b.n	8001d70 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2b0f      	cmp	r3, #15
 8001d56:	d80a      	bhi.n	8001d6e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d58:	2200      	movs	r2, #0
 8001d5a:	6879      	ldr	r1, [r7, #4]
 8001d5c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d60:	f000 f92f 	bl	8001fc2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d64:	4a06      	ldr	r2, [pc, #24]	@ (8001d80 <HAL_InitTick+0x5c>)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	e000      	b.n	8001d70 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d6e:	2301      	movs	r3, #1
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	3708      	adds	r7, #8
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	20000008 	.word	0x20000008
 8001d7c:	20000010 	.word	0x20000010
 8001d80:	2000000c 	.word	0x2000000c

08001d84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d88:	4b06      	ldr	r3, [pc, #24]	@ (8001da4 <HAL_IncTick+0x20>)
 8001d8a:	781b      	ldrb	r3, [r3, #0]
 8001d8c:	461a      	mov	r2, r3
 8001d8e:	4b06      	ldr	r3, [pc, #24]	@ (8001da8 <HAL_IncTick+0x24>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4413      	add	r3, r2
 8001d94:	4a04      	ldr	r2, [pc, #16]	@ (8001da8 <HAL_IncTick+0x24>)
 8001d96:	6013      	str	r3, [r2, #0]
}
 8001d98:	bf00      	nop
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop
 8001da4:	20000010 	.word	0x20000010
 8001da8:	20000340 	.word	0x20000340

08001dac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dac:	b480      	push	{r7}
 8001dae:	af00      	add	r7, sp, #0
  return uwTick;
 8001db0:	4b03      	ldr	r3, [pc, #12]	@ (8001dc0 <HAL_GetTick+0x14>)
 8001db2:	681b      	ldr	r3, [r3, #0]
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr
 8001dbe:	bf00      	nop
 8001dc0:	20000340 	.word	0x20000340

08001dc4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b084      	sub	sp, #16
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001dcc:	f7ff ffee 	bl	8001dac <HAL_GetTick>
 8001dd0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ddc:	d005      	beq.n	8001dea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001dde:	4b0a      	ldr	r3, [pc, #40]	@ (8001e08 <HAL_Delay+0x44>)
 8001de0:	781b      	ldrb	r3, [r3, #0]
 8001de2:	461a      	mov	r2, r3
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	4413      	add	r3, r2
 8001de8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001dea:	bf00      	nop
 8001dec:	f7ff ffde 	bl	8001dac <HAL_GetTick>
 8001df0:	4602      	mov	r2, r0
 8001df2:	68bb      	ldr	r3, [r7, #8]
 8001df4:	1ad3      	subs	r3, r2, r3
 8001df6:	68fa      	ldr	r2, [r7, #12]
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	d8f7      	bhi.n	8001dec <HAL_Delay+0x28>
  {
  }
}
 8001dfc:	bf00      	nop
 8001dfe:	bf00      	nop
 8001e00:	3710      	adds	r7, #16
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	20000010 	.word	0x20000010

08001e0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b085      	sub	sp, #20
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	f003 0307 	and.w	r3, r3, #7
 8001e1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e1c:	4b0c      	ldr	r3, [pc, #48]	@ (8001e50 <__NVIC_SetPriorityGrouping+0x44>)
 8001e1e:	68db      	ldr	r3, [r3, #12]
 8001e20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e22:	68ba      	ldr	r2, [r7, #8]
 8001e24:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e28:	4013      	ands	r3, r2
 8001e2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e34:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e3e:	4a04      	ldr	r2, [pc, #16]	@ (8001e50 <__NVIC_SetPriorityGrouping+0x44>)
 8001e40:	68bb      	ldr	r3, [r7, #8]
 8001e42:	60d3      	str	r3, [r2, #12]
}
 8001e44:	bf00      	nop
 8001e46:	3714      	adds	r7, #20
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4e:	4770      	bx	lr
 8001e50:	e000ed00 	.word	0xe000ed00

08001e54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e58:	4b04      	ldr	r3, [pc, #16]	@ (8001e6c <__NVIC_GetPriorityGrouping+0x18>)
 8001e5a:	68db      	ldr	r3, [r3, #12]
 8001e5c:	0a1b      	lsrs	r3, r3, #8
 8001e5e:	f003 0307 	and.w	r3, r3, #7
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	46bd      	mov	sp, r7
 8001e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6a:	4770      	bx	lr
 8001e6c:	e000ed00 	.word	0xe000ed00

08001e70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b083      	sub	sp, #12
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	4603      	mov	r3, r0
 8001e78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	db0b      	blt.n	8001e9a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e82:	79fb      	ldrb	r3, [r7, #7]
 8001e84:	f003 021f 	and.w	r2, r3, #31
 8001e88:	4907      	ldr	r1, [pc, #28]	@ (8001ea8 <__NVIC_EnableIRQ+0x38>)
 8001e8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e8e:	095b      	lsrs	r3, r3, #5
 8001e90:	2001      	movs	r0, #1
 8001e92:	fa00 f202 	lsl.w	r2, r0, r2
 8001e96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001e9a:	bf00      	nop
 8001e9c:	370c      	adds	r7, #12
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr
 8001ea6:	bf00      	nop
 8001ea8:	e000e100 	.word	0xe000e100

08001eac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b083      	sub	sp, #12
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	6039      	str	r1, [r7, #0]
 8001eb6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	db0a      	blt.n	8001ed6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	b2da      	uxtb	r2, r3
 8001ec4:	490c      	ldr	r1, [pc, #48]	@ (8001ef8 <__NVIC_SetPriority+0x4c>)
 8001ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eca:	0112      	lsls	r2, r2, #4
 8001ecc:	b2d2      	uxtb	r2, r2
 8001ece:	440b      	add	r3, r1
 8001ed0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ed4:	e00a      	b.n	8001eec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	b2da      	uxtb	r2, r3
 8001eda:	4908      	ldr	r1, [pc, #32]	@ (8001efc <__NVIC_SetPriority+0x50>)
 8001edc:	79fb      	ldrb	r3, [r7, #7]
 8001ede:	f003 030f 	and.w	r3, r3, #15
 8001ee2:	3b04      	subs	r3, #4
 8001ee4:	0112      	lsls	r2, r2, #4
 8001ee6:	b2d2      	uxtb	r2, r2
 8001ee8:	440b      	add	r3, r1
 8001eea:	761a      	strb	r2, [r3, #24]
}
 8001eec:	bf00      	nop
 8001eee:	370c      	adds	r7, #12
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef6:	4770      	bx	lr
 8001ef8:	e000e100 	.word	0xe000e100
 8001efc:	e000ed00 	.word	0xe000ed00

08001f00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b089      	sub	sp, #36	@ 0x24
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	60f8      	str	r0, [r7, #12]
 8001f08:	60b9      	str	r1, [r7, #8]
 8001f0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	f003 0307 	and.w	r3, r3, #7
 8001f12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f14:	69fb      	ldr	r3, [r7, #28]
 8001f16:	f1c3 0307 	rsb	r3, r3, #7
 8001f1a:	2b04      	cmp	r3, #4
 8001f1c:	bf28      	it	cs
 8001f1e:	2304      	movcs	r3, #4
 8001f20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f22:	69fb      	ldr	r3, [r7, #28]
 8001f24:	3304      	adds	r3, #4
 8001f26:	2b06      	cmp	r3, #6
 8001f28:	d902      	bls.n	8001f30 <NVIC_EncodePriority+0x30>
 8001f2a:	69fb      	ldr	r3, [r7, #28]
 8001f2c:	3b03      	subs	r3, #3
 8001f2e:	e000      	b.n	8001f32 <NVIC_EncodePriority+0x32>
 8001f30:	2300      	movs	r3, #0
 8001f32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f34:	f04f 32ff 	mov.w	r2, #4294967295
 8001f38:	69bb      	ldr	r3, [r7, #24]
 8001f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3e:	43da      	mvns	r2, r3
 8001f40:	68bb      	ldr	r3, [r7, #8]
 8001f42:	401a      	ands	r2, r3
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f48:	f04f 31ff 	mov.w	r1, #4294967295
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f52:	43d9      	mvns	r1, r3
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f58:	4313      	orrs	r3, r2
         );
}
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	3724      	adds	r7, #36	@ 0x24
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f64:	4770      	bx	lr
	...

08001f68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	3b01      	subs	r3, #1
 8001f74:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f78:	d301      	bcc.n	8001f7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	e00f      	b.n	8001f9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f7e:	4a0a      	ldr	r2, [pc, #40]	@ (8001fa8 <SysTick_Config+0x40>)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	3b01      	subs	r3, #1
 8001f84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f86:	210f      	movs	r1, #15
 8001f88:	f04f 30ff 	mov.w	r0, #4294967295
 8001f8c:	f7ff ff8e 	bl	8001eac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f90:	4b05      	ldr	r3, [pc, #20]	@ (8001fa8 <SysTick_Config+0x40>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f96:	4b04      	ldr	r3, [pc, #16]	@ (8001fa8 <SysTick_Config+0x40>)
 8001f98:	2207      	movs	r2, #7
 8001f9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f9c:	2300      	movs	r3, #0
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	3708      	adds	r7, #8
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	e000e010 	.word	0xe000e010

08001fac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b082      	sub	sp, #8
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fb4:	6878      	ldr	r0, [r7, #4]
 8001fb6:	f7ff ff29 	bl	8001e0c <__NVIC_SetPriorityGrouping>
}
 8001fba:	bf00      	nop
 8001fbc:	3708      	adds	r7, #8
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}

08001fc2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001fc2:	b580      	push	{r7, lr}
 8001fc4:	b086      	sub	sp, #24
 8001fc6:	af00      	add	r7, sp, #0
 8001fc8:	4603      	mov	r3, r0
 8001fca:	60b9      	str	r1, [r7, #8]
 8001fcc:	607a      	str	r2, [r7, #4]
 8001fce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001fd4:	f7ff ff3e 	bl	8001e54 <__NVIC_GetPriorityGrouping>
 8001fd8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fda:	687a      	ldr	r2, [r7, #4]
 8001fdc:	68b9      	ldr	r1, [r7, #8]
 8001fde:	6978      	ldr	r0, [r7, #20]
 8001fe0:	f7ff ff8e 	bl	8001f00 <NVIC_EncodePriority>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fea:	4611      	mov	r1, r2
 8001fec:	4618      	mov	r0, r3
 8001fee:	f7ff ff5d 	bl	8001eac <__NVIC_SetPriority>
}
 8001ff2:	bf00      	nop
 8001ff4:	3718      	adds	r7, #24
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}

08001ffa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ffa:	b580      	push	{r7, lr}
 8001ffc:	b082      	sub	sp, #8
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	4603      	mov	r3, r0
 8002002:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002004:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002008:	4618      	mov	r0, r3
 800200a:	f7ff ff31 	bl	8001e70 <__NVIC_EnableIRQ>
}
 800200e:	bf00      	nop
 8002010:	3708      	adds	r7, #8
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}

08002016 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002016:	b580      	push	{r7, lr}
 8002018:	b082      	sub	sp, #8
 800201a:	af00      	add	r7, sp, #0
 800201c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	f7ff ffa2 	bl	8001f68 <SysTick_Config>
 8002024:	4603      	mov	r3, r0
}
 8002026:	4618      	mov	r0, r3
 8002028:	3708      	adds	r7, #8
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
	...

08002030 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b086      	sub	sp, #24
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002038:	2300      	movs	r3, #0
 800203a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800203c:	f7ff feb6 	bl	8001dac <HAL_GetTick>
 8002040:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d101      	bne.n	800204c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002048:	2301      	movs	r3, #1
 800204a:	e099      	b.n	8002180 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2202      	movs	r2, #2
 8002050:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2200      	movs	r2, #0
 8002058:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	681a      	ldr	r2, [r3, #0]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f022 0201 	bic.w	r2, r2, #1
 800206a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800206c:	e00f      	b.n	800208e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800206e:	f7ff fe9d 	bl	8001dac <HAL_GetTick>
 8002072:	4602      	mov	r2, r0
 8002074:	693b      	ldr	r3, [r7, #16]
 8002076:	1ad3      	subs	r3, r2, r3
 8002078:	2b05      	cmp	r3, #5
 800207a:	d908      	bls.n	800208e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2220      	movs	r2, #32
 8002080:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2203      	movs	r2, #3
 8002086:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800208a:	2303      	movs	r3, #3
 800208c:	e078      	b.n	8002180 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f003 0301 	and.w	r3, r3, #1
 8002098:	2b00      	cmp	r3, #0
 800209a:	d1e8      	bne.n	800206e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80020a4:	697a      	ldr	r2, [r7, #20]
 80020a6:	4b38      	ldr	r3, [pc, #224]	@ (8002188 <HAL_DMA_Init+0x158>)
 80020a8:	4013      	ands	r3, r2
 80020aa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	685a      	ldr	r2, [r3, #4]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80020ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	691b      	ldr	r3, [r3, #16]
 80020c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80020c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	699b      	ldr	r3, [r3, #24]
 80020cc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80020d2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6a1b      	ldr	r3, [r3, #32]
 80020d8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80020da:	697a      	ldr	r2, [r7, #20]
 80020dc:	4313      	orrs	r3, r2
 80020de:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020e4:	2b04      	cmp	r3, #4
 80020e6:	d107      	bne.n	80020f8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020f0:	4313      	orrs	r3, r2
 80020f2:	697a      	ldr	r2, [r7, #20]
 80020f4:	4313      	orrs	r3, r2
 80020f6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	697a      	ldr	r2, [r7, #20]
 80020fe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	695b      	ldr	r3, [r3, #20]
 8002106:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	f023 0307 	bic.w	r3, r3, #7
 800210e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002114:	697a      	ldr	r2, [r7, #20]
 8002116:	4313      	orrs	r3, r2
 8002118:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800211e:	2b04      	cmp	r3, #4
 8002120:	d117      	bne.n	8002152 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002126:	697a      	ldr	r2, [r7, #20]
 8002128:	4313      	orrs	r3, r2
 800212a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002130:	2b00      	cmp	r3, #0
 8002132:	d00e      	beq.n	8002152 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002134:	6878      	ldr	r0, [r7, #4]
 8002136:	f000 fb01 	bl	800273c <DMA_CheckFifoParam>
 800213a:	4603      	mov	r3, r0
 800213c:	2b00      	cmp	r3, #0
 800213e:	d008      	beq.n	8002152 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2240      	movs	r2, #64	@ 0x40
 8002144:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2201      	movs	r2, #1
 800214a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800214e:	2301      	movs	r3, #1
 8002150:	e016      	b.n	8002180 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	697a      	ldr	r2, [r7, #20]
 8002158:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800215a:	6878      	ldr	r0, [r7, #4]
 800215c:	f000 fab8 	bl	80026d0 <DMA_CalcBaseAndBitshift>
 8002160:	4603      	mov	r3, r0
 8002162:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002168:	223f      	movs	r2, #63	@ 0x3f
 800216a:	409a      	lsls	r2, r3
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2200      	movs	r2, #0
 8002174:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2201      	movs	r2, #1
 800217a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800217e:	2300      	movs	r3, #0
}
 8002180:	4618      	mov	r0, r3
 8002182:	3718      	adds	r7, #24
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}
 8002188:	f010803f 	.word	0xf010803f

0800218c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b086      	sub	sp, #24
 8002190:	af00      	add	r7, sp, #0
 8002192:	60f8      	str	r0, [r7, #12]
 8002194:	60b9      	str	r1, [r7, #8]
 8002196:	607a      	str	r2, [r7, #4]
 8002198:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800219a:	2300      	movs	r3, #0
 800219c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021a2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80021aa:	2b01      	cmp	r3, #1
 80021ac:	d101      	bne.n	80021b2 <HAL_DMA_Start_IT+0x26>
 80021ae:	2302      	movs	r3, #2
 80021b0:	e040      	b.n	8002234 <HAL_DMA_Start_IT+0xa8>
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	2201      	movs	r2, #1
 80021b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80021c0:	b2db      	uxtb	r3, r3
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	d12f      	bne.n	8002226 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	2202      	movs	r2, #2
 80021ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	2200      	movs	r2, #0
 80021d2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	687a      	ldr	r2, [r7, #4]
 80021d8:	68b9      	ldr	r1, [r7, #8]
 80021da:	68f8      	ldr	r0, [r7, #12]
 80021dc:	f000 fa4a 	bl	8002674 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021e4:	223f      	movs	r2, #63	@ 0x3f
 80021e6:	409a      	lsls	r2, r3
 80021e8:	693b      	ldr	r3, [r7, #16]
 80021ea:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f042 0216 	orr.w	r2, r2, #22
 80021fa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002200:	2b00      	cmp	r3, #0
 8002202:	d007      	beq.n	8002214 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	681a      	ldr	r2, [r3, #0]
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f042 0208 	orr.w	r2, r2, #8
 8002212:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	681a      	ldr	r2, [r3, #0]
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f042 0201 	orr.w	r2, r2, #1
 8002222:	601a      	str	r2, [r3, #0]
 8002224:	e005      	b.n	8002232 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	2200      	movs	r2, #0
 800222a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800222e:	2302      	movs	r3, #2
 8002230:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002232:	7dfb      	ldrb	r3, [r7, #23]
}
 8002234:	4618      	mov	r0, r3
 8002236:	3718      	adds	r7, #24
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}

0800223c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b084      	sub	sp, #16
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002248:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800224a:	f7ff fdaf 	bl	8001dac <HAL_GetTick>
 800224e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002256:	b2db      	uxtb	r3, r3
 8002258:	2b02      	cmp	r3, #2
 800225a:	d008      	beq.n	800226e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2280      	movs	r2, #128	@ 0x80
 8002260:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2200      	movs	r2, #0
 8002266:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800226a:	2301      	movs	r3, #1
 800226c:	e052      	b.n	8002314 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f022 0216 	bic.w	r2, r2, #22
 800227c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	695a      	ldr	r2, [r3, #20]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800228c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002292:	2b00      	cmp	r3, #0
 8002294:	d103      	bne.n	800229e <HAL_DMA_Abort+0x62>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800229a:	2b00      	cmp	r3, #0
 800229c:	d007      	beq.n	80022ae <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	681a      	ldr	r2, [r3, #0]
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f022 0208 	bic.w	r2, r2, #8
 80022ac:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	681a      	ldr	r2, [r3, #0]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f022 0201 	bic.w	r2, r2, #1
 80022bc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80022be:	e013      	b.n	80022e8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80022c0:	f7ff fd74 	bl	8001dac <HAL_GetTick>
 80022c4:	4602      	mov	r2, r0
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	1ad3      	subs	r3, r2, r3
 80022ca:	2b05      	cmp	r3, #5
 80022cc:	d90c      	bls.n	80022e8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2220      	movs	r2, #32
 80022d2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2203      	movs	r2, #3
 80022d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2200      	movs	r2, #0
 80022e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80022e4:	2303      	movs	r3, #3
 80022e6:	e015      	b.n	8002314 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f003 0301 	and.w	r3, r3, #1
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d1e4      	bne.n	80022c0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022fa:	223f      	movs	r2, #63	@ 0x3f
 80022fc:	409a      	lsls	r2, r3
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2201      	movs	r2, #1
 8002306:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2200      	movs	r2, #0
 800230e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002312:	2300      	movs	r3, #0
}
 8002314:	4618      	mov	r0, r3
 8002316:	3710      	adds	r7, #16
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}

0800231c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800231c:	b480      	push	{r7}
 800231e:	b083      	sub	sp, #12
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800232a:	b2db      	uxtb	r3, r3
 800232c:	2b02      	cmp	r3, #2
 800232e:	d004      	beq.n	800233a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2280      	movs	r2, #128	@ 0x80
 8002334:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	e00c      	b.n	8002354 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2205      	movs	r2, #5
 800233e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	681a      	ldr	r2, [r3, #0]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f022 0201 	bic.w	r2, r2, #1
 8002350:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002352:	2300      	movs	r3, #0
}
 8002354:	4618      	mov	r0, r3
 8002356:	370c      	adds	r7, #12
 8002358:	46bd      	mov	sp, r7
 800235a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235e:	4770      	bx	lr

08002360 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b086      	sub	sp, #24
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002368:	2300      	movs	r3, #0
 800236a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800236c:	4b8e      	ldr	r3, [pc, #568]	@ (80025a8 <HAL_DMA_IRQHandler+0x248>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a8e      	ldr	r2, [pc, #568]	@ (80025ac <HAL_DMA_IRQHandler+0x24c>)
 8002372:	fba2 2303 	umull	r2, r3, r2, r3
 8002376:	0a9b      	lsrs	r3, r3, #10
 8002378:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800237e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002380:	693b      	ldr	r3, [r7, #16]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800238a:	2208      	movs	r2, #8
 800238c:	409a      	lsls	r2, r3
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	4013      	ands	r3, r2
 8002392:	2b00      	cmp	r3, #0
 8002394:	d01a      	beq.n	80023cc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f003 0304 	and.w	r3, r3, #4
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d013      	beq.n	80023cc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f022 0204 	bic.w	r2, r2, #4
 80023b2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023b8:	2208      	movs	r2, #8
 80023ba:	409a      	lsls	r2, r3
 80023bc:	693b      	ldr	r3, [r7, #16]
 80023be:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023c4:	f043 0201 	orr.w	r2, r3, #1
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023d0:	2201      	movs	r2, #1
 80023d2:	409a      	lsls	r2, r3
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	4013      	ands	r3, r2
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d012      	beq.n	8002402 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	695b      	ldr	r3, [r3, #20]
 80023e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d00b      	beq.n	8002402 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023ee:	2201      	movs	r2, #1
 80023f0:	409a      	lsls	r2, r3
 80023f2:	693b      	ldr	r3, [r7, #16]
 80023f4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023fa:	f043 0202 	orr.w	r2, r3, #2
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002406:	2204      	movs	r2, #4
 8002408:	409a      	lsls	r2, r3
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	4013      	ands	r3, r2
 800240e:	2b00      	cmp	r3, #0
 8002410:	d012      	beq.n	8002438 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f003 0302 	and.w	r3, r3, #2
 800241c:	2b00      	cmp	r3, #0
 800241e:	d00b      	beq.n	8002438 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002424:	2204      	movs	r2, #4
 8002426:	409a      	lsls	r2, r3
 8002428:	693b      	ldr	r3, [r7, #16]
 800242a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002430:	f043 0204 	orr.w	r2, r3, #4
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800243c:	2210      	movs	r2, #16
 800243e:	409a      	lsls	r2, r3
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	4013      	ands	r3, r2
 8002444:	2b00      	cmp	r3, #0
 8002446:	d043      	beq.n	80024d0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f003 0308 	and.w	r3, r3, #8
 8002452:	2b00      	cmp	r3, #0
 8002454:	d03c      	beq.n	80024d0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800245a:	2210      	movs	r2, #16
 800245c:	409a      	lsls	r2, r3
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800246c:	2b00      	cmp	r3, #0
 800246e:	d018      	beq.n	80024a2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800247a:	2b00      	cmp	r3, #0
 800247c:	d108      	bne.n	8002490 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002482:	2b00      	cmp	r3, #0
 8002484:	d024      	beq.n	80024d0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800248a:	6878      	ldr	r0, [r7, #4]
 800248c:	4798      	blx	r3
 800248e:	e01f      	b.n	80024d0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002494:	2b00      	cmp	r3, #0
 8002496:	d01b      	beq.n	80024d0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800249c:	6878      	ldr	r0, [r7, #4]
 800249e:	4798      	blx	r3
 80024a0:	e016      	b.n	80024d0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d107      	bne.n	80024c0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f022 0208 	bic.w	r2, r2, #8
 80024be:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d003      	beq.n	80024d0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024cc:	6878      	ldr	r0, [r7, #4]
 80024ce:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024d4:	2220      	movs	r2, #32
 80024d6:	409a      	lsls	r2, r3
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	4013      	ands	r3, r2
 80024dc:	2b00      	cmp	r3, #0
 80024de:	f000 808f 	beq.w	8002600 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f003 0310 	and.w	r3, r3, #16
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	f000 8087 	beq.w	8002600 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024f6:	2220      	movs	r2, #32
 80024f8:	409a      	lsls	r2, r3
 80024fa:	693b      	ldr	r3, [r7, #16]
 80024fc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002504:	b2db      	uxtb	r3, r3
 8002506:	2b05      	cmp	r3, #5
 8002508:	d136      	bne.n	8002578 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f022 0216 	bic.w	r2, r2, #22
 8002518:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	695a      	ldr	r2, [r3, #20]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002528:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800252e:	2b00      	cmp	r3, #0
 8002530:	d103      	bne.n	800253a <HAL_DMA_IRQHandler+0x1da>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002536:	2b00      	cmp	r3, #0
 8002538:	d007      	beq.n	800254a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f022 0208 	bic.w	r2, r2, #8
 8002548:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800254e:	223f      	movs	r2, #63	@ 0x3f
 8002550:	409a      	lsls	r2, r3
 8002552:	693b      	ldr	r3, [r7, #16]
 8002554:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2201      	movs	r2, #1
 800255a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2200      	movs	r2, #0
 8002562:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800256a:	2b00      	cmp	r3, #0
 800256c:	d07e      	beq.n	800266c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002572:	6878      	ldr	r0, [r7, #4]
 8002574:	4798      	blx	r3
        }
        return;
 8002576:	e079      	b.n	800266c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002582:	2b00      	cmp	r3, #0
 8002584:	d01d      	beq.n	80025c2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002590:	2b00      	cmp	r3, #0
 8002592:	d10d      	bne.n	80025b0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002598:	2b00      	cmp	r3, #0
 800259a:	d031      	beq.n	8002600 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025a0:	6878      	ldr	r0, [r7, #4]
 80025a2:	4798      	blx	r3
 80025a4:	e02c      	b.n	8002600 <HAL_DMA_IRQHandler+0x2a0>
 80025a6:	bf00      	nop
 80025a8:	20000008 	.word	0x20000008
 80025ac:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d023      	beq.n	8002600 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025bc:	6878      	ldr	r0, [r7, #4]
 80025be:	4798      	blx	r3
 80025c0:	e01e      	b.n	8002600 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d10f      	bne.n	80025f0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	681a      	ldr	r2, [r3, #0]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f022 0210 	bic.w	r2, r2, #16
 80025de:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2201      	movs	r2, #1
 80025e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2200      	movs	r2, #0
 80025ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d003      	beq.n	8002600 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025fc:	6878      	ldr	r0, [r7, #4]
 80025fe:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002604:	2b00      	cmp	r3, #0
 8002606:	d032      	beq.n	800266e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800260c:	f003 0301 	and.w	r3, r3, #1
 8002610:	2b00      	cmp	r3, #0
 8002612:	d022      	beq.n	800265a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2205      	movs	r2, #5
 8002618:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f022 0201 	bic.w	r2, r2, #1
 800262a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	3301      	adds	r3, #1
 8002630:	60bb      	str	r3, [r7, #8]
 8002632:	697a      	ldr	r2, [r7, #20]
 8002634:	429a      	cmp	r2, r3
 8002636:	d307      	bcc.n	8002648 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f003 0301 	and.w	r3, r3, #1
 8002642:	2b00      	cmp	r3, #0
 8002644:	d1f2      	bne.n	800262c <HAL_DMA_IRQHandler+0x2cc>
 8002646:	e000      	b.n	800264a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002648:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2201      	movs	r2, #1
 800264e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	2200      	movs	r2, #0
 8002656:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800265e:	2b00      	cmp	r3, #0
 8002660:	d005      	beq.n	800266e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	4798      	blx	r3
 800266a:	e000      	b.n	800266e <HAL_DMA_IRQHandler+0x30e>
        return;
 800266c:	bf00      	nop
    }
  }
}
 800266e:	3718      	adds	r7, #24
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}

08002674 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002674:	b480      	push	{r7}
 8002676:	b085      	sub	sp, #20
 8002678:	af00      	add	r7, sp, #0
 800267a:	60f8      	str	r0, [r7, #12]
 800267c:	60b9      	str	r1, [r7, #8]
 800267e:	607a      	str	r2, [r7, #4]
 8002680:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002690:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	683a      	ldr	r2, [r7, #0]
 8002698:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	689b      	ldr	r3, [r3, #8]
 800269e:	2b40      	cmp	r3, #64	@ 0x40
 80026a0:	d108      	bne.n	80026b4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	687a      	ldr	r2, [r7, #4]
 80026a8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	68ba      	ldr	r2, [r7, #8]
 80026b0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80026b2:	e007      	b.n	80026c4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	68ba      	ldr	r2, [r7, #8]
 80026ba:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	687a      	ldr	r2, [r7, #4]
 80026c2:	60da      	str	r2, [r3, #12]
}
 80026c4:	bf00      	nop
 80026c6:	3714      	adds	r7, #20
 80026c8:	46bd      	mov	sp, r7
 80026ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ce:	4770      	bx	lr

080026d0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b085      	sub	sp, #20
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	3b10      	subs	r3, #16
 80026e0:	4a14      	ldr	r2, [pc, #80]	@ (8002734 <DMA_CalcBaseAndBitshift+0x64>)
 80026e2:	fba2 2303 	umull	r2, r3, r2, r3
 80026e6:	091b      	lsrs	r3, r3, #4
 80026e8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80026ea:	4a13      	ldr	r2, [pc, #76]	@ (8002738 <DMA_CalcBaseAndBitshift+0x68>)
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	4413      	add	r3, r2
 80026f0:	781b      	ldrb	r3, [r3, #0]
 80026f2:	461a      	mov	r2, r3
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	2b03      	cmp	r3, #3
 80026fc:	d909      	bls.n	8002712 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002706:	f023 0303 	bic.w	r3, r3, #3
 800270a:	1d1a      	adds	r2, r3, #4
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	659a      	str	r2, [r3, #88]	@ 0x58
 8002710:	e007      	b.n	8002722 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800271a:	f023 0303 	bic.w	r3, r3, #3
 800271e:	687a      	ldr	r2, [r7, #4]
 8002720:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002726:	4618      	mov	r0, r3
 8002728:	3714      	adds	r7, #20
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr
 8002732:	bf00      	nop
 8002734:	aaaaaaab 	.word	0xaaaaaaab
 8002738:	0800abe0 	.word	0x0800abe0

0800273c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800273c:	b480      	push	{r7}
 800273e:	b085      	sub	sp, #20
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002744:	2300      	movs	r3, #0
 8002746:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800274c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	699b      	ldr	r3, [r3, #24]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d11f      	bne.n	8002796 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002756:	68bb      	ldr	r3, [r7, #8]
 8002758:	2b03      	cmp	r3, #3
 800275a:	d856      	bhi.n	800280a <DMA_CheckFifoParam+0xce>
 800275c:	a201      	add	r2, pc, #4	@ (adr r2, 8002764 <DMA_CheckFifoParam+0x28>)
 800275e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002762:	bf00      	nop
 8002764:	08002775 	.word	0x08002775
 8002768:	08002787 	.word	0x08002787
 800276c:	08002775 	.word	0x08002775
 8002770:	0800280b 	.word	0x0800280b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002778:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800277c:	2b00      	cmp	r3, #0
 800277e:	d046      	beq.n	800280e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002784:	e043      	b.n	800280e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800278a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800278e:	d140      	bne.n	8002812 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002790:	2301      	movs	r3, #1
 8002792:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002794:	e03d      	b.n	8002812 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	699b      	ldr	r3, [r3, #24]
 800279a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800279e:	d121      	bne.n	80027e4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80027a0:	68bb      	ldr	r3, [r7, #8]
 80027a2:	2b03      	cmp	r3, #3
 80027a4:	d837      	bhi.n	8002816 <DMA_CheckFifoParam+0xda>
 80027a6:	a201      	add	r2, pc, #4	@ (adr r2, 80027ac <DMA_CheckFifoParam+0x70>)
 80027a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027ac:	080027bd 	.word	0x080027bd
 80027b0:	080027c3 	.word	0x080027c3
 80027b4:	080027bd 	.word	0x080027bd
 80027b8:	080027d5 	.word	0x080027d5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80027bc:	2301      	movs	r3, #1
 80027be:	73fb      	strb	r3, [r7, #15]
      break;
 80027c0:	e030      	b.n	8002824 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027c6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d025      	beq.n	800281a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027d2:	e022      	b.n	800281a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027d8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80027dc:	d11f      	bne.n	800281e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80027de:	2301      	movs	r3, #1
 80027e0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80027e2:	e01c      	b.n	800281e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	2b02      	cmp	r3, #2
 80027e8:	d903      	bls.n	80027f2 <DMA_CheckFifoParam+0xb6>
 80027ea:	68bb      	ldr	r3, [r7, #8]
 80027ec:	2b03      	cmp	r3, #3
 80027ee:	d003      	beq.n	80027f8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80027f0:	e018      	b.n	8002824 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	73fb      	strb	r3, [r7, #15]
      break;
 80027f6:	e015      	b.n	8002824 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027fc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002800:	2b00      	cmp	r3, #0
 8002802:	d00e      	beq.n	8002822 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002804:	2301      	movs	r3, #1
 8002806:	73fb      	strb	r3, [r7, #15]
      break;
 8002808:	e00b      	b.n	8002822 <DMA_CheckFifoParam+0xe6>
      break;
 800280a:	bf00      	nop
 800280c:	e00a      	b.n	8002824 <DMA_CheckFifoParam+0xe8>
      break;
 800280e:	bf00      	nop
 8002810:	e008      	b.n	8002824 <DMA_CheckFifoParam+0xe8>
      break;
 8002812:	bf00      	nop
 8002814:	e006      	b.n	8002824 <DMA_CheckFifoParam+0xe8>
      break;
 8002816:	bf00      	nop
 8002818:	e004      	b.n	8002824 <DMA_CheckFifoParam+0xe8>
      break;
 800281a:	bf00      	nop
 800281c:	e002      	b.n	8002824 <DMA_CheckFifoParam+0xe8>
      break;   
 800281e:	bf00      	nop
 8002820:	e000      	b.n	8002824 <DMA_CheckFifoParam+0xe8>
      break;
 8002822:	bf00      	nop
    }
  } 
  
  return status; 
 8002824:	7bfb      	ldrb	r3, [r7, #15]
}
 8002826:	4618      	mov	r0, r3
 8002828:	3714      	adds	r7, #20
 800282a:	46bd      	mov	sp, r7
 800282c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002830:	4770      	bx	lr
 8002832:	bf00      	nop

08002834 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b086      	sub	sp, #24
 8002838:	af00      	add	r7, sp, #0
 800283a:	60f8      	str	r0, [r7, #12]
 800283c:	60b9      	str	r1, [r7, #8]
 800283e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	75fb      	strb	r3, [r7, #23]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002846:	4b23      	ldr	r3, [pc, #140]	@ (80028d4 <HAL_FLASH_Program+0xa0>)
 8002848:	7e1b      	ldrb	r3, [r3, #24]
 800284a:	2b01      	cmp	r3, #1
 800284c:	d101      	bne.n	8002852 <HAL_FLASH_Program+0x1e>
 800284e:	2302      	movs	r3, #2
 8002850:	e03b      	b.n	80028ca <HAL_FLASH_Program+0x96>
 8002852:	4b20      	ldr	r3, [pc, #128]	@ (80028d4 <HAL_FLASH_Program+0xa0>)
 8002854:	2201      	movs	r2, #1
 8002856:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002858:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800285c:	f000 f870 	bl	8002940 <FLASH_WaitForLastOperation>
 8002860:	4603      	mov	r3, r0
 8002862:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8002864:	7dfb      	ldrb	r3, [r7, #23]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d12b      	bne.n	80028c2 <HAL_FLASH_Program+0x8e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d105      	bne.n	800287c <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8002870:	783b      	ldrb	r3, [r7, #0]
 8002872:	4619      	mov	r1, r3
 8002874:	68b8      	ldr	r0, [r7, #8]
 8002876:	f000 f91b 	bl	8002ab0 <FLASH_Program_Byte>
 800287a:	e016      	b.n	80028aa <HAL_FLASH_Program+0x76>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	2b01      	cmp	r3, #1
 8002880:	d105      	bne.n	800288e <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8002882:	883b      	ldrh	r3, [r7, #0]
 8002884:	4619      	mov	r1, r3
 8002886:	68b8      	ldr	r0, [r7, #8]
 8002888:	f000 f8ee 	bl	8002a68 <FLASH_Program_HalfWord>
 800288c:	e00d      	b.n	80028aa <HAL_FLASH_Program+0x76>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	2b02      	cmp	r3, #2
 8002892:	d105      	bne.n	80028a0 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	4619      	mov	r1, r3
 8002898:	68b8      	ldr	r0, [r7, #8]
 800289a:	f000 f8c3 	bl	8002a24 <FLASH_Program_Word>
 800289e:	e004      	b.n	80028aa <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 80028a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80028a4:	68b8      	ldr	r0, [r7, #8]
 80028a6:	f000 f88b 	bl	80029c0 <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80028aa:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80028ae:	f000 f847 	bl	8002940 <FLASH_WaitForLastOperation>
 80028b2:	4603      	mov	r3, r0
 80028b4:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 80028b6:	4b08      	ldr	r3, [pc, #32]	@ (80028d8 <HAL_FLASH_Program+0xa4>)
 80028b8:	691b      	ldr	r3, [r3, #16]
 80028ba:	4a07      	ldr	r2, [pc, #28]	@ (80028d8 <HAL_FLASH_Program+0xa4>)
 80028bc:	f023 0301 	bic.w	r3, r3, #1
 80028c0:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80028c2:	4b04      	ldr	r3, [pc, #16]	@ (80028d4 <HAL_FLASH_Program+0xa0>)
 80028c4:	2200      	movs	r2, #0
 80028c6:	761a      	strb	r2, [r3, #24]

  return status;
 80028c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	3718      	adds	r7, #24
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	20000344 	.word	0x20000344
 80028d8:	40023c00 	.word	0x40023c00

080028dc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80028e2:	2300      	movs	r3, #0
 80028e4:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80028e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002914 <HAL_FLASH_Unlock+0x38>)
 80028e8:	691b      	ldr	r3, [r3, #16]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	da0b      	bge.n	8002906 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80028ee:	4b09      	ldr	r3, [pc, #36]	@ (8002914 <HAL_FLASH_Unlock+0x38>)
 80028f0:	4a09      	ldr	r2, [pc, #36]	@ (8002918 <HAL_FLASH_Unlock+0x3c>)
 80028f2:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80028f4:	4b07      	ldr	r3, [pc, #28]	@ (8002914 <HAL_FLASH_Unlock+0x38>)
 80028f6:	4a09      	ldr	r2, [pc, #36]	@ (800291c <HAL_FLASH_Unlock+0x40>)
 80028f8:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80028fa:	4b06      	ldr	r3, [pc, #24]	@ (8002914 <HAL_FLASH_Unlock+0x38>)
 80028fc:	691b      	ldr	r3, [r3, #16]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	da01      	bge.n	8002906 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8002902:	2301      	movs	r3, #1
 8002904:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8002906:	79fb      	ldrb	r3, [r7, #7]
}
 8002908:	4618      	mov	r0, r3
 800290a:	370c      	adds	r7, #12
 800290c:	46bd      	mov	sp, r7
 800290e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002912:	4770      	bx	lr
 8002914:	40023c00 	.word	0x40023c00
 8002918:	45670123 	.word	0x45670123
 800291c:	cdef89ab 	.word	0xcdef89ab

08002920 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002920:	b480      	push	{r7}
 8002922:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8002924:	4b05      	ldr	r3, [pc, #20]	@ (800293c <HAL_FLASH_Lock+0x1c>)
 8002926:	691b      	ldr	r3, [r3, #16]
 8002928:	4a04      	ldr	r2, [pc, #16]	@ (800293c <HAL_FLASH_Lock+0x1c>)
 800292a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800292e:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8002930:	2300      	movs	r3, #0
}
 8002932:	4618      	mov	r0, r3
 8002934:	46bd      	mov	sp, r7
 8002936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293a:	4770      	bx	lr
 800293c:	40023c00 	.word	0x40023c00

08002940 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b084      	sub	sp, #16
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002948:	2300      	movs	r3, #0
 800294a:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800294c:	4b1a      	ldr	r3, [pc, #104]	@ (80029b8 <FLASH_WaitForLastOperation+0x78>)
 800294e:	2200      	movs	r2, #0
 8002950:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8002952:	f7ff fa2b 	bl	8001dac <HAL_GetTick>
 8002956:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8002958:	e010      	b.n	800297c <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002960:	d00c      	beq.n	800297c <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d007      	beq.n	8002978 <FLASH_WaitForLastOperation+0x38>
 8002968:	f7ff fa20 	bl	8001dac <HAL_GetTick>
 800296c:	4602      	mov	r2, r0
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	1ad3      	subs	r3, r2, r3
 8002972:	687a      	ldr	r2, [r7, #4]
 8002974:	429a      	cmp	r2, r3
 8002976:	d201      	bcs.n	800297c <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8002978:	2303      	movs	r3, #3
 800297a:	e019      	b.n	80029b0 <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 800297c:	4b0f      	ldr	r3, [pc, #60]	@ (80029bc <FLASH_WaitForLastOperation+0x7c>)
 800297e:	68db      	ldr	r3, [r3, #12]
 8002980:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002984:	2b00      	cmp	r3, #0
 8002986:	d1e8      	bne.n	800295a <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8002988:	4b0c      	ldr	r3, [pc, #48]	@ (80029bc <FLASH_WaitForLastOperation+0x7c>)
 800298a:	68db      	ldr	r3, [r3, #12]
 800298c:	f003 0301 	and.w	r3, r3, #1
 8002990:	2b00      	cmp	r3, #0
 8002992:	d002      	beq.n	800299a <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002994:	4b09      	ldr	r3, [pc, #36]	@ (80029bc <FLASH_WaitForLastOperation+0x7c>)
 8002996:	2201      	movs	r2, #1
 8002998:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800299a:	4b08      	ldr	r3, [pc, #32]	@ (80029bc <FLASH_WaitForLastOperation+0x7c>)
 800299c:	68db      	ldr	r3, [r3, #12]
 800299e:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d003      	beq.n	80029ae <FLASH_WaitForLastOperation+0x6e>
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80029a6:	f000 f8a5 	bl	8002af4 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	e000      	b.n	80029b0 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 80029ae:	2300      	movs	r3, #0

}
 80029b0:	4618      	mov	r0, r3
 80029b2:	3710      	adds	r7, #16
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	20000344 	.word	0x20000344
 80029bc:	40023c00 	.word	0x40023c00

080029c0 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80029c0:	b480      	push	{r7}
 80029c2:	b085      	sub	sp, #20
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	60f8      	str	r0, [r7, #12]
 80029c8:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80029cc:	4b14      	ldr	r3, [pc, #80]	@ (8002a20 <FLASH_Program_DoubleWord+0x60>)
 80029ce:	691b      	ldr	r3, [r3, #16]
 80029d0:	4a13      	ldr	r2, [pc, #76]	@ (8002a20 <FLASH_Program_DoubleWord+0x60>)
 80029d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80029d6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80029d8:	4b11      	ldr	r3, [pc, #68]	@ (8002a20 <FLASH_Program_DoubleWord+0x60>)
 80029da:	691b      	ldr	r3, [r3, #16]
 80029dc:	4a10      	ldr	r2, [pc, #64]	@ (8002a20 <FLASH_Program_DoubleWord+0x60>)
 80029de:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80029e2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80029e4:	4b0e      	ldr	r3, [pc, #56]	@ (8002a20 <FLASH_Program_DoubleWord+0x60>)
 80029e6:	691b      	ldr	r3, [r3, #16]
 80029e8:	4a0d      	ldr	r2, [pc, #52]	@ (8002a20 <FLASH_Program_DoubleWord+0x60>)
 80029ea:	f043 0301 	orr.w	r3, r3, #1
 80029ee:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	683a      	ldr	r2, [r7, #0]
 80029f4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80029f6:	f3bf 8f6f 	isb	sy
}
 80029fa:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 80029fc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002a00:	f04f 0200 	mov.w	r2, #0
 8002a04:	f04f 0300 	mov.w	r3, #0
 8002a08:	000a      	movs	r2, r1
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	68f9      	ldr	r1, [r7, #12]
 8002a0e:	3104      	adds	r1, #4
 8002a10:	4613      	mov	r3, r2
 8002a12:	600b      	str	r3, [r1, #0]
}
 8002a14:	bf00      	nop
 8002a16:	3714      	adds	r7, #20
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1e:	4770      	bx	lr
 8002a20:	40023c00 	.word	0x40023c00

08002a24 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b083      	sub	sp, #12
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
 8002a2c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002a2e:	4b0d      	ldr	r3, [pc, #52]	@ (8002a64 <FLASH_Program_Word+0x40>)
 8002a30:	691b      	ldr	r3, [r3, #16]
 8002a32:	4a0c      	ldr	r2, [pc, #48]	@ (8002a64 <FLASH_Program_Word+0x40>)
 8002a34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a38:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8002a3a:	4b0a      	ldr	r3, [pc, #40]	@ (8002a64 <FLASH_Program_Word+0x40>)
 8002a3c:	691b      	ldr	r3, [r3, #16]
 8002a3e:	4a09      	ldr	r2, [pc, #36]	@ (8002a64 <FLASH_Program_Word+0x40>)
 8002a40:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002a44:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002a46:	4b07      	ldr	r3, [pc, #28]	@ (8002a64 <FLASH_Program_Word+0x40>)
 8002a48:	691b      	ldr	r3, [r3, #16]
 8002a4a:	4a06      	ldr	r2, [pc, #24]	@ (8002a64 <FLASH_Program_Word+0x40>)
 8002a4c:	f043 0301 	orr.w	r3, r3, #1
 8002a50:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	683a      	ldr	r2, [r7, #0]
 8002a56:	601a      	str	r2, [r3, #0]
}
 8002a58:	bf00      	nop
 8002a5a:	370c      	adds	r7, #12
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr
 8002a64:	40023c00 	.word	0x40023c00

08002a68 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b083      	sub	sp, #12
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
 8002a70:	460b      	mov	r3, r1
 8002a72:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002a74:	4b0d      	ldr	r3, [pc, #52]	@ (8002aac <FLASH_Program_HalfWord+0x44>)
 8002a76:	691b      	ldr	r3, [r3, #16]
 8002a78:	4a0c      	ldr	r2, [pc, #48]	@ (8002aac <FLASH_Program_HalfWord+0x44>)
 8002a7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a7e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8002a80:	4b0a      	ldr	r3, [pc, #40]	@ (8002aac <FLASH_Program_HalfWord+0x44>)
 8002a82:	691b      	ldr	r3, [r3, #16]
 8002a84:	4a09      	ldr	r2, [pc, #36]	@ (8002aac <FLASH_Program_HalfWord+0x44>)
 8002a86:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a8a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002a8c:	4b07      	ldr	r3, [pc, #28]	@ (8002aac <FLASH_Program_HalfWord+0x44>)
 8002a8e:	691b      	ldr	r3, [r3, #16]
 8002a90:	4a06      	ldr	r2, [pc, #24]	@ (8002aac <FLASH_Program_HalfWord+0x44>)
 8002a92:	f043 0301 	orr.w	r3, r3, #1
 8002a96:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	887a      	ldrh	r2, [r7, #2]
 8002a9c:	801a      	strh	r2, [r3, #0]
}
 8002a9e:	bf00      	nop
 8002aa0:	370c      	adds	r7, #12
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa8:	4770      	bx	lr
 8002aaa:	bf00      	nop
 8002aac:	40023c00 	.word	0x40023c00

08002ab0 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b083      	sub	sp, #12
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
 8002ab8:	460b      	mov	r3, r1
 8002aba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002abc:	4b0c      	ldr	r3, [pc, #48]	@ (8002af0 <FLASH_Program_Byte+0x40>)
 8002abe:	691b      	ldr	r3, [r3, #16]
 8002ac0:	4a0b      	ldr	r2, [pc, #44]	@ (8002af0 <FLASH_Program_Byte+0x40>)
 8002ac2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ac6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8002ac8:	4b09      	ldr	r3, [pc, #36]	@ (8002af0 <FLASH_Program_Byte+0x40>)
 8002aca:	4a09      	ldr	r2, [pc, #36]	@ (8002af0 <FLASH_Program_Byte+0x40>)
 8002acc:	691b      	ldr	r3, [r3, #16]
 8002ace:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002ad0:	4b07      	ldr	r3, [pc, #28]	@ (8002af0 <FLASH_Program_Byte+0x40>)
 8002ad2:	691b      	ldr	r3, [r3, #16]
 8002ad4:	4a06      	ldr	r2, [pc, #24]	@ (8002af0 <FLASH_Program_Byte+0x40>)
 8002ad6:	f043 0301 	orr.w	r3, r3, #1
 8002ada:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	78fa      	ldrb	r2, [r7, #3]
 8002ae0:	701a      	strb	r2, [r3, #0]
}
 8002ae2:	bf00      	nop
 8002ae4:	370c      	adds	r7, #12
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aec:	4770      	bx	lr
 8002aee:	bf00      	nop
 8002af0:	40023c00 	.word	0x40023c00

08002af4 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002af4:	b480      	push	{r7}
 8002af6:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8002af8:	4b27      	ldr	r3, [pc, #156]	@ (8002b98 <FLASH_SetErrorCode+0xa4>)
 8002afa:	68db      	ldr	r3, [r3, #12]
 8002afc:	f003 0310 	and.w	r3, r3, #16
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d008      	beq.n	8002b16 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002b04:	4b25      	ldr	r3, [pc, #148]	@ (8002b9c <FLASH_SetErrorCode+0xa8>)
 8002b06:	69db      	ldr	r3, [r3, #28]
 8002b08:	f043 0310 	orr.w	r3, r3, #16
 8002b0c:	4a23      	ldr	r2, [pc, #140]	@ (8002b9c <FLASH_SetErrorCode+0xa8>)
 8002b0e:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8002b10:	4b21      	ldr	r3, [pc, #132]	@ (8002b98 <FLASH_SetErrorCode+0xa4>)
 8002b12:	2210      	movs	r2, #16
 8002b14:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8002b16:	4b20      	ldr	r3, [pc, #128]	@ (8002b98 <FLASH_SetErrorCode+0xa4>)
 8002b18:	68db      	ldr	r3, [r3, #12]
 8002b1a:	f003 0320 	and.w	r3, r3, #32
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d008      	beq.n	8002b34 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8002b22:	4b1e      	ldr	r3, [pc, #120]	@ (8002b9c <FLASH_SetErrorCode+0xa8>)
 8002b24:	69db      	ldr	r3, [r3, #28]
 8002b26:	f043 0308 	orr.w	r3, r3, #8
 8002b2a:	4a1c      	ldr	r2, [pc, #112]	@ (8002b9c <FLASH_SetErrorCode+0xa8>)
 8002b2c:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8002b2e:	4b1a      	ldr	r3, [pc, #104]	@ (8002b98 <FLASH_SetErrorCode+0xa4>)
 8002b30:	2220      	movs	r2, #32
 8002b32:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8002b34:	4b18      	ldr	r3, [pc, #96]	@ (8002b98 <FLASH_SetErrorCode+0xa4>)
 8002b36:	68db      	ldr	r3, [r3, #12]
 8002b38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d008      	beq.n	8002b52 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8002b40:	4b16      	ldr	r3, [pc, #88]	@ (8002b9c <FLASH_SetErrorCode+0xa8>)
 8002b42:	69db      	ldr	r3, [r3, #28]
 8002b44:	f043 0304 	orr.w	r3, r3, #4
 8002b48:	4a14      	ldr	r2, [pc, #80]	@ (8002b9c <FLASH_SetErrorCode+0xa8>)
 8002b4a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8002b4c:	4b12      	ldr	r3, [pc, #72]	@ (8002b98 <FLASH_SetErrorCode+0xa4>)
 8002b4e:	2240      	movs	r2, #64	@ 0x40
 8002b50:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8002b52:	4b11      	ldr	r3, [pc, #68]	@ (8002b98 <FLASH_SetErrorCode+0xa4>)
 8002b54:	68db      	ldr	r3, [r3, #12]
 8002b56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d008      	beq.n	8002b70 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8002b5e:	4b0f      	ldr	r3, [pc, #60]	@ (8002b9c <FLASH_SetErrorCode+0xa8>)
 8002b60:	69db      	ldr	r3, [r3, #28]
 8002b62:	f043 0302 	orr.w	r3, r3, #2
 8002b66:	4a0d      	ldr	r2, [pc, #52]	@ (8002b9c <FLASH_SetErrorCode+0xa8>)
 8002b68:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8002b6a:	4b0b      	ldr	r3, [pc, #44]	@ (8002b98 <FLASH_SetErrorCode+0xa4>)
 8002b6c:	2280      	movs	r2, #128	@ 0x80
 8002b6e:	60da      	str	r2, [r3, #12]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8002b70:	4b09      	ldr	r3, [pc, #36]	@ (8002b98 <FLASH_SetErrorCode+0xa4>)
 8002b72:	68db      	ldr	r3, [r3, #12]
 8002b74:	f003 0302 	and.w	r3, r3, #2
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d008      	beq.n	8002b8e <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8002b7c:	4b07      	ldr	r3, [pc, #28]	@ (8002b9c <FLASH_SetErrorCode+0xa8>)
 8002b7e:	69db      	ldr	r3, [r3, #28]
 8002b80:	f043 0320 	orr.w	r3, r3, #32
 8002b84:	4a05      	ldr	r2, [pc, #20]	@ (8002b9c <FLASH_SetErrorCode+0xa8>)
 8002b86:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8002b88:	4b03      	ldr	r3, [pc, #12]	@ (8002b98 <FLASH_SetErrorCode+0xa4>)
 8002b8a:	2202      	movs	r2, #2
 8002b8c:	60da      	str	r2, [r3, #12]
  }
}
 8002b8e:	bf00      	nop
 8002b90:	46bd      	mov	sp, r7
 8002b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b96:	4770      	bx	lr
 8002b98:	40023c00 	.word	0x40023c00
 8002b9c:	20000344 	.word	0x20000344

08002ba0 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b084      	sub	sp, #16
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
 8002ba8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002baa:	2301      	movs	r3, #1
 8002bac:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002bb2:	4b31      	ldr	r3, [pc, #196]	@ (8002c78 <HAL_FLASHEx_Erase+0xd8>)
 8002bb4:	7e1b      	ldrb	r3, [r3, #24]
 8002bb6:	2b01      	cmp	r3, #1
 8002bb8:	d101      	bne.n	8002bbe <HAL_FLASHEx_Erase+0x1e>
 8002bba:	2302      	movs	r3, #2
 8002bbc:	e058      	b.n	8002c70 <HAL_FLASHEx_Erase+0xd0>
 8002bbe:	4b2e      	ldr	r3, [pc, #184]	@ (8002c78 <HAL_FLASHEx_Erase+0xd8>)
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002bc4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002bc8:	f7ff feba 	bl	8002940 <FLASH_WaitForLastOperation>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8002bd0:	7bfb      	ldrb	r3, [r7, #15]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d148      	bne.n	8002c68 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	f04f 32ff 	mov.w	r2, #4294967295
 8002bdc:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d115      	bne.n	8002c12 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	691b      	ldr	r3, [r3, #16]
 8002bea:	b2da      	uxtb	r2, r3
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	4619      	mov	r1, r3
 8002bf2:	4610      	mov	r0, r2
 8002bf4:	f000 f844 	bl	8002c80 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002bf8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002bfc:	f7ff fea0 	bl	8002940 <FLASH_WaitForLastOperation>
 8002c00:	4603      	mov	r3, r0
 8002c02:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8002c04:	4b1d      	ldr	r3, [pc, #116]	@ (8002c7c <HAL_FLASHEx_Erase+0xdc>)
 8002c06:	691b      	ldr	r3, [r3, #16]
 8002c08:	4a1c      	ldr	r2, [pc, #112]	@ (8002c7c <HAL_FLASHEx_Erase+0xdc>)
 8002c0a:	f023 0304 	bic.w	r3, r3, #4
 8002c0e:	6113      	str	r3, [r2, #16]
 8002c10:	e028      	b.n	8002c64 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	60bb      	str	r3, [r7, #8]
 8002c18:	e01c      	b.n	8002c54 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	691b      	ldr	r3, [r3, #16]
 8002c1e:	b2db      	uxtb	r3, r3
 8002c20:	4619      	mov	r1, r3
 8002c22:	68b8      	ldr	r0, [r7, #8]
 8002c24:	f000 f850 	bl	8002cc8 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002c28:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002c2c:	f7ff fe88 	bl	8002940 <FLASH_WaitForLastOperation>
 8002c30:	4603      	mov	r3, r0
 8002c32:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8002c34:	4b11      	ldr	r3, [pc, #68]	@ (8002c7c <HAL_FLASHEx_Erase+0xdc>)
 8002c36:	691b      	ldr	r3, [r3, #16]
 8002c38:	4a10      	ldr	r2, [pc, #64]	@ (8002c7c <HAL_FLASHEx_Erase+0xdc>)
 8002c3a:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 8002c3e:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8002c40:	7bfb      	ldrb	r3, [r7, #15]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d003      	beq.n	8002c4e <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	68ba      	ldr	r2, [r7, #8]
 8002c4a:	601a      	str	r2, [r3, #0]
          break;
 8002c4c:	e00a      	b.n	8002c64 <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	3301      	adds	r3, #1
 8002c52:	60bb      	str	r3, [r7, #8]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	68da      	ldr	r2, [r3, #12]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	689b      	ldr	r3, [r3, #8]
 8002c5c:	4413      	add	r3, r2
 8002c5e:	68ba      	ldr	r2, [r7, #8]
 8002c60:	429a      	cmp	r2, r3
 8002c62:	d3da      	bcc.n	8002c1a <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8002c64:	f000 f878 	bl	8002d58 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002c68:	4b03      	ldr	r3, [pc, #12]	@ (8002c78 <HAL_FLASHEx_Erase+0xd8>)
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	761a      	strb	r2, [r3, #24]

  return status;
 8002c6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c70:	4618      	mov	r0, r3
 8002c72:	3710      	adds	r7, #16
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd80      	pop	{r7, pc}
 8002c78:	20000344 	.word	0x20000344
 8002c7c:	40023c00 	.word	0x40023c00

08002c80 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	4603      	mov	r3, r0
 8002c88:	6039      	str	r1, [r7, #0]
 8002c8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002c8c:	4b0d      	ldr	r3, [pc, #52]	@ (8002cc4 <FLASH_MassErase+0x44>)
 8002c8e:	691b      	ldr	r3, [r3, #16]
 8002c90:	4a0c      	ldr	r2, [pc, #48]	@ (8002cc4 <FLASH_MassErase+0x44>)
 8002c92:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002c96:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8002c98:	4b0a      	ldr	r3, [pc, #40]	@ (8002cc4 <FLASH_MassErase+0x44>)
 8002c9a:	691b      	ldr	r3, [r3, #16]
 8002c9c:	4a09      	ldr	r2, [pc, #36]	@ (8002cc4 <FLASH_MassErase+0x44>)
 8002c9e:	f043 0304 	orr.w	r3, r3, #4
 8002ca2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8002ca4:	4b07      	ldr	r3, [pc, #28]	@ (8002cc4 <FLASH_MassErase+0x44>)
 8002ca6:	691a      	ldr	r2, [r3, #16]
 8002ca8:	79fb      	ldrb	r3, [r7, #7]
 8002caa:	021b      	lsls	r3, r3, #8
 8002cac:	4313      	orrs	r3, r2
 8002cae:	4a05      	ldr	r2, [pc, #20]	@ (8002cc4 <FLASH_MassErase+0x44>)
 8002cb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cb4:	6113      	str	r3, [r2, #16]
}
 8002cb6:	bf00      	nop
 8002cb8:	370c      	adds	r7, #12
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc0:	4770      	bx	lr
 8002cc2:	bf00      	nop
 8002cc4:	40023c00 	.word	0x40023c00

08002cc8 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b085      	sub	sp, #20
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
 8002cd0:	460b      	mov	r3, r1
 8002cd2:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8002cd8:	78fb      	ldrb	r3, [r7, #3]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d102      	bne.n	8002ce4 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	60fb      	str	r3, [r7, #12]
 8002ce2:	e010      	b.n	8002d06 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8002ce4:	78fb      	ldrb	r3, [r7, #3]
 8002ce6:	2b01      	cmp	r3, #1
 8002ce8:	d103      	bne.n	8002cf2 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8002cea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002cee:	60fb      	str	r3, [r7, #12]
 8002cf0:	e009      	b.n	8002d06 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8002cf2:	78fb      	ldrb	r3, [r7, #3]
 8002cf4:	2b02      	cmp	r3, #2
 8002cf6:	d103      	bne.n	8002d00 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8002cf8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002cfc:	60fb      	str	r3, [r7, #12]
 8002cfe:	e002      	b.n	8002d06 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8002d00:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002d04:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002d06:	4b13      	ldr	r3, [pc, #76]	@ (8002d54 <FLASH_Erase_Sector+0x8c>)
 8002d08:	691b      	ldr	r3, [r3, #16]
 8002d0a:	4a12      	ldr	r2, [pc, #72]	@ (8002d54 <FLASH_Erase_Sector+0x8c>)
 8002d0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d10:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8002d12:	4b10      	ldr	r3, [pc, #64]	@ (8002d54 <FLASH_Erase_Sector+0x8c>)
 8002d14:	691a      	ldr	r2, [r3, #16]
 8002d16:	490f      	ldr	r1, [pc, #60]	@ (8002d54 <FLASH_Erase_Sector+0x8c>)
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8002d1e:	4b0d      	ldr	r3, [pc, #52]	@ (8002d54 <FLASH_Erase_Sector+0x8c>)
 8002d20:	691b      	ldr	r3, [r3, #16]
 8002d22:	4a0c      	ldr	r2, [pc, #48]	@ (8002d54 <FLASH_Erase_Sector+0x8c>)
 8002d24:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8002d28:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8002d2a:	4b0a      	ldr	r3, [pc, #40]	@ (8002d54 <FLASH_Erase_Sector+0x8c>)
 8002d2c:	691a      	ldr	r2, [r3, #16]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	00db      	lsls	r3, r3, #3
 8002d32:	4313      	orrs	r3, r2
 8002d34:	4a07      	ldr	r2, [pc, #28]	@ (8002d54 <FLASH_Erase_Sector+0x8c>)
 8002d36:	f043 0302 	orr.w	r3, r3, #2
 8002d3a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8002d3c:	4b05      	ldr	r3, [pc, #20]	@ (8002d54 <FLASH_Erase_Sector+0x8c>)
 8002d3e:	691b      	ldr	r3, [r3, #16]
 8002d40:	4a04      	ldr	r2, [pc, #16]	@ (8002d54 <FLASH_Erase_Sector+0x8c>)
 8002d42:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d46:	6113      	str	r3, [r2, #16]
}
 8002d48:	bf00      	nop
 8002d4a:	3714      	adds	r7, #20
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d52:	4770      	bx	lr
 8002d54:	40023c00 	.word	0x40023c00

08002d58 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8002d5c:	4b20      	ldr	r3, [pc, #128]	@ (8002de0 <FLASH_FlushCaches+0x88>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d017      	beq.n	8002d98 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8002d68:	4b1d      	ldr	r3, [pc, #116]	@ (8002de0 <FLASH_FlushCaches+0x88>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a1c      	ldr	r2, [pc, #112]	@ (8002de0 <FLASH_FlushCaches+0x88>)
 8002d6e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002d72:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8002d74:	4b1a      	ldr	r3, [pc, #104]	@ (8002de0 <FLASH_FlushCaches+0x88>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a19      	ldr	r2, [pc, #100]	@ (8002de0 <FLASH_FlushCaches+0x88>)
 8002d7a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002d7e:	6013      	str	r3, [r2, #0]
 8002d80:	4b17      	ldr	r3, [pc, #92]	@ (8002de0 <FLASH_FlushCaches+0x88>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a16      	ldr	r2, [pc, #88]	@ (8002de0 <FLASH_FlushCaches+0x88>)
 8002d86:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002d8a:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002d8c:	4b14      	ldr	r3, [pc, #80]	@ (8002de0 <FLASH_FlushCaches+0x88>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a13      	ldr	r2, [pc, #76]	@ (8002de0 <FLASH_FlushCaches+0x88>)
 8002d92:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d96:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8002d98:	4b11      	ldr	r3, [pc, #68]	@ (8002de0 <FLASH_FlushCaches+0x88>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d017      	beq.n	8002dd4 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8002da4:	4b0e      	ldr	r3, [pc, #56]	@ (8002de0 <FLASH_FlushCaches+0x88>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a0d      	ldr	r2, [pc, #52]	@ (8002de0 <FLASH_FlushCaches+0x88>)
 8002daa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002dae:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8002db0:	4b0b      	ldr	r3, [pc, #44]	@ (8002de0 <FLASH_FlushCaches+0x88>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a0a      	ldr	r2, [pc, #40]	@ (8002de0 <FLASH_FlushCaches+0x88>)
 8002db6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002dba:	6013      	str	r3, [r2, #0]
 8002dbc:	4b08      	ldr	r3, [pc, #32]	@ (8002de0 <FLASH_FlushCaches+0x88>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a07      	ldr	r2, [pc, #28]	@ (8002de0 <FLASH_FlushCaches+0x88>)
 8002dc2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002dc6:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8002dc8:	4b05      	ldr	r3, [pc, #20]	@ (8002de0 <FLASH_FlushCaches+0x88>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a04      	ldr	r2, [pc, #16]	@ (8002de0 <FLASH_FlushCaches+0x88>)
 8002dce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002dd2:	6013      	str	r3, [r2, #0]
  }
}
 8002dd4:	bf00      	nop
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ddc:	4770      	bx	lr
 8002dde:	bf00      	nop
 8002de0:	40023c00 	.word	0x40023c00

08002de4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b089      	sub	sp, #36	@ 0x24
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
 8002dec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002dee:	2300      	movs	r3, #0
 8002df0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002df2:	2300      	movs	r3, #0
 8002df4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002df6:	2300      	movs	r3, #0
 8002df8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	61fb      	str	r3, [r7, #28]
 8002dfe:	e16b      	b.n	80030d8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e00:	2201      	movs	r2, #1
 8002e02:	69fb      	ldr	r3, [r7, #28]
 8002e04:	fa02 f303 	lsl.w	r3, r2, r3
 8002e08:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	697a      	ldr	r2, [r7, #20]
 8002e10:	4013      	ands	r3, r2
 8002e12:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e14:	693a      	ldr	r2, [r7, #16]
 8002e16:	697b      	ldr	r3, [r7, #20]
 8002e18:	429a      	cmp	r2, r3
 8002e1a:	f040 815a 	bne.w	80030d2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	f003 0303 	and.w	r3, r3, #3
 8002e26:	2b01      	cmp	r3, #1
 8002e28:	d005      	beq.n	8002e36 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e32:	2b02      	cmp	r3, #2
 8002e34:	d130      	bne.n	8002e98 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	689b      	ldr	r3, [r3, #8]
 8002e3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e3c:	69fb      	ldr	r3, [r7, #28]
 8002e3e:	005b      	lsls	r3, r3, #1
 8002e40:	2203      	movs	r2, #3
 8002e42:	fa02 f303 	lsl.w	r3, r2, r3
 8002e46:	43db      	mvns	r3, r3
 8002e48:	69ba      	ldr	r2, [r7, #24]
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	68da      	ldr	r2, [r3, #12]
 8002e52:	69fb      	ldr	r3, [r7, #28]
 8002e54:	005b      	lsls	r3, r3, #1
 8002e56:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5a:	69ba      	ldr	r2, [r7, #24]
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	69ba      	ldr	r2, [r7, #24]
 8002e64:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e6c:	2201      	movs	r2, #1
 8002e6e:	69fb      	ldr	r3, [r7, #28]
 8002e70:	fa02 f303 	lsl.w	r3, r2, r3
 8002e74:	43db      	mvns	r3, r3
 8002e76:	69ba      	ldr	r2, [r7, #24]
 8002e78:	4013      	ands	r3, r2
 8002e7a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	091b      	lsrs	r3, r3, #4
 8002e82:	f003 0201 	and.w	r2, r3, #1
 8002e86:	69fb      	ldr	r3, [r7, #28]
 8002e88:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8c:	69ba      	ldr	r2, [r7, #24]
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	69ba      	ldr	r2, [r7, #24]
 8002e96:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	f003 0303 	and.w	r3, r3, #3
 8002ea0:	2b03      	cmp	r3, #3
 8002ea2:	d017      	beq.n	8002ed4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	68db      	ldr	r3, [r3, #12]
 8002ea8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002eaa:	69fb      	ldr	r3, [r7, #28]
 8002eac:	005b      	lsls	r3, r3, #1
 8002eae:	2203      	movs	r2, #3
 8002eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb4:	43db      	mvns	r3, r3
 8002eb6:	69ba      	ldr	r2, [r7, #24]
 8002eb8:	4013      	ands	r3, r2
 8002eba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	689a      	ldr	r2, [r3, #8]
 8002ec0:	69fb      	ldr	r3, [r7, #28]
 8002ec2:	005b      	lsls	r3, r3, #1
 8002ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec8:	69ba      	ldr	r2, [r7, #24]
 8002eca:	4313      	orrs	r3, r2
 8002ecc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	69ba      	ldr	r2, [r7, #24]
 8002ed2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	f003 0303 	and.w	r3, r3, #3
 8002edc:	2b02      	cmp	r3, #2
 8002ede:	d123      	bne.n	8002f28 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ee0:	69fb      	ldr	r3, [r7, #28]
 8002ee2:	08da      	lsrs	r2, r3, #3
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	3208      	adds	r2, #8
 8002ee8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002eec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002eee:	69fb      	ldr	r3, [r7, #28]
 8002ef0:	f003 0307 	and.w	r3, r3, #7
 8002ef4:	009b      	lsls	r3, r3, #2
 8002ef6:	220f      	movs	r2, #15
 8002ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8002efc:	43db      	mvns	r3, r3
 8002efe:	69ba      	ldr	r2, [r7, #24]
 8002f00:	4013      	ands	r3, r2
 8002f02:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	691a      	ldr	r2, [r3, #16]
 8002f08:	69fb      	ldr	r3, [r7, #28]
 8002f0a:	f003 0307 	and.w	r3, r3, #7
 8002f0e:	009b      	lsls	r3, r3, #2
 8002f10:	fa02 f303 	lsl.w	r3, r2, r3
 8002f14:	69ba      	ldr	r2, [r7, #24]
 8002f16:	4313      	orrs	r3, r2
 8002f18:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f1a:	69fb      	ldr	r3, [r7, #28]
 8002f1c:	08da      	lsrs	r2, r3, #3
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	3208      	adds	r2, #8
 8002f22:	69b9      	ldr	r1, [r7, #24]
 8002f24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f2e:	69fb      	ldr	r3, [r7, #28]
 8002f30:	005b      	lsls	r3, r3, #1
 8002f32:	2203      	movs	r2, #3
 8002f34:	fa02 f303 	lsl.w	r3, r2, r3
 8002f38:	43db      	mvns	r3, r3
 8002f3a:	69ba      	ldr	r2, [r7, #24]
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	f003 0203 	and.w	r2, r3, #3
 8002f48:	69fb      	ldr	r3, [r7, #28]
 8002f4a:	005b      	lsls	r3, r3, #1
 8002f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f50:	69ba      	ldr	r2, [r7, #24]
 8002f52:	4313      	orrs	r3, r2
 8002f54:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	69ba      	ldr	r2, [r7, #24]
 8002f5a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	f000 80b4 	beq.w	80030d2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	60fb      	str	r3, [r7, #12]
 8002f6e:	4b60      	ldr	r3, [pc, #384]	@ (80030f0 <HAL_GPIO_Init+0x30c>)
 8002f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f72:	4a5f      	ldr	r2, [pc, #380]	@ (80030f0 <HAL_GPIO_Init+0x30c>)
 8002f74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f78:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f7a:	4b5d      	ldr	r3, [pc, #372]	@ (80030f0 <HAL_GPIO_Init+0x30c>)
 8002f7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f82:	60fb      	str	r3, [r7, #12]
 8002f84:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f86:	4a5b      	ldr	r2, [pc, #364]	@ (80030f4 <HAL_GPIO_Init+0x310>)
 8002f88:	69fb      	ldr	r3, [r7, #28]
 8002f8a:	089b      	lsrs	r3, r3, #2
 8002f8c:	3302      	adds	r3, #2
 8002f8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f92:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f94:	69fb      	ldr	r3, [r7, #28]
 8002f96:	f003 0303 	and.w	r3, r3, #3
 8002f9a:	009b      	lsls	r3, r3, #2
 8002f9c:	220f      	movs	r2, #15
 8002f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa2:	43db      	mvns	r3, r3
 8002fa4:	69ba      	ldr	r2, [r7, #24]
 8002fa6:	4013      	ands	r3, r2
 8002fa8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	4a52      	ldr	r2, [pc, #328]	@ (80030f8 <HAL_GPIO_Init+0x314>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d02b      	beq.n	800300a <HAL_GPIO_Init+0x226>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	4a51      	ldr	r2, [pc, #324]	@ (80030fc <HAL_GPIO_Init+0x318>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d025      	beq.n	8003006 <HAL_GPIO_Init+0x222>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	4a50      	ldr	r2, [pc, #320]	@ (8003100 <HAL_GPIO_Init+0x31c>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d01f      	beq.n	8003002 <HAL_GPIO_Init+0x21e>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	4a4f      	ldr	r2, [pc, #316]	@ (8003104 <HAL_GPIO_Init+0x320>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d019      	beq.n	8002ffe <HAL_GPIO_Init+0x21a>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	4a4e      	ldr	r2, [pc, #312]	@ (8003108 <HAL_GPIO_Init+0x324>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d013      	beq.n	8002ffa <HAL_GPIO_Init+0x216>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	4a4d      	ldr	r2, [pc, #308]	@ (800310c <HAL_GPIO_Init+0x328>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d00d      	beq.n	8002ff6 <HAL_GPIO_Init+0x212>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	4a4c      	ldr	r2, [pc, #304]	@ (8003110 <HAL_GPIO_Init+0x32c>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d007      	beq.n	8002ff2 <HAL_GPIO_Init+0x20e>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	4a4b      	ldr	r2, [pc, #300]	@ (8003114 <HAL_GPIO_Init+0x330>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d101      	bne.n	8002fee <HAL_GPIO_Init+0x20a>
 8002fea:	2307      	movs	r3, #7
 8002fec:	e00e      	b.n	800300c <HAL_GPIO_Init+0x228>
 8002fee:	2308      	movs	r3, #8
 8002ff0:	e00c      	b.n	800300c <HAL_GPIO_Init+0x228>
 8002ff2:	2306      	movs	r3, #6
 8002ff4:	e00a      	b.n	800300c <HAL_GPIO_Init+0x228>
 8002ff6:	2305      	movs	r3, #5
 8002ff8:	e008      	b.n	800300c <HAL_GPIO_Init+0x228>
 8002ffa:	2304      	movs	r3, #4
 8002ffc:	e006      	b.n	800300c <HAL_GPIO_Init+0x228>
 8002ffe:	2303      	movs	r3, #3
 8003000:	e004      	b.n	800300c <HAL_GPIO_Init+0x228>
 8003002:	2302      	movs	r3, #2
 8003004:	e002      	b.n	800300c <HAL_GPIO_Init+0x228>
 8003006:	2301      	movs	r3, #1
 8003008:	e000      	b.n	800300c <HAL_GPIO_Init+0x228>
 800300a:	2300      	movs	r3, #0
 800300c:	69fa      	ldr	r2, [r7, #28]
 800300e:	f002 0203 	and.w	r2, r2, #3
 8003012:	0092      	lsls	r2, r2, #2
 8003014:	4093      	lsls	r3, r2
 8003016:	69ba      	ldr	r2, [r7, #24]
 8003018:	4313      	orrs	r3, r2
 800301a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800301c:	4935      	ldr	r1, [pc, #212]	@ (80030f4 <HAL_GPIO_Init+0x310>)
 800301e:	69fb      	ldr	r3, [r7, #28]
 8003020:	089b      	lsrs	r3, r3, #2
 8003022:	3302      	adds	r3, #2
 8003024:	69ba      	ldr	r2, [r7, #24]
 8003026:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800302a:	4b3b      	ldr	r3, [pc, #236]	@ (8003118 <HAL_GPIO_Init+0x334>)
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	43db      	mvns	r3, r3
 8003034:	69ba      	ldr	r2, [r7, #24]
 8003036:	4013      	ands	r3, r2
 8003038:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003042:	2b00      	cmp	r3, #0
 8003044:	d003      	beq.n	800304e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003046:	69ba      	ldr	r2, [r7, #24]
 8003048:	693b      	ldr	r3, [r7, #16]
 800304a:	4313      	orrs	r3, r2
 800304c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800304e:	4a32      	ldr	r2, [pc, #200]	@ (8003118 <HAL_GPIO_Init+0x334>)
 8003050:	69bb      	ldr	r3, [r7, #24]
 8003052:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003054:	4b30      	ldr	r3, [pc, #192]	@ (8003118 <HAL_GPIO_Init+0x334>)
 8003056:	68db      	ldr	r3, [r3, #12]
 8003058:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	43db      	mvns	r3, r3
 800305e:	69ba      	ldr	r2, [r7, #24]
 8003060:	4013      	ands	r3, r2
 8003062:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800306c:	2b00      	cmp	r3, #0
 800306e:	d003      	beq.n	8003078 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003070:	69ba      	ldr	r2, [r7, #24]
 8003072:	693b      	ldr	r3, [r7, #16]
 8003074:	4313      	orrs	r3, r2
 8003076:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003078:	4a27      	ldr	r2, [pc, #156]	@ (8003118 <HAL_GPIO_Init+0x334>)
 800307a:	69bb      	ldr	r3, [r7, #24]
 800307c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800307e:	4b26      	ldr	r3, [pc, #152]	@ (8003118 <HAL_GPIO_Init+0x334>)
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	43db      	mvns	r3, r3
 8003088:	69ba      	ldr	r2, [r7, #24]
 800308a:	4013      	ands	r3, r2
 800308c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003096:	2b00      	cmp	r3, #0
 8003098:	d003      	beq.n	80030a2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800309a:	69ba      	ldr	r2, [r7, #24]
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	4313      	orrs	r3, r2
 80030a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80030a2:	4a1d      	ldr	r2, [pc, #116]	@ (8003118 <HAL_GPIO_Init+0x334>)
 80030a4:	69bb      	ldr	r3, [r7, #24]
 80030a6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80030a8:	4b1b      	ldr	r3, [pc, #108]	@ (8003118 <HAL_GPIO_Init+0x334>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	43db      	mvns	r3, r3
 80030b2:	69ba      	ldr	r2, [r7, #24]
 80030b4:	4013      	ands	r3, r2
 80030b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d003      	beq.n	80030cc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80030c4:	69ba      	ldr	r2, [r7, #24]
 80030c6:	693b      	ldr	r3, [r7, #16]
 80030c8:	4313      	orrs	r3, r2
 80030ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80030cc:	4a12      	ldr	r2, [pc, #72]	@ (8003118 <HAL_GPIO_Init+0x334>)
 80030ce:	69bb      	ldr	r3, [r7, #24]
 80030d0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030d2:	69fb      	ldr	r3, [r7, #28]
 80030d4:	3301      	adds	r3, #1
 80030d6:	61fb      	str	r3, [r7, #28]
 80030d8:	69fb      	ldr	r3, [r7, #28]
 80030da:	2b0f      	cmp	r3, #15
 80030dc:	f67f ae90 	bls.w	8002e00 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80030e0:	bf00      	nop
 80030e2:	bf00      	nop
 80030e4:	3724      	adds	r7, #36	@ 0x24
 80030e6:	46bd      	mov	sp, r7
 80030e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ec:	4770      	bx	lr
 80030ee:	bf00      	nop
 80030f0:	40023800 	.word	0x40023800
 80030f4:	40013800 	.word	0x40013800
 80030f8:	40020000 	.word	0x40020000
 80030fc:	40020400 	.word	0x40020400
 8003100:	40020800 	.word	0x40020800
 8003104:	40020c00 	.word	0x40020c00
 8003108:	40021000 	.word	0x40021000
 800310c:	40021400 	.word	0x40021400
 8003110:	40021800 	.word	0x40021800
 8003114:	40021c00 	.word	0x40021c00
 8003118:	40013c00 	.word	0x40013c00

0800311c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800311c:	b480      	push	{r7}
 800311e:	b083      	sub	sp, #12
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
 8003124:	460b      	mov	r3, r1
 8003126:	807b      	strh	r3, [r7, #2]
 8003128:	4613      	mov	r3, r2
 800312a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800312c:	787b      	ldrb	r3, [r7, #1]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d003      	beq.n	800313a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003132:	887a      	ldrh	r2, [r7, #2]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003138:	e003      	b.n	8003142 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800313a:	887b      	ldrh	r3, [r7, #2]
 800313c:	041a      	lsls	r2, r3, #16
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	619a      	str	r2, [r3, #24]
}
 8003142:	bf00      	nop
 8003144:	370c      	adds	r7, #12
 8003146:	46bd      	mov	sp, r7
 8003148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314c:	4770      	bx	lr

0800314e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800314e:	b480      	push	{r7}
 8003150:	b085      	sub	sp, #20
 8003152:	af00      	add	r7, sp, #0
 8003154:	6078      	str	r0, [r7, #4]
 8003156:	460b      	mov	r3, r1
 8003158:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	695b      	ldr	r3, [r3, #20]
 800315e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003160:	887a      	ldrh	r2, [r7, #2]
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	4013      	ands	r3, r2
 8003166:	041a      	lsls	r2, r3, #16
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	43d9      	mvns	r1, r3
 800316c:	887b      	ldrh	r3, [r7, #2]
 800316e:	400b      	ands	r3, r1
 8003170:	431a      	orrs	r2, r3
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	619a      	str	r2, [r3, #24]
}
 8003176:	bf00      	nop
 8003178:	3714      	adds	r7, #20
 800317a:	46bd      	mov	sp, r7
 800317c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003180:	4770      	bx	lr

08003182 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003182:	b580      	push	{r7, lr}
 8003184:	b086      	sub	sp, #24
 8003186:	af02      	add	r7, sp, #8
 8003188:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d101      	bne.n	8003194 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003190:	2301      	movs	r3, #1
 8003192:	e101      	b.n	8003398 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d106      	bne.n	80031b4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2200      	movs	r2, #0
 80031aa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80031ae:	6878      	ldr	r0, [r7, #4]
 80031b0:	f007 f982 	bl	800a4b8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2203      	movs	r2, #3
 80031b8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80031c2:	d102      	bne.n	80031ca <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2200      	movs	r2, #0
 80031c8:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4618      	mov	r0, r3
 80031d0:	f003 fdb9 	bl	8006d46 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6818      	ldr	r0, [r3, #0]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	7c1a      	ldrb	r2, [r3, #16]
 80031dc:	f88d 2000 	strb.w	r2, [sp]
 80031e0:	3304      	adds	r3, #4
 80031e2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80031e4:	f003 fc98 	bl	8006b18 <USB_CoreInit>
 80031e8:	4603      	mov	r3, r0
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d005      	beq.n	80031fa <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2202      	movs	r2, #2
 80031f2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	e0ce      	b.n	8003398 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	2100      	movs	r1, #0
 8003200:	4618      	mov	r0, r3
 8003202:	f003 fdb1 	bl	8006d68 <USB_SetCurrentMode>
 8003206:	4603      	mov	r3, r0
 8003208:	2b00      	cmp	r3, #0
 800320a:	d005      	beq.n	8003218 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2202      	movs	r2, #2
 8003210:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003214:	2301      	movs	r3, #1
 8003216:	e0bf      	b.n	8003398 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003218:	2300      	movs	r3, #0
 800321a:	73fb      	strb	r3, [r7, #15]
 800321c:	e04a      	b.n	80032b4 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800321e:	7bfa      	ldrb	r2, [r7, #15]
 8003220:	6879      	ldr	r1, [r7, #4]
 8003222:	4613      	mov	r3, r2
 8003224:	00db      	lsls	r3, r3, #3
 8003226:	4413      	add	r3, r2
 8003228:	009b      	lsls	r3, r3, #2
 800322a:	440b      	add	r3, r1
 800322c:	3315      	adds	r3, #21
 800322e:	2201      	movs	r2, #1
 8003230:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003232:	7bfa      	ldrb	r2, [r7, #15]
 8003234:	6879      	ldr	r1, [r7, #4]
 8003236:	4613      	mov	r3, r2
 8003238:	00db      	lsls	r3, r3, #3
 800323a:	4413      	add	r3, r2
 800323c:	009b      	lsls	r3, r3, #2
 800323e:	440b      	add	r3, r1
 8003240:	3314      	adds	r3, #20
 8003242:	7bfa      	ldrb	r2, [r7, #15]
 8003244:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003246:	7bfa      	ldrb	r2, [r7, #15]
 8003248:	7bfb      	ldrb	r3, [r7, #15]
 800324a:	b298      	uxth	r0, r3
 800324c:	6879      	ldr	r1, [r7, #4]
 800324e:	4613      	mov	r3, r2
 8003250:	00db      	lsls	r3, r3, #3
 8003252:	4413      	add	r3, r2
 8003254:	009b      	lsls	r3, r3, #2
 8003256:	440b      	add	r3, r1
 8003258:	332e      	adds	r3, #46	@ 0x2e
 800325a:	4602      	mov	r2, r0
 800325c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800325e:	7bfa      	ldrb	r2, [r7, #15]
 8003260:	6879      	ldr	r1, [r7, #4]
 8003262:	4613      	mov	r3, r2
 8003264:	00db      	lsls	r3, r3, #3
 8003266:	4413      	add	r3, r2
 8003268:	009b      	lsls	r3, r3, #2
 800326a:	440b      	add	r3, r1
 800326c:	3318      	adds	r3, #24
 800326e:	2200      	movs	r2, #0
 8003270:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003272:	7bfa      	ldrb	r2, [r7, #15]
 8003274:	6879      	ldr	r1, [r7, #4]
 8003276:	4613      	mov	r3, r2
 8003278:	00db      	lsls	r3, r3, #3
 800327a:	4413      	add	r3, r2
 800327c:	009b      	lsls	r3, r3, #2
 800327e:	440b      	add	r3, r1
 8003280:	331c      	adds	r3, #28
 8003282:	2200      	movs	r2, #0
 8003284:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003286:	7bfa      	ldrb	r2, [r7, #15]
 8003288:	6879      	ldr	r1, [r7, #4]
 800328a:	4613      	mov	r3, r2
 800328c:	00db      	lsls	r3, r3, #3
 800328e:	4413      	add	r3, r2
 8003290:	009b      	lsls	r3, r3, #2
 8003292:	440b      	add	r3, r1
 8003294:	3320      	adds	r3, #32
 8003296:	2200      	movs	r2, #0
 8003298:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800329a:	7bfa      	ldrb	r2, [r7, #15]
 800329c:	6879      	ldr	r1, [r7, #4]
 800329e:	4613      	mov	r3, r2
 80032a0:	00db      	lsls	r3, r3, #3
 80032a2:	4413      	add	r3, r2
 80032a4:	009b      	lsls	r3, r3, #2
 80032a6:	440b      	add	r3, r1
 80032a8:	3324      	adds	r3, #36	@ 0x24
 80032aa:	2200      	movs	r2, #0
 80032ac:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80032ae:	7bfb      	ldrb	r3, [r7, #15]
 80032b0:	3301      	adds	r3, #1
 80032b2:	73fb      	strb	r3, [r7, #15]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	791b      	ldrb	r3, [r3, #4]
 80032b8:	7bfa      	ldrb	r2, [r7, #15]
 80032ba:	429a      	cmp	r2, r3
 80032bc:	d3af      	bcc.n	800321e <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80032be:	2300      	movs	r3, #0
 80032c0:	73fb      	strb	r3, [r7, #15]
 80032c2:	e044      	b.n	800334e <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80032c4:	7bfa      	ldrb	r2, [r7, #15]
 80032c6:	6879      	ldr	r1, [r7, #4]
 80032c8:	4613      	mov	r3, r2
 80032ca:	00db      	lsls	r3, r3, #3
 80032cc:	4413      	add	r3, r2
 80032ce:	009b      	lsls	r3, r3, #2
 80032d0:	440b      	add	r3, r1
 80032d2:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80032d6:	2200      	movs	r2, #0
 80032d8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80032da:	7bfa      	ldrb	r2, [r7, #15]
 80032dc:	6879      	ldr	r1, [r7, #4]
 80032de:	4613      	mov	r3, r2
 80032e0:	00db      	lsls	r3, r3, #3
 80032e2:	4413      	add	r3, r2
 80032e4:	009b      	lsls	r3, r3, #2
 80032e6:	440b      	add	r3, r1
 80032e8:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80032ec:	7bfa      	ldrb	r2, [r7, #15]
 80032ee:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80032f0:	7bfa      	ldrb	r2, [r7, #15]
 80032f2:	6879      	ldr	r1, [r7, #4]
 80032f4:	4613      	mov	r3, r2
 80032f6:	00db      	lsls	r3, r3, #3
 80032f8:	4413      	add	r3, r2
 80032fa:	009b      	lsls	r3, r3, #2
 80032fc:	440b      	add	r3, r1
 80032fe:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003302:	2200      	movs	r2, #0
 8003304:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003306:	7bfa      	ldrb	r2, [r7, #15]
 8003308:	6879      	ldr	r1, [r7, #4]
 800330a:	4613      	mov	r3, r2
 800330c:	00db      	lsls	r3, r3, #3
 800330e:	4413      	add	r3, r2
 8003310:	009b      	lsls	r3, r3, #2
 8003312:	440b      	add	r3, r1
 8003314:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003318:	2200      	movs	r2, #0
 800331a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800331c:	7bfa      	ldrb	r2, [r7, #15]
 800331e:	6879      	ldr	r1, [r7, #4]
 8003320:	4613      	mov	r3, r2
 8003322:	00db      	lsls	r3, r3, #3
 8003324:	4413      	add	r3, r2
 8003326:	009b      	lsls	r3, r3, #2
 8003328:	440b      	add	r3, r1
 800332a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800332e:	2200      	movs	r2, #0
 8003330:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003332:	7bfa      	ldrb	r2, [r7, #15]
 8003334:	6879      	ldr	r1, [r7, #4]
 8003336:	4613      	mov	r3, r2
 8003338:	00db      	lsls	r3, r3, #3
 800333a:	4413      	add	r3, r2
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	440b      	add	r3, r1
 8003340:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003344:	2200      	movs	r2, #0
 8003346:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003348:	7bfb      	ldrb	r3, [r7, #15]
 800334a:	3301      	adds	r3, #1
 800334c:	73fb      	strb	r3, [r7, #15]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	791b      	ldrb	r3, [r3, #4]
 8003352:	7bfa      	ldrb	r2, [r7, #15]
 8003354:	429a      	cmp	r2, r3
 8003356:	d3b5      	bcc.n	80032c4 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6818      	ldr	r0, [r3, #0]
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	7c1a      	ldrb	r2, [r3, #16]
 8003360:	f88d 2000 	strb.w	r2, [sp]
 8003364:	3304      	adds	r3, #4
 8003366:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003368:	f003 fd4a 	bl	8006e00 <USB_DevInit>
 800336c:	4603      	mov	r3, r0
 800336e:	2b00      	cmp	r3, #0
 8003370:	d005      	beq.n	800337e <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2202      	movs	r2, #2
 8003376:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800337a:	2301      	movs	r3, #1
 800337c:	e00c      	b.n	8003398 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2200      	movs	r2, #0
 8003382:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2201      	movs	r2, #1
 8003388:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4618      	mov	r0, r3
 8003392:	f004 fd94 	bl	8007ebe <USB_DevDisconnect>

  return HAL_OK;
 8003396:	2300      	movs	r3, #0
}
 8003398:	4618      	mov	r0, r3
 800339a:	3710      	adds	r7, #16
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}

080033a0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b084      	sub	sp, #16
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80033b4:	2b01      	cmp	r3, #1
 80033b6:	d101      	bne.n	80033bc <HAL_PCD_Start+0x1c>
 80033b8:	2302      	movs	r3, #2
 80033ba:	e022      	b.n	8003402 <HAL_PCD_Start+0x62>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2201      	movs	r2, #1
 80033c0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	68db      	ldr	r3, [r3, #12]
 80033c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d009      	beq.n	80033e4 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80033d4:	2b01      	cmp	r3, #1
 80033d6:	d105      	bne.n	80033e4 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033dc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4618      	mov	r0, r3
 80033ea:	f003 fc9b 	bl	8006d24 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4618      	mov	r0, r3
 80033f4:	f004 fd42 	bl	8007e7c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2200      	movs	r2, #0
 80033fc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003400:	2300      	movs	r3, #0
}
 8003402:	4618      	mov	r0, r3
 8003404:	3710      	adds	r7, #16
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}

0800340a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800340a:	b590      	push	{r4, r7, lr}
 800340c:	b08d      	sub	sp, #52	@ 0x34
 800340e:	af00      	add	r7, sp, #0
 8003410:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003418:	6a3b      	ldr	r3, [r7, #32]
 800341a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4618      	mov	r0, r3
 8003422:	f004 fe00 	bl	8008026 <USB_GetMode>
 8003426:	4603      	mov	r3, r0
 8003428:	2b00      	cmp	r3, #0
 800342a:	f040 848c 	bne.w	8003d46 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4618      	mov	r0, r3
 8003434:	f004 fd64 	bl	8007f00 <USB_ReadInterrupts>
 8003438:	4603      	mov	r3, r0
 800343a:	2b00      	cmp	r3, #0
 800343c:	f000 8482 	beq.w	8003d44 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003440:	69fb      	ldr	r3, [r7, #28]
 8003442:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003446:	689b      	ldr	r3, [r3, #8]
 8003448:	0a1b      	lsrs	r3, r3, #8
 800344a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4618      	mov	r0, r3
 800345a:	f004 fd51 	bl	8007f00 <USB_ReadInterrupts>
 800345e:	4603      	mov	r3, r0
 8003460:	f003 0302 	and.w	r3, r3, #2
 8003464:	2b02      	cmp	r3, #2
 8003466:	d107      	bne.n	8003478 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	695a      	ldr	r2, [r3, #20]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f002 0202 	and.w	r2, r2, #2
 8003476:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4618      	mov	r0, r3
 800347e:	f004 fd3f 	bl	8007f00 <USB_ReadInterrupts>
 8003482:	4603      	mov	r3, r0
 8003484:	f003 0310 	and.w	r3, r3, #16
 8003488:	2b10      	cmp	r3, #16
 800348a:	d161      	bne.n	8003550 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	699a      	ldr	r2, [r3, #24]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f022 0210 	bic.w	r2, r2, #16
 800349a:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800349c:	6a3b      	ldr	r3, [r7, #32]
 800349e:	6a1b      	ldr	r3, [r3, #32]
 80034a0:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80034a2:	69bb      	ldr	r3, [r7, #24]
 80034a4:	f003 020f 	and.w	r2, r3, #15
 80034a8:	4613      	mov	r3, r2
 80034aa:	00db      	lsls	r3, r3, #3
 80034ac:	4413      	add	r3, r2
 80034ae:	009b      	lsls	r3, r3, #2
 80034b0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80034b4:	687a      	ldr	r2, [r7, #4]
 80034b6:	4413      	add	r3, r2
 80034b8:	3304      	adds	r3, #4
 80034ba:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80034bc:	69bb      	ldr	r3, [r7, #24]
 80034be:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80034c2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80034c6:	d124      	bne.n	8003512 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80034c8:	69ba      	ldr	r2, [r7, #24]
 80034ca:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80034ce:	4013      	ands	r3, r2
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d035      	beq.n	8003540 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80034d8:	69bb      	ldr	r3, [r7, #24]
 80034da:	091b      	lsrs	r3, r3, #4
 80034dc:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80034de:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80034e2:	b29b      	uxth	r3, r3
 80034e4:	461a      	mov	r2, r3
 80034e6:	6a38      	ldr	r0, [r7, #32]
 80034e8:	f004 fb76 	bl	8007bd8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	68da      	ldr	r2, [r3, #12]
 80034f0:	69bb      	ldr	r3, [r7, #24]
 80034f2:	091b      	lsrs	r3, r3, #4
 80034f4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80034f8:	441a      	add	r2, r3
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	695a      	ldr	r2, [r3, #20]
 8003502:	69bb      	ldr	r3, [r7, #24]
 8003504:	091b      	lsrs	r3, r3, #4
 8003506:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800350a:	441a      	add	r2, r3
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	615a      	str	r2, [r3, #20]
 8003510:	e016      	b.n	8003540 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003512:	69bb      	ldr	r3, [r7, #24]
 8003514:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8003518:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800351c:	d110      	bne.n	8003540 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003524:	2208      	movs	r2, #8
 8003526:	4619      	mov	r1, r3
 8003528:	6a38      	ldr	r0, [r7, #32]
 800352a:	f004 fb55 	bl	8007bd8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800352e:	697b      	ldr	r3, [r7, #20]
 8003530:	695a      	ldr	r2, [r3, #20]
 8003532:	69bb      	ldr	r3, [r7, #24]
 8003534:	091b      	lsrs	r3, r3, #4
 8003536:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800353a:	441a      	add	r2, r3
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	699a      	ldr	r2, [r3, #24]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f042 0210 	orr.w	r2, r2, #16
 800354e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4618      	mov	r0, r3
 8003556:	f004 fcd3 	bl	8007f00 <USB_ReadInterrupts>
 800355a:	4603      	mov	r3, r0
 800355c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003560:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003564:	f040 80a7 	bne.w	80036b6 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003568:	2300      	movs	r3, #0
 800356a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4618      	mov	r0, r3
 8003572:	f004 fcd8 	bl	8007f26 <USB_ReadDevAllOutEpInterrupt>
 8003576:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8003578:	e099      	b.n	80036ae <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800357a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800357c:	f003 0301 	and.w	r3, r3, #1
 8003580:	2b00      	cmp	r3, #0
 8003582:	f000 808e 	beq.w	80036a2 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800358c:	b2d2      	uxtb	r2, r2
 800358e:	4611      	mov	r1, r2
 8003590:	4618      	mov	r0, r3
 8003592:	f004 fcfc 	bl	8007f8e <USB_ReadDevOutEPInterrupt>
 8003596:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003598:	693b      	ldr	r3, [r7, #16]
 800359a:	f003 0301 	and.w	r3, r3, #1
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d00c      	beq.n	80035bc <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80035a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035a4:	015a      	lsls	r2, r3, #5
 80035a6:	69fb      	ldr	r3, [r7, #28]
 80035a8:	4413      	add	r3, r2
 80035aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80035ae:	461a      	mov	r2, r3
 80035b0:	2301      	movs	r3, #1
 80035b2:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80035b4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80035b6:	6878      	ldr	r0, [r7, #4]
 80035b8:	f000 fea4 	bl	8004304 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80035bc:	693b      	ldr	r3, [r7, #16]
 80035be:	f003 0308 	and.w	r3, r3, #8
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d00c      	beq.n	80035e0 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80035c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035c8:	015a      	lsls	r2, r3, #5
 80035ca:	69fb      	ldr	r3, [r7, #28]
 80035cc:	4413      	add	r3, r2
 80035ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80035d2:	461a      	mov	r2, r3
 80035d4:	2308      	movs	r3, #8
 80035d6:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80035d8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	f000 ff7a 	bl	80044d4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80035e0:	693b      	ldr	r3, [r7, #16]
 80035e2:	f003 0310 	and.w	r3, r3, #16
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d008      	beq.n	80035fc <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80035ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035ec:	015a      	lsls	r2, r3, #5
 80035ee:	69fb      	ldr	r3, [r7, #28]
 80035f0:	4413      	add	r3, r2
 80035f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80035f6:	461a      	mov	r2, r3
 80035f8:	2310      	movs	r3, #16
 80035fa:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80035fc:	693b      	ldr	r3, [r7, #16]
 80035fe:	f003 0302 	and.w	r3, r3, #2
 8003602:	2b00      	cmp	r3, #0
 8003604:	d030      	beq.n	8003668 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003606:	6a3b      	ldr	r3, [r7, #32]
 8003608:	695b      	ldr	r3, [r3, #20]
 800360a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800360e:	2b80      	cmp	r3, #128	@ 0x80
 8003610:	d109      	bne.n	8003626 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003612:	69fb      	ldr	r3, [r7, #28]
 8003614:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	69fa      	ldr	r2, [r7, #28]
 800361c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003620:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003624:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003626:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003628:	4613      	mov	r3, r2
 800362a:	00db      	lsls	r3, r3, #3
 800362c:	4413      	add	r3, r2
 800362e:	009b      	lsls	r3, r3, #2
 8003630:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003634:	687a      	ldr	r2, [r7, #4]
 8003636:	4413      	add	r3, r2
 8003638:	3304      	adds	r3, #4
 800363a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	78db      	ldrb	r3, [r3, #3]
 8003640:	2b01      	cmp	r3, #1
 8003642:	d108      	bne.n	8003656 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	2200      	movs	r2, #0
 8003648:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800364a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800364c:	b2db      	uxtb	r3, r3
 800364e:	4619      	mov	r1, r3
 8003650:	6878      	ldr	r0, [r7, #4]
 8003652:	f007 f837 	bl	800a6c4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003658:	015a      	lsls	r2, r3, #5
 800365a:	69fb      	ldr	r3, [r7, #28]
 800365c:	4413      	add	r3, r2
 800365e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003662:	461a      	mov	r2, r3
 8003664:	2302      	movs	r3, #2
 8003666:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003668:	693b      	ldr	r3, [r7, #16]
 800366a:	f003 0320 	and.w	r3, r3, #32
 800366e:	2b00      	cmp	r3, #0
 8003670:	d008      	beq.n	8003684 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003674:	015a      	lsls	r2, r3, #5
 8003676:	69fb      	ldr	r3, [r7, #28]
 8003678:	4413      	add	r3, r2
 800367a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800367e:	461a      	mov	r2, r3
 8003680:	2320      	movs	r3, #32
 8003682:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003684:	693b      	ldr	r3, [r7, #16]
 8003686:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800368a:	2b00      	cmp	r3, #0
 800368c:	d009      	beq.n	80036a2 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800368e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003690:	015a      	lsls	r2, r3, #5
 8003692:	69fb      	ldr	r3, [r7, #28]
 8003694:	4413      	add	r3, r2
 8003696:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800369a:	461a      	mov	r2, r3
 800369c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80036a0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80036a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036a4:	3301      	adds	r3, #1
 80036a6:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80036a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036aa:	085b      	lsrs	r3, r3, #1
 80036ac:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80036ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	f47f af62 	bne.w	800357a <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4618      	mov	r0, r3
 80036bc:	f004 fc20 	bl	8007f00 <USB_ReadInterrupts>
 80036c0:	4603      	mov	r3, r0
 80036c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80036c6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80036ca:	f040 80db 	bne.w	8003884 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4618      	mov	r0, r3
 80036d4:	f004 fc41 	bl	8007f5a <USB_ReadDevAllInEpInterrupt>
 80036d8:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80036da:	2300      	movs	r3, #0
 80036dc:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80036de:	e0cd      	b.n	800387c <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80036e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036e2:	f003 0301 	and.w	r3, r3, #1
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	f000 80c2 	beq.w	8003870 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036f2:	b2d2      	uxtb	r2, r2
 80036f4:	4611      	mov	r1, r2
 80036f6:	4618      	mov	r0, r3
 80036f8:	f004 fc67 	bl	8007fca <USB_ReadDevInEPInterrupt>
 80036fc:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	f003 0301 	and.w	r3, r3, #1
 8003704:	2b00      	cmp	r3, #0
 8003706:	d057      	beq.n	80037b8 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800370a:	f003 030f 	and.w	r3, r3, #15
 800370e:	2201      	movs	r2, #1
 8003710:	fa02 f303 	lsl.w	r3, r2, r3
 8003714:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003716:	69fb      	ldr	r3, [r7, #28]
 8003718:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800371c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	43db      	mvns	r3, r3
 8003722:	69f9      	ldr	r1, [r7, #28]
 8003724:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003728:	4013      	ands	r3, r2
 800372a:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800372c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800372e:	015a      	lsls	r2, r3, #5
 8003730:	69fb      	ldr	r3, [r7, #28]
 8003732:	4413      	add	r3, r2
 8003734:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003738:	461a      	mov	r2, r3
 800373a:	2301      	movs	r3, #1
 800373c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	799b      	ldrb	r3, [r3, #6]
 8003742:	2b01      	cmp	r3, #1
 8003744:	d132      	bne.n	80037ac <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003746:	6879      	ldr	r1, [r7, #4]
 8003748:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800374a:	4613      	mov	r3, r2
 800374c:	00db      	lsls	r3, r3, #3
 800374e:	4413      	add	r3, r2
 8003750:	009b      	lsls	r3, r3, #2
 8003752:	440b      	add	r3, r1
 8003754:	3320      	adds	r3, #32
 8003756:	6819      	ldr	r1, [r3, #0]
 8003758:	6878      	ldr	r0, [r7, #4]
 800375a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800375c:	4613      	mov	r3, r2
 800375e:	00db      	lsls	r3, r3, #3
 8003760:	4413      	add	r3, r2
 8003762:	009b      	lsls	r3, r3, #2
 8003764:	4403      	add	r3, r0
 8003766:	331c      	adds	r3, #28
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4419      	add	r1, r3
 800376c:	6878      	ldr	r0, [r7, #4]
 800376e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003770:	4613      	mov	r3, r2
 8003772:	00db      	lsls	r3, r3, #3
 8003774:	4413      	add	r3, r2
 8003776:	009b      	lsls	r3, r3, #2
 8003778:	4403      	add	r3, r0
 800377a:	3320      	adds	r3, #32
 800377c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800377e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003780:	2b00      	cmp	r3, #0
 8003782:	d113      	bne.n	80037ac <HAL_PCD_IRQHandler+0x3a2>
 8003784:	6879      	ldr	r1, [r7, #4]
 8003786:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003788:	4613      	mov	r3, r2
 800378a:	00db      	lsls	r3, r3, #3
 800378c:	4413      	add	r3, r2
 800378e:	009b      	lsls	r3, r3, #2
 8003790:	440b      	add	r3, r1
 8003792:	3324      	adds	r3, #36	@ 0x24
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d108      	bne.n	80037ac <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6818      	ldr	r0, [r3, #0]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80037a4:	461a      	mov	r2, r3
 80037a6:	2101      	movs	r1, #1
 80037a8:	f004 fc6e 	bl	8008088 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80037ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037ae:	b2db      	uxtb	r3, r3
 80037b0:	4619      	mov	r1, r3
 80037b2:	6878      	ldr	r0, [r7, #4]
 80037b4:	f006 ff01 	bl	800a5ba <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80037b8:	693b      	ldr	r3, [r7, #16]
 80037ba:	f003 0308 	and.w	r3, r3, #8
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d008      	beq.n	80037d4 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80037c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037c4:	015a      	lsls	r2, r3, #5
 80037c6:	69fb      	ldr	r3, [r7, #28]
 80037c8:	4413      	add	r3, r2
 80037ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80037ce:	461a      	mov	r2, r3
 80037d0:	2308      	movs	r3, #8
 80037d2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	f003 0310 	and.w	r3, r3, #16
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d008      	beq.n	80037f0 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80037de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037e0:	015a      	lsls	r2, r3, #5
 80037e2:	69fb      	ldr	r3, [r7, #28]
 80037e4:	4413      	add	r3, r2
 80037e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80037ea:	461a      	mov	r2, r3
 80037ec:	2310      	movs	r3, #16
 80037ee:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d008      	beq.n	800380c <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80037fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037fc:	015a      	lsls	r2, r3, #5
 80037fe:	69fb      	ldr	r3, [r7, #28]
 8003800:	4413      	add	r3, r2
 8003802:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003806:	461a      	mov	r2, r3
 8003808:	2340      	movs	r3, #64	@ 0x40
 800380a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800380c:	693b      	ldr	r3, [r7, #16]
 800380e:	f003 0302 	and.w	r3, r3, #2
 8003812:	2b00      	cmp	r3, #0
 8003814:	d023      	beq.n	800385e <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003816:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003818:	6a38      	ldr	r0, [r7, #32]
 800381a:	f003 fc55 	bl	80070c8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800381e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003820:	4613      	mov	r3, r2
 8003822:	00db      	lsls	r3, r3, #3
 8003824:	4413      	add	r3, r2
 8003826:	009b      	lsls	r3, r3, #2
 8003828:	3310      	adds	r3, #16
 800382a:	687a      	ldr	r2, [r7, #4]
 800382c:	4413      	add	r3, r2
 800382e:	3304      	adds	r3, #4
 8003830:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	78db      	ldrb	r3, [r3, #3]
 8003836:	2b01      	cmp	r3, #1
 8003838:	d108      	bne.n	800384c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	2200      	movs	r2, #0
 800383e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003842:	b2db      	uxtb	r3, r3
 8003844:	4619      	mov	r1, r3
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	f006 ff4e 	bl	800a6e8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800384c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800384e:	015a      	lsls	r2, r3, #5
 8003850:	69fb      	ldr	r3, [r7, #28]
 8003852:	4413      	add	r3, r2
 8003854:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003858:	461a      	mov	r2, r3
 800385a:	2302      	movs	r3, #2
 800385c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003864:	2b00      	cmp	r3, #0
 8003866:	d003      	beq.n	8003870 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003868:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800386a:	6878      	ldr	r0, [r7, #4]
 800386c:	f000 fcbd 	bl	80041ea <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003872:	3301      	adds	r3, #1
 8003874:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003876:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003878:	085b      	lsrs	r3, r3, #1
 800387a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800387c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800387e:	2b00      	cmp	r3, #0
 8003880:	f47f af2e 	bne.w	80036e0 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4618      	mov	r0, r3
 800388a:	f004 fb39 	bl	8007f00 <USB_ReadInterrupts>
 800388e:	4603      	mov	r3, r0
 8003890:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003894:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003898:	d122      	bne.n	80038e0 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800389a:	69fb      	ldr	r3, [r7, #28]
 800389c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	69fa      	ldr	r2, [r7, #28]
 80038a4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80038a8:	f023 0301 	bic.w	r3, r3, #1
 80038ac:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80038b4:	2b01      	cmp	r3, #1
 80038b6:	d108      	bne.n	80038ca <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2200      	movs	r2, #0
 80038bc:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80038c0:	2100      	movs	r1, #0
 80038c2:	6878      	ldr	r0, [r7, #4]
 80038c4:	f000 fea4 	bl	8004610 <HAL_PCDEx_LPM_Callback>
 80038c8:	e002      	b.n	80038d0 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80038ca:	6878      	ldr	r0, [r7, #4]
 80038cc:	f006 feec 	bl	800a6a8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	695a      	ldr	r2, [r3, #20]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80038de:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4618      	mov	r0, r3
 80038e6:	f004 fb0b 	bl	8007f00 <USB_ReadInterrupts>
 80038ea:	4603      	mov	r3, r0
 80038ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80038f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80038f4:	d112      	bne.n	800391c <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80038f6:	69fb      	ldr	r3, [r7, #28]
 80038f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	f003 0301 	and.w	r3, r3, #1
 8003902:	2b01      	cmp	r3, #1
 8003904:	d102      	bne.n	800390c <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	f006 fea8 	bl	800a65c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	695a      	ldr	r2, [r3, #20]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800391a:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4618      	mov	r0, r3
 8003922:	f004 faed 	bl	8007f00 <USB_ReadInterrupts>
 8003926:	4603      	mov	r3, r0
 8003928:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800392c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003930:	f040 80b7 	bne.w	8003aa2 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003934:	69fb      	ldr	r3, [r7, #28]
 8003936:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	69fa      	ldr	r2, [r7, #28]
 800393e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003942:	f023 0301 	bic.w	r3, r3, #1
 8003946:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	2110      	movs	r1, #16
 800394e:	4618      	mov	r0, r3
 8003950:	f003 fbba 	bl	80070c8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003954:	2300      	movs	r3, #0
 8003956:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003958:	e046      	b.n	80039e8 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800395a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800395c:	015a      	lsls	r2, r3, #5
 800395e:	69fb      	ldr	r3, [r7, #28]
 8003960:	4413      	add	r3, r2
 8003962:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003966:	461a      	mov	r2, r3
 8003968:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800396c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800396e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003970:	015a      	lsls	r2, r3, #5
 8003972:	69fb      	ldr	r3, [r7, #28]
 8003974:	4413      	add	r3, r2
 8003976:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800397e:	0151      	lsls	r1, r2, #5
 8003980:	69fa      	ldr	r2, [r7, #28]
 8003982:	440a      	add	r2, r1
 8003984:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8003988:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800398c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800398e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003990:	015a      	lsls	r2, r3, #5
 8003992:	69fb      	ldr	r3, [r7, #28]
 8003994:	4413      	add	r3, r2
 8003996:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800399a:	461a      	mov	r2, r3
 800399c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80039a0:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80039a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039a4:	015a      	lsls	r2, r3, #5
 80039a6:	69fb      	ldr	r3, [r7, #28]
 80039a8:	4413      	add	r3, r2
 80039aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80039b2:	0151      	lsls	r1, r2, #5
 80039b4:	69fa      	ldr	r2, [r7, #28]
 80039b6:	440a      	add	r2, r1
 80039b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80039bc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80039c0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80039c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039c4:	015a      	lsls	r2, r3, #5
 80039c6:	69fb      	ldr	r3, [r7, #28]
 80039c8:	4413      	add	r3, r2
 80039ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80039d2:	0151      	lsls	r1, r2, #5
 80039d4:	69fa      	ldr	r2, [r7, #28]
 80039d6:	440a      	add	r2, r1
 80039d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80039dc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80039e0:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039e4:	3301      	adds	r3, #1
 80039e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	791b      	ldrb	r3, [r3, #4]
 80039ec:	461a      	mov	r2, r3
 80039ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d3b2      	bcc.n	800395a <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80039f4:	69fb      	ldr	r3, [r7, #28]
 80039f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80039fa:	69db      	ldr	r3, [r3, #28]
 80039fc:	69fa      	ldr	r2, [r7, #28]
 80039fe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003a02:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8003a06:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	7bdb      	ldrb	r3, [r3, #15]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d016      	beq.n	8003a3e <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003a10:	69fb      	ldr	r3, [r7, #28]
 8003a12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003a16:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003a1a:	69fa      	ldr	r2, [r7, #28]
 8003a1c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003a20:	f043 030b 	orr.w	r3, r3, #11
 8003a24:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003a28:	69fb      	ldr	r3, [r7, #28]
 8003a2a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003a2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a30:	69fa      	ldr	r2, [r7, #28]
 8003a32:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003a36:	f043 030b 	orr.w	r3, r3, #11
 8003a3a:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a3c:	e015      	b.n	8003a6a <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003a3e:	69fb      	ldr	r3, [r7, #28]
 8003a40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003a44:	695b      	ldr	r3, [r3, #20]
 8003a46:	69fa      	ldr	r2, [r7, #28]
 8003a48:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003a4c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003a50:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8003a54:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003a56:	69fb      	ldr	r3, [r7, #28]
 8003a58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003a5c:	691b      	ldr	r3, [r3, #16]
 8003a5e:	69fa      	ldr	r2, [r7, #28]
 8003a60:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003a64:	f043 030b 	orr.w	r3, r3, #11
 8003a68:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	69fa      	ldr	r2, [r7, #28]
 8003a74:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003a78:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8003a7c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6818      	ldr	r0, [r3, #0]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003a8c:	461a      	mov	r2, r3
 8003a8e:	f004 fafb 	bl	8008088 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	695a      	ldr	r2, [r3, #20]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8003aa0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f004 fa2a 	bl	8007f00 <USB_ReadInterrupts>
 8003aac:	4603      	mov	r3, r0
 8003aae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003ab2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ab6:	d123      	bne.n	8003b00 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4618      	mov	r0, r3
 8003abe:	f004 fac0 	bl	8008042 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f003 fb77 	bl	80071ba <USB_GetDevSpeed>
 8003acc:	4603      	mov	r3, r0
 8003ace:	461a      	mov	r2, r3
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681c      	ldr	r4, [r3, #0]
 8003ad8:	f001 fa0a 	bl	8004ef0 <HAL_RCC_GetHCLKFreq>
 8003adc:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003ae2:	461a      	mov	r2, r3
 8003ae4:	4620      	mov	r0, r4
 8003ae6:	f003 f87b 	bl	8006be0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003aea:	6878      	ldr	r0, [r7, #4]
 8003aec:	f006 fd8d 	bl	800a60a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	695a      	ldr	r2, [r3, #20]
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8003afe:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4618      	mov	r0, r3
 8003b06:	f004 f9fb 	bl	8007f00 <USB_ReadInterrupts>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	f003 0308 	and.w	r3, r3, #8
 8003b10:	2b08      	cmp	r3, #8
 8003b12:	d10a      	bne.n	8003b2a <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003b14:	6878      	ldr	r0, [r7, #4]
 8003b16:	f006 fd6a 	bl	800a5ee <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	695a      	ldr	r2, [r3, #20]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f002 0208 	and.w	r2, r2, #8
 8003b28:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4618      	mov	r0, r3
 8003b30:	f004 f9e6 	bl	8007f00 <USB_ReadInterrupts>
 8003b34:	4603      	mov	r3, r0
 8003b36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b3a:	2b80      	cmp	r3, #128	@ 0x80
 8003b3c:	d123      	bne.n	8003b86 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003b3e:	6a3b      	ldr	r3, [r7, #32]
 8003b40:	699b      	ldr	r3, [r3, #24]
 8003b42:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003b46:	6a3b      	ldr	r3, [r7, #32]
 8003b48:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b4e:	e014      	b.n	8003b7a <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003b50:	6879      	ldr	r1, [r7, #4]
 8003b52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b54:	4613      	mov	r3, r2
 8003b56:	00db      	lsls	r3, r3, #3
 8003b58:	4413      	add	r3, r2
 8003b5a:	009b      	lsls	r3, r3, #2
 8003b5c:	440b      	add	r3, r1
 8003b5e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003b62:	781b      	ldrb	r3, [r3, #0]
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d105      	bne.n	8003b74 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b6a:	b2db      	uxtb	r3, r3
 8003b6c:	4619      	mov	r1, r3
 8003b6e:	6878      	ldr	r0, [r7, #4]
 8003b70:	f000 fb0a 	bl	8004188 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003b74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b76:	3301      	adds	r3, #1
 8003b78:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	791b      	ldrb	r3, [r3, #4]
 8003b7e:	461a      	mov	r2, r3
 8003b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d3e4      	bcc.n	8003b50 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	f004 f9b8 	bl	8007f00 <USB_ReadInterrupts>
 8003b90:	4603      	mov	r3, r0
 8003b92:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b96:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003b9a:	d13c      	bne.n	8003c16 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ba0:	e02b      	b.n	8003bfa <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ba4:	015a      	lsls	r2, r3, #5
 8003ba6:	69fb      	ldr	r3, [r7, #28]
 8003ba8:	4413      	add	r3, r2
 8003baa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003bb2:	6879      	ldr	r1, [r7, #4]
 8003bb4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bb6:	4613      	mov	r3, r2
 8003bb8:	00db      	lsls	r3, r3, #3
 8003bba:	4413      	add	r3, r2
 8003bbc:	009b      	lsls	r3, r3, #2
 8003bbe:	440b      	add	r3, r1
 8003bc0:	3318      	adds	r3, #24
 8003bc2:	781b      	ldrb	r3, [r3, #0]
 8003bc4:	2b01      	cmp	r3, #1
 8003bc6:	d115      	bne.n	8003bf4 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003bc8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	da12      	bge.n	8003bf4 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003bce:	6879      	ldr	r1, [r7, #4]
 8003bd0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bd2:	4613      	mov	r3, r2
 8003bd4:	00db      	lsls	r3, r3, #3
 8003bd6:	4413      	add	r3, r2
 8003bd8:	009b      	lsls	r3, r3, #2
 8003bda:	440b      	add	r3, r1
 8003bdc:	3317      	adds	r3, #23
 8003bde:	2201      	movs	r2, #1
 8003be0:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003be4:	b2db      	uxtb	r3, r3
 8003be6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003bea:	b2db      	uxtb	r3, r3
 8003bec:	4619      	mov	r1, r3
 8003bee:	6878      	ldr	r0, [r7, #4]
 8003bf0:	f000 faca 	bl	8004188 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bf6:	3301      	adds	r3, #1
 8003bf8:	627b      	str	r3, [r7, #36]	@ 0x24
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	791b      	ldrb	r3, [r3, #4]
 8003bfe:	461a      	mov	r2, r3
 8003c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d3cd      	bcc.n	8003ba2 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	695a      	ldr	r2, [r3, #20]
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8003c14:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	f004 f970 	bl	8007f00 <USB_ReadInterrupts>
 8003c20:	4603      	mov	r3, r0
 8003c22:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c26:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003c2a:	d156      	bne.n	8003cda <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c30:	e045      	b.n	8003cbe <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c34:	015a      	lsls	r2, r3, #5
 8003c36:	69fb      	ldr	r3, [r7, #28]
 8003c38:	4413      	add	r3, r2
 8003c3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003c42:	6879      	ldr	r1, [r7, #4]
 8003c44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c46:	4613      	mov	r3, r2
 8003c48:	00db      	lsls	r3, r3, #3
 8003c4a:	4413      	add	r3, r2
 8003c4c:	009b      	lsls	r3, r3, #2
 8003c4e:	440b      	add	r3, r1
 8003c50:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003c54:	781b      	ldrb	r3, [r3, #0]
 8003c56:	2b01      	cmp	r3, #1
 8003c58:	d12e      	bne.n	8003cb8 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003c5a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	da2b      	bge.n	8003cb8 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8003c60:	69bb      	ldr	r3, [r7, #24]
 8003c62:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8003c6c:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003c70:	429a      	cmp	r2, r3
 8003c72:	d121      	bne.n	8003cb8 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003c74:	6879      	ldr	r1, [r7, #4]
 8003c76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c78:	4613      	mov	r3, r2
 8003c7a:	00db      	lsls	r3, r3, #3
 8003c7c:	4413      	add	r3, r2
 8003c7e:	009b      	lsls	r3, r3, #2
 8003c80:	440b      	add	r3, r1
 8003c82:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003c86:	2201      	movs	r2, #1
 8003c88:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003c8a:	6a3b      	ldr	r3, [r7, #32]
 8003c8c:	699b      	ldr	r3, [r3, #24]
 8003c8e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003c92:	6a3b      	ldr	r3, [r7, #32]
 8003c94:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003c96:	6a3b      	ldr	r3, [r7, #32]
 8003c98:	695b      	ldr	r3, [r3, #20]
 8003c9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d10a      	bne.n	8003cb8 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003ca2:	69fb      	ldr	r3, [r7, #28]
 8003ca4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	69fa      	ldr	r2, [r7, #28]
 8003cac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003cb0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003cb4:	6053      	str	r3, [r2, #4]
            break;
 8003cb6:	e008      	b.n	8003cca <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cba:	3301      	adds	r3, #1
 8003cbc:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	791b      	ldrb	r3, [r3, #4]
 8003cc2:	461a      	mov	r2, r3
 8003cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d3b3      	bcc.n	8003c32 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	695a      	ldr	r2, [r3, #20]
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8003cd8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f004 f90e 	bl	8007f00 <USB_ReadInterrupts>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003cea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003cee:	d10a      	bne.n	8003d06 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003cf0:	6878      	ldr	r0, [r7, #4]
 8003cf2:	f006 fd0b 	bl	800a70c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	695a      	ldr	r2, [r3, #20]
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003d04:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	f004 f8f8 	bl	8007f00 <USB_ReadInterrupts>
 8003d10:	4603      	mov	r3, r0
 8003d12:	f003 0304 	and.w	r3, r3, #4
 8003d16:	2b04      	cmp	r3, #4
 8003d18:	d115      	bne.n	8003d46 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003d22:	69bb      	ldr	r3, [r7, #24]
 8003d24:	f003 0304 	and.w	r3, r3, #4
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d002      	beq.n	8003d32 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003d2c:	6878      	ldr	r0, [r7, #4]
 8003d2e:	f006 fcfb 	bl	800a728 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	6859      	ldr	r1, [r3, #4]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	69ba      	ldr	r2, [r7, #24]
 8003d3e:	430a      	orrs	r2, r1
 8003d40:	605a      	str	r2, [r3, #4]
 8003d42:	e000      	b.n	8003d46 <HAL_PCD_IRQHandler+0x93c>
      return;
 8003d44:	bf00      	nop
    }
  }
}
 8003d46:	3734      	adds	r7, #52	@ 0x34
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd90      	pop	{r4, r7, pc}

08003d4c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b082      	sub	sp, #8
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
 8003d54:	460b      	mov	r3, r1
 8003d56:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003d5e:	2b01      	cmp	r3, #1
 8003d60:	d101      	bne.n	8003d66 <HAL_PCD_SetAddress+0x1a>
 8003d62:	2302      	movs	r3, #2
 8003d64:	e012      	b.n	8003d8c <HAL_PCD_SetAddress+0x40>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2201      	movs	r2, #1
 8003d6a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	78fa      	ldrb	r2, [r7, #3]
 8003d72:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	78fa      	ldrb	r2, [r7, #3]
 8003d7a:	4611      	mov	r1, r2
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	f004 f857 	bl	8007e30 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2200      	movs	r2, #0
 8003d86:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003d8a:	2300      	movs	r3, #0
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	3708      	adds	r7, #8
 8003d90:	46bd      	mov	sp, r7
 8003d92:	bd80      	pop	{r7, pc}

08003d94 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b084      	sub	sp, #16
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
 8003d9c:	4608      	mov	r0, r1
 8003d9e:	4611      	mov	r1, r2
 8003da0:	461a      	mov	r2, r3
 8003da2:	4603      	mov	r3, r0
 8003da4:	70fb      	strb	r3, [r7, #3]
 8003da6:	460b      	mov	r3, r1
 8003da8:	803b      	strh	r3, [r7, #0]
 8003daa:	4613      	mov	r3, r2
 8003dac:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8003dae:	2300      	movs	r3, #0
 8003db0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003db2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	da0f      	bge.n	8003dda <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003dba:	78fb      	ldrb	r3, [r7, #3]
 8003dbc:	f003 020f 	and.w	r2, r3, #15
 8003dc0:	4613      	mov	r3, r2
 8003dc2:	00db      	lsls	r3, r3, #3
 8003dc4:	4413      	add	r3, r2
 8003dc6:	009b      	lsls	r3, r3, #2
 8003dc8:	3310      	adds	r3, #16
 8003dca:	687a      	ldr	r2, [r7, #4]
 8003dcc:	4413      	add	r3, r2
 8003dce:	3304      	adds	r3, #4
 8003dd0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	2201      	movs	r2, #1
 8003dd6:	705a      	strb	r2, [r3, #1]
 8003dd8:	e00f      	b.n	8003dfa <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003dda:	78fb      	ldrb	r3, [r7, #3]
 8003ddc:	f003 020f 	and.w	r2, r3, #15
 8003de0:	4613      	mov	r3, r2
 8003de2:	00db      	lsls	r3, r3, #3
 8003de4:	4413      	add	r3, r2
 8003de6:	009b      	lsls	r3, r3, #2
 8003de8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003dec:	687a      	ldr	r2, [r7, #4]
 8003dee:	4413      	add	r3, r2
 8003df0:	3304      	adds	r3, #4
 8003df2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	2200      	movs	r2, #0
 8003df8:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003dfa:	78fb      	ldrb	r3, [r7, #3]
 8003dfc:	f003 030f 	and.w	r3, r3, #15
 8003e00:	b2da      	uxtb	r2, r3
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8003e06:	883b      	ldrh	r3, [r7, #0]
 8003e08:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	78ba      	ldrb	r2, [r7, #2]
 8003e14:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	785b      	ldrb	r3, [r3, #1]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d004      	beq.n	8003e28 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	781b      	ldrb	r3, [r3, #0]
 8003e22:	461a      	mov	r2, r3
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003e28:	78bb      	ldrb	r3, [r7, #2]
 8003e2a:	2b02      	cmp	r3, #2
 8003e2c:	d102      	bne.n	8003e34 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	2200      	movs	r2, #0
 8003e32:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003e3a:	2b01      	cmp	r3, #1
 8003e3c:	d101      	bne.n	8003e42 <HAL_PCD_EP_Open+0xae>
 8003e3e:	2302      	movs	r3, #2
 8003e40:	e00e      	b.n	8003e60 <HAL_PCD_EP_Open+0xcc>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2201      	movs	r2, #1
 8003e46:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	68f9      	ldr	r1, [r7, #12]
 8003e50:	4618      	mov	r0, r3
 8003e52:	f003 f9d7 	bl	8007204 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8003e5e:	7afb      	ldrb	r3, [r7, #11]
}
 8003e60:	4618      	mov	r0, r3
 8003e62:	3710      	adds	r7, #16
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bd80      	pop	{r7, pc}

08003e68 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b084      	sub	sp, #16
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
 8003e70:	460b      	mov	r3, r1
 8003e72:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003e74:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	da0f      	bge.n	8003e9c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003e7c:	78fb      	ldrb	r3, [r7, #3]
 8003e7e:	f003 020f 	and.w	r2, r3, #15
 8003e82:	4613      	mov	r3, r2
 8003e84:	00db      	lsls	r3, r3, #3
 8003e86:	4413      	add	r3, r2
 8003e88:	009b      	lsls	r3, r3, #2
 8003e8a:	3310      	adds	r3, #16
 8003e8c:	687a      	ldr	r2, [r7, #4]
 8003e8e:	4413      	add	r3, r2
 8003e90:	3304      	adds	r3, #4
 8003e92:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2201      	movs	r2, #1
 8003e98:	705a      	strb	r2, [r3, #1]
 8003e9a:	e00f      	b.n	8003ebc <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003e9c:	78fb      	ldrb	r3, [r7, #3]
 8003e9e:	f003 020f 	and.w	r2, r3, #15
 8003ea2:	4613      	mov	r3, r2
 8003ea4:	00db      	lsls	r3, r3, #3
 8003ea6:	4413      	add	r3, r2
 8003ea8:	009b      	lsls	r3, r3, #2
 8003eaa:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003eae:	687a      	ldr	r2, [r7, #4]
 8003eb0:	4413      	add	r3, r2
 8003eb2:	3304      	adds	r3, #4
 8003eb4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003ebc:	78fb      	ldrb	r3, [r7, #3]
 8003ebe:	f003 030f 	and.w	r3, r3, #15
 8003ec2:	b2da      	uxtb	r2, r3
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003ece:	2b01      	cmp	r3, #1
 8003ed0:	d101      	bne.n	8003ed6 <HAL_PCD_EP_Close+0x6e>
 8003ed2:	2302      	movs	r3, #2
 8003ed4:	e00e      	b.n	8003ef4 <HAL_PCD_EP_Close+0x8c>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2201      	movs	r2, #1
 8003eda:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	68f9      	ldr	r1, [r7, #12]
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f003 fa15 	bl	8007314 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2200      	movs	r2, #0
 8003eee:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8003ef2:	2300      	movs	r3, #0
}
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	3710      	adds	r7, #16
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}

08003efc <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b086      	sub	sp, #24
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	60f8      	str	r0, [r7, #12]
 8003f04:	607a      	str	r2, [r7, #4]
 8003f06:	603b      	str	r3, [r7, #0]
 8003f08:	460b      	mov	r3, r1
 8003f0a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003f0c:	7afb      	ldrb	r3, [r7, #11]
 8003f0e:	f003 020f 	and.w	r2, r3, #15
 8003f12:	4613      	mov	r3, r2
 8003f14:	00db      	lsls	r3, r3, #3
 8003f16:	4413      	add	r3, r2
 8003f18:	009b      	lsls	r3, r3, #2
 8003f1a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003f1e:	68fa      	ldr	r2, [r7, #12]
 8003f20:	4413      	add	r3, r2
 8003f22:	3304      	adds	r3, #4
 8003f24:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003f26:	697b      	ldr	r3, [r7, #20]
 8003f28:	687a      	ldr	r2, [r7, #4]
 8003f2a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003f2c:	697b      	ldr	r3, [r7, #20]
 8003f2e:	683a      	ldr	r2, [r7, #0]
 8003f30:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	2200      	movs	r2, #0
 8003f36:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8003f38:	697b      	ldr	r3, [r7, #20]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003f3e:	7afb      	ldrb	r3, [r7, #11]
 8003f40:	f003 030f 	and.w	r3, r3, #15
 8003f44:	b2da      	uxtb	r2, r3
 8003f46:	697b      	ldr	r3, [r7, #20]
 8003f48:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	799b      	ldrb	r3, [r3, #6]
 8003f4e:	2b01      	cmp	r3, #1
 8003f50:	d102      	bne.n	8003f58 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003f52:	687a      	ldr	r2, [r7, #4]
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	6818      	ldr	r0, [r3, #0]
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	799b      	ldrb	r3, [r3, #6]
 8003f60:	461a      	mov	r2, r3
 8003f62:	6979      	ldr	r1, [r7, #20]
 8003f64:	f003 fab2 	bl	80074cc <USB_EPStartXfer>

  return HAL_OK;
 8003f68:	2300      	movs	r3, #0
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	3718      	adds	r7, #24
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}

08003f72 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003f72:	b480      	push	{r7}
 8003f74:	b083      	sub	sp, #12
 8003f76:	af00      	add	r7, sp, #0
 8003f78:	6078      	str	r0, [r7, #4]
 8003f7a:	460b      	mov	r3, r1
 8003f7c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003f7e:	78fb      	ldrb	r3, [r7, #3]
 8003f80:	f003 020f 	and.w	r2, r3, #15
 8003f84:	6879      	ldr	r1, [r7, #4]
 8003f86:	4613      	mov	r3, r2
 8003f88:	00db      	lsls	r3, r3, #3
 8003f8a:	4413      	add	r3, r2
 8003f8c:	009b      	lsls	r3, r3, #2
 8003f8e:	440b      	add	r3, r1
 8003f90:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8003f94:	681b      	ldr	r3, [r3, #0]
}
 8003f96:	4618      	mov	r0, r3
 8003f98:	370c      	adds	r7, #12
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa0:	4770      	bx	lr

08003fa2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003fa2:	b580      	push	{r7, lr}
 8003fa4:	b086      	sub	sp, #24
 8003fa6:	af00      	add	r7, sp, #0
 8003fa8:	60f8      	str	r0, [r7, #12]
 8003faa:	607a      	str	r2, [r7, #4]
 8003fac:	603b      	str	r3, [r7, #0]
 8003fae:	460b      	mov	r3, r1
 8003fb0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003fb2:	7afb      	ldrb	r3, [r7, #11]
 8003fb4:	f003 020f 	and.w	r2, r3, #15
 8003fb8:	4613      	mov	r3, r2
 8003fba:	00db      	lsls	r3, r3, #3
 8003fbc:	4413      	add	r3, r2
 8003fbe:	009b      	lsls	r3, r3, #2
 8003fc0:	3310      	adds	r3, #16
 8003fc2:	68fa      	ldr	r2, [r7, #12]
 8003fc4:	4413      	add	r3, r2
 8003fc6:	3304      	adds	r3, #4
 8003fc8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003fca:	697b      	ldr	r3, [r7, #20]
 8003fcc:	687a      	ldr	r2, [r7, #4]
 8003fce:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	683a      	ldr	r2, [r7, #0]
 8003fd4:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	2201      	movs	r2, #1
 8003fe0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003fe2:	7afb      	ldrb	r3, [r7, #11]
 8003fe4:	f003 030f 	and.w	r3, r3, #15
 8003fe8:	b2da      	uxtb	r2, r3
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	799b      	ldrb	r3, [r3, #6]
 8003ff2:	2b01      	cmp	r3, #1
 8003ff4:	d102      	bne.n	8003ffc <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003ff6:	687a      	ldr	r2, [r7, #4]
 8003ff8:	697b      	ldr	r3, [r7, #20]
 8003ffa:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	6818      	ldr	r0, [r3, #0]
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	799b      	ldrb	r3, [r3, #6]
 8004004:	461a      	mov	r2, r3
 8004006:	6979      	ldr	r1, [r7, #20]
 8004008:	f003 fa60 	bl	80074cc <USB_EPStartXfer>

  return HAL_OK;
 800400c:	2300      	movs	r3, #0
}
 800400e:	4618      	mov	r0, r3
 8004010:	3718      	adds	r7, #24
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}

08004016 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004016:	b580      	push	{r7, lr}
 8004018:	b084      	sub	sp, #16
 800401a:	af00      	add	r7, sp, #0
 800401c:	6078      	str	r0, [r7, #4]
 800401e:	460b      	mov	r3, r1
 8004020:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004022:	78fb      	ldrb	r3, [r7, #3]
 8004024:	f003 030f 	and.w	r3, r3, #15
 8004028:	687a      	ldr	r2, [r7, #4]
 800402a:	7912      	ldrb	r2, [r2, #4]
 800402c:	4293      	cmp	r3, r2
 800402e:	d901      	bls.n	8004034 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004030:	2301      	movs	r3, #1
 8004032:	e04f      	b.n	80040d4 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004034:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004038:	2b00      	cmp	r3, #0
 800403a:	da0f      	bge.n	800405c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800403c:	78fb      	ldrb	r3, [r7, #3]
 800403e:	f003 020f 	and.w	r2, r3, #15
 8004042:	4613      	mov	r3, r2
 8004044:	00db      	lsls	r3, r3, #3
 8004046:	4413      	add	r3, r2
 8004048:	009b      	lsls	r3, r3, #2
 800404a:	3310      	adds	r3, #16
 800404c:	687a      	ldr	r2, [r7, #4]
 800404e:	4413      	add	r3, r2
 8004050:	3304      	adds	r3, #4
 8004052:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	2201      	movs	r2, #1
 8004058:	705a      	strb	r2, [r3, #1]
 800405a:	e00d      	b.n	8004078 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800405c:	78fa      	ldrb	r2, [r7, #3]
 800405e:	4613      	mov	r3, r2
 8004060:	00db      	lsls	r3, r3, #3
 8004062:	4413      	add	r3, r2
 8004064:	009b      	lsls	r3, r3, #2
 8004066:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800406a:	687a      	ldr	r2, [r7, #4]
 800406c:	4413      	add	r3, r2
 800406e:	3304      	adds	r3, #4
 8004070:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	2200      	movs	r2, #0
 8004076:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2201      	movs	r2, #1
 800407c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800407e:	78fb      	ldrb	r3, [r7, #3]
 8004080:	f003 030f 	and.w	r3, r3, #15
 8004084:	b2da      	uxtb	r2, r3
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004090:	2b01      	cmp	r3, #1
 8004092:	d101      	bne.n	8004098 <HAL_PCD_EP_SetStall+0x82>
 8004094:	2302      	movs	r3, #2
 8004096:	e01d      	b.n	80040d4 <HAL_PCD_EP_SetStall+0xbe>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2201      	movs	r2, #1
 800409c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	68f9      	ldr	r1, [r7, #12]
 80040a6:	4618      	mov	r0, r3
 80040a8:	f003 fdee 	bl	8007c88 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80040ac:	78fb      	ldrb	r3, [r7, #3]
 80040ae:	f003 030f 	and.w	r3, r3, #15
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d109      	bne.n	80040ca <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6818      	ldr	r0, [r3, #0]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	7999      	ldrb	r1, [r3, #6]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80040c4:	461a      	mov	r2, r3
 80040c6:	f003 ffdf 	bl	8008088 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2200      	movs	r2, #0
 80040ce:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80040d2:	2300      	movs	r3, #0
}
 80040d4:	4618      	mov	r0, r3
 80040d6:	3710      	adds	r7, #16
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}

080040dc <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b084      	sub	sp, #16
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
 80040e4:	460b      	mov	r3, r1
 80040e6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80040e8:	78fb      	ldrb	r3, [r7, #3]
 80040ea:	f003 030f 	and.w	r3, r3, #15
 80040ee:	687a      	ldr	r2, [r7, #4]
 80040f0:	7912      	ldrb	r2, [r2, #4]
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d901      	bls.n	80040fa <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	e042      	b.n	8004180 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80040fa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	da0f      	bge.n	8004122 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004102:	78fb      	ldrb	r3, [r7, #3]
 8004104:	f003 020f 	and.w	r2, r3, #15
 8004108:	4613      	mov	r3, r2
 800410a:	00db      	lsls	r3, r3, #3
 800410c:	4413      	add	r3, r2
 800410e:	009b      	lsls	r3, r3, #2
 8004110:	3310      	adds	r3, #16
 8004112:	687a      	ldr	r2, [r7, #4]
 8004114:	4413      	add	r3, r2
 8004116:	3304      	adds	r3, #4
 8004118:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2201      	movs	r2, #1
 800411e:	705a      	strb	r2, [r3, #1]
 8004120:	e00f      	b.n	8004142 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004122:	78fb      	ldrb	r3, [r7, #3]
 8004124:	f003 020f 	and.w	r2, r3, #15
 8004128:	4613      	mov	r3, r2
 800412a:	00db      	lsls	r3, r3, #3
 800412c:	4413      	add	r3, r2
 800412e:	009b      	lsls	r3, r3, #2
 8004130:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004134:	687a      	ldr	r2, [r7, #4]
 8004136:	4413      	add	r3, r2
 8004138:	3304      	adds	r3, #4
 800413a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	2200      	movs	r2, #0
 8004140:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2200      	movs	r2, #0
 8004146:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004148:	78fb      	ldrb	r3, [r7, #3]
 800414a:	f003 030f 	and.w	r3, r3, #15
 800414e:	b2da      	uxtb	r2, r3
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800415a:	2b01      	cmp	r3, #1
 800415c:	d101      	bne.n	8004162 <HAL_PCD_EP_ClrStall+0x86>
 800415e:	2302      	movs	r3, #2
 8004160:	e00e      	b.n	8004180 <HAL_PCD_EP_ClrStall+0xa4>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2201      	movs	r2, #1
 8004166:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	68f9      	ldr	r1, [r7, #12]
 8004170:	4618      	mov	r0, r3
 8004172:	f003 fdf7 	bl	8007d64 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2200      	movs	r2, #0
 800417a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800417e:	2300      	movs	r3, #0
}
 8004180:	4618      	mov	r0, r3
 8004182:	3710      	adds	r7, #16
 8004184:	46bd      	mov	sp, r7
 8004186:	bd80      	pop	{r7, pc}

08004188 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b084      	sub	sp, #16
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
 8004190:	460b      	mov	r3, r1
 8004192:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004194:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004198:	2b00      	cmp	r3, #0
 800419a:	da0c      	bge.n	80041b6 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800419c:	78fb      	ldrb	r3, [r7, #3]
 800419e:	f003 020f 	and.w	r2, r3, #15
 80041a2:	4613      	mov	r3, r2
 80041a4:	00db      	lsls	r3, r3, #3
 80041a6:	4413      	add	r3, r2
 80041a8:	009b      	lsls	r3, r3, #2
 80041aa:	3310      	adds	r3, #16
 80041ac:	687a      	ldr	r2, [r7, #4]
 80041ae:	4413      	add	r3, r2
 80041b0:	3304      	adds	r3, #4
 80041b2:	60fb      	str	r3, [r7, #12]
 80041b4:	e00c      	b.n	80041d0 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80041b6:	78fb      	ldrb	r3, [r7, #3]
 80041b8:	f003 020f 	and.w	r2, r3, #15
 80041bc:	4613      	mov	r3, r2
 80041be:	00db      	lsls	r3, r3, #3
 80041c0:	4413      	add	r3, r2
 80041c2:	009b      	lsls	r3, r3, #2
 80041c4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80041c8:	687a      	ldr	r2, [r7, #4]
 80041ca:	4413      	add	r3, r2
 80041cc:	3304      	adds	r3, #4
 80041ce:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	68f9      	ldr	r1, [r7, #12]
 80041d6:	4618      	mov	r0, r3
 80041d8:	f003 fc16 	bl	8007a08 <USB_EPStopXfer>
 80041dc:	4603      	mov	r3, r0
 80041de:	72fb      	strb	r3, [r7, #11]

  return ret;
 80041e0:	7afb      	ldrb	r3, [r7, #11]
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	3710      	adds	r7, #16
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}

080041ea <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80041ea:	b580      	push	{r7, lr}
 80041ec:	b08a      	sub	sp, #40	@ 0x28
 80041ee:	af02      	add	r7, sp, #8
 80041f0:	6078      	str	r0, [r7, #4]
 80041f2:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80041fe:	683a      	ldr	r2, [r7, #0]
 8004200:	4613      	mov	r3, r2
 8004202:	00db      	lsls	r3, r3, #3
 8004204:	4413      	add	r3, r2
 8004206:	009b      	lsls	r3, r3, #2
 8004208:	3310      	adds	r3, #16
 800420a:	687a      	ldr	r2, [r7, #4]
 800420c:	4413      	add	r3, r2
 800420e:	3304      	adds	r3, #4
 8004210:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	695a      	ldr	r2, [r3, #20]
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	691b      	ldr	r3, [r3, #16]
 800421a:	429a      	cmp	r2, r3
 800421c:	d901      	bls.n	8004222 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	e06b      	b.n	80042fa <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	691a      	ldr	r2, [r3, #16]
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	695b      	ldr	r3, [r3, #20]
 800422a:	1ad3      	subs	r3, r2, r3
 800422c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	689b      	ldr	r3, [r3, #8]
 8004232:	69fa      	ldr	r2, [r7, #28]
 8004234:	429a      	cmp	r2, r3
 8004236:	d902      	bls.n	800423e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	689b      	ldr	r3, [r3, #8]
 800423c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800423e:	69fb      	ldr	r3, [r7, #28]
 8004240:	3303      	adds	r3, #3
 8004242:	089b      	lsrs	r3, r3, #2
 8004244:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004246:	e02a      	b.n	800429e <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	691a      	ldr	r2, [r3, #16]
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	695b      	ldr	r3, [r3, #20]
 8004250:	1ad3      	subs	r3, r2, r3
 8004252:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	69fa      	ldr	r2, [r7, #28]
 800425a:	429a      	cmp	r2, r3
 800425c:	d902      	bls.n	8004264 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	689b      	ldr	r3, [r3, #8]
 8004262:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004264:	69fb      	ldr	r3, [r7, #28]
 8004266:	3303      	adds	r3, #3
 8004268:	089b      	lsrs	r3, r3, #2
 800426a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	68d9      	ldr	r1, [r3, #12]
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	b2da      	uxtb	r2, r3
 8004274:	69fb      	ldr	r3, [r7, #28]
 8004276:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800427c:	9300      	str	r3, [sp, #0]
 800427e:	4603      	mov	r3, r0
 8004280:	6978      	ldr	r0, [r7, #20]
 8004282:	f003 fc6b 	bl	8007b5c <USB_WritePacket>

    ep->xfer_buff  += len;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	68da      	ldr	r2, [r3, #12]
 800428a:	69fb      	ldr	r3, [r7, #28]
 800428c:	441a      	add	r2, r3
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	695a      	ldr	r2, [r3, #20]
 8004296:	69fb      	ldr	r3, [r7, #28]
 8004298:	441a      	add	r2, r3
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	015a      	lsls	r2, r3, #5
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	4413      	add	r3, r2
 80042a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042aa:	699b      	ldr	r3, [r3, #24]
 80042ac:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80042ae:	69ba      	ldr	r2, [r7, #24]
 80042b0:	429a      	cmp	r2, r3
 80042b2:	d809      	bhi.n	80042c8 <PCD_WriteEmptyTxFifo+0xde>
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	695a      	ldr	r2, [r3, #20]
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80042bc:	429a      	cmp	r2, r3
 80042be:	d203      	bcs.n	80042c8 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	691b      	ldr	r3, [r3, #16]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d1bf      	bne.n	8004248 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	691a      	ldr	r2, [r3, #16]
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	695b      	ldr	r3, [r3, #20]
 80042d0:	429a      	cmp	r2, r3
 80042d2:	d811      	bhi.n	80042f8 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	f003 030f 	and.w	r3, r3, #15
 80042da:	2201      	movs	r2, #1
 80042dc:	fa02 f303 	lsl.w	r3, r2, r3
 80042e0:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80042e2:	693b      	ldr	r3, [r7, #16]
 80042e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80042e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80042ea:	68bb      	ldr	r3, [r7, #8]
 80042ec:	43db      	mvns	r3, r3
 80042ee:	6939      	ldr	r1, [r7, #16]
 80042f0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80042f4:	4013      	ands	r3, r2
 80042f6:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80042f8:	2300      	movs	r3, #0
}
 80042fa:	4618      	mov	r0, r3
 80042fc:	3720      	adds	r7, #32
 80042fe:	46bd      	mov	sp, r7
 8004300:	bd80      	pop	{r7, pc}
	...

08004304 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b088      	sub	sp, #32
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
 800430c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004314:	69fb      	ldr	r3, [r7, #28]
 8004316:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004318:	69fb      	ldr	r3, [r7, #28]
 800431a:	333c      	adds	r3, #60	@ 0x3c
 800431c:	3304      	adds	r3, #4
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	015a      	lsls	r2, r3, #5
 8004326:	69bb      	ldr	r3, [r7, #24]
 8004328:	4413      	add	r3, r2
 800432a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800432e:	689b      	ldr	r3, [r3, #8]
 8004330:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	799b      	ldrb	r3, [r3, #6]
 8004336:	2b01      	cmp	r3, #1
 8004338:	d17b      	bne.n	8004432 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	f003 0308 	and.w	r3, r3, #8
 8004340:	2b00      	cmp	r3, #0
 8004342:	d015      	beq.n	8004370 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004344:	697b      	ldr	r3, [r7, #20]
 8004346:	4a61      	ldr	r2, [pc, #388]	@ (80044cc <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004348:	4293      	cmp	r3, r2
 800434a:	f240 80b9 	bls.w	80044c0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800434e:	693b      	ldr	r3, [r7, #16]
 8004350:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004354:	2b00      	cmp	r3, #0
 8004356:	f000 80b3 	beq.w	80044c0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	015a      	lsls	r2, r3, #5
 800435e:	69bb      	ldr	r3, [r7, #24]
 8004360:	4413      	add	r3, r2
 8004362:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004366:	461a      	mov	r2, r3
 8004368:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800436c:	6093      	str	r3, [r2, #8]
 800436e:	e0a7      	b.n	80044c0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	f003 0320 	and.w	r3, r3, #32
 8004376:	2b00      	cmp	r3, #0
 8004378:	d009      	beq.n	800438e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	015a      	lsls	r2, r3, #5
 800437e:	69bb      	ldr	r3, [r7, #24]
 8004380:	4413      	add	r3, r2
 8004382:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004386:	461a      	mov	r2, r3
 8004388:	2320      	movs	r3, #32
 800438a:	6093      	str	r3, [r2, #8]
 800438c:	e098      	b.n	80044c0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800438e:	693b      	ldr	r3, [r7, #16]
 8004390:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004394:	2b00      	cmp	r3, #0
 8004396:	f040 8093 	bne.w	80044c0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800439a:	697b      	ldr	r3, [r7, #20]
 800439c:	4a4b      	ldr	r2, [pc, #300]	@ (80044cc <PCD_EP_OutXfrComplete_int+0x1c8>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d90f      	bls.n	80043c2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80043a2:	693b      	ldr	r3, [r7, #16]
 80043a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d00a      	beq.n	80043c2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	015a      	lsls	r2, r3, #5
 80043b0:	69bb      	ldr	r3, [r7, #24]
 80043b2:	4413      	add	r3, r2
 80043b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80043b8:	461a      	mov	r2, r3
 80043ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80043be:	6093      	str	r3, [r2, #8]
 80043c0:	e07e      	b.n	80044c0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80043c2:	683a      	ldr	r2, [r7, #0]
 80043c4:	4613      	mov	r3, r2
 80043c6:	00db      	lsls	r3, r3, #3
 80043c8:	4413      	add	r3, r2
 80043ca:	009b      	lsls	r3, r3, #2
 80043cc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80043d0:	687a      	ldr	r2, [r7, #4]
 80043d2:	4413      	add	r3, r2
 80043d4:	3304      	adds	r3, #4
 80043d6:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	6a1a      	ldr	r2, [r3, #32]
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	0159      	lsls	r1, r3, #5
 80043e0:	69bb      	ldr	r3, [r7, #24]
 80043e2:	440b      	add	r3, r1
 80043e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80043e8:	691b      	ldr	r3, [r3, #16]
 80043ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043ee:	1ad2      	subs	r2, r2, r3
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d114      	bne.n	8004424 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	691b      	ldr	r3, [r3, #16]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d109      	bne.n	8004416 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6818      	ldr	r0, [r3, #0]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800440c:	461a      	mov	r2, r3
 800440e:	2101      	movs	r1, #1
 8004410:	f003 fe3a 	bl	8008088 <USB_EP0_OutStart>
 8004414:	e006      	b.n	8004424 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	68da      	ldr	r2, [r3, #12]
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	695b      	ldr	r3, [r3, #20]
 800441e:	441a      	add	r2, r3
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	b2db      	uxtb	r3, r3
 8004428:	4619      	mov	r1, r3
 800442a:	6878      	ldr	r0, [r7, #4]
 800442c:	f006 f8aa 	bl	800a584 <HAL_PCD_DataOutStageCallback>
 8004430:	e046      	b.n	80044c0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	4a26      	ldr	r2, [pc, #152]	@ (80044d0 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d124      	bne.n	8004484 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004440:	2b00      	cmp	r3, #0
 8004442:	d00a      	beq.n	800445a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	015a      	lsls	r2, r3, #5
 8004448:	69bb      	ldr	r3, [r7, #24]
 800444a:	4413      	add	r3, r2
 800444c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004450:	461a      	mov	r2, r3
 8004452:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004456:	6093      	str	r3, [r2, #8]
 8004458:	e032      	b.n	80044c0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800445a:	693b      	ldr	r3, [r7, #16]
 800445c:	f003 0320 	and.w	r3, r3, #32
 8004460:	2b00      	cmp	r3, #0
 8004462:	d008      	beq.n	8004476 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	015a      	lsls	r2, r3, #5
 8004468:	69bb      	ldr	r3, [r7, #24]
 800446a:	4413      	add	r3, r2
 800446c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004470:	461a      	mov	r2, r3
 8004472:	2320      	movs	r3, #32
 8004474:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	b2db      	uxtb	r3, r3
 800447a:	4619      	mov	r1, r3
 800447c:	6878      	ldr	r0, [r7, #4]
 800447e:	f006 f881 	bl	800a584 <HAL_PCD_DataOutStageCallback>
 8004482:	e01d      	b.n	80044c0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d114      	bne.n	80044b4 <PCD_EP_OutXfrComplete_int+0x1b0>
 800448a:	6879      	ldr	r1, [r7, #4]
 800448c:	683a      	ldr	r2, [r7, #0]
 800448e:	4613      	mov	r3, r2
 8004490:	00db      	lsls	r3, r3, #3
 8004492:	4413      	add	r3, r2
 8004494:	009b      	lsls	r3, r3, #2
 8004496:	440b      	add	r3, r1
 8004498:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d108      	bne.n	80044b4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6818      	ldr	r0, [r3, #0]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80044ac:	461a      	mov	r2, r3
 80044ae:	2100      	movs	r1, #0
 80044b0:	f003 fdea 	bl	8008088 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	b2db      	uxtb	r3, r3
 80044b8:	4619      	mov	r1, r3
 80044ba:	6878      	ldr	r0, [r7, #4]
 80044bc:	f006 f862 	bl	800a584 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80044c0:	2300      	movs	r3, #0
}
 80044c2:	4618      	mov	r0, r3
 80044c4:	3720      	adds	r7, #32
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bd80      	pop	{r7, pc}
 80044ca:	bf00      	nop
 80044cc:	4f54300a 	.word	0x4f54300a
 80044d0:	4f54310a 	.word	0x4f54310a

080044d4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b086      	sub	sp, #24
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
 80044dc:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	333c      	adds	r3, #60	@ 0x3c
 80044ec:	3304      	adds	r3, #4
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	015a      	lsls	r2, r3, #5
 80044f6:	693b      	ldr	r3, [r7, #16]
 80044f8:	4413      	add	r3, r2
 80044fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044fe:	689b      	ldr	r3, [r3, #8]
 8004500:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	4a15      	ldr	r2, [pc, #84]	@ (800455c <PCD_EP_OutSetupPacket_int+0x88>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d90e      	bls.n	8004528 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004510:	2b00      	cmp	r3, #0
 8004512:	d009      	beq.n	8004528 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	015a      	lsls	r2, r3, #5
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	4413      	add	r3, r2
 800451c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004520:	461a      	mov	r2, r3
 8004522:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004526:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004528:	6878      	ldr	r0, [r7, #4]
 800452a:	f006 f819 	bl	800a560 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	4a0a      	ldr	r2, [pc, #40]	@ (800455c <PCD_EP_OutSetupPacket_int+0x88>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d90c      	bls.n	8004550 <PCD_EP_OutSetupPacket_int+0x7c>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	799b      	ldrb	r3, [r3, #6]
 800453a:	2b01      	cmp	r3, #1
 800453c:	d108      	bne.n	8004550 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6818      	ldr	r0, [r3, #0]
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004548:	461a      	mov	r2, r3
 800454a:	2101      	movs	r1, #1
 800454c:	f003 fd9c 	bl	8008088 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004550:	2300      	movs	r3, #0
}
 8004552:	4618      	mov	r0, r3
 8004554:	3718      	adds	r7, #24
 8004556:	46bd      	mov	sp, r7
 8004558:	bd80      	pop	{r7, pc}
 800455a:	bf00      	nop
 800455c:	4f54300a 	.word	0x4f54300a

08004560 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004560:	b480      	push	{r7}
 8004562:	b085      	sub	sp, #20
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
 8004568:	460b      	mov	r3, r1
 800456a:	70fb      	strb	r3, [r7, #3]
 800456c:	4613      	mov	r3, r2
 800456e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004576:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004578:	78fb      	ldrb	r3, [r7, #3]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d107      	bne.n	800458e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800457e:	883b      	ldrh	r3, [r7, #0]
 8004580:	0419      	lsls	r1, r3, #16
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	68ba      	ldr	r2, [r7, #8]
 8004588:	430a      	orrs	r2, r1
 800458a:	629a      	str	r2, [r3, #40]	@ 0x28
 800458c:	e028      	b.n	80045e0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004594:	0c1b      	lsrs	r3, r3, #16
 8004596:	68ba      	ldr	r2, [r7, #8]
 8004598:	4413      	add	r3, r2
 800459a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800459c:	2300      	movs	r3, #0
 800459e:	73fb      	strb	r3, [r7, #15]
 80045a0:	e00d      	b.n	80045be <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681a      	ldr	r2, [r3, #0]
 80045a6:	7bfb      	ldrb	r3, [r7, #15]
 80045a8:	3340      	adds	r3, #64	@ 0x40
 80045aa:	009b      	lsls	r3, r3, #2
 80045ac:	4413      	add	r3, r2
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	0c1b      	lsrs	r3, r3, #16
 80045b2:	68ba      	ldr	r2, [r7, #8]
 80045b4:	4413      	add	r3, r2
 80045b6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80045b8:	7bfb      	ldrb	r3, [r7, #15]
 80045ba:	3301      	adds	r3, #1
 80045bc:	73fb      	strb	r3, [r7, #15]
 80045be:	7bfa      	ldrb	r2, [r7, #15]
 80045c0:	78fb      	ldrb	r3, [r7, #3]
 80045c2:	3b01      	subs	r3, #1
 80045c4:	429a      	cmp	r2, r3
 80045c6:	d3ec      	bcc.n	80045a2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80045c8:	883b      	ldrh	r3, [r7, #0]
 80045ca:	0418      	lsls	r0, r3, #16
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6819      	ldr	r1, [r3, #0]
 80045d0:	78fb      	ldrb	r3, [r7, #3]
 80045d2:	3b01      	subs	r3, #1
 80045d4:	68ba      	ldr	r2, [r7, #8]
 80045d6:	4302      	orrs	r2, r0
 80045d8:	3340      	adds	r3, #64	@ 0x40
 80045da:	009b      	lsls	r3, r3, #2
 80045dc:	440b      	add	r3, r1
 80045de:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80045e0:	2300      	movs	r3, #0
}
 80045e2:	4618      	mov	r0, r3
 80045e4:	3714      	adds	r7, #20
 80045e6:	46bd      	mov	sp, r7
 80045e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ec:	4770      	bx	lr

080045ee <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80045ee:	b480      	push	{r7}
 80045f0:	b083      	sub	sp, #12
 80045f2:	af00      	add	r7, sp, #0
 80045f4:	6078      	str	r0, [r7, #4]
 80045f6:	460b      	mov	r3, r1
 80045f8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	887a      	ldrh	r2, [r7, #2]
 8004600:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004602:	2300      	movs	r3, #0
}
 8004604:	4618      	mov	r0, r3
 8004606:	370c      	adds	r7, #12
 8004608:	46bd      	mov	sp, r7
 800460a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460e:	4770      	bx	lr

08004610 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004610:	b480      	push	{r7}
 8004612:	b083      	sub	sp, #12
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
 8004618:	460b      	mov	r3, r1
 800461a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800461c:	bf00      	nop
 800461e:	370c      	adds	r7, #12
 8004620:	46bd      	mov	sp, r7
 8004622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004626:	4770      	bx	lr

08004628 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b086      	sub	sp, #24
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d101      	bne.n	800463a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	e267      	b.n	8004b0a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f003 0301 	and.w	r3, r3, #1
 8004642:	2b00      	cmp	r3, #0
 8004644:	d075      	beq.n	8004732 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004646:	4b88      	ldr	r3, [pc, #544]	@ (8004868 <HAL_RCC_OscConfig+0x240>)
 8004648:	689b      	ldr	r3, [r3, #8]
 800464a:	f003 030c 	and.w	r3, r3, #12
 800464e:	2b04      	cmp	r3, #4
 8004650:	d00c      	beq.n	800466c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004652:	4b85      	ldr	r3, [pc, #532]	@ (8004868 <HAL_RCC_OscConfig+0x240>)
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800465a:	2b08      	cmp	r3, #8
 800465c:	d112      	bne.n	8004684 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800465e:	4b82      	ldr	r3, [pc, #520]	@ (8004868 <HAL_RCC_OscConfig+0x240>)
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004666:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800466a:	d10b      	bne.n	8004684 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800466c:	4b7e      	ldr	r3, [pc, #504]	@ (8004868 <HAL_RCC_OscConfig+0x240>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004674:	2b00      	cmp	r3, #0
 8004676:	d05b      	beq.n	8004730 <HAL_RCC_OscConfig+0x108>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d157      	bne.n	8004730 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004680:	2301      	movs	r3, #1
 8004682:	e242      	b.n	8004b0a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800468c:	d106      	bne.n	800469c <HAL_RCC_OscConfig+0x74>
 800468e:	4b76      	ldr	r3, [pc, #472]	@ (8004868 <HAL_RCC_OscConfig+0x240>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4a75      	ldr	r2, [pc, #468]	@ (8004868 <HAL_RCC_OscConfig+0x240>)
 8004694:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004698:	6013      	str	r3, [r2, #0]
 800469a:	e01d      	b.n	80046d8 <HAL_RCC_OscConfig+0xb0>
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	685b      	ldr	r3, [r3, #4]
 80046a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80046a4:	d10c      	bne.n	80046c0 <HAL_RCC_OscConfig+0x98>
 80046a6:	4b70      	ldr	r3, [pc, #448]	@ (8004868 <HAL_RCC_OscConfig+0x240>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4a6f      	ldr	r2, [pc, #444]	@ (8004868 <HAL_RCC_OscConfig+0x240>)
 80046ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80046b0:	6013      	str	r3, [r2, #0]
 80046b2:	4b6d      	ldr	r3, [pc, #436]	@ (8004868 <HAL_RCC_OscConfig+0x240>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a6c      	ldr	r2, [pc, #432]	@ (8004868 <HAL_RCC_OscConfig+0x240>)
 80046b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046bc:	6013      	str	r3, [r2, #0]
 80046be:	e00b      	b.n	80046d8 <HAL_RCC_OscConfig+0xb0>
 80046c0:	4b69      	ldr	r3, [pc, #420]	@ (8004868 <HAL_RCC_OscConfig+0x240>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4a68      	ldr	r2, [pc, #416]	@ (8004868 <HAL_RCC_OscConfig+0x240>)
 80046c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80046ca:	6013      	str	r3, [r2, #0]
 80046cc:	4b66      	ldr	r3, [pc, #408]	@ (8004868 <HAL_RCC_OscConfig+0x240>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a65      	ldr	r2, [pc, #404]	@ (8004868 <HAL_RCC_OscConfig+0x240>)
 80046d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80046d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d013      	beq.n	8004708 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046e0:	f7fd fb64 	bl	8001dac <HAL_GetTick>
 80046e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046e6:	e008      	b.n	80046fa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046e8:	f7fd fb60 	bl	8001dac <HAL_GetTick>
 80046ec:	4602      	mov	r2, r0
 80046ee:	693b      	ldr	r3, [r7, #16]
 80046f0:	1ad3      	subs	r3, r2, r3
 80046f2:	2b64      	cmp	r3, #100	@ 0x64
 80046f4:	d901      	bls.n	80046fa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80046f6:	2303      	movs	r3, #3
 80046f8:	e207      	b.n	8004b0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046fa:	4b5b      	ldr	r3, [pc, #364]	@ (8004868 <HAL_RCC_OscConfig+0x240>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004702:	2b00      	cmp	r3, #0
 8004704:	d0f0      	beq.n	80046e8 <HAL_RCC_OscConfig+0xc0>
 8004706:	e014      	b.n	8004732 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004708:	f7fd fb50 	bl	8001dac <HAL_GetTick>
 800470c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800470e:	e008      	b.n	8004722 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004710:	f7fd fb4c 	bl	8001dac <HAL_GetTick>
 8004714:	4602      	mov	r2, r0
 8004716:	693b      	ldr	r3, [r7, #16]
 8004718:	1ad3      	subs	r3, r2, r3
 800471a:	2b64      	cmp	r3, #100	@ 0x64
 800471c:	d901      	bls.n	8004722 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800471e:	2303      	movs	r3, #3
 8004720:	e1f3      	b.n	8004b0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004722:	4b51      	ldr	r3, [pc, #324]	@ (8004868 <HAL_RCC_OscConfig+0x240>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800472a:	2b00      	cmp	r3, #0
 800472c:	d1f0      	bne.n	8004710 <HAL_RCC_OscConfig+0xe8>
 800472e:	e000      	b.n	8004732 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004730:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f003 0302 	and.w	r3, r3, #2
 800473a:	2b00      	cmp	r3, #0
 800473c:	d063      	beq.n	8004806 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800473e:	4b4a      	ldr	r3, [pc, #296]	@ (8004868 <HAL_RCC_OscConfig+0x240>)
 8004740:	689b      	ldr	r3, [r3, #8]
 8004742:	f003 030c 	and.w	r3, r3, #12
 8004746:	2b00      	cmp	r3, #0
 8004748:	d00b      	beq.n	8004762 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800474a:	4b47      	ldr	r3, [pc, #284]	@ (8004868 <HAL_RCC_OscConfig+0x240>)
 800474c:	689b      	ldr	r3, [r3, #8]
 800474e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004752:	2b08      	cmp	r3, #8
 8004754:	d11c      	bne.n	8004790 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004756:	4b44      	ldr	r3, [pc, #272]	@ (8004868 <HAL_RCC_OscConfig+0x240>)
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800475e:	2b00      	cmp	r3, #0
 8004760:	d116      	bne.n	8004790 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004762:	4b41      	ldr	r3, [pc, #260]	@ (8004868 <HAL_RCC_OscConfig+0x240>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f003 0302 	and.w	r3, r3, #2
 800476a:	2b00      	cmp	r3, #0
 800476c:	d005      	beq.n	800477a <HAL_RCC_OscConfig+0x152>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	68db      	ldr	r3, [r3, #12]
 8004772:	2b01      	cmp	r3, #1
 8004774:	d001      	beq.n	800477a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004776:	2301      	movs	r3, #1
 8004778:	e1c7      	b.n	8004b0a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800477a:	4b3b      	ldr	r3, [pc, #236]	@ (8004868 <HAL_RCC_OscConfig+0x240>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	691b      	ldr	r3, [r3, #16]
 8004786:	00db      	lsls	r3, r3, #3
 8004788:	4937      	ldr	r1, [pc, #220]	@ (8004868 <HAL_RCC_OscConfig+0x240>)
 800478a:	4313      	orrs	r3, r2
 800478c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800478e:	e03a      	b.n	8004806 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	68db      	ldr	r3, [r3, #12]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d020      	beq.n	80047da <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004798:	4b34      	ldr	r3, [pc, #208]	@ (800486c <HAL_RCC_OscConfig+0x244>)
 800479a:	2201      	movs	r2, #1
 800479c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800479e:	f7fd fb05 	bl	8001dac <HAL_GetTick>
 80047a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047a4:	e008      	b.n	80047b8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047a6:	f7fd fb01 	bl	8001dac <HAL_GetTick>
 80047aa:	4602      	mov	r2, r0
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	1ad3      	subs	r3, r2, r3
 80047b0:	2b02      	cmp	r3, #2
 80047b2:	d901      	bls.n	80047b8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80047b4:	2303      	movs	r3, #3
 80047b6:	e1a8      	b.n	8004b0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047b8:	4b2b      	ldr	r3, [pc, #172]	@ (8004868 <HAL_RCC_OscConfig+0x240>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f003 0302 	and.w	r3, r3, #2
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d0f0      	beq.n	80047a6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047c4:	4b28      	ldr	r3, [pc, #160]	@ (8004868 <HAL_RCC_OscConfig+0x240>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	691b      	ldr	r3, [r3, #16]
 80047d0:	00db      	lsls	r3, r3, #3
 80047d2:	4925      	ldr	r1, [pc, #148]	@ (8004868 <HAL_RCC_OscConfig+0x240>)
 80047d4:	4313      	orrs	r3, r2
 80047d6:	600b      	str	r3, [r1, #0]
 80047d8:	e015      	b.n	8004806 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80047da:	4b24      	ldr	r3, [pc, #144]	@ (800486c <HAL_RCC_OscConfig+0x244>)
 80047dc:	2200      	movs	r2, #0
 80047de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047e0:	f7fd fae4 	bl	8001dac <HAL_GetTick>
 80047e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047e6:	e008      	b.n	80047fa <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047e8:	f7fd fae0 	bl	8001dac <HAL_GetTick>
 80047ec:	4602      	mov	r2, r0
 80047ee:	693b      	ldr	r3, [r7, #16]
 80047f0:	1ad3      	subs	r3, r2, r3
 80047f2:	2b02      	cmp	r3, #2
 80047f4:	d901      	bls.n	80047fa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80047f6:	2303      	movs	r3, #3
 80047f8:	e187      	b.n	8004b0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047fa:	4b1b      	ldr	r3, [pc, #108]	@ (8004868 <HAL_RCC_OscConfig+0x240>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f003 0302 	and.w	r3, r3, #2
 8004802:	2b00      	cmp	r3, #0
 8004804:	d1f0      	bne.n	80047e8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f003 0308 	and.w	r3, r3, #8
 800480e:	2b00      	cmp	r3, #0
 8004810:	d036      	beq.n	8004880 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	695b      	ldr	r3, [r3, #20]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d016      	beq.n	8004848 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800481a:	4b15      	ldr	r3, [pc, #84]	@ (8004870 <HAL_RCC_OscConfig+0x248>)
 800481c:	2201      	movs	r2, #1
 800481e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004820:	f7fd fac4 	bl	8001dac <HAL_GetTick>
 8004824:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004826:	e008      	b.n	800483a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004828:	f7fd fac0 	bl	8001dac <HAL_GetTick>
 800482c:	4602      	mov	r2, r0
 800482e:	693b      	ldr	r3, [r7, #16]
 8004830:	1ad3      	subs	r3, r2, r3
 8004832:	2b02      	cmp	r3, #2
 8004834:	d901      	bls.n	800483a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004836:	2303      	movs	r3, #3
 8004838:	e167      	b.n	8004b0a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800483a:	4b0b      	ldr	r3, [pc, #44]	@ (8004868 <HAL_RCC_OscConfig+0x240>)
 800483c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800483e:	f003 0302 	and.w	r3, r3, #2
 8004842:	2b00      	cmp	r3, #0
 8004844:	d0f0      	beq.n	8004828 <HAL_RCC_OscConfig+0x200>
 8004846:	e01b      	b.n	8004880 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004848:	4b09      	ldr	r3, [pc, #36]	@ (8004870 <HAL_RCC_OscConfig+0x248>)
 800484a:	2200      	movs	r2, #0
 800484c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800484e:	f7fd faad 	bl	8001dac <HAL_GetTick>
 8004852:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004854:	e00e      	b.n	8004874 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004856:	f7fd faa9 	bl	8001dac <HAL_GetTick>
 800485a:	4602      	mov	r2, r0
 800485c:	693b      	ldr	r3, [r7, #16]
 800485e:	1ad3      	subs	r3, r2, r3
 8004860:	2b02      	cmp	r3, #2
 8004862:	d907      	bls.n	8004874 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004864:	2303      	movs	r3, #3
 8004866:	e150      	b.n	8004b0a <HAL_RCC_OscConfig+0x4e2>
 8004868:	40023800 	.word	0x40023800
 800486c:	42470000 	.word	0x42470000
 8004870:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004874:	4b88      	ldr	r3, [pc, #544]	@ (8004a98 <HAL_RCC_OscConfig+0x470>)
 8004876:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004878:	f003 0302 	and.w	r3, r3, #2
 800487c:	2b00      	cmp	r3, #0
 800487e:	d1ea      	bne.n	8004856 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f003 0304 	and.w	r3, r3, #4
 8004888:	2b00      	cmp	r3, #0
 800488a:	f000 8097 	beq.w	80049bc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800488e:	2300      	movs	r3, #0
 8004890:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004892:	4b81      	ldr	r3, [pc, #516]	@ (8004a98 <HAL_RCC_OscConfig+0x470>)
 8004894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004896:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800489a:	2b00      	cmp	r3, #0
 800489c:	d10f      	bne.n	80048be <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800489e:	2300      	movs	r3, #0
 80048a0:	60bb      	str	r3, [r7, #8]
 80048a2:	4b7d      	ldr	r3, [pc, #500]	@ (8004a98 <HAL_RCC_OscConfig+0x470>)
 80048a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048a6:	4a7c      	ldr	r2, [pc, #496]	@ (8004a98 <HAL_RCC_OscConfig+0x470>)
 80048a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80048ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80048ae:	4b7a      	ldr	r3, [pc, #488]	@ (8004a98 <HAL_RCC_OscConfig+0x470>)
 80048b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048b6:	60bb      	str	r3, [r7, #8]
 80048b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048ba:	2301      	movs	r3, #1
 80048bc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048be:	4b77      	ldr	r3, [pc, #476]	@ (8004a9c <HAL_RCC_OscConfig+0x474>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d118      	bne.n	80048fc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80048ca:	4b74      	ldr	r3, [pc, #464]	@ (8004a9c <HAL_RCC_OscConfig+0x474>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a73      	ldr	r2, [pc, #460]	@ (8004a9c <HAL_RCC_OscConfig+0x474>)
 80048d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80048d6:	f7fd fa69 	bl	8001dac <HAL_GetTick>
 80048da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048dc:	e008      	b.n	80048f0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048de:	f7fd fa65 	bl	8001dac <HAL_GetTick>
 80048e2:	4602      	mov	r2, r0
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	1ad3      	subs	r3, r2, r3
 80048e8:	2b02      	cmp	r3, #2
 80048ea:	d901      	bls.n	80048f0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80048ec:	2303      	movs	r3, #3
 80048ee:	e10c      	b.n	8004b0a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048f0:	4b6a      	ldr	r3, [pc, #424]	@ (8004a9c <HAL_RCC_OscConfig+0x474>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d0f0      	beq.n	80048de <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	2b01      	cmp	r3, #1
 8004902:	d106      	bne.n	8004912 <HAL_RCC_OscConfig+0x2ea>
 8004904:	4b64      	ldr	r3, [pc, #400]	@ (8004a98 <HAL_RCC_OscConfig+0x470>)
 8004906:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004908:	4a63      	ldr	r2, [pc, #396]	@ (8004a98 <HAL_RCC_OscConfig+0x470>)
 800490a:	f043 0301 	orr.w	r3, r3, #1
 800490e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004910:	e01c      	b.n	800494c <HAL_RCC_OscConfig+0x324>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	689b      	ldr	r3, [r3, #8]
 8004916:	2b05      	cmp	r3, #5
 8004918:	d10c      	bne.n	8004934 <HAL_RCC_OscConfig+0x30c>
 800491a:	4b5f      	ldr	r3, [pc, #380]	@ (8004a98 <HAL_RCC_OscConfig+0x470>)
 800491c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800491e:	4a5e      	ldr	r2, [pc, #376]	@ (8004a98 <HAL_RCC_OscConfig+0x470>)
 8004920:	f043 0304 	orr.w	r3, r3, #4
 8004924:	6713      	str	r3, [r2, #112]	@ 0x70
 8004926:	4b5c      	ldr	r3, [pc, #368]	@ (8004a98 <HAL_RCC_OscConfig+0x470>)
 8004928:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800492a:	4a5b      	ldr	r2, [pc, #364]	@ (8004a98 <HAL_RCC_OscConfig+0x470>)
 800492c:	f043 0301 	orr.w	r3, r3, #1
 8004930:	6713      	str	r3, [r2, #112]	@ 0x70
 8004932:	e00b      	b.n	800494c <HAL_RCC_OscConfig+0x324>
 8004934:	4b58      	ldr	r3, [pc, #352]	@ (8004a98 <HAL_RCC_OscConfig+0x470>)
 8004936:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004938:	4a57      	ldr	r2, [pc, #348]	@ (8004a98 <HAL_RCC_OscConfig+0x470>)
 800493a:	f023 0301 	bic.w	r3, r3, #1
 800493e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004940:	4b55      	ldr	r3, [pc, #340]	@ (8004a98 <HAL_RCC_OscConfig+0x470>)
 8004942:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004944:	4a54      	ldr	r2, [pc, #336]	@ (8004a98 <HAL_RCC_OscConfig+0x470>)
 8004946:	f023 0304 	bic.w	r3, r3, #4
 800494a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	689b      	ldr	r3, [r3, #8]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d015      	beq.n	8004980 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004954:	f7fd fa2a 	bl	8001dac <HAL_GetTick>
 8004958:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800495a:	e00a      	b.n	8004972 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800495c:	f7fd fa26 	bl	8001dac <HAL_GetTick>
 8004960:	4602      	mov	r2, r0
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	1ad3      	subs	r3, r2, r3
 8004966:	f241 3288 	movw	r2, #5000	@ 0x1388
 800496a:	4293      	cmp	r3, r2
 800496c:	d901      	bls.n	8004972 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800496e:	2303      	movs	r3, #3
 8004970:	e0cb      	b.n	8004b0a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004972:	4b49      	ldr	r3, [pc, #292]	@ (8004a98 <HAL_RCC_OscConfig+0x470>)
 8004974:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004976:	f003 0302 	and.w	r3, r3, #2
 800497a:	2b00      	cmp	r3, #0
 800497c:	d0ee      	beq.n	800495c <HAL_RCC_OscConfig+0x334>
 800497e:	e014      	b.n	80049aa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004980:	f7fd fa14 	bl	8001dac <HAL_GetTick>
 8004984:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004986:	e00a      	b.n	800499e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004988:	f7fd fa10 	bl	8001dac <HAL_GetTick>
 800498c:	4602      	mov	r2, r0
 800498e:	693b      	ldr	r3, [r7, #16]
 8004990:	1ad3      	subs	r3, r2, r3
 8004992:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004996:	4293      	cmp	r3, r2
 8004998:	d901      	bls.n	800499e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800499a:	2303      	movs	r3, #3
 800499c:	e0b5      	b.n	8004b0a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800499e:	4b3e      	ldr	r3, [pc, #248]	@ (8004a98 <HAL_RCC_OscConfig+0x470>)
 80049a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049a2:	f003 0302 	and.w	r3, r3, #2
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d1ee      	bne.n	8004988 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80049aa:	7dfb      	ldrb	r3, [r7, #23]
 80049ac:	2b01      	cmp	r3, #1
 80049ae:	d105      	bne.n	80049bc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049b0:	4b39      	ldr	r3, [pc, #228]	@ (8004a98 <HAL_RCC_OscConfig+0x470>)
 80049b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049b4:	4a38      	ldr	r2, [pc, #224]	@ (8004a98 <HAL_RCC_OscConfig+0x470>)
 80049b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80049ba:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	699b      	ldr	r3, [r3, #24]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	f000 80a1 	beq.w	8004b08 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80049c6:	4b34      	ldr	r3, [pc, #208]	@ (8004a98 <HAL_RCC_OscConfig+0x470>)
 80049c8:	689b      	ldr	r3, [r3, #8]
 80049ca:	f003 030c 	and.w	r3, r3, #12
 80049ce:	2b08      	cmp	r3, #8
 80049d0:	d05c      	beq.n	8004a8c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	699b      	ldr	r3, [r3, #24]
 80049d6:	2b02      	cmp	r3, #2
 80049d8:	d141      	bne.n	8004a5e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049da:	4b31      	ldr	r3, [pc, #196]	@ (8004aa0 <HAL_RCC_OscConfig+0x478>)
 80049dc:	2200      	movs	r2, #0
 80049de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049e0:	f7fd f9e4 	bl	8001dac <HAL_GetTick>
 80049e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049e6:	e008      	b.n	80049fa <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049e8:	f7fd f9e0 	bl	8001dac <HAL_GetTick>
 80049ec:	4602      	mov	r2, r0
 80049ee:	693b      	ldr	r3, [r7, #16]
 80049f0:	1ad3      	subs	r3, r2, r3
 80049f2:	2b02      	cmp	r3, #2
 80049f4:	d901      	bls.n	80049fa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80049f6:	2303      	movs	r3, #3
 80049f8:	e087      	b.n	8004b0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049fa:	4b27      	ldr	r3, [pc, #156]	@ (8004a98 <HAL_RCC_OscConfig+0x470>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d1f0      	bne.n	80049e8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	69da      	ldr	r2, [r3, #28]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6a1b      	ldr	r3, [r3, #32]
 8004a0e:	431a      	orrs	r2, r3
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a14:	019b      	lsls	r3, r3, #6
 8004a16:	431a      	orrs	r2, r3
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a1c:	085b      	lsrs	r3, r3, #1
 8004a1e:	3b01      	subs	r3, #1
 8004a20:	041b      	lsls	r3, r3, #16
 8004a22:	431a      	orrs	r2, r3
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a28:	061b      	lsls	r3, r3, #24
 8004a2a:	491b      	ldr	r1, [pc, #108]	@ (8004a98 <HAL_RCC_OscConfig+0x470>)
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004a30:	4b1b      	ldr	r3, [pc, #108]	@ (8004aa0 <HAL_RCC_OscConfig+0x478>)
 8004a32:	2201      	movs	r2, #1
 8004a34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a36:	f7fd f9b9 	bl	8001dac <HAL_GetTick>
 8004a3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a3c:	e008      	b.n	8004a50 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a3e:	f7fd f9b5 	bl	8001dac <HAL_GetTick>
 8004a42:	4602      	mov	r2, r0
 8004a44:	693b      	ldr	r3, [r7, #16]
 8004a46:	1ad3      	subs	r3, r2, r3
 8004a48:	2b02      	cmp	r3, #2
 8004a4a:	d901      	bls.n	8004a50 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004a4c:	2303      	movs	r3, #3
 8004a4e:	e05c      	b.n	8004b0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a50:	4b11      	ldr	r3, [pc, #68]	@ (8004a98 <HAL_RCC_OscConfig+0x470>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d0f0      	beq.n	8004a3e <HAL_RCC_OscConfig+0x416>
 8004a5c:	e054      	b.n	8004b08 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a5e:	4b10      	ldr	r3, [pc, #64]	@ (8004aa0 <HAL_RCC_OscConfig+0x478>)
 8004a60:	2200      	movs	r2, #0
 8004a62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a64:	f7fd f9a2 	bl	8001dac <HAL_GetTick>
 8004a68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a6a:	e008      	b.n	8004a7e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a6c:	f7fd f99e 	bl	8001dac <HAL_GetTick>
 8004a70:	4602      	mov	r2, r0
 8004a72:	693b      	ldr	r3, [r7, #16]
 8004a74:	1ad3      	subs	r3, r2, r3
 8004a76:	2b02      	cmp	r3, #2
 8004a78:	d901      	bls.n	8004a7e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004a7a:	2303      	movs	r3, #3
 8004a7c:	e045      	b.n	8004b0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a7e:	4b06      	ldr	r3, [pc, #24]	@ (8004a98 <HAL_RCC_OscConfig+0x470>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d1f0      	bne.n	8004a6c <HAL_RCC_OscConfig+0x444>
 8004a8a:	e03d      	b.n	8004b08 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	699b      	ldr	r3, [r3, #24]
 8004a90:	2b01      	cmp	r3, #1
 8004a92:	d107      	bne.n	8004aa4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004a94:	2301      	movs	r3, #1
 8004a96:	e038      	b.n	8004b0a <HAL_RCC_OscConfig+0x4e2>
 8004a98:	40023800 	.word	0x40023800
 8004a9c:	40007000 	.word	0x40007000
 8004aa0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004aa4:	4b1b      	ldr	r3, [pc, #108]	@ (8004b14 <HAL_RCC_OscConfig+0x4ec>)
 8004aa6:	685b      	ldr	r3, [r3, #4]
 8004aa8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	699b      	ldr	r3, [r3, #24]
 8004aae:	2b01      	cmp	r3, #1
 8004ab0:	d028      	beq.n	8004b04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004abc:	429a      	cmp	r2, r3
 8004abe:	d121      	bne.n	8004b04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004aca:	429a      	cmp	r2, r3
 8004acc:	d11a      	bne.n	8004b04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ace:	68fa      	ldr	r2, [r7, #12]
 8004ad0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004ad4:	4013      	ands	r3, r2
 8004ad6:	687a      	ldr	r2, [r7, #4]
 8004ad8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004ada:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d111      	bne.n	8004b04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004aea:	085b      	lsrs	r3, r3, #1
 8004aec:	3b01      	subs	r3, #1
 8004aee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004af0:	429a      	cmp	r2, r3
 8004af2:	d107      	bne.n	8004b04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004afe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004b00:	429a      	cmp	r2, r3
 8004b02:	d001      	beq.n	8004b08 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004b04:	2301      	movs	r3, #1
 8004b06:	e000      	b.n	8004b0a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004b08:	2300      	movs	r3, #0
}
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	3718      	adds	r7, #24
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	bd80      	pop	{r7, pc}
 8004b12:	bf00      	nop
 8004b14:	40023800 	.word	0x40023800

08004b18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b084      	sub	sp, #16
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
 8004b20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d101      	bne.n	8004b2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b28:	2301      	movs	r3, #1
 8004b2a:	e0cc      	b.n	8004cc6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004b2c:	4b68      	ldr	r3, [pc, #416]	@ (8004cd0 <HAL_RCC_ClockConfig+0x1b8>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f003 0307 	and.w	r3, r3, #7
 8004b34:	683a      	ldr	r2, [r7, #0]
 8004b36:	429a      	cmp	r2, r3
 8004b38:	d90c      	bls.n	8004b54 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b3a:	4b65      	ldr	r3, [pc, #404]	@ (8004cd0 <HAL_RCC_ClockConfig+0x1b8>)
 8004b3c:	683a      	ldr	r2, [r7, #0]
 8004b3e:	b2d2      	uxtb	r2, r2
 8004b40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b42:	4b63      	ldr	r3, [pc, #396]	@ (8004cd0 <HAL_RCC_ClockConfig+0x1b8>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f003 0307 	and.w	r3, r3, #7
 8004b4a:	683a      	ldr	r2, [r7, #0]
 8004b4c:	429a      	cmp	r2, r3
 8004b4e:	d001      	beq.n	8004b54 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004b50:	2301      	movs	r3, #1
 8004b52:	e0b8      	b.n	8004cc6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f003 0302 	and.w	r3, r3, #2
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d020      	beq.n	8004ba2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f003 0304 	and.w	r3, r3, #4
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d005      	beq.n	8004b78 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004b6c:	4b59      	ldr	r3, [pc, #356]	@ (8004cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b6e:	689b      	ldr	r3, [r3, #8]
 8004b70:	4a58      	ldr	r2, [pc, #352]	@ (8004cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b72:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004b76:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f003 0308 	and.w	r3, r3, #8
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d005      	beq.n	8004b90 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004b84:	4b53      	ldr	r3, [pc, #332]	@ (8004cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b86:	689b      	ldr	r3, [r3, #8]
 8004b88:	4a52      	ldr	r2, [pc, #328]	@ (8004cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b8a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004b8e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b90:	4b50      	ldr	r3, [pc, #320]	@ (8004cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b92:	689b      	ldr	r3, [r3, #8]
 8004b94:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	689b      	ldr	r3, [r3, #8]
 8004b9c:	494d      	ldr	r1, [pc, #308]	@ (8004cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f003 0301 	and.w	r3, r3, #1
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d044      	beq.n	8004c38 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	2b01      	cmp	r3, #1
 8004bb4:	d107      	bne.n	8004bc6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bb6:	4b47      	ldr	r3, [pc, #284]	@ (8004cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d119      	bne.n	8004bf6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	e07f      	b.n	8004cc6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	2b02      	cmp	r3, #2
 8004bcc:	d003      	beq.n	8004bd6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004bd2:	2b03      	cmp	r3, #3
 8004bd4:	d107      	bne.n	8004be6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bd6:	4b3f      	ldr	r3, [pc, #252]	@ (8004cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d109      	bne.n	8004bf6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004be2:	2301      	movs	r3, #1
 8004be4:	e06f      	b.n	8004cc6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004be6:	4b3b      	ldr	r3, [pc, #236]	@ (8004cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f003 0302 	and.w	r3, r3, #2
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d101      	bne.n	8004bf6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e067      	b.n	8004cc6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004bf6:	4b37      	ldr	r3, [pc, #220]	@ (8004cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004bf8:	689b      	ldr	r3, [r3, #8]
 8004bfa:	f023 0203 	bic.w	r2, r3, #3
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	4934      	ldr	r1, [pc, #208]	@ (8004cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c04:	4313      	orrs	r3, r2
 8004c06:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004c08:	f7fd f8d0 	bl	8001dac <HAL_GetTick>
 8004c0c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c0e:	e00a      	b.n	8004c26 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c10:	f7fd f8cc 	bl	8001dac <HAL_GetTick>
 8004c14:	4602      	mov	r2, r0
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	1ad3      	subs	r3, r2, r3
 8004c1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d901      	bls.n	8004c26 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004c22:	2303      	movs	r3, #3
 8004c24:	e04f      	b.n	8004cc6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c26:	4b2b      	ldr	r3, [pc, #172]	@ (8004cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c28:	689b      	ldr	r3, [r3, #8]
 8004c2a:	f003 020c 	and.w	r2, r3, #12
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	009b      	lsls	r3, r3, #2
 8004c34:	429a      	cmp	r2, r3
 8004c36:	d1eb      	bne.n	8004c10 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004c38:	4b25      	ldr	r3, [pc, #148]	@ (8004cd0 <HAL_RCC_ClockConfig+0x1b8>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f003 0307 	and.w	r3, r3, #7
 8004c40:	683a      	ldr	r2, [r7, #0]
 8004c42:	429a      	cmp	r2, r3
 8004c44:	d20c      	bcs.n	8004c60 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c46:	4b22      	ldr	r3, [pc, #136]	@ (8004cd0 <HAL_RCC_ClockConfig+0x1b8>)
 8004c48:	683a      	ldr	r2, [r7, #0]
 8004c4a:	b2d2      	uxtb	r2, r2
 8004c4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c4e:	4b20      	ldr	r3, [pc, #128]	@ (8004cd0 <HAL_RCC_ClockConfig+0x1b8>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f003 0307 	and.w	r3, r3, #7
 8004c56:	683a      	ldr	r2, [r7, #0]
 8004c58:	429a      	cmp	r2, r3
 8004c5a:	d001      	beq.n	8004c60 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	e032      	b.n	8004cc6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f003 0304 	and.w	r3, r3, #4
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d008      	beq.n	8004c7e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c6c:	4b19      	ldr	r3, [pc, #100]	@ (8004cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c6e:	689b      	ldr	r3, [r3, #8]
 8004c70:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	68db      	ldr	r3, [r3, #12]
 8004c78:	4916      	ldr	r1, [pc, #88]	@ (8004cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f003 0308 	and.w	r3, r3, #8
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d009      	beq.n	8004c9e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c8a:	4b12      	ldr	r3, [pc, #72]	@ (8004cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c8c:	689b      	ldr	r3, [r3, #8]
 8004c8e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	691b      	ldr	r3, [r3, #16]
 8004c96:	00db      	lsls	r3, r3, #3
 8004c98:	490e      	ldr	r1, [pc, #56]	@ (8004cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004c9e:	f000 f821 	bl	8004ce4 <HAL_RCC_GetSysClockFreq>
 8004ca2:	4602      	mov	r2, r0
 8004ca4:	4b0b      	ldr	r3, [pc, #44]	@ (8004cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	091b      	lsrs	r3, r3, #4
 8004caa:	f003 030f 	and.w	r3, r3, #15
 8004cae:	490a      	ldr	r1, [pc, #40]	@ (8004cd8 <HAL_RCC_ClockConfig+0x1c0>)
 8004cb0:	5ccb      	ldrb	r3, [r1, r3]
 8004cb2:	fa22 f303 	lsr.w	r3, r2, r3
 8004cb6:	4a09      	ldr	r2, [pc, #36]	@ (8004cdc <HAL_RCC_ClockConfig+0x1c4>)
 8004cb8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004cba:	4b09      	ldr	r3, [pc, #36]	@ (8004ce0 <HAL_RCC_ClockConfig+0x1c8>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	f7fd f830 	bl	8001d24 <HAL_InitTick>

  return HAL_OK;
 8004cc4:	2300      	movs	r3, #0
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	3710      	adds	r7, #16
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}
 8004cce:	bf00      	nop
 8004cd0:	40023c00 	.word	0x40023c00
 8004cd4:	40023800 	.word	0x40023800
 8004cd8:	0800abc8 	.word	0x0800abc8
 8004cdc:	20000008 	.word	0x20000008
 8004ce0:	2000000c 	.word	0x2000000c

08004ce4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ce4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ce8:	b094      	sub	sp, #80	@ 0x50
 8004cea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004cec:	2300      	movs	r3, #0
 8004cee:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004cfc:	4b79      	ldr	r3, [pc, #484]	@ (8004ee4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004cfe:	689b      	ldr	r3, [r3, #8]
 8004d00:	f003 030c 	and.w	r3, r3, #12
 8004d04:	2b08      	cmp	r3, #8
 8004d06:	d00d      	beq.n	8004d24 <HAL_RCC_GetSysClockFreq+0x40>
 8004d08:	2b08      	cmp	r3, #8
 8004d0a:	f200 80e1 	bhi.w	8004ed0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d002      	beq.n	8004d18 <HAL_RCC_GetSysClockFreq+0x34>
 8004d12:	2b04      	cmp	r3, #4
 8004d14:	d003      	beq.n	8004d1e <HAL_RCC_GetSysClockFreq+0x3a>
 8004d16:	e0db      	b.n	8004ed0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004d18:	4b73      	ldr	r3, [pc, #460]	@ (8004ee8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004d1a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004d1c:	e0db      	b.n	8004ed6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004d1e:	4b73      	ldr	r3, [pc, #460]	@ (8004eec <HAL_RCC_GetSysClockFreq+0x208>)
 8004d20:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004d22:	e0d8      	b.n	8004ed6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004d24:	4b6f      	ldr	r3, [pc, #444]	@ (8004ee4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004d2c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004d2e:	4b6d      	ldr	r3, [pc, #436]	@ (8004ee4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d063      	beq.n	8004e02 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d3a:	4b6a      	ldr	r3, [pc, #424]	@ (8004ee4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d3c:	685b      	ldr	r3, [r3, #4]
 8004d3e:	099b      	lsrs	r3, r3, #6
 8004d40:	2200      	movs	r2, #0
 8004d42:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004d44:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004d46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d4c:	633b      	str	r3, [r7, #48]	@ 0x30
 8004d4e:	2300      	movs	r3, #0
 8004d50:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d52:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004d56:	4622      	mov	r2, r4
 8004d58:	462b      	mov	r3, r5
 8004d5a:	f04f 0000 	mov.w	r0, #0
 8004d5e:	f04f 0100 	mov.w	r1, #0
 8004d62:	0159      	lsls	r1, r3, #5
 8004d64:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004d68:	0150      	lsls	r0, r2, #5
 8004d6a:	4602      	mov	r2, r0
 8004d6c:	460b      	mov	r3, r1
 8004d6e:	4621      	mov	r1, r4
 8004d70:	1a51      	subs	r1, r2, r1
 8004d72:	6139      	str	r1, [r7, #16]
 8004d74:	4629      	mov	r1, r5
 8004d76:	eb63 0301 	sbc.w	r3, r3, r1
 8004d7a:	617b      	str	r3, [r7, #20]
 8004d7c:	f04f 0200 	mov.w	r2, #0
 8004d80:	f04f 0300 	mov.w	r3, #0
 8004d84:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004d88:	4659      	mov	r1, fp
 8004d8a:	018b      	lsls	r3, r1, #6
 8004d8c:	4651      	mov	r1, sl
 8004d8e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004d92:	4651      	mov	r1, sl
 8004d94:	018a      	lsls	r2, r1, #6
 8004d96:	4651      	mov	r1, sl
 8004d98:	ebb2 0801 	subs.w	r8, r2, r1
 8004d9c:	4659      	mov	r1, fp
 8004d9e:	eb63 0901 	sbc.w	r9, r3, r1
 8004da2:	f04f 0200 	mov.w	r2, #0
 8004da6:	f04f 0300 	mov.w	r3, #0
 8004daa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004dae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004db2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004db6:	4690      	mov	r8, r2
 8004db8:	4699      	mov	r9, r3
 8004dba:	4623      	mov	r3, r4
 8004dbc:	eb18 0303 	adds.w	r3, r8, r3
 8004dc0:	60bb      	str	r3, [r7, #8]
 8004dc2:	462b      	mov	r3, r5
 8004dc4:	eb49 0303 	adc.w	r3, r9, r3
 8004dc8:	60fb      	str	r3, [r7, #12]
 8004dca:	f04f 0200 	mov.w	r2, #0
 8004dce:	f04f 0300 	mov.w	r3, #0
 8004dd2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004dd6:	4629      	mov	r1, r5
 8004dd8:	024b      	lsls	r3, r1, #9
 8004dda:	4621      	mov	r1, r4
 8004ddc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004de0:	4621      	mov	r1, r4
 8004de2:	024a      	lsls	r2, r1, #9
 8004de4:	4610      	mov	r0, r2
 8004de6:	4619      	mov	r1, r3
 8004de8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004dea:	2200      	movs	r2, #0
 8004dec:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004dee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004df0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004df4:	f7fb f9e8 	bl	80001c8 <__aeabi_uldivmod>
 8004df8:	4602      	mov	r2, r0
 8004dfa:	460b      	mov	r3, r1
 8004dfc:	4613      	mov	r3, r2
 8004dfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e00:	e058      	b.n	8004eb4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e02:	4b38      	ldr	r3, [pc, #224]	@ (8004ee4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	099b      	lsrs	r3, r3, #6
 8004e08:	2200      	movs	r2, #0
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	4611      	mov	r1, r2
 8004e0e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004e12:	623b      	str	r3, [r7, #32]
 8004e14:	2300      	movs	r3, #0
 8004e16:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e18:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004e1c:	4642      	mov	r2, r8
 8004e1e:	464b      	mov	r3, r9
 8004e20:	f04f 0000 	mov.w	r0, #0
 8004e24:	f04f 0100 	mov.w	r1, #0
 8004e28:	0159      	lsls	r1, r3, #5
 8004e2a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e2e:	0150      	lsls	r0, r2, #5
 8004e30:	4602      	mov	r2, r0
 8004e32:	460b      	mov	r3, r1
 8004e34:	4641      	mov	r1, r8
 8004e36:	ebb2 0a01 	subs.w	sl, r2, r1
 8004e3a:	4649      	mov	r1, r9
 8004e3c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004e40:	f04f 0200 	mov.w	r2, #0
 8004e44:	f04f 0300 	mov.w	r3, #0
 8004e48:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004e4c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004e50:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004e54:	ebb2 040a 	subs.w	r4, r2, sl
 8004e58:	eb63 050b 	sbc.w	r5, r3, fp
 8004e5c:	f04f 0200 	mov.w	r2, #0
 8004e60:	f04f 0300 	mov.w	r3, #0
 8004e64:	00eb      	lsls	r3, r5, #3
 8004e66:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004e6a:	00e2      	lsls	r2, r4, #3
 8004e6c:	4614      	mov	r4, r2
 8004e6e:	461d      	mov	r5, r3
 8004e70:	4643      	mov	r3, r8
 8004e72:	18e3      	adds	r3, r4, r3
 8004e74:	603b      	str	r3, [r7, #0]
 8004e76:	464b      	mov	r3, r9
 8004e78:	eb45 0303 	adc.w	r3, r5, r3
 8004e7c:	607b      	str	r3, [r7, #4]
 8004e7e:	f04f 0200 	mov.w	r2, #0
 8004e82:	f04f 0300 	mov.w	r3, #0
 8004e86:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004e8a:	4629      	mov	r1, r5
 8004e8c:	028b      	lsls	r3, r1, #10
 8004e8e:	4621      	mov	r1, r4
 8004e90:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004e94:	4621      	mov	r1, r4
 8004e96:	028a      	lsls	r2, r1, #10
 8004e98:	4610      	mov	r0, r2
 8004e9a:	4619      	mov	r1, r3
 8004e9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	61bb      	str	r3, [r7, #24]
 8004ea2:	61fa      	str	r2, [r7, #28]
 8004ea4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004ea8:	f7fb f98e 	bl	80001c8 <__aeabi_uldivmod>
 8004eac:	4602      	mov	r2, r0
 8004eae:	460b      	mov	r3, r1
 8004eb0:	4613      	mov	r3, r2
 8004eb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004eb4:	4b0b      	ldr	r3, [pc, #44]	@ (8004ee4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004eb6:	685b      	ldr	r3, [r3, #4]
 8004eb8:	0c1b      	lsrs	r3, r3, #16
 8004eba:	f003 0303 	and.w	r3, r3, #3
 8004ebe:	3301      	adds	r3, #1
 8004ec0:	005b      	lsls	r3, r3, #1
 8004ec2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004ec4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004ec6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004ec8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ecc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004ece:	e002      	b.n	8004ed6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004ed0:	4b05      	ldr	r3, [pc, #20]	@ (8004ee8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004ed2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004ed4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004ed6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	3750      	adds	r7, #80	@ 0x50
 8004edc:	46bd      	mov	sp, r7
 8004ede:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ee2:	bf00      	nop
 8004ee4:	40023800 	.word	0x40023800
 8004ee8:	00f42400 	.word	0x00f42400
 8004eec:	007a1200 	.word	0x007a1200

08004ef0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ef0:	b480      	push	{r7}
 8004ef2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ef4:	4b03      	ldr	r3, [pc, #12]	@ (8004f04 <HAL_RCC_GetHCLKFreq+0x14>)
 8004ef6:	681b      	ldr	r3, [r3, #0]
}
 8004ef8:	4618      	mov	r0, r3
 8004efa:	46bd      	mov	sp, r7
 8004efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f00:	4770      	bx	lr
 8004f02:	bf00      	nop
 8004f04:	20000008 	.word	0x20000008

08004f08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004f0c:	f7ff fff0 	bl	8004ef0 <HAL_RCC_GetHCLKFreq>
 8004f10:	4602      	mov	r2, r0
 8004f12:	4b05      	ldr	r3, [pc, #20]	@ (8004f28 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004f14:	689b      	ldr	r3, [r3, #8]
 8004f16:	0a9b      	lsrs	r3, r3, #10
 8004f18:	f003 0307 	and.w	r3, r3, #7
 8004f1c:	4903      	ldr	r1, [pc, #12]	@ (8004f2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004f1e:	5ccb      	ldrb	r3, [r1, r3]
 8004f20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f24:	4618      	mov	r0, r3
 8004f26:	bd80      	pop	{r7, pc}
 8004f28:	40023800 	.word	0x40023800
 8004f2c:	0800abd8 	.word	0x0800abd8

08004f30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004f34:	f7ff ffdc 	bl	8004ef0 <HAL_RCC_GetHCLKFreq>
 8004f38:	4602      	mov	r2, r0
 8004f3a:	4b05      	ldr	r3, [pc, #20]	@ (8004f50 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004f3c:	689b      	ldr	r3, [r3, #8]
 8004f3e:	0b5b      	lsrs	r3, r3, #13
 8004f40:	f003 0307 	and.w	r3, r3, #7
 8004f44:	4903      	ldr	r1, [pc, #12]	@ (8004f54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004f46:	5ccb      	ldrb	r3, [r1, r3]
 8004f48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	bd80      	pop	{r7, pc}
 8004f50:	40023800 	.word	0x40023800
 8004f54:	0800abd8 	.word	0x0800abd8

08004f58 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b082      	sub	sp, #8
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d101      	bne.n	8004f6a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f66:	2301      	movs	r3, #1
 8004f68:	e041      	b.n	8004fee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f70:	b2db      	uxtb	r3, r3
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d106      	bne.n	8004f84 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2200      	movs	r2, #0
 8004f7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f7fc fca6 	bl	80018d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2202      	movs	r2, #2
 8004f88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681a      	ldr	r2, [r3, #0]
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	3304      	adds	r3, #4
 8004f94:	4619      	mov	r1, r3
 8004f96:	4610      	mov	r0, r2
 8004f98:	f000 faac 	bl	80054f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2201      	movs	r2, #1
 8004fa0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2201      	movs	r2, #1
 8004fb0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2201      	movs	r2, #1
 8004fc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2201      	movs	r2, #1
 8004fe0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004fec:	2300      	movs	r3, #0
}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	3708      	adds	r7, #8
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bd80      	pop	{r7, pc}
	...

08004ff8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b085      	sub	sp, #20
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005006:	b2db      	uxtb	r3, r3
 8005008:	2b01      	cmp	r3, #1
 800500a:	d001      	beq.n	8005010 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800500c:	2301      	movs	r3, #1
 800500e:	e04e      	b.n	80050ae <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2202      	movs	r2, #2
 8005014:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	68da      	ldr	r2, [r3, #12]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f042 0201 	orr.w	r2, r2, #1
 8005026:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4a23      	ldr	r2, [pc, #140]	@ (80050bc <HAL_TIM_Base_Start_IT+0xc4>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d022      	beq.n	8005078 <HAL_TIM_Base_Start_IT+0x80>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800503a:	d01d      	beq.n	8005078 <HAL_TIM_Base_Start_IT+0x80>
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	4a1f      	ldr	r2, [pc, #124]	@ (80050c0 <HAL_TIM_Base_Start_IT+0xc8>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d018      	beq.n	8005078 <HAL_TIM_Base_Start_IT+0x80>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	4a1e      	ldr	r2, [pc, #120]	@ (80050c4 <HAL_TIM_Base_Start_IT+0xcc>)
 800504c:	4293      	cmp	r3, r2
 800504e:	d013      	beq.n	8005078 <HAL_TIM_Base_Start_IT+0x80>
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	4a1c      	ldr	r2, [pc, #112]	@ (80050c8 <HAL_TIM_Base_Start_IT+0xd0>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d00e      	beq.n	8005078 <HAL_TIM_Base_Start_IT+0x80>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	4a1b      	ldr	r2, [pc, #108]	@ (80050cc <HAL_TIM_Base_Start_IT+0xd4>)
 8005060:	4293      	cmp	r3, r2
 8005062:	d009      	beq.n	8005078 <HAL_TIM_Base_Start_IT+0x80>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	4a19      	ldr	r2, [pc, #100]	@ (80050d0 <HAL_TIM_Base_Start_IT+0xd8>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d004      	beq.n	8005078 <HAL_TIM_Base_Start_IT+0x80>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	4a18      	ldr	r2, [pc, #96]	@ (80050d4 <HAL_TIM_Base_Start_IT+0xdc>)
 8005074:	4293      	cmp	r3, r2
 8005076:	d111      	bne.n	800509c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	689b      	ldr	r3, [r3, #8]
 800507e:	f003 0307 	and.w	r3, r3, #7
 8005082:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	2b06      	cmp	r3, #6
 8005088:	d010      	beq.n	80050ac <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	681a      	ldr	r2, [r3, #0]
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f042 0201 	orr.w	r2, r2, #1
 8005098:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800509a:	e007      	b.n	80050ac <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	681a      	ldr	r2, [r3, #0]
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f042 0201 	orr.w	r2, r2, #1
 80050aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80050ac:	2300      	movs	r3, #0
}
 80050ae:	4618      	mov	r0, r3
 80050b0:	3714      	adds	r7, #20
 80050b2:	46bd      	mov	sp, r7
 80050b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b8:	4770      	bx	lr
 80050ba:	bf00      	nop
 80050bc:	40010000 	.word	0x40010000
 80050c0:	40000400 	.word	0x40000400
 80050c4:	40000800 	.word	0x40000800
 80050c8:	40000c00 	.word	0x40000c00
 80050cc:	40010400 	.word	0x40010400
 80050d0:	40014000 	.word	0x40014000
 80050d4:	40001800 	.word	0x40001800

080050d8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80050d8:	b480      	push	{r7}
 80050da:	b083      	sub	sp, #12
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	68da      	ldr	r2, [r3, #12]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f022 0201 	bic.w	r2, r2, #1
 80050ee:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	6a1a      	ldr	r2, [r3, #32]
 80050f6:	f241 1311 	movw	r3, #4369	@ 0x1111
 80050fa:	4013      	ands	r3, r2
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d10f      	bne.n	8005120 <HAL_TIM_Base_Stop_IT+0x48>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	6a1a      	ldr	r2, [r3, #32]
 8005106:	f240 4344 	movw	r3, #1092	@ 0x444
 800510a:	4013      	ands	r3, r2
 800510c:	2b00      	cmp	r3, #0
 800510e:	d107      	bne.n	8005120 <HAL_TIM_Base_Stop_IT+0x48>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	681a      	ldr	r2, [r3, #0]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f022 0201 	bic.w	r2, r2, #1
 800511e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2201      	movs	r2, #1
 8005124:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8005128:	2300      	movs	r3, #0
}
 800512a:	4618      	mov	r0, r3
 800512c:	370c      	adds	r7, #12
 800512e:	46bd      	mov	sp, r7
 8005130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005134:	4770      	bx	lr

08005136 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005136:	b580      	push	{r7, lr}
 8005138:	b084      	sub	sp, #16
 800513a:	af00      	add	r7, sp, #0
 800513c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	68db      	ldr	r3, [r3, #12]
 8005144:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	691b      	ldr	r3, [r3, #16]
 800514c:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	f003 0302 	and.w	r3, r3, #2
 8005154:	2b00      	cmp	r3, #0
 8005156:	d020      	beq.n	800519a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	f003 0302 	and.w	r3, r3, #2
 800515e:	2b00      	cmp	r3, #0
 8005160:	d01b      	beq.n	800519a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f06f 0202 	mvn.w	r2, #2
 800516a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2201      	movs	r2, #1
 8005170:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	699b      	ldr	r3, [r3, #24]
 8005178:	f003 0303 	and.w	r3, r3, #3
 800517c:	2b00      	cmp	r3, #0
 800517e:	d003      	beq.n	8005188 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005180:	6878      	ldr	r0, [r7, #4]
 8005182:	f000 f999 	bl	80054b8 <HAL_TIM_IC_CaptureCallback>
 8005186:	e005      	b.n	8005194 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005188:	6878      	ldr	r0, [r7, #4]
 800518a:	f000 f98b 	bl	80054a4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800518e:	6878      	ldr	r0, [r7, #4]
 8005190:	f000 f99c 	bl	80054cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2200      	movs	r2, #0
 8005198:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800519a:	68bb      	ldr	r3, [r7, #8]
 800519c:	f003 0304 	and.w	r3, r3, #4
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d020      	beq.n	80051e6 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	f003 0304 	and.w	r3, r3, #4
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d01b      	beq.n	80051e6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f06f 0204 	mvn.w	r2, #4
 80051b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2202      	movs	r2, #2
 80051bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	699b      	ldr	r3, [r3, #24]
 80051c4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d003      	beq.n	80051d4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051cc:	6878      	ldr	r0, [r7, #4]
 80051ce:	f000 f973 	bl	80054b8 <HAL_TIM_IC_CaptureCallback>
 80051d2:	e005      	b.n	80051e0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051d4:	6878      	ldr	r0, [r7, #4]
 80051d6:	f000 f965 	bl	80054a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051da:	6878      	ldr	r0, [r7, #4]
 80051dc:	f000 f976 	bl	80054cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2200      	movs	r2, #0
 80051e4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80051e6:	68bb      	ldr	r3, [r7, #8]
 80051e8:	f003 0308 	and.w	r3, r3, #8
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d020      	beq.n	8005232 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	f003 0308 	and.w	r3, r3, #8
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d01b      	beq.n	8005232 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f06f 0208 	mvn.w	r2, #8
 8005202:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2204      	movs	r2, #4
 8005208:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	69db      	ldr	r3, [r3, #28]
 8005210:	f003 0303 	and.w	r3, r3, #3
 8005214:	2b00      	cmp	r3, #0
 8005216:	d003      	beq.n	8005220 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005218:	6878      	ldr	r0, [r7, #4]
 800521a:	f000 f94d 	bl	80054b8 <HAL_TIM_IC_CaptureCallback>
 800521e:	e005      	b.n	800522c <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005220:	6878      	ldr	r0, [r7, #4]
 8005222:	f000 f93f 	bl	80054a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005226:	6878      	ldr	r0, [r7, #4]
 8005228:	f000 f950 	bl	80054cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2200      	movs	r2, #0
 8005230:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005232:	68bb      	ldr	r3, [r7, #8]
 8005234:	f003 0310 	and.w	r3, r3, #16
 8005238:	2b00      	cmp	r3, #0
 800523a:	d020      	beq.n	800527e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	f003 0310 	and.w	r3, r3, #16
 8005242:	2b00      	cmp	r3, #0
 8005244:	d01b      	beq.n	800527e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f06f 0210 	mvn.w	r2, #16
 800524e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2208      	movs	r2, #8
 8005254:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	69db      	ldr	r3, [r3, #28]
 800525c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005260:	2b00      	cmp	r3, #0
 8005262:	d003      	beq.n	800526c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005264:	6878      	ldr	r0, [r7, #4]
 8005266:	f000 f927 	bl	80054b8 <HAL_TIM_IC_CaptureCallback>
 800526a:	e005      	b.n	8005278 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800526c:	6878      	ldr	r0, [r7, #4]
 800526e:	f000 f919 	bl	80054a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005272:	6878      	ldr	r0, [r7, #4]
 8005274:	f000 f92a 	bl	80054cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2200      	movs	r2, #0
 800527c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	f003 0301 	and.w	r3, r3, #1
 8005284:	2b00      	cmp	r3, #0
 8005286:	d00c      	beq.n	80052a2 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	f003 0301 	and.w	r3, r3, #1
 800528e:	2b00      	cmp	r3, #0
 8005290:	d007      	beq.n	80052a2 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f06f 0201 	mvn.w	r2, #1
 800529a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800529c:	6878      	ldr	r0, [r7, #4]
 800529e:	f7fc fb47 	bl	8001930 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d00c      	beq.n	80052c6 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d007      	beq.n	80052c6 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80052be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80052c0:	6878      	ldr	r0, [r7, #4]
 80052c2:	f000 fae3 	bl	800588c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d00c      	beq.n	80052ea <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d007      	beq.n	80052ea <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80052e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80052e4:	6878      	ldr	r0, [r7, #4]
 80052e6:	f000 f8fb 	bl	80054e0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80052ea:	68bb      	ldr	r3, [r7, #8]
 80052ec:	f003 0320 	and.w	r3, r3, #32
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d00c      	beq.n	800530e <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	f003 0320 	and.w	r3, r3, #32
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d007      	beq.n	800530e <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f06f 0220 	mvn.w	r2, #32
 8005306:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005308:	6878      	ldr	r0, [r7, #4]
 800530a:	f000 fab5 	bl	8005878 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800530e:	bf00      	nop
 8005310:	3710      	adds	r7, #16
 8005312:	46bd      	mov	sp, r7
 8005314:	bd80      	pop	{r7, pc}

08005316 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005316:	b580      	push	{r7, lr}
 8005318:	b084      	sub	sp, #16
 800531a:	af00      	add	r7, sp, #0
 800531c:	6078      	str	r0, [r7, #4]
 800531e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005320:	2300      	movs	r3, #0
 8005322:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800532a:	2b01      	cmp	r3, #1
 800532c:	d101      	bne.n	8005332 <HAL_TIM_ConfigClockSource+0x1c>
 800532e:	2302      	movs	r3, #2
 8005330:	e0b4      	b.n	800549c <HAL_TIM_ConfigClockSource+0x186>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2201      	movs	r2, #1
 8005336:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2202      	movs	r2, #2
 800533e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	689b      	ldr	r3, [r3, #8]
 8005348:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800534a:	68bb      	ldr	r3, [r7, #8]
 800534c:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005350:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005358:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	68ba      	ldr	r2, [r7, #8]
 8005360:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800536a:	d03e      	beq.n	80053ea <HAL_TIM_ConfigClockSource+0xd4>
 800536c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005370:	f200 8087 	bhi.w	8005482 <HAL_TIM_ConfigClockSource+0x16c>
 8005374:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005378:	f000 8086 	beq.w	8005488 <HAL_TIM_ConfigClockSource+0x172>
 800537c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005380:	d87f      	bhi.n	8005482 <HAL_TIM_ConfigClockSource+0x16c>
 8005382:	2b70      	cmp	r3, #112	@ 0x70
 8005384:	d01a      	beq.n	80053bc <HAL_TIM_ConfigClockSource+0xa6>
 8005386:	2b70      	cmp	r3, #112	@ 0x70
 8005388:	d87b      	bhi.n	8005482 <HAL_TIM_ConfigClockSource+0x16c>
 800538a:	2b60      	cmp	r3, #96	@ 0x60
 800538c:	d050      	beq.n	8005430 <HAL_TIM_ConfigClockSource+0x11a>
 800538e:	2b60      	cmp	r3, #96	@ 0x60
 8005390:	d877      	bhi.n	8005482 <HAL_TIM_ConfigClockSource+0x16c>
 8005392:	2b50      	cmp	r3, #80	@ 0x50
 8005394:	d03c      	beq.n	8005410 <HAL_TIM_ConfigClockSource+0xfa>
 8005396:	2b50      	cmp	r3, #80	@ 0x50
 8005398:	d873      	bhi.n	8005482 <HAL_TIM_ConfigClockSource+0x16c>
 800539a:	2b40      	cmp	r3, #64	@ 0x40
 800539c:	d058      	beq.n	8005450 <HAL_TIM_ConfigClockSource+0x13a>
 800539e:	2b40      	cmp	r3, #64	@ 0x40
 80053a0:	d86f      	bhi.n	8005482 <HAL_TIM_ConfigClockSource+0x16c>
 80053a2:	2b30      	cmp	r3, #48	@ 0x30
 80053a4:	d064      	beq.n	8005470 <HAL_TIM_ConfigClockSource+0x15a>
 80053a6:	2b30      	cmp	r3, #48	@ 0x30
 80053a8:	d86b      	bhi.n	8005482 <HAL_TIM_ConfigClockSource+0x16c>
 80053aa:	2b20      	cmp	r3, #32
 80053ac:	d060      	beq.n	8005470 <HAL_TIM_ConfigClockSource+0x15a>
 80053ae:	2b20      	cmp	r3, #32
 80053b0:	d867      	bhi.n	8005482 <HAL_TIM_ConfigClockSource+0x16c>
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d05c      	beq.n	8005470 <HAL_TIM_ConfigClockSource+0x15a>
 80053b6:	2b10      	cmp	r3, #16
 80053b8:	d05a      	beq.n	8005470 <HAL_TIM_ConfigClockSource+0x15a>
 80053ba:	e062      	b.n	8005482 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80053cc:	f000 f9b8 	bl	8005740 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	689b      	ldr	r3, [r3, #8]
 80053d6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80053d8:	68bb      	ldr	r3, [r7, #8]
 80053da:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80053de:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	68ba      	ldr	r2, [r7, #8]
 80053e6:	609a      	str	r2, [r3, #8]
      break;
 80053e8:	e04f      	b.n	800548a <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80053fa:	f000 f9a1 	bl	8005740 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	689a      	ldr	r2, [r3, #8]
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800540c:	609a      	str	r2, [r3, #8]
      break;
 800540e:	e03c      	b.n	800548a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800541c:	461a      	mov	r2, r3
 800541e:	f000 f915 	bl	800564c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	2150      	movs	r1, #80	@ 0x50
 8005428:	4618      	mov	r0, r3
 800542a:	f000 f96e 	bl	800570a <TIM_ITRx_SetConfig>
      break;
 800542e:	e02c      	b.n	800548a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800543c:	461a      	mov	r2, r3
 800543e:	f000 f934 	bl	80056aa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	2160      	movs	r1, #96	@ 0x60
 8005448:	4618      	mov	r0, r3
 800544a:	f000 f95e 	bl	800570a <TIM_ITRx_SetConfig>
      break;
 800544e:	e01c      	b.n	800548a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800545c:	461a      	mov	r2, r3
 800545e:	f000 f8f5 	bl	800564c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	2140      	movs	r1, #64	@ 0x40
 8005468:	4618      	mov	r0, r3
 800546a:	f000 f94e 	bl	800570a <TIM_ITRx_SetConfig>
      break;
 800546e:	e00c      	b.n	800548a <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681a      	ldr	r2, [r3, #0]
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	4619      	mov	r1, r3
 800547a:	4610      	mov	r0, r2
 800547c:	f000 f945 	bl	800570a <TIM_ITRx_SetConfig>
      break;
 8005480:	e003      	b.n	800548a <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	73fb      	strb	r3, [r7, #15]
      break;
 8005486:	e000      	b.n	800548a <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005488:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2201      	movs	r2, #1
 800548e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2200      	movs	r2, #0
 8005496:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800549a:	7bfb      	ldrb	r3, [r7, #15]
}
 800549c:	4618      	mov	r0, r3
 800549e:	3710      	adds	r7, #16
 80054a0:	46bd      	mov	sp, r7
 80054a2:	bd80      	pop	{r7, pc}

080054a4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80054a4:	b480      	push	{r7}
 80054a6:	b083      	sub	sp, #12
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80054ac:	bf00      	nop
 80054ae:	370c      	adds	r7, #12
 80054b0:	46bd      	mov	sp, r7
 80054b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b6:	4770      	bx	lr

080054b8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80054b8:	b480      	push	{r7}
 80054ba:	b083      	sub	sp, #12
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80054c0:	bf00      	nop
 80054c2:	370c      	adds	r7, #12
 80054c4:	46bd      	mov	sp, r7
 80054c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ca:	4770      	bx	lr

080054cc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b083      	sub	sp, #12
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80054d4:	bf00      	nop
 80054d6:	370c      	adds	r7, #12
 80054d8:	46bd      	mov	sp, r7
 80054da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054de:	4770      	bx	lr

080054e0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80054e0:	b480      	push	{r7}
 80054e2:	b083      	sub	sp, #12
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80054e8:	bf00      	nop
 80054ea:	370c      	adds	r7, #12
 80054ec:	46bd      	mov	sp, r7
 80054ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f2:	4770      	bx	lr

080054f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80054f4:	b480      	push	{r7}
 80054f6:	b085      	sub	sp, #20
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
 80054fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	4a46      	ldr	r2, [pc, #280]	@ (8005620 <TIM_Base_SetConfig+0x12c>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d013      	beq.n	8005534 <TIM_Base_SetConfig+0x40>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005512:	d00f      	beq.n	8005534 <TIM_Base_SetConfig+0x40>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	4a43      	ldr	r2, [pc, #268]	@ (8005624 <TIM_Base_SetConfig+0x130>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d00b      	beq.n	8005534 <TIM_Base_SetConfig+0x40>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	4a42      	ldr	r2, [pc, #264]	@ (8005628 <TIM_Base_SetConfig+0x134>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d007      	beq.n	8005534 <TIM_Base_SetConfig+0x40>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	4a41      	ldr	r2, [pc, #260]	@ (800562c <TIM_Base_SetConfig+0x138>)
 8005528:	4293      	cmp	r3, r2
 800552a:	d003      	beq.n	8005534 <TIM_Base_SetConfig+0x40>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	4a40      	ldr	r2, [pc, #256]	@ (8005630 <TIM_Base_SetConfig+0x13c>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d108      	bne.n	8005546 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800553a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	68fa      	ldr	r2, [r7, #12]
 8005542:	4313      	orrs	r3, r2
 8005544:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	4a35      	ldr	r2, [pc, #212]	@ (8005620 <TIM_Base_SetConfig+0x12c>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d02b      	beq.n	80055a6 <TIM_Base_SetConfig+0xb2>
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005554:	d027      	beq.n	80055a6 <TIM_Base_SetConfig+0xb2>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	4a32      	ldr	r2, [pc, #200]	@ (8005624 <TIM_Base_SetConfig+0x130>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d023      	beq.n	80055a6 <TIM_Base_SetConfig+0xb2>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	4a31      	ldr	r2, [pc, #196]	@ (8005628 <TIM_Base_SetConfig+0x134>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d01f      	beq.n	80055a6 <TIM_Base_SetConfig+0xb2>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	4a30      	ldr	r2, [pc, #192]	@ (800562c <TIM_Base_SetConfig+0x138>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d01b      	beq.n	80055a6 <TIM_Base_SetConfig+0xb2>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	4a2f      	ldr	r2, [pc, #188]	@ (8005630 <TIM_Base_SetConfig+0x13c>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d017      	beq.n	80055a6 <TIM_Base_SetConfig+0xb2>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	4a2e      	ldr	r2, [pc, #184]	@ (8005634 <TIM_Base_SetConfig+0x140>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d013      	beq.n	80055a6 <TIM_Base_SetConfig+0xb2>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	4a2d      	ldr	r2, [pc, #180]	@ (8005638 <TIM_Base_SetConfig+0x144>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d00f      	beq.n	80055a6 <TIM_Base_SetConfig+0xb2>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	4a2c      	ldr	r2, [pc, #176]	@ (800563c <TIM_Base_SetConfig+0x148>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d00b      	beq.n	80055a6 <TIM_Base_SetConfig+0xb2>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	4a2b      	ldr	r2, [pc, #172]	@ (8005640 <TIM_Base_SetConfig+0x14c>)
 8005592:	4293      	cmp	r3, r2
 8005594:	d007      	beq.n	80055a6 <TIM_Base_SetConfig+0xb2>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	4a2a      	ldr	r2, [pc, #168]	@ (8005644 <TIM_Base_SetConfig+0x150>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d003      	beq.n	80055a6 <TIM_Base_SetConfig+0xb2>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	4a29      	ldr	r2, [pc, #164]	@ (8005648 <TIM_Base_SetConfig+0x154>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d108      	bne.n	80055b8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	68db      	ldr	r3, [r3, #12]
 80055b2:	68fa      	ldr	r2, [r7, #12]
 80055b4:	4313      	orrs	r3, r2
 80055b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	695b      	ldr	r3, [r3, #20]
 80055c2:	4313      	orrs	r3, r2
 80055c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	68fa      	ldr	r2, [r7, #12]
 80055ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	689a      	ldr	r2, [r3, #8]
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	681a      	ldr	r2, [r3, #0]
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	4a10      	ldr	r2, [pc, #64]	@ (8005620 <TIM_Base_SetConfig+0x12c>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d003      	beq.n	80055ec <TIM_Base_SetConfig+0xf8>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	4a12      	ldr	r2, [pc, #72]	@ (8005630 <TIM_Base_SetConfig+0x13c>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d103      	bne.n	80055f4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	691a      	ldr	r2, [r3, #16]
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2201      	movs	r2, #1
 80055f8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	691b      	ldr	r3, [r3, #16]
 80055fe:	f003 0301 	and.w	r3, r3, #1
 8005602:	2b01      	cmp	r3, #1
 8005604:	d105      	bne.n	8005612 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	691b      	ldr	r3, [r3, #16]
 800560a:	f023 0201 	bic.w	r2, r3, #1
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	611a      	str	r2, [r3, #16]
  }
}
 8005612:	bf00      	nop
 8005614:	3714      	adds	r7, #20
 8005616:	46bd      	mov	sp, r7
 8005618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561c:	4770      	bx	lr
 800561e:	bf00      	nop
 8005620:	40010000 	.word	0x40010000
 8005624:	40000400 	.word	0x40000400
 8005628:	40000800 	.word	0x40000800
 800562c:	40000c00 	.word	0x40000c00
 8005630:	40010400 	.word	0x40010400
 8005634:	40014000 	.word	0x40014000
 8005638:	40014400 	.word	0x40014400
 800563c:	40014800 	.word	0x40014800
 8005640:	40001800 	.word	0x40001800
 8005644:	40001c00 	.word	0x40001c00
 8005648:	40002000 	.word	0x40002000

0800564c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800564c:	b480      	push	{r7}
 800564e:	b087      	sub	sp, #28
 8005650:	af00      	add	r7, sp, #0
 8005652:	60f8      	str	r0, [r7, #12]
 8005654:	60b9      	str	r1, [r7, #8]
 8005656:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	6a1b      	ldr	r3, [r3, #32]
 800565c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	6a1b      	ldr	r3, [r3, #32]
 8005662:	f023 0201 	bic.w	r2, r3, #1
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	699b      	ldr	r3, [r3, #24]
 800566e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005670:	693b      	ldr	r3, [r7, #16]
 8005672:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005676:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	011b      	lsls	r3, r3, #4
 800567c:	693a      	ldr	r2, [r7, #16]
 800567e:	4313      	orrs	r3, r2
 8005680:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005682:	697b      	ldr	r3, [r7, #20]
 8005684:	f023 030a 	bic.w	r3, r3, #10
 8005688:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800568a:	697a      	ldr	r2, [r7, #20]
 800568c:	68bb      	ldr	r3, [r7, #8]
 800568e:	4313      	orrs	r3, r2
 8005690:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	693a      	ldr	r2, [r7, #16]
 8005696:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	697a      	ldr	r2, [r7, #20]
 800569c:	621a      	str	r2, [r3, #32]
}
 800569e:	bf00      	nop
 80056a0:	371c      	adds	r7, #28
 80056a2:	46bd      	mov	sp, r7
 80056a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a8:	4770      	bx	lr

080056aa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056aa:	b480      	push	{r7}
 80056ac:	b087      	sub	sp, #28
 80056ae:	af00      	add	r7, sp, #0
 80056b0:	60f8      	str	r0, [r7, #12]
 80056b2:	60b9      	str	r1, [r7, #8]
 80056b4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	6a1b      	ldr	r3, [r3, #32]
 80056ba:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	6a1b      	ldr	r3, [r3, #32]
 80056c0:	f023 0210 	bic.w	r2, r3, #16
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	699b      	ldr	r3, [r3, #24]
 80056cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80056ce:	693b      	ldr	r3, [r7, #16]
 80056d0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80056d4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	031b      	lsls	r3, r3, #12
 80056da:	693a      	ldr	r2, [r7, #16]
 80056dc:	4313      	orrs	r3, r2
 80056de:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80056e0:	697b      	ldr	r3, [r7, #20]
 80056e2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80056e6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80056e8:	68bb      	ldr	r3, [r7, #8]
 80056ea:	011b      	lsls	r3, r3, #4
 80056ec:	697a      	ldr	r2, [r7, #20]
 80056ee:	4313      	orrs	r3, r2
 80056f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	693a      	ldr	r2, [r7, #16]
 80056f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	697a      	ldr	r2, [r7, #20]
 80056fc:	621a      	str	r2, [r3, #32]
}
 80056fe:	bf00      	nop
 8005700:	371c      	adds	r7, #28
 8005702:	46bd      	mov	sp, r7
 8005704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005708:	4770      	bx	lr

0800570a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800570a:	b480      	push	{r7}
 800570c:	b085      	sub	sp, #20
 800570e:	af00      	add	r7, sp, #0
 8005710:	6078      	str	r0, [r7, #4]
 8005712:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	689b      	ldr	r3, [r3, #8]
 8005718:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005720:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005722:	683a      	ldr	r2, [r7, #0]
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	4313      	orrs	r3, r2
 8005728:	f043 0307 	orr.w	r3, r3, #7
 800572c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	68fa      	ldr	r2, [r7, #12]
 8005732:	609a      	str	r2, [r3, #8]
}
 8005734:	bf00      	nop
 8005736:	3714      	adds	r7, #20
 8005738:	46bd      	mov	sp, r7
 800573a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573e:	4770      	bx	lr

08005740 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005740:	b480      	push	{r7}
 8005742:	b087      	sub	sp, #28
 8005744:	af00      	add	r7, sp, #0
 8005746:	60f8      	str	r0, [r7, #12]
 8005748:	60b9      	str	r1, [r7, #8]
 800574a:	607a      	str	r2, [r7, #4]
 800574c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	689b      	ldr	r3, [r3, #8]
 8005752:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005754:	697b      	ldr	r3, [r7, #20]
 8005756:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800575a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	021a      	lsls	r2, r3, #8
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	431a      	orrs	r2, r3
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	4313      	orrs	r3, r2
 8005768:	697a      	ldr	r2, [r7, #20]
 800576a:	4313      	orrs	r3, r2
 800576c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	697a      	ldr	r2, [r7, #20]
 8005772:	609a      	str	r2, [r3, #8]
}
 8005774:	bf00      	nop
 8005776:	371c      	adds	r7, #28
 8005778:	46bd      	mov	sp, r7
 800577a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577e:	4770      	bx	lr

08005780 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005780:	b480      	push	{r7}
 8005782:	b085      	sub	sp, #20
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
 8005788:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005790:	2b01      	cmp	r3, #1
 8005792:	d101      	bne.n	8005798 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005794:	2302      	movs	r3, #2
 8005796:	e05a      	b.n	800584e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2201      	movs	r2, #1
 800579c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2202      	movs	r2, #2
 80057a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	689b      	ldr	r3, [r3, #8]
 80057b6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057be:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	68fa      	ldr	r2, [r7, #12]
 80057c6:	4313      	orrs	r3, r2
 80057c8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	68fa      	ldr	r2, [r7, #12]
 80057d0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a21      	ldr	r2, [pc, #132]	@ (800585c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d022      	beq.n	8005822 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057e4:	d01d      	beq.n	8005822 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	4a1d      	ldr	r2, [pc, #116]	@ (8005860 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80057ec:	4293      	cmp	r3, r2
 80057ee:	d018      	beq.n	8005822 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	4a1b      	ldr	r2, [pc, #108]	@ (8005864 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d013      	beq.n	8005822 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	4a1a      	ldr	r2, [pc, #104]	@ (8005868 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005800:	4293      	cmp	r3, r2
 8005802:	d00e      	beq.n	8005822 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	4a18      	ldr	r2, [pc, #96]	@ (800586c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800580a:	4293      	cmp	r3, r2
 800580c:	d009      	beq.n	8005822 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	4a17      	ldr	r2, [pc, #92]	@ (8005870 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005814:	4293      	cmp	r3, r2
 8005816:	d004      	beq.n	8005822 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	4a15      	ldr	r2, [pc, #84]	@ (8005874 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800581e:	4293      	cmp	r3, r2
 8005820:	d10c      	bne.n	800583c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005822:	68bb      	ldr	r3, [r7, #8]
 8005824:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005828:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	685b      	ldr	r3, [r3, #4]
 800582e:	68ba      	ldr	r2, [r7, #8]
 8005830:	4313      	orrs	r3, r2
 8005832:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	68ba      	ldr	r2, [r7, #8]
 800583a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2201      	movs	r2, #1
 8005840:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2200      	movs	r2, #0
 8005848:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800584c:	2300      	movs	r3, #0
}
 800584e:	4618      	mov	r0, r3
 8005850:	3714      	adds	r7, #20
 8005852:	46bd      	mov	sp, r7
 8005854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005858:	4770      	bx	lr
 800585a:	bf00      	nop
 800585c:	40010000 	.word	0x40010000
 8005860:	40000400 	.word	0x40000400
 8005864:	40000800 	.word	0x40000800
 8005868:	40000c00 	.word	0x40000c00
 800586c:	40010400 	.word	0x40010400
 8005870:	40014000 	.word	0x40014000
 8005874:	40001800 	.word	0x40001800

08005878 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005878:	b480      	push	{r7}
 800587a:	b083      	sub	sp, #12
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005880:	bf00      	nop
 8005882:	370c      	adds	r7, #12
 8005884:	46bd      	mov	sp, r7
 8005886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588a:	4770      	bx	lr

0800588c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800588c:	b480      	push	{r7}
 800588e:	b083      	sub	sp, #12
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005894:	bf00      	nop
 8005896:	370c      	adds	r7, #12
 8005898:	46bd      	mov	sp, r7
 800589a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589e:	4770      	bx	lr

080058a0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b082      	sub	sp, #8
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d101      	bne.n	80058b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80058ae:	2301      	movs	r3, #1
 80058b0:	e042      	b.n	8005938 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80058b8:	b2db      	uxtb	r3, r3
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d106      	bne.n	80058cc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2200      	movs	r2, #0
 80058c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80058c6:	6878      	ldr	r0, [r7, #4]
 80058c8:	f7fc f8c2 	bl	8001a50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2224      	movs	r2, #36	@ 0x24
 80058d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	68da      	ldr	r2, [r3, #12]
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80058e2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80058e4:	6878      	ldr	r0, [r7, #4]
 80058e6:	f000 fea3 	bl	8006630 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	691a      	ldr	r2, [r3, #16]
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80058f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	695a      	ldr	r2, [r3, #20]
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005908:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	68da      	ldr	r2, [r3, #12]
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005918:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	2200      	movs	r2, #0
 800591e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2220      	movs	r2, #32
 8005924:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2220      	movs	r2, #32
 800592c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2200      	movs	r2, #0
 8005934:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005936:	2300      	movs	r3, #0
}
 8005938:	4618      	mov	r0, r3
 800593a:	3708      	adds	r7, #8
 800593c:	46bd      	mov	sp, r7
 800593e:	bd80      	pop	{r7, pc}

08005940 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b08c      	sub	sp, #48	@ 0x30
 8005944:	af00      	add	r7, sp, #0
 8005946:	60f8      	str	r0, [r7, #12]
 8005948:	60b9      	str	r1, [r7, #8]
 800594a:	4613      	mov	r3, r2
 800594c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005954:	b2db      	uxtb	r3, r3
 8005956:	2b20      	cmp	r3, #32
 8005958:	d14a      	bne.n	80059f0 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d002      	beq.n	8005966 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8005960:	88fb      	ldrh	r3, [r7, #6]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d101      	bne.n	800596a <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8005966:	2301      	movs	r3, #1
 8005968:	e043      	b.n	80059f2 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	2201      	movs	r2, #1
 800596e:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	2200      	movs	r2, #0
 8005974:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8005976:	88fb      	ldrh	r3, [r7, #6]
 8005978:	461a      	mov	r2, r3
 800597a:	68b9      	ldr	r1, [r7, #8]
 800597c:	68f8      	ldr	r0, [r7, #12]
 800597e:	f000 fbf7 	bl	8006170 <UART_Start_Receive_DMA>
 8005982:	4603      	mov	r3, r0
 8005984:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8005988:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800598c:	2b00      	cmp	r3, #0
 800598e:	d12c      	bne.n	80059ea <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005994:	2b01      	cmp	r3, #1
 8005996:	d125      	bne.n	80059e4 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005998:	2300      	movs	r3, #0
 800599a:	613b      	str	r3, [r7, #16]
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	613b      	str	r3, [r7, #16]
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	613b      	str	r3, [r7, #16]
 80059ac:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	330c      	adds	r3, #12
 80059b4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059b6:	69bb      	ldr	r3, [r7, #24]
 80059b8:	e853 3f00 	ldrex	r3, [r3]
 80059bc:	617b      	str	r3, [r7, #20]
   return(result);
 80059be:	697b      	ldr	r3, [r7, #20]
 80059c0:	f043 0310 	orr.w	r3, r3, #16
 80059c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	330c      	adds	r3, #12
 80059cc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80059ce:	627a      	str	r2, [r7, #36]	@ 0x24
 80059d0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059d2:	6a39      	ldr	r1, [r7, #32]
 80059d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80059d6:	e841 2300 	strex	r3, r2, [r1]
 80059da:	61fb      	str	r3, [r7, #28]
   return(result);
 80059dc:	69fb      	ldr	r3, [r7, #28]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d1e5      	bne.n	80059ae <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 80059e2:	e002      	b.n	80059ea <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80059e4:	2301      	movs	r3, #1
 80059e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 80059ea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80059ee:	e000      	b.n	80059f2 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 80059f0:	2302      	movs	r3, #2
  }
}
 80059f2:	4618      	mov	r0, r3
 80059f4:	3730      	adds	r7, #48	@ 0x30
 80059f6:	46bd      	mov	sp, r7
 80059f8:	bd80      	pop	{r7, pc}
	...

080059fc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b0ba      	sub	sp, #232	@ 0xe8
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	68db      	ldr	r3, [r3, #12]
 8005a14:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	695b      	ldr	r3, [r3, #20]
 8005a1e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005a22:	2300      	movs	r3, #0
 8005a24:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005a28:	2300      	movs	r3, #0
 8005a2a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005a2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a32:	f003 030f 	and.w	r3, r3, #15
 8005a36:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005a3a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d10f      	bne.n	8005a62 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005a42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a46:	f003 0320 	and.w	r3, r3, #32
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d009      	beq.n	8005a62 <HAL_UART_IRQHandler+0x66>
 8005a4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a52:	f003 0320 	and.w	r3, r3, #32
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d003      	beq.n	8005a62 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005a5a:	6878      	ldr	r0, [r7, #4]
 8005a5c:	f000 fd29 	bl	80064b2 <UART_Receive_IT>
      return;
 8005a60:	e25b      	b.n	8005f1a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005a62:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	f000 80de 	beq.w	8005c28 <HAL_UART_IRQHandler+0x22c>
 8005a6c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a70:	f003 0301 	and.w	r3, r3, #1
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d106      	bne.n	8005a86 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005a78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a7c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	f000 80d1 	beq.w	8005c28 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005a86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a8a:	f003 0301 	and.w	r3, r3, #1
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d00b      	beq.n	8005aaa <HAL_UART_IRQHandler+0xae>
 8005a92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d005      	beq.n	8005aaa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005aa2:	f043 0201 	orr.w	r2, r3, #1
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005aaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005aae:	f003 0304 	and.w	r3, r3, #4
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d00b      	beq.n	8005ace <HAL_UART_IRQHandler+0xd2>
 8005ab6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005aba:	f003 0301 	and.w	r3, r3, #1
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d005      	beq.n	8005ace <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ac6:	f043 0202 	orr.w	r2, r3, #2
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005ace:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ad2:	f003 0302 	and.w	r3, r3, #2
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d00b      	beq.n	8005af2 <HAL_UART_IRQHandler+0xf6>
 8005ada:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005ade:	f003 0301 	and.w	r3, r3, #1
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d005      	beq.n	8005af2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005aea:	f043 0204 	orr.w	r2, r3, #4
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005af2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005af6:	f003 0308 	and.w	r3, r3, #8
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d011      	beq.n	8005b22 <HAL_UART_IRQHandler+0x126>
 8005afe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b02:	f003 0320 	and.w	r3, r3, #32
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d105      	bne.n	8005b16 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005b0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005b0e:	f003 0301 	and.w	r3, r3, #1
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d005      	beq.n	8005b22 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b1a:	f043 0208 	orr.w	r2, r3, #8
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	f000 81f2 	beq.w	8005f10 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005b2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b30:	f003 0320 	and.w	r3, r3, #32
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d008      	beq.n	8005b4a <HAL_UART_IRQHandler+0x14e>
 8005b38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b3c:	f003 0320 	and.w	r3, r3, #32
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d002      	beq.n	8005b4a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005b44:	6878      	ldr	r0, [r7, #4]
 8005b46:	f000 fcb4 	bl	80064b2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	695b      	ldr	r3, [r3, #20]
 8005b50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b54:	2b40      	cmp	r3, #64	@ 0x40
 8005b56:	bf0c      	ite	eq
 8005b58:	2301      	moveq	r3, #1
 8005b5a:	2300      	movne	r3, #0
 8005b5c:	b2db      	uxtb	r3, r3
 8005b5e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b66:	f003 0308 	and.w	r3, r3, #8
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d103      	bne.n	8005b76 <HAL_UART_IRQHandler+0x17a>
 8005b6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d04f      	beq.n	8005c16 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005b76:	6878      	ldr	r0, [r7, #4]
 8005b78:	f000 fbbc 	bl	80062f4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	695b      	ldr	r3, [r3, #20]
 8005b82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b86:	2b40      	cmp	r3, #64	@ 0x40
 8005b88:	d141      	bne.n	8005c0e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	3314      	adds	r3, #20
 8005b90:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b94:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005b98:	e853 3f00 	ldrex	r3, [r3]
 8005b9c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005ba0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005ba4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005ba8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	3314      	adds	r3, #20
 8005bb2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005bb6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005bba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bbe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005bc2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005bc6:	e841 2300 	strex	r3, r2, [r1]
 8005bca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005bce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d1d9      	bne.n	8005b8a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d013      	beq.n	8005c06 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005be2:	4a7e      	ldr	r2, [pc, #504]	@ (8005ddc <HAL_UART_IRQHandler+0x3e0>)
 8005be4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bea:	4618      	mov	r0, r3
 8005bec:	f7fc fb96 	bl	800231c <HAL_DMA_Abort_IT>
 8005bf0:	4603      	mov	r3, r0
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d016      	beq.n	8005c24 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bfa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005bfc:	687a      	ldr	r2, [r7, #4]
 8005bfe:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005c00:	4610      	mov	r0, r2
 8005c02:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c04:	e00e      	b.n	8005c24 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005c06:	6878      	ldr	r0, [r7, #4]
 8005c08:	f000 f99e 	bl	8005f48 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c0c:	e00a      	b.n	8005c24 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005c0e:	6878      	ldr	r0, [r7, #4]
 8005c10:	f000 f99a 	bl	8005f48 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c14:	e006      	b.n	8005c24 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005c16:	6878      	ldr	r0, [r7, #4]
 8005c18:	f000 f996 	bl	8005f48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2200      	movs	r2, #0
 8005c20:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005c22:	e175      	b.n	8005f10 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c24:	bf00      	nop
    return;
 8005c26:	e173      	b.n	8005f10 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c2c:	2b01      	cmp	r3, #1
 8005c2e:	f040 814f 	bne.w	8005ed0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005c32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c36:	f003 0310 	and.w	r3, r3, #16
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	f000 8148 	beq.w	8005ed0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005c40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c44:	f003 0310 	and.w	r3, r3, #16
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	f000 8141 	beq.w	8005ed0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005c4e:	2300      	movs	r3, #0
 8005c50:	60bb      	str	r3, [r7, #8]
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	60bb      	str	r3, [r7, #8]
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	685b      	ldr	r3, [r3, #4]
 8005c60:	60bb      	str	r3, [r7, #8]
 8005c62:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	695b      	ldr	r3, [r3, #20]
 8005c6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c6e:	2b40      	cmp	r3, #64	@ 0x40
 8005c70:	f040 80b6 	bne.w	8005de0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	685b      	ldr	r3, [r3, #4]
 8005c7c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005c80:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	f000 8145 	beq.w	8005f14 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005c8e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005c92:	429a      	cmp	r2, r3
 8005c94:	f080 813e 	bcs.w	8005f14 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005c9e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ca4:	69db      	ldr	r3, [r3, #28]
 8005ca6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005caa:	f000 8088 	beq.w	8005dbe <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	330c      	adds	r3, #12
 8005cb4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cb8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005cbc:	e853 3f00 	ldrex	r3, [r3]
 8005cc0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005cc4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005cc8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005ccc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	330c      	adds	r3, #12
 8005cd6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005cda:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005cde:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ce2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005ce6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005cea:	e841 2300 	strex	r3, r2, [r1]
 8005cee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005cf2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d1d9      	bne.n	8005cae <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	3314      	adds	r3, #20
 8005d00:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d02:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005d04:	e853 3f00 	ldrex	r3, [r3]
 8005d08:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005d0a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005d0c:	f023 0301 	bic.w	r3, r3, #1
 8005d10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	3314      	adds	r3, #20
 8005d1a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005d1e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005d22:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d24:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005d26:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005d2a:	e841 2300 	strex	r3, r2, [r1]
 8005d2e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005d30:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d1e1      	bne.n	8005cfa <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	3314      	adds	r3, #20
 8005d3c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d3e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005d40:	e853 3f00 	ldrex	r3, [r3]
 8005d44:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005d46:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005d48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005d4c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	3314      	adds	r3, #20
 8005d56:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005d5a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005d5c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d5e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005d60:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005d62:	e841 2300 	strex	r3, r2, [r1]
 8005d66:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005d68:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d1e3      	bne.n	8005d36 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2220      	movs	r2, #32
 8005d72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	2200      	movs	r2, #0
 8005d7a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	330c      	adds	r3, #12
 8005d82:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d86:	e853 3f00 	ldrex	r3, [r3]
 8005d8a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005d8c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d8e:	f023 0310 	bic.w	r3, r3, #16
 8005d92:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	330c      	adds	r3, #12
 8005d9c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005da0:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005da2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005da4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005da6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005da8:	e841 2300 	strex	r3, r2, [r1]
 8005dac:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005dae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d1e3      	bne.n	8005d7c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005db8:	4618      	mov	r0, r3
 8005dba:	f7fc fa3f 	bl	800223c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2202      	movs	r2, #2
 8005dc2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005dcc:	b29b      	uxth	r3, r3
 8005dce:	1ad3      	subs	r3, r2, r3
 8005dd0:	b29b      	uxth	r3, r3
 8005dd2:	4619      	mov	r1, r3
 8005dd4:	6878      	ldr	r0, [r7, #4]
 8005dd6:	f000 f8c1 	bl	8005f5c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005dda:	e09b      	b.n	8005f14 <HAL_UART_IRQHandler+0x518>
 8005ddc:	080063bb 	.word	0x080063bb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005de8:	b29b      	uxth	r3, r3
 8005dea:	1ad3      	subs	r3, r2, r3
 8005dec:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005df4:	b29b      	uxth	r3, r3
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	f000 808e 	beq.w	8005f18 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005dfc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	f000 8089 	beq.w	8005f18 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	330c      	adds	r3, #12
 8005e0c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e10:	e853 3f00 	ldrex	r3, [r3]
 8005e14:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005e16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e18:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005e1c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	330c      	adds	r3, #12
 8005e26:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005e2a:	647a      	str	r2, [r7, #68]	@ 0x44
 8005e2c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e2e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005e30:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005e32:	e841 2300 	strex	r3, r2, [r1]
 8005e36:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005e38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d1e3      	bne.n	8005e06 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	3314      	adds	r3, #20
 8005e44:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e48:	e853 3f00 	ldrex	r3, [r3]
 8005e4c:	623b      	str	r3, [r7, #32]
   return(result);
 8005e4e:	6a3b      	ldr	r3, [r7, #32]
 8005e50:	f023 0301 	bic.w	r3, r3, #1
 8005e54:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	3314      	adds	r3, #20
 8005e5e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005e62:	633a      	str	r2, [r7, #48]	@ 0x30
 8005e64:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e66:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005e68:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e6a:	e841 2300 	strex	r3, r2, [r1]
 8005e6e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005e70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d1e3      	bne.n	8005e3e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2220      	movs	r2, #32
 8005e7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2200      	movs	r2, #0
 8005e82:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	330c      	adds	r3, #12
 8005e8a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e8c:	693b      	ldr	r3, [r7, #16]
 8005e8e:	e853 3f00 	ldrex	r3, [r3]
 8005e92:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	f023 0310 	bic.w	r3, r3, #16
 8005e9a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	330c      	adds	r3, #12
 8005ea4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005ea8:	61fa      	str	r2, [r7, #28]
 8005eaa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eac:	69b9      	ldr	r1, [r7, #24]
 8005eae:	69fa      	ldr	r2, [r7, #28]
 8005eb0:	e841 2300 	strex	r3, r2, [r1]
 8005eb4:	617b      	str	r3, [r7, #20]
   return(result);
 8005eb6:	697b      	ldr	r3, [r7, #20]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d1e3      	bne.n	8005e84 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2202      	movs	r2, #2
 8005ec0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005ec2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005ec6:	4619      	mov	r1, r3
 8005ec8:	6878      	ldr	r0, [r7, #4]
 8005eca:	f000 f847 	bl	8005f5c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005ece:	e023      	b.n	8005f18 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005ed0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ed4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d009      	beq.n	8005ef0 <HAL_UART_IRQHandler+0x4f4>
 8005edc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ee0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d003      	beq.n	8005ef0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005ee8:	6878      	ldr	r0, [r7, #4]
 8005eea:	f000 fa7a 	bl	80063e2 <UART_Transmit_IT>
    return;
 8005eee:	e014      	b.n	8005f1a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005ef0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ef4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d00e      	beq.n	8005f1a <HAL_UART_IRQHandler+0x51e>
 8005efc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d008      	beq.n	8005f1a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005f08:	6878      	ldr	r0, [r7, #4]
 8005f0a:	f000 faba 	bl	8006482 <UART_EndTransmit_IT>
    return;
 8005f0e:	e004      	b.n	8005f1a <HAL_UART_IRQHandler+0x51e>
    return;
 8005f10:	bf00      	nop
 8005f12:	e002      	b.n	8005f1a <HAL_UART_IRQHandler+0x51e>
      return;
 8005f14:	bf00      	nop
 8005f16:	e000      	b.n	8005f1a <HAL_UART_IRQHandler+0x51e>
      return;
 8005f18:	bf00      	nop
  }
}
 8005f1a:	37e8      	adds	r7, #232	@ 0xe8
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	bd80      	pop	{r7, pc}

08005f20 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005f20:	b480      	push	{r7}
 8005f22:	b083      	sub	sp, #12
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005f28:	bf00      	nop
 8005f2a:	370c      	adds	r7, #12
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f32:	4770      	bx	lr

08005f34 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005f34:	b480      	push	{r7}
 8005f36:	b083      	sub	sp, #12
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005f3c:	bf00      	nop
 8005f3e:	370c      	adds	r7, #12
 8005f40:	46bd      	mov	sp, r7
 8005f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f46:	4770      	bx	lr

08005f48 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005f48:	b480      	push	{r7}
 8005f4a:	b083      	sub	sp, #12
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005f50:	bf00      	nop
 8005f52:	370c      	adds	r7, #12
 8005f54:	46bd      	mov	sp, r7
 8005f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5a:	4770      	bx	lr

08005f5c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	b083      	sub	sp, #12
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
 8005f64:	460b      	mov	r3, r1
 8005f66:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005f68:	bf00      	nop
 8005f6a:	370c      	adds	r7, #12
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f72:	4770      	bx	lr

08005f74 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b09c      	sub	sp, #112	@ 0x70
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f80:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d172      	bne.n	8006076 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8005f90:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f92:	2200      	movs	r2, #0
 8005f94:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005f96:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	330c      	adds	r3, #12
 8005f9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005fa0:	e853 3f00 	ldrex	r3, [r3]
 8005fa4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005fa6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005fa8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005fac:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005fae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	330c      	adds	r3, #12
 8005fb4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005fb6:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005fb8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fba:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005fbc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005fbe:	e841 2300 	strex	r3, r2, [r1]
 8005fc2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005fc4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d1e5      	bne.n	8005f96 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	3314      	adds	r3, #20
 8005fd0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fd4:	e853 3f00 	ldrex	r3, [r3]
 8005fd8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005fda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fdc:	f023 0301 	bic.w	r3, r3, #1
 8005fe0:	667b      	str	r3, [r7, #100]	@ 0x64
 8005fe2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	3314      	adds	r3, #20
 8005fe8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005fea:	647a      	str	r2, [r7, #68]	@ 0x44
 8005fec:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fee:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005ff0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005ff2:	e841 2300 	strex	r3, r2, [r1]
 8005ff6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005ff8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d1e5      	bne.n	8005fca <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ffe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	3314      	adds	r3, #20
 8006004:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006008:	e853 3f00 	ldrex	r3, [r3]
 800600c:	623b      	str	r3, [r7, #32]
   return(result);
 800600e:	6a3b      	ldr	r3, [r7, #32]
 8006010:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006014:	663b      	str	r3, [r7, #96]	@ 0x60
 8006016:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	3314      	adds	r3, #20
 800601c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800601e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006020:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006022:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006024:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006026:	e841 2300 	strex	r3, r2, [r1]
 800602a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800602c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800602e:	2b00      	cmp	r3, #0
 8006030:	d1e5      	bne.n	8005ffe <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006032:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006034:	2220      	movs	r2, #32
 8006036:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800603a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800603c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800603e:	2b01      	cmp	r3, #1
 8006040:	d119      	bne.n	8006076 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006042:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	330c      	adds	r3, #12
 8006048:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800604a:	693b      	ldr	r3, [r7, #16]
 800604c:	e853 3f00 	ldrex	r3, [r3]
 8006050:	60fb      	str	r3, [r7, #12]
   return(result);
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	f023 0310 	bic.w	r3, r3, #16
 8006058:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800605a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	330c      	adds	r3, #12
 8006060:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006062:	61fa      	str	r2, [r7, #28]
 8006064:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006066:	69b9      	ldr	r1, [r7, #24]
 8006068:	69fa      	ldr	r2, [r7, #28]
 800606a:	e841 2300 	strex	r3, r2, [r1]
 800606e:	617b      	str	r3, [r7, #20]
   return(result);
 8006070:	697b      	ldr	r3, [r7, #20]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d1e5      	bne.n	8006042 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006076:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006078:	2200      	movs	r2, #0
 800607a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800607c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800607e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006080:	2b01      	cmp	r3, #1
 8006082:	d106      	bne.n	8006092 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006084:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006086:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006088:	4619      	mov	r1, r3
 800608a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800608c:	f7ff ff66 	bl	8005f5c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006090:	e002      	b.n	8006098 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8006092:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006094:	f7fb fb00 	bl	8001698 <HAL_UART_RxCpltCallback>
}
 8006098:	bf00      	nop
 800609a:	3770      	adds	r7, #112	@ 0x70
 800609c:	46bd      	mov	sp, r7
 800609e:	bd80      	pop	{r7, pc}

080060a0 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b084      	sub	sp, #16
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060ac:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	2201      	movs	r2, #1
 80060b2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060b8:	2b01      	cmp	r3, #1
 80060ba:	d108      	bne.n	80060ce <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80060c0:	085b      	lsrs	r3, r3, #1
 80060c2:	b29b      	uxth	r3, r3
 80060c4:	4619      	mov	r1, r3
 80060c6:	68f8      	ldr	r0, [r7, #12]
 80060c8:	f7ff ff48 	bl	8005f5c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80060cc:	e002      	b.n	80060d4 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80060ce:	68f8      	ldr	r0, [r7, #12]
 80060d0:	f7ff ff30 	bl	8005f34 <HAL_UART_RxHalfCpltCallback>
}
 80060d4:	bf00      	nop
 80060d6:	3710      	adds	r7, #16
 80060d8:	46bd      	mov	sp, r7
 80060da:	bd80      	pop	{r7, pc}

080060dc <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b084      	sub	sp, #16
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80060e4:	2300      	movs	r3, #0
 80060e6:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060ec:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80060ee:	68bb      	ldr	r3, [r7, #8]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	695b      	ldr	r3, [r3, #20]
 80060f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060f8:	2b80      	cmp	r3, #128	@ 0x80
 80060fa:	bf0c      	ite	eq
 80060fc:	2301      	moveq	r3, #1
 80060fe:	2300      	movne	r3, #0
 8006100:	b2db      	uxtb	r3, r3
 8006102:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800610a:	b2db      	uxtb	r3, r3
 800610c:	2b21      	cmp	r3, #33	@ 0x21
 800610e:	d108      	bne.n	8006122 <UART_DMAError+0x46>
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d005      	beq.n	8006122 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006116:	68bb      	ldr	r3, [r7, #8]
 8006118:	2200      	movs	r2, #0
 800611a:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800611c:	68b8      	ldr	r0, [r7, #8]
 800611e:	f000 f8c1 	bl	80062a4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006122:	68bb      	ldr	r3, [r7, #8]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	695b      	ldr	r3, [r3, #20]
 8006128:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800612c:	2b40      	cmp	r3, #64	@ 0x40
 800612e:	bf0c      	ite	eq
 8006130:	2301      	moveq	r3, #1
 8006132:	2300      	movne	r3, #0
 8006134:	b2db      	uxtb	r3, r3
 8006136:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800613e:	b2db      	uxtb	r3, r3
 8006140:	2b22      	cmp	r3, #34	@ 0x22
 8006142:	d108      	bne.n	8006156 <UART_DMAError+0x7a>
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d005      	beq.n	8006156 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800614a:	68bb      	ldr	r3, [r7, #8]
 800614c:	2200      	movs	r2, #0
 800614e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8006150:	68b8      	ldr	r0, [r7, #8]
 8006152:	f000 f8cf 	bl	80062f4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006156:	68bb      	ldr	r3, [r7, #8]
 8006158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800615a:	f043 0210 	orr.w	r2, r3, #16
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006162:	68b8      	ldr	r0, [r7, #8]
 8006164:	f7ff fef0 	bl	8005f48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006168:	bf00      	nop
 800616a:	3710      	adds	r7, #16
 800616c:	46bd      	mov	sp, r7
 800616e:	bd80      	pop	{r7, pc}

08006170 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b098      	sub	sp, #96	@ 0x60
 8006174:	af00      	add	r7, sp, #0
 8006176:	60f8      	str	r0, [r7, #12]
 8006178:	60b9      	str	r1, [r7, #8]
 800617a:	4613      	mov	r3, r2
 800617c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800617e:	68ba      	ldr	r2, [r7, #8]
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	88fa      	ldrh	r2, [r7, #6]
 8006188:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	2200      	movs	r2, #0
 800618e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	2222      	movs	r2, #34	@ 0x22
 8006194:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800619c:	4a3e      	ldr	r2, [pc, #248]	@ (8006298 <UART_Start_Receive_DMA+0x128>)
 800619e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061a4:	4a3d      	ldr	r2, [pc, #244]	@ (800629c <UART_Start_Receive_DMA+0x12c>)
 80061a6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061ac:	4a3c      	ldr	r2, [pc, #240]	@ (80062a0 <UART_Start_Receive_DMA+0x130>)
 80061ae:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061b4:	2200      	movs	r2, #0
 80061b6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80061b8:	f107 0308 	add.w	r3, r7, #8
 80061bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	3304      	adds	r3, #4
 80061c8:	4619      	mov	r1, r3
 80061ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80061cc:	681a      	ldr	r2, [r3, #0]
 80061ce:	88fb      	ldrh	r3, [r7, #6]
 80061d0:	f7fb ffdc 	bl	800218c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80061d4:	2300      	movs	r3, #0
 80061d6:	613b      	str	r3, [r7, #16]
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	613b      	str	r3, [r7, #16]
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	685b      	ldr	r3, [r3, #4]
 80061e6:	613b      	str	r3, [r7, #16]
 80061e8:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	691b      	ldr	r3, [r3, #16]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d019      	beq.n	8006226 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	330c      	adds	r3, #12
 80061f8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061fc:	e853 3f00 	ldrex	r3, [r3]
 8006200:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006202:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006204:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006208:	65bb      	str	r3, [r7, #88]	@ 0x58
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	330c      	adds	r3, #12
 8006210:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006212:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8006214:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006216:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006218:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800621a:	e841 2300 	strex	r3, r2, [r1]
 800621e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006220:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006222:	2b00      	cmp	r3, #0
 8006224:	d1e5      	bne.n	80061f2 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	3314      	adds	r3, #20
 800622c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800622e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006230:	e853 3f00 	ldrex	r3, [r3]
 8006234:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006238:	f043 0301 	orr.w	r3, r3, #1
 800623c:	657b      	str	r3, [r7, #84]	@ 0x54
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	3314      	adds	r3, #20
 8006244:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006246:	63ba      	str	r2, [r7, #56]	@ 0x38
 8006248:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800624a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800624c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800624e:	e841 2300 	strex	r3, r2, [r1]
 8006252:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006256:	2b00      	cmp	r3, #0
 8006258:	d1e5      	bne.n	8006226 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	3314      	adds	r3, #20
 8006260:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006262:	69bb      	ldr	r3, [r7, #24]
 8006264:	e853 3f00 	ldrex	r3, [r3]
 8006268:	617b      	str	r3, [r7, #20]
   return(result);
 800626a:	697b      	ldr	r3, [r7, #20]
 800626c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006270:	653b      	str	r3, [r7, #80]	@ 0x50
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	3314      	adds	r3, #20
 8006278:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800627a:	627a      	str	r2, [r7, #36]	@ 0x24
 800627c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800627e:	6a39      	ldr	r1, [r7, #32]
 8006280:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006282:	e841 2300 	strex	r3, r2, [r1]
 8006286:	61fb      	str	r3, [r7, #28]
   return(result);
 8006288:	69fb      	ldr	r3, [r7, #28]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d1e5      	bne.n	800625a <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800628e:	2300      	movs	r3, #0
}
 8006290:	4618      	mov	r0, r3
 8006292:	3760      	adds	r7, #96	@ 0x60
 8006294:	46bd      	mov	sp, r7
 8006296:	bd80      	pop	{r7, pc}
 8006298:	08005f75 	.word	0x08005f75
 800629c:	080060a1 	.word	0x080060a1
 80062a0:	080060dd 	.word	0x080060dd

080062a4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80062a4:	b480      	push	{r7}
 80062a6:	b089      	sub	sp, #36	@ 0x24
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	330c      	adds	r3, #12
 80062b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	e853 3f00 	ldrex	r3, [r3]
 80062ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80062bc:	68bb      	ldr	r3, [r7, #8]
 80062be:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80062c2:	61fb      	str	r3, [r7, #28]
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	330c      	adds	r3, #12
 80062ca:	69fa      	ldr	r2, [r7, #28]
 80062cc:	61ba      	str	r2, [r7, #24]
 80062ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062d0:	6979      	ldr	r1, [r7, #20]
 80062d2:	69ba      	ldr	r2, [r7, #24]
 80062d4:	e841 2300 	strex	r3, r2, [r1]
 80062d8:	613b      	str	r3, [r7, #16]
   return(result);
 80062da:	693b      	ldr	r3, [r7, #16]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d1e5      	bne.n	80062ac <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2220      	movs	r2, #32
 80062e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80062e8:	bf00      	nop
 80062ea:	3724      	adds	r7, #36	@ 0x24
 80062ec:	46bd      	mov	sp, r7
 80062ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f2:	4770      	bx	lr

080062f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80062f4:	b480      	push	{r7}
 80062f6:	b095      	sub	sp, #84	@ 0x54
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	330c      	adds	r3, #12
 8006302:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006304:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006306:	e853 3f00 	ldrex	r3, [r3]
 800630a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800630c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800630e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006312:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	330c      	adds	r3, #12
 800631a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800631c:	643a      	str	r2, [r7, #64]	@ 0x40
 800631e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006320:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006322:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006324:	e841 2300 	strex	r3, r2, [r1]
 8006328:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800632a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800632c:	2b00      	cmp	r3, #0
 800632e:	d1e5      	bne.n	80062fc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	3314      	adds	r3, #20
 8006336:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006338:	6a3b      	ldr	r3, [r7, #32]
 800633a:	e853 3f00 	ldrex	r3, [r3]
 800633e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006340:	69fb      	ldr	r3, [r7, #28]
 8006342:	f023 0301 	bic.w	r3, r3, #1
 8006346:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	3314      	adds	r3, #20
 800634e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006350:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006352:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006354:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006356:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006358:	e841 2300 	strex	r3, r2, [r1]
 800635c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800635e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006360:	2b00      	cmp	r3, #0
 8006362:	d1e5      	bne.n	8006330 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006368:	2b01      	cmp	r3, #1
 800636a:	d119      	bne.n	80063a0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	330c      	adds	r3, #12
 8006372:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	e853 3f00 	ldrex	r3, [r3]
 800637a:	60bb      	str	r3, [r7, #8]
   return(result);
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	f023 0310 	bic.w	r3, r3, #16
 8006382:	647b      	str	r3, [r7, #68]	@ 0x44
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	330c      	adds	r3, #12
 800638a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800638c:	61ba      	str	r2, [r7, #24]
 800638e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006390:	6979      	ldr	r1, [r7, #20]
 8006392:	69ba      	ldr	r2, [r7, #24]
 8006394:	e841 2300 	strex	r3, r2, [r1]
 8006398:	613b      	str	r3, [r7, #16]
   return(result);
 800639a:	693b      	ldr	r3, [r7, #16]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d1e5      	bne.n	800636c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2220      	movs	r2, #32
 80063a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2200      	movs	r2, #0
 80063ac:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80063ae:	bf00      	nop
 80063b0:	3754      	adds	r7, #84	@ 0x54
 80063b2:	46bd      	mov	sp, r7
 80063b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b8:	4770      	bx	lr

080063ba <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80063ba:	b580      	push	{r7, lr}
 80063bc:	b084      	sub	sp, #16
 80063be:	af00      	add	r7, sp, #0
 80063c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063c6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	2200      	movs	r2, #0
 80063cc:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	2200      	movs	r2, #0
 80063d2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80063d4:	68f8      	ldr	r0, [r7, #12]
 80063d6:	f7ff fdb7 	bl	8005f48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80063da:	bf00      	nop
 80063dc:	3710      	adds	r7, #16
 80063de:	46bd      	mov	sp, r7
 80063e0:	bd80      	pop	{r7, pc}

080063e2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80063e2:	b480      	push	{r7}
 80063e4:	b085      	sub	sp, #20
 80063e6:	af00      	add	r7, sp, #0
 80063e8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063f0:	b2db      	uxtb	r3, r3
 80063f2:	2b21      	cmp	r3, #33	@ 0x21
 80063f4:	d13e      	bne.n	8006474 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	689b      	ldr	r3, [r3, #8]
 80063fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80063fe:	d114      	bne.n	800642a <UART_Transmit_IT+0x48>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	691b      	ldr	r3, [r3, #16]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d110      	bne.n	800642a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6a1b      	ldr	r3, [r3, #32]
 800640c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	881b      	ldrh	r3, [r3, #0]
 8006412:	461a      	mov	r2, r3
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800641c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6a1b      	ldr	r3, [r3, #32]
 8006422:	1c9a      	adds	r2, r3, #2
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	621a      	str	r2, [r3, #32]
 8006428:	e008      	b.n	800643c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6a1b      	ldr	r3, [r3, #32]
 800642e:	1c59      	adds	r1, r3, #1
 8006430:	687a      	ldr	r2, [r7, #4]
 8006432:	6211      	str	r1, [r2, #32]
 8006434:	781a      	ldrb	r2, [r3, #0]
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006440:	b29b      	uxth	r3, r3
 8006442:	3b01      	subs	r3, #1
 8006444:	b29b      	uxth	r3, r3
 8006446:	687a      	ldr	r2, [r7, #4]
 8006448:	4619      	mov	r1, r3
 800644a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800644c:	2b00      	cmp	r3, #0
 800644e:	d10f      	bne.n	8006470 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	68da      	ldr	r2, [r3, #12]
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800645e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	68da      	ldr	r2, [r3, #12]
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800646e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006470:	2300      	movs	r3, #0
 8006472:	e000      	b.n	8006476 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006474:	2302      	movs	r3, #2
  }
}
 8006476:	4618      	mov	r0, r3
 8006478:	3714      	adds	r7, #20
 800647a:	46bd      	mov	sp, r7
 800647c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006480:	4770      	bx	lr

08006482 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006482:	b580      	push	{r7, lr}
 8006484:	b082      	sub	sp, #8
 8006486:	af00      	add	r7, sp, #0
 8006488:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	68da      	ldr	r2, [r3, #12]
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006498:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2220      	movs	r2, #32
 800649e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80064a2:	6878      	ldr	r0, [r7, #4]
 80064a4:	f7ff fd3c 	bl	8005f20 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80064a8:	2300      	movs	r3, #0
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	3708      	adds	r7, #8
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bd80      	pop	{r7, pc}

080064b2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80064b2:	b580      	push	{r7, lr}
 80064b4:	b08c      	sub	sp, #48	@ 0x30
 80064b6:	af00      	add	r7, sp, #0
 80064b8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80064c0:	b2db      	uxtb	r3, r3
 80064c2:	2b22      	cmp	r3, #34	@ 0x22
 80064c4:	f040 80ae 	bne.w	8006624 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	689b      	ldr	r3, [r3, #8]
 80064cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064d0:	d117      	bne.n	8006502 <UART_Receive_IT+0x50>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	691b      	ldr	r3, [r3, #16]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d113      	bne.n	8006502 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80064da:	2300      	movs	r3, #0
 80064dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064e2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	685b      	ldr	r3, [r3, #4]
 80064ea:	b29b      	uxth	r3, r3
 80064ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064f0:	b29a      	uxth	r2, r3
 80064f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064f4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064fa:	1c9a      	adds	r2, r3, #2
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	629a      	str	r2, [r3, #40]	@ 0x28
 8006500:	e026      	b.n	8006550 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006506:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8006508:	2300      	movs	r3, #0
 800650a:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	689b      	ldr	r3, [r3, #8]
 8006510:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006514:	d007      	beq.n	8006526 <UART_Receive_IT+0x74>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	689b      	ldr	r3, [r3, #8]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d10a      	bne.n	8006534 <UART_Receive_IT+0x82>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	691b      	ldr	r3, [r3, #16]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d106      	bne.n	8006534 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	685b      	ldr	r3, [r3, #4]
 800652c:	b2da      	uxtb	r2, r3
 800652e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006530:	701a      	strb	r2, [r3, #0]
 8006532:	e008      	b.n	8006546 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	685b      	ldr	r3, [r3, #4]
 800653a:	b2db      	uxtb	r3, r3
 800653c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006540:	b2da      	uxtb	r2, r3
 8006542:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006544:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800654a:	1c5a      	adds	r2, r3, #1
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006554:	b29b      	uxth	r3, r3
 8006556:	3b01      	subs	r3, #1
 8006558:	b29b      	uxth	r3, r3
 800655a:	687a      	ldr	r2, [r7, #4]
 800655c:	4619      	mov	r1, r3
 800655e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006560:	2b00      	cmp	r3, #0
 8006562:	d15d      	bne.n	8006620 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	68da      	ldr	r2, [r3, #12]
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f022 0220 	bic.w	r2, r2, #32
 8006572:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	68da      	ldr	r2, [r3, #12]
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006582:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	695a      	ldr	r2, [r3, #20]
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f022 0201 	bic.w	r2, r2, #1
 8006592:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2220      	movs	r2, #32
 8006598:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2200      	movs	r2, #0
 80065a0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065a6:	2b01      	cmp	r3, #1
 80065a8:	d135      	bne.n	8006616 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2200      	movs	r2, #0
 80065ae:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	330c      	adds	r3, #12
 80065b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	e853 3f00 	ldrex	r3, [r3]
 80065be:	613b      	str	r3, [r7, #16]
   return(result);
 80065c0:	693b      	ldr	r3, [r7, #16]
 80065c2:	f023 0310 	bic.w	r3, r3, #16
 80065c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	330c      	adds	r3, #12
 80065ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065d0:	623a      	str	r2, [r7, #32]
 80065d2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065d4:	69f9      	ldr	r1, [r7, #28]
 80065d6:	6a3a      	ldr	r2, [r7, #32]
 80065d8:	e841 2300 	strex	r3, r2, [r1]
 80065dc:	61bb      	str	r3, [r7, #24]
   return(result);
 80065de:	69bb      	ldr	r3, [r7, #24]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d1e5      	bne.n	80065b0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f003 0310 	and.w	r3, r3, #16
 80065ee:	2b10      	cmp	r3, #16
 80065f0:	d10a      	bne.n	8006608 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80065f2:	2300      	movs	r3, #0
 80065f4:	60fb      	str	r3, [r7, #12]
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	60fb      	str	r3, [r7, #12]
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	685b      	ldr	r3, [r3, #4]
 8006604:	60fb      	str	r3, [r7, #12]
 8006606:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800660c:	4619      	mov	r1, r3
 800660e:	6878      	ldr	r0, [r7, #4]
 8006610:	f7ff fca4 	bl	8005f5c <HAL_UARTEx_RxEventCallback>
 8006614:	e002      	b.n	800661c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006616:	6878      	ldr	r0, [r7, #4]
 8006618:	f7fb f83e 	bl	8001698 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800661c:	2300      	movs	r3, #0
 800661e:	e002      	b.n	8006626 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006620:	2300      	movs	r3, #0
 8006622:	e000      	b.n	8006626 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006624:	2302      	movs	r3, #2
  }
}
 8006626:	4618      	mov	r0, r3
 8006628:	3730      	adds	r7, #48	@ 0x30
 800662a:	46bd      	mov	sp, r7
 800662c:	bd80      	pop	{r7, pc}
	...

08006630 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006630:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006634:	b0c0      	sub	sp, #256	@ 0x100
 8006636:	af00      	add	r7, sp, #0
 8006638:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800663c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	691b      	ldr	r3, [r3, #16]
 8006644:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006648:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800664c:	68d9      	ldr	r1, [r3, #12]
 800664e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006652:	681a      	ldr	r2, [r3, #0]
 8006654:	ea40 0301 	orr.w	r3, r0, r1
 8006658:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800665a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800665e:	689a      	ldr	r2, [r3, #8]
 8006660:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006664:	691b      	ldr	r3, [r3, #16]
 8006666:	431a      	orrs	r2, r3
 8006668:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800666c:	695b      	ldr	r3, [r3, #20]
 800666e:	431a      	orrs	r2, r3
 8006670:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006674:	69db      	ldr	r3, [r3, #28]
 8006676:	4313      	orrs	r3, r2
 8006678:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800667c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	68db      	ldr	r3, [r3, #12]
 8006684:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006688:	f021 010c 	bic.w	r1, r1, #12
 800668c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006690:	681a      	ldr	r2, [r3, #0]
 8006692:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006696:	430b      	orrs	r3, r1
 8006698:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800669a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	695b      	ldr	r3, [r3, #20]
 80066a2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80066a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066aa:	6999      	ldr	r1, [r3, #24]
 80066ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066b0:	681a      	ldr	r2, [r3, #0]
 80066b2:	ea40 0301 	orr.w	r3, r0, r1
 80066b6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80066b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066bc:	681a      	ldr	r2, [r3, #0]
 80066be:	4b8f      	ldr	r3, [pc, #572]	@ (80068fc <UART_SetConfig+0x2cc>)
 80066c0:	429a      	cmp	r2, r3
 80066c2:	d005      	beq.n	80066d0 <UART_SetConfig+0xa0>
 80066c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066c8:	681a      	ldr	r2, [r3, #0]
 80066ca:	4b8d      	ldr	r3, [pc, #564]	@ (8006900 <UART_SetConfig+0x2d0>)
 80066cc:	429a      	cmp	r2, r3
 80066ce:	d104      	bne.n	80066da <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80066d0:	f7fe fc2e 	bl	8004f30 <HAL_RCC_GetPCLK2Freq>
 80066d4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80066d8:	e003      	b.n	80066e2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80066da:	f7fe fc15 	bl	8004f08 <HAL_RCC_GetPCLK1Freq>
 80066de:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80066e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066e6:	69db      	ldr	r3, [r3, #28]
 80066e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80066ec:	f040 810c 	bne.w	8006908 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80066f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80066f4:	2200      	movs	r2, #0
 80066f6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80066fa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80066fe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006702:	4622      	mov	r2, r4
 8006704:	462b      	mov	r3, r5
 8006706:	1891      	adds	r1, r2, r2
 8006708:	65b9      	str	r1, [r7, #88]	@ 0x58
 800670a:	415b      	adcs	r3, r3
 800670c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800670e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006712:	4621      	mov	r1, r4
 8006714:	eb12 0801 	adds.w	r8, r2, r1
 8006718:	4629      	mov	r1, r5
 800671a:	eb43 0901 	adc.w	r9, r3, r1
 800671e:	f04f 0200 	mov.w	r2, #0
 8006722:	f04f 0300 	mov.w	r3, #0
 8006726:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800672a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800672e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006732:	4690      	mov	r8, r2
 8006734:	4699      	mov	r9, r3
 8006736:	4623      	mov	r3, r4
 8006738:	eb18 0303 	adds.w	r3, r8, r3
 800673c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006740:	462b      	mov	r3, r5
 8006742:	eb49 0303 	adc.w	r3, r9, r3
 8006746:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800674a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800674e:	685b      	ldr	r3, [r3, #4]
 8006750:	2200      	movs	r2, #0
 8006752:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006756:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800675a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800675e:	460b      	mov	r3, r1
 8006760:	18db      	adds	r3, r3, r3
 8006762:	653b      	str	r3, [r7, #80]	@ 0x50
 8006764:	4613      	mov	r3, r2
 8006766:	eb42 0303 	adc.w	r3, r2, r3
 800676a:	657b      	str	r3, [r7, #84]	@ 0x54
 800676c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006770:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006774:	f7f9 fd28 	bl	80001c8 <__aeabi_uldivmod>
 8006778:	4602      	mov	r2, r0
 800677a:	460b      	mov	r3, r1
 800677c:	4b61      	ldr	r3, [pc, #388]	@ (8006904 <UART_SetConfig+0x2d4>)
 800677e:	fba3 2302 	umull	r2, r3, r3, r2
 8006782:	095b      	lsrs	r3, r3, #5
 8006784:	011c      	lsls	r4, r3, #4
 8006786:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800678a:	2200      	movs	r2, #0
 800678c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006790:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006794:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006798:	4642      	mov	r2, r8
 800679a:	464b      	mov	r3, r9
 800679c:	1891      	adds	r1, r2, r2
 800679e:	64b9      	str	r1, [r7, #72]	@ 0x48
 80067a0:	415b      	adcs	r3, r3
 80067a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80067a4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80067a8:	4641      	mov	r1, r8
 80067aa:	eb12 0a01 	adds.w	sl, r2, r1
 80067ae:	4649      	mov	r1, r9
 80067b0:	eb43 0b01 	adc.w	fp, r3, r1
 80067b4:	f04f 0200 	mov.w	r2, #0
 80067b8:	f04f 0300 	mov.w	r3, #0
 80067bc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80067c0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80067c4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80067c8:	4692      	mov	sl, r2
 80067ca:	469b      	mov	fp, r3
 80067cc:	4643      	mov	r3, r8
 80067ce:	eb1a 0303 	adds.w	r3, sl, r3
 80067d2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80067d6:	464b      	mov	r3, r9
 80067d8:	eb4b 0303 	adc.w	r3, fp, r3
 80067dc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80067e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067e4:	685b      	ldr	r3, [r3, #4]
 80067e6:	2200      	movs	r2, #0
 80067e8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80067ec:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80067f0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80067f4:	460b      	mov	r3, r1
 80067f6:	18db      	adds	r3, r3, r3
 80067f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80067fa:	4613      	mov	r3, r2
 80067fc:	eb42 0303 	adc.w	r3, r2, r3
 8006800:	647b      	str	r3, [r7, #68]	@ 0x44
 8006802:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006806:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800680a:	f7f9 fcdd 	bl	80001c8 <__aeabi_uldivmod>
 800680e:	4602      	mov	r2, r0
 8006810:	460b      	mov	r3, r1
 8006812:	4611      	mov	r1, r2
 8006814:	4b3b      	ldr	r3, [pc, #236]	@ (8006904 <UART_SetConfig+0x2d4>)
 8006816:	fba3 2301 	umull	r2, r3, r3, r1
 800681a:	095b      	lsrs	r3, r3, #5
 800681c:	2264      	movs	r2, #100	@ 0x64
 800681e:	fb02 f303 	mul.w	r3, r2, r3
 8006822:	1acb      	subs	r3, r1, r3
 8006824:	00db      	lsls	r3, r3, #3
 8006826:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800682a:	4b36      	ldr	r3, [pc, #216]	@ (8006904 <UART_SetConfig+0x2d4>)
 800682c:	fba3 2302 	umull	r2, r3, r3, r2
 8006830:	095b      	lsrs	r3, r3, #5
 8006832:	005b      	lsls	r3, r3, #1
 8006834:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006838:	441c      	add	r4, r3
 800683a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800683e:	2200      	movs	r2, #0
 8006840:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006844:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006848:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800684c:	4642      	mov	r2, r8
 800684e:	464b      	mov	r3, r9
 8006850:	1891      	adds	r1, r2, r2
 8006852:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006854:	415b      	adcs	r3, r3
 8006856:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006858:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800685c:	4641      	mov	r1, r8
 800685e:	1851      	adds	r1, r2, r1
 8006860:	6339      	str	r1, [r7, #48]	@ 0x30
 8006862:	4649      	mov	r1, r9
 8006864:	414b      	adcs	r3, r1
 8006866:	637b      	str	r3, [r7, #52]	@ 0x34
 8006868:	f04f 0200 	mov.w	r2, #0
 800686c:	f04f 0300 	mov.w	r3, #0
 8006870:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006874:	4659      	mov	r1, fp
 8006876:	00cb      	lsls	r3, r1, #3
 8006878:	4651      	mov	r1, sl
 800687a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800687e:	4651      	mov	r1, sl
 8006880:	00ca      	lsls	r2, r1, #3
 8006882:	4610      	mov	r0, r2
 8006884:	4619      	mov	r1, r3
 8006886:	4603      	mov	r3, r0
 8006888:	4642      	mov	r2, r8
 800688a:	189b      	adds	r3, r3, r2
 800688c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006890:	464b      	mov	r3, r9
 8006892:	460a      	mov	r2, r1
 8006894:	eb42 0303 	adc.w	r3, r2, r3
 8006898:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800689c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068a0:	685b      	ldr	r3, [r3, #4]
 80068a2:	2200      	movs	r2, #0
 80068a4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80068a8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80068ac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80068b0:	460b      	mov	r3, r1
 80068b2:	18db      	adds	r3, r3, r3
 80068b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80068b6:	4613      	mov	r3, r2
 80068b8:	eb42 0303 	adc.w	r3, r2, r3
 80068bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80068be:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80068c2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80068c6:	f7f9 fc7f 	bl	80001c8 <__aeabi_uldivmod>
 80068ca:	4602      	mov	r2, r0
 80068cc:	460b      	mov	r3, r1
 80068ce:	4b0d      	ldr	r3, [pc, #52]	@ (8006904 <UART_SetConfig+0x2d4>)
 80068d0:	fba3 1302 	umull	r1, r3, r3, r2
 80068d4:	095b      	lsrs	r3, r3, #5
 80068d6:	2164      	movs	r1, #100	@ 0x64
 80068d8:	fb01 f303 	mul.w	r3, r1, r3
 80068dc:	1ad3      	subs	r3, r2, r3
 80068de:	00db      	lsls	r3, r3, #3
 80068e0:	3332      	adds	r3, #50	@ 0x32
 80068e2:	4a08      	ldr	r2, [pc, #32]	@ (8006904 <UART_SetConfig+0x2d4>)
 80068e4:	fba2 2303 	umull	r2, r3, r2, r3
 80068e8:	095b      	lsrs	r3, r3, #5
 80068ea:	f003 0207 	and.w	r2, r3, #7
 80068ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	4422      	add	r2, r4
 80068f6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80068f8:	e106      	b.n	8006b08 <UART_SetConfig+0x4d8>
 80068fa:	bf00      	nop
 80068fc:	40011000 	.word	0x40011000
 8006900:	40011400 	.word	0x40011400
 8006904:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006908:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800690c:	2200      	movs	r2, #0
 800690e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006912:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006916:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800691a:	4642      	mov	r2, r8
 800691c:	464b      	mov	r3, r9
 800691e:	1891      	adds	r1, r2, r2
 8006920:	6239      	str	r1, [r7, #32]
 8006922:	415b      	adcs	r3, r3
 8006924:	627b      	str	r3, [r7, #36]	@ 0x24
 8006926:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800692a:	4641      	mov	r1, r8
 800692c:	1854      	adds	r4, r2, r1
 800692e:	4649      	mov	r1, r9
 8006930:	eb43 0501 	adc.w	r5, r3, r1
 8006934:	f04f 0200 	mov.w	r2, #0
 8006938:	f04f 0300 	mov.w	r3, #0
 800693c:	00eb      	lsls	r3, r5, #3
 800693e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006942:	00e2      	lsls	r2, r4, #3
 8006944:	4614      	mov	r4, r2
 8006946:	461d      	mov	r5, r3
 8006948:	4643      	mov	r3, r8
 800694a:	18e3      	adds	r3, r4, r3
 800694c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006950:	464b      	mov	r3, r9
 8006952:	eb45 0303 	adc.w	r3, r5, r3
 8006956:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800695a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800695e:	685b      	ldr	r3, [r3, #4]
 8006960:	2200      	movs	r2, #0
 8006962:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006966:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800696a:	f04f 0200 	mov.w	r2, #0
 800696e:	f04f 0300 	mov.w	r3, #0
 8006972:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006976:	4629      	mov	r1, r5
 8006978:	008b      	lsls	r3, r1, #2
 800697a:	4621      	mov	r1, r4
 800697c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006980:	4621      	mov	r1, r4
 8006982:	008a      	lsls	r2, r1, #2
 8006984:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006988:	f7f9 fc1e 	bl	80001c8 <__aeabi_uldivmod>
 800698c:	4602      	mov	r2, r0
 800698e:	460b      	mov	r3, r1
 8006990:	4b60      	ldr	r3, [pc, #384]	@ (8006b14 <UART_SetConfig+0x4e4>)
 8006992:	fba3 2302 	umull	r2, r3, r3, r2
 8006996:	095b      	lsrs	r3, r3, #5
 8006998:	011c      	lsls	r4, r3, #4
 800699a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800699e:	2200      	movs	r2, #0
 80069a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80069a4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80069a8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80069ac:	4642      	mov	r2, r8
 80069ae:	464b      	mov	r3, r9
 80069b0:	1891      	adds	r1, r2, r2
 80069b2:	61b9      	str	r1, [r7, #24]
 80069b4:	415b      	adcs	r3, r3
 80069b6:	61fb      	str	r3, [r7, #28]
 80069b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80069bc:	4641      	mov	r1, r8
 80069be:	1851      	adds	r1, r2, r1
 80069c0:	6139      	str	r1, [r7, #16]
 80069c2:	4649      	mov	r1, r9
 80069c4:	414b      	adcs	r3, r1
 80069c6:	617b      	str	r3, [r7, #20]
 80069c8:	f04f 0200 	mov.w	r2, #0
 80069cc:	f04f 0300 	mov.w	r3, #0
 80069d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80069d4:	4659      	mov	r1, fp
 80069d6:	00cb      	lsls	r3, r1, #3
 80069d8:	4651      	mov	r1, sl
 80069da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80069de:	4651      	mov	r1, sl
 80069e0:	00ca      	lsls	r2, r1, #3
 80069e2:	4610      	mov	r0, r2
 80069e4:	4619      	mov	r1, r3
 80069e6:	4603      	mov	r3, r0
 80069e8:	4642      	mov	r2, r8
 80069ea:	189b      	adds	r3, r3, r2
 80069ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80069f0:	464b      	mov	r3, r9
 80069f2:	460a      	mov	r2, r1
 80069f4:	eb42 0303 	adc.w	r3, r2, r3
 80069f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80069fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a00:	685b      	ldr	r3, [r3, #4]
 8006a02:	2200      	movs	r2, #0
 8006a04:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006a06:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006a08:	f04f 0200 	mov.w	r2, #0
 8006a0c:	f04f 0300 	mov.w	r3, #0
 8006a10:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006a14:	4649      	mov	r1, r9
 8006a16:	008b      	lsls	r3, r1, #2
 8006a18:	4641      	mov	r1, r8
 8006a1a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a1e:	4641      	mov	r1, r8
 8006a20:	008a      	lsls	r2, r1, #2
 8006a22:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006a26:	f7f9 fbcf 	bl	80001c8 <__aeabi_uldivmod>
 8006a2a:	4602      	mov	r2, r0
 8006a2c:	460b      	mov	r3, r1
 8006a2e:	4611      	mov	r1, r2
 8006a30:	4b38      	ldr	r3, [pc, #224]	@ (8006b14 <UART_SetConfig+0x4e4>)
 8006a32:	fba3 2301 	umull	r2, r3, r3, r1
 8006a36:	095b      	lsrs	r3, r3, #5
 8006a38:	2264      	movs	r2, #100	@ 0x64
 8006a3a:	fb02 f303 	mul.w	r3, r2, r3
 8006a3e:	1acb      	subs	r3, r1, r3
 8006a40:	011b      	lsls	r3, r3, #4
 8006a42:	3332      	adds	r3, #50	@ 0x32
 8006a44:	4a33      	ldr	r2, [pc, #204]	@ (8006b14 <UART_SetConfig+0x4e4>)
 8006a46:	fba2 2303 	umull	r2, r3, r2, r3
 8006a4a:	095b      	lsrs	r3, r3, #5
 8006a4c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006a50:	441c      	add	r4, r3
 8006a52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a56:	2200      	movs	r2, #0
 8006a58:	673b      	str	r3, [r7, #112]	@ 0x70
 8006a5a:	677a      	str	r2, [r7, #116]	@ 0x74
 8006a5c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006a60:	4642      	mov	r2, r8
 8006a62:	464b      	mov	r3, r9
 8006a64:	1891      	adds	r1, r2, r2
 8006a66:	60b9      	str	r1, [r7, #8]
 8006a68:	415b      	adcs	r3, r3
 8006a6a:	60fb      	str	r3, [r7, #12]
 8006a6c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006a70:	4641      	mov	r1, r8
 8006a72:	1851      	adds	r1, r2, r1
 8006a74:	6039      	str	r1, [r7, #0]
 8006a76:	4649      	mov	r1, r9
 8006a78:	414b      	adcs	r3, r1
 8006a7a:	607b      	str	r3, [r7, #4]
 8006a7c:	f04f 0200 	mov.w	r2, #0
 8006a80:	f04f 0300 	mov.w	r3, #0
 8006a84:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006a88:	4659      	mov	r1, fp
 8006a8a:	00cb      	lsls	r3, r1, #3
 8006a8c:	4651      	mov	r1, sl
 8006a8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006a92:	4651      	mov	r1, sl
 8006a94:	00ca      	lsls	r2, r1, #3
 8006a96:	4610      	mov	r0, r2
 8006a98:	4619      	mov	r1, r3
 8006a9a:	4603      	mov	r3, r0
 8006a9c:	4642      	mov	r2, r8
 8006a9e:	189b      	adds	r3, r3, r2
 8006aa0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006aa2:	464b      	mov	r3, r9
 8006aa4:	460a      	mov	r2, r1
 8006aa6:	eb42 0303 	adc.w	r3, r2, r3
 8006aaa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ab0:	685b      	ldr	r3, [r3, #4]
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	663b      	str	r3, [r7, #96]	@ 0x60
 8006ab6:	667a      	str	r2, [r7, #100]	@ 0x64
 8006ab8:	f04f 0200 	mov.w	r2, #0
 8006abc:	f04f 0300 	mov.w	r3, #0
 8006ac0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006ac4:	4649      	mov	r1, r9
 8006ac6:	008b      	lsls	r3, r1, #2
 8006ac8:	4641      	mov	r1, r8
 8006aca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006ace:	4641      	mov	r1, r8
 8006ad0:	008a      	lsls	r2, r1, #2
 8006ad2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006ad6:	f7f9 fb77 	bl	80001c8 <__aeabi_uldivmod>
 8006ada:	4602      	mov	r2, r0
 8006adc:	460b      	mov	r3, r1
 8006ade:	4b0d      	ldr	r3, [pc, #52]	@ (8006b14 <UART_SetConfig+0x4e4>)
 8006ae0:	fba3 1302 	umull	r1, r3, r3, r2
 8006ae4:	095b      	lsrs	r3, r3, #5
 8006ae6:	2164      	movs	r1, #100	@ 0x64
 8006ae8:	fb01 f303 	mul.w	r3, r1, r3
 8006aec:	1ad3      	subs	r3, r2, r3
 8006aee:	011b      	lsls	r3, r3, #4
 8006af0:	3332      	adds	r3, #50	@ 0x32
 8006af2:	4a08      	ldr	r2, [pc, #32]	@ (8006b14 <UART_SetConfig+0x4e4>)
 8006af4:	fba2 2303 	umull	r2, r3, r2, r3
 8006af8:	095b      	lsrs	r3, r3, #5
 8006afa:	f003 020f 	and.w	r2, r3, #15
 8006afe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	4422      	add	r2, r4
 8006b06:	609a      	str	r2, [r3, #8]
}
 8006b08:	bf00      	nop
 8006b0a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006b14:	51eb851f 	.word	0x51eb851f

08006b18 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006b18:	b084      	sub	sp, #16
 8006b1a:	b580      	push	{r7, lr}
 8006b1c:	b084      	sub	sp, #16
 8006b1e:	af00      	add	r7, sp, #0
 8006b20:	6078      	str	r0, [r7, #4]
 8006b22:	f107 001c 	add.w	r0, r7, #28
 8006b26:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006b2a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006b2e:	2b01      	cmp	r3, #1
 8006b30:	d123      	bne.n	8006b7a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b36:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	68db      	ldr	r3, [r3, #12]
 8006b42:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006b46:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b4a:	687a      	ldr	r2, [r7, #4]
 8006b4c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	68db      	ldr	r3, [r3, #12]
 8006b52:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006b5a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006b5e:	2b01      	cmp	r3, #1
 8006b60:	d105      	bne.n	8006b6e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	68db      	ldr	r3, [r3, #12]
 8006b66:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006b6e:	6878      	ldr	r0, [r7, #4]
 8006b70:	f001 fae8 	bl	8008144 <USB_CoreReset>
 8006b74:	4603      	mov	r3, r0
 8006b76:	73fb      	strb	r3, [r7, #15]
 8006b78:	e01b      	b.n	8006bb2 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	68db      	ldr	r3, [r3, #12]
 8006b7e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006b86:	6878      	ldr	r0, [r7, #4]
 8006b88:	f001 fadc 	bl	8008144 <USB_CoreReset>
 8006b8c:	4603      	mov	r3, r0
 8006b8e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006b90:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d106      	bne.n	8006ba6 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b9c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	639a      	str	r2, [r3, #56]	@ 0x38
 8006ba4:	e005      	b.n	8006bb2 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006baa:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006bb2:	7fbb      	ldrb	r3, [r7, #30]
 8006bb4:	2b01      	cmp	r3, #1
 8006bb6:	d10b      	bne.n	8006bd0 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	689b      	ldr	r3, [r3, #8]
 8006bbc:	f043 0206 	orr.w	r2, r3, #6
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	689b      	ldr	r3, [r3, #8]
 8006bc8:	f043 0220 	orr.w	r2, r3, #32
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006bd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	3710      	adds	r7, #16
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006bdc:	b004      	add	sp, #16
 8006bde:	4770      	bx	lr

08006be0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006be0:	b480      	push	{r7}
 8006be2:	b087      	sub	sp, #28
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	60f8      	str	r0, [r7, #12]
 8006be8:	60b9      	str	r1, [r7, #8]
 8006bea:	4613      	mov	r3, r2
 8006bec:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006bee:	79fb      	ldrb	r3, [r7, #7]
 8006bf0:	2b02      	cmp	r3, #2
 8006bf2:	d165      	bne.n	8006cc0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006bf4:	68bb      	ldr	r3, [r7, #8]
 8006bf6:	4a41      	ldr	r2, [pc, #260]	@ (8006cfc <USB_SetTurnaroundTime+0x11c>)
 8006bf8:	4293      	cmp	r3, r2
 8006bfa:	d906      	bls.n	8006c0a <USB_SetTurnaroundTime+0x2a>
 8006bfc:	68bb      	ldr	r3, [r7, #8]
 8006bfe:	4a40      	ldr	r2, [pc, #256]	@ (8006d00 <USB_SetTurnaroundTime+0x120>)
 8006c00:	4293      	cmp	r3, r2
 8006c02:	d202      	bcs.n	8006c0a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006c04:	230f      	movs	r3, #15
 8006c06:	617b      	str	r3, [r7, #20]
 8006c08:	e062      	b.n	8006cd0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006c0a:	68bb      	ldr	r3, [r7, #8]
 8006c0c:	4a3c      	ldr	r2, [pc, #240]	@ (8006d00 <USB_SetTurnaroundTime+0x120>)
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	d306      	bcc.n	8006c20 <USB_SetTurnaroundTime+0x40>
 8006c12:	68bb      	ldr	r3, [r7, #8]
 8006c14:	4a3b      	ldr	r2, [pc, #236]	@ (8006d04 <USB_SetTurnaroundTime+0x124>)
 8006c16:	4293      	cmp	r3, r2
 8006c18:	d202      	bcs.n	8006c20 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006c1a:	230e      	movs	r3, #14
 8006c1c:	617b      	str	r3, [r7, #20]
 8006c1e:	e057      	b.n	8006cd0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006c20:	68bb      	ldr	r3, [r7, #8]
 8006c22:	4a38      	ldr	r2, [pc, #224]	@ (8006d04 <USB_SetTurnaroundTime+0x124>)
 8006c24:	4293      	cmp	r3, r2
 8006c26:	d306      	bcc.n	8006c36 <USB_SetTurnaroundTime+0x56>
 8006c28:	68bb      	ldr	r3, [r7, #8]
 8006c2a:	4a37      	ldr	r2, [pc, #220]	@ (8006d08 <USB_SetTurnaroundTime+0x128>)
 8006c2c:	4293      	cmp	r3, r2
 8006c2e:	d202      	bcs.n	8006c36 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006c30:	230d      	movs	r3, #13
 8006c32:	617b      	str	r3, [r7, #20]
 8006c34:	e04c      	b.n	8006cd0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006c36:	68bb      	ldr	r3, [r7, #8]
 8006c38:	4a33      	ldr	r2, [pc, #204]	@ (8006d08 <USB_SetTurnaroundTime+0x128>)
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d306      	bcc.n	8006c4c <USB_SetTurnaroundTime+0x6c>
 8006c3e:	68bb      	ldr	r3, [r7, #8]
 8006c40:	4a32      	ldr	r2, [pc, #200]	@ (8006d0c <USB_SetTurnaroundTime+0x12c>)
 8006c42:	4293      	cmp	r3, r2
 8006c44:	d802      	bhi.n	8006c4c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006c46:	230c      	movs	r3, #12
 8006c48:	617b      	str	r3, [r7, #20]
 8006c4a:	e041      	b.n	8006cd0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	4a2f      	ldr	r2, [pc, #188]	@ (8006d0c <USB_SetTurnaroundTime+0x12c>)
 8006c50:	4293      	cmp	r3, r2
 8006c52:	d906      	bls.n	8006c62 <USB_SetTurnaroundTime+0x82>
 8006c54:	68bb      	ldr	r3, [r7, #8]
 8006c56:	4a2e      	ldr	r2, [pc, #184]	@ (8006d10 <USB_SetTurnaroundTime+0x130>)
 8006c58:	4293      	cmp	r3, r2
 8006c5a:	d802      	bhi.n	8006c62 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006c5c:	230b      	movs	r3, #11
 8006c5e:	617b      	str	r3, [r7, #20]
 8006c60:	e036      	b.n	8006cd0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006c62:	68bb      	ldr	r3, [r7, #8]
 8006c64:	4a2a      	ldr	r2, [pc, #168]	@ (8006d10 <USB_SetTurnaroundTime+0x130>)
 8006c66:	4293      	cmp	r3, r2
 8006c68:	d906      	bls.n	8006c78 <USB_SetTurnaroundTime+0x98>
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	4a29      	ldr	r2, [pc, #164]	@ (8006d14 <USB_SetTurnaroundTime+0x134>)
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d802      	bhi.n	8006c78 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006c72:	230a      	movs	r3, #10
 8006c74:	617b      	str	r3, [r7, #20]
 8006c76:	e02b      	b.n	8006cd0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006c78:	68bb      	ldr	r3, [r7, #8]
 8006c7a:	4a26      	ldr	r2, [pc, #152]	@ (8006d14 <USB_SetTurnaroundTime+0x134>)
 8006c7c:	4293      	cmp	r3, r2
 8006c7e:	d906      	bls.n	8006c8e <USB_SetTurnaroundTime+0xae>
 8006c80:	68bb      	ldr	r3, [r7, #8]
 8006c82:	4a25      	ldr	r2, [pc, #148]	@ (8006d18 <USB_SetTurnaroundTime+0x138>)
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d202      	bcs.n	8006c8e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006c88:	2309      	movs	r3, #9
 8006c8a:	617b      	str	r3, [r7, #20]
 8006c8c:	e020      	b.n	8006cd0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006c8e:	68bb      	ldr	r3, [r7, #8]
 8006c90:	4a21      	ldr	r2, [pc, #132]	@ (8006d18 <USB_SetTurnaroundTime+0x138>)
 8006c92:	4293      	cmp	r3, r2
 8006c94:	d306      	bcc.n	8006ca4 <USB_SetTurnaroundTime+0xc4>
 8006c96:	68bb      	ldr	r3, [r7, #8]
 8006c98:	4a20      	ldr	r2, [pc, #128]	@ (8006d1c <USB_SetTurnaroundTime+0x13c>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d802      	bhi.n	8006ca4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006c9e:	2308      	movs	r3, #8
 8006ca0:	617b      	str	r3, [r7, #20]
 8006ca2:	e015      	b.n	8006cd0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	4a1d      	ldr	r2, [pc, #116]	@ (8006d1c <USB_SetTurnaroundTime+0x13c>)
 8006ca8:	4293      	cmp	r3, r2
 8006caa:	d906      	bls.n	8006cba <USB_SetTurnaroundTime+0xda>
 8006cac:	68bb      	ldr	r3, [r7, #8]
 8006cae:	4a1c      	ldr	r2, [pc, #112]	@ (8006d20 <USB_SetTurnaroundTime+0x140>)
 8006cb0:	4293      	cmp	r3, r2
 8006cb2:	d202      	bcs.n	8006cba <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006cb4:	2307      	movs	r3, #7
 8006cb6:	617b      	str	r3, [r7, #20]
 8006cb8:	e00a      	b.n	8006cd0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006cba:	2306      	movs	r3, #6
 8006cbc:	617b      	str	r3, [r7, #20]
 8006cbe:	e007      	b.n	8006cd0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006cc0:	79fb      	ldrb	r3, [r7, #7]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d102      	bne.n	8006ccc <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006cc6:	2309      	movs	r3, #9
 8006cc8:	617b      	str	r3, [r7, #20]
 8006cca:	e001      	b.n	8006cd0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006ccc:	2309      	movs	r3, #9
 8006cce:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	68db      	ldr	r3, [r3, #12]
 8006cd4:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	68da      	ldr	r2, [r3, #12]
 8006ce0:	697b      	ldr	r3, [r7, #20]
 8006ce2:	029b      	lsls	r3, r3, #10
 8006ce4:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8006ce8:	431a      	orrs	r2, r3
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006cee:	2300      	movs	r3, #0
}
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	371c      	adds	r7, #28
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfa:	4770      	bx	lr
 8006cfc:	00d8acbf 	.word	0x00d8acbf
 8006d00:	00e4e1c0 	.word	0x00e4e1c0
 8006d04:	00f42400 	.word	0x00f42400
 8006d08:	01067380 	.word	0x01067380
 8006d0c:	011a499f 	.word	0x011a499f
 8006d10:	01312cff 	.word	0x01312cff
 8006d14:	014ca43f 	.word	0x014ca43f
 8006d18:	016e3600 	.word	0x016e3600
 8006d1c:	01a6ab1f 	.word	0x01a6ab1f
 8006d20:	01e84800 	.word	0x01e84800

08006d24 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006d24:	b480      	push	{r7}
 8006d26:	b083      	sub	sp, #12
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	689b      	ldr	r3, [r3, #8]
 8006d30:	f043 0201 	orr.w	r2, r3, #1
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006d38:	2300      	movs	r3, #0
}
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	370c      	adds	r7, #12
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d44:	4770      	bx	lr

08006d46 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006d46:	b480      	push	{r7}
 8006d48:	b083      	sub	sp, #12
 8006d4a:	af00      	add	r7, sp, #0
 8006d4c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	689b      	ldr	r3, [r3, #8]
 8006d52:	f023 0201 	bic.w	r2, r3, #1
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006d5a:	2300      	movs	r3, #0
}
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	370c      	adds	r7, #12
 8006d60:	46bd      	mov	sp, r7
 8006d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d66:	4770      	bx	lr

08006d68 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b084      	sub	sp, #16
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
 8006d70:	460b      	mov	r3, r1
 8006d72:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006d74:	2300      	movs	r3, #0
 8006d76:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	68db      	ldr	r3, [r3, #12]
 8006d7c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006d84:	78fb      	ldrb	r3, [r7, #3]
 8006d86:	2b01      	cmp	r3, #1
 8006d88:	d115      	bne.n	8006db6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	68db      	ldr	r3, [r3, #12]
 8006d8e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006d96:	200a      	movs	r0, #10
 8006d98:	f7fb f814 	bl	8001dc4 <HAL_Delay>
      ms += 10U;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	330a      	adds	r3, #10
 8006da0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006da2:	6878      	ldr	r0, [r7, #4]
 8006da4:	f001 f93f 	bl	8008026 <USB_GetMode>
 8006da8:	4603      	mov	r3, r0
 8006daa:	2b01      	cmp	r3, #1
 8006dac:	d01e      	beq.n	8006dec <USB_SetCurrentMode+0x84>
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	2bc7      	cmp	r3, #199	@ 0xc7
 8006db2:	d9f0      	bls.n	8006d96 <USB_SetCurrentMode+0x2e>
 8006db4:	e01a      	b.n	8006dec <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006db6:	78fb      	ldrb	r3, [r7, #3]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d115      	bne.n	8006de8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	68db      	ldr	r3, [r3, #12]
 8006dc0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006dc8:	200a      	movs	r0, #10
 8006dca:	f7fa fffb 	bl	8001dc4 <HAL_Delay>
      ms += 10U;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	330a      	adds	r3, #10
 8006dd2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006dd4:	6878      	ldr	r0, [r7, #4]
 8006dd6:	f001 f926 	bl	8008026 <USB_GetMode>
 8006dda:	4603      	mov	r3, r0
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d005      	beq.n	8006dec <USB_SetCurrentMode+0x84>
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	2bc7      	cmp	r3, #199	@ 0xc7
 8006de4:	d9f0      	bls.n	8006dc8 <USB_SetCurrentMode+0x60>
 8006de6:	e001      	b.n	8006dec <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006de8:	2301      	movs	r3, #1
 8006dea:	e005      	b.n	8006df8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	2bc8      	cmp	r3, #200	@ 0xc8
 8006df0:	d101      	bne.n	8006df6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006df2:	2301      	movs	r3, #1
 8006df4:	e000      	b.n	8006df8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006df6:	2300      	movs	r3, #0
}
 8006df8:	4618      	mov	r0, r3
 8006dfa:	3710      	adds	r7, #16
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	bd80      	pop	{r7, pc}

08006e00 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006e00:	b084      	sub	sp, #16
 8006e02:	b580      	push	{r7, lr}
 8006e04:	b086      	sub	sp, #24
 8006e06:	af00      	add	r7, sp, #0
 8006e08:	6078      	str	r0, [r7, #4]
 8006e0a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006e0e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006e12:	2300      	movs	r3, #0
 8006e14:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	613b      	str	r3, [r7, #16]
 8006e1e:	e009      	b.n	8006e34 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006e20:	687a      	ldr	r2, [r7, #4]
 8006e22:	693b      	ldr	r3, [r7, #16]
 8006e24:	3340      	adds	r3, #64	@ 0x40
 8006e26:	009b      	lsls	r3, r3, #2
 8006e28:	4413      	add	r3, r2
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006e2e:	693b      	ldr	r3, [r7, #16]
 8006e30:	3301      	adds	r3, #1
 8006e32:	613b      	str	r3, [r7, #16]
 8006e34:	693b      	ldr	r3, [r7, #16]
 8006e36:	2b0e      	cmp	r3, #14
 8006e38:	d9f2      	bls.n	8006e20 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006e3a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d11c      	bne.n	8006e7c <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e48:	685b      	ldr	r3, [r3, #4]
 8006e4a:	68fa      	ldr	r2, [r7, #12]
 8006e4c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006e50:	f043 0302 	orr.w	r3, r3, #2
 8006e54:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e5a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e66:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e72:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	639a      	str	r2, [r3, #56]	@ 0x38
 8006e7a:	e00b      	b.n	8006e94 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e80:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e8c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006e9a:	461a      	mov	r2, r3
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006ea0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006ea4:	2b01      	cmp	r3, #1
 8006ea6:	d10d      	bne.n	8006ec4 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006ea8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d104      	bne.n	8006eba <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006eb0:	2100      	movs	r1, #0
 8006eb2:	6878      	ldr	r0, [r7, #4]
 8006eb4:	f000 f968 	bl	8007188 <USB_SetDevSpeed>
 8006eb8:	e008      	b.n	8006ecc <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006eba:	2101      	movs	r1, #1
 8006ebc:	6878      	ldr	r0, [r7, #4]
 8006ebe:	f000 f963 	bl	8007188 <USB_SetDevSpeed>
 8006ec2:	e003      	b.n	8006ecc <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006ec4:	2103      	movs	r1, #3
 8006ec6:	6878      	ldr	r0, [r7, #4]
 8006ec8:	f000 f95e 	bl	8007188 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006ecc:	2110      	movs	r1, #16
 8006ece:	6878      	ldr	r0, [r7, #4]
 8006ed0:	f000 f8fa 	bl	80070c8 <USB_FlushTxFifo>
 8006ed4:	4603      	mov	r3, r0
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d001      	beq.n	8006ede <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8006eda:	2301      	movs	r3, #1
 8006edc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006ede:	6878      	ldr	r0, [r7, #4]
 8006ee0:	f000 f924 	bl	800712c <USB_FlushRxFifo>
 8006ee4:	4603      	mov	r3, r0
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d001      	beq.n	8006eee <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8006eea:	2301      	movs	r3, #1
 8006eec:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ef4:	461a      	mov	r2, r3
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f00:	461a      	mov	r2, r3
 8006f02:	2300      	movs	r3, #0
 8006f04:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f0c:	461a      	mov	r2, r3
 8006f0e:	2300      	movs	r3, #0
 8006f10:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006f12:	2300      	movs	r3, #0
 8006f14:	613b      	str	r3, [r7, #16]
 8006f16:	e043      	b.n	8006fa0 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006f18:	693b      	ldr	r3, [r7, #16]
 8006f1a:	015a      	lsls	r2, r3, #5
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	4413      	add	r3, r2
 8006f20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006f2a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006f2e:	d118      	bne.n	8006f62 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8006f30:	693b      	ldr	r3, [r7, #16]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d10a      	bne.n	8006f4c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006f36:	693b      	ldr	r3, [r7, #16]
 8006f38:	015a      	lsls	r2, r3, #5
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	4413      	add	r3, r2
 8006f3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f42:	461a      	mov	r2, r3
 8006f44:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006f48:	6013      	str	r3, [r2, #0]
 8006f4a:	e013      	b.n	8006f74 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006f4c:	693b      	ldr	r3, [r7, #16]
 8006f4e:	015a      	lsls	r2, r3, #5
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	4413      	add	r3, r2
 8006f54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f58:	461a      	mov	r2, r3
 8006f5a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006f5e:	6013      	str	r3, [r2, #0]
 8006f60:	e008      	b.n	8006f74 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006f62:	693b      	ldr	r3, [r7, #16]
 8006f64:	015a      	lsls	r2, r3, #5
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	4413      	add	r3, r2
 8006f6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f6e:	461a      	mov	r2, r3
 8006f70:	2300      	movs	r3, #0
 8006f72:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006f74:	693b      	ldr	r3, [r7, #16]
 8006f76:	015a      	lsls	r2, r3, #5
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	4413      	add	r3, r2
 8006f7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f80:	461a      	mov	r2, r3
 8006f82:	2300      	movs	r3, #0
 8006f84:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006f86:	693b      	ldr	r3, [r7, #16]
 8006f88:	015a      	lsls	r2, r3, #5
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	4413      	add	r3, r2
 8006f8e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f92:	461a      	mov	r2, r3
 8006f94:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006f98:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006f9a:	693b      	ldr	r3, [r7, #16]
 8006f9c:	3301      	adds	r3, #1
 8006f9e:	613b      	str	r3, [r7, #16]
 8006fa0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006fa4:	461a      	mov	r2, r3
 8006fa6:	693b      	ldr	r3, [r7, #16]
 8006fa8:	4293      	cmp	r3, r2
 8006faa:	d3b5      	bcc.n	8006f18 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006fac:	2300      	movs	r3, #0
 8006fae:	613b      	str	r3, [r7, #16]
 8006fb0:	e043      	b.n	800703a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006fb2:	693b      	ldr	r3, [r7, #16]
 8006fb4:	015a      	lsls	r2, r3, #5
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	4413      	add	r3, r2
 8006fba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006fc4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006fc8:	d118      	bne.n	8006ffc <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8006fca:	693b      	ldr	r3, [r7, #16]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d10a      	bne.n	8006fe6 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006fd0:	693b      	ldr	r3, [r7, #16]
 8006fd2:	015a      	lsls	r2, r3, #5
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	4413      	add	r3, r2
 8006fd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fdc:	461a      	mov	r2, r3
 8006fde:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006fe2:	6013      	str	r3, [r2, #0]
 8006fe4:	e013      	b.n	800700e <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006fe6:	693b      	ldr	r3, [r7, #16]
 8006fe8:	015a      	lsls	r2, r3, #5
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	4413      	add	r3, r2
 8006fee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ff2:	461a      	mov	r2, r3
 8006ff4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006ff8:	6013      	str	r3, [r2, #0]
 8006ffa:	e008      	b.n	800700e <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006ffc:	693b      	ldr	r3, [r7, #16]
 8006ffe:	015a      	lsls	r2, r3, #5
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	4413      	add	r3, r2
 8007004:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007008:	461a      	mov	r2, r3
 800700a:	2300      	movs	r3, #0
 800700c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800700e:	693b      	ldr	r3, [r7, #16]
 8007010:	015a      	lsls	r2, r3, #5
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	4413      	add	r3, r2
 8007016:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800701a:	461a      	mov	r2, r3
 800701c:	2300      	movs	r3, #0
 800701e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007020:	693b      	ldr	r3, [r7, #16]
 8007022:	015a      	lsls	r2, r3, #5
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	4413      	add	r3, r2
 8007028:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800702c:	461a      	mov	r2, r3
 800702e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007032:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007034:	693b      	ldr	r3, [r7, #16]
 8007036:	3301      	adds	r3, #1
 8007038:	613b      	str	r3, [r7, #16]
 800703a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800703e:	461a      	mov	r2, r3
 8007040:	693b      	ldr	r3, [r7, #16]
 8007042:	4293      	cmp	r3, r2
 8007044:	d3b5      	bcc.n	8006fb2 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800704c:	691b      	ldr	r3, [r3, #16]
 800704e:	68fa      	ldr	r2, [r7, #12]
 8007050:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007054:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007058:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	2200      	movs	r2, #0
 800705e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007066:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007068:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800706c:	2b00      	cmp	r3, #0
 800706e:	d105      	bne.n	800707c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	699b      	ldr	r3, [r3, #24]
 8007074:	f043 0210 	orr.w	r2, r3, #16
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	699a      	ldr	r2, [r3, #24]
 8007080:	4b10      	ldr	r3, [pc, #64]	@ (80070c4 <USB_DevInit+0x2c4>)
 8007082:	4313      	orrs	r3, r2
 8007084:	687a      	ldr	r2, [r7, #4]
 8007086:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007088:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800708c:	2b00      	cmp	r3, #0
 800708e:	d005      	beq.n	800709c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	699b      	ldr	r3, [r3, #24]
 8007094:	f043 0208 	orr.w	r2, r3, #8
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800709c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80070a0:	2b01      	cmp	r3, #1
 80070a2:	d107      	bne.n	80070b4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	699b      	ldr	r3, [r3, #24]
 80070a8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80070ac:	f043 0304 	orr.w	r3, r3, #4
 80070b0:	687a      	ldr	r2, [r7, #4]
 80070b2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80070b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80070b6:	4618      	mov	r0, r3
 80070b8:	3718      	adds	r7, #24
 80070ba:	46bd      	mov	sp, r7
 80070bc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80070c0:	b004      	add	sp, #16
 80070c2:	4770      	bx	lr
 80070c4:	803c3800 	.word	0x803c3800

080070c8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80070c8:	b480      	push	{r7}
 80070ca:	b085      	sub	sp, #20
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
 80070d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80070d2:	2300      	movs	r3, #0
 80070d4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	3301      	adds	r3, #1
 80070da:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80070e2:	d901      	bls.n	80070e8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80070e4:	2303      	movs	r3, #3
 80070e6:	e01b      	b.n	8007120 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	691b      	ldr	r3, [r3, #16]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	daf2      	bge.n	80070d6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80070f0:	2300      	movs	r3, #0
 80070f2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	019b      	lsls	r3, r3, #6
 80070f8:	f043 0220 	orr.w	r2, r3, #32
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	3301      	adds	r3, #1
 8007104:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800710c:	d901      	bls.n	8007112 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800710e:	2303      	movs	r3, #3
 8007110:	e006      	b.n	8007120 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	691b      	ldr	r3, [r3, #16]
 8007116:	f003 0320 	and.w	r3, r3, #32
 800711a:	2b20      	cmp	r3, #32
 800711c:	d0f0      	beq.n	8007100 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800711e:	2300      	movs	r3, #0
}
 8007120:	4618      	mov	r0, r3
 8007122:	3714      	adds	r7, #20
 8007124:	46bd      	mov	sp, r7
 8007126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712a:	4770      	bx	lr

0800712c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800712c:	b480      	push	{r7}
 800712e:	b085      	sub	sp, #20
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007134:	2300      	movs	r3, #0
 8007136:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	3301      	adds	r3, #1
 800713c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007144:	d901      	bls.n	800714a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007146:	2303      	movs	r3, #3
 8007148:	e018      	b.n	800717c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	691b      	ldr	r3, [r3, #16]
 800714e:	2b00      	cmp	r3, #0
 8007150:	daf2      	bge.n	8007138 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007152:	2300      	movs	r3, #0
 8007154:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	2210      	movs	r2, #16
 800715a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	3301      	adds	r3, #1
 8007160:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007168:	d901      	bls.n	800716e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800716a:	2303      	movs	r3, #3
 800716c:	e006      	b.n	800717c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	691b      	ldr	r3, [r3, #16]
 8007172:	f003 0310 	and.w	r3, r3, #16
 8007176:	2b10      	cmp	r3, #16
 8007178:	d0f0      	beq.n	800715c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800717a:	2300      	movs	r3, #0
}
 800717c:	4618      	mov	r0, r3
 800717e:	3714      	adds	r7, #20
 8007180:	46bd      	mov	sp, r7
 8007182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007186:	4770      	bx	lr

08007188 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007188:	b480      	push	{r7}
 800718a:	b085      	sub	sp, #20
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
 8007190:	460b      	mov	r3, r1
 8007192:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800719e:	681a      	ldr	r2, [r3, #0]
 80071a0:	78fb      	ldrb	r3, [r7, #3]
 80071a2:	68f9      	ldr	r1, [r7, #12]
 80071a4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80071a8:	4313      	orrs	r3, r2
 80071aa:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80071ac:	2300      	movs	r3, #0
}
 80071ae:	4618      	mov	r0, r3
 80071b0:	3714      	adds	r7, #20
 80071b2:	46bd      	mov	sp, r7
 80071b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b8:	4770      	bx	lr

080071ba <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80071ba:	b480      	push	{r7}
 80071bc:	b087      	sub	sp, #28
 80071be:	af00      	add	r7, sp, #0
 80071c0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80071c6:	693b      	ldr	r3, [r7, #16]
 80071c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071cc:	689b      	ldr	r3, [r3, #8]
 80071ce:	f003 0306 	and.w	r3, r3, #6
 80071d2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d102      	bne.n	80071e0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80071da:	2300      	movs	r3, #0
 80071dc:	75fb      	strb	r3, [r7, #23]
 80071de:	e00a      	b.n	80071f6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	2b02      	cmp	r3, #2
 80071e4:	d002      	beq.n	80071ec <USB_GetDevSpeed+0x32>
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	2b06      	cmp	r3, #6
 80071ea:	d102      	bne.n	80071f2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80071ec:	2302      	movs	r3, #2
 80071ee:	75fb      	strb	r3, [r7, #23]
 80071f0:	e001      	b.n	80071f6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80071f2:	230f      	movs	r3, #15
 80071f4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80071f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80071f8:	4618      	mov	r0, r3
 80071fa:	371c      	adds	r7, #28
 80071fc:	46bd      	mov	sp, r7
 80071fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007202:	4770      	bx	lr

08007204 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007204:	b480      	push	{r7}
 8007206:	b085      	sub	sp, #20
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
 800720c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	781b      	ldrb	r3, [r3, #0]
 8007216:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	785b      	ldrb	r3, [r3, #1]
 800721c:	2b01      	cmp	r3, #1
 800721e:	d13a      	bne.n	8007296 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007226:	69da      	ldr	r2, [r3, #28]
 8007228:	683b      	ldr	r3, [r7, #0]
 800722a:	781b      	ldrb	r3, [r3, #0]
 800722c:	f003 030f 	and.w	r3, r3, #15
 8007230:	2101      	movs	r1, #1
 8007232:	fa01 f303 	lsl.w	r3, r1, r3
 8007236:	b29b      	uxth	r3, r3
 8007238:	68f9      	ldr	r1, [r7, #12]
 800723a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800723e:	4313      	orrs	r3, r2
 8007240:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007242:	68bb      	ldr	r3, [r7, #8]
 8007244:	015a      	lsls	r2, r3, #5
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	4413      	add	r3, r2
 800724a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007254:	2b00      	cmp	r3, #0
 8007256:	d155      	bne.n	8007304 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007258:	68bb      	ldr	r3, [r7, #8]
 800725a:	015a      	lsls	r2, r3, #5
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	4413      	add	r3, r2
 8007260:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007264:	681a      	ldr	r2, [r3, #0]
 8007266:	683b      	ldr	r3, [r7, #0]
 8007268:	689b      	ldr	r3, [r3, #8]
 800726a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	791b      	ldrb	r3, [r3, #4]
 8007272:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007274:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007276:	68bb      	ldr	r3, [r7, #8]
 8007278:	059b      	lsls	r3, r3, #22
 800727a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800727c:	4313      	orrs	r3, r2
 800727e:	68ba      	ldr	r2, [r7, #8]
 8007280:	0151      	lsls	r1, r2, #5
 8007282:	68fa      	ldr	r2, [r7, #12]
 8007284:	440a      	add	r2, r1
 8007286:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800728a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800728e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007292:	6013      	str	r3, [r2, #0]
 8007294:	e036      	b.n	8007304 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800729c:	69da      	ldr	r2, [r3, #28]
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	781b      	ldrb	r3, [r3, #0]
 80072a2:	f003 030f 	and.w	r3, r3, #15
 80072a6:	2101      	movs	r1, #1
 80072a8:	fa01 f303 	lsl.w	r3, r1, r3
 80072ac:	041b      	lsls	r3, r3, #16
 80072ae:	68f9      	ldr	r1, [r7, #12]
 80072b0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80072b4:	4313      	orrs	r3, r2
 80072b6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80072b8:	68bb      	ldr	r3, [r7, #8]
 80072ba:	015a      	lsls	r2, r3, #5
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	4413      	add	r3, r2
 80072c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d11a      	bne.n	8007304 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80072ce:	68bb      	ldr	r3, [r7, #8]
 80072d0:	015a      	lsls	r2, r3, #5
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	4413      	add	r3, r2
 80072d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072da:	681a      	ldr	r2, [r3, #0]
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	689b      	ldr	r3, [r3, #8]
 80072e0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80072e4:	683b      	ldr	r3, [r7, #0]
 80072e6:	791b      	ldrb	r3, [r3, #4]
 80072e8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80072ea:	430b      	orrs	r3, r1
 80072ec:	4313      	orrs	r3, r2
 80072ee:	68ba      	ldr	r2, [r7, #8]
 80072f0:	0151      	lsls	r1, r2, #5
 80072f2:	68fa      	ldr	r2, [r7, #12]
 80072f4:	440a      	add	r2, r1
 80072f6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80072fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80072fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007302:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007304:	2300      	movs	r3, #0
}
 8007306:	4618      	mov	r0, r3
 8007308:	3714      	adds	r7, #20
 800730a:	46bd      	mov	sp, r7
 800730c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007310:	4770      	bx	lr
	...

08007314 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007314:	b480      	push	{r7}
 8007316:	b085      	sub	sp, #20
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
 800731c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007322:	683b      	ldr	r3, [r7, #0]
 8007324:	781b      	ldrb	r3, [r3, #0]
 8007326:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007328:	683b      	ldr	r3, [r7, #0]
 800732a:	785b      	ldrb	r3, [r3, #1]
 800732c:	2b01      	cmp	r3, #1
 800732e:	d161      	bne.n	80073f4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007330:	68bb      	ldr	r3, [r7, #8]
 8007332:	015a      	lsls	r2, r3, #5
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	4413      	add	r3, r2
 8007338:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007342:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007346:	d11f      	bne.n	8007388 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007348:	68bb      	ldr	r3, [r7, #8]
 800734a:	015a      	lsls	r2, r3, #5
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	4413      	add	r3, r2
 8007350:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	68ba      	ldr	r2, [r7, #8]
 8007358:	0151      	lsls	r1, r2, #5
 800735a:	68fa      	ldr	r2, [r7, #12]
 800735c:	440a      	add	r2, r1
 800735e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007362:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007366:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007368:	68bb      	ldr	r3, [r7, #8]
 800736a:	015a      	lsls	r2, r3, #5
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	4413      	add	r3, r2
 8007370:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	68ba      	ldr	r2, [r7, #8]
 8007378:	0151      	lsls	r1, r2, #5
 800737a:	68fa      	ldr	r2, [r7, #12]
 800737c:	440a      	add	r2, r1
 800737e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007382:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007386:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800738e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007390:	683b      	ldr	r3, [r7, #0]
 8007392:	781b      	ldrb	r3, [r3, #0]
 8007394:	f003 030f 	and.w	r3, r3, #15
 8007398:	2101      	movs	r1, #1
 800739a:	fa01 f303 	lsl.w	r3, r1, r3
 800739e:	b29b      	uxth	r3, r3
 80073a0:	43db      	mvns	r3, r3
 80073a2:	68f9      	ldr	r1, [r7, #12]
 80073a4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80073a8:	4013      	ands	r3, r2
 80073aa:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073b2:	69da      	ldr	r2, [r3, #28]
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	781b      	ldrb	r3, [r3, #0]
 80073b8:	f003 030f 	and.w	r3, r3, #15
 80073bc:	2101      	movs	r1, #1
 80073be:	fa01 f303 	lsl.w	r3, r1, r3
 80073c2:	b29b      	uxth	r3, r3
 80073c4:	43db      	mvns	r3, r3
 80073c6:	68f9      	ldr	r1, [r7, #12]
 80073c8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80073cc:	4013      	ands	r3, r2
 80073ce:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80073d0:	68bb      	ldr	r3, [r7, #8]
 80073d2:	015a      	lsls	r2, r3, #5
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	4413      	add	r3, r2
 80073d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073dc:	681a      	ldr	r2, [r3, #0]
 80073de:	68bb      	ldr	r3, [r7, #8]
 80073e0:	0159      	lsls	r1, r3, #5
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	440b      	add	r3, r1
 80073e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073ea:	4619      	mov	r1, r3
 80073ec:	4b35      	ldr	r3, [pc, #212]	@ (80074c4 <USB_DeactivateEndpoint+0x1b0>)
 80073ee:	4013      	ands	r3, r2
 80073f0:	600b      	str	r3, [r1, #0]
 80073f2:	e060      	b.n	80074b6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80073f4:	68bb      	ldr	r3, [r7, #8]
 80073f6:	015a      	lsls	r2, r3, #5
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	4413      	add	r3, r2
 80073fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007406:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800740a:	d11f      	bne.n	800744c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800740c:	68bb      	ldr	r3, [r7, #8]
 800740e:	015a      	lsls	r2, r3, #5
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	4413      	add	r3, r2
 8007414:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	68ba      	ldr	r2, [r7, #8]
 800741c:	0151      	lsls	r1, r2, #5
 800741e:	68fa      	ldr	r2, [r7, #12]
 8007420:	440a      	add	r2, r1
 8007422:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007426:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800742a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800742c:	68bb      	ldr	r3, [r7, #8]
 800742e:	015a      	lsls	r2, r3, #5
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	4413      	add	r3, r2
 8007434:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	68ba      	ldr	r2, [r7, #8]
 800743c:	0151      	lsls	r1, r2, #5
 800743e:	68fa      	ldr	r2, [r7, #12]
 8007440:	440a      	add	r2, r1
 8007442:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007446:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800744a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007452:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007454:	683b      	ldr	r3, [r7, #0]
 8007456:	781b      	ldrb	r3, [r3, #0]
 8007458:	f003 030f 	and.w	r3, r3, #15
 800745c:	2101      	movs	r1, #1
 800745e:	fa01 f303 	lsl.w	r3, r1, r3
 8007462:	041b      	lsls	r3, r3, #16
 8007464:	43db      	mvns	r3, r3
 8007466:	68f9      	ldr	r1, [r7, #12]
 8007468:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800746c:	4013      	ands	r3, r2
 800746e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007476:	69da      	ldr	r2, [r3, #28]
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	781b      	ldrb	r3, [r3, #0]
 800747c:	f003 030f 	and.w	r3, r3, #15
 8007480:	2101      	movs	r1, #1
 8007482:	fa01 f303 	lsl.w	r3, r1, r3
 8007486:	041b      	lsls	r3, r3, #16
 8007488:	43db      	mvns	r3, r3
 800748a:	68f9      	ldr	r1, [r7, #12]
 800748c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007490:	4013      	ands	r3, r2
 8007492:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007494:	68bb      	ldr	r3, [r7, #8]
 8007496:	015a      	lsls	r2, r3, #5
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	4413      	add	r3, r2
 800749c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074a0:	681a      	ldr	r2, [r3, #0]
 80074a2:	68bb      	ldr	r3, [r7, #8]
 80074a4:	0159      	lsls	r1, r3, #5
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	440b      	add	r3, r1
 80074aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074ae:	4619      	mov	r1, r3
 80074b0:	4b05      	ldr	r3, [pc, #20]	@ (80074c8 <USB_DeactivateEndpoint+0x1b4>)
 80074b2:	4013      	ands	r3, r2
 80074b4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80074b6:	2300      	movs	r3, #0
}
 80074b8:	4618      	mov	r0, r3
 80074ba:	3714      	adds	r7, #20
 80074bc:	46bd      	mov	sp, r7
 80074be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c2:	4770      	bx	lr
 80074c4:	ec337800 	.word	0xec337800
 80074c8:	eff37800 	.word	0xeff37800

080074cc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b08a      	sub	sp, #40	@ 0x28
 80074d0:	af02      	add	r7, sp, #8
 80074d2:	60f8      	str	r0, [r7, #12]
 80074d4:	60b9      	str	r1, [r7, #8]
 80074d6:	4613      	mov	r3, r2
 80074d8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80074de:	68bb      	ldr	r3, [r7, #8]
 80074e0:	781b      	ldrb	r3, [r3, #0]
 80074e2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80074e4:	68bb      	ldr	r3, [r7, #8]
 80074e6:	785b      	ldrb	r3, [r3, #1]
 80074e8:	2b01      	cmp	r3, #1
 80074ea:	f040 817f 	bne.w	80077ec <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80074ee:	68bb      	ldr	r3, [r7, #8]
 80074f0:	691b      	ldr	r3, [r3, #16]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d132      	bne.n	800755c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80074f6:	69bb      	ldr	r3, [r7, #24]
 80074f8:	015a      	lsls	r2, r3, #5
 80074fa:	69fb      	ldr	r3, [r7, #28]
 80074fc:	4413      	add	r3, r2
 80074fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007502:	691b      	ldr	r3, [r3, #16]
 8007504:	69ba      	ldr	r2, [r7, #24]
 8007506:	0151      	lsls	r1, r2, #5
 8007508:	69fa      	ldr	r2, [r7, #28]
 800750a:	440a      	add	r2, r1
 800750c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007510:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007514:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007518:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800751a:	69bb      	ldr	r3, [r7, #24]
 800751c:	015a      	lsls	r2, r3, #5
 800751e:	69fb      	ldr	r3, [r7, #28]
 8007520:	4413      	add	r3, r2
 8007522:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007526:	691b      	ldr	r3, [r3, #16]
 8007528:	69ba      	ldr	r2, [r7, #24]
 800752a:	0151      	lsls	r1, r2, #5
 800752c:	69fa      	ldr	r2, [r7, #28]
 800752e:	440a      	add	r2, r1
 8007530:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007534:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007538:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800753a:	69bb      	ldr	r3, [r7, #24]
 800753c:	015a      	lsls	r2, r3, #5
 800753e:	69fb      	ldr	r3, [r7, #28]
 8007540:	4413      	add	r3, r2
 8007542:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007546:	691b      	ldr	r3, [r3, #16]
 8007548:	69ba      	ldr	r2, [r7, #24]
 800754a:	0151      	lsls	r1, r2, #5
 800754c:	69fa      	ldr	r2, [r7, #28]
 800754e:	440a      	add	r2, r1
 8007550:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007554:	0cdb      	lsrs	r3, r3, #19
 8007556:	04db      	lsls	r3, r3, #19
 8007558:	6113      	str	r3, [r2, #16]
 800755a:	e097      	b.n	800768c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800755c:	69bb      	ldr	r3, [r7, #24]
 800755e:	015a      	lsls	r2, r3, #5
 8007560:	69fb      	ldr	r3, [r7, #28]
 8007562:	4413      	add	r3, r2
 8007564:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007568:	691b      	ldr	r3, [r3, #16]
 800756a:	69ba      	ldr	r2, [r7, #24]
 800756c:	0151      	lsls	r1, r2, #5
 800756e:	69fa      	ldr	r2, [r7, #28]
 8007570:	440a      	add	r2, r1
 8007572:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007576:	0cdb      	lsrs	r3, r3, #19
 8007578:	04db      	lsls	r3, r3, #19
 800757a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800757c:	69bb      	ldr	r3, [r7, #24]
 800757e:	015a      	lsls	r2, r3, #5
 8007580:	69fb      	ldr	r3, [r7, #28]
 8007582:	4413      	add	r3, r2
 8007584:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007588:	691b      	ldr	r3, [r3, #16]
 800758a:	69ba      	ldr	r2, [r7, #24]
 800758c:	0151      	lsls	r1, r2, #5
 800758e:	69fa      	ldr	r2, [r7, #28]
 8007590:	440a      	add	r2, r1
 8007592:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007596:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800759a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800759e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80075a0:	69bb      	ldr	r3, [r7, #24]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d11a      	bne.n	80075dc <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	691a      	ldr	r2, [r3, #16]
 80075aa:	68bb      	ldr	r3, [r7, #8]
 80075ac:	689b      	ldr	r3, [r3, #8]
 80075ae:	429a      	cmp	r2, r3
 80075b0:	d903      	bls.n	80075ba <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80075b2:	68bb      	ldr	r3, [r7, #8]
 80075b4:	689a      	ldr	r2, [r3, #8]
 80075b6:	68bb      	ldr	r3, [r7, #8]
 80075b8:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80075ba:	69bb      	ldr	r3, [r7, #24]
 80075bc:	015a      	lsls	r2, r3, #5
 80075be:	69fb      	ldr	r3, [r7, #28]
 80075c0:	4413      	add	r3, r2
 80075c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075c6:	691b      	ldr	r3, [r3, #16]
 80075c8:	69ba      	ldr	r2, [r7, #24]
 80075ca:	0151      	lsls	r1, r2, #5
 80075cc:	69fa      	ldr	r2, [r7, #28]
 80075ce:	440a      	add	r2, r1
 80075d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80075d4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80075d8:	6113      	str	r3, [r2, #16]
 80075da:	e044      	b.n	8007666 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80075dc:	68bb      	ldr	r3, [r7, #8]
 80075de:	691a      	ldr	r2, [r3, #16]
 80075e0:	68bb      	ldr	r3, [r7, #8]
 80075e2:	689b      	ldr	r3, [r3, #8]
 80075e4:	4413      	add	r3, r2
 80075e6:	1e5a      	subs	r2, r3, #1
 80075e8:	68bb      	ldr	r3, [r7, #8]
 80075ea:	689b      	ldr	r3, [r3, #8]
 80075ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80075f0:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 80075f2:	69bb      	ldr	r3, [r7, #24]
 80075f4:	015a      	lsls	r2, r3, #5
 80075f6:	69fb      	ldr	r3, [r7, #28]
 80075f8:	4413      	add	r3, r2
 80075fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075fe:	691a      	ldr	r2, [r3, #16]
 8007600:	8afb      	ldrh	r3, [r7, #22]
 8007602:	04d9      	lsls	r1, r3, #19
 8007604:	4ba4      	ldr	r3, [pc, #656]	@ (8007898 <USB_EPStartXfer+0x3cc>)
 8007606:	400b      	ands	r3, r1
 8007608:	69b9      	ldr	r1, [r7, #24]
 800760a:	0148      	lsls	r0, r1, #5
 800760c:	69f9      	ldr	r1, [r7, #28]
 800760e:	4401      	add	r1, r0
 8007610:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007614:	4313      	orrs	r3, r2
 8007616:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8007618:	68bb      	ldr	r3, [r7, #8]
 800761a:	791b      	ldrb	r3, [r3, #4]
 800761c:	2b01      	cmp	r3, #1
 800761e:	d122      	bne.n	8007666 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007620:	69bb      	ldr	r3, [r7, #24]
 8007622:	015a      	lsls	r2, r3, #5
 8007624:	69fb      	ldr	r3, [r7, #28]
 8007626:	4413      	add	r3, r2
 8007628:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800762c:	691b      	ldr	r3, [r3, #16]
 800762e:	69ba      	ldr	r2, [r7, #24]
 8007630:	0151      	lsls	r1, r2, #5
 8007632:	69fa      	ldr	r2, [r7, #28]
 8007634:	440a      	add	r2, r1
 8007636:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800763a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800763e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 8007640:	69bb      	ldr	r3, [r7, #24]
 8007642:	015a      	lsls	r2, r3, #5
 8007644:	69fb      	ldr	r3, [r7, #28]
 8007646:	4413      	add	r3, r2
 8007648:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800764c:	691a      	ldr	r2, [r3, #16]
 800764e:	8afb      	ldrh	r3, [r7, #22]
 8007650:	075b      	lsls	r3, r3, #29
 8007652:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8007656:	69b9      	ldr	r1, [r7, #24]
 8007658:	0148      	lsls	r0, r1, #5
 800765a:	69f9      	ldr	r1, [r7, #28]
 800765c:	4401      	add	r1, r0
 800765e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007662:	4313      	orrs	r3, r2
 8007664:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007666:	69bb      	ldr	r3, [r7, #24]
 8007668:	015a      	lsls	r2, r3, #5
 800766a:	69fb      	ldr	r3, [r7, #28]
 800766c:	4413      	add	r3, r2
 800766e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007672:	691a      	ldr	r2, [r3, #16]
 8007674:	68bb      	ldr	r3, [r7, #8]
 8007676:	691b      	ldr	r3, [r3, #16]
 8007678:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800767c:	69b9      	ldr	r1, [r7, #24]
 800767e:	0148      	lsls	r0, r1, #5
 8007680:	69f9      	ldr	r1, [r7, #28]
 8007682:	4401      	add	r1, r0
 8007684:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007688:	4313      	orrs	r3, r2
 800768a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800768c:	79fb      	ldrb	r3, [r7, #7]
 800768e:	2b01      	cmp	r3, #1
 8007690:	d14b      	bne.n	800772a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	69db      	ldr	r3, [r3, #28]
 8007696:	2b00      	cmp	r3, #0
 8007698:	d009      	beq.n	80076ae <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800769a:	69bb      	ldr	r3, [r7, #24]
 800769c:	015a      	lsls	r2, r3, #5
 800769e:	69fb      	ldr	r3, [r7, #28]
 80076a0:	4413      	add	r3, r2
 80076a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076a6:	461a      	mov	r2, r3
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	69db      	ldr	r3, [r3, #28]
 80076ac:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80076ae:	68bb      	ldr	r3, [r7, #8]
 80076b0:	791b      	ldrb	r3, [r3, #4]
 80076b2:	2b01      	cmp	r3, #1
 80076b4:	d128      	bne.n	8007708 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80076b6:	69fb      	ldr	r3, [r7, #28]
 80076b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076bc:	689b      	ldr	r3, [r3, #8]
 80076be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d110      	bne.n	80076e8 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80076c6:	69bb      	ldr	r3, [r7, #24]
 80076c8:	015a      	lsls	r2, r3, #5
 80076ca:	69fb      	ldr	r3, [r7, #28]
 80076cc:	4413      	add	r3, r2
 80076ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	69ba      	ldr	r2, [r7, #24]
 80076d6:	0151      	lsls	r1, r2, #5
 80076d8:	69fa      	ldr	r2, [r7, #28]
 80076da:	440a      	add	r2, r1
 80076dc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80076e0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80076e4:	6013      	str	r3, [r2, #0]
 80076e6:	e00f      	b.n	8007708 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80076e8:	69bb      	ldr	r3, [r7, #24]
 80076ea:	015a      	lsls	r2, r3, #5
 80076ec:	69fb      	ldr	r3, [r7, #28]
 80076ee:	4413      	add	r3, r2
 80076f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	69ba      	ldr	r2, [r7, #24]
 80076f8:	0151      	lsls	r1, r2, #5
 80076fa:	69fa      	ldr	r2, [r7, #28]
 80076fc:	440a      	add	r2, r1
 80076fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007702:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007706:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007708:	69bb      	ldr	r3, [r7, #24]
 800770a:	015a      	lsls	r2, r3, #5
 800770c:	69fb      	ldr	r3, [r7, #28]
 800770e:	4413      	add	r3, r2
 8007710:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	69ba      	ldr	r2, [r7, #24]
 8007718:	0151      	lsls	r1, r2, #5
 800771a:	69fa      	ldr	r2, [r7, #28]
 800771c:	440a      	add	r2, r1
 800771e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007722:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007726:	6013      	str	r3, [r2, #0]
 8007728:	e166      	b.n	80079f8 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800772a:	69bb      	ldr	r3, [r7, #24]
 800772c:	015a      	lsls	r2, r3, #5
 800772e:	69fb      	ldr	r3, [r7, #28]
 8007730:	4413      	add	r3, r2
 8007732:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	69ba      	ldr	r2, [r7, #24]
 800773a:	0151      	lsls	r1, r2, #5
 800773c:	69fa      	ldr	r2, [r7, #28]
 800773e:	440a      	add	r2, r1
 8007740:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007744:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007748:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800774a:	68bb      	ldr	r3, [r7, #8]
 800774c:	791b      	ldrb	r3, [r3, #4]
 800774e:	2b01      	cmp	r3, #1
 8007750:	d015      	beq.n	800777e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007752:	68bb      	ldr	r3, [r7, #8]
 8007754:	691b      	ldr	r3, [r3, #16]
 8007756:	2b00      	cmp	r3, #0
 8007758:	f000 814e 	beq.w	80079f8 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800775c:	69fb      	ldr	r3, [r7, #28]
 800775e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007762:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007764:	68bb      	ldr	r3, [r7, #8]
 8007766:	781b      	ldrb	r3, [r3, #0]
 8007768:	f003 030f 	and.w	r3, r3, #15
 800776c:	2101      	movs	r1, #1
 800776e:	fa01 f303 	lsl.w	r3, r1, r3
 8007772:	69f9      	ldr	r1, [r7, #28]
 8007774:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007778:	4313      	orrs	r3, r2
 800777a:	634b      	str	r3, [r1, #52]	@ 0x34
 800777c:	e13c      	b.n	80079f8 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800777e:	69fb      	ldr	r3, [r7, #28]
 8007780:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007784:	689b      	ldr	r3, [r3, #8]
 8007786:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800778a:	2b00      	cmp	r3, #0
 800778c:	d110      	bne.n	80077b0 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800778e:	69bb      	ldr	r3, [r7, #24]
 8007790:	015a      	lsls	r2, r3, #5
 8007792:	69fb      	ldr	r3, [r7, #28]
 8007794:	4413      	add	r3, r2
 8007796:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	69ba      	ldr	r2, [r7, #24]
 800779e:	0151      	lsls	r1, r2, #5
 80077a0:	69fa      	ldr	r2, [r7, #28]
 80077a2:	440a      	add	r2, r1
 80077a4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077a8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80077ac:	6013      	str	r3, [r2, #0]
 80077ae:	e00f      	b.n	80077d0 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80077b0:	69bb      	ldr	r3, [r7, #24]
 80077b2:	015a      	lsls	r2, r3, #5
 80077b4:	69fb      	ldr	r3, [r7, #28]
 80077b6:	4413      	add	r3, r2
 80077b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	69ba      	ldr	r2, [r7, #24]
 80077c0:	0151      	lsls	r1, r2, #5
 80077c2:	69fa      	ldr	r2, [r7, #28]
 80077c4:	440a      	add	r2, r1
 80077c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80077ce:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80077d0:	68bb      	ldr	r3, [r7, #8]
 80077d2:	68d9      	ldr	r1, [r3, #12]
 80077d4:	68bb      	ldr	r3, [r7, #8]
 80077d6:	781a      	ldrb	r2, [r3, #0]
 80077d8:	68bb      	ldr	r3, [r7, #8]
 80077da:	691b      	ldr	r3, [r3, #16]
 80077dc:	b298      	uxth	r0, r3
 80077de:	79fb      	ldrb	r3, [r7, #7]
 80077e0:	9300      	str	r3, [sp, #0]
 80077e2:	4603      	mov	r3, r0
 80077e4:	68f8      	ldr	r0, [r7, #12]
 80077e6:	f000 f9b9 	bl	8007b5c <USB_WritePacket>
 80077ea:	e105      	b.n	80079f8 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80077ec:	69bb      	ldr	r3, [r7, #24]
 80077ee:	015a      	lsls	r2, r3, #5
 80077f0:	69fb      	ldr	r3, [r7, #28]
 80077f2:	4413      	add	r3, r2
 80077f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077f8:	691b      	ldr	r3, [r3, #16]
 80077fa:	69ba      	ldr	r2, [r7, #24]
 80077fc:	0151      	lsls	r1, r2, #5
 80077fe:	69fa      	ldr	r2, [r7, #28]
 8007800:	440a      	add	r2, r1
 8007802:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007806:	0cdb      	lsrs	r3, r3, #19
 8007808:	04db      	lsls	r3, r3, #19
 800780a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800780c:	69bb      	ldr	r3, [r7, #24]
 800780e:	015a      	lsls	r2, r3, #5
 8007810:	69fb      	ldr	r3, [r7, #28]
 8007812:	4413      	add	r3, r2
 8007814:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007818:	691b      	ldr	r3, [r3, #16]
 800781a:	69ba      	ldr	r2, [r7, #24]
 800781c:	0151      	lsls	r1, r2, #5
 800781e:	69fa      	ldr	r2, [r7, #28]
 8007820:	440a      	add	r2, r1
 8007822:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007826:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800782a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800782e:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8007830:	69bb      	ldr	r3, [r7, #24]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d132      	bne.n	800789c <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8007836:	68bb      	ldr	r3, [r7, #8]
 8007838:	691b      	ldr	r3, [r3, #16]
 800783a:	2b00      	cmp	r3, #0
 800783c:	d003      	beq.n	8007846 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800783e:	68bb      	ldr	r3, [r7, #8]
 8007840:	689a      	ldr	r2, [r3, #8]
 8007842:	68bb      	ldr	r3, [r7, #8]
 8007844:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8007846:	68bb      	ldr	r3, [r7, #8]
 8007848:	689a      	ldr	r2, [r3, #8]
 800784a:	68bb      	ldr	r3, [r7, #8]
 800784c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800784e:	69bb      	ldr	r3, [r7, #24]
 8007850:	015a      	lsls	r2, r3, #5
 8007852:	69fb      	ldr	r3, [r7, #28]
 8007854:	4413      	add	r3, r2
 8007856:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800785a:	691a      	ldr	r2, [r3, #16]
 800785c:	68bb      	ldr	r3, [r7, #8]
 800785e:	6a1b      	ldr	r3, [r3, #32]
 8007860:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007864:	69b9      	ldr	r1, [r7, #24]
 8007866:	0148      	lsls	r0, r1, #5
 8007868:	69f9      	ldr	r1, [r7, #28]
 800786a:	4401      	add	r1, r0
 800786c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007870:	4313      	orrs	r3, r2
 8007872:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007874:	69bb      	ldr	r3, [r7, #24]
 8007876:	015a      	lsls	r2, r3, #5
 8007878:	69fb      	ldr	r3, [r7, #28]
 800787a:	4413      	add	r3, r2
 800787c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007880:	691b      	ldr	r3, [r3, #16]
 8007882:	69ba      	ldr	r2, [r7, #24]
 8007884:	0151      	lsls	r1, r2, #5
 8007886:	69fa      	ldr	r2, [r7, #28]
 8007888:	440a      	add	r2, r1
 800788a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800788e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007892:	6113      	str	r3, [r2, #16]
 8007894:	e062      	b.n	800795c <USB_EPStartXfer+0x490>
 8007896:	bf00      	nop
 8007898:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800789c:	68bb      	ldr	r3, [r7, #8]
 800789e:	691b      	ldr	r3, [r3, #16]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d123      	bne.n	80078ec <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80078a4:	69bb      	ldr	r3, [r7, #24]
 80078a6:	015a      	lsls	r2, r3, #5
 80078a8:	69fb      	ldr	r3, [r7, #28]
 80078aa:	4413      	add	r3, r2
 80078ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078b0:	691a      	ldr	r2, [r3, #16]
 80078b2:	68bb      	ldr	r3, [r7, #8]
 80078b4:	689b      	ldr	r3, [r3, #8]
 80078b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80078ba:	69b9      	ldr	r1, [r7, #24]
 80078bc:	0148      	lsls	r0, r1, #5
 80078be:	69f9      	ldr	r1, [r7, #28]
 80078c0:	4401      	add	r1, r0
 80078c2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80078c6:	4313      	orrs	r3, r2
 80078c8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80078ca:	69bb      	ldr	r3, [r7, #24]
 80078cc:	015a      	lsls	r2, r3, #5
 80078ce:	69fb      	ldr	r3, [r7, #28]
 80078d0:	4413      	add	r3, r2
 80078d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078d6:	691b      	ldr	r3, [r3, #16]
 80078d8:	69ba      	ldr	r2, [r7, #24]
 80078da:	0151      	lsls	r1, r2, #5
 80078dc:	69fa      	ldr	r2, [r7, #28]
 80078de:	440a      	add	r2, r1
 80078e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80078e4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80078e8:	6113      	str	r3, [r2, #16]
 80078ea:	e037      	b.n	800795c <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80078ec:	68bb      	ldr	r3, [r7, #8]
 80078ee:	691a      	ldr	r2, [r3, #16]
 80078f0:	68bb      	ldr	r3, [r7, #8]
 80078f2:	689b      	ldr	r3, [r3, #8]
 80078f4:	4413      	add	r3, r2
 80078f6:	1e5a      	subs	r2, r3, #1
 80078f8:	68bb      	ldr	r3, [r7, #8]
 80078fa:	689b      	ldr	r3, [r3, #8]
 80078fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007900:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8007902:	68bb      	ldr	r3, [r7, #8]
 8007904:	689b      	ldr	r3, [r3, #8]
 8007906:	8afa      	ldrh	r2, [r7, #22]
 8007908:	fb03 f202 	mul.w	r2, r3, r2
 800790c:	68bb      	ldr	r3, [r7, #8]
 800790e:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007910:	69bb      	ldr	r3, [r7, #24]
 8007912:	015a      	lsls	r2, r3, #5
 8007914:	69fb      	ldr	r3, [r7, #28]
 8007916:	4413      	add	r3, r2
 8007918:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800791c:	691a      	ldr	r2, [r3, #16]
 800791e:	8afb      	ldrh	r3, [r7, #22]
 8007920:	04d9      	lsls	r1, r3, #19
 8007922:	4b38      	ldr	r3, [pc, #224]	@ (8007a04 <USB_EPStartXfer+0x538>)
 8007924:	400b      	ands	r3, r1
 8007926:	69b9      	ldr	r1, [r7, #24]
 8007928:	0148      	lsls	r0, r1, #5
 800792a:	69f9      	ldr	r1, [r7, #28]
 800792c:	4401      	add	r1, r0
 800792e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007932:	4313      	orrs	r3, r2
 8007934:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007936:	69bb      	ldr	r3, [r7, #24]
 8007938:	015a      	lsls	r2, r3, #5
 800793a:	69fb      	ldr	r3, [r7, #28]
 800793c:	4413      	add	r3, r2
 800793e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007942:	691a      	ldr	r2, [r3, #16]
 8007944:	68bb      	ldr	r3, [r7, #8]
 8007946:	6a1b      	ldr	r3, [r3, #32]
 8007948:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800794c:	69b9      	ldr	r1, [r7, #24]
 800794e:	0148      	lsls	r0, r1, #5
 8007950:	69f9      	ldr	r1, [r7, #28]
 8007952:	4401      	add	r1, r0
 8007954:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007958:	4313      	orrs	r3, r2
 800795a:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800795c:	79fb      	ldrb	r3, [r7, #7]
 800795e:	2b01      	cmp	r3, #1
 8007960:	d10d      	bne.n	800797e <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007962:	68bb      	ldr	r3, [r7, #8]
 8007964:	68db      	ldr	r3, [r3, #12]
 8007966:	2b00      	cmp	r3, #0
 8007968:	d009      	beq.n	800797e <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800796a:	68bb      	ldr	r3, [r7, #8]
 800796c:	68d9      	ldr	r1, [r3, #12]
 800796e:	69bb      	ldr	r3, [r7, #24]
 8007970:	015a      	lsls	r2, r3, #5
 8007972:	69fb      	ldr	r3, [r7, #28]
 8007974:	4413      	add	r3, r2
 8007976:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800797a:	460a      	mov	r2, r1
 800797c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800797e:	68bb      	ldr	r3, [r7, #8]
 8007980:	791b      	ldrb	r3, [r3, #4]
 8007982:	2b01      	cmp	r3, #1
 8007984:	d128      	bne.n	80079d8 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007986:	69fb      	ldr	r3, [r7, #28]
 8007988:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800798c:	689b      	ldr	r3, [r3, #8]
 800798e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007992:	2b00      	cmp	r3, #0
 8007994:	d110      	bne.n	80079b8 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007996:	69bb      	ldr	r3, [r7, #24]
 8007998:	015a      	lsls	r2, r3, #5
 800799a:	69fb      	ldr	r3, [r7, #28]
 800799c:	4413      	add	r3, r2
 800799e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	69ba      	ldr	r2, [r7, #24]
 80079a6:	0151      	lsls	r1, r2, #5
 80079a8:	69fa      	ldr	r2, [r7, #28]
 80079aa:	440a      	add	r2, r1
 80079ac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80079b0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80079b4:	6013      	str	r3, [r2, #0]
 80079b6:	e00f      	b.n	80079d8 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80079b8:	69bb      	ldr	r3, [r7, #24]
 80079ba:	015a      	lsls	r2, r3, #5
 80079bc:	69fb      	ldr	r3, [r7, #28]
 80079be:	4413      	add	r3, r2
 80079c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	69ba      	ldr	r2, [r7, #24]
 80079c8:	0151      	lsls	r1, r2, #5
 80079ca:	69fa      	ldr	r2, [r7, #28]
 80079cc:	440a      	add	r2, r1
 80079ce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80079d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80079d6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80079d8:	69bb      	ldr	r3, [r7, #24]
 80079da:	015a      	lsls	r2, r3, #5
 80079dc:	69fb      	ldr	r3, [r7, #28]
 80079de:	4413      	add	r3, r2
 80079e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	69ba      	ldr	r2, [r7, #24]
 80079e8:	0151      	lsls	r1, r2, #5
 80079ea:	69fa      	ldr	r2, [r7, #28]
 80079ec:	440a      	add	r2, r1
 80079ee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80079f2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80079f6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80079f8:	2300      	movs	r3, #0
}
 80079fa:	4618      	mov	r0, r3
 80079fc:	3720      	adds	r7, #32
 80079fe:	46bd      	mov	sp, r7
 8007a00:	bd80      	pop	{r7, pc}
 8007a02:	bf00      	nop
 8007a04:	1ff80000 	.word	0x1ff80000

08007a08 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007a08:	b480      	push	{r7}
 8007a0a:	b087      	sub	sp, #28
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
 8007a10:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007a12:	2300      	movs	r3, #0
 8007a14:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007a16:	2300      	movs	r3, #0
 8007a18:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	785b      	ldrb	r3, [r3, #1]
 8007a22:	2b01      	cmp	r3, #1
 8007a24:	d14a      	bne.n	8007abc <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	781b      	ldrb	r3, [r3, #0]
 8007a2a:	015a      	lsls	r2, r3, #5
 8007a2c:	693b      	ldr	r3, [r7, #16]
 8007a2e:	4413      	add	r3, r2
 8007a30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007a3a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007a3e:	f040 8086 	bne.w	8007b4e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007a42:	683b      	ldr	r3, [r7, #0]
 8007a44:	781b      	ldrb	r3, [r3, #0]
 8007a46:	015a      	lsls	r2, r3, #5
 8007a48:	693b      	ldr	r3, [r7, #16]
 8007a4a:	4413      	add	r3, r2
 8007a4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	683a      	ldr	r2, [r7, #0]
 8007a54:	7812      	ldrb	r2, [r2, #0]
 8007a56:	0151      	lsls	r1, r2, #5
 8007a58:	693a      	ldr	r2, [r7, #16]
 8007a5a:	440a      	add	r2, r1
 8007a5c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a60:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007a64:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007a66:	683b      	ldr	r3, [r7, #0]
 8007a68:	781b      	ldrb	r3, [r3, #0]
 8007a6a:	015a      	lsls	r2, r3, #5
 8007a6c:	693b      	ldr	r3, [r7, #16]
 8007a6e:	4413      	add	r3, r2
 8007a70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	683a      	ldr	r2, [r7, #0]
 8007a78:	7812      	ldrb	r2, [r2, #0]
 8007a7a:	0151      	lsls	r1, r2, #5
 8007a7c:	693a      	ldr	r2, [r7, #16]
 8007a7e:	440a      	add	r2, r1
 8007a80:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a84:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007a88:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	3301      	adds	r3, #1
 8007a8e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007a96:	4293      	cmp	r3, r2
 8007a98:	d902      	bls.n	8007aa0 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007a9a:	2301      	movs	r3, #1
 8007a9c:	75fb      	strb	r3, [r7, #23]
          break;
 8007a9e:	e056      	b.n	8007b4e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007aa0:	683b      	ldr	r3, [r7, #0]
 8007aa2:	781b      	ldrb	r3, [r3, #0]
 8007aa4:	015a      	lsls	r2, r3, #5
 8007aa6:	693b      	ldr	r3, [r7, #16]
 8007aa8:	4413      	add	r3, r2
 8007aaa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007ab4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007ab8:	d0e7      	beq.n	8007a8a <USB_EPStopXfer+0x82>
 8007aba:	e048      	b.n	8007b4e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	781b      	ldrb	r3, [r3, #0]
 8007ac0:	015a      	lsls	r2, r3, #5
 8007ac2:	693b      	ldr	r3, [r7, #16]
 8007ac4:	4413      	add	r3, r2
 8007ac6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007ad0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007ad4:	d13b      	bne.n	8007b4e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	781b      	ldrb	r3, [r3, #0]
 8007ada:	015a      	lsls	r2, r3, #5
 8007adc:	693b      	ldr	r3, [r7, #16]
 8007ade:	4413      	add	r3, r2
 8007ae0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	683a      	ldr	r2, [r7, #0]
 8007ae8:	7812      	ldrb	r2, [r2, #0]
 8007aea:	0151      	lsls	r1, r2, #5
 8007aec:	693a      	ldr	r2, [r7, #16]
 8007aee:	440a      	add	r2, r1
 8007af0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007af4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007af8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	781b      	ldrb	r3, [r3, #0]
 8007afe:	015a      	lsls	r2, r3, #5
 8007b00:	693b      	ldr	r3, [r7, #16]
 8007b02:	4413      	add	r3, r2
 8007b04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	683a      	ldr	r2, [r7, #0]
 8007b0c:	7812      	ldrb	r2, [r2, #0]
 8007b0e:	0151      	lsls	r1, r2, #5
 8007b10:	693a      	ldr	r2, [r7, #16]
 8007b12:	440a      	add	r2, r1
 8007b14:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b18:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007b1c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	3301      	adds	r3, #1
 8007b22:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007b2a:	4293      	cmp	r3, r2
 8007b2c:	d902      	bls.n	8007b34 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007b2e:	2301      	movs	r3, #1
 8007b30:	75fb      	strb	r3, [r7, #23]
          break;
 8007b32:	e00c      	b.n	8007b4e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007b34:	683b      	ldr	r3, [r7, #0]
 8007b36:	781b      	ldrb	r3, [r3, #0]
 8007b38:	015a      	lsls	r2, r3, #5
 8007b3a:	693b      	ldr	r3, [r7, #16]
 8007b3c:	4413      	add	r3, r2
 8007b3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007b48:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007b4c:	d0e7      	beq.n	8007b1e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8007b4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b50:	4618      	mov	r0, r3
 8007b52:	371c      	adds	r7, #28
 8007b54:	46bd      	mov	sp, r7
 8007b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5a:	4770      	bx	lr

08007b5c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007b5c:	b480      	push	{r7}
 8007b5e:	b089      	sub	sp, #36	@ 0x24
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	60f8      	str	r0, [r7, #12]
 8007b64:	60b9      	str	r1, [r7, #8]
 8007b66:	4611      	mov	r1, r2
 8007b68:	461a      	mov	r2, r3
 8007b6a:	460b      	mov	r3, r1
 8007b6c:	71fb      	strb	r3, [r7, #7]
 8007b6e:	4613      	mov	r3, r2
 8007b70:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007b76:	68bb      	ldr	r3, [r7, #8]
 8007b78:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007b7a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d123      	bne.n	8007bca <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007b82:	88bb      	ldrh	r3, [r7, #4]
 8007b84:	3303      	adds	r3, #3
 8007b86:	089b      	lsrs	r3, r3, #2
 8007b88:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	61bb      	str	r3, [r7, #24]
 8007b8e:	e018      	b.n	8007bc2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007b90:	79fb      	ldrb	r3, [r7, #7]
 8007b92:	031a      	lsls	r2, r3, #12
 8007b94:	697b      	ldr	r3, [r7, #20]
 8007b96:	4413      	add	r3, r2
 8007b98:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007b9c:	461a      	mov	r2, r3
 8007b9e:	69fb      	ldr	r3, [r7, #28]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007ba4:	69fb      	ldr	r3, [r7, #28]
 8007ba6:	3301      	adds	r3, #1
 8007ba8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007baa:	69fb      	ldr	r3, [r7, #28]
 8007bac:	3301      	adds	r3, #1
 8007bae:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007bb0:	69fb      	ldr	r3, [r7, #28]
 8007bb2:	3301      	adds	r3, #1
 8007bb4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007bb6:	69fb      	ldr	r3, [r7, #28]
 8007bb8:	3301      	adds	r3, #1
 8007bba:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007bbc:	69bb      	ldr	r3, [r7, #24]
 8007bbe:	3301      	adds	r3, #1
 8007bc0:	61bb      	str	r3, [r7, #24]
 8007bc2:	69ba      	ldr	r2, [r7, #24]
 8007bc4:	693b      	ldr	r3, [r7, #16]
 8007bc6:	429a      	cmp	r2, r3
 8007bc8:	d3e2      	bcc.n	8007b90 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007bca:	2300      	movs	r3, #0
}
 8007bcc:	4618      	mov	r0, r3
 8007bce:	3724      	adds	r7, #36	@ 0x24
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd6:	4770      	bx	lr

08007bd8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007bd8:	b480      	push	{r7}
 8007bda:	b08b      	sub	sp, #44	@ 0x2c
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	60f8      	str	r0, [r7, #12]
 8007be0:	60b9      	str	r1, [r7, #8]
 8007be2:	4613      	mov	r3, r2
 8007be4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007bea:	68bb      	ldr	r3, [r7, #8]
 8007bec:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007bee:	88fb      	ldrh	r3, [r7, #6]
 8007bf0:	089b      	lsrs	r3, r3, #2
 8007bf2:	b29b      	uxth	r3, r3
 8007bf4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007bf6:	88fb      	ldrh	r3, [r7, #6]
 8007bf8:	f003 0303 	and.w	r3, r3, #3
 8007bfc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007bfe:	2300      	movs	r3, #0
 8007c00:	623b      	str	r3, [r7, #32]
 8007c02:	e014      	b.n	8007c2e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007c04:	69bb      	ldr	r3, [r7, #24]
 8007c06:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007c0a:	681a      	ldr	r2, [r3, #0]
 8007c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c0e:	601a      	str	r2, [r3, #0]
    pDest++;
 8007c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c12:	3301      	adds	r3, #1
 8007c14:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c18:	3301      	adds	r3, #1
 8007c1a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c1e:	3301      	adds	r3, #1
 8007c20:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c24:	3301      	adds	r3, #1
 8007c26:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007c28:	6a3b      	ldr	r3, [r7, #32]
 8007c2a:	3301      	adds	r3, #1
 8007c2c:	623b      	str	r3, [r7, #32]
 8007c2e:	6a3a      	ldr	r2, [r7, #32]
 8007c30:	697b      	ldr	r3, [r7, #20]
 8007c32:	429a      	cmp	r2, r3
 8007c34:	d3e6      	bcc.n	8007c04 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007c36:	8bfb      	ldrh	r3, [r7, #30]
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d01e      	beq.n	8007c7a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007c40:	69bb      	ldr	r3, [r7, #24]
 8007c42:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007c46:	461a      	mov	r2, r3
 8007c48:	f107 0310 	add.w	r3, r7, #16
 8007c4c:	6812      	ldr	r2, [r2, #0]
 8007c4e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007c50:	693a      	ldr	r2, [r7, #16]
 8007c52:	6a3b      	ldr	r3, [r7, #32]
 8007c54:	b2db      	uxtb	r3, r3
 8007c56:	00db      	lsls	r3, r3, #3
 8007c58:	fa22 f303 	lsr.w	r3, r2, r3
 8007c5c:	b2da      	uxtb	r2, r3
 8007c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c60:	701a      	strb	r2, [r3, #0]
      i++;
 8007c62:	6a3b      	ldr	r3, [r7, #32]
 8007c64:	3301      	adds	r3, #1
 8007c66:	623b      	str	r3, [r7, #32]
      pDest++;
 8007c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c6a:	3301      	adds	r3, #1
 8007c6c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007c6e:	8bfb      	ldrh	r3, [r7, #30]
 8007c70:	3b01      	subs	r3, #1
 8007c72:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007c74:	8bfb      	ldrh	r3, [r7, #30]
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d1ea      	bne.n	8007c50 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007c7c:	4618      	mov	r0, r3
 8007c7e:	372c      	adds	r7, #44	@ 0x2c
 8007c80:	46bd      	mov	sp, r7
 8007c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c86:	4770      	bx	lr

08007c88 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007c88:	b480      	push	{r7}
 8007c8a:	b085      	sub	sp, #20
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]
 8007c90:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	781b      	ldrb	r3, [r3, #0]
 8007c9a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007c9c:	683b      	ldr	r3, [r7, #0]
 8007c9e:	785b      	ldrb	r3, [r3, #1]
 8007ca0:	2b01      	cmp	r3, #1
 8007ca2:	d12c      	bne.n	8007cfe <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007ca4:	68bb      	ldr	r3, [r7, #8]
 8007ca6:	015a      	lsls	r2, r3, #5
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	4413      	add	r3, r2
 8007cac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	db12      	blt.n	8007cdc <USB_EPSetStall+0x54>
 8007cb6:	68bb      	ldr	r3, [r7, #8]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d00f      	beq.n	8007cdc <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007cbc:	68bb      	ldr	r3, [r7, #8]
 8007cbe:	015a      	lsls	r2, r3, #5
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	4413      	add	r3, r2
 8007cc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	68ba      	ldr	r2, [r7, #8]
 8007ccc:	0151      	lsls	r1, r2, #5
 8007cce:	68fa      	ldr	r2, [r7, #12]
 8007cd0:	440a      	add	r2, r1
 8007cd2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007cd6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007cda:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007cdc:	68bb      	ldr	r3, [r7, #8]
 8007cde:	015a      	lsls	r2, r3, #5
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	4413      	add	r3, r2
 8007ce4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	68ba      	ldr	r2, [r7, #8]
 8007cec:	0151      	lsls	r1, r2, #5
 8007cee:	68fa      	ldr	r2, [r7, #12]
 8007cf0:	440a      	add	r2, r1
 8007cf2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007cf6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007cfa:	6013      	str	r3, [r2, #0]
 8007cfc:	e02b      	b.n	8007d56 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007cfe:	68bb      	ldr	r3, [r7, #8]
 8007d00:	015a      	lsls	r2, r3, #5
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	4413      	add	r3, r2
 8007d06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	db12      	blt.n	8007d36 <USB_EPSetStall+0xae>
 8007d10:	68bb      	ldr	r3, [r7, #8]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d00f      	beq.n	8007d36 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007d16:	68bb      	ldr	r3, [r7, #8]
 8007d18:	015a      	lsls	r2, r3, #5
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	4413      	add	r3, r2
 8007d1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	68ba      	ldr	r2, [r7, #8]
 8007d26:	0151      	lsls	r1, r2, #5
 8007d28:	68fa      	ldr	r2, [r7, #12]
 8007d2a:	440a      	add	r2, r1
 8007d2c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d30:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007d34:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007d36:	68bb      	ldr	r3, [r7, #8]
 8007d38:	015a      	lsls	r2, r3, #5
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	4413      	add	r3, r2
 8007d3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	68ba      	ldr	r2, [r7, #8]
 8007d46:	0151      	lsls	r1, r2, #5
 8007d48:	68fa      	ldr	r2, [r7, #12]
 8007d4a:	440a      	add	r2, r1
 8007d4c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d50:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007d54:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007d56:	2300      	movs	r3, #0
}
 8007d58:	4618      	mov	r0, r3
 8007d5a:	3714      	adds	r7, #20
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d62:	4770      	bx	lr

08007d64 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007d64:	b480      	push	{r7}
 8007d66:	b085      	sub	sp, #20
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
 8007d6c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007d72:	683b      	ldr	r3, [r7, #0]
 8007d74:	781b      	ldrb	r3, [r3, #0]
 8007d76:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	785b      	ldrb	r3, [r3, #1]
 8007d7c:	2b01      	cmp	r3, #1
 8007d7e:	d128      	bne.n	8007dd2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007d80:	68bb      	ldr	r3, [r7, #8]
 8007d82:	015a      	lsls	r2, r3, #5
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	4413      	add	r3, r2
 8007d88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	68ba      	ldr	r2, [r7, #8]
 8007d90:	0151      	lsls	r1, r2, #5
 8007d92:	68fa      	ldr	r2, [r7, #12]
 8007d94:	440a      	add	r2, r1
 8007d96:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d9a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007d9e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	791b      	ldrb	r3, [r3, #4]
 8007da4:	2b03      	cmp	r3, #3
 8007da6:	d003      	beq.n	8007db0 <USB_EPClearStall+0x4c>
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	791b      	ldrb	r3, [r3, #4]
 8007dac:	2b02      	cmp	r3, #2
 8007dae:	d138      	bne.n	8007e22 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007db0:	68bb      	ldr	r3, [r7, #8]
 8007db2:	015a      	lsls	r2, r3, #5
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	4413      	add	r3, r2
 8007db8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	68ba      	ldr	r2, [r7, #8]
 8007dc0:	0151      	lsls	r1, r2, #5
 8007dc2:	68fa      	ldr	r2, [r7, #12]
 8007dc4:	440a      	add	r2, r1
 8007dc6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007dca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007dce:	6013      	str	r3, [r2, #0]
 8007dd0:	e027      	b.n	8007e22 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007dd2:	68bb      	ldr	r3, [r7, #8]
 8007dd4:	015a      	lsls	r2, r3, #5
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	4413      	add	r3, r2
 8007dda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	68ba      	ldr	r2, [r7, #8]
 8007de2:	0151      	lsls	r1, r2, #5
 8007de4:	68fa      	ldr	r2, [r7, #12]
 8007de6:	440a      	add	r2, r1
 8007de8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007dec:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007df0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007df2:	683b      	ldr	r3, [r7, #0]
 8007df4:	791b      	ldrb	r3, [r3, #4]
 8007df6:	2b03      	cmp	r3, #3
 8007df8:	d003      	beq.n	8007e02 <USB_EPClearStall+0x9e>
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	791b      	ldrb	r3, [r3, #4]
 8007dfe:	2b02      	cmp	r3, #2
 8007e00:	d10f      	bne.n	8007e22 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007e02:	68bb      	ldr	r3, [r7, #8]
 8007e04:	015a      	lsls	r2, r3, #5
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	4413      	add	r3, r2
 8007e0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	68ba      	ldr	r2, [r7, #8]
 8007e12:	0151      	lsls	r1, r2, #5
 8007e14:	68fa      	ldr	r2, [r7, #12]
 8007e16:	440a      	add	r2, r1
 8007e18:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007e20:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007e22:	2300      	movs	r3, #0
}
 8007e24:	4618      	mov	r0, r3
 8007e26:	3714      	adds	r7, #20
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e2e:	4770      	bx	lr

08007e30 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007e30:	b480      	push	{r7}
 8007e32:	b085      	sub	sp, #20
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
 8007e38:	460b      	mov	r3, r1
 8007e3a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	68fa      	ldr	r2, [r7, #12]
 8007e4a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007e4e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8007e52:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e5a:	681a      	ldr	r2, [r3, #0]
 8007e5c:	78fb      	ldrb	r3, [r7, #3]
 8007e5e:	011b      	lsls	r3, r3, #4
 8007e60:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8007e64:	68f9      	ldr	r1, [r7, #12]
 8007e66:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007e6a:	4313      	orrs	r3, r2
 8007e6c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007e6e:	2300      	movs	r3, #0
}
 8007e70:	4618      	mov	r0, r3
 8007e72:	3714      	adds	r7, #20
 8007e74:	46bd      	mov	sp, r7
 8007e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7a:	4770      	bx	lr

08007e7c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007e7c:	b480      	push	{r7}
 8007e7e:	b085      	sub	sp, #20
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	68fa      	ldr	r2, [r7, #12]
 8007e92:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007e96:	f023 0303 	bic.w	r3, r3, #3
 8007e9a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ea2:	685b      	ldr	r3, [r3, #4]
 8007ea4:	68fa      	ldr	r2, [r7, #12]
 8007ea6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007eaa:	f023 0302 	bic.w	r3, r3, #2
 8007eae:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007eb0:	2300      	movs	r3, #0
}
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	3714      	adds	r7, #20
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ebc:	4770      	bx	lr

08007ebe <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007ebe:	b480      	push	{r7}
 8007ec0:	b085      	sub	sp, #20
 8007ec2:	af00      	add	r7, sp, #0
 8007ec4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	68fa      	ldr	r2, [r7, #12]
 8007ed4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007ed8:	f023 0303 	bic.w	r3, r3, #3
 8007edc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ee4:	685b      	ldr	r3, [r3, #4]
 8007ee6:	68fa      	ldr	r2, [r7, #12]
 8007ee8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007eec:	f043 0302 	orr.w	r3, r3, #2
 8007ef0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007ef2:	2300      	movs	r3, #0
}
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	3714      	adds	r7, #20
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efe:	4770      	bx	lr

08007f00 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007f00:	b480      	push	{r7}
 8007f02:	b085      	sub	sp, #20
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	695b      	ldr	r3, [r3, #20]
 8007f0c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	699b      	ldr	r3, [r3, #24]
 8007f12:	68fa      	ldr	r2, [r7, #12]
 8007f14:	4013      	ands	r3, r2
 8007f16:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007f18:	68fb      	ldr	r3, [r7, #12]
}
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	3714      	adds	r7, #20
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f24:	4770      	bx	lr

08007f26 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007f26:	b480      	push	{r7}
 8007f28:	b085      	sub	sp, #20
 8007f2a:	af00      	add	r7, sp, #0
 8007f2c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f38:	699b      	ldr	r3, [r3, #24]
 8007f3a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f42:	69db      	ldr	r3, [r3, #28]
 8007f44:	68ba      	ldr	r2, [r7, #8]
 8007f46:	4013      	ands	r3, r2
 8007f48:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007f4a:	68bb      	ldr	r3, [r7, #8]
 8007f4c:	0c1b      	lsrs	r3, r3, #16
}
 8007f4e:	4618      	mov	r0, r3
 8007f50:	3714      	adds	r7, #20
 8007f52:	46bd      	mov	sp, r7
 8007f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f58:	4770      	bx	lr

08007f5a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007f5a:	b480      	push	{r7}
 8007f5c:	b085      	sub	sp, #20
 8007f5e:	af00      	add	r7, sp, #0
 8007f60:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f6c:	699b      	ldr	r3, [r3, #24]
 8007f6e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f76:	69db      	ldr	r3, [r3, #28]
 8007f78:	68ba      	ldr	r2, [r7, #8]
 8007f7a:	4013      	ands	r3, r2
 8007f7c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007f7e:	68bb      	ldr	r3, [r7, #8]
 8007f80:	b29b      	uxth	r3, r3
}
 8007f82:	4618      	mov	r0, r3
 8007f84:	3714      	adds	r7, #20
 8007f86:	46bd      	mov	sp, r7
 8007f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8c:	4770      	bx	lr

08007f8e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007f8e:	b480      	push	{r7}
 8007f90:	b085      	sub	sp, #20
 8007f92:	af00      	add	r7, sp, #0
 8007f94:	6078      	str	r0, [r7, #4]
 8007f96:	460b      	mov	r3, r1
 8007f98:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007f9e:	78fb      	ldrb	r3, [r7, #3]
 8007fa0:	015a      	lsls	r2, r3, #5
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	4413      	add	r3, r2
 8007fa6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007faa:	689b      	ldr	r3, [r3, #8]
 8007fac:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fb4:	695b      	ldr	r3, [r3, #20]
 8007fb6:	68ba      	ldr	r2, [r7, #8]
 8007fb8:	4013      	ands	r3, r2
 8007fba:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007fbc:	68bb      	ldr	r3, [r7, #8]
}
 8007fbe:	4618      	mov	r0, r3
 8007fc0:	3714      	adds	r7, #20
 8007fc2:	46bd      	mov	sp, r7
 8007fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc8:	4770      	bx	lr

08007fca <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007fca:	b480      	push	{r7}
 8007fcc:	b087      	sub	sp, #28
 8007fce:	af00      	add	r7, sp, #0
 8007fd0:	6078      	str	r0, [r7, #4]
 8007fd2:	460b      	mov	r3, r1
 8007fd4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007fda:	697b      	ldr	r3, [r7, #20]
 8007fdc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fe0:	691b      	ldr	r3, [r3, #16]
 8007fe2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007fe4:	697b      	ldr	r3, [r7, #20]
 8007fe6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007fec:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007fee:	78fb      	ldrb	r3, [r7, #3]
 8007ff0:	f003 030f 	and.w	r3, r3, #15
 8007ff4:	68fa      	ldr	r2, [r7, #12]
 8007ff6:	fa22 f303 	lsr.w	r3, r2, r3
 8007ffa:	01db      	lsls	r3, r3, #7
 8007ffc:	b2db      	uxtb	r3, r3
 8007ffe:	693a      	ldr	r2, [r7, #16]
 8008000:	4313      	orrs	r3, r2
 8008002:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008004:	78fb      	ldrb	r3, [r7, #3]
 8008006:	015a      	lsls	r2, r3, #5
 8008008:	697b      	ldr	r3, [r7, #20]
 800800a:	4413      	add	r3, r2
 800800c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008010:	689b      	ldr	r3, [r3, #8]
 8008012:	693a      	ldr	r2, [r7, #16]
 8008014:	4013      	ands	r3, r2
 8008016:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008018:	68bb      	ldr	r3, [r7, #8]
}
 800801a:	4618      	mov	r0, r3
 800801c:	371c      	adds	r7, #28
 800801e:	46bd      	mov	sp, r7
 8008020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008024:	4770      	bx	lr

08008026 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008026:	b480      	push	{r7}
 8008028:	b083      	sub	sp, #12
 800802a:	af00      	add	r7, sp, #0
 800802c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	695b      	ldr	r3, [r3, #20]
 8008032:	f003 0301 	and.w	r3, r3, #1
}
 8008036:	4618      	mov	r0, r3
 8008038:	370c      	adds	r7, #12
 800803a:	46bd      	mov	sp, r7
 800803c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008040:	4770      	bx	lr

08008042 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8008042:	b480      	push	{r7}
 8008044:	b085      	sub	sp, #20
 8008046:	af00      	add	r7, sp, #0
 8008048:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	68fa      	ldr	r2, [r7, #12]
 8008058:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800805c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008060:	f023 0307 	bic.w	r3, r3, #7
 8008064:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800806c:	685b      	ldr	r3, [r3, #4]
 800806e:	68fa      	ldr	r2, [r7, #12]
 8008070:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008074:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008078:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800807a:	2300      	movs	r3, #0
}
 800807c:	4618      	mov	r0, r3
 800807e:	3714      	adds	r7, #20
 8008080:	46bd      	mov	sp, r7
 8008082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008086:	4770      	bx	lr

08008088 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8008088:	b480      	push	{r7}
 800808a:	b087      	sub	sp, #28
 800808c:	af00      	add	r7, sp, #0
 800808e:	60f8      	str	r0, [r7, #12]
 8008090:	460b      	mov	r3, r1
 8008092:	607a      	str	r2, [r7, #4]
 8008094:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	333c      	adds	r3, #60	@ 0x3c
 800809e:	3304      	adds	r3, #4
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80080a4:	693b      	ldr	r3, [r7, #16]
 80080a6:	4a26      	ldr	r2, [pc, #152]	@ (8008140 <USB_EP0_OutStart+0xb8>)
 80080a8:	4293      	cmp	r3, r2
 80080aa:	d90a      	bls.n	80080c2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80080ac:	697b      	ldr	r3, [r7, #20]
 80080ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80080b8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80080bc:	d101      	bne.n	80080c2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80080be:	2300      	movs	r3, #0
 80080c0:	e037      	b.n	8008132 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80080c2:	697b      	ldr	r3, [r7, #20]
 80080c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080c8:	461a      	mov	r2, r3
 80080ca:	2300      	movs	r3, #0
 80080cc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80080ce:	697b      	ldr	r3, [r7, #20]
 80080d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080d4:	691b      	ldr	r3, [r3, #16]
 80080d6:	697a      	ldr	r2, [r7, #20]
 80080d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80080dc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80080e0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80080e2:	697b      	ldr	r3, [r7, #20]
 80080e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080e8:	691b      	ldr	r3, [r3, #16]
 80080ea:	697a      	ldr	r2, [r7, #20]
 80080ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80080f0:	f043 0318 	orr.w	r3, r3, #24
 80080f4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80080f6:	697b      	ldr	r3, [r7, #20]
 80080f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080fc:	691b      	ldr	r3, [r3, #16]
 80080fe:	697a      	ldr	r2, [r7, #20]
 8008100:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008104:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8008108:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800810a:	7afb      	ldrb	r3, [r7, #11]
 800810c:	2b01      	cmp	r3, #1
 800810e:	d10f      	bne.n	8008130 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008110:	697b      	ldr	r3, [r7, #20]
 8008112:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008116:	461a      	mov	r2, r3
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800811c:	697b      	ldr	r3, [r7, #20]
 800811e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	697a      	ldr	r2, [r7, #20]
 8008126:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800812a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800812e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008130:	2300      	movs	r3, #0
}
 8008132:	4618      	mov	r0, r3
 8008134:	371c      	adds	r7, #28
 8008136:	46bd      	mov	sp, r7
 8008138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813c:	4770      	bx	lr
 800813e:	bf00      	nop
 8008140:	4f54300a 	.word	0x4f54300a

08008144 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008144:	b480      	push	{r7}
 8008146:	b085      	sub	sp, #20
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800814c:	2300      	movs	r3, #0
 800814e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	3301      	adds	r3, #1
 8008154:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800815c:	d901      	bls.n	8008162 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800815e:	2303      	movs	r3, #3
 8008160:	e01b      	b.n	800819a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	691b      	ldr	r3, [r3, #16]
 8008166:	2b00      	cmp	r3, #0
 8008168:	daf2      	bge.n	8008150 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800816a:	2300      	movs	r3, #0
 800816c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	691b      	ldr	r3, [r3, #16]
 8008172:	f043 0201 	orr.w	r2, r3, #1
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	3301      	adds	r3, #1
 800817e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008186:	d901      	bls.n	800818c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008188:	2303      	movs	r3, #3
 800818a:	e006      	b.n	800819a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	691b      	ldr	r3, [r3, #16]
 8008190:	f003 0301 	and.w	r3, r3, #1
 8008194:	2b01      	cmp	r3, #1
 8008196:	d0f0      	beq.n	800817a <USB_CoreReset+0x36>

  return HAL_OK;
 8008198:	2300      	movs	r3, #0
}
 800819a:	4618      	mov	r0, r3
 800819c:	3714      	adds	r7, #20
 800819e:	46bd      	mov	sp, r7
 80081a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a4:	4770      	bx	lr
	...

080081a8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b084      	sub	sp, #16
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	6078      	str	r0, [r7, #4]
 80081b0:	460b      	mov	r3, r1
 80081b2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80081b4:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80081b8:	f002 fc4e 	bl	800aa58 <USBD_static_malloc>
 80081bc:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d109      	bne.n	80081d8 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	32b0      	adds	r2, #176	@ 0xb0
 80081ce:	2100      	movs	r1, #0
 80081d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80081d4:	2302      	movs	r3, #2
 80081d6:	e0d4      	b.n	8008382 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80081d8:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80081dc:	2100      	movs	r1, #0
 80081de:	68f8      	ldr	r0, [r7, #12]
 80081e0:	f002 fc7e 	bl	800aae0 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	32b0      	adds	r2, #176	@ 0xb0
 80081ee:	68f9      	ldr	r1, [r7, #12]
 80081f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	32b0      	adds	r2, #176	@ 0xb0
 80081fe:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	7c1b      	ldrb	r3, [r3, #16]
 800820c:	2b00      	cmp	r3, #0
 800820e:	d138      	bne.n	8008282 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008210:	4b5e      	ldr	r3, [pc, #376]	@ (800838c <USBD_CDC_Init+0x1e4>)
 8008212:	7819      	ldrb	r1, [r3, #0]
 8008214:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008218:	2202      	movs	r2, #2
 800821a:	6878      	ldr	r0, [r7, #4]
 800821c:	f002 faf9 	bl	800a812 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008220:	4b5a      	ldr	r3, [pc, #360]	@ (800838c <USBD_CDC_Init+0x1e4>)
 8008222:	781b      	ldrb	r3, [r3, #0]
 8008224:	f003 020f 	and.w	r2, r3, #15
 8008228:	6879      	ldr	r1, [r7, #4]
 800822a:	4613      	mov	r3, r2
 800822c:	009b      	lsls	r3, r3, #2
 800822e:	4413      	add	r3, r2
 8008230:	009b      	lsls	r3, r3, #2
 8008232:	440b      	add	r3, r1
 8008234:	3324      	adds	r3, #36	@ 0x24
 8008236:	2201      	movs	r2, #1
 8008238:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800823a:	4b55      	ldr	r3, [pc, #340]	@ (8008390 <USBD_CDC_Init+0x1e8>)
 800823c:	7819      	ldrb	r1, [r3, #0]
 800823e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008242:	2202      	movs	r2, #2
 8008244:	6878      	ldr	r0, [r7, #4]
 8008246:	f002 fae4 	bl	800a812 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800824a:	4b51      	ldr	r3, [pc, #324]	@ (8008390 <USBD_CDC_Init+0x1e8>)
 800824c:	781b      	ldrb	r3, [r3, #0]
 800824e:	f003 020f 	and.w	r2, r3, #15
 8008252:	6879      	ldr	r1, [r7, #4]
 8008254:	4613      	mov	r3, r2
 8008256:	009b      	lsls	r3, r3, #2
 8008258:	4413      	add	r3, r2
 800825a:	009b      	lsls	r3, r3, #2
 800825c:	440b      	add	r3, r1
 800825e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008262:	2201      	movs	r2, #1
 8008264:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008266:	4b4b      	ldr	r3, [pc, #300]	@ (8008394 <USBD_CDC_Init+0x1ec>)
 8008268:	781b      	ldrb	r3, [r3, #0]
 800826a:	f003 020f 	and.w	r2, r3, #15
 800826e:	6879      	ldr	r1, [r7, #4]
 8008270:	4613      	mov	r3, r2
 8008272:	009b      	lsls	r3, r3, #2
 8008274:	4413      	add	r3, r2
 8008276:	009b      	lsls	r3, r3, #2
 8008278:	440b      	add	r3, r1
 800827a:	3326      	adds	r3, #38	@ 0x26
 800827c:	2210      	movs	r2, #16
 800827e:	801a      	strh	r2, [r3, #0]
 8008280:	e035      	b.n	80082ee <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008282:	4b42      	ldr	r3, [pc, #264]	@ (800838c <USBD_CDC_Init+0x1e4>)
 8008284:	7819      	ldrb	r1, [r3, #0]
 8008286:	2340      	movs	r3, #64	@ 0x40
 8008288:	2202      	movs	r2, #2
 800828a:	6878      	ldr	r0, [r7, #4]
 800828c:	f002 fac1 	bl	800a812 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008290:	4b3e      	ldr	r3, [pc, #248]	@ (800838c <USBD_CDC_Init+0x1e4>)
 8008292:	781b      	ldrb	r3, [r3, #0]
 8008294:	f003 020f 	and.w	r2, r3, #15
 8008298:	6879      	ldr	r1, [r7, #4]
 800829a:	4613      	mov	r3, r2
 800829c:	009b      	lsls	r3, r3, #2
 800829e:	4413      	add	r3, r2
 80082a0:	009b      	lsls	r3, r3, #2
 80082a2:	440b      	add	r3, r1
 80082a4:	3324      	adds	r3, #36	@ 0x24
 80082a6:	2201      	movs	r2, #1
 80082a8:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80082aa:	4b39      	ldr	r3, [pc, #228]	@ (8008390 <USBD_CDC_Init+0x1e8>)
 80082ac:	7819      	ldrb	r1, [r3, #0]
 80082ae:	2340      	movs	r3, #64	@ 0x40
 80082b0:	2202      	movs	r2, #2
 80082b2:	6878      	ldr	r0, [r7, #4]
 80082b4:	f002 faad 	bl	800a812 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80082b8:	4b35      	ldr	r3, [pc, #212]	@ (8008390 <USBD_CDC_Init+0x1e8>)
 80082ba:	781b      	ldrb	r3, [r3, #0]
 80082bc:	f003 020f 	and.w	r2, r3, #15
 80082c0:	6879      	ldr	r1, [r7, #4]
 80082c2:	4613      	mov	r3, r2
 80082c4:	009b      	lsls	r3, r3, #2
 80082c6:	4413      	add	r3, r2
 80082c8:	009b      	lsls	r3, r3, #2
 80082ca:	440b      	add	r3, r1
 80082cc:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80082d0:	2201      	movs	r2, #1
 80082d2:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80082d4:	4b2f      	ldr	r3, [pc, #188]	@ (8008394 <USBD_CDC_Init+0x1ec>)
 80082d6:	781b      	ldrb	r3, [r3, #0]
 80082d8:	f003 020f 	and.w	r2, r3, #15
 80082dc:	6879      	ldr	r1, [r7, #4]
 80082de:	4613      	mov	r3, r2
 80082e0:	009b      	lsls	r3, r3, #2
 80082e2:	4413      	add	r3, r2
 80082e4:	009b      	lsls	r3, r3, #2
 80082e6:	440b      	add	r3, r1
 80082e8:	3326      	adds	r3, #38	@ 0x26
 80082ea:	2210      	movs	r2, #16
 80082ec:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80082ee:	4b29      	ldr	r3, [pc, #164]	@ (8008394 <USBD_CDC_Init+0x1ec>)
 80082f0:	7819      	ldrb	r1, [r3, #0]
 80082f2:	2308      	movs	r3, #8
 80082f4:	2203      	movs	r2, #3
 80082f6:	6878      	ldr	r0, [r7, #4]
 80082f8:	f002 fa8b 	bl	800a812 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80082fc:	4b25      	ldr	r3, [pc, #148]	@ (8008394 <USBD_CDC_Init+0x1ec>)
 80082fe:	781b      	ldrb	r3, [r3, #0]
 8008300:	f003 020f 	and.w	r2, r3, #15
 8008304:	6879      	ldr	r1, [r7, #4]
 8008306:	4613      	mov	r3, r2
 8008308:	009b      	lsls	r3, r3, #2
 800830a:	4413      	add	r3, r2
 800830c:	009b      	lsls	r3, r3, #2
 800830e:	440b      	add	r3, r1
 8008310:	3324      	adds	r3, #36	@ 0x24
 8008312:	2201      	movs	r2, #1
 8008314:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	2200      	movs	r2, #0
 800831a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008324:	687a      	ldr	r2, [r7, #4]
 8008326:	33b0      	adds	r3, #176	@ 0xb0
 8008328:	009b      	lsls	r3, r3, #2
 800832a:	4413      	add	r3, r2
 800832c:	685b      	ldr	r3, [r3, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	2200      	movs	r2, #0
 8008336:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	2200      	movs	r2, #0
 800833e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8008348:	2b00      	cmp	r3, #0
 800834a:	d101      	bne.n	8008350 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800834c:	2302      	movs	r3, #2
 800834e:	e018      	b.n	8008382 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	7c1b      	ldrb	r3, [r3, #16]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d10a      	bne.n	800836e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008358:	4b0d      	ldr	r3, [pc, #52]	@ (8008390 <USBD_CDC_Init+0x1e8>)
 800835a:	7819      	ldrb	r1, [r3, #0]
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008362:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008366:	6878      	ldr	r0, [r7, #4]
 8008368:	f002 fb42 	bl	800a9f0 <USBD_LL_PrepareReceive>
 800836c:	e008      	b.n	8008380 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800836e:	4b08      	ldr	r3, [pc, #32]	@ (8008390 <USBD_CDC_Init+0x1e8>)
 8008370:	7819      	ldrb	r1, [r3, #0]
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008378:	2340      	movs	r3, #64	@ 0x40
 800837a:	6878      	ldr	r0, [r7, #4]
 800837c:	f002 fb38 	bl	800a9f0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008380:	2300      	movs	r3, #0
}
 8008382:	4618      	mov	r0, r3
 8008384:	3710      	adds	r7, #16
 8008386:	46bd      	mov	sp, r7
 8008388:	bd80      	pop	{r7, pc}
 800838a:	bf00      	nop
 800838c:	2000009b 	.word	0x2000009b
 8008390:	2000009c 	.word	0x2000009c
 8008394:	2000009d 	.word	0x2000009d

08008398 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008398:	b580      	push	{r7, lr}
 800839a:	b082      	sub	sp, #8
 800839c:	af00      	add	r7, sp, #0
 800839e:	6078      	str	r0, [r7, #4]
 80083a0:	460b      	mov	r3, r1
 80083a2:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80083a4:	4b3a      	ldr	r3, [pc, #232]	@ (8008490 <USBD_CDC_DeInit+0xf8>)
 80083a6:	781b      	ldrb	r3, [r3, #0]
 80083a8:	4619      	mov	r1, r3
 80083aa:	6878      	ldr	r0, [r7, #4]
 80083ac:	f002 fa57 	bl	800a85e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80083b0:	4b37      	ldr	r3, [pc, #220]	@ (8008490 <USBD_CDC_DeInit+0xf8>)
 80083b2:	781b      	ldrb	r3, [r3, #0]
 80083b4:	f003 020f 	and.w	r2, r3, #15
 80083b8:	6879      	ldr	r1, [r7, #4]
 80083ba:	4613      	mov	r3, r2
 80083bc:	009b      	lsls	r3, r3, #2
 80083be:	4413      	add	r3, r2
 80083c0:	009b      	lsls	r3, r3, #2
 80083c2:	440b      	add	r3, r1
 80083c4:	3324      	adds	r3, #36	@ 0x24
 80083c6:	2200      	movs	r2, #0
 80083c8:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80083ca:	4b32      	ldr	r3, [pc, #200]	@ (8008494 <USBD_CDC_DeInit+0xfc>)
 80083cc:	781b      	ldrb	r3, [r3, #0]
 80083ce:	4619      	mov	r1, r3
 80083d0:	6878      	ldr	r0, [r7, #4]
 80083d2:	f002 fa44 	bl	800a85e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80083d6:	4b2f      	ldr	r3, [pc, #188]	@ (8008494 <USBD_CDC_DeInit+0xfc>)
 80083d8:	781b      	ldrb	r3, [r3, #0]
 80083da:	f003 020f 	and.w	r2, r3, #15
 80083de:	6879      	ldr	r1, [r7, #4]
 80083e0:	4613      	mov	r3, r2
 80083e2:	009b      	lsls	r3, r3, #2
 80083e4:	4413      	add	r3, r2
 80083e6:	009b      	lsls	r3, r3, #2
 80083e8:	440b      	add	r3, r1
 80083ea:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80083ee:	2200      	movs	r2, #0
 80083f0:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80083f2:	4b29      	ldr	r3, [pc, #164]	@ (8008498 <USBD_CDC_DeInit+0x100>)
 80083f4:	781b      	ldrb	r3, [r3, #0]
 80083f6:	4619      	mov	r1, r3
 80083f8:	6878      	ldr	r0, [r7, #4]
 80083fa:	f002 fa30 	bl	800a85e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80083fe:	4b26      	ldr	r3, [pc, #152]	@ (8008498 <USBD_CDC_DeInit+0x100>)
 8008400:	781b      	ldrb	r3, [r3, #0]
 8008402:	f003 020f 	and.w	r2, r3, #15
 8008406:	6879      	ldr	r1, [r7, #4]
 8008408:	4613      	mov	r3, r2
 800840a:	009b      	lsls	r3, r3, #2
 800840c:	4413      	add	r3, r2
 800840e:	009b      	lsls	r3, r3, #2
 8008410:	440b      	add	r3, r1
 8008412:	3324      	adds	r3, #36	@ 0x24
 8008414:	2200      	movs	r2, #0
 8008416:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8008418:	4b1f      	ldr	r3, [pc, #124]	@ (8008498 <USBD_CDC_DeInit+0x100>)
 800841a:	781b      	ldrb	r3, [r3, #0]
 800841c:	f003 020f 	and.w	r2, r3, #15
 8008420:	6879      	ldr	r1, [r7, #4]
 8008422:	4613      	mov	r3, r2
 8008424:	009b      	lsls	r3, r3, #2
 8008426:	4413      	add	r3, r2
 8008428:	009b      	lsls	r3, r3, #2
 800842a:	440b      	add	r3, r1
 800842c:	3326      	adds	r3, #38	@ 0x26
 800842e:	2200      	movs	r2, #0
 8008430:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	32b0      	adds	r2, #176	@ 0xb0
 800843c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008440:	2b00      	cmp	r3, #0
 8008442:	d01f      	beq.n	8008484 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800844a:	687a      	ldr	r2, [r7, #4]
 800844c:	33b0      	adds	r3, #176	@ 0xb0
 800844e:	009b      	lsls	r3, r3, #2
 8008450:	4413      	add	r3, r2
 8008452:	685b      	ldr	r3, [r3, #4]
 8008454:	685b      	ldr	r3, [r3, #4]
 8008456:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	32b0      	adds	r2, #176	@ 0xb0
 8008462:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008466:	4618      	mov	r0, r3
 8008468:	f002 fb04 	bl	800aa74 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	32b0      	adds	r2, #176	@ 0xb0
 8008476:	2100      	movs	r1, #0
 8008478:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	2200      	movs	r2, #0
 8008480:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8008484:	2300      	movs	r3, #0
}
 8008486:	4618      	mov	r0, r3
 8008488:	3708      	adds	r7, #8
 800848a:	46bd      	mov	sp, r7
 800848c:	bd80      	pop	{r7, pc}
 800848e:	bf00      	nop
 8008490:	2000009b 	.word	0x2000009b
 8008494:	2000009c 	.word	0x2000009c
 8008498:	2000009d 	.word	0x2000009d

0800849c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800849c:	b580      	push	{r7, lr}
 800849e:	b086      	sub	sp, #24
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	6078      	str	r0, [r7, #4]
 80084a4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	32b0      	adds	r2, #176	@ 0xb0
 80084b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084b4:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80084b6:	2300      	movs	r3, #0
 80084b8:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80084ba:	2300      	movs	r3, #0
 80084bc:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80084be:	2300      	movs	r3, #0
 80084c0:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80084c2:	693b      	ldr	r3, [r7, #16]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d101      	bne.n	80084cc <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80084c8:	2303      	movs	r3, #3
 80084ca:	e0bf      	b.n	800864c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80084cc:	683b      	ldr	r3, [r7, #0]
 80084ce:	781b      	ldrb	r3, [r3, #0]
 80084d0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d050      	beq.n	800857a <USBD_CDC_Setup+0xde>
 80084d8:	2b20      	cmp	r3, #32
 80084da:	f040 80af 	bne.w	800863c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80084de:	683b      	ldr	r3, [r7, #0]
 80084e0:	88db      	ldrh	r3, [r3, #6]
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d03a      	beq.n	800855c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80084e6:	683b      	ldr	r3, [r7, #0]
 80084e8:	781b      	ldrb	r3, [r3, #0]
 80084ea:	b25b      	sxtb	r3, r3
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	da1b      	bge.n	8008528 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80084f6:	687a      	ldr	r2, [r7, #4]
 80084f8:	33b0      	adds	r3, #176	@ 0xb0
 80084fa:	009b      	lsls	r3, r3, #2
 80084fc:	4413      	add	r3, r2
 80084fe:	685b      	ldr	r3, [r3, #4]
 8008500:	689b      	ldr	r3, [r3, #8]
 8008502:	683a      	ldr	r2, [r7, #0]
 8008504:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8008506:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008508:	683a      	ldr	r2, [r7, #0]
 800850a:	88d2      	ldrh	r2, [r2, #6]
 800850c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800850e:	683b      	ldr	r3, [r7, #0]
 8008510:	88db      	ldrh	r3, [r3, #6]
 8008512:	2b07      	cmp	r3, #7
 8008514:	bf28      	it	cs
 8008516:	2307      	movcs	r3, #7
 8008518:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800851a:	693b      	ldr	r3, [r7, #16]
 800851c:	89fa      	ldrh	r2, [r7, #14]
 800851e:	4619      	mov	r1, r3
 8008520:	6878      	ldr	r0, [r7, #4]
 8008522:	f001 fd53 	bl	8009fcc <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8008526:	e090      	b.n	800864a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8008528:	683b      	ldr	r3, [r7, #0]
 800852a:	785a      	ldrb	r2, [r3, #1]
 800852c:	693b      	ldr	r3, [r7, #16]
 800852e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8008532:	683b      	ldr	r3, [r7, #0]
 8008534:	88db      	ldrh	r3, [r3, #6]
 8008536:	2b3f      	cmp	r3, #63	@ 0x3f
 8008538:	d803      	bhi.n	8008542 <USBD_CDC_Setup+0xa6>
 800853a:	683b      	ldr	r3, [r7, #0]
 800853c:	88db      	ldrh	r3, [r3, #6]
 800853e:	b2da      	uxtb	r2, r3
 8008540:	e000      	b.n	8008544 <USBD_CDC_Setup+0xa8>
 8008542:	2240      	movs	r2, #64	@ 0x40
 8008544:	693b      	ldr	r3, [r7, #16]
 8008546:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800854a:	6939      	ldr	r1, [r7, #16]
 800854c:	693b      	ldr	r3, [r7, #16]
 800854e:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8008552:	461a      	mov	r2, r3
 8008554:	6878      	ldr	r0, [r7, #4]
 8008556:	f001 fd65 	bl	800a024 <USBD_CtlPrepareRx>
      break;
 800855a:	e076      	b.n	800864a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008562:	687a      	ldr	r2, [r7, #4]
 8008564:	33b0      	adds	r3, #176	@ 0xb0
 8008566:	009b      	lsls	r3, r3, #2
 8008568:	4413      	add	r3, r2
 800856a:	685b      	ldr	r3, [r3, #4]
 800856c:	689b      	ldr	r3, [r3, #8]
 800856e:	683a      	ldr	r2, [r7, #0]
 8008570:	7850      	ldrb	r0, [r2, #1]
 8008572:	2200      	movs	r2, #0
 8008574:	6839      	ldr	r1, [r7, #0]
 8008576:	4798      	blx	r3
      break;
 8008578:	e067      	b.n	800864a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800857a:	683b      	ldr	r3, [r7, #0]
 800857c:	785b      	ldrb	r3, [r3, #1]
 800857e:	2b0b      	cmp	r3, #11
 8008580:	d851      	bhi.n	8008626 <USBD_CDC_Setup+0x18a>
 8008582:	a201      	add	r2, pc, #4	@ (adr r2, 8008588 <USBD_CDC_Setup+0xec>)
 8008584:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008588:	080085b9 	.word	0x080085b9
 800858c:	08008635 	.word	0x08008635
 8008590:	08008627 	.word	0x08008627
 8008594:	08008627 	.word	0x08008627
 8008598:	08008627 	.word	0x08008627
 800859c:	08008627 	.word	0x08008627
 80085a0:	08008627 	.word	0x08008627
 80085a4:	08008627 	.word	0x08008627
 80085a8:	08008627 	.word	0x08008627
 80085ac:	08008627 	.word	0x08008627
 80085b0:	080085e3 	.word	0x080085e3
 80085b4:	0800860d 	.word	0x0800860d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085be:	b2db      	uxtb	r3, r3
 80085c0:	2b03      	cmp	r3, #3
 80085c2:	d107      	bne.n	80085d4 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80085c4:	f107 030a 	add.w	r3, r7, #10
 80085c8:	2202      	movs	r2, #2
 80085ca:	4619      	mov	r1, r3
 80085cc:	6878      	ldr	r0, [r7, #4]
 80085ce:	f001 fcfd 	bl	8009fcc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80085d2:	e032      	b.n	800863a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80085d4:	6839      	ldr	r1, [r7, #0]
 80085d6:	6878      	ldr	r0, [r7, #4]
 80085d8:	f001 fc7b 	bl	8009ed2 <USBD_CtlError>
            ret = USBD_FAIL;
 80085dc:	2303      	movs	r3, #3
 80085de:	75fb      	strb	r3, [r7, #23]
          break;
 80085e0:	e02b      	b.n	800863a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085e8:	b2db      	uxtb	r3, r3
 80085ea:	2b03      	cmp	r3, #3
 80085ec:	d107      	bne.n	80085fe <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80085ee:	f107 030d 	add.w	r3, r7, #13
 80085f2:	2201      	movs	r2, #1
 80085f4:	4619      	mov	r1, r3
 80085f6:	6878      	ldr	r0, [r7, #4]
 80085f8:	f001 fce8 	bl	8009fcc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80085fc:	e01d      	b.n	800863a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80085fe:	6839      	ldr	r1, [r7, #0]
 8008600:	6878      	ldr	r0, [r7, #4]
 8008602:	f001 fc66 	bl	8009ed2 <USBD_CtlError>
            ret = USBD_FAIL;
 8008606:	2303      	movs	r3, #3
 8008608:	75fb      	strb	r3, [r7, #23]
          break;
 800860a:	e016      	b.n	800863a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008612:	b2db      	uxtb	r3, r3
 8008614:	2b03      	cmp	r3, #3
 8008616:	d00f      	beq.n	8008638 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8008618:	6839      	ldr	r1, [r7, #0]
 800861a:	6878      	ldr	r0, [r7, #4]
 800861c:	f001 fc59 	bl	8009ed2 <USBD_CtlError>
            ret = USBD_FAIL;
 8008620:	2303      	movs	r3, #3
 8008622:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008624:	e008      	b.n	8008638 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8008626:	6839      	ldr	r1, [r7, #0]
 8008628:	6878      	ldr	r0, [r7, #4]
 800862a:	f001 fc52 	bl	8009ed2 <USBD_CtlError>
          ret = USBD_FAIL;
 800862e:	2303      	movs	r3, #3
 8008630:	75fb      	strb	r3, [r7, #23]
          break;
 8008632:	e002      	b.n	800863a <USBD_CDC_Setup+0x19e>
          break;
 8008634:	bf00      	nop
 8008636:	e008      	b.n	800864a <USBD_CDC_Setup+0x1ae>
          break;
 8008638:	bf00      	nop
      }
      break;
 800863a:	e006      	b.n	800864a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800863c:	6839      	ldr	r1, [r7, #0]
 800863e:	6878      	ldr	r0, [r7, #4]
 8008640:	f001 fc47 	bl	8009ed2 <USBD_CtlError>
      ret = USBD_FAIL;
 8008644:	2303      	movs	r3, #3
 8008646:	75fb      	strb	r3, [r7, #23]
      break;
 8008648:	bf00      	nop
  }

  return (uint8_t)ret;
 800864a:	7dfb      	ldrb	r3, [r7, #23]
}
 800864c:	4618      	mov	r0, r3
 800864e:	3718      	adds	r7, #24
 8008650:	46bd      	mov	sp, r7
 8008652:	bd80      	pop	{r7, pc}

08008654 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008654:	b580      	push	{r7, lr}
 8008656:	b084      	sub	sp, #16
 8008658:	af00      	add	r7, sp, #0
 800865a:	6078      	str	r0, [r7, #4]
 800865c:	460b      	mov	r3, r1
 800865e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008666:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	32b0      	adds	r2, #176	@ 0xb0
 8008672:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008676:	2b00      	cmp	r3, #0
 8008678:	d101      	bne.n	800867e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800867a:	2303      	movs	r3, #3
 800867c:	e065      	b.n	800874a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	32b0      	adds	r2, #176	@ 0xb0
 8008688:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800868c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800868e:	78fb      	ldrb	r3, [r7, #3]
 8008690:	f003 020f 	and.w	r2, r3, #15
 8008694:	6879      	ldr	r1, [r7, #4]
 8008696:	4613      	mov	r3, r2
 8008698:	009b      	lsls	r3, r3, #2
 800869a:	4413      	add	r3, r2
 800869c:	009b      	lsls	r3, r3, #2
 800869e:	440b      	add	r3, r1
 80086a0:	3318      	adds	r3, #24
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d02f      	beq.n	8008708 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80086a8:	78fb      	ldrb	r3, [r7, #3]
 80086aa:	f003 020f 	and.w	r2, r3, #15
 80086ae:	6879      	ldr	r1, [r7, #4]
 80086b0:	4613      	mov	r3, r2
 80086b2:	009b      	lsls	r3, r3, #2
 80086b4:	4413      	add	r3, r2
 80086b6:	009b      	lsls	r3, r3, #2
 80086b8:	440b      	add	r3, r1
 80086ba:	3318      	adds	r3, #24
 80086bc:	681a      	ldr	r2, [r3, #0]
 80086be:	78fb      	ldrb	r3, [r7, #3]
 80086c0:	f003 010f 	and.w	r1, r3, #15
 80086c4:	68f8      	ldr	r0, [r7, #12]
 80086c6:	460b      	mov	r3, r1
 80086c8:	00db      	lsls	r3, r3, #3
 80086ca:	440b      	add	r3, r1
 80086cc:	009b      	lsls	r3, r3, #2
 80086ce:	4403      	add	r3, r0
 80086d0:	331c      	adds	r3, #28
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	fbb2 f1f3 	udiv	r1, r2, r3
 80086d8:	fb01 f303 	mul.w	r3, r1, r3
 80086dc:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d112      	bne.n	8008708 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80086e2:	78fb      	ldrb	r3, [r7, #3]
 80086e4:	f003 020f 	and.w	r2, r3, #15
 80086e8:	6879      	ldr	r1, [r7, #4]
 80086ea:	4613      	mov	r3, r2
 80086ec:	009b      	lsls	r3, r3, #2
 80086ee:	4413      	add	r3, r2
 80086f0:	009b      	lsls	r3, r3, #2
 80086f2:	440b      	add	r3, r1
 80086f4:	3318      	adds	r3, #24
 80086f6:	2200      	movs	r2, #0
 80086f8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80086fa:	78f9      	ldrb	r1, [r7, #3]
 80086fc:	2300      	movs	r3, #0
 80086fe:	2200      	movs	r2, #0
 8008700:	6878      	ldr	r0, [r7, #4]
 8008702:	f002 f954 	bl	800a9ae <USBD_LL_Transmit>
 8008706:	e01f      	b.n	8008748 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8008708:	68bb      	ldr	r3, [r7, #8]
 800870a:	2200      	movs	r2, #0
 800870c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008716:	687a      	ldr	r2, [r7, #4]
 8008718:	33b0      	adds	r3, #176	@ 0xb0
 800871a:	009b      	lsls	r3, r3, #2
 800871c:	4413      	add	r3, r2
 800871e:	685b      	ldr	r3, [r3, #4]
 8008720:	691b      	ldr	r3, [r3, #16]
 8008722:	2b00      	cmp	r3, #0
 8008724:	d010      	beq.n	8008748 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800872c:	687a      	ldr	r2, [r7, #4]
 800872e:	33b0      	adds	r3, #176	@ 0xb0
 8008730:	009b      	lsls	r3, r3, #2
 8008732:	4413      	add	r3, r2
 8008734:	685b      	ldr	r3, [r3, #4]
 8008736:	691b      	ldr	r3, [r3, #16]
 8008738:	68ba      	ldr	r2, [r7, #8]
 800873a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800873e:	68ba      	ldr	r2, [r7, #8]
 8008740:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8008744:	78fa      	ldrb	r2, [r7, #3]
 8008746:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008748:	2300      	movs	r3, #0
}
 800874a:	4618      	mov	r0, r3
 800874c:	3710      	adds	r7, #16
 800874e:	46bd      	mov	sp, r7
 8008750:	bd80      	pop	{r7, pc}

08008752 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008752:	b580      	push	{r7, lr}
 8008754:	b084      	sub	sp, #16
 8008756:	af00      	add	r7, sp, #0
 8008758:	6078      	str	r0, [r7, #4]
 800875a:	460b      	mov	r3, r1
 800875c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	32b0      	adds	r2, #176	@ 0xb0
 8008768:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800876c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	32b0      	adds	r2, #176	@ 0xb0
 8008778:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800877c:	2b00      	cmp	r3, #0
 800877e:	d101      	bne.n	8008784 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8008780:	2303      	movs	r3, #3
 8008782:	e01a      	b.n	80087ba <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008784:	78fb      	ldrb	r3, [r7, #3]
 8008786:	4619      	mov	r1, r3
 8008788:	6878      	ldr	r0, [r7, #4]
 800878a:	f002 f952 	bl	800aa32 <USBD_LL_GetRxDataSize>
 800878e:	4602      	mov	r2, r0
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800879c:	687a      	ldr	r2, [r7, #4]
 800879e:	33b0      	adds	r3, #176	@ 0xb0
 80087a0:	009b      	lsls	r3, r3, #2
 80087a2:	4413      	add	r3, r2
 80087a4:	685b      	ldr	r3, [r3, #4]
 80087a6:	68db      	ldr	r3, [r3, #12]
 80087a8:	68fa      	ldr	r2, [r7, #12]
 80087aa:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80087ae:	68fa      	ldr	r2, [r7, #12]
 80087b0:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80087b4:	4611      	mov	r1, r2
 80087b6:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80087b8:	2300      	movs	r3, #0
}
 80087ba:	4618      	mov	r0, r3
 80087bc:	3710      	adds	r7, #16
 80087be:	46bd      	mov	sp, r7
 80087c0:	bd80      	pop	{r7, pc}

080087c2 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80087c2:	b580      	push	{r7, lr}
 80087c4:	b084      	sub	sp, #16
 80087c6:	af00      	add	r7, sp, #0
 80087c8:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	32b0      	adds	r2, #176	@ 0xb0
 80087d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087d8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d101      	bne.n	80087e4 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80087e0:	2303      	movs	r3, #3
 80087e2:	e024      	b.n	800882e <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80087ea:	687a      	ldr	r2, [r7, #4]
 80087ec:	33b0      	adds	r3, #176	@ 0xb0
 80087ee:	009b      	lsls	r3, r3, #2
 80087f0:	4413      	add	r3, r2
 80087f2:	685b      	ldr	r3, [r3, #4]
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d019      	beq.n	800882c <USBD_CDC_EP0_RxReady+0x6a>
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80087fe:	2bff      	cmp	r3, #255	@ 0xff
 8008800:	d014      	beq.n	800882c <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008808:	687a      	ldr	r2, [r7, #4]
 800880a:	33b0      	adds	r3, #176	@ 0xb0
 800880c:	009b      	lsls	r3, r3, #2
 800880e:	4413      	add	r3, r2
 8008810:	685b      	ldr	r3, [r3, #4]
 8008812:	689b      	ldr	r3, [r3, #8]
 8008814:	68fa      	ldr	r2, [r7, #12]
 8008816:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800881a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800881c:	68fa      	ldr	r2, [r7, #12]
 800881e:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008822:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	22ff      	movs	r2, #255	@ 0xff
 8008828:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800882c:	2300      	movs	r3, #0
}
 800882e:	4618      	mov	r0, r3
 8008830:	3710      	adds	r7, #16
 8008832:	46bd      	mov	sp, r7
 8008834:	bd80      	pop	{r7, pc}
	...

08008838 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008838:	b580      	push	{r7, lr}
 800883a:	b086      	sub	sp, #24
 800883c:	af00      	add	r7, sp, #0
 800883e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008840:	2182      	movs	r1, #130	@ 0x82
 8008842:	4818      	ldr	r0, [pc, #96]	@ (80088a4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008844:	f000 fd0f 	bl	8009266 <USBD_GetEpDesc>
 8008848:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800884a:	2101      	movs	r1, #1
 800884c:	4815      	ldr	r0, [pc, #84]	@ (80088a4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800884e:	f000 fd0a 	bl	8009266 <USBD_GetEpDesc>
 8008852:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008854:	2181      	movs	r1, #129	@ 0x81
 8008856:	4813      	ldr	r0, [pc, #76]	@ (80088a4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008858:	f000 fd05 	bl	8009266 <USBD_GetEpDesc>
 800885c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800885e:	697b      	ldr	r3, [r7, #20]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d002      	beq.n	800886a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008864:	697b      	ldr	r3, [r7, #20]
 8008866:	2210      	movs	r2, #16
 8008868:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800886a:	693b      	ldr	r3, [r7, #16]
 800886c:	2b00      	cmp	r3, #0
 800886e:	d006      	beq.n	800887e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008870:	693b      	ldr	r3, [r7, #16]
 8008872:	2200      	movs	r2, #0
 8008874:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008878:	711a      	strb	r2, [r3, #4]
 800887a:	2200      	movs	r2, #0
 800887c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	2b00      	cmp	r3, #0
 8008882:	d006      	beq.n	8008892 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	2200      	movs	r2, #0
 8008888:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800888c:	711a      	strb	r2, [r3, #4]
 800888e:	2200      	movs	r2, #0
 8008890:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	2243      	movs	r2, #67	@ 0x43
 8008896:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008898:	4b02      	ldr	r3, [pc, #8]	@ (80088a4 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800889a:	4618      	mov	r0, r3
 800889c:	3718      	adds	r7, #24
 800889e:	46bd      	mov	sp, r7
 80088a0:	bd80      	pop	{r7, pc}
 80088a2:	bf00      	nop
 80088a4:	20000058 	.word	0x20000058

080088a8 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	b086      	sub	sp, #24
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80088b0:	2182      	movs	r1, #130	@ 0x82
 80088b2:	4818      	ldr	r0, [pc, #96]	@ (8008914 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80088b4:	f000 fcd7 	bl	8009266 <USBD_GetEpDesc>
 80088b8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80088ba:	2101      	movs	r1, #1
 80088bc:	4815      	ldr	r0, [pc, #84]	@ (8008914 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80088be:	f000 fcd2 	bl	8009266 <USBD_GetEpDesc>
 80088c2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80088c4:	2181      	movs	r1, #129	@ 0x81
 80088c6:	4813      	ldr	r0, [pc, #76]	@ (8008914 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80088c8:	f000 fccd 	bl	8009266 <USBD_GetEpDesc>
 80088cc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80088ce:	697b      	ldr	r3, [r7, #20]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d002      	beq.n	80088da <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80088d4:	697b      	ldr	r3, [r7, #20]
 80088d6:	2210      	movs	r2, #16
 80088d8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80088da:	693b      	ldr	r3, [r7, #16]
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d006      	beq.n	80088ee <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80088e0:	693b      	ldr	r3, [r7, #16]
 80088e2:	2200      	movs	r2, #0
 80088e4:	711a      	strb	r2, [r3, #4]
 80088e6:	2200      	movs	r2, #0
 80088e8:	f042 0202 	orr.w	r2, r2, #2
 80088ec:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d006      	beq.n	8008902 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	2200      	movs	r2, #0
 80088f8:	711a      	strb	r2, [r3, #4]
 80088fa:	2200      	movs	r2, #0
 80088fc:	f042 0202 	orr.w	r2, r2, #2
 8008900:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	2243      	movs	r2, #67	@ 0x43
 8008906:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008908:	4b02      	ldr	r3, [pc, #8]	@ (8008914 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800890a:	4618      	mov	r0, r3
 800890c:	3718      	adds	r7, #24
 800890e:	46bd      	mov	sp, r7
 8008910:	bd80      	pop	{r7, pc}
 8008912:	bf00      	nop
 8008914:	20000058 	.word	0x20000058

08008918 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008918:	b580      	push	{r7, lr}
 800891a:	b086      	sub	sp, #24
 800891c:	af00      	add	r7, sp, #0
 800891e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008920:	2182      	movs	r1, #130	@ 0x82
 8008922:	4818      	ldr	r0, [pc, #96]	@ (8008984 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008924:	f000 fc9f 	bl	8009266 <USBD_GetEpDesc>
 8008928:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800892a:	2101      	movs	r1, #1
 800892c:	4815      	ldr	r0, [pc, #84]	@ (8008984 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800892e:	f000 fc9a 	bl	8009266 <USBD_GetEpDesc>
 8008932:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008934:	2181      	movs	r1, #129	@ 0x81
 8008936:	4813      	ldr	r0, [pc, #76]	@ (8008984 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008938:	f000 fc95 	bl	8009266 <USBD_GetEpDesc>
 800893c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800893e:	697b      	ldr	r3, [r7, #20]
 8008940:	2b00      	cmp	r3, #0
 8008942:	d002      	beq.n	800894a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008944:	697b      	ldr	r3, [r7, #20]
 8008946:	2210      	movs	r2, #16
 8008948:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800894a:	693b      	ldr	r3, [r7, #16]
 800894c:	2b00      	cmp	r3, #0
 800894e:	d006      	beq.n	800895e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008950:	693b      	ldr	r3, [r7, #16]
 8008952:	2200      	movs	r2, #0
 8008954:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008958:	711a      	strb	r2, [r3, #4]
 800895a:	2200      	movs	r2, #0
 800895c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	2b00      	cmp	r3, #0
 8008962:	d006      	beq.n	8008972 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	2200      	movs	r2, #0
 8008968:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800896c:	711a      	strb	r2, [r3, #4]
 800896e:	2200      	movs	r2, #0
 8008970:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	2243      	movs	r2, #67	@ 0x43
 8008976:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008978:	4b02      	ldr	r3, [pc, #8]	@ (8008984 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800897a:	4618      	mov	r0, r3
 800897c:	3718      	adds	r7, #24
 800897e:	46bd      	mov	sp, r7
 8008980:	bd80      	pop	{r7, pc}
 8008982:	bf00      	nop
 8008984:	20000058 	.word	0x20000058

08008988 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008988:	b480      	push	{r7}
 800898a:	b083      	sub	sp, #12
 800898c:	af00      	add	r7, sp, #0
 800898e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	220a      	movs	r2, #10
 8008994:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8008996:	4b03      	ldr	r3, [pc, #12]	@ (80089a4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008998:	4618      	mov	r0, r3
 800899a:	370c      	adds	r7, #12
 800899c:	46bd      	mov	sp, r7
 800899e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a2:	4770      	bx	lr
 80089a4:	20000014 	.word	0x20000014

080089a8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80089a8:	b480      	push	{r7}
 80089aa:	b083      	sub	sp, #12
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	6078      	str	r0, [r7, #4]
 80089b0:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80089b2:	683b      	ldr	r3, [r7, #0]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d101      	bne.n	80089bc <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80089b8:	2303      	movs	r3, #3
 80089ba:	e009      	b.n	80089d0 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80089c2:	687a      	ldr	r2, [r7, #4]
 80089c4:	33b0      	adds	r3, #176	@ 0xb0
 80089c6:	009b      	lsls	r3, r3, #2
 80089c8:	4413      	add	r3, r2
 80089ca:	683a      	ldr	r2, [r7, #0]
 80089cc:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80089ce:	2300      	movs	r3, #0
}
 80089d0:	4618      	mov	r0, r3
 80089d2:	370c      	adds	r7, #12
 80089d4:	46bd      	mov	sp, r7
 80089d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089da:	4770      	bx	lr

080089dc <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80089dc:	b480      	push	{r7}
 80089de:	b087      	sub	sp, #28
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	60f8      	str	r0, [r7, #12]
 80089e4:	60b9      	str	r1, [r7, #8]
 80089e6:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	32b0      	adds	r2, #176	@ 0xb0
 80089f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089f6:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80089f8:	697b      	ldr	r3, [r7, #20]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d101      	bne.n	8008a02 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80089fe:	2303      	movs	r3, #3
 8008a00:	e008      	b.n	8008a14 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008a02:	697b      	ldr	r3, [r7, #20]
 8008a04:	68ba      	ldr	r2, [r7, #8]
 8008a06:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008a0a:	697b      	ldr	r3, [r7, #20]
 8008a0c:	687a      	ldr	r2, [r7, #4]
 8008a0e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8008a12:	2300      	movs	r3, #0
}
 8008a14:	4618      	mov	r0, r3
 8008a16:	371c      	adds	r7, #28
 8008a18:	46bd      	mov	sp, r7
 8008a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1e:	4770      	bx	lr

08008a20 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008a20:	b480      	push	{r7}
 8008a22:	b085      	sub	sp, #20
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	6078      	str	r0, [r7, #4]
 8008a28:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	32b0      	adds	r2, #176	@ 0xb0
 8008a34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a38:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d101      	bne.n	8008a44 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008a40:	2303      	movs	r3, #3
 8008a42:	e004      	b.n	8008a4e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	683a      	ldr	r2, [r7, #0]
 8008a48:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8008a4c:	2300      	movs	r3, #0
}
 8008a4e:	4618      	mov	r0, r3
 8008a50:	3714      	adds	r7, #20
 8008a52:	46bd      	mov	sp, r7
 8008a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a58:	4770      	bx	lr
	...

08008a5c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008a5c:	b580      	push	{r7, lr}
 8008a5e:	b084      	sub	sp, #16
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	32b0      	adds	r2, #176	@ 0xb0
 8008a6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a72:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	32b0      	adds	r2, #176	@ 0xb0
 8008a7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d101      	bne.n	8008a8a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008a86:	2303      	movs	r3, #3
 8008a88:	e018      	b.n	8008abc <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	7c1b      	ldrb	r3, [r3, #16]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d10a      	bne.n	8008aa8 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008a92:	4b0c      	ldr	r3, [pc, #48]	@ (8008ac4 <USBD_CDC_ReceivePacket+0x68>)
 8008a94:	7819      	ldrb	r1, [r3, #0]
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008a9c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008aa0:	6878      	ldr	r0, [r7, #4]
 8008aa2:	f001 ffa5 	bl	800a9f0 <USBD_LL_PrepareReceive>
 8008aa6:	e008      	b.n	8008aba <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008aa8:	4b06      	ldr	r3, [pc, #24]	@ (8008ac4 <USBD_CDC_ReceivePacket+0x68>)
 8008aaa:	7819      	ldrb	r1, [r3, #0]
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008ab2:	2340      	movs	r3, #64	@ 0x40
 8008ab4:	6878      	ldr	r0, [r7, #4]
 8008ab6:	f001 ff9b 	bl	800a9f0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008aba:	2300      	movs	r3, #0
}
 8008abc:	4618      	mov	r0, r3
 8008abe:	3710      	adds	r7, #16
 8008ac0:	46bd      	mov	sp, r7
 8008ac2:	bd80      	pop	{r7, pc}
 8008ac4:	2000009c 	.word	0x2000009c

08008ac8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008ac8:	b580      	push	{r7, lr}
 8008aca:	b086      	sub	sp, #24
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	60f8      	str	r0, [r7, #12]
 8008ad0:	60b9      	str	r1, [r7, #8]
 8008ad2:	4613      	mov	r3, r2
 8008ad4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d101      	bne.n	8008ae0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008adc:	2303      	movs	r3, #3
 8008ade:	e01f      	b.n	8008b20 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	2200      	movs	r2, #0
 8008aec:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	2200      	movs	r2, #0
 8008af4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008af8:	68bb      	ldr	r3, [r7, #8]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d003      	beq.n	8008b06 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	68ba      	ldr	r2, [r7, #8]
 8008b02:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	2201      	movs	r2, #1
 8008b0a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	79fa      	ldrb	r2, [r7, #7]
 8008b12:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008b14:	68f8      	ldr	r0, [r7, #12]
 8008b16:	f001 fe15 	bl	800a744 <USBD_LL_Init>
 8008b1a:	4603      	mov	r3, r0
 8008b1c:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008b1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b20:	4618      	mov	r0, r3
 8008b22:	3718      	adds	r7, #24
 8008b24:	46bd      	mov	sp, r7
 8008b26:	bd80      	pop	{r7, pc}

08008b28 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	b084      	sub	sp, #16
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
 8008b30:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008b32:	2300      	movs	r3, #0
 8008b34:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008b36:	683b      	ldr	r3, [r7, #0]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d101      	bne.n	8008b40 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008b3c:	2303      	movs	r3, #3
 8008b3e:	e025      	b.n	8008b8c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	683a      	ldr	r2, [r7, #0]
 8008b44:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	32ae      	adds	r2, #174	@ 0xae
 8008b52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d00f      	beq.n	8008b7c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	32ae      	adds	r2, #174	@ 0xae
 8008b66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b6c:	f107 020e 	add.w	r2, r7, #14
 8008b70:	4610      	mov	r0, r2
 8008b72:	4798      	blx	r3
 8008b74:	4602      	mov	r2, r0
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8008b82:	1c5a      	adds	r2, r3, #1
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8008b8a:	2300      	movs	r3, #0
}
 8008b8c:	4618      	mov	r0, r3
 8008b8e:	3710      	adds	r7, #16
 8008b90:	46bd      	mov	sp, r7
 8008b92:	bd80      	pop	{r7, pc}

08008b94 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	b082      	sub	sp, #8
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008b9c:	6878      	ldr	r0, [r7, #4]
 8008b9e:	f001 fe1d 	bl	800a7dc <USBD_LL_Start>
 8008ba2:	4603      	mov	r3, r0
}
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	3708      	adds	r7, #8
 8008ba8:	46bd      	mov	sp, r7
 8008baa:	bd80      	pop	{r7, pc}

08008bac <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008bac:	b480      	push	{r7}
 8008bae:	b083      	sub	sp, #12
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008bb4:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	370c      	adds	r7, #12
 8008bba:	46bd      	mov	sp, r7
 8008bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc0:	4770      	bx	lr

08008bc2 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008bc2:	b580      	push	{r7, lr}
 8008bc4:	b084      	sub	sp, #16
 8008bc6:	af00      	add	r7, sp, #0
 8008bc8:	6078      	str	r0, [r7, #4]
 8008bca:	460b      	mov	r3, r1
 8008bcc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008bce:	2300      	movs	r3, #0
 8008bd0:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d009      	beq.n	8008bf0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	78fa      	ldrb	r2, [r7, #3]
 8008be6:	4611      	mov	r1, r2
 8008be8:	6878      	ldr	r0, [r7, #4]
 8008bea:	4798      	blx	r3
 8008bec:	4603      	mov	r3, r0
 8008bee:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008bf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	3710      	adds	r7, #16
 8008bf6:	46bd      	mov	sp, r7
 8008bf8:	bd80      	pop	{r7, pc}

08008bfa <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008bfa:	b580      	push	{r7, lr}
 8008bfc:	b084      	sub	sp, #16
 8008bfe:	af00      	add	r7, sp, #0
 8008c00:	6078      	str	r0, [r7, #4]
 8008c02:	460b      	mov	r3, r1
 8008c04:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008c06:	2300      	movs	r3, #0
 8008c08:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c10:	685b      	ldr	r3, [r3, #4]
 8008c12:	78fa      	ldrb	r2, [r7, #3]
 8008c14:	4611      	mov	r1, r2
 8008c16:	6878      	ldr	r0, [r7, #4]
 8008c18:	4798      	blx	r3
 8008c1a:	4603      	mov	r3, r0
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d001      	beq.n	8008c24 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8008c20:	2303      	movs	r3, #3
 8008c22:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008c24:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c26:	4618      	mov	r0, r3
 8008c28:	3710      	adds	r7, #16
 8008c2a:	46bd      	mov	sp, r7
 8008c2c:	bd80      	pop	{r7, pc}

08008c2e <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008c2e:	b580      	push	{r7, lr}
 8008c30:	b084      	sub	sp, #16
 8008c32:	af00      	add	r7, sp, #0
 8008c34:	6078      	str	r0, [r7, #4]
 8008c36:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008c3e:	6839      	ldr	r1, [r7, #0]
 8008c40:	4618      	mov	r0, r3
 8008c42:	f001 f90c 	bl	8009e5e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	2201      	movs	r2, #1
 8008c4a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8008c54:	461a      	mov	r2, r3
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008c62:	f003 031f 	and.w	r3, r3, #31
 8008c66:	2b02      	cmp	r3, #2
 8008c68:	d01a      	beq.n	8008ca0 <USBD_LL_SetupStage+0x72>
 8008c6a:	2b02      	cmp	r3, #2
 8008c6c:	d822      	bhi.n	8008cb4 <USBD_LL_SetupStage+0x86>
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d002      	beq.n	8008c78 <USBD_LL_SetupStage+0x4a>
 8008c72:	2b01      	cmp	r3, #1
 8008c74:	d00a      	beq.n	8008c8c <USBD_LL_SetupStage+0x5e>
 8008c76:	e01d      	b.n	8008cb4 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008c7e:	4619      	mov	r1, r3
 8008c80:	6878      	ldr	r0, [r7, #4]
 8008c82:	f000 fb63 	bl	800934c <USBD_StdDevReq>
 8008c86:	4603      	mov	r3, r0
 8008c88:	73fb      	strb	r3, [r7, #15]
      break;
 8008c8a:	e020      	b.n	8008cce <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008c92:	4619      	mov	r1, r3
 8008c94:	6878      	ldr	r0, [r7, #4]
 8008c96:	f000 fbcb 	bl	8009430 <USBD_StdItfReq>
 8008c9a:	4603      	mov	r3, r0
 8008c9c:	73fb      	strb	r3, [r7, #15]
      break;
 8008c9e:	e016      	b.n	8008cce <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008ca6:	4619      	mov	r1, r3
 8008ca8:	6878      	ldr	r0, [r7, #4]
 8008caa:	f000 fc2d 	bl	8009508 <USBD_StdEPReq>
 8008cae:	4603      	mov	r3, r0
 8008cb0:	73fb      	strb	r3, [r7, #15]
      break;
 8008cb2:	e00c      	b.n	8008cce <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008cba:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008cbe:	b2db      	uxtb	r3, r3
 8008cc0:	4619      	mov	r1, r3
 8008cc2:	6878      	ldr	r0, [r7, #4]
 8008cc4:	f001 fdea 	bl	800a89c <USBD_LL_StallEP>
 8008cc8:	4603      	mov	r3, r0
 8008cca:	73fb      	strb	r3, [r7, #15]
      break;
 8008ccc:	bf00      	nop
  }

  return ret;
 8008cce:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cd0:	4618      	mov	r0, r3
 8008cd2:	3710      	adds	r7, #16
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	bd80      	pop	{r7, pc}

08008cd8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008cd8:	b580      	push	{r7, lr}
 8008cda:	b086      	sub	sp, #24
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	60f8      	str	r0, [r7, #12]
 8008ce0:	460b      	mov	r3, r1
 8008ce2:	607a      	str	r2, [r7, #4]
 8008ce4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8008cea:	7afb      	ldrb	r3, [r7, #11]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d16e      	bne.n	8008dce <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008cf6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008cfe:	2b03      	cmp	r3, #3
 8008d00:	f040 8098 	bne.w	8008e34 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8008d04:	693b      	ldr	r3, [r7, #16]
 8008d06:	689a      	ldr	r2, [r3, #8]
 8008d08:	693b      	ldr	r3, [r7, #16]
 8008d0a:	68db      	ldr	r3, [r3, #12]
 8008d0c:	429a      	cmp	r2, r3
 8008d0e:	d913      	bls.n	8008d38 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8008d10:	693b      	ldr	r3, [r7, #16]
 8008d12:	689a      	ldr	r2, [r3, #8]
 8008d14:	693b      	ldr	r3, [r7, #16]
 8008d16:	68db      	ldr	r3, [r3, #12]
 8008d18:	1ad2      	subs	r2, r2, r3
 8008d1a:	693b      	ldr	r3, [r7, #16]
 8008d1c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8008d1e:	693b      	ldr	r3, [r7, #16]
 8008d20:	68da      	ldr	r2, [r3, #12]
 8008d22:	693b      	ldr	r3, [r7, #16]
 8008d24:	689b      	ldr	r3, [r3, #8]
 8008d26:	4293      	cmp	r3, r2
 8008d28:	bf28      	it	cs
 8008d2a:	4613      	movcs	r3, r2
 8008d2c:	461a      	mov	r2, r3
 8008d2e:	6879      	ldr	r1, [r7, #4]
 8008d30:	68f8      	ldr	r0, [r7, #12]
 8008d32:	f001 f994 	bl	800a05e <USBD_CtlContinueRx>
 8008d36:	e07d      	b.n	8008e34 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008d3e:	f003 031f 	and.w	r3, r3, #31
 8008d42:	2b02      	cmp	r3, #2
 8008d44:	d014      	beq.n	8008d70 <USBD_LL_DataOutStage+0x98>
 8008d46:	2b02      	cmp	r3, #2
 8008d48:	d81d      	bhi.n	8008d86 <USBD_LL_DataOutStage+0xae>
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d002      	beq.n	8008d54 <USBD_LL_DataOutStage+0x7c>
 8008d4e:	2b01      	cmp	r3, #1
 8008d50:	d003      	beq.n	8008d5a <USBD_LL_DataOutStage+0x82>
 8008d52:	e018      	b.n	8008d86 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8008d54:	2300      	movs	r3, #0
 8008d56:	75bb      	strb	r3, [r7, #22]
            break;
 8008d58:	e018      	b.n	8008d8c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008d60:	b2db      	uxtb	r3, r3
 8008d62:	4619      	mov	r1, r3
 8008d64:	68f8      	ldr	r0, [r7, #12]
 8008d66:	f000 fa64 	bl	8009232 <USBD_CoreFindIF>
 8008d6a:	4603      	mov	r3, r0
 8008d6c:	75bb      	strb	r3, [r7, #22]
            break;
 8008d6e:	e00d      	b.n	8008d8c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008d76:	b2db      	uxtb	r3, r3
 8008d78:	4619      	mov	r1, r3
 8008d7a:	68f8      	ldr	r0, [r7, #12]
 8008d7c:	f000 fa66 	bl	800924c <USBD_CoreFindEP>
 8008d80:	4603      	mov	r3, r0
 8008d82:	75bb      	strb	r3, [r7, #22]
            break;
 8008d84:	e002      	b.n	8008d8c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8008d86:	2300      	movs	r3, #0
 8008d88:	75bb      	strb	r3, [r7, #22]
            break;
 8008d8a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008d8c:	7dbb      	ldrb	r3, [r7, #22]
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d119      	bne.n	8008dc6 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008d98:	b2db      	uxtb	r3, r3
 8008d9a:	2b03      	cmp	r3, #3
 8008d9c:	d113      	bne.n	8008dc6 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8008d9e:	7dba      	ldrb	r2, [r7, #22]
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	32ae      	adds	r2, #174	@ 0xae
 8008da4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008da8:	691b      	ldr	r3, [r3, #16]
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d00b      	beq.n	8008dc6 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8008dae:	7dba      	ldrb	r2, [r7, #22]
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8008db6:	7dba      	ldrb	r2, [r7, #22]
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	32ae      	adds	r2, #174	@ 0xae
 8008dbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008dc0:	691b      	ldr	r3, [r3, #16]
 8008dc2:	68f8      	ldr	r0, [r7, #12]
 8008dc4:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008dc6:	68f8      	ldr	r0, [r7, #12]
 8008dc8:	f001 f95a 	bl	800a080 <USBD_CtlSendStatus>
 8008dcc:	e032      	b.n	8008e34 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008dce:	7afb      	ldrb	r3, [r7, #11]
 8008dd0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008dd4:	b2db      	uxtb	r3, r3
 8008dd6:	4619      	mov	r1, r3
 8008dd8:	68f8      	ldr	r0, [r7, #12]
 8008dda:	f000 fa37 	bl	800924c <USBD_CoreFindEP>
 8008dde:	4603      	mov	r3, r0
 8008de0:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008de2:	7dbb      	ldrb	r3, [r7, #22]
 8008de4:	2bff      	cmp	r3, #255	@ 0xff
 8008de6:	d025      	beq.n	8008e34 <USBD_LL_DataOutStage+0x15c>
 8008de8:	7dbb      	ldrb	r3, [r7, #22]
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d122      	bne.n	8008e34 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008df4:	b2db      	uxtb	r3, r3
 8008df6:	2b03      	cmp	r3, #3
 8008df8:	d117      	bne.n	8008e2a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008dfa:	7dba      	ldrb	r2, [r7, #22]
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	32ae      	adds	r2, #174	@ 0xae
 8008e00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e04:	699b      	ldr	r3, [r3, #24]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d00f      	beq.n	8008e2a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8008e0a:	7dba      	ldrb	r2, [r7, #22]
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008e12:	7dba      	ldrb	r2, [r7, #22]
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	32ae      	adds	r2, #174	@ 0xae
 8008e18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e1c:	699b      	ldr	r3, [r3, #24]
 8008e1e:	7afa      	ldrb	r2, [r7, #11]
 8008e20:	4611      	mov	r1, r2
 8008e22:	68f8      	ldr	r0, [r7, #12]
 8008e24:	4798      	blx	r3
 8008e26:	4603      	mov	r3, r0
 8008e28:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008e2a:	7dfb      	ldrb	r3, [r7, #23]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d001      	beq.n	8008e34 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8008e30:	7dfb      	ldrb	r3, [r7, #23]
 8008e32:	e000      	b.n	8008e36 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8008e34:	2300      	movs	r3, #0
}
 8008e36:	4618      	mov	r0, r3
 8008e38:	3718      	adds	r7, #24
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	bd80      	pop	{r7, pc}

08008e3e <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008e3e:	b580      	push	{r7, lr}
 8008e40:	b086      	sub	sp, #24
 8008e42:	af00      	add	r7, sp, #0
 8008e44:	60f8      	str	r0, [r7, #12]
 8008e46:	460b      	mov	r3, r1
 8008e48:	607a      	str	r2, [r7, #4]
 8008e4a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8008e4c:	7afb      	ldrb	r3, [r7, #11]
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d16f      	bne.n	8008f32 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	3314      	adds	r3, #20
 8008e56:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008e5e:	2b02      	cmp	r3, #2
 8008e60:	d15a      	bne.n	8008f18 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8008e62:	693b      	ldr	r3, [r7, #16]
 8008e64:	689a      	ldr	r2, [r3, #8]
 8008e66:	693b      	ldr	r3, [r7, #16]
 8008e68:	68db      	ldr	r3, [r3, #12]
 8008e6a:	429a      	cmp	r2, r3
 8008e6c:	d914      	bls.n	8008e98 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008e6e:	693b      	ldr	r3, [r7, #16]
 8008e70:	689a      	ldr	r2, [r3, #8]
 8008e72:	693b      	ldr	r3, [r7, #16]
 8008e74:	68db      	ldr	r3, [r3, #12]
 8008e76:	1ad2      	subs	r2, r2, r3
 8008e78:	693b      	ldr	r3, [r7, #16]
 8008e7a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8008e7c:	693b      	ldr	r3, [r7, #16]
 8008e7e:	689b      	ldr	r3, [r3, #8]
 8008e80:	461a      	mov	r2, r3
 8008e82:	6879      	ldr	r1, [r7, #4]
 8008e84:	68f8      	ldr	r0, [r7, #12]
 8008e86:	f001 f8bc 	bl	800a002 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	2200      	movs	r2, #0
 8008e8e:	2100      	movs	r1, #0
 8008e90:	68f8      	ldr	r0, [r7, #12]
 8008e92:	f001 fdad 	bl	800a9f0 <USBD_LL_PrepareReceive>
 8008e96:	e03f      	b.n	8008f18 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008e98:	693b      	ldr	r3, [r7, #16]
 8008e9a:	68da      	ldr	r2, [r3, #12]
 8008e9c:	693b      	ldr	r3, [r7, #16]
 8008e9e:	689b      	ldr	r3, [r3, #8]
 8008ea0:	429a      	cmp	r2, r3
 8008ea2:	d11c      	bne.n	8008ede <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8008ea4:	693b      	ldr	r3, [r7, #16]
 8008ea6:	685a      	ldr	r2, [r3, #4]
 8008ea8:	693b      	ldr	r3, [r7, #16]
 8008eaa:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008eac:	429a      	cmp	r2, r3
 8008eae:	d316      	bcc.n	8008ede <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8008eb0:	693b      	ldr	r3, [r7, #16]
 8008eb2:	685a      	ldr	r2, [r3, #4]
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008eba:	429a      	cmp	r2, r3
 8008ebc:	d20f      	bcs.n	8008ede <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	2100      	movs	r1, #0
 8008ec2:	68f8      	ldr	r0, [r7, #12]
 8008ec4:	f001 f89d 	bl	800a002 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	2200      	movs	r2, #0
 8008ecc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008ed0:	2300      	movs	r3, #0
 8008ed2:	2200      	movs	r2, #0
 8008ed4:	2100      	movs	r1, #0
 8008ed6:	68f8      	ldr	r0, [r7, #12]
 8008ed8:	f001 fd8a 	bl	800a9f0 <USBD_LL_PrepareReceive>
 8008edc:	e01c      	b.n	8008f18 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ee4:	b2db      	uxtb	r3, r3
 8008ee6:	2b03      	cmp	r3, #3
 8008ee8:	d10f      	bne.n	8008f0a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ef0:	68db      	ldr	r3, [r3, #12]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d009      	beq.n	8008f0a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	2200      	movs	r2, #0
 8008efa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f04:	68db      	ldr	r3, [r3, #12]
 8008f06:	68f8      	ldr	r0, [r7, #12]
 8008f08:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008f0a:	2180      	movs	r1, #128	@ 0x80
 8008f0c:	68f8      	ldr	r0, [r7, #12]
 8008f0e:	f001 fcc5 	bl	800a89c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008f12:	68f8      	ldr	r0, [r7, #12]
 8008f14:	f001 f8c7 	bl	800a0a6 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d03a      	beq.n	8008f98 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8008f22:	68f8      	ldr	r0, [r7, #12]
 8008f24:	f7ff fe42 	bl	8008bac <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8008f30:	e032      	b.n	8008f98 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8008f32:	7afb      	ldrb	r3, [r7, #11]
 8008f34:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008f38:	b2db      	uxtb	r3, r3
 8008f3a:	4619      	mov	r1, r3
 8008f3c:	68f8      	ldr	r0, [r7, #12]
 8008f3e:	f000 f985 	bl	800924c <USBD_CoreFindEP>
 8008f42:	4603      	mov	r3, r0
 8008f44:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008f46:	7dfb      	ldrb	r3, [r7, #23]
 8008f48:	2bff      	cmp	r3, #255	@ 0xff
 8008f4a:	d025      	beq.n	8008f98 <USBD_LL_DataInStage+0x15a>
 8008f4c:	7dfb      	ldrb	r3, [r7, #23]
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d122      	bne.n	8008f98 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f58:	b2db      	uxtb	r3, r3
 8008f5a:	2b03      	cmp	r3, #3
 8008f5c:	d11c      	bne.n	8008f98 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8008f5e:	7dfa      	ldrb	r2, [r7, #23]
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	32ae      	adds	r2, #174	@ 0xae
 8008f64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f68:	695b      	ldr	r3, [r3, #20]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d014      	beq.n	8008f98 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8008f6e:	7dfa      	ldrb	r2, [r7, #23]
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8008f76:	7dfa      	ldrb	r2, [r7, #23]
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	32ae      	adds	r2, #174	@ 0xae
 8008f7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f80:	695b      	ldr	r3, [r3, #20]
 8008f82:	7afa      	ldrb	r2, [r7, #11]
 8008f84:	4611      	mov	r1, r2
 8008f86:	68f8      	ldr	r0, [r7, #12]
 8008f88:	4798      	blx	r3
 8008f8a:	4603      	mov	r3, r0
 8008f8c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8008f8e:	7dbb      	ldrb	r3, [r7, #22]
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d001      	beq.n	8008f98 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8008f94:	7dbb      	ldrb	r3, [r7, #22]
 8008f96:	e000      	b.n	8008f9a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8008f98:	2300      	movs	r3, #0
}
 8008f9a:	4618      	mov	r0, r3
 8008f9c:	3718      	adds	r7, #24
 8008f9e:	46bd      	mov	sp, r7
 8008fa0:	bd80      	pop	{r7, pc}

08008fa2 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008fa2:	b580      	push	{r7, lr}
 8008fa4:	b084      	sub	sp, #16
 8008fa6:	af00      	add	r7, sp, #0
 8008fa8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8008faa:	2300      	movs	r3, #0
 8008fac:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	2201      	movs	r2, #1
 8008fb2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	2200      	movs	r2, #0
 8008fba:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	2200      	movs	r2, #0
 8008fc2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	2200      	movs	r2, #0
 8008fc8:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	2200      	movs	r2, #0
 8008fd0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d014      	beq.n	8009008 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008fe4:	685b      	ldr	r3, [r3, #4]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d00e      	beq.n	8009008 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ff0:	685b      	ldr	r3, [r3, #4]
 8008ff2:	687a      	ldr	r2, [r7, #4]
 8008ff4:	6852      	ldr	r2, [r2, #4]
 8008ff6:	b2d2      	uxtb	r2, r2
 8008ff8:	4611      	mov	r1, r2
 8008ffa:	6878      	ldr	r0, [r7, #4]
 8008ffc:	4798      	blx	r3
 8008ffe:	4603      	mov	r3, r0
 8009000:	2b00      	cmp	r3, #0
 8009002:	d001      	beq.n	8009008 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8009004:	2303      	movs	r3, #3
 8009006:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009008:	2340      	movs	r3, #64	@ 0x40
 800900a:	2200      	movs	r2, #0
 800900c:	2100      	movs	r1, #0
 800900e:	6878      	ldr	r0, [r7, #4]
 8009010:	f001 fbff 	bl	800a812 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	2201      	movs	r2, #1
 8009018:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	2240      	movs	r2, #64	@ 0x40
 8009020:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009024:	2340      	movs	r3, #64	@ 0x40
 8009026:	2200      	movs	r2, #0
 8009028:	2180      	movs	r1, #128	@ 0x80
 800902a:	6878      	ldr	r0, [r7, #4]
 800902c:	f001 fbf1 	bl	800a812 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	2201      	movs	r2, #1
 8009034:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	2240      	movs	r2, #64	@ 0x40
 800903a:	621a      	str	r2, [r3, #32]

  return ret;
 800903c:	7bfb      	ldrb	r3, [r7, #15]
}
 800903e:	4618      	mov	r0, r3
 8009040:	3710      	adds	r7, #16
 8009042:	46bd      	mov	sp, r7
 8009044:	bd80      	pop	{r7, pc}

08009046 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009046:	b480      	push	{r7}
 8009048:	b083      	sub	sp, #12
 800904a:	af00      	add	r7, sp, #0
 800904c:	6078      	str	r0, [r7, #4]
 800904e:	460b      	mov	r3, r1
 8009050:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	78fa      	ldrb	r2, [r7, #3]
 8009056:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009058:	2300      	movs	r3, #0
}
 800905a:	4618      	mov	r0, r3
 800905c:	370c      	adds	r7, #12
 800905e:	46bd      	mov	sp, r7
 8009060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009064:	4770      	bx	lr

08009066 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009066:	b480      	push	{r7}
 8009068:	b083      	sub	sp, #12
 800906a:	af00      	add	r7, sp, #0
 800906c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009074:	b2db      	uxtb	r3, r3
 8009076:	2b04      	cmp	r3, #4
 8009078:	d006      	beq.n	8009088 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009080:	b2da      	uxtb	r2, r3
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	2204      	movs	r2, #4
 800908c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8009090:	2300      	movs	r3, #0
}
 8009092:	4618      	mov	r0, r3
 8009094:	370c      	adds	r7, #12
 8009096:	46bd      	mov	sp, r7
 8009098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909c:	4770      	bx	lr

0800909e <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800909e:	b480      	push	{r7}
 80090a0:	b083      	sub	sp, #12
 80090a2:	af00      	add	r7, sp, #0
 80090a4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80090ac:	b2db      	uxtb	r3, r3
 80090ae:	2b04      	cmp	r3, #4
 80090b0:	d106      	bne.n	80090c0 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80090b8:	b2da      	uxtb	r2, r3
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80090c0:	2300      	movs	r3, #0
}
 80090c2:	4618      	mov	r0, r3
 80090c4:	370c      	adds	r7, #12
 80090c6:	46bd      	mov	sp, r7
 80090c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090cc:	4770      	bx	lr

080090ce <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80090ce:	b580      	push	{r7, lr}
 80090d0:	b082      	sub	sp, #8
 80090d2:	af00      	add	r7, sp, #0
 80090d4:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80090dc:	b2db      	uxtb	r3, r3
 80090de:	2b03      	cmp	r3, #3
 80090e0:	d110      	bne.n	8009104 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d00b      	beq.n	8009104 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80090f2:	69db      	ldr	r3, [r3, #28]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d005      	beq.n	8009104 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80090fe:	69db      	ldr	r3, [r3, #28]
 8009100:	6878      	ldr	r0, [r7, #4]
 8009102:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8009104:	2300      	movs	r3, #0
}
 8009106:	4618      	mov	r0, r3
 8009108:	3708      	adds	r7, #8
 800910a:	46bd      	mov	sp, r7
 800910c:	bd80      	pop	{r7, pc}

0800910e <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800910e:	b580      	push	{r7, lr}
 8009110:	b082      	sub	sp, #8
 8009112:	af00      	add	r7, sp, #0
 8009114:	6078      	str	r0, [r7, #4]
 8009116:	460b      	mov	r3, r1
 8009118:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	32ae      	adds	r2, #174	@ 0xae
 8009124:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009128:	2b00      	cmp	r3, #0
 800912a:	d101      	bne.n	8009130 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800912c:	2303      	movs	r3, #3
 800912e:	e01c      	b.n	800916a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009136:	b2db      	uxtb	r3, r3
 8009138:	2b03      	cmp	r3, #3
 800913a:	d115      	bne.n	8009168 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	32ae      	adds	r2, #174	@ 0xae
 8009146:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800914a:	6a1b      	ldr	r3, [r3, #32]
 800914c:	2b00      	cmp	r3, #0
 800914e:	d00b      	beq.n	8009168 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	32ae      	adds	r2, #174	@ 0xae
 800915a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800915e:	6a1b      	ldr	r3, [r3, #32]
 8009160:	78fa      	ldrb	r2, [r7, #3]
 8009162:	4611      	mov	r1, r2
 8009164:	6878      	ldr	r0, [r7, #4]
 8009166:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009168:	2300      	movs	r3, #0
}
 800916a:	4618      	mov	r0, r3
 800916c:	3708      	adds	r7, #8
 800916e:	46bd      	mov	sp, r7
 8009170:	bd80      	pop	{r7, pc}

08009172 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009172:	b580      	push	{r7, lr}
 8009174:	b082      	sub	sp, #8
 8009176:	af00      	add	r7, sp, #0
 8009178:	6078      	str	r0, [r7, #4]
 800917a:	460b      	mov	r3, r1
 800917c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	32ae      	adds	r2, #174	@ 0xae
 8009188:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800918c:	2b00      	cmp	r3, #0
 800918e:	d101      	bne.n	8009194 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8009190:	2303      	movs	r3, #3
 8009192:	e01c      	b.n	80091ce <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800919a:	b2db      	uxtb	r3, r3
 800919c:	2b03      	cmp	r3, #3
 800919e:	d115      	bne.n	80091cc <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	32ae      	adds	r2, #174	@ 0xae
 80091aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d00b      	beq.n	80091cc <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	32ae      	adds	r2, #174	@ 0xae
 80091be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091c4:	78fa      	ldrb	r2, [r7, #3]
 80091c6:	4611      	mov	r1, r2
 80091c8:	6878      	ldr	r0, [r7, #4]
 80091ca:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80091cc:	2300      	movs	r3, #0
}
 80091ce:	4618      	mov	r0, r3
 80091d0:	3708      	adds	r7, #8
 80091d2:	46bd      	mov	sp, r7
 80091d4:	bd80      	pop	{r7, pc}

080091d6 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80091d6:	b480      	push	{r7}
 80091d8:	b083      	sub	sp, #12
 80091da:	af00      	add	r7, sp, #0
 80091dc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80091de:	2300      	movs	r3, #0
}
 80091e0:	4618      	mov	r0, r3
 80091e2:	370c      	adds	r7, #12
 80091e4:	46bd      	mov	sp, r7
 80091e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ea:	4770      	bx	lr

080091ec <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80091ec:	b580      	push	{r7, lr}
 80091ee:	b084      	sub	sp, #16
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80091f4:	2300      	movs	r3, #0
 80091f6:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	2201      	movs	r2, #1
 80091fc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009206:	2b00      	cmp	r3, #0
 8009208:	d00e      	beq.n	8009228 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009210:	685b      	ldr	r3, [r3, #4]
 8009212:	687a      	ldr	r2, [r7, #4]
 8009214:	6852      	ldr	r2, [r2, #4]
 8009216:	b2d2      	uxtb	r2, r2
 8009218:	4611      	mov	r1, r2
 800921a:	6878      	ldr	r0, [r7, #4]
 800921c:	4798      	blx	r3
 800921e:	4603      	mov	r3, r0
 8009220:	2b00      	cmp	r3, #0
 8009222:	d001      	beq.n	8009228 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8009224:	2303      	movs	r3, #3
 8009226:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009228:	7bfb      	ldrb	r3, [r7, #15]
}
 800922a:	4618      	mov	r0, r3
 800922c:	3710      	adds	r7, #16
 800922e:	46bd      	mov	sp, r7
 8009230:	bd80      	pop	{r7, pc}

08009232 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009232:	b480      	push	{r7}
 8009234:	b083      	sub	sp, #12
 8009236:	af00      	add	r7, sp, #0
 8009238:	6078      	str	r0, [r7, #4]
 800923a:	460b      	mov	r3, r1
 800923c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800923e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009240:	4618      	mov	r0, r3
 8009242:	370c      	adds	r7, #12
 8009244:	46bd      	mov	sp, r7
 8009246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800924a:	4770      	bx	lr

0800924c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800924c:	b480      	push	{r7}
 800924e:	b083      	sub	sp, #12
 8009250:	af00      	add	r7, sp, #0
 8009252:	6078      	str	r0, [r7, #4]
 8009254:	460b      	mov	r3, r1
 8009256:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009258:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800925a:	4618      	mov	r0, r3
 800925c:	370c      	adds	r7, #12
 800925e:	46bd      	mov	sp, r7
 8009260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009264:	4770      	bx	lr

08009266 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8009266:	b580      	push	{r7, lr}
 8009268:	b086      	sub	sp, #24
 800926a:	af00      	add	r7, sp, #0
 800926c:	6078      	str	r0, [r7, #4]
 800926e:	460b      	mov	r3, r1
 8009270:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800927a:	2300      	movs	r3, #0
 800927c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	885b      	ldrh	r3, [r3, #2]
 8009282:	b29b      	uxth	r3, r3
 8009284:	68fa      	ldr	r2, [r7, #12]
 8009286:	7812      	ldrb	r2, [r2, #0]
 8009288:	4293      	cmp	r3, r2
 800928a:	d91f      	bls.n	80092cc <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	781b      	ldrb	r3, [r3, #0]
 8009290:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8009292:	e013      	b.n	80092bc <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009294:	f107 030a 	add.w	r3, r7, #10
 8009298:	4619      	mov	r1, r3
 800929a:	6978      	ldr	r0, [r7, #20]
 800929c:	f000 f81b 	bl	80092d6 <USBD_GetNextDesc>
 80092a0:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80092a2:	697b      	ldr	r3, [r7, #20]
 80092a4:	785b      	ldrb	r3, [r3, #1]
 80092a6:	2b05      	cmp	r3, #5
 80092a8:	d108      	bne.n	80092bc <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80092aa:	697b      	ldr	r3, [r7, #20]
 80092ac:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80092ae:	693b      	ldr	r3, [r7, #16]
 80092b0:	789b      	ldrb	r3, [r3, #2]
 80092b2:	78fa      	ldrb	r2, [r7, #3]
 80092b4:	429a      	cmp	r2, r3
 80092b6:	d008      	beq.n	80092ca <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80092b8:	2300      	movs	r3, #0
 80092ba:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	885b      	ldrh	r3, [r3, #2]
 80092c0:	b29a      	uxth	r2, r3
 80092c2:	897b      	ldrh	r3, [r7, #10]
 80092c4:	429a      	cmp	r2, r3
 80092c6:	d8e5      	bhi.n	8009294 <USBD_GetEpDesc+0x2e>
 80092c8:	e000      	b.n	80092cc <USBD_GetEpDesc+0x66>
          break;
 80092ca:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80092cc:	693b      	ldr	r3, [r7, #16]
}
 80092ce:	4618      	mov	r0, r3
 80092d0:	3718      	adds	r7, #24
 80092d2:	46bd      	mov	sp, r7
 80092d4:	bd80      	pop	{r7, pc}

080092d6 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80092d6:	b480      	push	{r7}
 80092d8:	b085      	sub	sp, #20
 80092da:	af00      	add	r7, sp, #0
 80092dc:	6078      	str	r0, [r7, #4]
 80092de:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80092e4:	683b      	ldr	r3, [r7, #0]
 80092e6:	881b      	ldrh	r3, [r3, #0]
 80092e8:	68fa      	ldr	r2, [r7, #12]
 80092ea:	7812      	ldrb	r2, [r2, #0]
 80092ec:	4413      	add	r3, r2
 80092ee:	b29a      	uxth	r2, r3
 80092f0:	683b      	ldr	r3, [r7, #0]
 80092f2:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	781b      	ldrb	r3, [r3, #0]
 80092f8:	461a      	mov	r2, r3
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	4413      	add	r3, r2
 80092fe:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009300:	68fb      	ldr	r3, [r7, #12]
}
 8009302:	4618      	mov	r0, r3
 8009304:	3714      	adds	r7, #20
 8009306:	46bd      	mov	sp, r7
 8009308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800930c:	4770      	bx	lr

0800930e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800930e:	b480      	push	{r7}
 8009310:	b087      	sub	sp, #28
 8009312:	af00      	add	r7, sp, #0
 8009314:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800931a:	697b      	ldr	r3, [r7, #20]
 800931c:	781b      	ldrb	r3, [r3, #0]
 800931e:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009320:	697b      	ldr	r3, [r7, #20]
 8009322:	3301      	adds	r3, #1
 8009324:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009326:	697b      	ldr	r3, [r7, #20]
 8009328:	781b      	ldrb	r3, [r3, #0]
 800932a:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800932c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8009330:	021b      	lsls	r3, r3, #8
 8009332:	b21a      	sxth	r2, r3
 8009334:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009338:	4313      	orrs	r3, r2
 800933a:	b21b      	sxth	r3, r3
 800933c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800933e:	89fb      	ldrh	r3, [r7, #14]
}
 8009340:	4618      	mov	r0, r3
 8009342:	371c      	adds	r7, #28
 8009344:	46bd      	mov	sp, r7
 8009346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934a:	4770      	bx	lr

0800934c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800934c:	b580      	push	{r7, lr}
 800934e:	b084      	sub	sp, #16
 8009350:	af00      	add	r7, sp, #0
 8009352:	6078      	str	r0, [r7, #4]
 8009354:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009356:	2300      	movs	r3, #0
 8009358:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800935a:	683b      	ldr	r3, [r7, #0]
 800935c:	781b      	ldrb	r3, [r3, #0]
 800935e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009362:	2b40      	cmp	r3, #64	@ 0x40
 8009364:	d005      	beq.n	8009372 <USBD_StdDevReq+0x26>
 8009366:	2b40      	cmp	r3, #64	@ 0x40
 8009368:	d857      	bhi.n	800941a <USBD_StdDevReq+0xce>
 800936a:	2b00      	cmp	r3, #0
 800936c:	d00f      	beq.n	800938e <USBD_StdDevReq+0x42>
 800936e:	2b20      	cmp	r3, #32
 8009370:	d153      	bne.n	800941a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	32ae      	adds	r2, #174	@ 0xae
 800937c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009380:	689b      	ldr	r3, [r3, #8]
 8009382:	6839      	ldr	r1, [r7, #0]
 8009384:	6878      	ldr	r0, [r7, #4]
 8009386:	4798      	blx	r3
 8009388:	4603      	mov	r3, r0
 800938a:	73fb      	strb	r3, [r7, #15]
      break;
 800938c:	e04a      	b.n	8009424 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800938e:	683b      	ldr	r3, [r7, #0]
 8009390:	785b      	ldrb	r3, [r3, #1]
 8009392:	2b09      	cmp	r3, #9
 8009394:	d83b      	bhi.n	800940e <USBD_StdDevReq+0xc2>
 8009396:	a201      	add	r2, pc, #4	@ (adr r2, 800939c <USBD_StdDevReq+0x50>)
 8009398:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800939c:	080093f1 	.word	0x080093f1
 80093a0:	08009405 	.word	0x08009405
 80093a4:	0800940f 	.word	0x0800940f
 80093a8:	080093fb 	.word	0x080093fb
 80093ac:	0800940f 	.word	0x0800940f
 80093b0:	080093cf 	.word	0x080093cf
 80093b4:	080093c5 	.word	0x080093c5
 80093b8:	0800940f 	.word	0x0800940f
 80093bc:	080093e7 	.word	0x080093e7
 80093c0:	080093d9 	.word	0x080093d9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80093c4:	6839      	ldr	r1, [r7, #0]
 80093c6:	6878      	ldr	r0, [r7, #4]
 80093c8:	f000 fa3c 	bl	8009844 <USBD_GetDescriptor>
          break;
 80093cc:	e024      	b.n	8009418 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80093ce:	6839      	ldr	r1, [r7, #0]
 80093d0:	6878      	ldr	r0, [r7, #4]
 80093d2:	f000 fba1 	bl	8009b18 <USBD_SetAddress>
          break;
 80093d6:	e01f      	b.n	8009418 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80093d8:	6839      	ldr	r1, [r7, #0]
 80093da:	6878      	ldr	r0, [r7, #4]
 80093dc:	f000 fbe0 	bl	8009ba0 <USBD_SetConfig>
 80093e0:	4603      	mov	r3, r0
 80093e2:	73fb      	strb	r3, [r7, #15]
          break;
 80093e4:	e018      	b.n	8009418 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80093e6:	6839      	ldr	r1, [r7, #0]
 80093e8:	6878      	ldr	r0, [r7, #4]
 80093ea:	f000 fc83 	bl	8009cf4 <USBD_GetConfig>
          break;
 80093ee:	e013      	b.n	8009418 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80093f0:	6839      	ldr	r1, [r7, #0]
 80093f2:	6878      	ldr	r0, [r7, #4]
 80093f4:	f000 fcb4 	bl	8009d60 <USBD_GetStatus>
          break;
 80093f8:	e00e      	b.n	8009418 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80093fa:	6839      	ldr	r1, [r7, #0]
 80093fc:	6878      	ldr	r0, [r7, #4]
 80093fe:	f000 fce3 	bl	8009dc8 <USBD_SetFeature>
          break;
 8009402:	e009      	b.n	8009418 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009404:	6839      	ldr	r1, [r7, #0]
 8009406:	6878      	ldr	r0, [r7, #4]
 8009408:	f000 fd07 	bl	8009e1a <USBD_ClrFeature>
          break;
 800940c:	e004      	b.n	8009418 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800940e:	6839      	ldr	r1, [r7, #0]
 8009410:	6878      	ldr	r0, [r7, #4]
 8009412:	f000 fd5e 	bl	8009ed2 <USBD_CtlError>
          break;
 8009416:	bf00      	nop
      }
      break;
 8009418:	e004      	b.n	8009424 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800941a:	6839      	ldr	r1, [r7, #0]
 800941c:	6878      	ldr	r0, [r7, #4]
 800941e:	f000 fd58 	bl	8009ed2 <USBD_CtlError>
      break;
 8009422:	bf00      	nop
  }

  return ret;
 8009424:	7bfb      	ldrb	r3, [r7, #15]
}
 8009426:	4618      	mov	r0, r3
 8009428:	3710      	adds	r7, #16
 800942a:	46bd      	mov	sp, r7
 800942c:	bd80      	pop	{r7, pc}
 800942e:	bf00      	nop

08009430 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009430:	b580      	push	{r7, lr}
 8009432:	b084      	sub	sp, #16
 8009434:	af00      	add	r7, sp, #0
 8009436:	6078      	str	r0, [r7, #4]
 8009438:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800943a:	2300      	movs	r3, #0
 800943c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800943e:	683b      	ldr	r3, [r7, #0]
 8009440:	781b      	ldrb	r3, [r3, #0]
 8009442:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009446:	2b40      	cmp	r3, #64	@ 0x40
 8009448:	d005      	beq.n	8009456 <USBD_StdItfReq+0x26>
 800944a:	2b40      	cmp	r3, #64	@ 0x40
 800944c:	d852      	bhi.n	80094f4 <USBD_StdItfReq+0xc4>
 800944e:	2b00      	cmp	r3, #0
 8009450:	d001      	beq.n	8009456 <USBD_StdItfReq+0x26>
 8009452:	2b20      	cmp	r3, #32
 8009454:	d14e      	bne.n	80094f4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800945c:	b2db      	uxtb	r3, r3
 800945e:	3b01      	subs	r3, #1
 8009460:	2b02      	cmp	r3, #2
 8009462:	d840      	bhi.n	80094e6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009464:	683b      	ldr	r3, [r7, #0]
 8009466:	889b      	ldrh	r3, [r3, #4]
 8009468:	b2db      	uxtb	r3, r3
 800946a:	2b01      	cmp	r3, #1
 800946c:	d836      	bhi.n	80094dc <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800946e:	683b      	ldr	r3, [r7, #0]
 8009470:	889b      	ldrh	r3, [r3, #4]
 8009472:	b2db      	uxtb	r3, r3
 8009474:	4619      	mov	r1, r3
 8009476:	6878      	ldr	r0, [r7, #4]
 8009478:	f7ff fedb 	bl	8009232 <USBD_CoreFindIF>
 800947c:	4603      	mov	r3, r0
 800947e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009480:	7bbb      	ldrb	r3, [r7, #14]
 8009482:	2bff      	cmp	r3, #255	@ 0xff
 8009484:	d01d      	beq.n	80094c2 <USBD_StdItfReq+0x92>
 8009486:	7bbb      	ldrb	r3, [r7, #14]
 8009488:	2b00      	cmp	r3, #0
 800948a:	d11a      	bne.n	80094c2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800948c:	7bba      	ldrb	r2, [r7, #14]
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	32ae      	adds	r2, #174	@ 0xae
 8009492:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009496:	689b      	ldr	r3, [r3, #8]
 8009498:	2b00      	cmp	r3, #0
 800949a:	d00f      	beq.n	80094bc <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800949c:	7bba      	ldrb	r2, [r7, #14]
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80094a4:	7bba      	ldrb	r2, [r7, #14]
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	32ae      	adds	r2, #174	@ 0xae
 80094aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094ae:	689b      	ldr	r3, [r3, #8]
 80094b0:	6839      	ldr	r1, [r7, #0]
 80094b2:	6878      	ldr	r0, [r7, #4]
 80094b4:	4798      	blx	r3
 80094b6:	4603      	mov	r3, r0
 80094b8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80094ba:	e004      	b.n	80094c6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80094bc:	2303      	movs	r3, #3
 80094be:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80094c0:	e001      	b.n	80094c6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80094c2:	2303      	movs	r3, #3
 80094c4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80094c6:	683b      	ldr	r3, [r7, #0]
 80094c8:	88db      	ldrh	r3, [r3, #6]
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d110      	bne.n	80094f0 <USBD_StdItfReq+0xc0>
 80094ce:	7bfb      	ldrb	r3, [r7, #15]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d10d      	bne.n	80094f0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80094d4:	6878      	ldr	r0, [r7, #4]
 80094d6:	f000 fdd3 	bl	800a080 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80094da:	e009      	b.n	80094f0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80094dc:	6839      	ldr	r1, [r7, #0]
 80094de:	6878      	ldr	r0, [r7, #4]
 80094e0:	f000 fcf7 	bl	8009ed2 <USBD_CtlError>
          break;
 80094e4:	e004      	b.n	80094f0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80094e6:	6839      	ldr	r1, [r7, #0]
 80094e8:	6878      	ldr	r0, [r7, #4]
 80094ea:	f000 fcf2 	bl	8009ed2 <USBD_CtlError>
          break;
 80094ee:	e000      	b.n	80094f2 <USBD_StdItfReq+0xc2>
          break;
 80094f0:	bf00      	nop
      }
      break;
 80094f2:	e004      	b.n	80094fe <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80094f4:	6839      	ldr	r1, [r7, #0]
 80094f6:	6878      	ldr	r0, [r7, #4]
 80094f8:	f000 fceb 	bl	8009ed2 <USBD_CtlError>
      break;
 80094fc:	bf00      	nop
  }

  return ret;
 80094fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8009500:	4618      	mov	r0, r3
 8009502:	3710      	adds	r7, #16
 8009504:	46bd      	mov	sp, r7
 8009506:	bd80      	pop	{r7, pc}

08009508 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009508:	b580      	push	{r7, lr}
 800950a:	b084      	sub	sp, #16
 800950c:	af00      	add	r7, sp, #0
 800950e:	6078      	str	r0, [r7, #4]
 8009510:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8009512:	2300      	movs	r3, #0
 8009514:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8009516:	683b      	ldr	r3, [r7, #0]
 8009518:	889b      	ldrh	r3, [r3, #4]
 800951a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800951c:	683b      	ldr	r3, [r7, #0]
 800951e:	781b      	ldrb	r3, [r3, #0]
 8009520:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009524:	2b40      	cmp	r3, #64	@ 0x40
 8009526:	d007      	beq.n	8009538 <USBD_StdEPReq+0x30>
 8009528:	2b40      	cmp	r3, #64	@ 0x40
 800952a:	f200 817f 	bhi.w	800982c <USBD_StdEPReq+0x324>
 800952e:	2b00      	cmp	r3, #0
 8009530:	d02a      	beq.n	8009588 <USBD_StdEPReq+0x80>
 8009532:	2b20      	cmp	r3, #32
 8009534:	f040 817a 	bne.w	800982c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009538:	7bbb      	ldrb	r3, [r7, #14]
 800953a:	4619      	mov	r1, r3
 800953c:	6878      	ldr	r0, [r7, #4]
 800953e:	f7ff fe85 	bl	800924c <USBD_CoreFindEP>
 8009542:	4603      	mov	r3, r0
 8009544:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009546:	7b7b      	ldrb	r3, [r7, #13]
 8009548:	2bff      	cmp	r3, #255	@ 0xff
 800954a:	f000 8174 	beq.w	8009836 <USBD_StdEPReq+0x32e>
 800954e:	7b7b      	ldrb	r3, [r7, #13]
 8009550:	2b00      	cmp	r3, #0
 8009552:	f040 8170 	bne.w	8009836 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8009556:	7b7a      	ldrb	r2, [r7, #13]
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800955e:	7b7a      	ldrb	r2, [r7, #13]
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	32ae      	adds	r2, #174	@ 0xae
 8009564:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009568:	689b      	ldr	r3, [r3, #8]
 800956a:	2b00      	cmp	r3, #0
 800956c:	f000 8163 	beq.w	8009836 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8009570:	7b7a      	ldrb	r2, [r7, #13]
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	32ae      	adds	r2, #174	@ 0xae
 8009576:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800957a:	689b      	ldr	r3, [r3, #8]
 800957c:	6839      	ldr	r1, [r7, #0]
 800957e:	6878      	ldr	r0, [r7, #4]
 8009580:	4798      	blx	r3
 8009582:	4603      	mov	r3, r0
 8009584:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8009586:	e156      	b.n	8009836 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009588:	683b      	ldr	r3, [r7, #0]
 800958a:	785b      	ldrb	r3, [r3, #1]
 800958c:	2b03      	cmp	r3, #3
 800958e:	d008      	beq.n	80095a2 <USBD_StdEPReq+0x9a>
 8009590:	2b03      	cmp	r3, #3
 8009592:	f300 8145 	bgt.w	8009820 <USBD_StdEPReq+0x318>
 8009596:	2b00      	cmp	r3, #0
 8009598:	f000 809b 	beq.w	80096d2 <USBD_StdEPReq+0x1ca>
 800959c:	2b01      	cmp	r3, #1
 800959e:	d03c      	beq.n	800961a <USBD_StdEPReq+0x112>
 80095a0:	e13e      	b.n	8009820 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80095a8:	b2db      	uxtb	r3, r3
 80095aa:	2b02      	cmp	r3, #2
 80095ac:	d002      	beq.n	80095b4 <USBD_StdEPReq+0xac>
 80095ae:	2b03      	cmp	r3, #3
 80095b0:	d016      	beq.n	80095e0 <USBD_StdEPReq+0xd8>
 80095b2:	e02c      	b.n	800960e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80095b4:	7bbb      	ldrb	r3, [r7, #14]
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d00d      	beq.n	80095d6 <USBD_StdEPReq+0xce>
 80095ba:	7bbb      	ldrb	r3, [r7, #14]
 80095bc:	2b80      	cmp	r3, #128	@ 0x80
 80095be:	d00a      	beq.n	80095d6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80095c0:	7bbb      	ldrb	r3, [r7, #14]
 80095c2:	4619      	mov	r1, r3
 80095c4:	6878      	ldr	r0, [r7, #4]
 80095c6:	f001 f969 	bl	800a89c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80095ca:	2180      	movs	r1, #128	@ 0x80
 80095cc:	6878      	ldr	r0, [r7, #4]
 80095ce:	f001 f965 	bl	800a89c <USBD_LL_StallEP>
 80095d2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80095d4:	e020      	b.n	8009618 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80095d6:	6839      	ldr	r1, [r7, #0]
 80095d8:	6878      	ldr	r0, [r7, #4]
 80095da:	f000 fc7a 	bl	8009ed2 <USBD_CtlError>
              break;
 80095de:	e01b      	b.n	8009618 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80095e0:	683b      	ldr	r3, [r7, #0]
 80095e2:	885b      	ldrh	r3, [r3, #2]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d10e      	bne.n	8009606 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80095e8:	7bbb      	ldrb	r3, [r7, #14]
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d00b      	beq.n	8009606 <USBD_StdEPReq+0xfe>
 80095ee:	7bbb      	ldrb	r3, [r7, #14]
 80095f0:	2b80      	cmp	r3, #128	@ 0x80
 80095f2:	d008      	beq.n	8009606 <USBD_StdEPReq+0xfe>
 80095f4:	683b      	ldr	r3, [r7, #0]
 80095f6:	88db      	ldrh	r3, [r3, #6]
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d104      	bne.n	8009606 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80095fc:	7bbb      	ldrb	r3, [r7, #14]
 80095fe:	4619      	mov	r1, r3
 8009600:	6878      	ldr	r0, [r7, #4]
 8009602:	f001 f94b 	bl	800a89c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8009606:	6878      	ldr	r0, [r7, #4]
 8009608:	f000 fd3a 	bl	800a080 <USBD_CtlSendStatus>

              break;
 800960c:	e004      	b.n	8009618 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800960e:	6839      	ldr	r1, [r7, #0]
 8009610:	6878      	ldr	r0, [r7, #4]
 8009612:	f000 fc5e 	bl	8009ed2 <USBD_CtlError>
              break;
 8009616:	bf00      	nop
          }
          break;
 8009618:	e107      	b.n	800982a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009620:	b2db      	uxtb	r3, r3
 8009622:	2b02      	cmp	r3, #2
 8009624:	d002      	beq.n	800962c <USBD_StdEPReq+0x124>
 8009626:	2b03      	cmp	r3, #3
 8009628:	d016      	beq.n	8009658 <USBD_StdEPReq+0x150>
 800962a:	e04b      	b.n	80096c4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800962c:	7bbb      	ldrb	r3, [r7, #14]
 800962e:	2b00      	cmp	r3, #0
 8009630:	d00d      	beq.n	800964e <USBD_StdEPReq+0x146>
 8009632:	7bbb      	ldrb	r3, [r7, #14]
 8009634:	2b80      	cmp	r3, #128	@ 0x80
 8009636:	d00a      	beq.n	800964e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009638:	7bbb      	ldrb	r3, [r7, #14]
 800963a:	4619      	mov	r1, r3
 800963c:	6878      	ldr	r0, [r7, #4]
 800963e:	f001 f92d 	bl	800a89c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009642:	2180      	movs	r1, #128	@ 0x80
 8009644:	6878      	ldr	r0, [r7, #4]
 8009646:	f001 f929 	bl	800a89c <USBD_LL_StallEP>
 800964a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800964c:	e040      	b.n	80096d0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800964e:	6839      	ldr	r1, [r7, #0]
 8009650:	6878      	ldr	r0, [r7, #4]
 8009652:	f000 fc3e 	bl	8009ed2 <USBD_CtlError>
              break;
 8009656:	e03b      	b.n	80096d0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009658:	683b      	ldr	r3, [r7, #0]
 800965a:	885b      	ldrh	r3, [r3, #2]
 800965c:	2b00      	cmp	r3, #0
 800965e:	d136      	bne.n	80096ce <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009660:	7bbb      	ldrb	r3, [r7, #14]
 8009662:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009666:	2b00      	cmp	r3, #0
 8009668:	d004      	beq.n	8009674 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800966a:	7bbb      	ldrb	r3, [r7, #14]
 800966c:	4619      	mov	r1, r3
 800966e:	6878      	ldr	r0, [r7, #4]
 8009670:	f001 f933 	bl	800a8da <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009674:	6878      	ldr	r0, [r7, #4]
 8009676:	f000 fd03 	bl	800a080 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800967a:	7bbb      	ldrb	r3, [r7, #14]
 800967c:	4619      	mov	r1, r3
 800967e:	6878      	ldr	r0, [r7, #4]
 8009680:	f7ff fde4 	bl	800924c <USBD_CoreFindEP>
 8009684:	4603      	mov	r3, r0
 8009686:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009688:	7b7b      	ldrb	r3, [r7, #13]
 800968a:	2bff      	cmp	r3, #255	@ 0xff
 800968c:	d01f      	beq.n	80096ce <USBD_StdEPReq+0x1c6>
 800968e:	7b7b      	ldrb	r3, [r7, #13]
 8009690:	2b00      	cmp	r3, #0
 8009692:	d11c      	bne.n	80096ce <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009694:	7b7a      	ldrb	r2, [r7, #13]
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800969c:	7b7a      	ldrb	r2, [r7, #13]
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	32ae      	adds	r2, #174	@ 0xae
 80096a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096a6:	689b      	ldr	r3, [r3, #8]
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d010      	beq.n	80096ce <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80096ac:	7b7a      	ldrb	r2, [r7, #13]
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	32ae      	adds	r2, #174	@ 0xae
 80096b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096b6:	689b      	ldr	r3, [r3, #8]
 80096b8:	6839      	ldr	r1, [r7, #0]
 80096ba:	6878      	ldr	r0, [r7, #4]
 80096bc:	4798      	blx	r3
 80096be:	4603      	mov	r3, r0
 80096c0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80096c2:	e004      	b.n	80096ce <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80096c4:	6839      	ldr	r1, [r7, #0]
 80096c6:	6878      	ldr	r0, [r7, #4]
 80096c8:	f000 fc03 	bl	8009ed2 <USBD_CtlError>
              break;
 80096cc:	e000      	b.n	80096d0 <USBD_StdEPReq+0x1c8>
              break;
 80096ce:	bf00      	nop
          }
          break;
 80096d0:	e0ab      	b.n	800982a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80096d8:	b2db      	uxtb	r3, r3
 80096da:	2b02      	cmp	r3, #2
 80096dc:	d002      	beq.n	80096e4 <USBD_StdEPReq+0x1dc>
 80096de:	2b03      	cmp	r3, #3
 80096e0:	d032      	beq.n	8009748 <USBD_StdEPReq+0x240>
 80096e2:	e097      	b.n	8009814 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80096e4:	7bbb      	ldrb	r3, [r7, #14]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d007      	beq.n	80096fa <USBD_StdEPReq+0x1f2>
 80096ea:	7bbb      	ldrb	r3, [r7, #14]
 80096ec:	2b80      	cmp	r3, #128	@ 0x80
 80096ee:	d004      	beq.n	80096fa <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80096f0:	6839      	ldr	r1, [r7, #0]
 80096f2:	6878      	ldr	r0, [r7, #4]
 80096f4:	f000 fbed 	bl	8009ed2 <USBD_CtlError>
                break;
 80096f8:	e091      	b.n	800981e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80096fa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80096fe:	2b00      	cmp	r3, #0
 8009700:	da0b      	bge.n	800971a <USBD_StdEPReq+0x212>
 8009702:	7bbb      	ldrb	r3, [r7, #14]
 8009704:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009708:	4613      	mov	r3, r2
 800970a:	009b      	lsls	r3, r3, #2
 800970c:	4413      	add	r3, r2
 800970e:	009b      	lsls	r3, r3, #2
 8009710:	3310      	adds	r3, #16
 8009712:	687a      	ldr	r2, [r7, #4]
 8009714:	4413      	add	r3, r2
 8009716:	3304      	adds	r3, #4
 8009718:	e00b      	b.n	8009732 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800971a:	7bbb      	ldrb	r3, [r7, #14]
 800971c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009720:	4613      	mov	r3, r2
 8009722:	009b      	lsls	r3, r3, #2
 8009724:	4413      	add	r3, r2
 8009726:	009b      	lsls	r3, r3, #2
 8009728:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800972c:	687a      	ldr	r2, [r7, #4]
 800972e:	4413      	add	r3, r2
 8009730:	3304      	adds	r3, #4
 8009732:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009734:	68bb      	ldr	r3, [r7, #8]
 8009736:	2200      	movs	r2, #0
 8009738:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800973a:	68bb      	ldr	r3, [r7, #8]
 800973c:	2202      	movs	r2, #2
 800973e:	4619      	mov	r1, r3
 8009740:	6878      	ldr	r0, [r7, #4]
 8009742:	f000 fc43 	bl	8009fcc <USBD_CtlSendData>
              break;
 8009746:	e06a      	b.n	800981e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009748:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800974c:	2b00      	cmp	r3, #0
 800974e:	da11      	bge.n	8009774 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009750:	7bbb      	ldrb	r3, [r7, #14]
 8009752:	f003 020f 	and.w	r2, r3, #15
 8009756:	6879      	ldr	r1, [r7, #4]
 8009758:	4613      	mov	r3, r2
 800975a:	009b      	lsls	r3, r3, #2
 800975c:	4413      	add	r3, r2
 800975e:	009b      	lsls	r3, r3, #2
 8009760:	440b      	add	r3, r1
 8009762:	3324      	adds	r3, #36	@ 0x24
 8009764:	881b      	ldrh	r3, [r3, #0]
 8009766:	2b00      	cmp	r3, #0
 8009768:	d117      	bne.n	800979a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800976a:	6839      	ldr	r1, [r7, #0]
 800976c:	6878      	ldr	r0, [r7, #4]
 800976e:	f000 fbb0 	bl	8009ed2 <USBD_CtlError>
                  break;
 8009772:	e054      	b.n	800981e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009774:	7bbb      	ldrb	r3, [r7, #14]
 8009776:	f003 020f 	and.w	r2, r3, #15
 800977a:	6879      	ldr	r1, [r7, #4]
 800977c:	4613      	mov	r3, r2
 800977e:	009b      	lsls	r3, r3, #2
 8009780:	4413      	add	r3, r2
 8009782:	009b      	lsls	r3, r3, #2
 8009784:	440b      	add	r3, r1
 8009786:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800978a:	881b      	ldrh	r3, [r3, #0]
 800978c:	2b00      	cmp	r3, #0
 800978e:	d104      	bne.n	800979a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8009790:	6839      	ldr	r1, [r7, #0]
 8009792:	6878      	ldr	r0, [r7, #4]
 8009794:	f000 fb9d 	bl	8009ed2 <USBD_CtlError>
                  break;
 8009798:	e041      	b.n	800981e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800979a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	da0b      	bge.n	80097ba <USBD_StdEPReq+0x2b2>
 80097a2:	7bbb      	ldrb	r3, [r7, #14]
 80097a4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80097a8:	4613      	mov	r3, r2
 80097aa:	009b      	lsls	r3, r3, #2
 80097ac:	4413      	add	r3, r2
 80097ae:	009b      	lsls	r3, r3, #2
 80097b0:	3310      	adds	r3, #16
 80097b2:	687a      	ldr	r2, [r7, #4]
 80097b4:	4413      	add	r3, r2
 80097b6:	3304      	adds	r3, #4
 80097b8:	e00b      	b.n	80097d2 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80097ba:	7bbb      	ldrb	r3, [r7, #14]
 80097bc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80097c0:	4613      	mov	r3, r2
 80097c2:	009b      	lsls	r3, r3, #2
 80097c4:	4413      	add	r3, r2
 80097c6:	009b      	lsls	r3, r3, #2
 80097c8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80097cc:	687a      	ldr	r2, [r7, #4]
 80097ce:	4413      	add	r3, r2
 80097d0:	3304      	adds	r3, #4
 80097d2:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80097d4:	7bbb      	ldrb	r3, [r7, #14]
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d002      	beq.n	80097e0 <USBD_StdEPReq+0x2d8>
 80097da:	7bbb      	ldrb	r3, [r7, #14]
 80097dc:	2b80      	cmp	r3, #128	@ 0x80
 80097de:	d103      	bne.n	80097e8 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 80097e0:	68bb      	ldr	r3, [r7, #8]
 80097e2:	2200      	movs	r2, #0
 80097e4:	601a      	str	r2, [r3, #0]
 80097e6:	e00e      	b.n	8009806 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80097e8:	7bbb      	ldrb	r3, [r7, #14]
 80097ea:	4619      	mov	r1, r3
 80097ec:	6878      	ldr	r0, [r7, #4]
 80097ee:	f001 f893 	bl	800a918 <USBD_LL_IsStallEP>
 80097f2:	4603      	mov	r3, r0
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d003      	beq.n	8009800 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 80097f8:	68bb      	ldr	r3, [r7, #8]
 80097fa:	2201      	movs	r2, #1
 80097fc:	601a      	str	r2, [r3, #0]
 80097fe:	e002      	b.n	8009806 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8009800:	68bb      	ldr	r3, [r7, #8]
 8009802:	2200      	movs	r2, #0
 8009804:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009806:	68bb      	ldr	r3, [r7, #8]
 8009808:	2202      	movs	r2, #2
 800980a:	4619      	mov	r1, r3
 800980c:	6878      	ldr	r0, [r7, #4]
 800980e:	f000 fbdd 	bl	8009fcc <USBD_CtlSendData>
              break;
 8009812:	e004      	b.n	800981e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8009814:	6839      	ldr	r1, [r7, #0]
 8009816:	6878      	ldr	r0, [r7, #4]
 8009818:	f000 fb5b 	bl	8009ed2 <USBD_CtlError>
              break;
 800981c:	bf00      	nop
          }
          break;
 800981e:	e004      	b.n	800982a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8009820:	6839      	ldr	r1, [r7, #0]
 8009822:	6878      	ldr	r0, [r7, #4]
 8009824:	f000 fb55 	bl	8009ed2 <USBD_CtlError>
          break;
 8009828:	bf00      	nop
      }
      break;
 800982a:	e005      	b.n	8009838 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800982c:	6839      	ldr	r1, [r7, #0]
 800982e:	6878      	ldr	r0, [r7, #4]
 8009830:	f000 fb4f 	bl	8009ed2 <USBD_CtlError>
      break;
 8009834:	e000      	b.n	8009838 <USBD_StdEPReq+0x330>
      break;
 8009836:	bf00      	nop
  }

  return ret;
 8009838:	7bfb      	ldrb	r3, [r7, #15]
}
 800983a:	4618      	mov	r0, r3
 800983c:	3710      	adds	r7, #16
 800983e:	46bd      	mov	sp, r7
 8009840:	bd80      	pop	{r7, pc}
	...

08009844 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009844:	b580      	push	{r7, lr}
 8009846:	b084      	sub	sp, #16
 8009848:	af00      	add	r7, sp, #0
 800984a:	6078      	str	r0, [r7, #4]
 800984c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800984e:	2300      	movs	r3, #0
 8009850:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009852:	2300      	movs	r3, #0
 8009854:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009856:	2300      	movs	r3, #0
 8009858:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800985a:	683b      	ldr	r3, [r7, #0]
 800985c:	885b      	ldrh	r3, [r3, #2]
 800985e:	0a1b      	lsrs	r3, r3, #8
 8009860:	b29b      	uxth	r3, r3
 8009862:	3b01      	subs	r3, #1
 8009864:	2b06      	cmp	r3, #6
 8009866:	f200 8128 	bhi.w	8009aba <USBD_GetDescriptor+0x276>
 800986a:	a201      	add	r2, pc, #4	@ (adr r2, 8009870 <USBD_GetDescriptor+0x2c>)
 800986c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009870:	0800988d 	.word	0x0800988d
 8009874:	080098a5 	.word	0x080098a5
 8009878:	080098e5 	.word	0x080098e5
 800987c:	08009abb 	.word	0x08009abb
 8009880:	08009abb 	.word	0x08009abb
 8009884:	08009a5b 	.word	0x08009a5b
 8009888:	08009a87 	.word	0x08009a87
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	687a      	ldr	r2, [r7, #4]
 8009896:	7c12      	ldrb	r2, [r2, #16]
 8009898:	f107 0108 	add.w	r1, r7, #8
 800989c:	4610      	mov	r0, r2
 800989e:	4798      	blx	r3
 80098a0:	60f8      	str	r0, [r7, #12]
      break;
 80098a2:	e112      	b.n	8009aca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	7c1b      	ldrb	r3, [r3, #16]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d10d      	bne.n	80098c8 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80098b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098b4:	f107 0208 	add.w	r2, r7, #8
 80098b8:	4610      	mov	r0, r2
 80098ba:	4798      	blx	r3
 80098bc:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	3301      	adds	r3, #1
 80098c2:	2202      	movs	r2, #2
 80098c4:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80098c6:	e100      	b.n	8009aca <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80098ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098d0:	f107 0208 	add.w	r2, r7, #8
 80098d4:	4610      	mov	r0, r2
 80098d6:	4798      	blx	r3
 80098d8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	3301      	adds	r3, #1
 80098de:	2202      	movs	r2, #2
 80098e0:	701a      	strb	r2, [r3, #0]
      break;
 80098e2:	e0f2      	b.n	8009aca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80098e4:	683b      	ldr	r3, [r7, #0]
 80098e6:	885b      	ldrh	r3, [r3, #2]
 80098e8:	b2db      	uxtb	r3, r3
 80098ea:	2b05      	cmp	r3, #5
 80098ec:	f200 80ac 	bhi.w	8009a48 <USBD_GetDescriptor+0x204>
 80098f0:	a201      	add	r2, pc, #4	@ (adr r2, 80098f8 <USBD_GetDescriptor+0xb4>)
 80098f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098f6:	bf00      	nop
 80098f8:	08009911 	.word	0x08009911
 80098fc:	08009945 	.word	0x08009945
 8009900:	08009979 	.word	0x08009979
 8009904:	080099ad 	.word	0x080099ad
 8009908:	080099e1 	.word	0x080099e1
 800990c:	08009a15 	.word	0x08009a15
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009916:	685b      	ldr	r3, [r3, #4]
 8009918:	2b00      	cmp	r3, #0
 800991a:	d00b      	beq.n	8009934 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009922:	685b      	ldr	r3, [r3, #4]
 8009924:	687a      	ldr	r2, [r7, #4]
 8009926:	7c12      	ldrb	r2, [r2, #16]
 8009928:	f107 0108 	add.w	r1, r7, #8
 800992c:	4610      	mov	r0, r2
 800992e:	4798      	blx	r3
 8009930:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009932:	e091      	b.n	8009a58 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009934:	6839      	ldr	r1, [r7, #0]
 8009936:	6878      	ldr	r0, [r7, #4]
 8009938:	f000 facb 	bl	8009ed2 <USBD_CtlError>
            err++;
 800993c:	7afb      	ldrb	r3, [r7, #11]
 800993e:	3301      	adds	r3, #1
 8009940:	72fb      	strb	r3, [r7, #11]
          break;
 8009942:	e089      	b.n	8009a58 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800994a:	689b      	ldr	r3, [r3, #8]
 800994c:	2b00      	cmp	r3, #0
 800994e:	d00b      	beq.n	8009968 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009956:	689b      	ldr	r3, [r3, #8]
 8009958:	687a      	ldr	r2, [r7, #4]
 800995a:	7c12      	ldrb	r2, [r2, #16]
 800995c:	f107 0108 	add.w	r1, r7, #8
 8009960:	4610      	mov	r0, r2
 8009962:	4798      	blx	r3
 8009964:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009966:	e077      	b.n	8009a58 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009968:	6839      	ldr	r1, [r7, #0]
 800996a:	6878      	ldr	r0, [r7, #4]
 800996c:	f000 fab1 	bl	8009ed2 <USBD_CtlError>
            err++;
 8009970:	7afb      	ldrb	r3, [r7, #11]
 8009972:	3301      	adds	r3, #1
 8009974:	72fb      	strb	r3, [r7, #11]
          break;
 8009976:	e06f      	b.n	8009a58 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800997e:	68db      	ldr	r3, [r3, #12]
 8009980:	2b00      	cmp	r3, #0
 8009982:	d00b      	beq.n	800999c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800998a:	68db      	ldr	r3, [r3, #12]
 800998c:	687a      	ldr	r2, [r7, #4]
 800998e:	7c12      	ldrb	r2, [r2, #16]
 8009990:	f107 0108 	add.w	r1, r7, #8
 8009994:	4610      	mov	r0, r2
 8009996:	4798      	blx	r3
 8009998:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800999a:	e05d      	b.n	8009a58 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800999c:	6839      	ldr	r1, [r7, #0]
 800999e:	6878      	ldr	r0, [r7, #4]
 80099a0:	f000 fa97 	bl	8009ed2 <USBD_CtlError>
            err++;
 80099a4:	7afb      	ldrb	r3, [r7, #11]
 80099a6:	3301      	adds	r3, #1
 80099a8:	72fb      	strb	r3, [r7, #11]
          break;
 80099aa:	e055      	b.n	8009a58 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099b2:	691b      	ldr	r3, [r3, #16]
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d00b      	beq.n	80099d0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099be:	691b      	ldr	r3, [r3, #16]
 80099c0:	687a      	ldr	r2, [r7, #4]
 80099c2:	7c12      	ldrb	r2, [r2, #16]
 80099c4:	f107 0108 	add.w	r1, r7, #8
 80099c8:	4610      	mov	r0, r2
 80099ca:	4798      	blx	r3
 80099cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80099ce:	e043      	b.n	8009a58 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80099d0:	6839      	ldr	r1, [r7, #0]
 80099d2:	6878      	ldr	r0, [r7, #4]
 80099d4:	f000 fa7d 	bl	8009ed2 <USBD_CtlError>
            err++;
 80099d8:	7afb      	ldrb	r3, [r7, #11]
 80099da:	3301      	adds	r3, #1
 80099dc:	72fb      	strb	r3, [r7, #11]
          break;
 80099de:	e03b      	b.n	8009a58 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099e6:	695b      	ldr	r3, [r3, #20]
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d00b      	beq.n	8009a04 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099f2:	695b      	ldr	r3, [r3, #20]
 80099f4:	687a      	ldr	r2, [r7, #4]
 80099f6:	7c12      	ldrb	r2, [r2, #16]
 80099f8:	f107 0108 	add.w	r1, r7, #8
 80099fc:	4610      	mov	r0, r2
 80099fe:	4798      	blx	r3
 8009a00:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009a02:	e029      	b.n	8009a58 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009a04:	6839      	ldr	r1, [r7, #0]
 8009a06:	6878      	ldr	r0, [r7, #4]
 8009a08:	f000 fa63 	bl	8009ed2 <USBD_CtlError>
            err++;
 8009a0c:	7afb      	ldrb	r3, [r7, #11]
 8009a0e:	3301      	adds	r3, #1
 8009a10:	72fb      	strb	r3, [r7, #11]
          break;
 8009a12:	e021      	b.n	8009a58 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a1a:	699b      	ldr	r3, [r3, #24]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d00b      	beq.n	8009a38 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a26:	699b      	ldr	r3, [r3, #24]
 8009a28:	687a      	ldr	r2, [r7, #4]
 8009a2a:	7c12      	ldrb	r2, [r2, #16]
 8009a2c:	f107 0108 	add.w	r1, r7, #8
 8009a30:	4610      	mov	r0, r2
 8009a32:	4798      	blx	r3
 8009a34:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009a36:	e00f      	b.n	8009a58 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009a38:	6839      	ldr	r1, [r7, #0]
 8009a3a:	6878      	ldr	r0, [r7, #4]
 8009a3c:	f000 fa49 	bl	8009ed2 <USBD_CtlError>
            err++;
 8009a40:	7afb      	ldrb	r3, [r7, #11]
 8009a42:	3301      	adds	r3, #1
 8009a44:	72fb      	strb	r3, [r7, #11]
          break;
 8009a46:	e007      	b.n	8009a58 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009a48:	6839      	ldr	r1, [r7, #0]
 8009a4a:	6878      	ldr	r0, [r7, #4]
 8009a4c:	f000 fa41 	bl	8009ed2 <USBD_CtlError>
          err++;
 8009a50:	7afb      	ldrb	r3, [r7, #11]
 8009a52:	3301      	adds	r3, #1
 8009a54:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009a56:	bf00      	nop
      }
      break;
 8009a58:	e037      	b.n	8009aca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	7c1b      	ldrb	r3, [r3, #16]
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d109      	bne.n	8009a76 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009a6a:	f107 0208 	add.w	r2, r7, #8
 8009a6e:	4610      	mov	r0, r2
 8009a70:	4798      	blx	r3
 8009a72:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009a74:	e029      	b.n	8009aca <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009a76:	6839      	ldr	r1, [r7, #0]
 8009a78:	6878      	ldr	r0, [r7, #4]
 8009a7a:	f000 fa2a 	bl	8009ed2 <USBD_CtlError>
        err++;
 8009a7e:	7afb      	ldrb	r3, [r7, #11]
 8009a80:	3301      	adds	r3, #1
 8009a82:	72fb      	strb	r3, [r7, #11]
      break;
 8009a84:	e021      	b.n	8009aca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	7c1b      	ldrb	r3, [r3, #16]
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d10d      	bne.n	8009aaa <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a96:	f107 0208 	add.w	r2, r7, #8
 8009a9a:	4610      	mov	r0, r2
 8009a9c:	4798      	blx	r3
 8009a9e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	3301      	adds	r3, #1
 8009aa4:	2207      	movs	r2, #7
 8009aa6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009aa8:	e00f      	b.n	8009aca <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009aaa:	6839      	ldr	r1, [r7, #0]
 8009aac:	6878      	ldr	r0, [r7, #4]
 8009aae:	f000 fa10 	bl	8009ed2 <USBD_CtlError>
        err++;
 8009ab2:	7afb      	ldrb	r3, [r7, #11]
 8009ab4:	3301      	adds	r3, #1
 8009ab6:	72fb      	strb	r3, [r7, #11]
      break;
 8009ab8:	e007      	b.n	8009aca <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009aba:	6839      	ldr	r1, [r7, #0]
 8009abc:	6878      	ldr	r0, [r7, #4]
 8009abe:	f000 fa08 	bl	8009ed2 <USBD_CtlError>
      err++;
 8009ac2:	7afb      	ldrb	r3, [r7, #11]
 8009ac4:	3301      	adds	r3, #1
 8009ac6:	72fb      	strb	r3, [r7, #11]
      break;
 8009ac8:	bf00      	nop
  }

  if (err != 0U)
 8009aca:	7afb      	ldrb	r3, [r7, #11]
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d11e      	bne.n	8009b0e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8009ad0:	683b      	ldr	r3, [r7, #0]
 8009ad2:	88db      	ldrh	r3, [r3, #6]
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d016      	beq.n	8009b06 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8009ad8:	893b      	ldrh	r3, [r7, #8]
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d00e      	beq.n	8009afc <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8009ade:	683b      	ldr	r3, [r7, #0]
 8009ae0:	88da      	ldrh	r2, [r3, #6]
 8009ae2:	893b      	ldrh	r3, [r7, #8]
 8009ae4:	4293      	cmp	r3, r2
 8009ae6:	bf28      	it	cs
 8009ae8:	4613      	movcs	r3, r2
 8009aea:	b29b      	uxth	r3, r3
 8009aec:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009aee:	893b      	ldrh	r3, [r7, #8]
 8009af0:	461a      	mov	r2, r3
 8009af2:	68f9      	ldr	r1, [r7, #12]
 8009af4:	6878      	ldr	r0, [r7, #4]
 8009af6:	f000 fa69 	bl	8009fcc <USBD_CtlSendData>
 8009afa:	e009      	b.n	8009b10 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009afc:	6839      	ldr	r1, [r7, #0]
 8009afe:	6878      	ldr	r0, [r7, #4]
 8009b00:	f000 f9e7 	bl	8009ed2 <USBD_CtlError>
 8009b04:	e004      	b.n	8009b10 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009b06:	6878      	ldr	r0, [r7, #4]
 8009b08:	f000 faba 	bl	800a080 <USBD_CtlSendStatus>
 8009b0c:	e000      	b.n	8009b10 <USBD_GetDescriptor+0x2cc>
    return;
 8009b0e:	bf00      	nop
  }
}
 8009b10:	3710      	adds	r7, #16
 8009b12:	46bd      	mov	sp, r7
 8009b14:	bd80      	pop	{r7, pc}
 8009b16:	bf00      	nop

08009b18 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009b18:	b580      	push	{r7, lr}
 8009b1a:	b084      	sub	sp, #16
 8009b1c:	af00      	add	r7, sp, #0
 8009b1e:	6078      	str	r0, [r7, #4]
 8009b20:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009b22:	683b      	ldr	r3, [r7, #0]
 8009b24:	889b      	ldrh	r3, [r3, #4]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d131      	bne.n	8009b8e <USBD_SetAddress+0x76>
 8009b2a:	683b      	ldr	r3, [r7, #0]
 8009b2c:	88db      	ldrh	r3, [r3, #6]
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d12d      	bne.n	8009b8e <USBD_SetAddress+0x76>
 8009b32:	683b      	ldr	r3, [r7, #0]
 8009b34:	885b      	ldrh	r3, [r3, #2]
 8009b36:	2b7f      	cmp	r3, #127	@ 0x7f
 8009b38:	d829      	bhi.n	8009b8e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009b3a:	683b      	ldr	r3, [r7, #0]
 8009b3c:	885b      	ldrh	r3, [r3, #2]
 8009b3e:	b2db      	uxtb	r3, r3
 8009b40:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009b44:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b4c:	b2db      	uxtb	r3, r3
 8009b4e:	2b03      	cmp	r3, #3
 8009b50:	d104      	bne.n	8009b5c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009b52:	6839      	ldr	r1, [r7, #0]
 8009b54:	6878      	ldr	r0, [r7, #4]
 8009b56:	f000 f9bc 	bl	8009ed2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b5a:	e01d      	b.n	8009b98 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	7bfa      	ldrb	r2, [r7, #15]
 8009b60:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009b64:	7bfb      	ldrb	r3, [r7, #15]
 8009b66:	4619      	mov	r1, r3
 8009b68:	6878      	ldr	r0, [r7, #4]
 8009b6a:	f000 ff01 	bl	800a970 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009b6e:	6878      	ldr	r0, [r7, #4]
 8009b70:	f000 fa86 	bl	800a080 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009b74:	7bfb      	ldrb	r3, [r7, #15]
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d004      	beq.n	8009b84 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	2202      	movs	r2, #2
 8009b7e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b82:	e009      	b.n	8009b98 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	2201      	movs	r2, #1
 8009b88:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b8c:	e004      	b.n	8009b98 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009b8e:	6839      	ldr	r1, [r7, #0]
 8009b90:	6878      	ldr	r0, [r7, #4]
 8009b92:	f000 f99e 	bl	8009ed2 <USBD_CtlError>
  }
}
 8009b96:	bf00      	nop
 8009b98:	bf00      	nop
 8009b9a:	3710      	adds	r7, #16
 8009b9c:	46bd      	mov	sp, r7
 8009b9e:	bd80      	pop	{r7, pc}

08009ba0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	b084      	sub	sp, #16
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	6078      	str	r0, [r7, #4]
 8009ba8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009baa:	2300      	movs	r3, #0
 8009bac:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009bae:	683b      	ldr	r3, [r7, #0]
 8009bb0:	885b      	ldrh	r3, [r3, #2]
 8009bb2:	b2da      	uxtb	r2, r3
 8009bb4:	4b4e      	ldr	r3, [pc, #312]	@ (8009cf0 <USBD_SetConfig+0x150>)
 8009bb6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009bb8:	4b4d      	ldr	r3, [pc, #308]	@ (8009cf0 <USBD_SetConfig+0x150>)
 8009bba:	781b      	ldrb	r3, [r3, #0]
 8009bbc:	2b01      	cmp	r3, #1
 8009bbe:	d905      	bls.n	8009bcc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009bc0:	6839      	ldr	r1, [r7, #0]
 8009bc2:	6878      	ldr	r0, [r7, #4]
 8009bc4:	f000 f985 	bl	8009ed2 <USBD_CtlError>
    return USBD_FAIL;
 8009bc8:	2303      	movs	r3, #3
 8009bca:	e08c      	b.n	8009ce6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009bd2:	b2db      	uxtb	r3, r3
 8009bd4:	2b02      	cmp	r3, #2
 8009bd6:	d002      	beq.n	8009bde <USBD_SetConfig+0x3e>
 8009bd8:	2b03      	cmp	r3, #3
 8009bda:	d029      	beq.n	8009c30 <USBD_SetConfig+0x90>
 8009bdc:	e075      	b.n	8009cca <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009bde:	4b44      	ldr	r3, [pc, #272]	@ (8009cf0 <USBD_SetConfig+0x150>)
 8009be0:	781b      	ldrb	r3, [r3, #0]
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d020      	beq.n	8009c28 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8009be6:	4b42      	ldr	r3, [pc, #264]	@ (8009cf0 <USBD_SetConfig+0x150>)
 8009be8:	781b      	ldrb	r3, [r3, #0]
 8009bea:	461a      	mov	r2, r3
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009bf0:	4b3f      	ldr	r3, [pc, #252]	@ (8009cf0 <USBD_SetConfig+0x150>)
 8009bf2:	781b      	ldrb	r3, [r3, #0]
 8009bf4:	4619      	mov	r1, r3
 8009bf6:	6878      	ldr	r0, [r7, #4]
 8009bf8:	f7fe ffe3 	bl	8008bc2 <USBD_SetClassConfig>
 8009bfc:	4603      	mov	r3, r0
 8009bfe:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009c00:	7bfb      	ldrb	r3, [r7, #15]
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d008      	beq.n	8009c18 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8009c06:	6839      	ldr	r1, [r7, #0]
 8009c08:	6878      	ldr	r0, [r7, #4]
 8009c0a:	f000 f962 	bl	8009ed2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	2202      	movs	r2, #2
 8009c12:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009c16:	e065      	b.n	8009ce4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009c18:	6878      	ldr	r0, [r7, #4]
 8009c1a:	f000 fa31 	bl	800a080 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	2203      	movs	r2, #3
 8009c22:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009c26:	e05d      	b.n	8009ce4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009c28:	6878      	ldr	r0, [r7, #4]
 8009c2a:	f000 fa29 	bl	800a080 <USBD_CtlSendStatus>
      break;
 8009c2e:	e059      	b.n	8009ce4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009c30:	4b2f      	ldr	r3, [pc, #188]	@ (8009cf0 <USBD_SetConfig+0x150>)
 8009c32:	781b      	ldrb	r3, [r3, #0]
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d112      	bne.n	8009c5e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	2202      	movs	r2, #2
 8009c3c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8009c40:	4b2b      	ldr	r3, [pc, #172]	@ (8009cf0 <USBD_SetConfig+0x150>)
 8009c42:	781b      	ldrb	r3, [r3, #0]
 8009c44:	461a      	mov	r2, r3
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009c4a:	4b29      	ldr	r3, [pc, #164]	@ (8009cf0 <USBD_SetConfig+0x150>)
 8009c4c:	781b      	ldrb	r3, [r3, #0]
 8009c4e:	4619      	mov	r1, r3
 8009c50:	6878      	ldr	r0, [r7, #4]
 8009c52:	f7fe ffd2 	bl	8008bfa <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009c56:	6878      	ldr	r0, [r7, #4]
 8009c58:	f000 fa12 	bl	800a080 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009c5c:	e042      	b.n	8009ce4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8009c5e:	4b24      	ldr	r3, [pc, #144]	@ (8009cf0 <USBD_SetConfig+0x150>)
 8009c60:	781b      	ldrb	r3, [r3, #0]
 8009c62:	461a      	mov	r2, r3
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	685b      	ldr	r3, [r3, #4]
 8009c68:	429a      	cmp	r2, r3
 8009c6a:	d02a      	beq.n	8009cc2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	685b      	ldr	r3, [r3, #4]
 8009c70:	b2db      	uxtb	r3, r3
 8009c72:	4619      	mov	r1, r3
 8009c74:	6878      	ldr	r0, [r7, #4]
 8009c76:	f7fe ffc0 	bl	8008bfa <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009c7a:	4b1d      	ldr	r3, [pc, #116]	@ (8009cf0 <USBD_SetConfig+0x150>)
 8009c7c:	781b      	ldrb	r3, [r3, #0]
 8009c7e:	461a      	mov	r2, r3
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009c84:	4b1a      	ldr	r3, [pc, #104]	@ (8009cf0 <USBD_SetConfig+0x150>)
 8009c86:	781b      	ldrb	r3, [r3, #0]
 8009c88:	4619      	mov	r1, r3
 8009c8a:	6878      	ldr	r0, [r7, #4]
 8009c8c:	f7fe ff99 	bl	8008bc2 <USBD_SetClassConfig>
 8009c90:	4603      	mov	r3, r0
 8009c92:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009c94:	7bfb      	ldrb	r3, [r7, #15]
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d00f      	beq.n	8009cba <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8009c9a:	6839      	ldr	r1, [r7, #0]
 8009c9c:	6878      	ldr	r0, [r7, #4]
 8009c9e:	f000 f918 	bl	8009ed2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	685b      	ldr	r3, [r3, #4]
 8009ca6:	b2db      	uxtb	r3, r3
 8009ca8:	4619      	mov	r1, r3
 8009caa:	6878      	ldr	r0, [r7, #4]
 8009cac:	f7fe ffa5 	bl	8008bfa <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	2202      	movs	r2, #2
 8009cb4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009cb8:	e014      	b.n	8009ce4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009cba:	6878      	ldr	r0, [r7, #4]
 8009cbc:	f000 f9e0 	bl	800a080 <USBD_CtlSendStatus>
      break;
 8009cc0:	e010      	b.n	8009ce4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009cc2:	6878      	ldr	r0, [r7, #4]
 8009cc4:	f000 f9dc 	bl	800a080 <USBD_CtlSendStatus>
      break;
 8009cc8:	e00c      	b.n	8009ce4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8009cca:	6839      	ldr	r1, [r7, #0]
 8009ccc:	6878      	ldr	r0, [r7, #4]
 8009cce:	f000 f900 	bl	8009ed2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009cd2:	4b07      	ldr	r3, [pc, #28]	@ (8009cf0 <USBD_SetConfig+0x150>)
 8009cd4:	781b      	ldrb	r3, [r3, #0]
 8009cd6:	4619      	mov	r1, r3
 8009cd8:	6878      	ldr	r0, [r7, #4]
 8009cda:	f7fe ff8e 	bl	8008bfa <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009cde:	2303      	movs	r3, #3
 8009ce0:	73fb      	strb	r3, [r7, #15]
      break;
 8009ce2:	bf00      	nop
  }

  return ret;
 8009ce4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	3710      	adds	r7, #16
 8009cea:	46bd      	mov	sp, r7
 8009cec:	bd80      	pop	{r7, pc}
 8009cee:	bf00      	nop
 8009cf0:	20000364 	.word	0x20000364

08009cf4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009cf4:	b580      	push	{r7, lr}
 8009cf6:	b082      	sub	sp, #8
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	6078      	str	r0, [r7, #4]
 8009cfc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009cfe:	683b      	ldr	r3, [r7, #0]
 8009d00:	88db      	ldrh	r3, [r3, #6]
 8009d02:	2b01      	cmp	r3, #1
 8009d04:	d004      	beq.n	8009d10 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009d06:	6839      	ldr	r1, [r7, #0]
 8009d08:	6878      	ldr	r0, [r7, #4]
 8009d0a:	f000 f8e2 	bl	8009ed2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009d0e:	e023      	b.n	8009d58 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d16:	b2db      	uxtb	r3, r3
 8009d18:	2b02      	cmp	r3, #2
 8009d1a:	dc02      	bgt.n	8009d22 <USBD_GetConfig+0x2e>
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	dc03      	bgt.n	8009d28 <USBD_GetConfig+0x34>
 8009d20:	e015      	b.n	8009d4e <USBD_GetConfig+0x5a>
 8009d22:	2b03      	cmp	r3, #3
 8009d24:	d00b      	beq.n	8009d3e <USBD_GetConfig+0x4a>
 8009d26:	e012      	b.n	8009d4e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	2200      	movs	r2, #0
 8009d2c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	3308      	adds	r3, #8
 8009d32:	2201      	movs	r2, #1
 8009d34:	4619      	mov	r1, r3
 8009d36:	6878      	ldr	r0, [r7, #4]
 8009d38:	f000 f948 	bl	8009fcc <USBD_CtlSendData>
        break;
 8009d3c:	e00c      	b.n	8009d58 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	3304      	adds	r3, #4
 8009d42:	2201      	movs	r2, #1
 8009d44:	4619      	mov	r1, r3
 8009d46:	6878      	ldr	r0, [r7, #4]
 8009d48:	f000 f940 	bl	8009fcc <USBD_CtlSendData>
        break;
 8009d4c:	e004      	b.n	8009d58 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009d4e:	6839      	ldr	r1, [r7, #0]
 8009d50:	6878      	ldr	r0, [r7, #4]
 8009d52:	f000 f8be 	bl	8009ed2 <USBD_CtlError>
        break;
 8009d56:	bf00      	nop
}
 8009d58:	bf00      	nop
 8009d5a:	3708      	adds	r7, #8
 8009d5c:	46bd      	mov	sp, r7
 8009d5e:	bd80      	pop	{r7, pc}

08009d60 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d60:	b580      	push	{r7, lr}
 8009d62:	b082      	sub	sp, #8
 8009d64:	af00      	add	r7, sp, #0
 8009d66:	6078      	str	r0, [r7, #4]
 8009d68:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d70:	b2db      	uxtb	r3, r3
 8009d72:	3b01      	subs	r3, #1
 8009d74:	2b02      	cmp	r3, #2
 8009d76:	d81e      	bhi.n	8009db6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009d78:	683b      	ldr	r3, [r7, #0]
 8009d7a:	88db      	ldrh	r3, [r3, #6]
 8009d7c:	2b02      	cmp	r3, #2
 8009d7e:	d004      	beq.n	8009d8a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009d80:	6839      	ldr	r1, [r7, #0]
 8009d82:	6878      	ldr	r0, [r7, #4]
 8009d84:	f000 f8a5 	bl	8009ed2 <USBD_CtlError>
        break;
 8009d88:	e01a      	b.n	8009dc0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	2201      	movs	r2, #1
 8009d8e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d005      	beq.n	8009da6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	68db      	ldr	r3, [r3, #12]
 8009d9e:	f043 0202 	orr.w	r2, r3, #2
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	330c      	adds	r3, #12
 8009daa:	2202      	movs	r2, #2
 8009dac:	4619      	mov	r1, r3
 8009dae:	6878      	ldr	r0, [r7, #4]
 8009db0:	f000 f90c 	bl	8009fcc <USBD_CtlSendData>
      break;
 8009db4:	e004      	b.n	8009dc0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009db6:	6839      	ldr	r1, [r7, #0]
 8009db8:	6878      	ldr	r0, [r7, #4]
 8009dba:	f000 f88a 	bl	8009ed2 <USBD_CtlError>
      break;
 8009dbe:	bf00      	nop
  }
}
 8009dc0:	bf00      	nop
 8009dc2:	3708      	adds	r7, #8
 8009dc4:	46bd      	mov	sp, r7
 8009dc6:	bd80      	pop	{r7, pc}

08009dc8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009dc8:	b580      	push	{r7, lr}
 8009dca:	b082      	sub	sp, #8
 8009dcc:	af00      	add	r7, sp, #0
 8009dce:	6078      	str	r0, [r7, #4]
 8009dd0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009dd2:	683b      	ldr	r3, [r7, #0]
 8009dd4:	885b      	ldrh	r3, [r3, #2]
 8009dd6:	2b01      	cmp	r3, #1
 8009dd8:	d107      	bne.n	8009dea <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	2201      	movs	r2, #1
 8009dde:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009de2:	6878      	ldr	r0, [r7, #4]
 8009de4:	f000 f94c 	bl	800a080 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009de8:	e013      	b.n	8009e12 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009dea:	683b      	ldr	r3, [r7, #0]
 8009dec:	885b      	ldrh	r3, [r3, #2]
 8009dee:	2b02      	cmp	r3, #2
 8009df0:	d10b      	bne.n	8009e0a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8009df2:	683b      	ldr	r3, [r7, #0]
 8009df4:	889b      	ldrh	r3, [r3, #4]
 8009df6:	0a1b      	lsrs	r3, r3, #8
 8009df8:	b29b      	uxth	r3, r3
 8009dfa:	b2da      	uxtb	r2, r3
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8009e02:	6878      	ldr	r0, [r7, #4]
 8009e04:	f000 f93c 	bl	800a080 <USBD_CtlSendStatus>
}
 8009e08:	e003      	b.n	8009e12 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009e0a:	6839      	ldr	r1, [r7, #0]
 8009e0c:	6878      	ldr	r0, [r7, #4]
 8009e0e:	f000 f860 	bl	8009ed2 <USBD_CtlError>
}
 8009e12:	bf00      	nop
 8009e14:	3708      	adds	r7, #8
 8009e16:	46bd      	mov	sp, r7
 8009e18:	bd80      	pop	{r7, pc}

08009e1a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e1a:	b580      	push	{r7, lr}
 8009e1c:	b082      	sub	sp, #8
 8009e1e:	af00      	add	r7, sp, #0
 8009e20:	6078      	str	r0, [r7, #4]
 8009e22:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e2a:	b2db      	uxtb	r3, r3
 8009e2c:	3b01      	subs	r3, #1
 8009e2e:	2b02      	cmp	r3, #2
 8009e30:	d80b      	bhi.n	8009e4a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009e32:	683b      	ldr	r3, [r7, #0]
 8009e34:	885b      	ldrh	r3, [r3, #2]
 8009e36:	2b01      	cmp	r3, #1
 8009e38:	d10c      	bne.n	8009e54 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	2200      	movs	r2, #0
 8009e3e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009e42:	6878      	ldr	r0, [r7, #4]
 8009e44:	f000 f91c 	bl	800a080 <USBD_CtlSendStatus>
      }
      break;
 8009e48:	e004      	b.n	8009e54 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009e4a:	6839      	ldr	r1, [r7, #0]
 8009e4c:	6878      	ldr	r0, [r7, #4]
 8009e4e:	f000 f840 	bl	8009ed2 <USBD_CtlError>
      break;
 8009e52:	e000      	b.n	8009e56 <USBD_ClrFeature+0x3c>
      break;
 8009e54:	bf00      	nop
  }
}
 8009e56:	bf00      	nop
 8009e58:	3708      	adds	r7, #8
 8009e5a:	46bd      	mov	sp, r7
 8009e5c:	bd80      	pop	{r7, pc}

08009e5e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009e5e:	b580      	push	{r7, lr}
 8009e60:	b084      	sub	sp, #16
 8009e62:	af00      	add	r7, sp, #0
 8009e64:	6078      	str	r0, [r7, #4]
 8009e66:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009e68:	683b      	ldr	r3, [r7, #0]
 8009e6a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	781a      	ldrb	r2, [r3, #0]
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	3301      	adds	r3, #1
 8009e78:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	781a      	ldrb	r2, [r3, #0]
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	3301      	adds	r3, #1
 8009e86:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009e88:	68f8      	ldr	r0, [r7, #12]
 8009e8a:	f7ff fa40 	bl	800930e <SWAPBYTE>
 8009e8e:	4603      	mov	r3, r0
 8009e90:	461a      	mov	r2, r3
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	3301      	adds	r3, #1
 8009e9a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	3301      	adds	r3, #1
 8009ea0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009ea2:	68f8      	ldr	r0, [r7, #12]
 8009ea4:	f7ff fa33 	bl	800930e <SWAPBYTE>
 8009ea8:	4603      	mov	r3, r0
 8009eaa:	461a      	mov	r2, r3
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	3301      	adds	r3, #1
 8009eb4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	3301      	adds	r3, #1
 8009eba:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009ebc:	68f8      	ldr	r0, [r7, #12]
 8009ebe:	f7ff fa26 	bl	800930e <SWAPBYTE>
 8009ec2:	4603      	mov	r3, r0
 8009ec4:	461a      	mov	r2, r3
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	80da      	strh	r2, [r3, #6]
}
 8009eca:	bf00      	nop
 8009ecc:	3710      	adds	r7, #16
 8009ece:	46bd      	mov	sp, r7
 8009ed0:	bd80      	pop	{r7, pc}

08009ed2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ed2:	b580      	push	{r7, lr}
 8009ed4:	b082      	sub	sp, #8
 8009ed6:	af00      	add	r7, sp, #0
 8009ed8:	6078      	str	r0, [r7, #4]
 8009eda:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009edc:	2180      	movs	r1, #128	@ 0x80
 8009ede:	6878      	ldr	r0, [r7, #4]
 8009ee0:	f000 fcdc 	bl	800a89c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009ee4:	2100      	movs	r1, #0
 8009ee6:	6878      	ldr	r0, [r7, #4]
 8009ee8:	f000 fcd8 	bl	800a89c <USBD_LL_StallEP>
}
 8009eec:	bf00      	nop
 8009eee:	3708      	adds	r7, #8
 8009ef0:	46bd      	mov	sp, r7
 8009ef2:	bd80      	pop	{r7, pc}

08009ef4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009ef4:	b580      	push	{r7, lr}
 8009ef6:	b086      	sub	sp, #24
 8009ef8:	af00      	add	r7, sp, #0
 8009efa:	60f8      	str	r0, [r7, #12]
 8009efc:	60b9      	str	r1, [r7, #8]
 8009efe:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009f00:	2300      	movs	r3, #0
 8009f02:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d042      	beq.n	8009f90 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8009f0e:	6938      	ldr	r0, [r7, #16]
 8009f10:	f000 f842 	bl	8009f98 <USBD_GetLen>
 8009f14:	4603      	mov	r3, r0
 8009f16:	3301      	adds	r3, #1
 8009f18:	005b      	lsls	r3, r3, #1
 8009f1a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f1e:	d808      	bhi.n	8009f32 <USBD_GetString+0x3e>
 8009f20:	6938      	ldr	r0, [r7, #16]
 8009f22:	f000 f839 	bl	8009f98 <USBD_GetLen>
 8009f26:	4603      	mov	r3, r0
 8009f28:	3301      	adds	r3, #1
 8009f2a:	b29b      	uxth	r3, r3
 8009f2c:	005b      	lsls	r3, r3, #1
 8009f2e:	b29a      	uxth	r2, r3
 8009f30:	e001      	b.n	8009f36 <USBD_GetString+0x42>
 8009f32:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009f3a:	7dfb      	ldrb	r3, [r7, #23]
 8009f3c:	68ba      	ldr	r2, [r7, #8]
 8009f3e:	4413      	add	r3, r2
 8009f40:	687a      	ldr	r2, [r7, #4]
 8009f42:	7812      	ldrb	r2, [r2, #0]
 8009f44:	701a      	strb	r2, [r3, #0]
  idx++;
 8009f46:	7dfb      	ldrb	r3, [r7, #23]
 8009f48:	3301      	adds	r3, #1
 8009f4a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009f4c:	7dfb      	ldrb	r3, [r7, #23]
 8009f4e:	68ba      	ldr	r2, [r7, #8]
 8009f50:	4413      	add	r3, r2
 8009f52:	2203      	movs	r2, #3
 8009f54:	701a      	strb	r2, [r3, #0]
  idx++;
 8009f56:	7dfb      	ldrb	r3, [r7, #23]
 8009f58:	3301      	adds	r3, #1
 8009f5a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009f5c:	e013      	b.n	8009f86 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8009f5e:	7dfb      	ldrb	r3, [r7, #23]
 8009f60:	68ba      	ldr	r2, [r7, #8]
 8009f62:	4413      	add	r3, r2
 8009f64:	693a      	ldr	r2, [r7, #16]
 8009f66:	7812      	ldrb	r2, [r2, #0]
 8009f68:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009f6a:	693b      	ldr	r3, [r7, #16]
 8009f6c:	3301      	adds	r3, #1
 8009f6e:	613b      	str	r3, [r7, #16]
    idx++;
 8009f70:	7dfb      	ldrb	r3, [r7, #23]
 8009f72:	3301      	adds	r3, #1
 8009f74:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8009f76:	7dfb      	ldrb	r3, [r7, #23]
 8009f78:	68ba      	ldr	r2, [r7, #8]
 8009f7a:	4413      	add	r3, r2
 8009f7c:	2200      	movs	r2, #0
 8009f7e:	701a      	strb	r2, [r3, #0]
    idx++;
 8009f80:	7dfb      	ldrb	r3, [r7, #23]
 8009f82:	3301      	adds	r3, #1
 8009f84:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009f86:	693b      	ldr	r3, [r7, #16]
 8009f88:	781b      	ldrb	r3, [r3, #0]
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d1e7      	bne.n	8009f5e <USBD_GetString+0x6a>
 8009f8e:	e000      	b.n	8009f92 <USBD_GetString+0x9e>
    return;
 8009f90:	bf00      	nop
  }
}
 8009f92:	3718      	adds	r7, #24
 8009f94:	46bd      	mov	sp, r7
 8009f96:	bd80      	pop	{r7, pc}

08009f98 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009f98:	b480      	push	{r7}
 8009f9a:	b085      	sub	sp, #20
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009fa0:	2300      	movs	r3, #0
 8009fa2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009fa8:	e005      	b.n	8009fb6 <USBD_GetLen+0x1e>
  {
    len++;
 8009faa:	7bfb      	ldrb	r3, [r7, #15]
 8009fac:	3301      	adds	r3, #1
 8009fae:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009fb0:	68bb      	ldr	r3, [r7, #8]
 8009fb2:	3301      	adds	r3, #1
 8009fb4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8009fb6:	68bb      	ldr	r3, [r7, #8]
 8009fb8:	781b      	ldrb	r3, [r3, #0]
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d1f5      	bne.n	8009faa <USBD_GetLen+0x12>
  }

  return len;
 8009fbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fc0:	4618      	mov	r0, r3
 8009fc2:	3714      	adds	r7, #20
 8009fc4:	46bd      	mov	sp, r7
 8009fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fca:	4770      	bx	lr

08009fcc <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009fcc:	b580      	push	{r7, lr}
 8009fce:	b084      	sub	sp, #16
 8009fd0:	af00      	add	r7, sp, #0
 8009fd2:	60f8      	str	r0, [r7, #12]
 8009fd4:	60b9      	str	r1, [r7, #8]
 8009fd6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	2202      	movs	r2, #2
 8009fdc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	687a      	ldr	r2, [r7, #4]
 8009fe4:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	687a      	ldr	r2, [r7, #4]
 8009fea:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	68ba      	ldr	r2, [r7, #8]
 8009ff0:	2100      	movs	r1, #0
 8009ff2:	68f8      	ldr	r0, [r7, #12]
 8009ff4:	f000 fcdb 	bl	800a9ae <USBD_LL_Transmit>

  return USBD_OK;
 8009ff8:	2300      	movs	r3, #0
}
 8009ffa:	4618      	mov	r0, r3
 8009ffc:	3710      	adds	r7, #16
 8009ffe:	46bd      	mov	sp, r7
 800a000:	bd80      	pop	{r7, pc}

0800a002 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a002:	b580      	push	{r7, lr}
 800a004:	b084      	sub	sp, #16
 800a006:	af00      	add	r7, sp, #0
 800a008:	60f8      	str	r0, [r7, #12]
 800a00a:	60b9      	str	r1, [r7, #8]
 800a00c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	68ba      	ldr	r2, [r7, #8]
 800a012:	2100      	movs	r1, #0
 800a014:	68f8      	ldr	r0, [r7, #12]
 800a016:	f000 fcca 	bl	800a9ae <USBD_LL_Transmit>

  return USBD_OK;
 800a01a:	2300      	movs	r3, #0
}
 800a01c:	4618      	mov	r0, r3
 800a01e:	3710      	adds	r7, #16
 800a020:	46bd      	mov	sp, r7
 800a022:	bd80      	pop	{r7, pc}

0800a024 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a024:	b580      	push	{r7, lr}
 800a026:	b084      	sub	sp, #16
 800a028:	af00      	add	r7, sp, #0
 800a02a:	60f8      	str	r0, [r7, #12]
 800a02c:	60b9      	str	r1, [r7, #8]
 800a02e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	2203      	movs	r2, #3
 800a034:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	687a      	ldr	r2, [r7, #4]
 800a03c:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	687a      	ldr	r2, [r7, #4]
 800a044:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	68ba      	ldr	r2, [r7, #8]
 800a04c:	2100      	movs	r1, #0
 800a04e:	68f8      	ldr	r0, [r7, #12]
 800a050:	f000 fcce 	bl	800a9f0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a054:	2300      	movs	r3, #0
}
 800a056:	4618      	mov	r0, r3
 800a058:	3710      	adds	r7, #16
 800a05a:	46bd      	mov	sp, r7
 800a05c:	bd80      	pop	{r7, pc}

0800a05e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a05e:	b580      	push	{r7, lr}
 800a060:	b084      	sub	sp, #16
 800a062:	af00      	add	r7, sp, #0
 800a064:	60f8      	str	r0, [r7, #12]
 800a066:	60b9      	str	r1, [r7, #8]
 800a068:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	68ba      	ldr	r2, [r7, #8]
 800a06e:	2100      	movs	r1, #0
 800a070:	68f8      	ldr	r0, [r7, #12]
 800a072:	f000 fcbd 	bl	800a9f0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a076:	2300      	movs	r3, #0
}
 800a078:	4618      	mov	r0, r3
 800a07a:	3710      	adds	r7, #16
 800a07c:	46bd      	mov	sp, r7
 800a07e:	bd80      	pop	{r7, pc}

0800a080 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a080:	b580      	push	{r7, lr}
 800a082:	b082      	sub	sp, #8
 800a084:	af00      	add	r7, sp, #0
 800a086:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	2204      	movs	r2, #4
 800a08c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a090:	2300      	movs	r3, #0
 800a092:	2200      	movs	r2, #0
 800a094:	2100      	movs	r1, #0
 800a096:	6878      	ldr	r0, [r7, #4]
 800a098:	f000 fc89 	bl	800a9ae <USBD_LL_Transmit>

  return USBD_OK;
 800a09c:	2300      	movs	r3, #0
}
 800a09e:	4618      	mov	r0, r3
 800a0a0:	3708      	adds	r7, #8
 800a0a2:	46bd      	mov	sp, r7
 800a0a4:	bd80      	pop	{r7, pc}

0800a0a6 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a0a6:	b580      	push	{r7, lr}
 800a0a8:	b082      	sub	sp, #8
 800a0aa:	af00      	add	r7, sp, #0
 800a0ac:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	2205      	movs	r2, #5
 800a0b2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	2200      	movs	r2, #0
 800a0ba:	2100      	movs	r1, #0
 800a0bc:	6878      	ldr	r0, [r7, #4]
 800a0be:	f000 fc97 	bl	800a9f0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a0c2:	2300      	movs	r3, #0
}
 800a0c4:	4618      	mov	r0, r3
 800a0c6:	3708      	adds	r7, #8
 800a0c8:	46bd      	mov	sp, r7
 800a0ca:	bd80      	pop	{r7, pc}

0800a0cc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a0cc:	b580      	push	{r7, lr}
 800a0ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a0d0:	2200      	movs	r2, #0
 800a0d2:	4912      	ldr	r1, [pc, #72]	@ (800a11c <MX_USB_DEVICE_Init+0x50>)
 800a0d4:	4812      	ldr	r0, [pc, #72]	@ (800a120 <MX_USB_DEVICE_Init+0x54>)
 800a0d6:	f7fe fcf7 	bl	8008ac8 <USBD_Init>
 800a0da:	4603      	mov	r3, r0
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d001      	beq.n	800a0e4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a0e0:	f7f7 faf8 	bl	80016d4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a0e4:	490f      	ldr	r1, [pc, #60]	@ (800a124 <MX_USB_DEVICE_Init+0x58>)
 800a0e6:	480e      	ldr	r0, [pc, #56]	@ (800a120 <MX_USB_DEVICE_Init+0x54>)
 800a0e8:	f7fe fd1e 	bl	8008b28 <USBD_RegisterClass>
 800a0ec:	4603      	mov	r3, r0
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d001      	beq.n	800a0f6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a0f2:	f7f7 faef 	bl	80016d4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a0f6:	490c      	ldr	r1, [pc, #48]	@ (800a128 <MX_USB_DEVICE_Init+0x5c>)
 800a0f8:	4809      	ldr	r0, [pc, #36]	@ (800a120 <MX_USB_DEVICE_Init+0x54>)
 800a0fa:	f7fe fc55 	bl	80089a8 <USBD_CDC_RegisterInterface>
 800a0fe:	4603      	mov	r3, r0
 800a100:	2b00      	cmp	r3, #0
 800a102:	d001      	beq.n	800a108 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a104:	f7f7 fae6 	bl	80016d4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a108:	4805      	ldr	r0, [pc, #20]	@ (800a120 <MX_USB_DEVICE_Init+0x54>)
 800a10a:	f7fe fd43 	bl	8008b94 <USBD_Start>
 800a10e:	4603      	mov	r3, r0
 800a110:	2b00      	cmp	r3, #0
 800a112:	d001      	beq.n	800a118 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a114:	f7f7 fade 	bl	80016d4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a118:	bf00      	nop
 800a11a:	bd80      	pop	{r7, pc}
 800a11c:	200000b4 	.word	0x200000b4
 800a120:	20000368 	.word	0x20000368
 800a124:	20000020 	.word	0x20000020
 800a128:	200000a0 	.word	0x200000a0

0800a12c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a12c:	b580      	push	{r7, lr}
 800a12e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a130:	2200      	movs	r2, #0
 800a132:	4905      	ldr	r1, [pc, #20]	@ (800a148 <CDC_Init_FS+0x1c>)
 800a134:	4805      	ldr	r0, [pc, #20]	@ (800a14c <CDC_Init_FS+0x20>)
 800a136:	f7fe fc51 	bl	80089dc <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a13a:	4905      	ldr	r1, [pc, #20]	@ (800a150 <CDC_Init_FS+0x24>)
 800a13c:	4803      	ldr	r0, [pc, #12]	@ (800a14c <CDC_Init_FS+0x20>)
 800a13e:	f7fe fc6f 	bl	8008a20 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a142:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a144:	4618      	mov	r0, r3
 800a146:	bd80      	pop	{r7, pc}
 800a148:	200006c4 	.word	0x200006c4
 800a14c:	20000368 	.word	0x20000368
 800a150:	20000644 	.word	0x20000644

0800a154 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a154:	b480      	push	{r7}
 800a156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a158:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a15a:	4618      	mov	r0, r3
 800a15c:	46bd      	mov	sp, r7
 800a15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a162:	4770      	bx	lr

0800a164 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a164:	b480      	push	{r7}
 800a166:	b083      	sub	sp, #12
 800a168:	af00      	add	r7, sp, #0
 800a16a:	4603      	mov	r3, r0
 800a16c:	6039      	str	r1, [r7, #0]
 800a16e:	71fb      	strb	r3, [r7, #7]
 800a170:	4613      	mov	r3, r2
 800a172:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a174:	79fb      	ldrb	r3, [r7, #7]
 800a176:	2b23      	cmp	r3, #35	@ 0x23
 800a178:	d84a      	bhi.n	800a210 <CDC_Control_FS+0xac>
 800a17a:	a201      	add	r2, pc, #4	@ (adr r2, 800a180 <CDC_Control_FS+0x1c>)
 800a17c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a180:	0800a211 	.word	0x0800a211
 800a184:	0800a211 	.word	0x0800a211
 800a188:	0800a211 	.word	0x0800a211
 800a18c:	0800a211 	.word	0x0800a211
 800a190:	0800a211 	.word	0x0800a211
 800a194:	0800a211 	.word	0x0800a211
 800a198:	0800a211 	.word	0x0800a211
 800a19c:	0800a211 	.word	0x0800a211
 800a1a0:	0800a211 	.word	0x0800a211
 800a1a4:	0800a211 	.word	0x0800a211
 800a1a8:	0800a211 	.word	0x0800a211
 800a1ac:	0800a211 	.word	0x0800a211
 800a1b0:	0800a211 	.word	0x0800a211
 800a1b4:	0800a211 	.word	0x0800a211
 800a1b8:	0800a211 	.word	0x0800a211
 800a1bc:	0800a211 	.word	0x0800a211
 800a1c0:	0800a211 	.word	0x0800a211
 800a1c4:	0800a211 	.word	0x0800a211
 800a1c8:	0800a211 	.word	0x0800a211
 800a1cc:	0800a211 	.word	0x0800a211
 800a1d0:	0800a211 	.word	0x0800a211
 800a1d4:	0800a211 	.word	0x0800a211
 800a1d8:	0800a211 	.word	0x0800a211
 800a1dc:	0800a211 	.word	0x0800a211
 800a1e0:	0800a211 	.word	0x0800a211
 800a1e4:	0800a211 	.word	0x0800a211
 800a1e8:	0800a211 	.word	0x0800a211
 800a1ec:	0800a211 	.word	0x0800a211
 800a1f0:	0800a211 	.word	0x0800a211
 800a1f4:	0800a211 	.word	0x0800a211
 800a1f8:	0800a211 	.word	0x0800a211
 800a1fc:	0800a211 	.word	0x0800a211
 800a200:	0800a211 	.word	0x0800a211
 800a204:	0800a211 	.word	0x0800a211
 800a208:	0800a211 	.word	0x0800a211
 800a20c:	0800a211 	.word	0x0800a211
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a210:	bf00      	nop
  }

  return (USBD_OK);
 800a212:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a214:	4618      	mov	r0, r3
 800a216:	370c      	adds	r7, #12
 800a218:	46bd      	mov	sp, r7
 800a21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a21e:	4770      	bx	lr

0800a220 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a220:	b580      	push	{r7, lr}
 800a222:	b082      	sub	sp, #8
 800a224:	af00      	add	r7, sp, #0
 800a226:	6078      	str	r0, [r7, #4]
 800a228:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a22a:	6879      	ldr	r1, [r7, #4]
 800a22c:	480d      	ldr	r0, [pc, #52]	@ (800a264 <CDC_Receive_FS+0x44>)
 800a22e:	f7fe fbf7 	bl	8008a20 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a232:	480c      	ldr	r0, [pc, #48]	@ (800a264 <CDC_Receive_FS+0x44>)
 800a234:	f7fe fc12 	bl	8008a5c <USBD_CDC_ReceivePacket>

  memcpy(usbcdcRxBuffer, UserRxBufferFS, *Len);
 800a238:	683b      	ldr	r3, [r7, #0]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	461a      	mov	r2, r3
 800a23e:	490a      	ldr	r1, [pc, #40]	@ (800a268 <CDC_Receive_FS+0x48>)
 800a240:	480a      	ldr	r0, [pc, #40]	@ (800a26c <CDC_Receive_FS+0x4c>)
 800a242:	f000 fc79 	bl	800ab38 <memcpy>
  memset(UserRxBufferFS, '\0', *Len);
 800a246:	683b      	ldr	r3, [r7, #0]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	461a      	mov	r2, r3
 800a24c:	2100      	movs	r1, #0
 800a24e:	4806      	ldr	r0, [pc, #24]	@ (800a268 <CDC_Receive_FS+0x48>)
 800a250:	f000 fc46 	bl	800aae0 <memset>

  usbcdcRxFlag = 1;
 800a254:	4b06      	ldr	r3, [pc, #24]	@ (800a270 <CDC_Receive_FS+0x50>)
 800a256:	2201      	movs	r2, #1
 800a258:	701a      	strb	r2, [r3, #0]

  return (USBD_OK);
 800a25a:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a25c:	4618      	mov	r0, r3
 800a25e:	3708      	adds	r7, #8
 800a260:	46bd      	mov	sp, r7
 800a262:	bd80      	pop	{r7, pc}
 800a264:	20000368 	.word	0x20000368
 800a268:	20000644 	.word	0x20000644
 800a26c:	20000120 	.word	0x20000120
 800a270:	2000012b 	.word	0x2000012b

0800a274 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a274:	b480      	push	{r7}
 800a276:	b087      	sub	sp, #28
 800a278:	af00      	add	r7, sp, #0
 800a27a:	60f8      	str	r0, [r7, #12]
 800a27c:	60b9      	str	r1, [r7, #8]
 800a27e:	4613      	mov	r3, r2
 800a280:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a282:	2300      	movs	r3, #0
 800a284:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a286:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a28a:	4618      	mov	r0, r3
 800a28c:	371c      	adds	r7, #28
 800a28e:	46bd      	mov	sp, r7
 800a290:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a294:	4770      	bx	lr
	...

0800a298 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a298:	b480      	push	{r7}
 800a29a:	b083      	sub	sp, #12
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	4603      	mov	r3, r0
 800a2a0:	6039      	str	r1, [r7, #0]
 800a2a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a2a4:	683b      	ldr	r3, [r7, #0]
 800a2a6:	2212      	movs	r2, #18
 800a2a8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a2aa:	4b03      	ldr	r3, [pc, #12]	@ (800a2b8 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a2ac:	4618      	mov	r0, r3
 800a2ae:	370c      	adds	r7, #12
 800a2b0:	46bd      	mov	sp, r7
 800a2b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b6:	4770      	bx	lr
 800a2b8:	200000d0 	.word	0x200000d0

0800a2bc <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a2bc:	b480      	push	{r7}
 800a2be:	b083      	sub	sp, #12
 800a2c0:	af00      	add	r7, sp, #0
 800a2c2:	4603      	mov	r3, r0
 800a2c4:	6039      	str	r1, [r7, #0]
 800a2c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a2c8:	683b      	ldr	r3, [r7, #0]
 800a2ca:	2204      	movs	r2, #4
 800a2cc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a2ce:	4b03      	ldr	r3, [pc, #12]	@ (800a2dc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a2d0:	4618      	mov	r0, r3
 800a2d2:	370c      	adds	r7, #12
 800a2d4:	46bd      	mov	sp, r7
 800a2d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2da:	4770      	bx	lr
 800a2dc:	200000e4 	.word	0x200000e4

0800a2e0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a2e0:	b580      	push	{r7, lr}
 800a2e2:	b082      	sub	sp, #8
 800a2e4:	af00      	add	r7, sp, #0
 800a2e6:	4603      	mov	r3, r0
 800a2e8:	6039      	str	r1, [r7, #0]
 800a2ea:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a2ec:	79fb      	ldrb	r3, [r7, #7]
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d105      	bne.n	800a2fe <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a2f2:	683a      	ldr	r2, [r7, #0]
 800a2f4:	4907      	ldr	r1, [pc, #28]	@ (800a314 <USBD_FS_ProductStrDescriptor+0x34>)
 800a2f6:	4808      	ldr	r0, [pc, #32]	@ (800a318 <USBD_FS_ProductStrDescriptor+0x38>)
 800a2f8:	f7ff fdfc 	bl	8009ef4 <USBD_GetString>
 800a2fc:	e004      	b.n	800a308 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a2fe:	683a      	ldr	r2, [r7, #0]
 800a300:	4904      	ldr	r1, [pc, #16]	@ (800a314 <USBD_FS_ProductStrDescriptor+0x34>)
 800a302:	4805      	ldr	r0, [pc, #20]	@ (800a318 <USBD_FS_ProductStrDescriptor+0x38>)
 800a304:	f7ff fdf6 	bl	8009ef4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a308:	4b02      	ldr	r3, [pc, #8]	@ (800a314 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a30a:	4618      	mov	r0, r3
 800a30c:	3708      	adds	r7, #8
 800a30e:	46bd      	mov	sp, r7
 800a310:	bd80      	pop	{r7, pc}
 800a312:	bf00      	nop
 800a314:	20000744 	.word	0x20000744
 800a318:	0800ab80 	.word	0x0800ab80

0800a31c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a31c:	b580      	push	{r7, lr}
 800a31e:	b082      	sub	sp, #8
 800a320:	af00      	add	r7, sp, #0
 800a322:	4603      	mov	r3, r0
 800a324:	6039      	str	r1, [r7, #0]
 800a326:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a328:	683a      	ldr	r2, [r7, #0]
 800a32a:	4904      	ldr	r1, [pc, #16]	@ (800a33c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a32c:	4804      	ldr	r0, [pc, #16]	@ (800a340 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a32e:	f7ff fde1 	bl	8009ef4 <USBD_GetString>
  return USBD_StrDesc;
 800a332:	4b02      	ldr	r3, [pc, #8]	@ (800a33c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a334:	4618      	mov	r0, r3
 800a336:	3708      	adds	r7, #8
 800a338:	46bd      	mov	sp, r7
 800a33a:	bd80      	pop	{r7, pc}
 800a33c:	20000744 	.word	0x20000744
 800a340:	0800ab98 	.word	0x0800ab98

0800a344 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a344:	b580      	push	{r7, lr}
 800a346:	b082      	sub	sp, #8
 800a348:	af00      	add	r7, sp, #0
 800a34a:	4603      	mov	r3, r0
 800a34c:	6039      	str	r1, [r7, #0]
 800a34e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a350:	683b      	ldr	r3, [r7, #0]
 800a352:	221a      	movs	r2, #26
 800a354:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a356:	f000 f843 	bl	800a3e0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a35a:	4b02      	ldr	r3, [pc, #8]	@ (800a364 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a35c:	4618      	mov	r0, r3
 800a35e:	3708      	adds	r7, #8
 800a360:	46bd      	mov	sp, r7
 800a362:	bd80      	pop	{r7, pc}
 800a364:	200000e8 	.word	0x200000e8

0800a368 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a368:	b580      	push	{r7, lr}
 800a36a:	b082      	sub	sp, #8
 800a36c:	af00      	add	r7, sp, #0
 800a36e:	4603      	mov	r3, r0
 800a370:	6039      	str	r1, [r7, #0]
 800a372:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a374:	79fb      	ldrb	r3, [r7, #7]
 800a376:	2b00      	cmp	r3, #0
 800a378:	d105      	bne.n	800a386 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a37a:	683a      	ldr	r2, [r7, #0]
 800a37c:	4907      	ldr	r1, [pc, #28]	@ (800a39c <USBD_FS_ConfigStrDescriptor+0x34>)
 800a37e:	4808      	ldr	r0, [pc, #32]	@ (800a3a0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a380:	f7ff fdb8 	bl	8009ef4 <USBD_GetString>
 800a384:	e004      	b.n	800a390 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a386:	683a      	ldr	r2, [r7, #0]
 800a388:	4904      	ldr	r1, [pc, #16]	@ (800a39c <USBD_FS_ConfigStrDescriptor+0x34>)
 800a38a:	4805      	ldr	r0, [pc, #20]	@ (800a3a0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a38c:	f7ff fdb2 	bl	8009ef4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a390:	4b02      	ldr	r3, [pc, #8]	@ (800a39c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a392:	4618      	mov	r0, r3
 800a394:	3708      	adds	r7, #8
 800a396:	46bd      	mov	sp, r7
 800a398:	bd80      	pop	{r7, pc}
 800a39a:	bf00      	nop
 800a39c:	20000744 	.word	0x20000744
 800a3a0:	0800abac 	.word	0x0800abac

0800a3a4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a3a4:	b580      	push	{r7, lr}
 800a3a6:	b082      	sub	sp, #8
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	4603      	mov	r3, r0
 800a3ac:	6039      	str	r1, [r7, #0]
 800a3ae:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a3b0:	79fb      	ldrb	r3, [r7, #7]
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d105      	bne.n	800a3c2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a3b6:	683a      	ldr	r2, [r7, #0]
 800a3b8:	4907      	ldr	r1, [pc, #28]	@ (800a3d8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a3ba:	4808      	ldr	r0, [pc, #32]	@ (800a3dc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a3bc:	f7ff fd9a 	bl	8009ef4 <USBD_GetString>
 800a3c0:	e004      	b.n	800a3cc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a3c2:	683a      	ldr	r2, [r7, #0]
 800a3c4:	4904      	ldr	r1, [pc, #16]	@ (800a3d8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a3c6:	4805      	ldr	r0, [pc, #20]	@ (800a3dc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a3c8:	f7ff fd94 	bl	8009ef4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a3cc:	4b02      	ldr	r3, [pc, #8]	@ (800a3d8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a3ce:	4618      	mov	r0, r3
 800a3d0:	3708      	adds	r7, #8
 800a3d2:	46bd      	mov	sp, r7
 800a3d4:	bd80      	pop	{r7, pc}
 800a3d6:	bf00      	nop
 800a3d8:	20000744 	.word	0x20000744
 800a3dc:	0800abb8 	.word	0x0800abb8

0800a3e0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a3e0:	b580      	push	{r7, lr}
 800a3e2:	b084      	sub	sp, #16
 800a3e4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a3e6:	4b0f      	ldr	r3, [pc, #60]	@ (800a424 <Get_SerialNum+0x44>)
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a3ec:	4b0e      	ldr	r3, [pc, #56]	@ (800a428 <Get_SerialNum+0x48>)
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a3f2:	4b0e      	ldr	r3, [pc, #56]	@ (800a42c <Get_SerialNum+0x4c>)
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a3f8:	68fa      	ldr	r2, [r7, #12]
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	4413      	add	r3, r2
 800a3fe:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	2b00      	cmp	r3, #0
 800a404:	d009      	beq.n	800a41a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a406:	2208      	movs	r2, #8
 800a408:	4909      	ldr	r1, [pc, #36]	@ (800a430 <Get_SerialNum+0x50>)
 800a40a:	68f8      	ldr	r0, [r7, #12]
 800a40c:	f000 f814 	bl	800a438 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a410:	2204      	movs	r2, #4
 800a412:	4908      	ldr	r1, [pc, #32]	@ (800a434 <Get_SerialNum+0x54>)
 800a414:	68b8      	ldr	r0, [r7, #8]
 800a416:	f000 f80f 	bl	800a438 <IntToUnicode>
  }
}
 800a41a:	bf00      	nop
 800a41c:	3710      	adds	r7, #16
 800a41e:	46bd      	mov	sp, r7
 800a420:	bd80      	pop	{r7, pc}
 800a422:	bf00      	nop
 800a424:	1fff7a10 	.word	0x1fff7a10
 800a428:	1fff7a14 	.word	0x1fff7a14
 800a42c:	1fff7a18 	.word	0x1fff7a18
 800a430:	200000ea 	.word	0x200000ea
 800a434:	200000fa 	.word	0x200000fa

0800a438 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a438:	b480      	push	{r7}
 800a43a:	b087      	sub	sp, #28
 800a43c:	af00      	add	r7, sp, #0
 800a43e:	60f8      	str	r0, [r7, #12]
 800a440:	60b9      	str	r1, [r7, #8]
 800a442:	4613      	mov	r3, r2
 800a444:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a446:	2300      	movs	r3, #0
 800a448:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a44a:	2300      	movs	r3, #0
 800a44c:	75fb      	strb	r3, [r7, #23]
 800a44e:	e027      	b.n	800a4a0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	0f1b      	lsrs	r3, r3, #28
 800a454:	2b09      	cmp	r3, #9
 800a456:	d80b      	bhi.n	800a470 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	0f1b      	lsrs	r3, r3, #28
 800a45c:	b2da      	uxtb	r2, r3
 800a45e:	7dfb      	ldrb	r3, [r7, #23]
 800a460:	005b      	lsls	r3, r3, #1
 800a462:	4619      	mov	r1, r3
 800a464:	68bb      	ldr	r3, [r7, #8]
 800a466:	440b      	add	r3, r1
 800a468:	3230      	adds	r2, #48	@ 0x30
 800a46a:	b2d2      	uxtb	r2, r2
 800a46c:	701a      	strb	r2, [r3, #0]
 800a46e:	e00a      	b.n	800a486 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	0f1b      	lsrs	r3, r3, #28
 800a474:	b2da      	uxtb	r2, r3
 800a476:	7dfb      	ldrb	r3, [r7, #23]
 800a478:	005b      	lsls	r3, r3, #1
 800a47a:	4619      	mov	r1, r3
 800a47c:	68bb      	ldr	r3, [r7, #8]
 800a47e:	440b      	add	r3, r1
 800a480:	3237      	adds	r2, #55	@ 0x37
 800a482:	b2d2      	uxtb	r2, r2
 800a484:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	011b      	lsls	r3, r3, #4
 800a48a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a48c:	7dfb      	ldrb	r3, [r7, #23]
 800a48e:	005b      	lsls	r3, r3, #1
 800a490:	3301      	adds	r3, #1
 800a492:	68ba      	ldr	r2, [r7, #8]
 800a494:	4413      	add	r3, r2
 800a496:	2200      	movs	r2, #0
 800a498:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a49a:	7dfb      	ldrb	r3, [r7, #23]
 800a49c:	3301      	adds	r3, #1
 800a49e:	75fb      	strb	r3, [r7, #23]
 800a4a0:	7dfa      	ldrb	r2, [r7, #23]
 800a4a2:	79fb      	ldrb	r3, [r7, #7]
 800a4a4:	429a      	cmp	r2, r3
 800a4a6:	d3d3      	bcc.n	800a450 <IntToUnicode+0x18>
  }
}
 800a4a8:	bf00      	nop
 800a4aa:	bf00      	nop
 800a4ac:	371c      	adds	r7, #28
 800a4ae:	46bd      	mov	sp, r7
 800a4b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b4:	4770      	bx	lr
	...

0800a4b8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	b08a      	sub	sp, #40	@ 0x28
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a4c0:	f107 0314 	add.w	r3, r7, #20
 800a4c4:	2200      	movs	r2, #0
 800a4c6:	601a      	str	r2, [r3, #0]
 800a4c8:	605a      	str	r2, [r3, #4]
 800a4ca:	609a      	str	r2, [r3, #8]
 800a4cc:	60da      	str	r2, [r3, #12]
 800a4ce:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a4d8:	d13a      	bne.n	800a550 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a4da:	2300      	movs	r3, #0
 800a4dc:	613b      	str	r3, [r7, #16]
 800a4de:	4b1e      	ldr	r3, [pc, #120]	@ (800a558 <HAL_PCD_MspInit+0xa0>)
 800a4e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a4e2:	4a1d      	ldr	r2, [pc, #116]	@ (800a558 <HAL_PCD_MspInit+0xa0>)
 800a4e4:	f043 0301 	orr.w	r3, r3, #1
 800a4e8:	6313      	str	r3, [r2, #48]	@ 0x30
 800a4ea:	4b1b      	ldr	r3, [pc, #108]	@ (800a558 <HAL_PCD_MspInit+0xa0>)
 800a4ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a4ee:	f003 0301 	and.w	r3, r3, #1
 800a4f2:	613b      	str	r3, [r7, #16]
 800a4f4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800a4f6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800a4fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a4fc:	2302      	movs	r3, #2
 800a4fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a500:	2300      	movs	r3, #0
 800a502:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a504:	2303      	movs	r3, #3
 800a506:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a508:	230a      	movs	r3, #10
 800a50a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a50c:	f107 0314 	add.w	r3, r7, #20
 800a510:	4619      	mov	r1, r3
 800a512:	4812      	ldr	r0, [pc, #72]	@ (800a55c <HAL_PCD_MspInit+0xa4>)
 800a514:	f7f8 fc66 	bl	8002de4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a518:	4b0f      	ldr	r3, [pc, #60]	@ (800a558 <HAL_PCD_MspInit+0xa0>)
 800a51a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a51c:	4a0e      	ldr	r2, [pc, #56]	@ (800a558 <HAL_PCD_MspInit+0xa0>)
 800a51e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a522:	6353      	str	r3, [r2, #52]	@ 0x34
 800a524:	2300      	movs	r3, #0
 800a526:	60fb      	str	r3, [r7, #12]
 800a528:	4b0b      	ldr	r3, [pc, #44]	@ (800a558 <HAL_PCD_MspInit+0xa0>)
 800a52a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a52c:	4a0a      	ldr	r2, [pc, #40]	@ (800a558 <HAL_PCD_MspInit+0xa0>)
 800a52e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a532:	6453      	str	r3, [r2, #68]	@ 0x44
 800a534:	4b08      	ldr	r3, [pc, #32]	@ (800a558 <HAL_PCD_MspInit+0xa0>)
 800a536:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a538:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a53c:	60fb      	str	r3, [r7, #12]
 800a53e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a540:	2200      	movs	r2, #0
 800a542:	2100      	movs	r1, #0
 800a544:	2043      	movs	r0, #67	@ 0x43
 800a546:	f7f7 fd3c 	bl	8001fc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a54a:	2043      	movs	r0, #67	@ 0x43
 800a54c:	f7f7 fd55 	bl	8001ffa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a550:	bf00      	nop
 800a552:	3728      	adds	r7, #40	@ 0x28
 800a554:	46bd      	mov	sp, r7
 800a556:	bd80      	pop	{r7, pc}
 800a558:	40023800 	.word	0x40023800
 800a55c:	40020000 	.word	0x40020000

0800a560 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a560:	b580      	push	{r7, lr}
 800a562:	b082      	sub	sp, #8
 800a564:	af00      	add	r7, sp, #0
 800a566:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a574:	4619      	mov	r1, r3
 800a576:	4610      	mov	r0, r2
 800a578:	f7fe fb59 	bl	8008c2e <USBD_LL_SetupStage>
}
 800a57c:	bf00      	nop
 800a57e:	3708      	adds	r7, #8
 800a580:	46bd      	mov	sp, r7
 800a582:	bd80      	pop	{r7, pc}

0800a584 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a584:	b580      	push	{r7, lr}
 800a586:	b082      	sub	sp, #8
 800a588:	af00      	add	r7, sp, #0
 800a58a:	6078      	str	r0, [r7, #4]
 800a58c:	460b      	mov	r3, r1
 800a58e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a596:	78fa      	ldrb	r2, [r7, #3]
 800a598:	6879      	ldr	r1, [r7, #4]
 800a59a:	4613      	mov	r3, r2
 800a59c:	00db      	lsls	r3, r3, #3
 800a59e:	4413      	add	r3, r2
 800a5a0:	009b      	lsls	r3, r3, #2
 800a5a2:	440b      	add	r3, r1
 800a5a4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a5a8:	681a      	ldr	r2, [r3, #0]
 800a5aa:	78fb      	ldrb	r3, [r7, #3]
 800a5ac:	4619      	mov	r1, r3
 800a5ae:	f7fe fb93 	bl	8008cd8 <USBD_LL_DataOutStage>
}
 800a5b2:	bf00      	nop
 800a5b4:	3708      	adds	r7, #8
 800a5b6:	46bd      	mov	sp, r7
 800a5b8:	bd80      	pop	{r7, pc}

0800a5ba <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a5ba:	b580      	push	{r7, lr}
 800a5bc:	b082      	sub	sp, #8
 800a5be:	af00      	add	r7, sp, #0
 800a5c0:	6078      	str	r0, [r7, #4]
 800a5c2:	460b      	mov	r3, r1
 800a5c4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a5cc:	78fa      	ldrb	r2, [r7, #3]
 800a5ce:	6879      	ldr	r1, [r7, #4]
 800a5d0:	4613      	mov	r3, r2
 800a5d2:	00db      	lsls	r3, r3, #3
 800a5d4:	4413      	add	r3, r2
 800a5d6:	009b      	lsls	r3, r3, #2
 800a5d8:	440b      	add	r3, r1
 800a5da:	3320      	adds	r3, #32
 800a5dc:	681a      	ldr	r2, [r3, #0]
 800a5de:	78fb      	ldrb	r3, [r7, #3]
 800a5e0:	4619      	mov	r1, r3
 800a5e2:	f7fe fc2c 	bl	8008e3e <USBD_LL_DataInStage>
}
 800a5e6:	bf00      	nop
 800a5e8:	3708      	adds	r7, #8
 800a5ea:	46bd      	mov	sp, r7
 800a5ec:	bd80      	pop	{r7, pc}

0800a5ee <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a5ee:	b580      	push	{r7, lr}
 800a5f0:	b082      	sub	sp, #8
 800a5f2:	af00      	add	r7, sp, #0
 800a5f4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a5fc:	4618      	mov	r0, r3
 800a5fe:	f7fe fd66 	bl	80090ce <USBD_LL_SOF>
}
 800a602:	bf00      	nop
 800a604:	3708      	adds	r7, #8
 800a606:	46bd      	mov	sp, r7
 800a608:	bd80      	pop	{r7, pc}

0800a60a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a60a:	b580      	push	{r7, lr}
 800a60c:	b084      	sub	sp, #16
 800a60e:	af00      	add	r7, sp, #0
 800a610:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a612:	2301      	movs	r3, #1
 800a614:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	79db      	ldrb	r3, [r3, #7]
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d102      	bne.n	800a624 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800a61e:	2300      	movs	r3, #0
 800a620:	73fb      	strb	r3, [r7, #15]
 800a622:	e008      	b.n	800a636 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	79db      	ldrb	r3, [r3, #7]
 800a628:	2b02      	cmp	r3, #2
 800a62a:	d102      	bne.n	800a632 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800a62c:	2301      	movs	r3, #1
 800a62e:	73fb      	strb	r3, [r7, #15]
 800a630:	e001      	b.n	800a636 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800a632:	f7f7 f84f 	bl	80016d4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a63c:	7bfa      	ldrb	r2, [r7, #15]
 800a63e:	4611      	mov	r1, r2
 800a640:	4618      	mov	r0, r3
 800a642:	f7fe fd00 	bl	8009046 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a64c:	4618      	mov	r0, r3
 800a64e:	f7fe fca8 	bl	8008fa2 <USBD_LL_Reset>
}
 800a652:	bf00      	nop
 800a654:	3710      	adds	r7, #16
 800a656:	46bd      	mov	sp, r7
 800a658:	bd80      	pop	{r7, pc}
	...

0800a65c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a65c:	b580      	push	{r7, lr}
 800a65e:	b082      	sub	sp, #8
 800a660:	af00      	add	r7, sp, #0
 800a662:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a66a:	4618      	mov	r0, r3
 800a66c:	f7fe fcfb 	bl	8009066 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	687a      	ldr	r2, [r7, #4]
 800a67c:	6812      	ldr	r2, [r2, #0]
 800a67e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a682:	f043 0301 	orr.w	r3, r3, #1
 800a686:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	7adb      	ldrb	r3, [r3, #11]
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d005      	beq.n	800a69c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a690:	4b04      	ldr	r3, [pc, #16]	@ (800a6a4 <HAL_PCD_SuspendCallback+0x48>)
 800a692:	691b      	ldr	r3, [r3, #16]
 800a694:	4a03      	ldr	r2, [pc, #12]	@ (800a6a4 <HAL_PCD_SuspendCallback+0x48>)
 800a696:	f043 0306 	orr.w	r3, r3, #6
 800a69a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a69c:	bf00      	nop
 800a69e:	3708      	adds	r7, #8
 800a6a0:	46bd      	mov	sp, r7
 800a6a2:	bd80      	pop	{r7, pc}
 800a6a4:	e000ed00 	.word	0xe000ed00

0800a6a8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a6a8:	b580      	push	{r7, lr}
 800a6aa:	b082      	sub	sp, #8
 800a6ac:	af00      	add	r7, sp, #0
 800a6ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a6b6:	4618      	mov	r0, r3
 800a6b8:	f7fe fcf1 	bl	800909e <USBD_LL_Resume>
}
 800a6bc:	bf00      	nop
 800a6be:	3708      	adds	r7, #8
 800a6c0:	46bd      	mov	sp, r7
 800a6c2:	bd80      	pop	{r7, pc}

0800a6c4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a6c4:	b580      	push	{r7, lr}
 800a6c6:	b082      	sub	sp, #8
 800a6c8:	af00      	add	r7, sp, #0
 800a6ca:	6078      	str	r0, [r7, #4]
 800a6cc:	460b      	mov	r3, r1
 800a6ce:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a6d6:	78fa      	ldrb	r2, [r7, #3]
 800a6d8:	4611      	mov	r1, r2
 800a6da:	4618      	mov	r0, r3
 800a6dc:	f7fe fd49 	bl	8009172 <USBD_LL_IsoOUTIncomplete>
}
 800a6e0:	bf00      	nop
 800a6e2:	3708      	adds	r7, #8
 800a6e4:	46bd      	mov	sp, r7
 800a6e6:	bd80      	pop	{r7, pc}

0800a6e8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a6e8:	b580      	push	{r7, lr}
 800a6ea:	b082      	sub	sp, #8
 800a6ec:	af00      	add	r7, sp, #0
 800a6ee:	6078      	str	r0, [r7, #4]
 800a6f0:	460b      	mov	r3, r1
 800a6f2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a6fa:	78fa      	ldrb	r2, [r7, #3]
 800a6fc:	4611      	mov	r1, r2
 800a6fe:	4618      	mov	r0, r3
 800a700:	f7fe fd05 	bl	800910e <USBD_LL_IsoINIncomplete>
}
 800a704:	bf00      	nop
 800a706:	3708      	adds	r7, #8
 800a708:	46bd      	mov	sp, r7
 800a70a:	bd80      	pop	{r7, pc}

0800a70c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a70c:	b580      	push	{r7, lr}
 800a70e:	b082      	sub	sp, #8
 800a710:	af00      	add	r7, sp, #0
 800a712:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a71a:	4618      	mov	r0, r3
 800a71c:	f7fe fd5b 	bl	80091d6 <USBD_LL_DevConnected>
}
 800a720:	bf00      	nop
 800a722:	3708      	adds	r7, #8
 800a724:	46bd      	mov	sp, r7
 800a726:	bd80      	pop	{r7, pc}

0800a728 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a728:	b580      	push	{r7, lr}
 800a72a:	b082      	sub	sp, #8
 800a72c:	af00      	add	r7, sp, #0
 800a72e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a736:	4618      	mov	r0, r3
 800a738:	f7fe fd58 	bl	80091ec <USBD_LL_DevDisconnected>
}
 800a73c:	bf00      	nop
 800a73e:	3708      	adds	r7, #8
 800a740:	46bd      	mov	sp, r7
 800a742:	bd80      	pop	{r7, pc}

0800a744 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a744:	b580      	push	{r7, lr}
 800a746:	b082      	sub	sp, #8
 800a748:	af00      	add	r7, sp, #0
 800a74a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	781b      	ldrb	r3, [r3, #0]
 800a750:	2b00      	cmp	r3, #0
 800a752:	d13c      	bne.n	800a7ce <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800a754:	4a20      	ldr	r2, [pc, #128]	@ (800a7d8 <USBD_LL_Init+0x94>)
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	4a1e      	ldr	r2, [pc, #120]	@ (800a7d8 <USBD_LL_Init+0x94>)
 800a760:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a764:	4b1c      	ldr	r3, [pc, #112]	@ (800a7d8 <USBD_LL_Init+0x94>)
 800a766:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a76a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800a76c:	4b1a      	ldr	r3, [pc, #104]	@ (800a7d8 <USBD_LL_Init+0x94>)
 800a76e:	2204      	movs	r2, #4
 800a770:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800a772:	4b19      	ldr	r3, [pc, #100]	@ (800a7d8 <USBD_LL_Init+0x94>)
 800a774:	2202      	movs	r2, #2
 800a776:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a778:	4b17      	ldr	r3, [pc, #92]	@ (800a7d8 <USBD_LL_Init+0x94>)
 800a77a:	2200      	movs	r2, #0
 800a77c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a77e:	4b16      	ldr	r3, [pc, #88]	@ (800a7d8 <USBD_LL_Init+0x94>)
 800a780:	2202      	movs	r2, #2
 800a782:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a784:	4b14      	ldr	r3, [pc, #80]	@ (800a7d8 <USBD_LL_Init+0x94>)
 800a786:	2200      	movs	r2, #0
 800a788:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800a78a:	4b13      	ldr	r3, [pc, #76]	@ (800a7d8 <USBD_LL_Init+0x94>)
 800a78c:	2200      	movs	r2, #0
 800a78e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800a790:	4b11      	ldr	r3, [pc, #68]	@ (800a7d8 <USBD_LL_Init+0x94>)
 800a792:	2200      	movs	r2, #0
 800a794:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800a796:	4b10      	ldr	r3, [pc, #64]	@ (800a7d8 <USBD_LL_Init+0x94>)
 800a798:	2200      	movs	r2, #0
 800a79a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800a79c:	4b0e      	ldr	r3, [pc, #56]	@ (800a7d8 <USBD_LL_Init+0x94>)
 800a79e:	2200      	movs	r2, #0
 800a7a0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800a7a2:	480d      	ldr	r0, [pc, #52]	@ (800a7d8 <USBD_LL_Init+0x94>)
 800a7a4:	f7f8 fced 	bl	8003182 <HAL_PCD_Init>
 800a7a8:	4603      	mov	r3, r0
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d001      	beq.n	800a7b2 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800a7ae:	f7f6 ff91 	bl	80016d4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800a7b2:	2180      	movs	r1, #128	@ 0x80
 800a7b4:	4808      	ldr	r0, [pc, #32]	@ (800a7d8 <USBD_LL_Init+0x94>)
 800a7b6:	f7f9 ff1a 	bl	80045ee <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800a7ba:	2240      	movs	r2, #64	@ 0x40
 800a7bc:	2100      	movs	r1, #0
 800a7be:	4806      	ldr	r0, [pc, #24]	@ (800a7d8 <USBD_LL_Init+0x94>)
 800a7c0:	f7f9 fece 	bl	8004560 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800a7c4:	2280      	movs	r2, #128	@ 0x80
 800a7c6:	2101      	movs	r1, #1
 800a7c8:	4803      	ldr	r0, [pc, #12]	@ (800a7d8 <USBD_LL_Init+0x94>)
 800a7ca:	f7f9 fec9 	bl	8004560 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800a7ce:	2300      	movs	r3, #0
}
 800a7d0:	4618      	mov	r0, r3
 800a7d2:	3708      	adds	r7, #8
 800a7d4:	46bd      	mov	sp, r7
 800a7d6:	bd80      	pop	{r7, pc}
 800a7d8:	20000944 	.word	0x20000944

0800a7dc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a7dc:	b580      	push	{r7, lr}
 800a7de:	b084      	sub	sp, #16
 800a7e0:	af00      	add	r7, sp, #0
 800a7e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a7e4:	2300      	movs	r3, #0
 800a7e6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a7e8:	2300      	movs	r3, #0
 800a7ea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a7f2:	4618      	mov	r0, r3
 800a7f4:	f7f8 fdd4 	bl	80033a0 <HAL_PCD_Start>
 800a7f8:	4603      	mov	r3, r0
 800a7fa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a7fc:	7bfb      	ldrb	r3, [r7, #15]
 800a7fe:	4618      	mov	r0, r3
 800a800:	f000 f942 	bl	800aa88 <USBD_Get_USB_Status>
 800a804:	4603      	mov	r3, r0
 800a806:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a808:	7bbb      	ldrb	r3, [r7, #14]
}
 800a80a:	4618      	mov	r0, r3
 800a80c:	3710      	adds	r7, #16
 800a80e:	46bd      	mov	sp, r7
 800a810:	bd80      	pop	{r7, pc}

0800a812 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a812:	b580      	push	{r7, lr}
 800a814:	b084      	sub	sp, #16
 800a816:	af00      	add	r7, sp, #0
 800a818:	6078      	str	r0, [r7, #4]
 800a81a:	4608      	mov	r0, r1
 800a81c:	4611      	mov	r1, r2
 800a81e:	461a      	mov	r2, r3
 800a820:	4603      	mov	r3, r0
 800a822:	70fb      	strb	r3, [r7, #3]
 800a824:	460b      	mov	r3, r1
 800a826:	70bb      	strb	r3, [r7, #2]
 800a828:	4613      	mov	r3, r2
 800a82a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a82c:	2300      	movs	r3, #0
 800a82e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a830:	2300      	movs	r3, #0
 800a832:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a83a:	78bb      	ldrb	r3, [r7, #2]
 800a83c:	883a      	ldrh	r2, [r7, #0]
 800a83e:	78f9      	ldrb	r1, [r7, #3]
 800a840:	f7f9 faa8 	bl	8003d94 <HAL_PCD_EP_Open>
 800a844:	4603      	mov	r3, r0
 800a846:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a848:	7bfb      	ldrb	r3, [r7, #15]
 800a84a:	4618      	mov	r0, r3
 800a84c:	f000 f91c 	bl	800aa88 <USBD_Get_USB_Status>
 800a850:	4603      	mov	r3, r0
 800a852:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a854:	7bbb      	ldrb	r3, [r7, #14]
}
 800a856:	4618      	mov	r0, r3
 800a858:	3710      	adds	r7, #16
 800a85a:	46bd      	mov	sp, r7
 800a85c:	bd80      	pop	{r7, pc}

0800a85e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a85e:	b580      	push	{r7, lr}
 800a860:	b084      	sub	sp, #16
 800a862:	af00      	add	r7, sp, #0
 800a864:	6078      	str	r0, [r7, #4]
 800a866:	460b      	mov	r3, r1
 800a868:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a86a:	2300      	movs	r3, #0
 800a86c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a86e:	2300      	movs	r3, #0
 800a870:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a878:	78fa      	ldrb	r2, [r7, #3]
 800a87a:	4611      	mov	r1, r2
 800a87c:	4618      	mov	r0, r3
 800a87e:	f7f9 faf3 	bl	8003e68 <HAL_PCD_EP_Close>
 800a882:	4603      	mov	r3, r0
 800a884:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a886:	7bfb      	ldrb	r3, [r7, #15]
 800a888:	4618      	mov	r0, r3
 800a88a:	f000 f8fd 	bl	800aa88 <USBD_Get_USB_Status>
 800a88e:	4603      	mov	r3, r0
 800a890:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a892:	7bbb      	ldrb	r3, [r7, #14]
}
 800a894:	4618      	mov	r0, r3
 800a896:	3710      	adds	r7, #16
 800a898:	46bd      	mov	sp, r7
 800a89a:	bd80      	pop	{r7, pc}

0800a89c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a89c:	b580      	push	{r7, lr}
 800a89e:	b084      	sub	sp, #16
 800a8a0:	af00      	add	r7, sp, #0
 800a8a2:	6078      	str	r0, [r7, #4]
 800a8a4:	460b      	mov	r3, r1
 800a8a6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a8a8:	2300      	movs	r3, #0
 800a8aa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a8ac:	2300      	movs	r3, #0
 800a8ae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a8b6:	78fa      	ldrb	r2, [r7, #3]
 800a8b8:	4611      	mov	r1, r2
 800a8ba:	4618      	mov	r0, r3
 800a8bc:	f7f9 fbab 	bl	8004016 <HAL_PCD_EP_SetStall>
 800a8c0:	4603      	mov	r3, r0
 800a8c2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a8c4:	7bfb      	ldrb	r3, [r7, #15]
 800a8c6:	4618      	mov	r0, r3
 800a8c8:	f000 f8de 	bl	800aa88 <USBD_Get_USB_Status>
 800a8cc:	4603      	mov	r3, r0
 800a8ce:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a8d0:	7bbb      	ldrb	r3, [r7, #14]
}
 800a8d2:	4618      	mov	r0, r3
 800a8d4:	3710      	adds	r7, #16
 800a8d6:	46bd      	mov	sp, r7
 800a8d8:	bd80      	pop	{r7, pc}

0800a8da <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a8da:	b580      	push	{r7, lr}
 800a8dc:	b084      	sub	sp, #16
 800a8de:	af00      	add	r7, sp, #0
 800a8e0:	6078      	str	r0, [r7, #4]
 800a8e2:	460b      	mov	r3, r1
 800a8e4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a8e6:	2300      	movs	r3, #0
 800a8e8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a8ea:	2300      	movs	r3, #0
 800a8ec:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a8f4:	78fa      	ldrb	r2, [r7, #3]
 800a8f6:	4611      	mov	r1, r2
 800a8f8:	4618      	mov	r0, r3
 800a8fa:	f7f9 fbef 	bl	80040dc <HAL_PCD_EP_ClrStall>
 800a8fe:	4603      	mov	r3, r0
 800a900:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a902:	7bfb      	ldrb	r3, [r7, #15]
 800a904:	4618      	mov	r0, r3
 800a906:	f000 f8bf 	bl	800aa88 <USBD_Get_USB_Status>
 800a90a:	4603      	mov	r3, r0
 800a90c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a90e:	7bbb      	ldrb	r3, [r7, #14]
}
 800a910:	4618      	mov	r0, r3
 800a912:	3710      	adds	r7, #16
 800a914:	46bd      	mov	sp, r7
 800a916:	bd80      	pop	{r7, pc}

0800a918 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a918:	b480      	push	{r7}
 800a91a:	b085      	sub	sp, #20
 800a91c:	af00      	add	r7, sp, #0
 800a91e:	6078      	str	r0, [r7, #4]
 800a920:	460b      	mov	r3, r1
 800a922:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a92a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a92c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a930:	2b00      	cmp	r3, #0
 800a932:	da0b      	bge.n	800a94c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a934:	78fb      	ldrb	r3, [r7, #3]
 800a936:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a93a:	68f9      	ldr	r1, [r7, #12]
 800a93c:	4613      	mov	r3, r2
 800a93e:	00db      	lsls	r3, r3, #3
 800a940:	4413      	add	r3, r2
 800a942:	009b      	lsls	r3, r3, #2
 800a944:	440b      	add	r3, r1
 800a946:	3316      	adds	r3, #22
 800a948:	781b      	ldrb	r3, [r3, #0]
 800a94a:	e00b      	b.n	800a964 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a94c:	78fb      	ldrb	r3, [r7, #3]
 800a94e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a952:	68f9      	ldr	r1, [r7, #12]
 800a954:	4613      	mov	r3, r2
 800a956:	00db      	lsls	r3, r3, #3
 800a958:	4413      	add	r3, r2
 800a95a:	009b      	lsls	r3, r3, #2
 800a95c:	440b      	add	r3, r1
 800a95e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800a962:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a964:	4618      	mov	r0, r3
 800a966:	3714      	adds	r7, #20
 800a968:	46bd      	mov	sp, r7
 800a96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a96e:	4770      	bx	lr

0800a970 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a970:	b580      	push	{r7, lr}
 800a972:	b084      	sub	sp, #16
 800a974:	af00      	add	r7, sp, #0
 800a976:	6078      	str	r0, [r7, #4]
 800a978:	460b      	mov	r3, r1
 800a97a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a97c:	2300      	movs	r3, #0
 800a97e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a980:	2300      	movs	r3, #0
 800a982:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a98a:	78fa      	ldrb	r2, [r7, #3]
 800a98c:	4611      	mov	r1, r2
 800a98e:	4618      	mov	r0, r3
 800a990:	f7f9 f9dc 	bl	8003d4c <HAL_PCD_SetAddress>
 800a994:	4603      	mov	r3, r0
 800a996:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a998:	7bfb      	ldrb	r3, [r7, #15]
 800a99a:	4618      	mov	r0, r3
 800a99c:	f000 f874 	bl	800aa88 <USBD_Get_USB_Status>
 800a9a0:	4603      	mov	r3, r0
 800a9a2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a9a4:	7bbb      	ldrb	r3, [r7, #14]
}
 800a9a6:	4618      	mov	r0, r3
 800a9a8:	3710      	adds	r7, #16
 800a9aa:	46bd      	mov	sp, r7
 800a9ac:	bd80      	pop	{r7, pc}

0800a9ae <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a9ae:	b580      	push	{r7, lr}
 800a9b0:	b086      	sub	sp, #24
 800a9b2:	af00      	add	r7, sp, #0
 800a9b4:	60f8      	str	r0, [r7, #12]
 800a9b6:	607a      	str	r2, [r7, #4]
 800a9b8:	603b      	str	r3, [r7, #0]
 800a9ba:	460b      	mov	r3, r1
 800a9bc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a9be:	2300      	movs	r3, #0
 800a9c0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a9c2:	2300      	movs	r3, #0
 800a9c4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a9cc:	7af9      	ldrb	r1, [r7, #11]
 800a9ce:	683b      	ldr	r3, [r7, #0]
 800a9d0:	687a      	ldr	r2, [r7, #4]
 800a9d2:	f7f9 fae6 	bl	8003fa2 <HAL_PCD_EP_Transmit>
 800a9d6:	4603      	mov	r3, r0
 800a9d8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a9da:	7dfb      	ldrb	r3, [r7, #23]
 800a9dc:	4618      	mov	r0, r3
 800a9de:	f000 f853 	bl	800aa88 <USBD_Get_USB_Status>
 800a9e2:	4603      	mov	r3, r0
 800a9e4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a9e6:	7dbb      	ldrb	r3, [r7, #22]
}
 800a9e8:	4618      	mov	r0, r3
 800a9ea:	3718      	adds	r7, #24
 800a9ec:	46bd      	mov	sp, r7
 800a9ee:	bd80      	pop	{r7, pc}

0800a9f0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a9f0:	b580      	push	{r7, lr}
 800a9f2:	b086      	sub	sp, #24
 800a9f4:	af00      	add	r7, sp, #0
 800a9f6:	60f8      	str	r0, [r7, #12]
 800a9f8:	607a      	str	r2, [r7, #4]
 800a9fa:	603b      	str	r3, [r7, #0]
 800a9fc:	460b      	mov	r3, r1
 800a9fe:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa00:	2300      	movs	r3, #0
 800aa02:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa04:	2300      	movs	r3, #0
 800aa06:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800aa0e:	7af9      	ldrb	r1, [r7, #11]
 800aa10:	683b      	ldr	r3, [r7, #0]
 800aa12:	687a      	ldr	r2, [r7, #4]
 800aa14:	f7f9 fa72 	bl	8003efc <HAL_PCD_EP_Receive>
 800aa18:	4603      	mov	r3, r0
 800aa1a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa1c:	7dfb      	ldrb	r3, [r7, #23]
 800aa1e:	4618      	mov	r0, r3
 800aa20:	f000 f832 	bl	800aa88 <USBD_Get_USB_Status>
 800aa24:	4603      	mov	r3, r0
 800aa26:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800aa28:	7dbb      	ldrb	r3, [r7, #22]
}
 800aa2a:	4618      	mov	r0, r3
 800aa2c:	3718      	adds	r7, #24
 800aa2e:	46bd      	mov	sp, r7
 800aa30:	bd80      	pop	{r7, pc}

0800aa32 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aa32:	b580      	push	{r7, lr}
 800aa34:	b082      	sub	sp, #8
 800aa36:	af00      	add	r7, sp, #0
 800aa38:	6078      	str	r0, [r7, #4]
 800aa3a:	460b      	mov	r3, r1
 800aa3c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aa44:	78fa      	ldrb	r2, [r7, #3]
 800aa46:	4611      	mov	r1, r2
 800aa48:	4618      	mov	r0, r3
 800aa4a:	f7f9 fa92 	bl	8003f72 <HAL_PCD_EP_GetRxCount>
 800aa4e:	4603      	mov	r3, r0
}
 800aa50:	4618      	mov	r0, r3
 800aa52:	3708      	adds	r7, #8
 800aa54:	46bd      	mov	sp, r7
 800aa56:	bd80      	pop	{r7, pc}

0800aa58 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800aa58:	b480      	push	{r7}
 800aa5a:	b083      	sub	sp, #12
 800aa5c:	af00      	add	r7, sp, #0
 800aa5e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800aa60:	4b03      	ldr	r3, [pc, #12]	@ (800aa70 <USBD_static_malloc+0x18>)
}
 800aa62:	4618      	mov	r0, r3
 800aa64:	370c      	adds	r7, #12
 800aa66:	46bd      	mov	sp, r7
 800aa68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa6c:	4770      	bx	lr
 800aa6e:	bf00      	nop
 800aa70:	20000e28 	.word	0x20000e28

0800aa74 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800aa74:	b480      	push	{r7}
 800aa76:	b083      	sub	sp, #12
 800aa78:	af00      	add	r7, sp, #0
 800aa7a:	6078      	str	r0, [r7, #4]

}
 800aa7c:	bf00      	nop
 800aa7e:	370c      	adds	r7, #12
 800aa80:	46bd      	mov	sp, r7
 800aa82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa86:	4770      	bx	lr

0800aa88 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800aa88:	b480      	push	{r7}
 800aa8a:	b085      	sub	sp, #20
 800aa8c:	af00      	add	r7, sp, #0
 800aa8e:	4603      	mov	r3, r0
 800aa90:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa92:	2300      	movs	r3, #0
 800aa94:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800aa96:	79fb      	ldrb	r3, [r7, #7]
 800aa98:	2b03      	cmp	r3, #3
 800aa9a:	d817      	bhi.n	800aacc <USBD_Get_USB_Status+0x44>
 800aa9c:	a201      	add	r2, pc, #4	@ (adr r2, 800aaa4 <USBD_Get_USB_Status+0x1c>)
 800aa9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aaa2:	bf00      	nop
 800aaa4:	0800aab5 	.word	0x0800aab5
 800aaa8:	0800aabb 	.word	0x0800aabb
 800aaac:	0800aac1 	.word	0x0800aac1
 800aab0:	0800aac7 	.word	0x0800aac7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800aab4:	2300      	movs	r3, #0
 800aab6:	73fb      	strb	r3, [r7, #15]
    break;
 800aab8:	e00b      	b.n	800aad2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800aaba:	2303      	movs	r3, #3
 800aabc:	73fb      	strb	r3, [r7, #15]
    break;
 800aabe:	e008      	b.n	800aad2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800aac0:	2301      	movs	r3, #1
 800aac2:	73fb      	strb	r3, [r7, #15]
    break;
 800aac4:	e005      	b.n	800aad2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800aac6:	2303      	movs	r3, #3
 800aac8:	73fb      	strb	r3, [r7, #15]
    break;
 800aaca:	e002      	b.n	800aad2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800aacc:	2303      	movs	r3, #3
 800aace:	73fb      	strb	r3, [r7, #15]
    break;
 800aad0:	bf00      	nop
  }
  return usb_status;
 800aad2:	7bfb      	ldrb	r3, [r7, #15]
}
 800aad4:	4618      	mov	r0, r3
 800aad6:	3714      	adds	r7, #20
 800aad8:	46bd      	mov	sp, r7
 800aada:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aade:	4770      	bx	lr

0800aae0 <memset>:
 800aae0:	4402      	add	r2, r0
 800aae2:	4603      	mov	r3, r0
 800aae4:	4293      	cmp	r3, r2
 800aae6:	d100      	bne.n	800aaea <memset+0xa>
 800aae8:	4770      	bx	lr
 800aaea:	f803 1b01 	strb.w	r1, [r3], #1
 800aaee:	e7f9      	b.n	800aae4 <memset+0x4>

0800aaf0 <__libc_init_array>:
 800aaf0:	b570      	push	{r4, r5, r6, lr}
 800aaf2:	4d0d      	ldr	r5, [pc, #52]	@ (800ab28 <__libc_init_array+0x38>)
 800aaf4:	4c0d      	ldr	r4, [pc, #52]	@ (800ab2c <__libc_init_array+0x3c>)
 800aaf6:	1b64      	subs	r4, r4, r5
 800aaf8:	10a4      	asrs	r4, r4, #2
 800aafa:	2600      	movs	r6, #0
 800aafc:	42a6      	cmp	r6, r4
 800aafe:	d109      	bne.n	800ab14 <__libc_init_array+0x24>
 800ab00:	4d0b      	ldr	r5, [pc, #44]	@ (800ab30 <__libc_init_array+0x40>)
 800ab02:	4c0c      	ldr	r4, [pc, #48]	@ (800ab34 <__libc_init_array+0x44>)
 800ab04:	f000 f826 	bl	800ab54 <_init>
 800ab08:	1b64      	subs	r4, r4, r5
 800ab0a:	10a4      	asrs	r4, r4, #2
 800ab0c:	2600      	movs	r6, #0
 800ab0e:	42a6      	cmp	r6, r4
 800ab10:	d105      	bne.n	800ab1e <__libc_init_array+0x2e>
 800ab12:	bd70      	pop	{r4, r5, r6, pc}
 800ab14:	f855 3b04 	ldr.w	r3, [r5], #4
 800ab18:	4798      	blx	r3
 800ab1a:	3601      	adds	r6, #1
 800ab1c:	e7ee      	b.n	800aafc <__libc_init_array+0xc>
 800ab1e:	f855 3b04 	ldr.w	r3, [r5], #4
 800ab22:	4798      	blx	r3
 800ab24:	3601      	adds	r6, #1
 800ab26:	e7f2      	b.n	800ab0e <__libc_init_array+0x1e>
 800ab28:	0800abf0 	.word	0x0800abf0
 800ab2c:	0800abf0 	.word	0x0800abf0
 800ab30:	0800abf0 	.word	0x0800abf0
 800ab34:	0800abf4 	.word	0x0800abf4

0800ab38 <memcpy>:
 800ab38:	440a      	add	r2, r1
 800ab3a:	4291      	cmp	r1, r2
 800ab3c:	f100 33ff 	add.w	r3, r0, #4294967295
 800ab40:	d100      	bne.n	800ab44 <memcpy+0xc>
 800ab42:	4770      	bx	lr
 800ab44:	b510      	push	{r4, lr}
 800ab46:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ab4a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ab4e:	4291      	cmp	r1, r2
 800ab50:	d1f9      	bne.n	800ab46 <memcpy+0xe>
 800ab52:	bd10      	pop	{r4, pc}

0800ab54 <_init>:
 800ab54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab56:	bf00      	nop
 800ab58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab5a:	bc08      	pop	{r3}
 800ab5c:	469e      	mov	lr, r3
 800ab5e:	4770      	bx	lr

0800ab60 <_fini>:
 800ab60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab62:	bf00      	nop
 800ab64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab66:	bc08      	pop	{r3}
 800ab68:	469e      	mov	lr, r3
 800ab6a:	4770      	bx	lr
