// Seed: 1146852127
module module_0;
  logic id_1;
  ;
  wire id_2;
  initial begin : LABEL_0
    if (-1) disable id_3;
  end
endmodule
module module_1 #(
    parameter id_0 = 32'd82
) (
    input supply1 _id_0,
    output tri0 id_1,
    input wor id_2,
    output wor id_3
);
  logic [7:0][(  (  -1  )  ) : -1 'b0 <=  id_0]
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32;
  module_0 modCall_1 ();
  parameter id_33 = 1;
  assign id_26 = (id_14);
  always @(posedge id_13) begin : LABEL_0
    {id_17[-1'b0], id_30} <= -1;
  end
endmodule
