int F_1 ( int V_1 )\r\n{\r\nswitch ( F_2 () -> V_2 ) {\r\ncase V_3 :\r\nreturn - 1 ;\r\ncase V_4 :\r\ncase V_5 :\r\ncase V_6 :\r\ncase V_7 :\r\nif ( ( V_1 >= 16 ) && ( V_1 < 20 ) )\r\nreturn V_1 - 16 ;\r\nelse\r\nreturn - 1 ;\r\ncase V_8 :\r\ncase V_9 :\r\ncase V_10 :\r\ncase V_11 :\r\ncase V_12 :\r\ncase V_13 :\r\nif ( V_1 == 0 )\r\nreturn 4 ;\r\nelse if ( V_1 == 1 )\r\nreturn 9 ;\r\nelse\r\nreturn - 1 ;\r\ncase V_14 :\r\nif ( ( V_1 >= 0 ) && ( V_1 < 4 ) )\r\nreturn V_1 ;\r\nelse if ( ( V_1 >= 16 ) && ( V_1 < 20 ) )\r\nreturn V_1 - 16 + 4 ;\r\nelse\r\nreturn - 1 ;\r\ncase V_15 :\r\nreturn - 1 ;\r\ncase V_16 :\r\ncase V_17 :\r\ncase V_18 :\r\nif ( ( V_1 >= V_19 ) &&\r\n( V_1 < ( V_19 + 2 ) ) )\r\nreturn V_1 - V_19 ;\r\nif ( ( V_1 >= 0 ) && ( V_1 < 4 ) )\r\nreturn V_1 + 2 ;\r\nelse\r\nreturn - 1 ;\r\ncase V_20 :\r\ncase V_21 :\r\ncase V_22 :\r\nif ( V_1 == V_19 )\r\nreturn 0 ;\r\nif ( ( V_1 >= 0 ) && ( V_1 < 4 ) )\r\nreturn V_1 + 1 ;\r\nelse\r\nreturn - 1 ;\r\ncase V_23 :\r\nif ( V_1 == 2 )\r\nreturn 4 ;\r\nelse\r\nreturn - 1 ;\r\ncase V_24 :\r\nif ( ( V_1 >= 16 ) && ( V_1 < 20 ) )\r\nreturn V_1 - 16 + 1 ;\r\nelse\r\nreturn - 1 ;\r\ncase V_25 :\r\ncase V_26 :\r\nreturn - 1 ;\r\ncase V_27 :\r\nif ( V_1 >= 0 && V_1 <= 3 )\r\nreturn ( V_1 + 0x1f ) & 0x1f ;\r\nelse\r\nreturn - 1 ;\r\ncase V_28 :\r\nif ( V_1 >= 0 && V_1 <= 1 )\r\nreturn V_1 + 1 ;\r\nelse\r\nreturn - 1 ;\r\ncase V_29 :\r\nreturn - 1 ;\r\ncase V_30 :\r\nif ( V_1 >= 0 && V_1 <= 3 )\r\nreturn V_1 ;\r\nelse if ( V_1 >= 16 && V_1 <= 19 )\r\nreturn V_1 - 16 + 4 ;\r\nelse\r\nreturn - 1 ;\r\n}\r\nF_3\r\n( L_1 ,\r\nF_2 () -> V_2 ) ;\r\nreturn - 1 ;\r\n}\r\nT_1 F_4 ( int V_1 )\r\n{\r\nT_1 V_31 ;\r\nint V_32 ;\r\nint V_33 = 0 ;\r\nif ( V_34 )\r\nreturn V_34 ( V_1 ) ;\r\nV_31 . V_35 = 0 ;\r\nswitch ( F_2 () -> V_2 ) {\r\ncase V_3 :\r\nV_31 . V_36 . V_37 = 1 ;\r\nV_31 . V_36 . V_38 = 1 ;\r\nV_31 . V_36 . V_39 = 1000 ;\r\nreturn V_31 ;\r\ncase V_9 :\r\ncase V_11 :\r\ncase V_12 :\r\ncase V_13 :\r\nif ( V_1 == 1 ) {\r\nV_31 . V_36 . V_37 = 1 ;\r\nV_31 . V_36 . V_38 = 1 ;\r\nV_31 . V_36 . V_39 = 1000 ;\r\nreturn V_31 ;\r\n}\r\nbreak;\r\ncase V_23 :\r\nif ( V_1 == 1 ) {\r\nV_31 . V_36 . V_37 = 1 ;\r\nV_31 . V_36 . V_38 = 1 ;\r\nV_31 . V_36 . V_39 = 1000 ;\r\nreturn V_31 ;\r\n} else\r\nV_33 = 1 ;\r\nbreak;\r\ncase V_29 :\r\nif ( V_1 == 2 ) {\r\nV_31 . V_35 = 0 ;\r\nreturn V_31 ;\r\n} else {\r\nV_31 . V_36 . V_37 = 1 ;\r\nV_31 . V_36 . V_38 = 1 ;\r\nV_31 . V_36 . V_39 = 1000 ;\r\nreturn V_31 ;\r\n}\r\nbreak;\r\n}\r\nV_32 = F_1 ( V_1 ) ;\r\nif ( V_32 != - 1 ) {\r\nif ( V_33 ) {\r\nint V_40 =\r\nF_5 ( V_32 >> 8 , V_32 & 0xff ,\r\n0x19 ) ;\r\nswitch ( ( V_40 >> 8 ) & 0x7 ) {\r\ncase 0 :\r\nV_31 . V_35 = 0 ;\r\nbreak;\r\ncase 1 :\r\nV_31 . V_36 . V_37 = 1 ;\r\nV_31 . V_36 . V_38 = 0 ;\r\nV_31 . V_36 . V_39 = 10 ;\r\nbreak;\r\ncase 2 :\r\nV_31 . V_36 . V_37 = 1 ;\r\nV_31 . V_36 . V_38 = 1 ;\r\nV_31 . V_36 . V_39 = 10 ;\r\nbreak;\r\ncase 3 :\r\nV_31 . V_36 . V_37 = 1 ;\r\nV_31 . V_36 . V_38 = 0 ;\r\nV_31 . V_36 . V_39 = 100 ;\r\nbreak;\r\ncase 4 :\r\nV_31 . V_36 . V_37 = 1 ;\r\nV_31 . V_36 . V_38 = 1 ;\r\nV_31 . V_36 . V_39 = 100 ;\r\nbreak;\r\ncase 5 :\r\nV_31 . V_36 . V_37 = 1 ;\r\nV_31 . V_36 . V_38 = 1 ;\r\nV_31 . V_36 . V_39 = 100 ;\r\nbreak;\r\ncase 6 :\r\nV_31 . V_36 . V_37 = 1 ;\r\nV_31 . V_36 . V_38 = 0 ;\r\nV_31 . V_36 . V_39 = 1000 ;\r\nbreak;\r\ncase 7 :\r\nV_31 . V_36 . V_37 = 1 ;\r\nV_31 . V_36 . V_38 = 1 ;\r\nV_31 . V_36 . V_39 = 1000 ;\r\nbreak;\r\n}\r\n} else {\r\nint V_40 =\r\nF_5 ( V_32 >> 8 , V_32 & 0xff , 17 ) ;\r\nif ( ( V_40 & ( 1 << 11 ) ) == 0 ) {\r\nint V_41 =\r\nF_5 ( V_32 >> 8 ,\r\nV_32 & 0xff , 0 ) ;\r\nif ( ( V_41 & ( 1 << 12 ) ) == 0 )\r\nV_40 |= 1 << 11 ;\r\n}\r\nif ( V_40 & ( 1 << 11 ) ) {\r\nV_31 . V_36 . V_37 = 1 ;\r\nV_31 . V_36 . V_38 = ( ( V_40 >> 13 ) & 1 ) ;\r\nswitch ( ( V_40 >> 14 ) & 3 ) {\r\ncase 0 :\r\nV_31 . V_36 . V_39 = 10 ;\r\nbreak;\r\ncase 1 :\r\nV_31 . V_36 . V_39 = 100 ;\r\nbreak;\r\ncase 2 :\r\nV_31 . V_36 . V_39 = 1000 ;\r\nbreak;\r\ncase 3 :\r\nV_31 . V_35 = 0 ;\r\nbreak;\r\n}\r\n}\r\n}\r\n} else if ( F_6 ( V_42 )\r\n|| F_6 ( V_43 )\r\n|| F_6 ( V_44 ) ) {\r\nunion V_45 V_46 ;\r\nint V_47 = F_7 ( V_1 ) ;\r\nint V_48 = F_8 ( V_1 ) ;\r\nV_46 . V_35 =\r\nF_9 ( F_10 ( V_48 , V_47 ) ) ;\r\nV_31 . V_36 . V_37 = V_46 . V_36 . V_49 ;\r\nV_31 . V_36 . V_38 = V_46 . V_36 . V_50 ;\r\nswitch ( V_46 . V_36 . V_39 ) {\r\ncase 0 :\r\nV_31 . V_36 . V_39 = 10 ;\r\nbreak;\r\ncase 1 :\r\nV_31 . V_36 . V_39 = 100 ;\r\nbreak;\r\ncase 2 :\r\nV_31 . V_36 . V_39 = 1000 ;\r\nbreak;\r\ncase 3 :\r\nV_31 . V_35 = 0 ;\r\nbreak;\r\n}\r\n} else {\r\nV_31 . V_35 = 0 ;\r\n}\r\nif ( ! V_31 . V_36 . V_37 )\r\nV_31 . V_35 = 0 ;\r\nreturn V_31 ;\r\n}\r\nint F_11 ( int V_32 ,\r\nT_2\r\nV_51 ,\r\nT_1 V_52 )\r\n{\r\nif ( ( V_51 & V_53 ) !=\r\nV_54 ) {\r\nT_3 V_55 ;\r\nV_55 . V_56 =\r\nF_5 ( V_32 >> 8 , V_32 & 0xff ,\r\nV_57 ) ;\r\nV_55 . V_36 . V_58 =\r\n( V_51 & V_53 ) ==\r\nV_59 ;\r\nV_55 . V_36 . V_60 =\r\n( V_51 & V_53 ) ==\r\nV_59 ;\r\nF_12 ( V_32 >> 8 , V_32 & 0xff ,\r\nV_57 ,\r\nV_55 . V_56 ) ;\r\n}\r\nif ( ( V_51 & V_61 )\r\n&& ( V_52 . V_36 . V_39 == 0 ) ) {\r\nT_4 V_62 ;\r\nT_5 V_63 ;\r\nT_3 V_55 ;\r\nT_6 V_64 ;\r\nT_7 V_65 ;\r\nV_63 . V_56 =\r\nF_5 ( V_32 >> 8 , V_32 & 0xff ,\r\nV_66 ) ;\r\nV_55 . V_56 =\r\nF_5 ( V_32 >> 8 , V_32 & 0xff ,\r\nV_57 ) ;\r\nV_55 . V_36 . V_67 =\r\nV_63 . V_36 . V_68 ;\r\nV_55 . V_36 . V_69 =\r\nV_63 . V_36 . V_70 ;\r\nV_55 . V_36 . V_71 =\r\nV_63 . V_36 . V_72 ;\r\nV_55 . V_36 . V_73 =\r\nV_63 . V_36 . V_74 ;\r\nV_55 . V_36 . V_75 =\r\nV_63 . V_36 . V_76 ;\r\nF_12 ( V_32 >> 8 , V_32 & 0xff ,\r\nV_57 ,\r\nV_55 . V_56 ) ;\r\nif ( V_63 . V_36 . V_77 ) {\r\nV_64 . V_56 =\r\nF_5 ( V_32 >> 8 , V_32 & 0xff ,\r\nV_78 ) ;\r\nV_65 . V_56 =\r\nF_5 ( V_32 >> 8 , V_32 & 0xff ,\r\nV_79 ) ;\r\nV_65 . V_36 . V_80 =\r\nV_64 . V_36 . V_81 ;\r\nV_65 . V_36 . V_82 =\r\nV_64 . V_36 . V_83 ;\r\nF_12 ( V_32 >> 8 , V_32 & 0xff ,\r\nV_79 ,\r\nV_65 . V_56 ) ;\r\n}\r\nV_62 . V_56 =\r\nF_5 ( V_32 >> 8 , V_32 & 0xff ,\r\nV_84 ) ;\r\nV_62 . V_36 . V_85 = 1 ;\r\nV_62 . V_36 . V_86 = 1 ;\r\nF_12 ( V_32 >> 8 , V_32 & 0xff ,\r\nV_84 , V_62 . V_56 ) ;\r\n} else if ( ( V_51 & V_61 ) ) {\r\nT_4 V_62 ;\r\nT_5 V_63 ;\r\nT_3 V_55 ;\r\nT_7 V_65 ;\r\nV_63 . V_56 =\r\nF_5 ( V_32 >> 8 , V_32 & 0xff ,\r\nV_66 ) ;\r\nV_55 . V_56 =\r\nF_5 ( V_32 >> 8 , V_32 & 0xff ,\r\nV_57 ) ;\r\nV_55 . V_36 . V_67 = 0 ;\r\nV_55 . V_36 . V_69 = 0 ;\r\nV_55 . V_36 . V_71 = 0 ;\r\nV_55 . V_36 . V_73 = 0 ;\r\nV_55 . V_36 . V_75 = 0 ;\r\nif ( V_63 . V_36 . V_77 ) {\r\nV_65 . V_56 =\r\nF_5 ( V_32 >> 8 , V_32 & 0xff ,\r\nV_79 ) ;\r\nV_65 . V_36 . V_80 = 0 ;\r\nV_65 . V_36 . V_82 = 0 ;\r\n}\r\nswitch ( V_52 . V_36 . V_39 ) {\r\ncase 10 :\r\nV_55 . V_36 . V_69 =\r\nV_52 . V_36 . V_38 ;\r\nV_55 . V_36 . V_71 =\r\n! V_52 . V_36 . V_38 ;\r\nbreak;\r\ncase 100 :\r\nV_55 . V_36 . V_73 =\r\nV_52 . V_36 . V_38 ;\r\nV_55 . V_36 . V_75 =\r\n! V_52 . V_36 . V_38 ;\r\nbreak;\r\ncase 1000 :\r\nV_65 . V_36 . V_80 =\r\nV_52 . V_36 . V_38 ;\r\nV_65 . V_36 . V_82 =\r\n! V_52 . V_36 . V_38 ;\r\nbreak;\r\n}\r\nF_12 ( V_32 >> 8 , V_32 & 0xff ,\r\nV_57 ,\r\nV_55 . V_56 ) ;\r\nif ( V_63 . V_36 . V_77 )\r\nF_12 ( V_32 >> 8 , V_32 & 0xff ,\r\nV_79 ,\r\nV_65 . V_56 ) ;\r\nV_62 . V_56 =\r\nF_5 ( V_32 >> 8 , V_32 & 0xff ,\r\nV_84 ) ;\r\nV_62 . V_36 . V_85 = 1 ;\r\nV_62 . V_36 . V_86 = 1 ;\r\nF_12 ( V_32 >> 8 , V_32 & 0xff ,\r\nV_84 , V_62 . V_56 ) ;\r\n} else {\r\nT_4 V_62 ;\r\nV_62 . V_56 =\r\nF_5 ( V_32 >> 8 , V_32 & 0xff ,\r\nV_84 ) ;\r\nV_62 . V_36 . V_85 = 0 ;\r\nV_62 . V_36 . V_86 = 1 ;\r\nV_62 . V_36 . V_50 = V_52 . V_36 . V_38 ;\r\nif ( V_52 . V_36 . V_39 == 1000 ) {\r\nV_62 . V_36 . V_87 = 1 ;\r\nV_62 . V_36 . V_88 = 0 ;\r\n} else if ( V_52 . V_36 . V_39 == 100 ) {\r\nV_62 . V_36 . V_87 = 0 ;\r\nV_62 . V_36 . V_88 = 1 ;\r\n} else if ( V_52 . V_36 . V_39 == 10 ) {\r\nV_62 . V_36 . V_87 = 0 ;\r\nV_62 . V_36 . V_88 = 0 ;\r\n}\r\nF_12 ( V_32 >> 8 , V_32 & 0xff ,\r\nV_84 , V_62 . V_56 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nint F_13 ( int V_47 , int V_89 )\r\n{\r\nswitch ( F_2 () -> V_2 ) {\r\ncase V_12 :\r\nif ( V_47 == 0 )\r\nreturn 2 ;\r\nbreak;\r\ncase V_29 :\r\nif ( V_47 == 0 )\r\nreturn 2 ;\r\nbreak;\r\ncase V_24 :\r\nif ( V_47 == 0 )\r\nreturn 0 ;\r\nbreak;\r\ncase V_20 :\r\nif ( V_47 == 1 )\r\nreturn 0 ;\r\nbreak;\r\n}\r\nreturn V_89 ;\r\n}\r\nint F_14 ( int V_47 )\r\n{\r\nif ( F_2 () -> V_2 == V_12 ) {\r\nif ( V_47 == 0 ) {\r\nF_15 ( F_16 ( 1 , V_47 ) , 0 ) ;\r\nF_15 ( F_17 ( 1 , V_47 ) , 0 ) ;\r\nF_15 ( F_16 ( 0 , V_47 ) ,\r\n0xc ) ;\r\nF_15 ( F_17 ( 0 , V_47 ) ,\r\n0xc ) ;\r\n}\r\n} else if ( F_2 () -> V_2 ==\r\nV_11 ) {\r\nif ( V_47 == 0 ) {\r\nint V_32 = F_1 ( 0 ) ;\r\nif ( V_32 != - 1 ) {\r\nint V_90 =\r\nF_5 ( V_32 >> 8 ,\r\nV_32 & 0xff , 0x2 ) ;\r\nif ( V_90 == 0x0143 ) {\r\nF_3 ( L_2 ) ;\r\nF_3 ( L_3 ) ;\r\nF_3\r\n( L_4 ) ;\r\nF_3\r\n( L_5 ) ;\r\nF_3\r\n( L_6 ) ;\r\nF_3 ( L_3 ) ;\r\nF_3 ( L_2 ) ;\r\nF_18 ( 1000000000 ) ;\r\nF_15 ( F_17\r\n( 0 , V_47 ) , 5 ) ;\r\nF_15 ( F_16\r\n( 0 , V_47 ) , 5 ) ;\r\n}\r\n}\r\n}\r\n}\r\nreturn 0 ;\r\n}
