read_verilog ../top.v
proc
json -aig -o json.json
write_verilog synth.v
