[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  21142       tick       3733498       1692661       1638775       3733498 
      2  21142       tick       4942898       2338459       2313070       4942898 
      3  21142       tick       4943033       2339323       2318988       4943033 
      4  21142       tick       4940199       2337737       2316468       4940199 
      5  21142       tick       4943128       2339120       2320207       4943128 
      6  21142       tick       4940988       2338113       2319502       4940988 
      7  21142       tick       4925978       2332116       2310873       4925978 
      8  21142       tick       4801916       2274247       2256291       4801916 
      9  21142       tick       5062031       2395393       2376040       5062031 
     10  21142       tick       4942873       2337598       2315727       4942873 
     11  21142       tick       4935557       2336220       2319518       4935557 
     12  21142       tick       4944389       2338468       2309703       4944389 
     13  21142       tick       4936800       2335982       2320377       4936800 
     14  21142       tick       4934491       2335744       2320602       4934491 
     15  21142       tick       4932830       2335392       2315056       4932830 
     16  21142       tick       4940196       2338419       2319247       4940196 
     17  21142       tick       4934894       2336384       2321401       4934894 
     18  21142       tick       4937638       2336331       2312592       4937638 
     19  21142       tick       4929612       2333075       2313779       4929612 
     20  21142       exit       2801293       1325181       1313842       2801293 
