# ACA_TermProject
ACA Term Project

Term project CSCI-8150

Memory - Cache Management, DRAM, Main Memory 
Processor - Multi core processors

----------------------------------------------------
Initial Parameters:
----------------------------------------------------
L1 Cache (Instruction & Data)
---------------------
size : 8 KB
offset : 5 bits
index : 6 bits
tag : 6 bits
4 way set associative


L2 Cache (Unified)
---------------------
size : 16 KB
offset : 5 bits
index : 9 bits
tag :  3 bits

Memory
---------------------
size : 128 KB
offset : 5 bits
index + tag: 12 bits

CPU address
--------------------
18 bits

