
---------- Begin Simulation Statistics ----------
final_tick                                25857227500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    332                       # Simulator instruction rate (inst/s)
host_mem_usage                                8691492                       # Number of bytes of host memory used
host_op_rate                                      341                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22134.69                       # Real time elapsed on the host
host_tick_rate                                1012732                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7352951                       # Number of instructions simulated
sim_ops                                       7549255                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022417                       # Number of seconds simulated
sim_ticks                                 22416505000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.930786                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  251674                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               259643                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                411                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4758                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            262793                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3331                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4064                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              733                       # Number of indirect misses.
system.cpu.branchPred.lookups                  296320                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12507                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1002                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1745743                       # Number of instructions committed
system.cpu.committedOps                       1776204                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.219300                       # CPI: cycles per instruction
system.cpu.discardedOps                         10247                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             961650                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             87496                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           470265                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1838850                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.310627                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      354                       # number of quiesce instructions executed
system.cpu.numCycles                          5620070                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       354                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1205035     67.84%     67.84% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1400      0.08%     67.92% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                  86961      4.90%     72.82% # Class of committed instruction
system.cpu.op_class_0::MemWrite                482808     27.18%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1776204                       # Class of committed instruction
system.cpu.quiesceCycles                     30246338                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3781220                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3459                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        433637                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              150211                       # Transaction distribution
system.membus.trans_dist::ReadResp             153711                       # Transaction distribution
system.membus.trans_dist::WriteReq              67178                       # Transaction distribution
system.membus.trans_dist::WriteResp             67178                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          264                       # Transaction distribution
system.membus.trans_dist::WriteClean               22                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3163                       # Transaction distribution
system.membus.trans_dist::ReadExReq               115                       # Transaction distribution
system.membus.trans_dist::ReadExResp              115                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3226                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           274                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       213295                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        213295                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         9497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         9497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           51                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       427721                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       435960                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       426590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       426590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 872047                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       206464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       206464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        41920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8935                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        55367                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     13650280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     13650280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13912111                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            647688                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000690                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.026262                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  647241     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                     447      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              647688                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1060765408                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               4.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8363000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             9313765                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1582875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6709350                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          891489869                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           16456250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2923560                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       730890                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3654450                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       730890                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2923560                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3654450                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3654450                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3654450                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7308900                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       161280                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       161280                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       337201                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       337201                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2786                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6572                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       106608                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       811010                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       851970                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       996962                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4378                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8935                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1705308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12976132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     13631492                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15854671                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1669654875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              7.4                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1385815864                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    822577000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          3.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2923560                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4385340                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5847120                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13156021                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5847120                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4385340                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10232460                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2923560                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10232460                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10232460                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23388481                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2192670                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10232460                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2192670                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14617801                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4385340                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1507818                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5893158                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2192670                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14617801                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3700488                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20510958                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       149807                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       149807                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        63488                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        63488                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        32824                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       385026                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       426590                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1049948                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     12320772                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     13650280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       258000                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       258000    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       258000                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    581953625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    812499000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          3.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45186784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11067320                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1969004892                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17541361                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     29235601                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2015781854                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43853402                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     43914607                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     87768008                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2012858293                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     61455967                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     29235601                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2103549862                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16449540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3473408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20250628                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9175040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9502724                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18677764                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4112385                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       108544                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4231169                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       296961                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2590721                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     11694240                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    733813768                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    154948686                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2923560                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    903380255                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    409298417                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    423916396                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    833214812                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     11694240                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1143112185                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    578865082                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2923560                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1736595067                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       206464                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       207744                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       206464                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       206464                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3226                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           20                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3246                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      9210356                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        57101                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        9267457                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      9210356                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      9210356                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      9210356                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        57101                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       9267457                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       656732                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8847364                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          23616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9610664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        18304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3473408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4081536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        10268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       138241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             369                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              150176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          286                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        54272                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              63774                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     29296806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    394680794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2192670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1507818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1053509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             428731598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         816541                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17541361                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    154948686                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5847120                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       730890                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2192670                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182077269                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         816541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     46838167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    549629481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      8039790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       730890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3700488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1053509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            610808866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       286.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     16394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    192354.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2791.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       367.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006462047750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          184                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          184                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              275813                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              67591                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      150176                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      63774                       # Number of write requests accepted
system.mem_ctrls.readBursts                    150176                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    63774                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    204                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3975                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4817574395                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  749860000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8754339395                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32123.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58373.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        89                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   139827                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   59268                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                150173                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                63774                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  131124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    182                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    933.232553                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   847.193332                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   245.362716                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          442      3.02%      3.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          389      2.65%      5.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          209      1.43%      7.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          177      1.21%      8.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          365      2.49%     10.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          159      1.08%     11.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          235      1.60%     13.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          202      1.38%     14.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12481     85.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14659                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          184                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     815.130435                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1481.297738                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           123     66.85%     66.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      1.09%     67.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           20     10.87%     78.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.54%     79.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.54%     79.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      1.09%     80.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           11      5.98%     86.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            6      3.26%     90.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            9      4.89%     95.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.54%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.54%     96.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      3.80%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           184                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          184                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     346.641304                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    111.650437                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    440.534836                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             75     40.76%     40.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            10      5.43%     46.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            21     11.41%     57.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           11      5.98%     63.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.54%     64.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      1.09%     65.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      2.72%     67.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      1.63%     69.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      1.09%     70.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.54%     71.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.54%     71.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      1.63%     73.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           49     26.63%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           184                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9598208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4082048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9610664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4081536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       428.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       182.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    428.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    182.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22416466875                       # Total gap between requests
system.mem_ctrls.avgGap                     104774.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       655608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8837188                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        47552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        23488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        19776                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3472448                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 29246664.455498304218                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 394226843.122957825661                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2121294.108961232007                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1507817.565673150122                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1047799.378181389184                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 882207.105880243122                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17541360.707211047411                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 154905860.659366846085                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5847120.235737016425                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 730890.029467127053                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2192670.088401380926                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        10268                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       138241                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          369                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          286                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        54272                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    585166735                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8072798790                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     43020590                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     37460915                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     15892365                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  23413430490                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  31514300250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 309322486750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3490102250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  23763386125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1528179750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56989.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58396.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     56016.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     70680.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43068.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  81865141.57                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5129280.64                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   5699485.68                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1704151.49                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  92825727.05                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1989817.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18474463125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1212540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2730544375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 708                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           354                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     53401420.197740                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    248011472.936012                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          354    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       816875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545307750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             354                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6953124750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18904102750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       848153                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           848153                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       848153                       # number of overall hits
system.cpu.icache.overall_hits::total          848153                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3226                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3226                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3226                       # number of overall misses
system.cpu.icache.overall_misses::total          3226                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    140552500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    140552500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    140552500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    140552500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       851379                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       851379                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       851379                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       851379                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003789                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003789                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003789                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003789                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43568.660880                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43568.660880                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43568.660880                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43568.660880                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3226                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3226                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3226                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3226                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    135558000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    135558000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    135558000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    135558000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003789                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003789                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003789                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003789                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42020.458772                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42020.458772                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42020.458772                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42020.458772                       # average overall mshr miss latency
system.cpu.icache.replacements                   3045                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       848153                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          848153                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3226                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3226                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    140552500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    140552500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       851379                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       851379                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003789                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003789                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43568.660880                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43568.660880                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3226                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3226                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    135558000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    135558000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003789                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003789                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42020.458772                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42020.458772                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           410.541221                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1141327                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3045                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            374.820033                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   410.541221                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.801838                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.801838                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          414                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          373                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1705984                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1705984                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       139186                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           139186                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       139186                       # number of overall hits
system.cpu.dcache.overall_hits::total          139186                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          495                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            495                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          495                       # number of overall misses
system.cpu.dcache.overall_misses::total           495                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     37702125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     37702125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     37702125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     37702125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       139681                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       139681                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       139681                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       139681                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003544                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003544                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003544                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003544                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76165.909091                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76165.909091                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76165.909091                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76165.909091                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          264                       # number of writebacks
system.cpu.dcache.writebacks::total               264                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          106                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          106                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          389                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          389                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          389                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          389                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4094                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4094                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     28784375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     28784375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     28784375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     28784375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8785250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8785250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002785                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002785                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002785                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002785                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73995.822622                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73995.822622                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73995.822622                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73995.822622                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2145.884221                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2145.884221                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    382                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        87330                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           87330                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          282                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           282                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20647625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20647625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        87612                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        87612                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003219                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003219                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73218.528369                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73218.528369                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          274                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          274                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          404                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          404                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19477625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19477625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8785250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8785250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003127                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003127                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71086.222628                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71086.222628                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21745.668317                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21745.668317                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        51856                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          51856                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          213                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          213                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     17054500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17054500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        52069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        52069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004091                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004091                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80068.075117                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80068.075117                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           98                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           98                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3690                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3690                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9306750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9306750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002209                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002209                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80928.260870                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80928.260870                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       213295                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       213295                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2230075000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2230075000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10455.355259                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10455.355259                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        38164                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        38164                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       175131                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       175131                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2151923783                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2151923783                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12287.509253                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12287.509253                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           497.836875                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                6202                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               404                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.351485                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   497.836875                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.972338                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.972338                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          457                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2265473                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2265473                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25857227500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                25857376250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    332                       # Simulator instruction rate (inst/s)
host_mem_usage                                8691492                       # Number of bytes of host memory used
host_op_rate                                      341                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22134.79                       # Real time elapsed on the host
host_tick_rate                                1012734                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7352960                       # Number of instructions simulated
sim_ops                                       7549270                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022417                       # Number of seconds simulated
sim_ticks                                 22416653750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.929316                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  251676                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               259649                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                412                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4760                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            262794                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3331                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4065                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              734                       # Number of indirect misses.
system.cpu.branchPred.lookups                  296328                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12509                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1002                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1745752                       # Number of instructions committed
system.cpu.committedOps                       1776219                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.219419                       # CPI: cycles per instruction
system.cpu.discardedOps                         10254                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             961669                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             87497                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           470266                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1839040                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.310615                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      354                       # number of quiesce instructions executed
system.cpu.numCycles                          5620308                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       354                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1205043     67.84%     67.84% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1400      0.08%     67.92% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                  86967      4.90%     72.82% # Class of committed instruction
system.cpu.op_class_0::MemWrite                482808     27.18%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1776219                       # Class of committed instruction
system.cpu.quiesceCycles                     30246338                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3781268                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3461                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        433641                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              150211                       # Transaction distribution
system.membus.trans_dist::ReadResp             153713                       # Transaction distribution
system.membus.trans_dist::WriteReq              67178                       # Transaction distribution
system.membus.trans_dist::WriteResp             67178                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          266                       # Transaction distribution
system.membus.trans_dist::WriteClean               22                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3163                       # Transaction distribution
system.membus.trans_dist::ReadExReq               115                       # Transaction distribution
system.membus.trans_dist::ReadExResp              115                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3226                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           276                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       213295                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        213295                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         9497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         9497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           51                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       427727                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       435966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       426590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       426590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 872053                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       206464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       206464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        42176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8935                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        55623                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     13650280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     13650280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13912367                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            647690                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000690                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.026262                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  647243     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                     447      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              647690                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1060779658                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               4.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8363000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             9313765                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1582875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6720850                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          891489869                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           16456250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2923541                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       730885                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3654426                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       730885                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2923541                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3654426                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3654426                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3654426                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7308852                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       161280                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       161280                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       337201                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       337201                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2786                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6572                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       106608                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       811010                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       851970                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       996962                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4378                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8935                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1705308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12976132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     13631492                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15854671                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1669654875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              7.4                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1385815864                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    822577000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          3.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2923541                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4385311                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5847081                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13155933                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5847081                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4385311                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10232393                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2923541                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10232393                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10232393                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23388326                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2192656                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10232393                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2192656                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14617704                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4385311                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1507808                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5893119                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2192656                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14617704                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3700463                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20510822                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       149807                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       149807                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        63488                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        63488                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        32824                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       385026                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       426590                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1049948                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     12320772                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     13650280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       258000                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       258000    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       258000                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    581953625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    812499000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          3.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45186784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11067320                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1968991826                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17541244                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     29235407                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2015768477                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43853111                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     43914315                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     87767426                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2012844937                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     61455560                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     29235407                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2103535904                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16449540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3473408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20250628                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9175040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9502724                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18677764                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4112385                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       108544                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4231169                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       296961                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2590721                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     11694163                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    733808899                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    154947658                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2923541                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    903374260                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    409295701                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    423913583                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    833209283                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     11694163                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1143104599                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    578861241                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2923541                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1736583543                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       206464                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       207744                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       206464                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       206464                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3226                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           20                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3246                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      9210295                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        57100                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        9267396                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      9210295                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      9210295                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      9210295                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        57100                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       9267396                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       656732                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8847364                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          23744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9610792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        18432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3473408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4081664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        10268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       138241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             371                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              150178                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          288                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        54272                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              63776                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     29296612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    394678175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2192656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1507808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1059213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             428734463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         822246                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17541244                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    154947658                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5847081                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       730885                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2192656                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182081770                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         822246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     46837856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    549625833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      8039737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       730885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3700463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1059213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            610816233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       288.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     16394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    192354.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2791.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       369.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006462047750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          184                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          184                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              275819                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              67591                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      150178                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      63776                       # Number of write requests accepted
system.mem_ctrls.readBursts                    150178                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    63776                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    204                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3975                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4817574395                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  749870000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8754391895                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32122.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58372.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        89                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   139829                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   59268                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                150175                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                63776                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  131124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    182                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    933.232553                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   847.193332                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   245.362716                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          442      3.02%      3.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          389      2.65%      5.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          209      1.43%      7.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          177      1.21%      8.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          365      2.49%     10.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          159      1.08%     11.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          235      1.60%     13.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          202      1.38%     14.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12481     85.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14659                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          184                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     815.130435                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1481.297738                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           123     66.85%     66.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      1.09%     67.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           20     10.87%     78.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.54%     79.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.54%     79.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      1.09%     80.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           11      5.98%     86.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            6      3.26%     90.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            9      4.89%     95.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.54%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.54%     96.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      3.80%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           184                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          184                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     346.641304                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    111.650437                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    440.534836                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             75     40.76%     40.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            10      5.43%     46.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            21     11.41%     57.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           11      5.98%     63.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.54%     64.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      1.09%     65.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      2.72%     67.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      1.63%     69.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      1.09%     70.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.54%     71.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.54%     71.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      1.63%     73.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           49     26.63%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           184                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9598336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4082048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9610792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4081664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       428.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       182.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    428.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    182.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22416791875                       # Total gap between requests
system.mem_ctrls.avgGap                     104773.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       655608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8837188                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        47552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        23616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        19776                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3472448                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 29246470.383653935045                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 394224227.155223786831                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2121280.032707825303                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1507807.560260861879                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1053502.465772796189                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 882201.251826000051                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17541244.308151923120                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 154904832.751855283976                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5847081.436050641350                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 730885.179506330169                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2192655.538518990390                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        10268                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       138241                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          371                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          288                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        54272                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    585166735                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8072798790                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     43020590                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     37460915                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     15944865                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  23413430490                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  31514300250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 309322486750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3490102250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  23763386125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1528179750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56989.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58396.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     56016.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     70680.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42978.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  81296633.65                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5129280.64                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   5699485.68                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1704151.49                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  92825727.05                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1989817.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18474463125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1212540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2730693125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 708                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           354                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     53401420.197740                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    248011472.936012                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          354    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       816875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545307750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             354                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6953273500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18904102750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       848166                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           848166                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       848166                       # number of overall hits
system.cpu.icache.overall_hits::total          848166                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3226                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3226                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3226                       # number of overall misses
system.cpu.icache.overall_misses::total          3226                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    140552500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    140552500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    140552500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    140552500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       851392                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       851392                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       851392                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       851392                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003789                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003789                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003789                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003789                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43568.660880                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43568.660880                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43568.660880                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43568.660880                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3226                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3226                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3226                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3226                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    135558000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    135558000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    135558000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    135558000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003789                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003789                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003789                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003789                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42020.458772                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42020.458772                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42020.458772                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42020.458772                       # average overall mshr miss latency
system.cpu.icache.replacements                   3045                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       848166                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          848166                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3226                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3226                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    140552500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    140552500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       851392                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       851392                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003789                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003789                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43568.660880                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43568.660880                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3226                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3226                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    135558000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    135558000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003789                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003789                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42020.458772                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42020.458772                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           410.541244                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2333511                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3459                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            674.620121                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   410.541244                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.801838                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.801838                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          414                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          373                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1706010                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1706010                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       139190                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           139190                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       139190                       # number of overall hits
system.cpu.dcache.overall_hits::total          139190                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          497                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            497                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          497                       # number of overall misses
system.cpu.dcache.overall_misses::total           497                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     37822125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     37822125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     37822125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     37822125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       139687                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       139687                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       139687                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       139687                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003558                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003558                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003558                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003558                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76100.855131                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76100.855131                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76100.855131                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76100.855131                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          266                       # number of writebacks
system.cpu.dcache.writebacks::total               266                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          106                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          106                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          391                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          391                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          391                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          391                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4094                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4094                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     28901750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     28901750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     28901750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     28901750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8785250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8785250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002799                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002799                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002799                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002799                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73917.519182                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73917.519182                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73917.519182                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73917.519182                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2145.884221                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2145.884221                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    384                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        87334                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           87334                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          284                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           284                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20767625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20767625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        87618                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        87618                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003241                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003241                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73125.440141                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73125.440141                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          276                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          276                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          404                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          404                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19595000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19595000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8785250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8785250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003150                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003150                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70996.376812                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70996.376812                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21745.668317                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21745.668317                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        51856                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          51856                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          213                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          213                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     17054500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17054500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        52069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        52069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004091                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004091                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80068.075117                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80068.075117                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           98                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           98                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3690                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3690                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9306750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9306750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002209                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002209                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80928.260870                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80928.260870                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       213295                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       213295                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2230075000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2230075000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10455.355259                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10455.355259                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        38164                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        38164                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       175131                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       175131                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2151923783                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2151923783                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12287.509253                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12287.509253                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           497.836870                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              143277                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               903                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            158.667774                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   497.836870                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.972338                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.972338                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          455                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2265499                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2265499                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25857376250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
