INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE/428/Lab/project_1/project_1.sim/sim_1/synth/func/xsim/Node_test_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Acc
INFO: [VRFC 10-311] analyzing module Acc_Ctrl
INFO: [VRFC 10-311] analyzing module Add18
INFO: [VRFC 10-311] analyzing module Add18_0
INFO: [VRFC 10-311] analyzing module Add19
INFO: [VRFC 10-311] analyzing module Add22
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-311] analyzing module Mac_Acc
INFO: [VRFC 10-311] analyzing module Node
INFO: [VRFC 10-311] analyzing module Sigmoid
INFO: [VRFC 10-311] analyzing module mult8x8
INFO: [VRFC 10-311] analyzing module mult8x8_1
INFO: [VRFC 10-311] analyzing module mult8x8_10
INFO: [VRFC 10-311] analyzing module mult8x8_11
INFO: [VRFC 10-311] analyzing module mult8x8_12
INFO: [VRFC 10-311] analyzing module mult8x8_13
INFO: [VRFC 10-311] analyzing module mult8x8_14
INFO: [VRFC 10-311] analyzing module mult8x8_15
INFO: [VRFC 10-311] analyzing module mult8x8_2
INFO: [VRFC 10-311] analyzing module mult8x8_3
INFO: [VRFC 10-311] analyzing module mult8x8_4
INFO: [VRFC 10-311] analyzing module mult8x8_5
INFO: [VRFC 10-311] analyzing module mult8x8_6
INFO: [VRFC 10-311] analyzing module mult8x8_7
INFO: [VRFC 10-311] analyzing module mult8x8_8
INFO: [VRFC 10-311] analyzing module mult8x8_9
INFO: [VRFC 10-311] analyzing module sigmoid_0
INFO: [VRFC 10-311] analyzing module sigmoid_0_dist_mem_gen_0
INFO: [VRFC 10-311] analyzing module sigmoid_0_sigmoid
INFO: [VRFC 10-311] analyzing module sigmoid_0_dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module sigmoid_0_dist_mem_gen_v8_0_10_synth
INFO: [VRFC 10-311] analyzing module sigmoid_0_rom
INFO: [VRFC 10-311] analyzing module glbl
