<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h' l='100' type='static llvm::EVT llvm::AMDGPUTargetLowering::getEquivalentMemType(llvm::LLVMContext &amp; Context, llvm::EVT VT)'/>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='38' ll='45' type='static llvm::EVT llvm::AMDGPUTargetLowering::getEquivalentMemType(llvm::LLVMContext &amp; Ctx, llvm::EVT VT)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='2913' u='c' c='_ZNK4llvm20AMDGPUTargetLowering18performLoadCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='2965' u='c' c='_ZNK4llvm20AMDGPUTargetLowering19performStoreCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='37'>// Find a larger type to do a load / store of a vector with.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4593' u='c' c='_ZNK4llvm16SITargetLowering18lowerIntrinsicLoadEPNS_9MemSDNodeEbRNS_12SelectionDAGENS_8ArrayRefINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4779' u='c' c='_ZNK4llvm16SITargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7581' u='c' c='_ZNK4llvm16SITargetLowering19LowerINTRINSIC_VOIDENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7628' u='c' c='_ZNK4llvm16SITargetLowering19LowerINTRINSIC_VOIDENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='10041' u='c' c='_ZNK4llvm16SITargetLowering30performExtractVectorEltCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
