-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--C1_SHIFTOUT[31] is PCM3006:inst6|SHIFTOUT[31] at LC_X26_Y12_N1
--operation mode is normal

C1_SHIFTOUT[31]_lut_out = A1L21 & (A1L20 & C1_R_IN[15] # !A1L20 & (C1_SHIFTOUT[30])) # !A1L21 & (C1_SHIFTOUT[30]);
C1_SHIFTOUT[31] = DFFEAS(C1_SHIFTOUT[31]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_LRCOUT_INT is PCM3006:inst6|LRCOUT_INT at LC_X17_Y15_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_LRCOUT_INT_lut_out = GND;
C1_LRCOUT_INT = DFFEAS(C1_LRCOUT_INT_lut_out, GLOBAL(12_288MHz), VCC, , , C1L13, , , VCC);


--A1L7 is altera_internal_jtag~TDO at JTAG_X1_Y13_N1
A1L7 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, , , !D1_hub_tdo);

--A1L8 is altera_internal_jtag~TMSUTAP at JTAG_X1_Y13_N1
A1L8 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, , , !D1_hub_tdo);

--A1L6 is altera_internal_jtag~TCKUTAP at JTAG_X1_Y13_N1
A1L6 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, , , !D1_hub_tdo);

--altera_internal_jtag is altera_internal_jtag at JTAG_X1_Y13_N1
altera_internal_jtag = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, , , !D1_hub_tdo);


--C1_R_IN[15] is PCM3006:inst6|R_IN[15] at LC_X25_Y12_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_R_IN[15]_lut_out = GND;
C1_R_IN[15] = DFFEAS(C1_R_IN[15]_lut_out, GLOBAL(12_288MHz), VCC, , B1_READY, B1_SAMPLE_OUT[15], , , VCC);


--C1_SHIFTOUT[30] is PCM3006:inst6|SHIFTOUT[30] at LC_X26_Y12_N3
--operation mode is normal

C1_SHIFTOUT[30]_lut_out = A1L21 & (A1L20 & C1_R_IN[14] # !A1L20 & (C1_SHIFTOUT[29])) # !A1L21 & (C1_SHIFTOUT[29]);
C1_SHIFTOUT[30] = DFFEAS(C1_SHIFTOUT[30]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1L1 is PCM3006:inst6|add~124 at LC_X17_Y12_N0
--operation mode is arithmetic

C1L1 = !C1_COUNT[0];

--C1L2 is PCM3006:inst6|add~126 at LC_X17_Y12_N0
--operation mode is arithmetic

C1L2_cout_0 = C1_COUNT[0];
C1L2 = CARRY(C1L2_cout_0);

--C1L3 is PCM3006:inst6|add~126COUT1_165 at LC_X17_Y12_N0
--operation mode is arithmetic

C1L3_cout_1 = C1_COUNT[0];
C1L3 = CARRY(C1L3_cout_1);


--C1L4 is PCM3006:inst6|add~129 at LC_X17_Y12_N1
--operation mode is arithmetic

C1L4 = C1_COUNT[1] $ (C1L2);

--C1L5 is PCM3006:inst6|add~131 at LC_X17_Y12_N1
--operation mode is arithmetic

C1L5_cout_0 = !C1L2 # !C1_COUNT[1];
C1L5 = CARRY(C1L5_cout_0);

--C1L6 is PCM3006:inst6|add~131COUT1_166 at LC_X17_Y12_N1
--operation mode is arithmetic

C1L6_cout_1 = !C1L3 # !C1_COUNT[1];
C1L6 = CARRY(C1L6_cout_1);


--C1L7 is PCM3006:inst6|add~134 at LC_X17_Y12_N2
--operation mode is arithmetic

C1L7 = C1_COUNT[2] $ !C1L5;

--C1L8 is PCM3006:inst6|add~136 at LC_X17_Y12_N2
--operation mode is arithmetic

C1L8_cout_0 = C1_COUNT[2] & !C1L5;
C1L8 = CARRY(C1L8_cout_0);

--C1L9 is PCM3006:inst6|add~136COUT1_167 at LC_X17_Y12_N2
--operation mode is arithmetic

C1L9_cout_1 = C1_COUNT[2] & !C1L6;
C1L9 = CARRY(C1L9_cout_1);


--C1L10 is PCM3006:inst6|add~139 at LC_X17_Y12_N3
--operation mode is arithmetic

C1L10 = C1_COUNT[3] $ (C1L8);

--C1L11 is PCM3006:inst6|add~141 at LC_X17_Y12_N3
--operation mode is arithmetic

C1L11_cout_0 = !C1L8 # !C1_COUNT[3];
C1L11 = CARRY(C1L11_cout_0);

--C1L12 is PCM3006:inst6|add~141COUT1 at LC_X17_Y12_N3
--operation mode is arithmetic

C1L12_cout_1 = !C1L9 # !C1_COUNT[3];
C1L12 = CARRY(C1L12_cout_1);


--A1L20 is rtl~227 at LC_X17_Y12_N8
--operation mode is normal

A1L20 = !C1L4 & !C1L1 & !C1L7 & !C1L10;


--C1L13 is PCM3006:inst6|add~144 at LC_X17_Y12_N7
--operation mode is normal

C1L13_carry_eqn = (!C1L15 & C1L22) # (C1L15 & C1L23);
C1L13 = C1L13_carry_eqn $ C1_LRCOUT_INT;


--C1L14 is PCM3006:inst6|add~149 at LC_X17_Y12_N4
--operation mode is arithmetic

C1L14 = C1_COUNT[4] $ (!C1L11);

--C1L15 is PCM3006:inst6|add~151 at LC_X17_Y12_N4
--operation mode is arithmetic

C1L15 = C1L16;


--C1L18 is PCM3006:inst6|add~154 at LC_X17_Y12_N5
--operation mode is arithmetic

C1L18_carry_eqn = (!C1L15 & GND) # (C1L15 & VCC);
C1L18 = C1_COUNT[5] $ (C1L18_carry_eqn);

--C1L19 is PCM3006:inst6|add~156 at LC_X17_Y12_N5
--operation mode is arithmetic

C1L19_cout_0 = !C1L15 # !C1_COUNT[5];
C1L19 = CARRY(C1L19_cout_0);

--C1L20 is PCM3006:inst6|add~156COUT1_168 at LC_X17_Y12_N5
--operation mode is arithmetic

C1L20_cout_1 = !C1L15 # !C1_COUNT[5];
C1L20 = CARRY(C1L20_cout_1);


--C1L21 is PCM3006:inst6|add~159 at LC_X17_Y12_N6
--operation mode is arithmetic

C1L21_carry_eqn = (!C1L15 & C1L19) # (C1L15 & C1L20);
C1L21 = C1_COUNT[6] $ !C1L21_carry_eqn;

--C1L22 is PCM3006:inst6|add~161 at LC_X17_Y12_N6
--operation mode is arithmetic

C1L22_cout_0 = C1_COUNT[6] & !C1L19;
C1L22 = CARRY(C1L22_cout_0);

--C1L23 is PCM3006:inst6|add~161COUT1_169 at LC_X17_Y12_N6
--operation mode is arithmetic

C1L23_cout_1 = C1_COUNT[6] & !C1L20;
C1L23 = CARRY(C1L23_cout_1);


--A1L21 is rtl~228 at LC_X17_Y12_N9
--operation mode is normal

A1L21 = !C1L21 & !C1L14 & C1L13 & !C1L18;


--C1_NEGEDGE_BCK is PCM3006:inst6|NEGEDGE_BCK at LC_X28_Y12_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_COUNT[2]_qfbk = C1_COUNT[2];
C1_NEGEDGE_BCK = C1_COUNT[2]_qfbk & !C1L7;

--C1_COUNT[2] is PCM3006:inst6|COUNT[2] at LC_X28_Y12_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_COUNT[2] = DFFEAS(C1_NEGEDGE_BCK, GLOBAL(12_288MHz), VCC, , , C1L7, , , VCC);


--D1_hub_tdo is sld_hub:sld_hub_inst|hub_tdo at LC_X29_Y14_N3
--operation mode is normal

D1_hub_tdo = AMPP_FUNCTION(!A1L6, D1L16, D1L11, D1L14, D1L17, !AB1_state[8]);


--B1_SAMPLE_OUT[15] is FIR_core:inst|SAMPLE_OUT[15] at LC_X21_Y12_N7
--operation mode is normal

B1_SAMPLE_OUT[15]_lut_out = B1_ACCU[31];
B1_SAMPLE_OUT[15] = DFFEAS(B1_SAMPLE_OUT[15]_lut_out, GLOBAL(12_288MHz), VCC, , B1_LAST, , , , );


--B1_READY is FIR_core:inst|READY at LC_X23_Y13_N8
--operation mode is normal

B1_READY_lut_out = !B1L158 & (B1_READY # B1_LAST & !A1L24);
B1_READY = DFFEAS(B1_READY_lut_out, GLOBAL(12_288MHz), !GLOBAL(SWITCH1), , , , , , );


--C1_R_IN[14] is PCM3006:inst6|R_IN[14] at LC_X25_Y12_N6
--operation mode is normal

C1_R_IN[14]_lut_out = B1_SAMPLE_OUT[14];
C1_R_IN[14] = DFFEAS(C1_R_IN[14]_lut_out, GLOBAL(12_288MHz), VCC, , B1_READY, , , , );


--C1_SHIFTOUT[29] is PCM3006:inst6|SHIFTOUT[29] at LC_X26_Y12_N6
--operation mode is normal

C1_SHIFTOUT[29]_lut_out = A1L20 & (A1L21 & C1_R_IN[13] # !A1L21 & (C1_SHIFTOUT[28])) # !A1L20 & (C1_SHIFTOUT[28]);
C1_SHIFTOUT[29] = DFFEAS(C1_SHIFTOUT[29]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_COUNT[0] is PCM3006:inst6|COUNT[0] at LC_X15_Y12_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_COUNT[0]_lut_out = GND;
C1_COUNT[0] = DFFEAS(C1_COUNT[0]_lut_out, GLOBAL(12_288MHz), VCC, , , C1L1, , , VCC);


--C1_COUNT[1] is PCM3006:inst6|COUNT[1] at LC_X16_Y11_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_COUNT[1]_lut_out = GND;
C1_COUNT[1] = DFFEAS(C1_COUNT[1]_lut_out, GLOBAL(12_288MHz), VCC, , , C1L4, , , VCC);


--C1_COUNT[3] is PCM3006:inst6|COUNT[3] at LC_X17_Y14_N2
--operation mode is normal

C1_COUNT[3]_lut_out = C1L10;
C1_COUNT[3] = DFFEAS(C1_COUNT[3]_lut_out, GLOBAL(12_288MHz), VCC, , , , , , );


--C1_COUNT[4] is PCM3006:inst6|COUNT[4] at LC_X18_Y12_N2
--operation mode is normal

C1_COUNT[4]_lut_out = C1L14;
C1_COUNT[4] = DFFEAS(C1_COUNT[4]_lut_out, GLOBAL(12_288MHz), VCC, , , , , , );


--C1_COUNT[5] is PCM3006:inst6|COUNT[5] at LC_X17_Y13_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_COUNT[5]_lut_out = GND;
C1_COUNT[5] = DFFEAS(C1_COUNT[5]_lut_out, GLOBAL(12_288MHz), VCC, , , C1L18, , , VCC);


--C1_COUNT[6] is PCM3006:inst6|COUNT[6] at LC_X16_Y12_N9
--operation mode is normal

C1_COUNT[6]_lut_out = C1L21;
C1_COUNT[6] = DFFEAS(C1_COUNT[6]_lut_out, GLOBAL(12_288MHz), VCC, , , , , , );


--X8_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0] at LC_X29_Y17_N7
--operation mode is normal

X8_Q[0] = AMPP_FUNCTION(A1L6, X3_Q[6], altera_internal_jtag, D1_CLRN_SIGNAL, D1L19);


--AB1_state[4] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4] at LC_X29_Y14_N0
--operation mode is normal

AB1_state[4] = AMPP_FUNCTION(A1L6, AB1_state[3], AB1_state[4], AB1_state[7], VCC, A1L8);


--AB1_state[3] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3] at LC_X29_Y16_N4
--operation mode is normal

AB1_state[3] = AMPP_FUNCTION(A1L6, A1L8, AB1_state[2], VCC);


--D1_jtag_debug_mode_usr1 is sld_hub:sld_hub_inst|jtag_debug_mode_usr1 at LC_X29_Y15_N7
--operation mode is normal

D1_jtag_debug_mode_usr1 = AMPP_FUNCTION(A1L6, A1L25, Z1_dffs[0], Z1_dffs[1], A1L26, AB1_state[0], AB1_state[12]);


--L1L9 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|name_gen~33 at LC_X29_Y14_N7
--operation mode is normal

L1L9 = AMPP_FUNCTION(D1_jtag_debug_mode_usr1, AB1_state[4], AB1_state[3]);


--M1_WORD_SR[0] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] at LC_X27_Y18_N8
--operation mode is normal

M1_WORD_SR[0] = AMPP_FUNCTION(A1L6, M1_word_counter[1], M1_WORD_SR[1], M3L22, M1L24, VCC, M1L21);


--X5_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1] at LC_X30_Y18_N6
--operation mode is normal

X5_Q[1] = AMPP_FUNCTION(A1L6, X3_Q[1], X2_Q[0], X7_Q[1], D1_CLRN_SIGNAL, D1L21);


--X5_Q[2] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2] at LC_X30_Y18_N5
--operation mode is normal

X5_Q[2] = AMPP_FUNCTION(A1L6, X7_Q[2], X3_Q[2], X2_Q[0], D1_CLRN_SIGNAL, D1L21);


--X5L5 is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2]~61 at LC_X31_Y18_N2
--operation mode is normal

X5L5 = AMPP_FUNCTION(X5_Q[2], X5_Q[1]);


--L1_bypass_reg_out is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out at LC_X28_Y14_N5
--operation mode is normal

L1_bypass_reg_out = AMPP_FUNCTION(A1L6, L1_bypass_reg_out, altera_internal_jtag, D1L29, D1_CLRN_SIGNAL);


--X5_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[0] at LC_X30_Y17_N7
--operation mode is normal

X5_Q[0] = AMPP_FUNCTION(A1L6, X2_Q[0], X3_Q[0], X7_Q[0], D1_CLRN_SIGNAL, D1L21);


--D1L9 is sld_hub:sld_hub_inst|hub_tdo~967 at LC_X29_Y14_N5
--operation mode is normal

D1L9 = AMPP_FUNCTION(M1_WORD_SR[0], X5L5, X5_Q[0], L1_bypass_reg_out);


--L1_ram_rom_data_reg[0] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] at LC_X30_Y18_N9
--operation mode is normal

L1_ram_rom_data_reg[0] = AMPP_FUNCTION(A1L6, K1_q_b[0], L1_ram_rom_data_reg[1], L1L11, VCC, L1L53);


--D1L10 is sld_hub:sld_hub_inst|hub_tdo~968 at LC_X30_Y18_N1
--operation mode is normal

D1L10 = AMPP_FUNCTION(X5_Q[1], X5_Q[2], L1_ram_rom_data_reg[0], X5_Q[0]);


--D1L11 is sld_hub:sld_hub_inst|hub_tdo~969 at LC_X29_Y14_N8
--operation mode is normal

D1L11 = AMPP_FUNCTION(X8_Q[0], D1L9, L1L9, D1L10);


--X8_Q[1] is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1] at LC_X28_Y14_N2
--operation mode is normal

X8_Q[1] = AMPP_FUNCTION(A1L6, X3_Q[6], altera_internal_jtag, D1_CLRN_SIGNAL, D1L19);


--M2_WORD_SR[0] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] at LC_X28_Y19_N4
--operation mode is normal

M2_WORD_SR[0] = AMPP_FUNCTION(A1L6, M2_WORD_SR[1], M2L23, M3L22, M2L24, VCC, M2L21);


--X4_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[1] at LC_X27_Y15_N9
--operation mode is normal

X4_Q[1] = AMPP_FUNCTION(A1L6, X3_Q[1], X2_Q[0], X6_Q[1], D1_CLRN_SIGNAL, D1L22);


--X4_Q[2] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[2] at LC_X27_Y15_N5
--operation mode is normal

X4_Q[2] = AMPP_FUNCTION(A1L6, X3_Q[2], X2_Q[0], X6_Q[2], D1_CLRN_SIGNAL, D1L22);


--X4L5 is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[2]~61 at LC_X26_Y15_N8
--operation mode is normal

X4L5 = AMPP_FUNCTION(X4_Q[2], X4_Q[1]);


--L2_bypass_reg_out is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out at LC_X28_Y14_N6
--operation mode is normal

L2_bypass_reg_out = AMPP_FUNCTION(A1L6, L2_bypass_reg_out, D1L30, altera_internal_jtag, D1_CLRN_SIGNAL);


--X4_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[0] at LC_X30_Y15_N4
--operation mode is normal

X4_Q[0] = AMPP_FUNCTION(A1L6, X2_Q[0], X3_Q[0], X6_Q[0], D1_CLRN_SIGNAL, D1L22);


--D1L12 is sld_hub:sld_hub_inst|hub_tdo~970 at LC_X29_Y14_N1
--operation mode is normal

D1L12 = AMPP_FUNCTION(X4_Q[0], M2_WORD_SR[0], X4L5, L2_bypass_reg_out);


--L2_ram_rom_data_reg[0] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] at LC_X27_Y15_N8
--operation mode is normal

L2_ram_rom_data_reg[0] = AMPP_FUNCTION(A1L6, L2L10, P1_q_b[0], L2_ram_rom_data_reg[1], VCC, L2L52);


--D1L13 is sld_hub:sld_hub_inst|hub_tdo~971 at LC_X27_Y15_N2
--operation mode is normal

D1L13 = AMPP_FUNCTION(L2_ram_rom_data_reg[0], X4_Q[2], X4_Q[1], X4_Q[0]);


--D1L14 is sld_hub:sld_hub_inst|hub_tdo~972 at LC_X29_Y14_N9
--operation mode is normal

D1L14 = AMPP_FUNCTION(D1L12, X8_Q[1], L1L9, D1L13);


--X9_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] at LC_X28_Y14_N4
--operation mode is normal

X9_Q[0] = AMPP_FUNCTION(A1L6, X3_Q[6], altera_internal_jtag, VCC, D1L19);


--M3_WORD_SR[0] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] at LC_X28_Y16_N9
--operation mode is normal

M3_WORD_SR[0] = AMPP_FUNCTION(A1L6, M3L26, M3L22, M3_WORD_SR[1], M3L27, VCC, M3L23);


--D1_HUB_BYPASS_REG is sld_hub:sld_hub_inst|HUB_BYPASS_REG at LC_X29_Y16_N8
--operation mode is normal

D1_HUB_BYPASS_REG = AMPP_FUNCTION(A1L6, altera_internal_jtag, AB1_state[4], VCC);


--BB1_dffe1a[0] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[0] at LC_X28_Y16_N5
--operation mode is normal

BB1_dffe1a[0] = AMPP_FUNCTION(A1L6, X3_Q[1], X3_Q[2], X3_Q[3], D1L27, D1_CLRN_SIGNAL, D1L3);


--D1L15 is sld_hub:sld_hub_inst|hub_tdo~973 at LC_X28_Y16_N2
--operation mode is normal

D1L15 = AMPP_FUNCTION(D1_HUB_BYPASS_REG, M3_WORD_SR[0], BB1_dffe1a[0]);


--D1L16 is sld_hub:sld_hub_inst|hub_tdo~974 at LC_X29_Y14_N6
--operation mode is normal

D1L16 = AMPP_FUNCTION(X9_Q[0], L1L9, D1L15);


--X3_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0] at LC_X29_Y16_N2
--operation mode is normal

X3_Q[0] = AMPP_FUNCTION(A1L6, L1_is_in_use_reg, L2_is_in_use_reg, X3_Q[1], D1L18, D1_CLRN_SIGNAL, AB1_state[4], X3L4);


--AB1L18 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~13 at LC_X29_Y14_N4
--operation mode is normal

AB1L18 = AMPP_FUNCTION(AB1_state[4], AB1_state[3]);


--D1L17 is sld_hub:sld_hub_inst|hub_tdo~975 at LC_X29_Y14_N2
--operation mode is normal

D1L17 = AMPP_FUNCTION(D1_jtag_debug_mode_usr1, X3_Q[0], AB1L18, D1_hub_tdo);


--AB1_state[8] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8] at LC_X28_Y13_N0
--operation mode is normal

AB1_state[8] = AMPP_FUNCTION(A1L6, AB1_state[7], AB1_state[5], VCC, !A1L8);


--B1_ACCU[31] is FIR_core:inst|ACCU[31] at LC_X21_Y12_N5
--operation mode is normal

B1_ACCU[31]_carry_eqn = B1L88;
B1_ACCU[31]_lut_out = W23L1 $ (B1_ACCU[31]_carry_eqn $ B1_ACCU[31]);
B1_ACCU[31] = DFFEAS(B1_ACCU[31]_lut_out, GLOBAL(12_288MHz), VCC, , B1L47, , , B1L158, );


--B1_LAST is FIR_core:inst|LAST at LC_X23_Y13_N5
--operation mode is normal

B1_LAST_lut_out = A1L22 & !B1L158 & !B1_COEF_INDEX[8] & A1L23;
B1_LAST = DFFEAS(B1_LAST_lut_out, GLOBAL(12_288MHz), !GLOBAL(SWITCH1), , , , , , );


--B1_COEF_INDEX[1] is FIR_core:inst|COEF_INDEX[1] at LC_X18_Y14_N1
--operation mode is arithmetic

B1_COEF_INDEX[1]_lut_out = B1_COEF_INDEX[1] $ (B1L112);
B1_COEF_INDEX[1] = DFFEAS(B1_COEF_INDEX[1]_lut_out, GLOBAL(12_288MHz), !GLOBAL(SWITCH1), , , , , B1_LAST, );

--B1L115 is FIR_core:inst|COEF_INDEX[1]~111 at LC_X18_Y14_N1
--operation mode is arithmetic

B1L115_cout_0 = !B1L112 # !B1_COEF_INDEX[1];
B1L115 = CARRY(B1L115_cout_0);

--B1L116 is FIR_core:inst|COEF_INDEX[1]~111COUT1_148 at LC_X18_Y14_N1
--operation mode is arithmetic

B1L116_cout_1 = !B1L113 # !B1_COEF_INDEX[1];
B1L116 = CARRY(B1L116_cout_1);


--B1_COEF_INDEX[2] is FIR_core:inst|COEF_INDEX[2] at LC_X18_Y14_N2
--operation mode is arithmetic

B1_COEF_INDEX[2]_lut_out = B1_COEF_INDEX[2] $ (!B1L115);
B1_COEF_INDEX[2] = DFFEAS(B1_COEF_INDEX[2]_lut_out, GLOBAL(12_288MHz), !GLOBAL(SWITCH1), , , , , B1_LAST, );

--B1L118 is FIR_core:inst|COEF_INDEX[2]~115 at LC_X18_Y14_N2
--operation mode is arithmetic

B1L118_cout_0 = B1_COEF_INDEX[2] & (!B1L115);
B1L118 = CARRY(B1L118_cout_0);

--B1L119 is FIR_core:inst|COEF_INDEX[2]~115COUT1_149 at LC_X18_Y14_N2
--operation mode is arithmetic

B1L119_cout_1 = B1_COEF_INDEX[2] & (!B1L116);
B1L119 = CARRY(B1L119_cout_1);


--B1_COEF_INDEX[3] is FIR_core:inst|COEF_INDEX[3] at LC_X18_Y14_N3
--operation mode is arithmetic

B1_COEF_INDEX[3]_lut_out = B1_COEF_INDEX[3] $ B1L118;
B1_COEF_INDEX[3] = DFFEAS(B1_COEF_INDEX[3]_lut_out, GLOBAL(12_288MHz), !GLOBAL(SWITCH1), , , , , B1_LAST, );

--B1L121 is FIR_core:inst|COEF_INDEX[3]~119 at LC_X18_Y14_N3
--operation mode is arithmetic

B1L121_cout_0 = !B1L118 # !B1_COEF_INDEX[3];
B1L121 = CARRY(B1L121_cout_0);

--B1L122 is FIR_core:inst|COEF_INDEX[3]~119COUT1 at LC_X18_Y14_N3
--operation mode is arithmetic

B1L122_cout_1 = !B1L119 # !B1_COEF_INDEX[3];
B1L122 = CARRY(B1L122_cout_1);


--B1_COEF_INDEX[0] is FIR_core:inst|COEF_INDEX[0] at LC_X18_Y14_N0
--operation mode is arithmetic

B1_COEF_INDEX[0]_lut_out = B1_COEF_INDEX[0] $ B1L47;
B1_COEF_INDEX[0] = DFFEAS(B1_COEF_INDEX[0]_lut_out, GLOBAL(12_288MHz), !GLOBAL(SWITCH1), , , , , B1_LAST, );

--B1L112 is FIR_core:inst|COEF_INDEX[0]~123 at LC_X18_Y14_N0
--operation mode is arithmetic

B1L112_cout_0 = B1_COEF_INDEX[0] & B1L47;
B1L112 = CARRY(B1L112_cout_0);

--B1L113 is FIR_core:inst|COEF_INDEX[0]~123COUT1_147 at LC_X18_Y14_N0
--operation mode is arithmetic

B1L113_cout_1 = B1_COEF_INDEX[0] & B1L47;
B1L113 = CARRY(B1L113_cout_1);


--A1L22 is rtl~229 at LC_X23_Y13_N6
--operation mode is normal

A1L22 = B1_COEF_INDEX[2] & B1_COEF_INDEX[3] & !B1_COEF_INDEX[0] & B1_COEF_INDEX[1];


--B1_COEF_INDEX[4] is FIR_core:inst|COEF_INDEX[4] at LC_X18_Y14_N4
--operation mode is arithmetic

B1_COEF_INDEX[4]_lut_out = B1_COEF_INDEX[4] $ !B1L121;
B1_COEF_INDEX[4] = DFFEAS(B1_COEF_INDEX[4]_lut_out, GLOBAL(12_288MHz), !GLOBAL(SWITCH1), , , , , B1_LAST, );

--B1L124 is FIR_core:inst|COEF_INDEX[4]~127 at LC_X18_Y14_N4
--operation mode is arithmetic

B1L124 = B1L125;


--B1_COEF_INDEX[5] is FIR_core:inst|COEF_INDEX[5] at LC_X18_Y14_N5
--operation mode is arithmetic

B1_COEF_INDEX[5]_carry_eqn = (!B1L124 & GND) # (B1L124 & VCC);
B1_COEF_INDEX[5]_lut_out = B1_COEF_INDEX[5] $ (B1_COEF_INDEX[5]_carry_eqn);
B1_COEF_INDEX[5] = DFFEAS(B1_COEF_INDEX[5]_lut_out, GLOBAL(12_288MHz), !GLOBAL(SWITCH1), , , , , B1_LAST, );

--B1L128 is FIR_core:inst|COEF_INDEX[5]~131 at LC_X18_Y14_N5
--operation mode is arithmetic

B1L128_cout_0 = !B1L124 # !B1_COEF_INDEX[5];
B1L128 = CARRY(B1L128_cout_0);

--B1L129 is FIR_core:inst|COEF_INDEX[5]~131COUT1_150 at LC_X18_Y14_N5
--operation mode is arithmetic

B1L129_cout_1 = !B1L124 # !B1_COEF_INDEX[5];
B1L129 = CARRY(B1L129_cout_1);


--B1_COEF_INDEX[6] is FIR_core:inst|COEF_INDEX[6] at LC_X18_Y14_N6
--operation mode is arithmetic

B1_COEF_INDEX[6]_carry_eqn = (!B1L124 & B1L128) # (B1L124 & B1L129);
B1_COEF_INDEX[6]_lut_out = B1_COEF_INDEX[6] $ (!B1_COEF_INDEX[6]_carry_eqn);
B1_COEF_INDEX[6] = DFFEAS(B1_COEF_INDEX[6]_lut_out, GLOBAL(12_288MHz), !GLOBAL(SWITCH1), , , , , B1_LAST, );

--B1L131 is FIR_core:inst|COEF_INDEX[6]~135 at LC_X18_Y14_N6
--operation mode is arithmetic

B1L131_cout_0 = B1_COEF_INDEX[6] & (!B1L128);
B1L131 = CARRY(B1L131_cout_0);

--B1L132 is FIR_core:inst|COEF_INDEX[6]~135COUT1_151 at LC_X18_Y14_N6
--operation mode is arithmetic

B1L132_cout_1 = B1_COEF_INDEX[6] & (!B1L129);
B1L132 = CARRY(B1L132_cout_1);


--B1_COEF_INDEX[7] is FIR_core:inst|COEF_INDEX[7] at LC_X18_Y14_N7
--operation mode is arithmetic

B1_COEF_INDEX[7]_carry_eqn = (!B1L124 & B1L131) # (B1L124 & B1L132);
B1_COEF_INDEX[7]_lut_out = B1_COEF_INDEX[7] $ (B1_COEF_INDEX[7]_carry_eqn);
B1_COEF_INDEX[7] = DFFEAS(B1_COEF_INDEX[7]_lut_out, GLOBAL(12_288MHz), !GLOBAL(SWITCH1), , , , , B1_LAST, );

--B1L134 is FIR_core:inst|COEF_INDEX[7]~139 at LC_X18_Y14_N7
--operation mode is arithmetic

B1L134_cout_0 = !B1L131 # !B1_COEF_INDEX[7];
B1L134 = CARRY(B1L134_cout_0);

--B1L135 is FIR_core:inst|COEF_INDEX[7]~139COUT1_152 at LC_X18_Y14_N7
--operation mode is arithmetic

B1L135_cout_1 = !B1L132 # !B1_COEF_INDEX[7];
B1L135 = CARRY(B1L135_cout_1);


--A1L23 is rtl~230 at LC_X18_Y14_N9
--operation mode is normal

A1L23 = B1_COEF_INDEX[5] & B1_COEF_INDEX[4] & !B1_COEF_INDEX[7] & B1_COEF_INDEX[6];


--B1_COEF_INDEX[8] is FIR_core:inst|COEF_INDEX[8] at LC_X18_Y14_N8
--operation mode is normal

B1_COEF_INDEX[8]_carry_eqn = (!B1L124 & B1L134) # (B1L124 & B1L135);
B1_COEF_INDEX[8]_lut_out = B1_COEF_INDEX[8] $ !B1_COEF_INDEX[8]_carry_eqn;
B1_COEF_INDEX[8] = DFFEAS(B1_COEF_INDEX[8]_lut_out, GLOBAL(12_288MHz), !GLOBAL(SWITCH1), , , , , B1_LAST, );


--A1L24 is rtl~231 at LC_X23_Y13_N4
--operation mode is normal

A1L24 = A1L23 & !B1_COEF_INDEX[8] & A1L22;


--B1_RUNNING is FIR_core:inst|RUNNING at LC_X21_Y15_N1
--operation mode is normal

B1_RUNNING_lut_out = B1_RUNNING & (A1L24 # !B1_LAST) # !B1_RUNNING & (C1_NEW_SAMPLE);
B1_RUNNING = DFFEAS(B1_RUNNING_lut_out, GLOBAL(12_288MHz), !GLOBAL(SWITCH1), , , , , , );


--B1L158 is FIR_core:inst|H_WE~0 at LC_X21_Y15_N0
--operation mode is normal

B1L158 = !B1_RUNNING & (C1_NEW_SAMPLE);


--B1_SAMPLE_OUT[14] is FIR_core:inst|SAMPLE_OUT[14] at LC_X21_Y12_N9
--operation mode is normal

B1_SAMPLE_OUT[14]_lut_out = B1_ACCU[30];
B1_SAMPLE_OUT[14] = DFFEAS(B1_SAMPLE_OUT[14]_lut_out, GLOBAL(12_288MHz), VCC, , B1_LAST, , , , );


--C1_R_IN[13] is PCM3006:inst6|R_IN[13] at LC_X25_Y12_N0
--operation mode is normal

C1_R_IN[13]_lut_out = B1_SAMPLE_OUT[13];
C1_R_IN[13] = DFFEAS(C1_R_IN[13]_lut_out, GLOBAL(12_288MHz), VCC, , B1_READY, , , , );


--C1_SHIFTOUT[28] is PCM3006:inst6|SHIFTOUT[28] at LC_X26_Y12_N9
--operation mode is normal

C1_SHIFTOUT[28]_lut_out = A1L21 & (A1L20 & C1_R_IN[12] # !A1L20 & (C1_SHIFTOUT[27])) # !A1L21 & (C1_SHIFTOUT[27]);
C1_SHIFTOUT[28] = DFFEAS(C1_SHIFTOUT[28]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--X3_Q[6] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[6] at LC_X30_Y14_N2
--operation mode is normal

X3_Q[6] = AMPP_FUNCTION(A1L6, altera_internal_jtag, D1_CLRN_SIGNAL, AB1_state[4], D1L23);


--D1_CLRN_SIGNAL is sld_hub:sld_hub_inst|CLRN_SIGNAL at LC_X27_Y13_N6
--operation mode is normal

D1_CLRN_SIGNAL = AMPP_FUNCTION(A1L6, AB1_state[1], X1_Q[0], VCC);


--D1_OK_TO_UPDATE_IR_Q is sld_hub:sld_hub_inst|OK_TO_UPDATE_IR_Q at LC_X29_Y15_N3
--operation mode is normal

D1_OK_TO_UPDATE_IR_Q = AMPP_FUNCTION(A1L6, AB1_state[4], AB1_state[8], D1_jtag_debug_mode_usr1, D1_OK_TO_UPDATE_IR_Q, VCC);


--D1L19 is sld_hub:sld_hub_inst|IRF_ENA_ENABLE~21 at LC_X30_Y16_N4
--operation mode is normal

D1L19 = AMPP_FUNCTION(AB1_state[4], D1_jtag_debug_mode_usr1, A1L8, D1_OK_TO_UPDATE_IR_Q);


--AB1_state[7] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7] at LC_X28_Y13_N7
--operation mode is normal

AB1_state[7] = AMPP_FUNCTION(A1L6, AB1_state[6], A1L8, VCC);


--AB1_state[2] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2] at LC_X28_Y13_N8
--operation mode is normal

AB1_state[2] = AMPP_FUNCTION(A1L6, AB1_state[8], AB1_state[15], AB1_state[1], VCC, !A1L8);


--Z1_dffs[1] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[1] at LC_X30_Y13_N8
--operation mode is normal

Z1_dffs[1] = AMPP_FUNCTION(A1L6, Z1_dffs[2], AB1_state[0], AB1_state[11]);


--Z1_dffs[8] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[8] at LC_X30_Y13_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Z1_dffs[8] = AMPP_FUNCTION(A1L6, Z1_dffs[9], AB1_state[0], GND, AB1_state[11]);


--Z1_dffs[7] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[7] at LC_X30_Y13_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Z1_dffs[7] = AMPP_FUNCTION(A1L6, Z1_dffs[8], AB1_state[0], GND, AB1_state[11]);


--Z1_dffs[6] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[6] at LC_X30_Y13_N5
--operation mode is normal

Z1_dffs[6] = AMPP_FUNCTION(A1L6, Z1_dffs[7], AB1_state[0], AB1_state[11]);


--A1L25 is rtl~232 at LC_X30_Y13_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Z1_dffs[9]_qfbk = Z1_dffs[9];
A1L25 = !Z1_dffs[8] & !Z1_dffs[6] & !Z1_dffs[9]_qfbk & !Z1_dffs[7];

--Z1_dffs[9] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] at LC_X30_Y13_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Z1_dffs[9] = AMPP_FUNCTION(A1L6, altera_internal_jtag, AB1_state[0], GND, AB1_state[11]);


--Z1_dffs[2] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[2] at LC_X30_Y13_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Z1_dffs[2] = AMPP_FUNCTION(A1L6, Z1_dffs[3], AB1_state[0], GND, AB1_state[11]);


--Z1_dffs[5] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[5] at LC_X30_Y13_N1
--operation mode is normal

Z1_dffs[5] = AMPP_FUNCTION(A1L6, Z1_dffs[6], AB1_state[0], AB1_state[11]);


--Z1_dffs[4] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[4] at LC_X30_Y13_N3
--operation mode is normal

Z1_dffs[4] = AMPP_FUNCTION(A1L6, Z1_dffs[5], AB1_state[0], AB1_state[11]);


--A1L26 is rtl~233 at LC_X30_Y13_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Z1_dffs[3]_qfbk = Z1_dffs[3];
A1L26 = !Z1_dffs[5] & Z1_dffs[2] & Z1_dffs[3]_qfbk & !Z1_dffs[4];

--Z1_dffs[3] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[3] at LC_X30_Y13_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Z1_dffs[3] = AMPP_FUNCTION(A1L6, Z1_dffs[4], AB1_state[0], GND, AB1_state[11]);


--Z1_dffs[0] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[0] at LC_X30_Y13_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Z1_dffs[0] = AMPP_FUNCTION(A1L6, Z1_dffs[1], AB1_state[0], GND, AB1_state[11]);


--AB1_state[0] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0] at LC_X28_Y13_N5
--operation mode is normal

AB1_state[0] = AMPP_FUNCTION(A1L6, AB1_state[0], AB1_state[9], A1L8, AB1L19, VCC);


--AB1_state[12] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12] at LC_X28_Y13_N6
--operation mode is normal

AB1_state[12] = AMPP_FUNCTION(A1L6, AB1_state[10], AB1_state[11], VCC, !A1L8);


--M1_word_counter[1] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] at LC_X27_Y18_N1
--operation mode is arithmetic

M1_word_counter[1] = AMPP_FUNCTION(A1L6, M1_word_counter[1], VCC, M1L8, M1L9, M1L3, M1L4);

--M1L6 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~233 at LC_X27_Y18_N1
--operation mode is arithmetic

M1L6 = AMPP_FUNCTION(M1_word_counter[1], M1L3);

--M1L7 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~233COUT1 at LC_X27_Y18_N1
--operation mode is arithmetic

M1L7 = AMPP_FUNCTION(M1_word_counter[1], M1L4);


--M1_WORD_SR[1] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] at LC_X27_Y17_N9
--operation mode is normal

M1_WORD_SR[1] = AMPP_FUNCTION(A1L6, M1_word_counter[1], M3L22, M1L24, M1_WORD_SR[2], VCC, M1L21);


--M3L22 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1]~827 at LC_X30_Y16_N9
--operation mode is normal

M3L22 = AMPP_FUNCTION(AB1_state[4], AB1_state[8], D1_jtag_debug_mode_usr1);


--M1_word_counter[2] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] at LC_X27_Y18_N2
--operation mode is arithmetic

M1_word_counter[2] = AMPP_FUNCTION(A1L6, M1_word_counter[2], VCC, M1L8, M1L9, M1L6, M1L7);

--M1L11 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~237 at LC_X27_Y18_N2
--operation mode is arithmetic

M1L11 = AMPP_FUNCTION(M1_word_counter[2], M1L6);

--M1L12 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~237COUT1_256 at LC_X27_Y18_N2
--operation mode is arithmetic

M1L12 = AMPP_FUNCTION(M1_word_counter[2], M1L7);


--M1L23 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~888 at LC_X27_Y18_N9
--operation mode is normal

M1L23 = AMPP_FUNCTION(AB1_state[8], AB1_state[4], M1_word_counter[2], D1_jtag_debug_mode_usr1);


--M1_word_counter[4] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] at LC_X27_Y18_N4
--operation mode is normal

M1_word_counter[4] = AMPP_FUNCTION(A1L6, M1_word_counter[4], VCC, M1L8, M1L9, M1L14, M1L15);


--M1_word_counter[3] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] at LC_X27_Y18_N3
--operation mode is arithmetic

M1_word_counter[3] = AMPP_FUNCTION(A1L6, M1_word_counter[3], VCC, M1L8, M1L9, M1L11, M1L12);

--M1L14 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~245 at LC_X27_Y18_N3
--operation mode is arithmetic

M1L14 = AMPP_FUNCTION(M1_word_counter[3], M1L11);

--M1L15 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~245COUT1_257 at LC_X27_Y18_N3
--operation mode is arithmetic

M1L15 = AMPP_FUNCTION(M1_word_counter[3], M1L12);


--M1_word_counter[0] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] at LC_X27_Y18_N0
--operation mode is arithmetic

M1_word_counter[0] = AMPP_FUNCTION(A1L6, M1_word_counter[0], VCC, M1L8, M1L9);

--M1L3 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~249 at LC_X27_Y18_N0
--operation mode is arithmetic

M1L3 = AMPP_FUNCTION(M1_word_counter[0]);

--M1L4 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~249COUT1_255 at LC_X27_Y18_N0
--operation mode is arithmetic

M1L4 = AMPP_FUNCTION(M1_word_counter[0]);


--M1L24 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~889 at LC_X27_Y18_N7
--operation mode is normal

M1L24 = AMPP_FUNCTION(M1L23, M1_word_counter[0], M1_word_counter[4], M1_word_counter[3]);


--M3_clear_signal is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|clear_signal at LC_X29_Y17_N9
--operation mode is normal

M3_clear_signal = AMPP_FUNCTION(AB1_state[8], D1_jtag_debug_mode_usr1);


--D1_jtag_debug_mode is sld_hub:sld_hub_inst|jtag_debug_mode at LC_X28_Y13_N2
--operation mode is normal

D1_jtag_debug_mode = AMPP_FUNCTION(A1L6, D1L27, AB1_state[15], D1_jtag_debug_mode, D1L28, AB1_state[0]);


--X2_Q[0] is sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] at LC_X28_Y17_N2
--operation mode is normal

X2_Q[0] = AMPP_FUNCTION(A1L6, X2L3, D1L20, X2_Q[0], X1L3, D1_CLRN_SIGNAL);


--D1L29 is sld_hub:sld_hub_inst|node_ena~42 at LC_X29_Y17_N5
--operation mode is normal

D1L29 = AMPP_FUNCTION(D1_jtag_debug_mode, X8_Q[0], X2_Q[0]);


--X7_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[1] at LC_X30_Y17_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X7_Q[1] = AMPP_FUNCTION(A1L6, X3_Q[1], D1_CLRN_SIGNAL, GND, D1L5);


--X3_Q[1] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1] at LC_X29_Y16_N5
--operation mode is normal

X3_Q[1] = AMPP_FUNCTION(A1L6, L2_ir_loaded_address_reg[0], D1L18, X3_Q[2], L1_ir_loaded_address_reg[0], D1_CLRN_SIGNAL, AB1_state[4], X3L4);


--AB1_state[5] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5] at LC_X29_Y15_N4
--operation mode is normal

AB1_state[5] = AMPP_FUNCTION(A1L6, AB1_state[4], AB1_state[3], A1L8, VCC);


--D1L6 is sld_hub:sld_hub_inst|GEN_SHADOW_IRF~18 at LC_X29_Y15_N5
--operation mode is normal

D1L6 = AMPP_FUNCTION(AB1_state[5], D1_OK_TO_UPDATE_IR_Q);


--BB1_dffe1a[2] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[2] at LC_X28_Y16_N3
--operation mode is normal

BB1_dffe1a[2] = AMPP_FUNCTION(A1L6, X3_Q[1], X3_Q[2], X3_Q[3], D1L27, D1_CLRN_SIGNAL, D1L3);


--D1L20 is sld_hub:sld_hub_inst|IRF_ENABLE[1]~111 at LC_X28_Y16_N1
--operation mode is normal

D1L20 = AMPP_FUNCTION(X9_Q[0], BB1_dffe1a[2]);


--D1L21 is sld_hub:sld_hub_inst|IRF_ENABLE[1]~112 at LC_X29_Y15_N2
--operation mode is normal

D1L21 = AMPP_FUNCTION(D1L20, X8_Q[0], D1L6, X2_Q[0]);


--X7_Q[2] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[2] at LC_X30_Y17_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X7_Q[2] = AMPP_FUNCTION(A1L6, X3_Q[2], D1_CLRN_SIGNAL, GND, D1L5);


--X3_Q[2] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2] at LC_X29_Y16_N9
--operation mode is normal

X3_Q[2] = AMPP_FUNCTION(A1L6, L2_ir_loaded_address_reg[1], D1L18, X3_Q[3], L1_ir_loaded_address_reg[1], D1_CLRN_SIGNAL, AB1_state[4], X3L4);


--X7_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[0] at LC_X30_Y17_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X7_Q[0] = AMPP_FUNCTION(A1L6, X3_Q[0], D1_CLRN_SIGNAL, GND, D1L5);


--K1_q_a[0] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[0] at M4K_X33_Y19
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 128, Port A Width: 16, Port B Depth: 128, Port B Width: 16
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
K1_q_a[0]_PORT_A_data_in = BUS(C1_LEFT_OUT[0], C1_LEFT_OUT[1], C1_LEFT_OUT[2], C1_LEFT_OUT[3], C1_LEFT_OUT[15], C1_LEFT_OUT[14], C1_LEFT_OUT[13], C1_LEFT_OUT[4], C1_LEFT_OUT[5], C1_LEFT_OUT[6], C1_LEFT_OUT[7], C1_LEFT_OUT[12], C1_LEFT_OUT[8], C1_LEFT_OUT[11], C1_LEFT_OUT[9], C1_LEFT_OUT[10]);
K1_q_a[0]_PORT_A_data_in_reg = DFFE(K1_q_a[0]_PORT_A_data_in, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_data_in = BUS(L1_ram_rom_data_reg[0], L1_ram_rom_data_reg[1], L1_ram_rom_data_reg[2], L1_ram_rom_data_reg[3], L1_ram_rom_data_reg[15], L1_ram_rom_data_reg[14], L1_ram_rom_data_reg[13], L1_ram_rom_data_reg[4], L1_ram_rom_data_reg[5], L1_ram_rom_data_reg[6], L1_ram_rom_data_reg[7], L1_ram_rom_data_reg[12], L1_ram_rom_data_reg[8], L1_ram_rom_data_reg[11], L1_ram_rom_data_reg[9], L1_ram_rom_data_reg[10]);
K1_q_a[0]_PORT_B_data_in_reg = DFFE(K1_q_a[0]_PORT_B_data_in, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_a[0]_PORT_A_address_reg = DFFE(K1_q_a[0]_PORT_A_address, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_a[0]_PORT_B_address_reg = DFFE(K1_q_a[0]_PORT_B_address, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_PORT_A_write_enable = B1L158;
K1_q_a[0]_PORT_A_write_enable_reg = DFFE(K1_q_a[0]_PORT_A_write_enable, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_write_enable = L1L2;
K1_q_a[0]_PORT_B_write_enable_reg = DFFE(K1_q_a[0]_PORT_B_write_enable, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_clock_0 = GLOBAL(12_288MHz);
K1_q_a[0]_clock_1 = GLOBAL(A1L6);
K1_q_a[0]_PORT_A_data_out = MEMORY(K1_q_a[0]_PORT_A_data_in_reg, K1_q_a[0]_PORT_B_data_in_reg, K1_q_a[0]_PORT_A_address_reg, K1_q_a[0]_PORT_B_address_reg, K1_q_a[0]_PORT_A_write_enable_reg, K1_q_a[0]_PORT_B_write_enable_reg, , , K1_q_a[0]_clock_0, K1_q_a[0]_clock_1, , , , );
K1_q_a[0] = K1_q_a[0]_PORT_A_data_out[0];

--K1_q_b[0] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[0] at M4K_X33_Y19
K1_q_b[0]_PORT_A_data_in = BUS(C1_LEFT_OUT[0], C1_LEFT_OUT[1], C1_LEFT_OUT[2], C1_LEFT_OUT[3], C1_LEFT_OUT[15], C1_LEFT_OUT[14], C1_LEFT_OUT[13], C1_LEFT_OUT[4], C1_LEFT_OUT[5], C1_LEFT_OUT[6], C1_LEFT_OUT[7], C1_LEFT_OUT[12], C1_LEFT_OUT[8], C1_LEFT_OUT[11], C1_LEFT_OUT[9], C1_LEFT_OUT[10]);
K1_q_b[0]_PORT_A_data_in_reg = DFFE(K1_q_b[0]_PORT_A_data_in, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_data_in = BUS(L1_ram_rom_data_reg[0], L1_ram_rom_data_reg[1], L1_ram_rom_data_reg[2], L1_ram_rom_data_reg[3], L1_ram_rom_data_reg[15], L1_ram_rom_data_reg[14], L1_ram_rom_data_reg[13], L1_ram_rom_data_reg[4], L1_ram_rom_data_reg[5], L1_ram_rom_data_reg[6], L1_ram_rom_data_reg[7], L1_ram_rom_data_reg[12], L1_ram_rom_data_reg[8], L1_ram_rom_data_reg[11], L1_ram_rom_data_reg[9], L1_ram_rom_data_reg[10]);
K1_q_b[0]_PORT_B_data_in_reg = DFFE(K1_q_b[0]_PORT_B_data_in, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_b[0]_PORT_A_address_reg = DFFE(K1_q_b[0]_PORT_A_address, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_b[0]_PORT_B_address_reg = DFFE(K1_q_b[0]_PORT_B_address, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_write_enable = B1L158;
K1_q_b[0]_PORT_A_write_enable_reg = DFFE(K1_q_b[0]_PORT_A_write_enable, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_write_enable = L1L2;
K1_q_b[0]_PORT_B_write_enable_reg = DFFE(K1_q_b[0]_PORT_B_write_enable, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_clock_0 = GLOBAL(12_288MHz);
K1_q_b[0]_clock_1 = GLOBAL(A1L6);
K1_q_b[0]_PORT_B_data_out = MEMORY(K1_q_b[0]_PORT_A_data_in_reg, K1_q_b[0]_PORT_B_data_in_reg, K1_q_b[0]_PORT_A_address_reg, K1_q_b[0]_PORT_B_address_reg, K1_q_b[0]_PORT_A_write_enable_reg, K1_q_b[0]_PORT_B_write_enable_reg, , , K1_q_b[0]_clock_0, K1_q_b[0]_clock_1, , , , );
K1_q_b[0] = K1_q_b[0]_PORT_B_data_out[0];

--K1_q_a[10] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[10] at M4K_X33_Y19
K1_q_a[0]_PORT_A_data_in = BUS(C1_LEFT_OUT[0], C1_LEFT_OUT[1], C1_LEFT_OUT[2], C1_LEFT_OUT[3], C1_LEFT_OUT[15], C1_LEFT_OUT[14], C1_LEFT_OUT[13], C1_LEFT_OUT[4], C1_LEFT_OUT[5], C1_LEFT_OUT[6], C1_LEFT_OUT[7], C1_LEFT_OUT[12], C1_LEFT_OUT[8], C1_LEFT_OUT[11], C1_LEFT_OUT[9], C1_LEFT_OUT[10]);
K1_q_a[0]_PORT_A_data_in_reg = DFFE(K1_q_a[0]_PORT_A_data_in, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_data_in = BUS(L1_ram_rom_data_reg[0], L1_ram_rom_data_reg[1], L1_ram_rom_data_reg[2], L1_ram_rom_data_reg[3], L1_ram_rom_data_reg[15], L1_ram_rom_data_reg[14], L1_ram_rom_data_reg[13], L1_ram_rom_data_reg[4], L1_ram_rom_data_reg[5], L1_ram_rom_data_reg[6], L1_ram_rom_data_reg[7], L1_ram_rom_data_reg[12], L1_ram_rom_data_reg[8], L1_ram_rom_data_reg[11], L1_ram_rom_data_reg[9], L1_ram_rom_data_reg[10]);
K1_q_a[0]_PORT_B_data_in_reg = DFFE(K1_q_a[0]_PORT_B_data_in, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_a[0]_PORT_A_address_reg = DFFE(K1_q_a[0]_PORT_A_address, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_a[0]_PORT_B_address_reg = DFFE(K1_q_a[0]_PORT_B_address, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_PORT_A_write_enable = B1L158;
K1_q_a[0]_PORT_A_write_enable_reg = DFFE(K1_q_a[0]_PORT_A_write_enable, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_write_enable = L1L2;
K1_q_a[0]_PORT_B_write_enable_reg = DFFE(K1_q_a[0]_PORT_B_write_enable, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_clock_0 = GLOBAL(12_288MHz);
K1_q_a[0]_clock_1 = GLOBAL(A1L6);
K1_q_a[0]_PORT_A_data_out = MEMORY(K1_q_a[0]_PORT_A_data_in_reg, K1_q_a[0]_PORT_B_data_in_reg, K1_q_a[0]_PORT_A_address_reg, K1_q_a[0]_PORT_B_address_reg, K1_q_a[0]_PORT_A_write_enable_reg, K1_q_a[0]_PORT_B_write_enable_reg, , , K1_q_a[0]_clock_0, K1_q_a[0]_clock_1, , , , );
K1_q_a[10] = K1_q_a[0]_PORT_A_data_out[15];

--K1_q_a[9] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[9] at M4K_X33_Y19
K1_q_a[0]_PORT_A_data_in = BUS(C1_LEFT_OUT[0], C1_LEFT_OUT[1], C1_LEFT_OUT[2], C1_LEFT_OUT[3], C1_LEFT_OUT[15], C1_LEFT_OUT[14], C1_LEFT_OUT[13], C1_LEFT_OUT[4], C1_LEFT_OUT[5], C1_LEFT_OUT[6], C1_LEFT_OUT[7], C1_LEFT_OUT[12], C1_LEFT_OUT[8], C1_LEFT_OUT[11], C1_LEFT_OUT[9], C1_LEFT_OUT[10]);
K1_q_a[0]_PORT_A_data_in_reg = DFFE(K1_q_a[0]_PORT_A_data_in, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_data_in = BUS(L1_ram_rom_data_reg[0], L1_ram_rom_data_reg[1], L1_ram_rom_data_reg[2], L1_ram_rom_data_reg[3], L1_ram_rom_data_reg[15], L1_ram_rom_data_reg[14], L1_ram_rom_data_reg[13], L1_ram_rom_data_reg[4], L1_ram_rom_data_reg[5], L1_ram_rom_data_reg[6], L1_ram_rom_data_reg[7], L1_ram_rom_data_reg[12], L1_ram_rom_data_reg[8], L1_ram_rom_data_reg[11], L1_ram_rom_data_reg[9], L1_ram_rom_data_reg[10]);
K1_q_a[0]_PORT_B_data_in_reg = DFFE(K1_q_a[0]_PORT_B_data_in, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_a[0]_PORT_A_address_reg = DFFE(K1_q_a[0]_PORT_A_address, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_a[0]_PORT_B_address_reg = DFFE(K1_q_a[0]_PORT_B_address, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_PORT_A_write_enable = B1L158;
K1_q_a[0]_PORT_A_write_enable_reg = DFFE(K1_q_a[0]_PORT_A_write_enable, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_write_enable = L1L2;
K1_q_a[0]_PORT_B_write_enable_reg = DFFE(K1_q_a[0]_PORT_B_write_enable, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_clock_0 = GLOBAL(12_288MHz);
K1_q_a[0]_clock_1 = GLOBAL(A1L6);
K1_q_a[0]_PORT_A_data_out = MEMORY(K1_q_a[0]_PORT_A_data_in_reg, K1_q_a[0]_PORT_B_data_in_reg, K1_q_a[0]_PORT_A_address_reg, K1_q_a[0]_PORT_B_address_reg, K1_q_a[0]_PORT_A_write_enable_reg, K1_q_a[0]_PORT_B_write_enable_reg, , , K1_q_a[0]_clock_0, K1_q_a[0]_clock_1, , , , );
K1_q_a[9] = K1_q_a[0]_PORT_A_data_out[14];

--K1_q_a[11] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[11] at M4K_X33_Y19
K1_q_a[0]_PORT_A_data_in = BUS(C1_LEFT_OUT[0], C1_LEFT_OUT[1], C1_LEFT_OUT[2], C1_LEFT_OUT[3], C1_LEFT_OUT[15], C1_LEFT_OUT[14], C1_LEFT_OUT[13], C1_LEFT_OUT[4], C1_LEFT_OUT[5], C1_LEFT_OUT[6], C1_LEFT_OUT[7], C1_LEFT_OUT[12], C1_LEFT_OUT[8], C1_LEFT_OUT[11], C1_LEFT_OUT[9], C1_LEFT_OUT[10]);
K1_q_a[0]_PORT_A_data_in_reg = DFFE(K1_q_a[0]_PORT_A_data_in, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_data_in = BUS(L1_ram_rom_data_reg[0], L1_ram_rom_data_reg[1], L1_ram_rom_data_reg[2], L1_ram_rom_data_reg[3], L1_ram_rom_data_reg[15], L1_ram_rom_data_reg[14], L1_ram_rom_data_reg[13], L1_ram_rom_data_reg[4], L1_ram_rom_data_reg[5], L1_ram_rom_data_reg[6], L1_ram_rom_data_reg[7], L1_ram_rom_data_reg[12], L1_ram_rom_data_reg[8], L1_ram_rom_data_reg[11], L1_ram_rom_data_reg[9], L1_ram_rom_data_reg[10]);
K1_q_a[0]_PORT_B_data_in_reg = DFFE(K1_q_a[0]_PORT_B_data_in, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_a[0]_PORT_A_address_reg = DFFE(K1_q_a[0]_PORT_A_address, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_a[0]_PORT_B_address_reg = DFFE(K1_q_a[0]_PORT_B_address, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_PORT_A_write_enable = B1L158;
K1_q_a[0]_PORT_A_write_enable_reg = DFFE(K1_q_a[0]_PORT_A_write_enable, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_write_enable = L1L2;
K1_q_a[0]_PORT_B_write_enable_reg = DFFE(K1_q_a[0]_PORT_B_write_enable, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_clock_0 = GLOBAL(12_288MHz);
K1_q_a[0]_clock_1 = GLOBAL(A1L6);
K1_q_a[0]_PORT_A_data_out = MEMORY(K1_q_a[0]_PORT_A_data_in_reg, K1_q_a[0]_PORT_B_data_in_reg, K1_q_a[0]_PORT_A_address_reg, K1_q_a[0]_PORT_B_address_reg, K1_q_a[0]_PORT_A_write_enable_reg, K1_q_a[0]_PORT_B_write_enable_reg, , , K1_q_a[0]_clock_0, K1_q_a[0]_clock_1, , , , );
K1_q_a[11] = K1_q_a[0]_PORT_A_data_out[13];

--K1_q_a[8] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[8] at M4K_X33_Y19
K1_q_a[0]_PORT_A_data_in = BUS(C1_LEFT_OUT[0], C1_LEFT_OUT[1], C1_LEFT_OUT[2], C1_LEFT_OUT[3], C1_LEFT_OUT[15], C1_LEFT_OUT[14], C1_LEFT_OUT[13], C1_LEFT_OUT[4], C1_LEFT_OUT[5], C1_LEFT_OUT[6], C1_LEFT_OUT[7], C1_LEFT_OUT[12], C1_LEFT_OUT[8], C1_LEFT_OUT[11], C1_LEFT_OUT[9], C1_LEFT_OUT[10]);
K1_q_a[0]_PORT_A_data_in_reg = DFFE(K1_q_a[0]_PORT_A_data_in, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_data_in = BUS(L1_ram_rom_data_reg[0], L1_ram_rom_data_reg[1], L1_ram_rom_data_reg[2], L1_ram_rom_data_reg[3], L1_ram_rom_data_reg[15], L1_ram_rom_data_reg[14], L1_ram_rom_data_reg[13], L1_ram_rom_data_reg[4], L1_ram_rom_data_reg[5], L1_ram_rom_data_reg[6], L1_ram_rom_data_reg[7], L1_ram_rom_data_reg[12], L1_ram_rom_data_reg[8], L1_ram_rom_data_reg[11], L1_ram_rom_data_reg[9], L1_ram_rom_data_reg[10]);
K1_q_a[0]_PORT_B_data_in_reg = DFFE(K1_q_a[0]_PORT_B_data_in, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_a[0]_PORT_A_address_reg = DFFE(K1_q_a[0]_PORT_A_address, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_a[0]_PORT_B_address_reg = DFFE(K1_q_a[0]_PORT_B_address, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_PORT_A_write_enable = B1L158;
K1_q_a[0]_PORT_A_write_enable_reg = DFFE(K1_q_a[0]_PORT_A_write_enable, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_write_enable = L1L2;
K1_q_a[0]_PORT_B_write_enable_reg = DFFE(K1_q_a[0]_PORT_B_write_enable, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_clock_0 = GLOBAL(12_288MHz);
K1_q_a[0]_clock_1 = GLOBAL(A1L6);
K1_q_a[0]_PORT_A_data_out = MEMORY(K1_q_a[0]_PORT_A_data_in_reg, K1_q_a[0]_PORT_B_data_in_reg, K1_q_a[0]_PORT_A_address_reg, K1_q_a[0]_PORT_B_address_reg, K1_q_a[0]_PORT_A_write_enable_reg, K1_q_a[0]_PORT_B_write_enable_reg, , , K1_q_a[0]_clock_0, K1_q_a[0]_clock_1, , , , );
K1_q_a[8] = K1_q_a[0]_PORT_A_data_out[12];

--K1_q_a[12] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[12] at M4K_X33_Y19
K1_q_a[0]_PORT_A_data_in = BUS(C1_LEFT_OUT[0], C1_LEFT_OUT[1], C1_LEFT_OUT[2], C1_LEFT_OUT[3], C1_LEFT_OUT[15], C1_LEFT_OUT[14], C1_LEFT_OUT[13], C1_LEFT_OUT[4], C1_LEFT_OUT[5], C1_LEFT_OUT[6], C1_LEFT_OUT[7], C1_LEFT_OUT[12], C1_LEFT_OUT[8], C1_LEFT_OUT[11], C1_LEFT_OUT[9], C1_LEFT_OUT[10]);
K1_q_a[0]_PORT_A_data_in_reg = DFFE(K1_q_a[0]_PORT_A_data_in, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_data_in = BUS(L1_ram_rom_data_reg[0], L1_ram_rom_data_reg[1], L1_ram_rom_data_reg[2], L1_ram_rom_data_reg[3], L1_ram_rom_data_reg[15], L1_ram_rom_data_reg[14], L1_ram_rom_data_reg[13], L1_ram_rom_data_reg[4], L1_ram_rom_data_reg[5], L1_ram_rom_data_reg[6], L1_ram_rom_data_reg[7], L1_ram_rom_data_reg[12], L1_ram_rom_data_reg[8], L1_ram_rom_data_reg[11], L1_ram_rom_data_reg[9], L1_ram_rom_data_reg[10]);
K1_q_a[0]_PORT_B_data_in_reg = DFFE(K1_q_a[0]_PORT_B_data_in, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_a[0]_PORT_A_address_reg = DFFE(K1_q_a[0]_PORT_A_address, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_a[0]_PORT_B_address_reg = DFFE(K1_q_a[0]_PORT_B_address, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_PORT_A_write_enable = B1L158;
K1_q_a[0]_PORT_A_write_enable_reg = DFFE(K1_q_a[0]_PORT_A_write_enable, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_write_enable = L1L2;
K1_q_a[0]_PORT_B_write_enable_reg = DFFE(K1_q_a[0]_PORT_B_write_enable, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_clock_0 = GLOBAL(12_288MHz);
K1_q_a[0]_clock_1 = GLOBAL(A1L6);
K1_q_a[0]_PORT_A_data_out = MEMORY(K1_q_a[0]_PORT_A_data_in_reg, K1_q_a[0]_PORT_B_data_in_reg, K1_q_a[0]_PORT_A_address_reg, K1_q_a[0]_PORT_B_address_reg, K1_q_a[0]_PORT_A_write_enable_reg, K1_q_a[0]_PORT_B_write_enable_reg, , , K1_q_a[0]_clock_0, K1_q_a[0]_clock_1, , , , );
K1_q_a[12] = K1_q_a[0]_PORT_A_data_out[11];

--K1_q_a[7] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[7] at M4K_X33_Y19
K1_q_a[0]_PORT_A_data_in = BUS(C1_LEFT_OUT[0], C1_LEFT_OUT[1], C1_LEFT_OUT[2], C1_LEFT_OUT[3], C1_LEFT_OUT[15], C1_LEFT_OUT[14], C1_LEFT_OUT[13], C1_LEFT_OUT[4], C1_LEFT_OUT[5], C1_LEFT_OUT[6], C1_LEFT_OUT[7], C1_LEFT_OUT[12], C1_LEFT_OUT[8], C1_LEFT_OUT[11], C1_LEFT_OUT[9], C1_LEFT_OUT[10]);
K1_q_a[0]_PORT_A_data_in_reg = DFFE(K1_q_a[0]_PORT_A_data_in, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_data_in = BUS(L1_ram_rom_data_reg[0], L1_ram_rom_data_reg[1], L1_ram_rom_data_reg[2], L1_ram_rom_data_reg[3], L1_ram_rom_data_reg[15], L1_ram_rom_data_reg[14], L1_ram_rom_data_reg[13], L1_ram_rom_data_reg[4], L1_ram_rom_data_reg[5], L1_ram_rom_data_reg[6], L1_ram_rom_data_reg[7], L1_ram_rom_data_reg[12], L1_ram_rom_data_reg[8], L1_ram_rom_data_reg[11], L1_ram_rom_data_reg[9], L1_ram_rom_data_reg[10]);
K1_q_a[0]_PORT_B_data_in_reg = DFFE(K1_q_a[0]_PORT_B_data_in, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_a[0]_PORT_A_address_reg = DFFE(K1_q_a[0]_PORT_A_address, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_a[0]_PORT_B_address_reg = DFFE(K1_q_a[0]_PORT_B_address, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_PORT_A_write_enable = B1L158;
K1_q_a[0]_PORT_A_write_enable_reg = DFFE(K1_q_a[0]_PORT_A_write_enable, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_write_enable = L1L2;
K1_q_a[0]_PORT_B_write_enable_reg = DFFE(K1_q_a[0]_PORT_B_write_enable, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_clock_0 = GLOBAL(12_288MHz);
K1_q_a[0]_clock_1 = GLOBAL(A1L6);
K1_q_a[0]_PORT_A_data_out = MEMORY(K1_q_a[0]_PORT_A_data_in_reg, K1_q_a[0]_PORT_B_data_in_reg, K1_q_a[0]_PORT_A_address_reg, K1_q_a[0]_PORT_B_address_reg, K1_q_a[0]_PORT_A_write_enable_reg, K1_q_a[0]_PORT_B_write_enable_reg, , , K1_q_a[0]_clock_0, K1_q_a[0]_clock_1, , , , );
K1_q_a[7] = K1_q_a[0]_PORT_A_data_out[10];

--K1_q_a[6] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[6] at M4K_X33_Y19
K1_q_a[0]_PORT_A_data_in = BUS(C1_LEFT_OUT[0], C1_LEFT_OUT[1], C1_LEFT_OUT[2], C1_LEFT_OUT[3], C1_LEFT_OUT[15], C1_LEFT_OUT[14], C1_LEFT_OUT[13], C1_LEFT_OUT[4], C1_LEFT_OUT[5], C1_LEFT_OUT[6], C1_LEFT_OUT[7], C1_LEFT_OUT[12], C1_LEFT_OUT[8], C1_LEFT_OUT[11], C1_LEFT_OUT[9], C1_LEFT_OUT[10]);
K1_q_a[0]_PORT_A_data_in_reg = DFFE(K1_q_a[0]_PORT_A_data_in, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_data_in = BUS(L1_ram_rom_data_reg[0], L1_ram_rom_data_reg[1], L1_ram_rom_data_reg[2], L1_ram_rom_data_reg[3], L1_ram_rom_data_reg[15], L1_ram_rom_data_reg[14], L1_ram_rom_data_reg[13], L1_ram_rom_data_reg[4], L1_ram_rom_data_reg[5], L1_ram_rom_data_reg[6], L1_ram_rom_data_reg[7], L1_ram_rom_data_reg[12], L1_ram_rom_data_reg[8], L1_ram_rom_data_reg[11], L1_ram_rom_data_reg[9], L1_ram_rom_data_reg[10]);
K1_q_a[0]_PORT_B_data_in_reg = DFFE(K1_q_a[0]_PORT_B_data_in, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_a[0]_PORT_A_address_reg = DFFE(K1_q_a[0]_PORT_A_address, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_a[0]_PORT_B_address_reg = DFFE(K1_q_a[0]_PORT_B_address, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_PORT_A_write_enable = B1L158;
K1_q_a[0]_PORT_A_write_enable_reg = DFFE(K1_q_a[0]_PORT_A_write_enable, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_write_enable = L1L2;
K1_q_a[0]_PORT_B_write_enable_reg = DFFE(K1_q_a[0]_PORT_B_write_enable, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_clock_0 = GLOBAL(12_288MHz);
K1_q_a[0]_clock_1 = GLOBAL(A1L6);
K1_q_a[0]_PORT_A_data_out = MEMORY(K1_q_a[0]_PORT_A_data_in_reg, K1_q_a[0]_PORT_B_data_in_reg, K1_q_a[0]_PORT_A_address_reg, K1_q_a[0]_PORT_B_address_reg, K1_q_a[0]_PORT_A_write_enable_reg, K1_q_a[0]_PORT_B_write_enable_reg, , , K1_q_a[0]_clock_0, K1_q_a[0]_clock_1, , , , );
K1_q_a[6] = K1_q_a[0]_PORT_A_data_out[9];

--K1_q_a[5] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[5] at M4K_X33_Y19
K1_q_a[0]_PORT_A_data_in = BUS(C1_LEFT_OUT[0], C1_LEFT_OUT[1], C1_LEFT_OUT[2], C1_LEFT_OUT[3], C1_LEFT_OUT[15], C1_LEFT_OUT[14], C1_LEFT_OUT[13], C1_LEFT_OUT[4], C1_LEFT_OUT[5], C1_LEFT_OUT[6], C1_LEFT_OUT[7], C1_LEFT_OUT[12], C1_LEFT_OUT[8], C1_LEFT_OUT[11], C1_LEFT_OUT[9], C1_LEFT_OUT[10]);
K1_q_a[0]_PORT_A_data_in_reg = DFFE(K1_q_a[0]_PORT_A_data_in, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_data_in = BUS(L1_ram_rom_data_reg[0], L1_ram_rom_data_reg[1], L1_ram_rom_data_reg[2], L1_ram_rom_data_reg[3], L1_ram_rom_data_reg[15], L1_ram_rom_data_reg[14], L1_ram_rom_data_reg[13], L1_ram_rom_data_reg[4], L1_ram_rom_data_reg[5], L1_ram_rom_data_reg[6], L1_ram_rom_data_reg[7], L1_ram_rom_data_reg[12], L1_ram_rom_data_reg[8], L1_ram_rom_data_reg[11], L1_ram_rom_data_reg[9], L1_ram_rom_data_reg[10]);
K1_q_a[0]_PORT_B_data_in_reg = DFFE(K1_q_a[0]_PORT_B_data_in, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_a[0]_PORT_A_address_reg = DFFE(K1_q_a[0]_PORT_A_address, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_a[0]_PORT_B_address_reg = DFFE(K1_q_a[0]_PORT_B_address, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_PORT_A_write_enable = B1L158;
K1_q_a[0]_PORT_A_write_enable_reg = DFFE(K1_q_a[0]_PORT_A_write_enable, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_write_enable = L1L2;
K1_q_a[0]_PORT_B_write_enable_reg = DFFE(K1_q_a[0]_PORT_B_write_enable, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_clock_0 = GLOBAL(12_288MHz);
K1_q_a[0]_clock_1 = GLOBAL(A1L6);
K1_q_a[0]_PORT_A_data_out = MEMORY(K1_q_a[0]_PORT_A_data_in_reg, K1_q_a[0]_PORT_B_data_in_reg, K1_q_a[0]_PORT_A_address_reg, K1_q_a[0]_PORT_B_address_reg, K1_q_a[0]_PORT_A_write_enable_reg, K1_q_a[0]_PORT_B_write_enable_reg, , , K1_q_a[0]_clock_0, K1_q_a[0]_clock_1, , , , );
K1_q_a[5] = K1_q_a[0]_PORT_A_data_out[8];

--K1_q_a[4] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[4] at M4K_X33_Y19
K1_q_a[0]_PORT_A_data_in = BUS(C1_LEFT_OUT[0], C1_LEFT_OUT[1], C1_LEFT_OUT[2], C1_LEFT_OUT[3], C1_LEFT_OUT[15], C1_LEFT_OUT[14], C1_LEFT_OUT[13], C1_LEFT_OUT[4], C1_LEFT_OUT[5], C1_LEFT_OUT[6], C1_LEFT_OUT[7], C1_LEFT_OUT[12], C1_LEFT_OUT[8], C1_LEFT_OUT[11], C1_LEFT_OUT[9], C1_LEFT_OUT[10]);
K1_q_a[0]_PORT_A_data_in_reg = DFFE(K1_q_a[0]_PORT_A_data_in, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_data_in = BUS(L1_ram_rom_data_reg[0], L1_ram_rom_data_reg[1], L1_ram_rom_data_reg[2], L1_ram_rom_data_reg[3], L1_ram_rom_data_reg[15], L1_ram_rom_data_reg[14], L1_ram_rom_data_reg[13], L1_ram_rom_data_reg[4], L1_ram_rom_data_reg[5], L1_ram_rom_data_reg[6], L1_ram_rom_data_reg[7], L1_ram_rom_data_reg[12], L1_ram_rom_data_reg[8], L1_ram_rom_data_reg[11], L1_ram_rom_data_reg[9], L1_ram_rom_data_reg[10]);
K1_q_a[0]_PORT_B_data_in_reg = DFFE(K1_q_a[0]_PORT_B_data_in, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_a[0]_PORT_A_address_reg = DFFE(K1_q_a[0]_PORT_A_address, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_a[0]_PORT_B_address_reg = DFFE(K1_q_a[0]_PORT_B_address, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_PORT_A_write_enable = B1L158;
K1_q_a[0]_PORT_A_write_enable_reg = DFFE(K1_q_a[0]_PORT_A_write_enable, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_write_enable = L1L2;
K1_q_a[0]_PORT_B_write_enable_reg = DFFE(K1_q_a[0]_PORT_B_write_enable, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_clock_0 = GLOBAL(12_288MHz);
K1_q_a[0]_clock_1 = GLOBAL(A1L6);
K1_q_a[0]_PORT_A_data_out = MEMORY(K1_q_a[0]_PORT_A_data_in_reg, K1_q_a[0]_PORT_B_data_in_reg, K1_q_a[0]_PORT_A_address_reg, K1_q_a[0]_PORT_B_address_reg, K1_q_a[0]_PORT_A_write_enable_reg, K1_q_a[0]_PORT_B_write_enable_reg, , , K1_q_a[0]_clock_0, K1_q_a[0]_clock_1, , , , );
K1_q_a[4] = K1_q_a[0]_PORT_A_data_out[7];

--K1_q_a[13] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[13] at M4K_X33_Y19
K1_q_a[0]_PORT_A_data_in = BUS(C1_LEFT_OUT[0], C1_LEFT_OUT[1], C1_LEFT_OUT[2], C1_LEFT_OUT[3], C1_LEFT_OUT[15], C1_LEFT_OUT[14], C1_LEFT_OUT[13], C1_LEFT_OUT[4], C1_LEFT_OUT[5], C1_LEFT_OUT[6], C1_LEFT_OUT[7], C1_LEFT_OUT[12], C1_LEFT_OUT[8], C1_LEFT_OUT[11], C1_LEFT_OUT[9], C1_LEFT_OUT[10]);
K1_q_a[0]_PORT_A_data_in_reg = DFFE(K1_q_a[0]_PORT_A_data_in, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_data_in = BUS(L1_ram_rom_data_reg[0], L1_ram_rom_data_reg[1], L1_ram_rom_data_reg[2], L1_ram_rom_data_reg[3], L1_ram_rom_data_reg[15], L1_ram_rom_data_reg[14], L1_ram_rom_data_reg[13], L1_ram_rom_data_reg[4], L1_ram_rom_data_reg[5], L1_ram_rom_data_reg[6], L1_ram_rom_data_reg[7], L1_ram_rom_data_reg[12], L1_ram_rom_data_reg[8], L1_ram_rom_data_reg[11], L1_ram_rom_data_reg[9], L1_ram_rom_data_reg[10]);
K1_q_a[0]_PORT_B_data_in_reg = DFFE(K1_q_a[0]_PORT_B_data_in, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_a[0]_PORT_A_address_reg = DFFE(K1_q_a[0]_PORT_A_address, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_a[0]_PORT_B_address_reg = DFFE(K1_q_a[0]_PORT_B_address, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_PORT_A_write_enable = B1L158;
K1_q_a[0]_PORT_A_write_enable_reg = DFFE(K1_q_a[0]_PORT_A_write_enable, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_write_enable = L1L2;
K1_q_a[0]_PORT_B_write_enable_reg = DFFE(K1_q_a[0]_PORT_B_write_enable, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_clock_0 = GLOBAL(12_288MHz);
K1_q_a[0]_clock_1 = GLOBAL(A1L6);
K1_q_a[0]_PORT_A_data_out = MEMORY(K1_q_a[0]_PORT_A_data_in_reg, K1_q_a[0]_PORT_B_data_in_reg, K1_q_a[0]_PORT_A_address_reg, K1_q_a[0]_PORT_B_address_reg, K1_q_a[0]_PORT_A_write_enable_reg, K1_q_a[0]_PORT_B_write_enable_reg, , , K1_q_a[0]_clock_0, K1_q_a[0]_clock_1, , , , );
K1_q_a[13] = K1_q_a[0]_PORT_A_data_out[6];

--K1_q_a[14] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[14] at M4K_X33_Y19
K1_q_a[0]_PORT_A_data_in = BUS(C1_LEFT_OUT[0], C1_LEFT_OUT[1], C1_LEFT_OUT[2], C1_LEFT_OUT[3], C1_LEFT_OUT[15], C1_LEFT_OUT[14], C1_LEFT_OUT[13], C1_LEFT_OUT[4], C1_LEFT_OUT[5], C1_LEFT_OUT[6], C1_LEFT_OUT[7], C1_LEFT_OUT[12], C1_LEFT_OUT[8], C1_LEFT_OUT[11], C1_LEFT_OUT[9], C1_LEFT_OUT[10]);
K1_q_a[0]_PORT_A_data_in_reg = DFFE(K1_q_a[0]_PORT_A_data_in, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_data_in = BUS(L1_ram_rom_data_reg[0], L1_ram_rom_data_reg[1], L1_ram_rom_data_reg[2], L1_ram_rom_data_reg[3], L1_ram_rom_data_reg[15], L1_ram_rom_data_reg[14], L1_ram_rom_data_reg[13], L1_ram_rom_data_reg[4], L1_ram_rom_data_reg[5], L1_ram_rom_data_reg[6], L1_ram_rom_data_reg[7], L1_ram_rom_data_reg[12], L1_ram_rom_data_reg[8], L1_ram_rom_data_reg[11], L1_ram_rom_data_reg[9], L1_ram_rom_data_reg[10]);
K1_q_a[0]_PORT_B_data_in_reg = DFFE(K1_q_a[0]_PORT_B_data_in, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_a[0]_PORT_A_address_reg = DFFE(K1_q_a[0]_PORT_A_address, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_a[0]_PORT_B_address_reg = DFFE(K1_q_a[0]_PORT_B_address, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_PORT_A_write_enable = B1L158;
K1_q_a[0]_PORT_A_write_enable_reg = DFFE(K1_q_a[0]_PORT_A_write_enable, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_write_enable = L1L2;
K1_q_a[0]_PORT_B_write_enable_reg = DFFE(K1_q_a[0]_PORT_B_write_enable, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_clock_0 = GLOBAL(12_288MHz);
K1_q_a[0]_clock_1 = GLOBAL(A1L6);
K1_q_a[0]_PORT_A_data_out = MEMORY(K1_q_a[0]_PORT_A_data_in_reg, K1_q_a[0]_PORT_B_data_in_reg, K1_q_a[0]_PORT_A_address_reg, K1_q_a[0]_PORT_B_address_reg, K1_q_a[0]_PORT_A_write_enable_reg, K1_q_a[0]_PORT_B_write_enable_reg, , , K1_q_a[0]_clock_0, K1_q_a[0]_clock_1, , , , );
K1_q_a[14] = K1_q_a[0]_PORT_A_data_out[5];

--K1_q_a[15] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[15] at M4K_X33_Y19
K1_q_a[0]_PORT_A_data_in = BUS(C1_LEFT_OUT[0], C1_LEFT_OUT[1], C1_LEFT_OUT[2], C1_LEFT_OUT[3], C1_LEFT_OUT[15], C1_LEFT_OUT[14], C1_LEFT_OUT[13], C1_LEFT_OUT[4], C1_LEFT_OUT[5], C1_LEFT_OUT[6], C1_LEFT_OUT[7], C1_LEFT_OUT[12], C1_LEFT_OUT[8], C1_LEFT_OUT[11], C1_LEFT_OUT[9], C1_LEFT_OUT[10]);
K1_q_a[0]_PORT_A_data_in_reg = DFFE(K1_q_a[0]_PORT_A_data_in, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_data_in = BUS(L1_ram_rom_data_reg[0], L1_ram_rom_data_reg[1], L1_ram_rom_data_reg[2], L1_ram_rom_data_reg[3], L1_ram_rom_data_reg[15], L1_ram_rom_data_reg[14], L1_ram_rom_data_reg[13], L1_ram_rom_data_reg[4], L1_ram_rom_data_reg[5], L1_ram_rom_data_reg[6], L1_ram_rom_data_reg[7], L1_ram_rom_data_reg[12], L1_ram_rom_data_reg[8], L1_ram_rom_data_reg[11], L1_ram_rom_data_reg[9], L1_ram_rom_data_reg[10]);
K1_q_a[0]_PORT_B_data_in_reg = DFFE(K1_q_a[0]_PORT_B_data_in, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_a[0]_PORT_A_address_reg = DFFE(K1_q_a[0]_PORT_A_address, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_a[0]_PORT_B_address_reg = DFFE(K1_q_a[0]_PORT_B_address, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_PORT_A_write_enable = B1L158;
K1_q_a[0]_PORT_A_write_enable_reg = DFFE(K1_q_a[0]_PORT_A_write_enable, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_write_enable = L1L2;
K1_q_a[0]_PORT_B_write_enable_reg = DFFE(K1_q_a[0]_PORT_B_write_enable, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_clock_0 = GLOBAL(12_288MHz);
K1_q_a[0]_clock_1 = GLOBAL(A1L6);
K1_q_a[0]_PORT_A_data_out = MEMORY(K1_q_a[0]_PORT_A_data_in_reg, K1_q_a[0]_PORT_B_data_in_reg, K1_q_a[0]_PORT_A_address_reg, K1_q_a[0]_PORT_B_address_reg, K1_q_a[0]_PORT_A_write_enable_reg, K1_q_a[0]_PORT_B_write_enable_reg, , , K1_q_a[0]_clock_0, K1_q_a[0]_clock_1, , , , );
K1_q_a[15] = K1_q_a[0]_PORT_A_data_out[4];

--K1_q_a[3] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[3] at M4K_X33_Y19
K1_q_a[0]_PORT_A_data_in = BUS(C1_LEFT_OUT[0], C1_LEFT_OUT[1], C1_LEFT_OUT[2], C1_LEFT_OUT[3], C1_LEFT_OUT[15], C1_LEFT_OUT[14], C1_LEFT_OUT[13], C1_LEFT_OUT[4], C1_LEFT_OUT[5], C1_LEFT_OUT[6], C1_LEFT_OUT[7], C1_LEFT_OUT[12], C1_LEFT_OUT[8], C1_LEFT_OUT[11], C1_LEFT_OUT[9], C1_LEFT_OUT[10]);
K1_q_a[0]_PORT_A_data_in_reg = DFFE(K1_q_a[0]_PORT_A_data_in, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_data_in = BUS(L1_ram_rom_data_reg[0], L1_ram_rom_data_reg[1], L1_ram_rom_data_reg[2], L1_ram_rom_data_reg[3], L1_ram_rom_data_reg[15], L1_ram_rom_data_reg[14], L1_ram_rom_data_reg[13], L1_ram_rom_data_reg[4], L1_ram_rom_data_reg[5], L1_ram_rom_data_reg[6], L1_ram_rom_data_reg[7], L1_ram_rom_data_reg[12], L1_ram_rom_data_reg[8], L1_ram_rom_data_reg[11], L1_ram_rom_data_reg[9], L1_ram_rom_data_reg[10]);
K1_q_a[0]_PORT_B_data_in_reg = DFFE(K1_q_a[0]_PORT_B_data_in, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_a[0]_PORT_A_address_reg = DFFE(K1_q_a[0]_PORT_A_address, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_a[0]_PORT_B_address_reg = DFFE(K1_q_a[0]_PORT_B_address, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_PORT_A_write_enable = B1L158;
K1_q_a[0]_PORT_A_write_enable_reg = DFFE(K1_q_a[0]_PORT_A_write_enable, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_write_enable = L1L2;
K1_q_a[0]_PORT_B_write_enable_reg = DFFE(K1_q_a[0]_PORT_B_write_enable, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_clock_0 = GLOBAL(12_288MHz);
K1_q_a[0]_clock_1 = GLOBAL(A1L6);
K1_q_a[0]_PORT_A_data_out = MEMORY(K1_q_a[0]_PORT_A_data_in_reg, K1_q_a[0]_PORT_B_data_in_reg, K1_q_a[0]_PORT_A_address_reg, K1_q_a[0]_PORT_B_address_reg, K1_q_a[0]_PORT_A_write_enable_reg, K1_q_a[0]_PORT_B_write_enable_reg, , , K1_q_a[0]_clock_0, K1_q_a[0]_clock_1, , , , );
K1_q_a[3] = K1_q_a[0]_PORT_A_data_out[3];

--K1_q_a[2] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[2] at M4K_X33_Y19
K1_q_a[0]_PORT_A_data_in = BUS(C1_LEFT_OUT[0], C1_LEFT_OUT[1], C1_LEFT_OUT[2], C1_LEFT_OUT[3], C1_LEFT_OUT[15], C1_LEFT_OUT[14], C1_LEFT_OUT[13], C1_LEFT_OUT[4], C1_LEFT_OUT[5], C1_LEFT_OUT[6], C1_LEFT_OUT[7], C1_LEFT_OUT[12], C1_LEFT_OUT[8], C1_LEFT_OUT[11], C1_LEFT_OUT[9], C1_LEFT_OUT[10]);
K1_q_a[0]_PORT_A_data_in_reg = DFFE(K1_q_a[0]_PORT_A_data_in, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_data_in = BUS(L1_ram_rom_data_reg[0], L1_ram_rom_data_reg[1], L1_ram_rom_data_reg[2], L1_ram_rom_data_reg[3], L1_ram_rom_data_reg[15], L1_ram_rom_data_reg[14], L1_ram_rom_data_reg[13], L1_ram_rom_data_reg[4], L1_ram_rom_data_reg[5], L1_ram_rom_data_reg[6], L1_ram_rom_data_reg[7], L1_ram_rom_data_reg[12], L1_ram_rom_data_reg[8], L1_ram_rom_data_reg[11], L1_ram_rom_data_reg[9], L1_ram_rom_data_reg[10]);
K1_q_a[0]_PORT_B_data_in_reg = DFFE(K1_q_a[0]_PORT_B_data_in, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_a[0]_PORT_A_address_reg = DFFE(K1_q_a[0]_PORT_A_address, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_a[0]_PORT_B_address_reg = DFFE(K1_q_a[0]_PORT_B_address, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_PORT_A_write_enable = B1L158;
K1_q_a[0]_PORT_A_write_enable_reg = DFFE(K1_q_a[0]_PORT_A_write_enable, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_write_enable = L1L2;
K1_q_a[0]_PORT_B_write_enable_reg = DFFE(K1_q_a[0]_PORT_B_write_enable, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_clock_0 = GLOBAL(12_288MHz);
K1_q_a[0]_clock_1 = GLOBAL(A1L6);
K1_q_a[0]_PORT_A_data_out = MEMORY(K1_q_a[0]_PORT_A_data_in_reg, K1_q_a[0]_PORT_B_data_in_reg, K1_q_a[0]_PORT_A_address_reg, K1_q_a[0]_PORT_B_address_reg, K1_q_a[0]_PORT_A_write_enable_reg, K1_q_a[0]_PORT_B_write_enable_reg, , , K1_q_a[0]_clock_0, K1_q_a[0]_clock_1, , , , );
K1_q_a[2] = K1_q_a[0]_PORT_A_data_out[2];

--K1_q_a[1] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[1] at M4K_X33_Y19
K1_q_a[0]_PORT_A_data_in = BUS(C1_LEFT_OUT[0], C1_LEFT_OUT[1], C1_LEFT_OUT[2], C1_LEFT_OUT[3], C1_LEFT_OUT[15], C1_LEFT_OUT[14], C1_LEFT_OUT[13], C1_LEFT_OUT[4], C1_LEFT_OUT[5], C1_LEFT_OUT[6], C1_LEFT_OUT[7], C1_LEFT_OUT[12], C1_LEFT_OUT[8], C1_LEFT_OUT[11], C1_LEFT_OUT[9], C1_LEFT_OUT[10]);
K1_q_a[0]_PORT_A_data_in_reg = DFFE(K1_q_a[0]_PORT_A_data_in, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_data_in = BUS(L1_ram_rom_data_reg[0], L1_ram_rom_data_reg[1], L1_ram_rom_data_reg[2], L1_ram_rom_data_reg[3], L1_ram_rom_data_reg[15], L1_ram_rom_data_reg[14], L1_ram_rom_data_reg[13], L1_ram_rom_data_reg[4], L1_ram_rom_data_reg[5], L1_ram_rom_data_reg[6], L1_ram_rom_data_reg[7], L1_ram_rom_data_reg[12], L1_ram_rom_data_reg[8], L1_ram_rom_data_reg[11], L1_ram_rom_data_reg[9], L1_ram_rom_data_reg[10]);
K1_q_a[0]_PORT_B_data_in_reg = DFFE(K1_q_a[0]_PORT_B_data_in, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_a[0]_PORT_A_address_reg = DFFE(K1_q_a[0]_PORT_A_address, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_a[0]_PORT_B_address_reg = DFFE(K1_q_a[0]_PORT_B_address, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_PORT_A_write_enable = B1L158;
K1_q_a[0]_PORT_A_write_enable_reg = DFFE(K1_q_a[0]_PORT_A_write_enable, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_write_enable = L1L2;
K1_q_a[0]_PORT_B_write_enable_reg = DFFE(K1_q_a[0]_PORT_B_write_enable, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_clock_0 = GLOBAL(12_288MHz);
K1_q_a[0]_clock_1 = GLOBAL(A1L6);
K1_q_a[0]_PORT_A_data_out = MEMORY(K1_q_a[0]_PORT_A_data_in_reg, K1_q_a[0]_PORT_B_data_in_reg, K1_q_a[0]_PORT_A_address_reg, K1_q_a[0]_PORT_B_address_reg, K1_q_a[0]_PORT_A_write_enable_reg, K1_q_a[0]_PORT_B_write_enable_reg, , , K1_q_a[0]_clock_0, K1_q_a[0]_clock_1, , , , );
K1_q_a[1] = K1_q_a[0]_PORT_A_data_out[1];

--K1_q_b[10] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[10] at M4K_X33_Y19
K1_q_b[0]_PORT_A_data_in = BUS(C1_LEFT_OUT[0], C1_LEFT_OUT[1], C1_LEFT_OUT[2], C1_LEFT_OUT[3], C1_LEFT_OUT[15], C1_LEFT_OUT[14], C1_LEFT_OUT[13], C1_LEFT_OUT[4], C1_LEFT_OUT[5], C1_LEFT_OUT[6], C1_LEFT_OUT[7], C1_LEFT_OUT[12], C1_LEFT_OUT[8], C1_LEFT_OUT[11], C1_LEFT_OUT[9], C1_LEFT_OUT[10]);
K1_q_b[0]_PORT_A_data_in_reg = DFFE(K1_q_b[0]_PORT_A_data_in, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_data_in = BUS(L1_ram_rom_data_reg[0], L1_ram_rom_data_reg[1], L1_ram_rom_data_reg[2], L1_ram_rom_data_reg[3], L1_ram_rom_data_reg[15], L1_ram_rom_data_reg[14], L1_ram_rom_data_reg[13], L1_ram_rom_data_reg[4], L1_ram_rom_data_reg[5], L1_ram_rom_data_reg[6], L1_ram_rom_data_reg[7], L1_ram_rom_data_reg[12], L1_ram_rom_data_reg[8], L1_ram_rom_data_reg[11], L1_ram_rom_data_reg[9], L1_ram_rom_data_reg[10]);
K1_q_b[0]_PORT_B_data_in_reg = DFFE(K1_q_b[0]_PORT_B_data_in, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_b[0]_PORT_A_address_reg = DFFE(K1_q_b[0]_PORT_A_address, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_b[0]_PORT_B_address_reg = DFFE(K1_q_b[0]_PORT_B_address, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_write_enable = B1L158;
K1_q_b[0]_PORT_A_write_enable_reg = DFFE(K1_q_b[0]_PORT_A_write_enable, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_write_enable = L1L2;
K1_q_b[0]_PORT_B_write_enable_reg = DFFE(K1_q_b[0]_PORT_B_write_enable, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_clock_0 = GLOBAL(12_288MHz);
K1_q_b[0]_clock_1 = GLOBAL(A1L6);
K1_q_b[0]_PORT_B_data_out = MEMORY(K1_q_b[0]_PORT_A_data_in_reg, K1_q_b[0]_PORT_B_data_in_reg, K1_q_b[0]_PORT_A_address_reg, K1_q_b[0]_PORT_B_address_reg, K1_q_b[0]_PORT_A_write_enable_reg, K1_q_b[0]_PORT_B_write_enable_reg, , , K1_q_b[0]_clock_0, K1_q_b[0]_clock_1, , , , );
K1_q_b[10] = K1_q_b[0]_PORT_B_data_out[15];

--K1_q_b[9] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[9] at M4K_X33_Y19
K1_q_b[0]_PORT_A_data_in = BUS(C1_LEFT_OUT[0], C1_LEFT_OUT[1], C1_LEFT_OUT[2], C1_LEFT_OUT[3], C1_LEFT_OUT[15], C1_LEFT_OUT[14], C1_LEFT_OUT[13], C1_LEFT_OUT[4], C1_LEFT_OUT[5], C1_LEFT_OUT[6], C1_LEFT_OUT[7], C1_LEFT_OUT[12], C1_LEFT_OUT[8], C1_LEFT_OUT[11], C1_LEFT_OUT[9], C1_LEFT_OUT[10]);
K1_q_b[0]_PORT_A_data_in_reg = DFFE(K1_q_b[0]_PORT_A_data_in, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_data_in = BUS(L1_ram_rom_data_reg[0], L1_ram_rom_data_reg[1], L1_ram_rom_data_reg[2], L1_ram_rom_data_reg[3], L1_ram_rom_data_reg[15], L1_ram_rom_data_reg[14], L1_ram_rom_data_reg[13], L1_ram_rom_data_reg[4], L1_ram_rom_data_reg[5], L1_ram_rom_data_reg[6], L1_ram_rom_data_reg[7], L1_ram_rom_data_reg[12], L1_ram_rom_data_reg[8], L1_ram_rom_data_reg[11], L1_ram_rom_data_reg[9], L1_ram_rom_data_reg[10]);
K1_q_b[0]_PORT_B_data_in_reg = DFFE(K1_q_b[0]_PORT_B_data_in, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_b[0]_PORT_A_address_reg = DFFE(K1_q_b[0]_PORT_A_address, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_b[0]_PORT_B_address_reg = DFFE(K1_q_b[0]_PORT_B_address, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_write_enable = B1L158;
K1_q_b[0]_PORT_A_write_enable_reg = DFFE(K1_q_b[0]_PORT_A_write_enable, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_write_enable = L1L2;
K1_q_b[0]_PORT_B_write_enable_reg = DFFE(K1_q_b[0]_PORT_B_write_enable, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_clock_0 = GLOBAL(12_288MHz);
K1_q_b[0]_clock_1 = GLOBAL(A1L6);
K1_q_b[0]_PORT_B_data_out = MEMORY(K1_q_b[0]_PORT_A_data_in_reg, K1_q_b[0]_PORT_B_data_in_reg, K1_q_b[0]_PORT_A_address_reg, K1_q_b[0]_PORT_B_address_reg, K1_q_b[0]_PORT_A_write_enable_reg, K1_q_b[0]_PORT_B_write_enable_reg, , , K1_q_b[0]_clock_0, K1_q_b[0]_clock_1, , , , );
K1_q_b[9] = K1_q_b[0]_PORT_B_data_out[14];

--K1_q_b[11] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[11] at M4K_X33_Y19
K1_q_b[0]_PORT_A_data_in = BUS(C1_LEFT_OUT[0], C1_LEFT_OUT[1], C1_LEFT_OUT[2], C1_LEFT_OUT[3], C1_LEFT_OUT[15], C1_LEFT_OUT[14], C1_LEFT_OUT[13], C1_LEFT_OUT[4], C1_LEFT_OUT[5], C1_LEFT_OUT[6], C1_LEFT_OUT[7], C1_LEFT_OUT[12], C1_LEFT_OUT[8], C1_LEFT_OUT[11], C1_LEFT_OUT[9], C1_LEFT_OUT[10]);
K1_q_b[0]_PORT_A_data_in_reg = DFFE(K1_q_b[0]_PORT_A_data_in, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_data_in = BUS(L1_ram_rom_data_reg[0], L1_ram_rom_data_reg[1], L1_ram_rom_data_reg[2], L1_ram_rom_data_reg[3], L1_ram_rom_data_reg[15], L1_ram_rom_data_reg[14], L1_ram_rom_data_reg[13], L1_ram_rom_data_reg[4], L1_ram_rom_data_reg[5], L1_ram_rom_data_reg[6], L1_ram_rom_data_reg[7], L1_ram_rom_data_reg[12], L1_ram_rom_data_reg[8], L1_ram_rom_data_reg[11], L1_ram_rom_data_reg[9], L1_ram_rom_data_reg[10]);
K1_q_b[0]_PORT_B_data_in_reg = DFFE(K1_q_b[0]_PORT_B_data_in, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_b[0]_PORT_A_address_reg = DFFE(K1_q_b[0]_PORT_A_address, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_b[0]_PORT_B_address_reg = DFFE(K1_q_b[0]_PORT_B_address, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_write_enable = B1L158;
K1_q_b[0]_PORT_A_write_enable_reg = DFFE(K1_q_b[0]_PORT_A_write_enable, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_write_enable = L1L2;
K1_q_b[0]_PORT_B_write_enable_reg = DFFE(K1_q_b[0]_PORT_B_write_enable, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_clock_0 = GLOBAL(12_288MHz);
K1_q_b[0]_clock_1 = GLOBAL(A1L6);
K1_q_b[0]_PORT_B_data_out = MEMORY(K1_q_b[0]_PORT_A_data_in_reg, K1_q_b[0]_PORT_B_data_in_reg, K1_q_b[0]_PORT_A_address_reg, K1_q_b[0]_PORT_B_address_reg, K1_q_b[0]_PORT_A_write_enable_reg, K1_q_b[0]_PORT_B_write_enable_reg, , , K1_q_b[0]_clock_0, K1_q_b[0]_clock_1, , , , );
K1_q_b[11] = K1_q_b[0]_PORT_B_data_out[13];

--K1_q_b[8] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[8] at M4K_X33_Y19
K1_q_b[0]_PORT_A_data_in = BUS(C1_LEFT_OUT[0], C1_LEFT_OUT[1], C1_LEFT_OUT[2], C1_LEFT_OUT[3], C1_LEFT_OUT[15], C1_LEFT_OUT[14], C1_LEFT_OUT[13], C1_LEFT_OUT[4], C1_LEFT_OUT[5], C1_LEFT_OUT[6], C1_LEFT_OUT[7], C1_LEFT_OUT[12], C1_LEFT_OUT[8], C1_LEFT_OUT[11], C1_LEFT_OUT[9], C1_LEFT_OUT[10]);
K1_q_b[0]_PORT_A_data_in_reg = DFFE(K1_q_b[0]_PORT_A_data_in, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_data_in = BUS(L1_ram_rom_data_reg[0], L1_ram_rom_data_reg[1], L1_ram_rom_data_reg[2], L1_ram_rom_data_reg[3], L1_ram_rom_data_reg[15], L1_ram_rom_data_reg[14], L1_ram_rom_data_reg[13], L1_ram_rom_data_reg[4], L1_ram_rom_data_reg[5], L1_ram_rom_data_reg[6], L1_ram_rom_data_reg[7], L1_ram_rom_data_reg[12], L1_ram_rom_data_reg[8], L1_ram_rom_data_reg[11], L1_ram_rom_data_reg[9], L1_ram_rom_data_reg[10]);
K1_q_b[0]_PORT_B_data_in_reg = DFFE(K1_q_b[0]_PORT_B_data_in, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_b[0]_PORT_A_address_reg = DFFE(K1_q_b[0]_PORT_A_address, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_b[0]_PORT_B_address_reg = DFFE(K1_q_b[0]_PORT_B_address, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_write_enable = B1L158;
K1_q_b[0]_PORT_A_write_enable_reg = DFFE(K1_q_b[0]_PORT_A_write_enable, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_write_enable = L1L2;
K1_q_b[0]_PORT_B_write_enable_reg = DFFE(K1_q_b[0]_PORT_B_write_enable, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_clock_0 = GLOBAL(12_288MHz);
K1_q_b[0]_clock_1 = GLOBAL(A1L6);
K1_q_b[0]_PORT_B_data_out = MEMORY(K1_q_b[0]_PORT_A_data_in_reg, K1_q_b[0]_PORT_B_data_in_reg, K1_q_b[0]_PORT_A_address_reg, K1_q_b[0]_PORT_B_address_reg, K1_q_b[0]_PORT_A_write_enable_reg, K1_q_b[0]_PORT_B_write_enable_reg, , , K1_q_b[0]_clock_0, K1_q_b[0]_clock_1, , , , );
K1_q_b[8] = K1_q_b[0]_PORT_B_data_out[12];

--K1_q_b[12] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[12] at M4K_X33_Y19
K1_q_b[0]_PORT_A_data_in = BUS(C1_LEFT_OUT[0], C1_LEFT_OUT[1], C1_LEFT_OUT[2], C1_LEFT_OUT[3], C1_LEFT_OUT[15], C1_LEFT_OUT[14], C1_LEFT_OUT[13], C1_LEFT_OUT[4], C1_LEFT_OUT[5], C1_LEFT_OUT[6], C1_LEFT_OUT[7], C1_LEFT_OUT[12], C1_LEFT_OUT[8], C1_LEFT_OUT[11], C1_LEFT_OUT[9], C1_LEFT_OUT[10]);
K1_q_b[0]_PORT_A_data_in_reg = DFFE(K1_q_b[0]_PORT_A_data_in, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_data_in = BUS(L1_ram_rom_data_reg[0], L1_ram_rom_data_reg[1], L1_ram_rom_data_reg[2], L1_ram_rom_data_reg[3], L1_ram_rom_data_reg[15], L1_ram_rom_data_reg[14], L1_ram_rom_data_reg[13], L1_ram_rom_data_reg[4], L1_ram_rom_data_reg[5], L1_ram_rom_data_reg[6], L1_ram_rom_data_reg[7], L1_ram_rom_data_reg[12], L1_ram_rom_data_reg[8], L1_ram_rom_data_reg[11], L1_ram_rom_data_reg[9], L1_ram_rom_data_reg[10]);
K1_q_b[0]_PORT_B_data_in_reg = DFFE(K1_q_b[0]_PORT_B_data_in, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_b[0]_PORT_A_address_reg = DFFE(K1_q_b[0]_PORT_A_address, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_b[0]_PORT_B_address_reg = DFFE(K1_q_b[0]_PORT_B_address, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_write_enable = B1L158;
K1_q_b[0]_PORT_A_write_enable_reg = DFFE(K1_q_b[0]_PORT_A_write_enable, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_write_enable = L1L2;
K1_q_b[0]_PORT_B_write_enable_reg = DFFE(K1_q_b[0]_PORT_B_write_enable, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_clock_0 = GLOBAL(12_288MHz);
K1_q_b[0]_clock_1 = GLOBAL(A1L6);
K1_q_b[0]_PORT_B_data_out = MEMORY(K1_q_b[0]_PORT_A_data_in_reg, K1_q_b[0]_PORT_B_data_in_reg, K1_q_b[0]_PORT_A_address_reg, K1_q_b[0]_PORT_B_address_reg, K1_q_b[0]_PORT_A_write_enable_reg, K1_q_b[0]_PORT_B_write_enable_reg, , , K1_q_b[0]_clock_0, K1_q_b[0]_clock_1, , , , );
K1_q_b[12] = K1_q_b[0]_PORT_B_data_out[11];

--K1_q_b[7] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[7] at M4K_X33_Y19
K1_q_b[0]_PORT_A_data_in = BUS(C1_LEFT_OUT[0], C1_LEFT_OUT[1], C1_LEFT_OUT[2], C1_LEFT_OUT[3], C1_LEFT_OUT[15], C1_LEFT_OUT[14], C1_LEFT_OUT[13], C1_LEFT_OUT[4], C1_LEFT_OUT[5], C1_LEFT_OUT[6], C1_LEFT_OUT[7], C1_LEFT_OUT[12], C1_LEFT_OUT[8], C1_LEFT_OUT[11], C1_LEFT_OUT[9], C1_LEFT_OUT[10]);
K1_q_b[0]_PORT_A_data_in_reg = DFFE(K1_q_b[0]_PORT_A_data_in, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_data_in = BUS(L1_ram_rom_data_reg[0], L1_ram_rom_data_reg[1], L1_ram_rom_data_reg[2], L1_ram_rom_data_reg[3], L1_ram_rom_data_reg[15], L1_ram_rom_data_reg[14], L1_ram_rom_data_reg[13], L1_ram_rom_data_reg[4], L1_ram_rom_data_reg[5], L1_ram_rom_data_reg[6], L1_ram_rom_data_reg[7], L1_ram_rom_data_reg[12], L1_ram_rom_data_reg[8], L1_ram_rom_data_reg[11], L1_ram_rom_data_reg[9], L1_ram_rom_data_reg[10]);
K1_q_b[0]_PORT_B_data_in_reg = DFFE(K1_q_b[0]_PORT_B_data_in, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_b[0]_PORT_A_address_reg = DFFE(K1_q_b[0]_PORT_A_address, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_b[0]_PORT_B_address_reg = DFFE(K1_q_b[0]_PORT_B_address, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_write_enable = B1L158;
K1_q_b[0]_PORT_A_write_enable_reg = DFFE(K1_q_b[0]_PORT_A_write_enable, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_write_enable = L1L2;
K1_q_b[0]_PORT_B_write_enable_reg = DFFE(K1_q_b[0]_PORT_B_write_enable, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_clock_0 = GLOBAL(12_288MHz);
K1_q_b[0]_clock_1 = GLOBAL(A1L6);
K1_q_b[0]_PORT_B_data_out = MEMORY(K1_q_b[0]_PORT_A_data_in_reg, K1_q_b[0]_PORT_B_data_in_reg, K1_q_b[0]_PORT_A_address_reg, K1_q_b[0]_PORT_B_address_reg, K1_q_b[0]_PORT_A_write_enable_reg, K1_q_b[0]_PORT_B_write_enable_reg, , , K1_q_b[0]_clock_0, K1_q_b[0]_clock_1, , , , );
K1_q_b[7] = K1_q_b[0]_PORT_B_data_out[10];

--K1_q_b[6] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[6] at M4K_X33_Y19
K1_q_b[0]_PORT_A_data_in = BUS(C1_LEFT_OUT[0], C1_LEFT_OUT[1], C1_LEFT_OUT[2], C1_LEFT_OUT[3], C1_LEFT_OUT[15], C1_LEFT_OUT[14], C1_LEFT_OUT[13], C1_LEFT_OUT[4], C1_LEFT_OUT[5], C1_LEFT_OUT[6], C1_LEFT_OUT[7], C1_LEFT_OUT[12], C1_LEFT_OUT[8], C1_LEFT_OUT[11], C1_LEFT_OUT[9], C1_LEFT_OUT[10]);
K1_q_b[0]_PORT_A_data_in_reg = DFFE(K1_q_b[0]_PORT_A_data_in, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_data_in = BUS(L1_ram_rom_data_reg[0], L1_ram_rom_data_reg[1], L1_ram_rom_data_reg[2], L1_ram_rom_data_reg[3], L1_ram_rom_data_reg[15], L1_ram_rom_data_reg[14], L1_ram_rom_data_reg[13], L1_ram_rom_data_reg[4], L1_ram_rom_data_reg[5], L1_ram_rom_data_reg[6], L1_ram_rom_data_reg[7], L1_ram_rom_data_reg[12], L1_ram_rom_data_reg[8], L1_ram_rom_data_reg[11], L1_ram_rom_data_reg[9], L1_ram_rom_data_reg[10]);
K1_q_b[0]_PORT_B_data_in_reg = DFFE(K1_q_b[0]_PORT_B_data_in, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_b[0]_PORT_A_address_reg = DFFE(K1_q_b[0]_PORT_A_address, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_b[0]_PORT_B_address_reg = DFFE(K1_q_b[0]_PORT_B_address, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_write_enable = B1L158;
K1_q_b[0]_PORT_A_write_enable_reg = DFFE(K1_q_b[0]_PORT_A_write_enable, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_write_enable = L1L2;
K1_q_b[0]_PORT_B_write_enable_reg = DFFE(K1_q_b[0]_PORT_B_write_enable, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_clock_0 = GLOBAL(12_288MHz);
K1_q_b[0]_clock_1 = GLOBAL(A1L6);
K1_q_b[0]_PORT_B_data_out = MEMORY(K1_q_b[0]_PORT_A_data_in_reg, K1_q_b[0]_PORT_B_data_in_reg, K1_q_b[0]_PORT_A_address_reg, K1_q_b[0]_PORT_B_address_reg, K1_q_b[0]_PORT_A_write_enable_reg, K1_q_b[0]_PORT_B_write_enable_reg, , , K1_q_b[0]_clock_0, K1_q_b[0]_clock_1, , , , );
K1_q_b[6] = K1_q_b[0]_PORT_B_data_out[9];

--K1_q_b[5] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[5] at M4K_X33_Y19
K1_q_b[0]_PORT_A_data_in = BUS(C1_LEFT_OUT[0], C1_LEFT_OUT[1], C1_LEFT_OUT[2], C1_LEFT_OUT[3], C1_LEFT_OUT[15], C1_LEFT_OUT[14], C1_LEFT_OUT[13], C1_LEFT_OUT[4], C1_LEFT_OUT[5], C1_LEFT_OUT[6], C1_LEFT_OUT[7], C1_LEFT_OUT[12], C1_LEFT_OUT[8], C1_LEFT_OUT[11], C1_LEFT_OUT[9], C1_LEFT_OUT[10]);
K1_q_b[0]_PORT_A_data_in_reg = DFFE(K1_q_b[0]_PORT_A_data_in, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_data_in = BUS(L1_ram_rom_data_reg[0], L1_ram_rom_data_reg[1], L1_ram_rom_data_reg[2], L1_ram_rom_data_reg[3], L1_ram_rom_data_reg[15], L1_ram_rom_data_reg[14], L1_ram_rom_data_reg[13], L1_ram_rom_data_reg[4], L1_ram_rom_data_reg[5], L1_ram_rom_data_reg[6], L1_ram_rom_data_reg[7], L1_ram_rom_data_reg[12], L1_ram_rom_data_reg[8], L1_ram_rom_data_reg[11], L1_ram_rom_data_reg[9], L1_ram_rom_data_reg[10]);
K1_q_b[0]_PORT_B_data_in_reg = DFFE(K1_q_b[0]_PORT_B_data_in, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_b[0]_PORT_A_address_reg = DFFE(K1_q_b[0]_PORT_A_address, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_b[0]_PORT_B_address_reg = DFFE(K1_q_b[0]_PORT_B_address, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_write_enable = B1L158;
K1_q_b[0]_PORT_A_write_enable_reg = DFFE(K1_q_b[0]_PORT_A_write_enable, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_write_enable = L1L2;
K1_q_b[0]_PORT_B_write_enable_reg = DFFE(K1_q_b[0]_PORT_B_write_enable, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_clock_0 = GLOBAL(12_288MHz);
K1_q_b[0]_clock_1 = GLOBAL(A1L6);
K1_q_b[0]_PORT_B_data_out = MEMORY(K1_q_b[0]_PORT_A_data_in_reg, K1_q_b[0]_PORT_B_data_in_reg, K1_q_b[0]_PORT_A_address_reg, K1_q_b[0]_PORT_B_address_reg, K1_q_b[0]_PORT_A_write_enable_reg, K1_q_b[0]_PORT_B_write_enable_reg, , , K1_q_b[0]_clock_0, K1_q_b[0]_clock_1, , , , );
K1_q_b[5] = K1_q_b[0]_PORT_B_data_out[8];

--K1_q_b[4] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[4] at M4K_X33_Y19
K1_q_b[0]_PORT_A_data_in = BUS(C1_LEFT_OUT[0], C1_LEFT_OUT[1], C1_LEFT_OUT[2], C1_LEFT_OUT[3], C1_LEFT_OUT[15], C1_LEFT_OUT[14], C1_LEFT_OUT[13], C1_LEFT_OUT[4], C1_LEFT_OUT[5], C1_LEFT_OUT[6], C1_LEFT_OUT[7], C1_LEFT_OUT[12], C1_LEFT_OUT[8], C1_LEFT_OUT[11], C1_LEFT_OUT[9], C1_LEFT_OUT[10]);
K1_q_b[0]_PORT_A_data_in_reg = DFFE(K1_q_b[0]_PORT_A_data_in, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_data_in = BUS(L1_ram_rom_data_reg[0], L1_ram_rom_data_reg[1], L1_ram_rom_data_reg[2], L1_ram_rom_data_reg[3], L1_ram_rom_data_reg[15], L1_ram_rom_data_reg[14], L1_ram_rom_data_reg[13], L1_ram_rom_data_reg[4], L1_ram_rom_data_reg[5], L1_ram_rom_data_reg[6], L1_ram_rom_data_reg[7], L1_ram_rom_data_reg[12], L1_ram_rom_data_reg[8], L1_ram_rom_data_reg[11], L1_ram_rom_data_reg[9], L1_ram_rom_data_reg[10]);
K1_q_b[0]_PORT_B_data_in_reg = DFFE(K1_q_b[0]_PORT_B_data_in, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_b[0]_PORT_A_address_reg = DFFE(K1_q_b[0]_PORT_A_address, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_b[0]_PORT_B_address_reg = DFFE(K1_q_b[0]_PORT_B_address, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_write_enable = B1L158;
K1_q_b[0]_PORT_A_write_enable_reg = DFFE(K1_q_b[0]_PORT_A_write_enable, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_write_enable = L1L2;
K1_q_b[0]_PORT_B_write_enable_reg = DFFE(K1_q_b[0]_PORT_B_write_enable, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_clock_0 = GLOBAL(12_288MHz);
K1_q_b[0]_clock_1 = GLOBAL(A1L6);
K1_q_b[0]_PORT_B_data_out = MEMORY(K1_q_b[0]_PORT_A_data_in_reg, K1_q_b[0]_PORT_B_data_in_reg, K1_q_b[0]_PORT_A_address_reg, K1_q_b[0]_PORT_B_address_reg, K1_q_b[0]_PORT_A_write_enable_reg, K1_q_b[0]_PORT_B_write_enable_reg, , , K1_q_b[0]_clock_0, K1_q_b[0]_clock_1, , , , );
K1_q_b[4] = K1_q_b[0]_PORT_B_data_out[7];

--K1_q_b[13] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[13] at M4K_X33_Y19
K1_q_b[0]_PORT_A_data_in = BUS(C1_LEFT_OUT[0], C1_LEFT_OUT[1], C1_LEFT_OUT[2], C1_LEFT_OUT[3], C1_LEFT_OUT[15], C1_LEFT_OUT[14], C1_LEFT_OUT[13], C1_LEFT_OUT[4], C1_LEFT_OUT[5], C1_LEFT_OUT[6], C1_LEFT_OUT[7], C1_LEFT_OUT[12], C1_LEFT_OUT[8], C1_LEFT_OUT[11], C1_LEFT_OUT[9], C1_LEFT_OUT[10]);
K1_q_b[0]_PORT_A_data_in_reg = DFFE(K1_q_b[0]_PORT_A_data_in, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_data_in = BUS(L1_ram_rom_data_reg[0], L1_ram_rom_data_reg[1], L1_ram_rom_data_reg[2], L1_ram_rom_data_reg[3], L1_ram_rom_data_reg[15], L1_ram_rom_data_reg[14], L1_ram_rom_data_reg[13], L1_ram_rom_data_reg[4], L1_ram_rom_data_reg[5], L1_ram_rom_data_reg[6], L1_ram_rom_data_reg[7], L1_ram_rom_data_reg[12], L1_ram_rom_data_reg[8], L1_ram_rom_data_reg[11], L1_ram_rom_data_reg[9], L1_ram_rom_data_reg[10]);
K1_q_b[0]_PORT_B_data_in_reg = DFFE(K1_q_b[0]_PORT_B_data_in, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_b[0]_PORT_A_address_reg = DFFE(K1_q_b[0]_PORT_A_address, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_b[0]_PORT_B_address_reg = DFFE(K1_q_b[0]_PORT_B_address, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_write_enable = B1L158;
K1_q_b[0]_PORT_A_write_enable_reg = DFFE(K1_q_b[0]_PORT_A_write_enable, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_write_enable = L1L2;
K1_q_b[0]_PORT_B_write_enable_reg = DFFE(K1_q_b[0]_PORT_B_write_enable, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_clock_0 = GLOBAL(12_288MHz);
K1_q_b[0]_clock_1 = GLOBAL(A1L6);
K1_q_b[0]_PORT_B_data_out = MEMORY(K1_q_b[0]_PORT_A_data_in_reg, K1_q_b[0]_PORT_B_data_in_reg, K1_q_b[0]_PORT_A_address_reg, K1_q_b[0]_PORT_B_address_reg, K1_q_b[0]_PORT_A_write_enable_reg, K1_q_b[0]_PORT_B_write_enable_reg, , , K1_q_b[0]_clock_0, K1_q_b[0]_clock_1, , , , );
K1_q_b[13] = K1_q_b[0]_PORT_B_data_out[6];

--K1_q_b[14] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[14] at M4K_X33_Y19
K1_q_b[0]_PORT_A_data_in = BUS(C1_LEFT_OUT[0], C1_LEFT_OUT[1], C1_LEFT_OUT[2], C1_LEFT_OUT[3], C1_LEFT_OUT[15], C1_LEFT_OUT[14], C1_LEFT_OUT[13], C1_LEFT_OUT[4], C1_LEFT_OUT[5], C1_LEFT_OUT[6], C1_LEFT_OUT[7], C1_LEFT_OUT[12], C1_LEFT_OUT[8], C1_LEFT_OUT[11], C1_LEFT_OUT[9], C1_LEFT_OUT[10]);
K1_q_b[0]_PORT_A_data_in_reg = DFFE(K1_q_b[0]_PORT_A_data_in, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_data_in = BUS(L1_ram_rom_data_reg[0], L1_ram_rom_data_reg[1], L1_ram_rom_data_reg[2], L1_ram_rom_data_reg[3], L1_ram_rom_data_reg[15], L1_ram_rom_data_reg[14], L1_ram_rom_data_reg[13], L1_ram_rom_data_reg[4], L1_ram_rom_data_reg[5], L1_ram_rom_data_reg[6], L1_ram_rom_data_reg[7], L1_ram_rom_data_reg[12], L1_ram_rom_data_reg[8], L1_ram_rom_data_reg[11], L1_ram_rom_data_reg[9], L1_ram_rom_data_reg[10]);
K1_q_b[0]_PORT_B_data_in_reg = DFFE(K1_q_b[0]_PORT_B_data_in, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_b[0]_PORT_A_address_reg = DFFE(K1_q_b[0]_PORT_A_address, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_b[0]_PORT_B_address_reg = DFFE(K1_q_b[0]_PORT_B_address, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_write_enable = B1L158;
K1_q_b[0]_PORT_A_write_enable_reg = DFFE(K1_q_b[0]_PORT_A_write_enable, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_write_enable = L1L2;
K1_q_b[0]_PORT_B_write_enable_reg = DFFE(K1_q_b[0]_PORT_B_write_enable, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_clock_0 = GLOBAL(12_288MHz);
K1_q_b[0]_clock_1 = GLOBAL(A1L6);
K1_q_b[0]_PORT_B_data_out = MEMORY(K1_q_b[0]_PORT_A_data_in_reg, K1_q_b[0]_PORT_B_data_in_reg, K1_q_b[0]_PORT_A_address_reg, K1_q_b[0]_PORT_B_address_reg, K1_q_b[0]_PORT_A_write_enable_reg, K1_q_b[0]_PORT_B_write_enable_reg, , , K1_q_b[0]_clock_0, K1_q_b[0]_clock_1, , , , );
K1_q_b[14] = K1_q_b[0]_PORT_B_data_out[5];

--K1_q_b[15] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[15] at M4K_X33_Y19
K1_q_b[0]_PORT_A_data_in = BUS(C1_LEFT_OUT[0], C1_LEFT_OUT[1], C1_LEFT_OUT[2], C1_LEFT_OUT[3], C1_LEFT_OUT[15], C1_LEFT_OUT[14], C1_LEFT_OUT[13], C1_LEFT_OUT[4], C1_LEFT_OUT[5], C1_LEFT_OUT[6], C1_LEFT_OUT[7], C1_LEFT_OUT[12], C1_LEFT_OUT[8], C1_LEFT_OUT[11], C1_LEFT_OUT[9], C1_LEFT_OUT[10]);
K1_q_b[0]_PORT_A_data_in_reg = DFFE(K1_q_b[0]_PORT_A_data_in, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_data_in = BUS(L1_ram_rom_data_reg[0], L1_ram_rom_data_reg[1], L1_ram_rom_data_reg[2], L1_ram_rom_data_reg[3], L1_ram_rom_data_reg[15], L1_ram_rom_data_reg[14], L1_ram_rom_data_reg[13], L1_ram_rom_data_reg[4], L1_ram_rom_data_reg[5], L1_ram_rom_data_reg[6], L1_ram_rom_data_reg[7], L1_ram_rom_data_reg[12], L1_ram_rom_data_reg[8], L1_ram_rom_data_reg[11], L1_ram_rom_data_reg[9], L1_ram_rom_data_reg[10]);
K1_q_b[0]_PORT_B_data_in_reg = DFFE(K1_q_b[0]_PORT_B_data_in, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_b[0]_PORT_A_address_reg = DFFE(K1_q_b[0]_PORT_A_address, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_b[0]_PORT_B_address_reg = DFFE(K1_q_b[0]_PORT_B_address, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_write_enable = B1L158;
K1_q_b[0]_PORT_A_write_enable_reg = DFFE(K1_q_b[0]_PORT_A_write_enable, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_write_enable = L1L2;
K1_q_b[0]_PORT_B_write_enable_reg = DFFE(K1_q_b[0]_PORT_B_write_enable, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_clock_0 = GLOBAL(12_288MHz);
K1_q_b[0]_clock_1 = GLOBAL(A1L6);
K1_q_b[0]_PORT_B_data_out = MEMORY(K1_q_b[0]_PORT_A_data_in_reg, K1_q_b[0]_PORT_B_data_in_reg, K1_q_b[0]_PORT_A_address_reg, K1_q_b[0]_PORT_B_address_reg, K1_q_b[0]_PORT_A_write_enable_reg, K1_q_b[0]_PORT_B_write_enable_reg, , , K1_q_b[0]_clock_0, K1_q_b[0]_clock_1, , , , );
K1_q_b[15] = K1_q_b[0]_PORT_B_data_out[4];

--K1_q_b[3] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[3] at M4K_X33_Y19
K1_q_b[0]_PORT_A_data_in = BUS(C1_LEFT_OUT[0], C1_LEFT_OUT[1], C1_LEFT_OUT[2], C1_LEFT_OUT[3], C1_LEFT_OUT[15], C1_LEFT_OUT[14], C1_LEFT_OUT[13], C1_LEFT_OUT[4], C1_LEFT_OUT[5], C1_LEFT_OUT[6], C1_LEFT_OUT[7], C1_LEFT_OUT[12], C1_LEFT_OUT[8], C1_LEFT_OUT[11], C1_LEFT_OUT[9], C1_LEFT_OUT[10]);
K1_q_b[0]_PORT_A_data_in_reg = DFFE(K1_q_b[0]_PORT_A_data_in, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_data_in = BUS(L1_ram_rom_data_reg[0], L1_ram_rom_data_reg[1], L1_ram_rom_data_reg[2], L1_ram_rom_data_reg[3], L1_ram_rom_data_reg[15], L1_ram_rom_data_reg[14], L1_ram_rom_data_reg[13], L1_ram_rom_data_reg[4], L1_ram_rom_data_reg[5], L1_ram_rom_data_reg[6], L1_ram_rom_data_reg[7], L1_ram_rom_data_reg[12], L1_ram_rom_data_reg[8], L1_ram_rom_data_reg[11], L1_ram_rom_data_reg[9], L1_ram_rom_data_reg[10]);
K1_q_b[0]_PORT_B_data_in_reg = DFFE(K1_q_b[0]_PORT_B_data_in, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_b[0]_PORT_A_address_reg = DFFE(K1_q_b[0]_PORT_A_address, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_b[0]_PORT_B_address_reg = DFFE(K1_q_b[0]_PORT_B_address, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_write_enable = B1L158;
K1_q_b[0]_PORT_A_write_enable_reg = DFFE(K1_q_b[0]_PORT_A_write_enable, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_write_enable = L1L2;
K1_q_b[0]_PORT_B_write_enable_reg = DFFE(K1_q_b[0]_PORT_B_write_enable, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_clock_0 = GLOBAL(12_288MHz);
K1_q_b[0]_clock_1 = GLOBAL(A1L6);
K1_q_b[0]_PORT_B_data_out = MEMORY(K1_q_b[0]_PORT_A_data_in_reg, K1_q_b[0]_PORT_B_data_in_reg, K1_q_b[0]_PORT_A_address_reg, K1_q_b[0]_PORT_B_address_reg, K1_q_b[0]_PORT_A_write_enable_reg, K1_q_b[0]_PORT_B_write_enable_reg, , , K1_q_b[0]_clock_0, K1_q_b[0]_clock_1, , , , );
K1_q_b[3] = K1_q_b[0]_PORT_B_data_out[3];

--K1_q_b[2] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[2] at M4K_X33_Y19
K1_q_b[0]_PORT_A_data_in = BUS(C1_LEFT_OUT[0], C1_LEFT_OUT[1], C1_LEFT_OUT[2], C1_LEFT_OUT[3], C1_LEFT_OUT[15], C1_LEFT_OUT[14], C1_LEFT_OUT[13], C1_LEFT_OUT[4], C1_LEFT_OUT[5], C1_LEFT_OUT[6], C1_LEFT_OUT[7], C1_LEFT_OUT[12], C1_LEFT_OUT[8], C1_LEFT_OUT[11], C1_LEFT_OUT[9], C1_LEFT_OUT[10]);
K1_q_b[0]_PORT_A_data_in_reg = DFFE(K1_q_b[0]_PORT_A_data_in, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_data_in = BUS(L1_ram_rom_data_reg[0], L1_ram_rom_data_reg[1], L1_ram_rom_data_reg[2], L1_ram_rom_data_reg[3], L1_ram_rom_data_reg[15], L1_ram_rom_data_reg[14], L1_ram_rom_data_reg[13], L1_ram_rom_data_reg[4], L1_ram_rom_data_reg[5], L1_ram_rom_data_reg[6], L1_ram_rom_data_reg[7], L1_ram_rom_data_reg[12], L1_ram_rom_data_reg[8], L1_ram_rom_data_reg[11], L1_ram_rom_data_reg[9], L1_ram_rom_data_reg[10]);
K1_q_b[0]_PORT_B_data_in_reg = DFFE(K1_q_b[0]_PORT_B_data_in, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_b[0]_PORT_A_address_reg = DFFE(K1_q_b[0]_PORT_A_address, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_b[0]_PORT_B_address_reg = DFFE(K1_q_b[0]_PORT_B_address, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_write_enable = B1L158;
K1_q_b[0]_PORT_A_write_enable_reg = DFFE(K1_q_b[0]_PORT_A_write_enable, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_write_enable = L1L2;
K1_q_b[0]_PORT_B_write_enable_reg = DFFE(K1_q_b[0]_PORT_B_write_enable, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_clock_0 = GLOBAL(12_288MHz);
K1_q_b[0]_clock_1 = GLOBAL(A1L6);
K1_q_b[0]_PORT_B_data_out = MEMORY(K1_q_b[0]_PORT_A_data_in_reg, K1_q_b[0]_PORT_B_data_in_reg, K1_q_b[0]_PORT_A_address_reg, K1_q_b[0]_PORT_B_address_reg, K1_q_b[0]_PORT_A_write_enable_reg, K1_q_b[0]_PORT_B_write_enable_reg, , , K1_q_b[0]_clock_0, K1_q_b[0]_clock_1, , , , );
K1_q_b[2] = K1_q_b[0]_PORT_B_data_out[2];

--K1_q_b[1] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[1] at M4K_X33_Y19
K1_q_b[0]_PORT_A_data_in = BUS(C1_LEFT_OUT[0], C1_LEFT_OUT[1], C1_LEFT_OUT[2], C1_LEFT_OUT[3], C1_LEFT_OUT[15], C1_LEFT_OUT[14], C1_LEFT_OUT[13], C1_LEFT_OUT[4], C1_LEFT_OUT[5], C1_LEFT_OUT[6], C1_LEFT_OUT[7], C1_LEFT_OUT[12], C1_LEFT_OUT[8], C1_LEFT_OUT[11], C1_LEFT_OUT[9], C1_LEFT_OUT[10]);
K1_q_b[0]_PORT_A_data_in_reg = DFFE(K1_q_b[0]_PORT_A_data_in, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_data_in = BUS(L1_ram_rom_data_reg[0], L1_ram_rom_data_reg[1], L1_ram_rom_data_reg[2], L1_ram_rom_data_reg[3], L1_ram_rom_data_reg[15], L1_ram_rom_data_reg[14], L1_ram_rom_data_reg[13], L1_ram_rom_data_reg[4], L1_ram_rom_data_reg[5], L1_ram_rom_data_reg[6], L1_ram_rom_data_reg[7], L1_ram_rom_data_reg[12], L1_ram_rom_data_reg[8], L1_ram_rom_data_reg[11], L1_ram_rom_data_reg[9], L1_ram_rom_data_reg[10]);
K1_q_b[0]_PORT_B_data_in_reg = DFFE(K1_q_b[0]_PORT_B_data_in, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_b[0]_PORT_A_address_reg = DFFE(K1_q_b[0]_PORT_A_address, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_b[0]_PORT_B_address_reg = DFFE(K1_q_b[0]_PORT_B_address, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_write_enable = B1L158;
K1_q_b[0]_PORT_A_write_enable_reg = DFFE(K1_q_b[0]_PORT_A_write_enable, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_write_enable = L1L2;
K1_q_b[0]_PORT_B_write_enable_reg = DFFE(K1_q_b[0]_PORT_B_write_enable, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_clock_0 = GLOBAL(12_288MHz);
K1_q_b[0]_clock_1 = GLOBAL(A1L6);
K1_q_b[0]_PORT_B_data_out = MEMORY(K1_q_b[0]_PORT_A_data_in_reg, K1_q_b[0]_PORT_B_data_in_reg, K1_q_b[0]_PORT_A_address_reg, K1_q_b[0]_PORT_B_address_reg, K1_q_b[0]_PORT_A_write_enable_reg, K1_q_b[0]_PORT_B_write_enable_reg, , , K1_q_b[0]_clock_0, K1_q_b[0]_clock_1, , , , );
K1_q_b[1] = K1_q_b[0]_PORT_B_data_out[1];


--L1_ram_rom_data_reg[1] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1] at LC_X32_Y19_N2
--operation mode is normal

L1_ram_rom_data_reg[1] = AMPP_FUNCTION(A1L6, L1L11, K1_q_b[1], L1_ram_rom_data_reg[2], VCC, L1L53);


--X5_Q[3] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3] at LC_X30_Y17_N4
--operation mode is normal

X5_Q[3] = AMPP_FUNCTION(A1L6, X7_Q[3], X2_Q[0], X3_Q[3], D1_CLRN_SIGNAL, D1L21);


--L1_ram_rom_data_shift_cntr_reg[1] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] at LC_X31_Y18_N6
--operation mode is arithmetic

L1_ram_rom_data_shift_cntr_reg[1] = AMPP_FUNCTION(A1L6, L1_ram_rom_data_shift_cntr_reg[1], !X5_Q[3], L1L70, L1L56, L1L57);

--L1L59 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~63 at LC_X31_Y18_N6
--operation mode is arithmetic

L1L59 = AMPP_FUNCTION(L1_ram_rom_data_shift_cntr_reg[1], L1L56);

--L1L60 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~63COUT1 at LC_X31_Y18_N6
--operation mode is arithmetic

L1L60 = AMPP_FUNCTION(L1_ram_rom_data_shift_cntr_reg[1], L1L57);


--L1_ram_rom_data_shift_cntr_reg[0] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] at LC_X31_Y18_N5
--operation mode is arithmetic

L1_ram_rom_data_shift_cntr_reg[0] = AMPP_FUNCTION(A1L6, L1L12, L1_ram_rom_data_shift_cntr_reg[0], !X5_Q[3], L1L70);

--L1L56 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~67 at LC_X31_Y18_N5
--operation mode is arithmetic

L1L56 = AMPP_FUNCTION(L1L12, L1_ram_rom_data_shift_cntr_reg[0]);

--L1L57 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~67COUT1_83 at LC_X31_Y18_N5
--operation mode is arithmetic

L1L57 = AMPP_FUNCTION(L1L12, L1_ram_rom_data_shift_cntr_reg[0]);


--L1_ram_rom_data_shift_cntr_reg[2] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] at LC_X31_Y18_N7
--operation mode is arithmetic

L1_ram_rom_data_shift_cntr_reg[2] = AMPP_FUNCTION(A1L6, L1_ram_rom_data_shift_cntr_reg[2], !X5_Q[3], L1L70, L1L59, L1L60);

--L1L62 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~71 at LC_X31_Y18_N7
--operation mode is arithmetic

L1L62 = AMPP_FUNCTION(L1_ram_rom_data_shift_cntr_reg[2], L1L59);

--L1L63 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~71COUT1_84 at LC_X31_Y18_N7
--operation mode is arithmetic

L1L63 = AMPP_FUNCTION(L1_ram_rom_data_shift_cntr_reg[2], L1L60);


--L1_ram_rom_data_shift_cntr_reg[3] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] at LC_X31_Y18_N8
--operation mode is arithmetic

L1_ram_rom_data_shift_cntr_reg[3] = AMPP_FUNCTION(A1L6, L1_ram_rom_data_shift_cntr_reg[3], !X5_Q[3], L1L70, L1L62, L1L63);

--L1L65 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~75 at LC_X31_Y18_N8
--operation mode is arithmetic

L1L65 = AMPP_FUNCTION(L1_ram_rom_data_shift_cntr_reg[3], L1L62);

--L1L66 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~75COUT1_85 at LC_X31_Y18_N8
--operation mode is arithmetic

L1L66 = AMPP_FUNCTION(L1_ram_rom_data_shift_cntr_reg[3], L1L63);


--L1_ram_rom_data_shift_cntr_reg[4] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] at LC_X31_Y18_N9
--operation mode is normal

L1_ram_rom_data_shift_cntr_reg[4] = AMPP_FUNCTION(A1L6, L1_ram_rom_data_shift_cntr_reg[4], !X5_Q[3], L1L70, L1L65, L1L66);


--L1L71 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|rtl~30 at LC_X31_Y18_N0
--operation mode is normal

L1L71 = AMPP_FUNCTION(L1_ram_rom_data_shift_cntr_reg[2], L1_ram_rom_data_shift_cntr_reg[3], L1_ram_rom_data_shift_cntr_reg[4], L1_ram_rom_data_shift_cntr_reg[0]);


--L1L11 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~1 at LC_X31_Y18_N3
--operation mode is normal

L1L11 = AMPP_FUNCTION(X5_Q[1], L1L71, X5_Q[3], L1_ram_rom_data_shift_cntr_reg[1]);


--L1L12 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~3 at LC_X31_Y18_N1
--operation mode is normal

L1L12 = AMPP_FUNCTION(X5L5, AB1_state[4], D1L29, D1_jtag_debug_mode_usr1);


--L1L53 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]~1357 at LC_X31_Y18_N4
--operation mode is normal

L1L53 = AMPP_FUNCTION(L1L11, L1L12);


--M2_word_counter[1] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] at LC_X28_Y18_N1
--operation mode is arithmetic

M2_word_counter[1] = AMPP_FUNCTION(A1L6, M2_word_counter[1], VCC, M2L8, M2L9, M2L3, M2L4);

--M2L6 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~225 at LC_X28_Y18_N1
--operation mode is arithmetic

M2L6 = AMPP_FUNCTION(M2_word_counter[1], M2L3);

--M2L7 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~225COUT1 at LC_X28_Y18_N1
--operation mode is arithmetic

M2L7 = AMPP_FUNCTION(M2_word_counter[1], M2L4);


--M2_word_counter[4] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] at LC_X28_Y18_N4
--operation mode is normal

M2_word_counter[4] = AMPP_FUNCTION(A1L6, M2_word_counter[4], VCC, M2L8, M2L9, M2L14, M2L15);


--M2_word_counter[3] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] at LC_X28_Y18_N3
--operation mode is arithmetic

M2_word_counter[3] = AMPP_FUNCTION(A1L6, M2_word_counter[3], VCC, M2L8, M2L9, M2L11, M2L12);

--M2L14 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~233 at LC_X28_Y18_N3
--operation mode is arithmetic

M2L14 = AMPP_FUNCTION(M2_word_counter[3], M2L11);

--M2L15 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~233COUT1_249 at LC_X28_Y18_N3
--operation mode is arithmetic

M2L15 = AMPP_FUNCTION(M2_word_counter[3], M2L12);


--M2_word_counter[2] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] at LC_X28_Y18_N2
--operation mode is arithmetic

M2_word_counter[2] = AMPP_FUNCTION(A1L6, M2_word_counter[2], VCC, M2L8, M2L9, M2L6, M2L7);

--M2L11 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~237 at LC_X28_Y18_N2
--operation mode is arithmetic

M2L11 = AMPP_FUNCTION(M2_word_counter[2], M2L6);

--M2L12 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~237COUT1_248 at LC_X28_Y18_N2
--operation mode is arithmetic

M2L12 = AMPP_FUNCTION(M2_word_counter[2], M2L7);


--M2L23 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1429 at LC_X28_Y19_N0
--operation mode is normal

M2L23 = AMPP_FUNCTION(M2_word_counter[1], M2_word_counter[4], M2_word_counter[3], M2_word_counter[2]);


--M2_word_counter[0] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] at LC_X28_Y18_N0
--operation mode is arithmetic

M2_word_counter[0] = AMPP_FUNCTION(A1L6, M2_word_counter[0], VCC, M2L8, M2L9);

--M2L3 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~241 at LC_X28_Y18_N0
--operation mode is arithmetic

M2L3 = AMPP_FUNCTION(M2_word_counter[0]);

--M2L4 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~241COUT1_247 at LC_X28_Y18_N0
--operation mode is arithmetic

M2L4 = AMPP_FUNCTION(M2_word_counter[0]);


--M2L24 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1430 at LC_X28_Y17_N4
--operation mode is normal

M2L24 = AMPP_FUNCTION(AB1_state[4], D1_jtag_debug_mode_usr1, AB1_state[8], M2_word_counter[0]);


--M2_WORD_SR[1] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] at LC_X28_Y19_N7
--operation mode is normal

M2_WORD_SR[1] = AMPP_FUNCTION(A1L6, M2_WORD_SR[2], M2L26, M3L22, M2L24, VCC, M2L21);


--D1L30 is sld_hub:sld_hub_inst|node_ena~43 at LC_X27_Y15_N1
--operation mode is normal

D1L30 = AMPP_FUNCTION(D1_jtag_debug_mode, X8_Q[1], X2_Q[0]);


--X6_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|Q[1] at LC_X30_Y15_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X6_Q[1] = AMPP_FUNCTION(A1L6, X3_Q[1], D1_CLRN_SIGNAL, GND, D1L4);


--D1L22 is sld_hub:sld_hub_inst|IRF_ENABLE[2]~113 at LC_X28_Y15_N9
--operation mode is normal

D1L22 = AMPP_FUNCTION(X8_Q[1], D1L6, X2_Q[0], D1L20);


--X6_Q[2] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|Q[2] at LC_X30_Y15_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X6_Q[2] = AMPP_FUNCTION(A1L6, X3_Q[2], D1_CLRN_SIGNAL, GND, D1L4);


--X6_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|Q[0] at LC_X30_Y15_N5
--operation mode is normal

X6_Q[0] = AMPP_FUNCTION(A1L6, X3_Q[0], D1_CLRN_SIGNAL, D1L4);


--P1_q_a[0] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[0] at M4K_X19_Y15
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 128, Port A Width: 16, Port B Depth: 128, Port B Width: 16
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
P1_q_a[0]_PORT_A_data_in_reg = DFFE(P1_q_a[0]_PORT_A_data_in, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_data_in = BUS(L2_ram_rom_data_reg[0], L2_ram_rom_data_reg[1], L2_ram_rom_data_reg[2], L2_ram_rom_data_reg[3], L2_ram_rom_data_reg[15], L2_ram_rom_data_reg[13], L2_ram_rom_data_reg[14], L2_ram_rom_data_reg[4], L2_ram_rom_data_reg[5], L2_ram_rom_data_reg[6], L2_ram_rom_data_reg[7], L2_ram_rom_data_reg[8], L2_ram_rom_data_reg[9], L2_ram_rom_data_reg[10], L2_ram_rom_data_reg[11], L2_ram_rom_data_reg[12]);
P1_q_a[0]_PORT_B_data_in_reg = DFFE(P1_q_a[0]_PORT_B_data_in, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_a[0]_PORT_A_address_reg = DFFE(P1_q_a[0]_PORT_A_address, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_a[0]_PORT_B_address_reg = DFFE(P1_q_a[0]_PORT_B_address, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_PORT_A_write_enable = GND;
P1_q_a[0]_PORT_A_write_enable_reg = DFFE(P1_q_a[0]_PORT_A_write_enable, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_write_enable = L2L2;
P1_q_a[0]_PORT_B_write_enable_reg = DFFE(P1_q_a[0]_PORT_B_write_enable, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_clock_0 = GLOBAL(12_288MHz);
P1_q_a[0]_clock_1 = GLOBAL(A1L6);
P1_q_a[0]_PORT_A_data_out = MEMORY(P1_q_a[0]_PORT_A_data_in_reg, P1_q_a[0]_PORT_B_data_in_reg, P1_q_a[0]_PORT_A_address_reg, P1_q_a[0]_PORT_B_address_reg, P1_q_a[0]_PORT_A_write_enable_reg, P1_q_a[0]_PORT_B_write_enable_reg, , , P1_q_a[0]_clock_0, P1_q_a[0]_clock_1, , , , );
P1_q_a[0] = P1_q_a[0]_PORT_A_data_out[0];

--P1_q_b[0] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[0] at M4K_X19_Y15
P1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
P1_q_b[0]_PORT_A_data_in_reg = DFFE(P1_q_b[0]_PORT_A_data_in, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_data_in = BUS(L2_ram_rom_data_reg[0], L2_ram_rom_data_reg[1], L2_ram_rom_data_reg[2], L2_ram_rom_data_reg[3], L2_ram_rom_data_reg[15], L2_ram_rom_data_reg[13], L2_ram_rom_data_reg[14], L2_ram_rom_data_reg[4], L2_ram_rom_data_reg[5], L2_ram_rom_data_reg[6], L2_ram_rom_data_reg[7], L2_ram_rom_data_reg[8], L2_ram_rom_data_reg[9], L2_ram_rom_data_reg[10], L2_ram_rom_data_reg[11], L2_ram_rom_data_reg[12]);
P1_q_b[0]_PORT_B_data_in_reg = DFFE(P1_q_b[0]_PORT_B_data_in, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_b[0]_PORT_A_address_reg = DFFE(P1_q_b[0]_PORT_A_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_b[0]_PORT_B_address_reg = DFFE(P1_q_b[0]_PORT_B_address, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_PORT_A_write_enable = GND;
P1_q_b[0]_PORT_A_write_enable_reg = DFFE(P1_q_b[0]_PORT_A_write_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_write_enable = L2L2;
P1_q_b[0]_PORT_B_write_enable_reg = DFFE(P1_q_b[0]_PORT_B_write_enable, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_clock_0 = GLOBAL(12_288MHz);
P1_q_b[0]_clock_1 = GLOBAL(A1L6);
P1_q_b[0]_PORT_B_data_out = MEMORY(P1_q_b[0]_PORT_A_data_in_reg, P1_q_b[0]_PORT_B_data_in_reg, P1_q_b[0]_PORT_A_address_reg, P1_q_b[0]_PORT_B_address_reg, P1_q_b[0]_PORT_A_write_enable_reg, P1_q_b[0]_PORT_B_write_enable_reg, , , P1_q_b[0]_clock_0, P1_q_b[0]_clock_1, , , , );
P1_q_b[0] = P1_q_b[0]_PORT_B_data_out[0];

--P1_q_a[12] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[12] at M4K_X19_Y15
P1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
P1_q_a[0]_PORT_A_data_in_reg = DFFE(P1_q_a[0]_PORT_A_data_in, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_data_in = BUS(L2_ram_rom_data_reg[0], L2_ram_rom_data_reg[1], L2_ram_rom_data_reg[2], L2_ram_rom_data_reg[3], L2_ram_rom_data_reg[15], L2_ram_rom_data_reg[13], L2_ram_rom_data_reg[14], L2_ram_rom_data_reg[4], L2_ram_rom_data_reg[5], L2_ram_rom_data_reg[6], L2_ram_rom_data_reg[7], L2_ram_rom_data_reg[8], L2_ram_rom_data_reg[9], L2_ram_rom_data_reg[10], L2_ram_rom_data_reg[11], L2_ram_rom_data_reg[12]);
P1_q_a[0]_PORT_B_data_in_reg = DFFE(P1_q_a[0]_PORT_B_data_in, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_a[0]_PORT_A_address_reg = DFFE(P1_q_a[0]_PORT_A_address, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_a[0]_PORT_B_address_reg = DFFE(P1_q_a[0]_PORT_B_address, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_PORT_A_write_enable = GND;
P1_q_a[0]_PORT_A_write_enable_reg = DFFE(P1_q_a[0]_PORT_A_write_enable, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_write_enable = L2L2;
P1_q_a[0]_PORT_B_write_enable_reg = DFFE(P1_q_a[0]_PORT_B_write_enable, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_clock_0 = GLOBAL(12_288MHz);
P1_q_a[0]_clock_1 = GLOBAL(A1L6);
P1_q_a[0]_PORT_A_data_out = MEMORY(P1_q_a[0]_PORT_A_data_in_reg, P1_q_a[0]_PORT_B_data_in_reg, P1_q_a[0]_PORT_A_address_reg, P1_q_a[0]_PORT_B_address_reg, P1_q_a[0]_PORT_A_write_enable_reg, P1_q_a[0]_PORT_B_write_enable_reg, , , P1_q_a[0]_clock_0, P1_q_a[0]_clock_1, , , , );
P1_q_a[12] = P1_q_a[0]_PORT_A_data_out[15];

--P1_q_a[11] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[11] at M4K_X19_Y15
P1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
P1_q_a[0]_PORT_A_data_in_reg = DFFE(P1_q_a[0]_PORT_A_data_in, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_data_in = BUS(L2_ram_rom_data_reg[0], L2_ram_rom_data_reg[1], L2_ram_rom_data_reg[2], L2_ram_rom_data_reg[3], L2_ram_rom_data_reg[15], L2_ram_rom_data_reg[13], L2_ram_rom_data_reg[14], L2_ram_rom_data_reg[4], L2_ram_rom_data_reg[5], L2_ram_rom_data_reg[6], L2_ram_rom_data_reg[7], L2_ram_rom_data_reg[8], L2_ram_rom_data_reg[9], L2_ram_rom_data_reg[10], L2_ram_rom_data_reg[11], L2_ram_rom_data_reg[12]);
P1_q_a[0]_PORT_B_data_in_reg = DFFE(P1_q_a[0]_PORT_B_data_in, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_a[0]_PORT_A_address_reg = DFFE(P1_q_a[0]_PORT_A_address, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_a[0]_PORT_B_address_reg = DFFE(P1_q_a[0]_PORT_B_address, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_PORT_A_write_enable = GND;
P1_q_a[0]_PORT_A_write_enable_reg = DFFE(P1_q_a[0]_PORT_A_write_enable, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_write_enable = L2L2;
P1_q_a[0]_PORT_B_write_enable_reg = DFFE(P1_q_a[0]_PORT_B_write_enable, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_clock_0 = GLOBAL(12_288MHz);
P1_q_a[0]_clock_1 = GLOBAL(A1L6);
P1_q_a[0]_PORT_A_data_out = MEMORY(P1_q_a[0]_PORT_A_data_in_reg, P1_q_a[0]_PORT_B_data_in_reg, P1_q_a[0]_PORT_A_address_reg, P1_q_a[0]_PORT_B_address_reg, P1_q_a[0]_PORT_A_write_enable_reg, P1_q_a[0]_PORT_B_write_enable_reg, , , P1_q_a[0]_clock_0, P1_q_a[0]_clock_1, , , , );
P1_q_a[11] = P1_q_a[0]_PORT_A_data_out[14];

--P1_q_a[10] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[10] at M4K_X19_Y15
P1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
P1_q_a[0]_PORT_A_data_in_reg = DFFE(P1_q_a[0]_PORT_A_data_in, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_data_in = BUS(L2_ram_rom_data_reg[0], L2_ram_rom_data_reg[1], L2_ram_rom_data_reg[2], L2_ram_rom_data_reg[3], L2_ram_rom_data_reg[15], L2_ram_rom_data_reg[13], L2_ram_rom_data_reg[14], L2_ram_rom_data_reg[4], L2_ram_rom_data_reg[5], L2_ram_rom_data_reg[6], L2_ram_rom_data_reg[7], L2_ram_rom_data_reg[8], L2_ram_rom_data_reg[9], L2_ram_rom_data_reg[10], L2_ram_rom_data_reg[11], L2_ram_rom_data_reg[12]);
P1_q_a[0]_PORT_B_data_in_reg = DFFE(P1_q_a[0]_PORT_B_data_in, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_a[0]_PORT_A_address_reg = DFFE(P1_q_a[0]_PORT_A_address, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_a[0]_PORT_B_address_reg = DFFE(P1_q_a[0]_PORT_B_address, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_PORT_A_write_enable = GND;
P1_q_a[0]_PORT_A_write_enable_reg = DFFE(P1_q_a[0]_PORT_A_write_enable, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_write_enable = L2L2;
P1_q_a[0]_PORT_B_write_enable_reg = DFFE(P1_q_a[0]_PORT_B_write_enable, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_clock_0 = GLOBAL(12_288MHz);
P1_q_a[0]_clock_1 = GLOBAL(A1L6);
P1_q_a[0]_PORT_A_data_out = MEMORY(P1_q_a[0]_PORT_A_data_in_reg, P1_q_a[0]_PORT_B_data_in_reg, P1_q_a[0]_PORT_A_address_reg, P1_q_a[0]_PORT_B_address_reg, P1_q_a[0]_PORT_A_write_enable_reg, P1_q_a[0]_PORT_B_write_enable_reg, , , P1_q_a[0]_clock_0, P1_q_a[0]_clock_1, , , , );
P1_q_a[10] = P1_q_a[0]_PORT_A_data_out[13];

--P1_q_a[9] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[9] at M4K_X19_Y15
P1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
P1_q_a[0]_PORT_A_data_in_reg = DFFE(P1_q_a[0]_PORT_A_data_in, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_data_in = BUS(L2_ram_rom_data_reg[0], L2_ram_rom_data_reg[1], L2_ram_rom_data_reg[2], L2_ram_rom_data_reg[3], L2_ram_rom_data_reg[15], L2_ram_rom_data_reg[13], L2_ram_rom_data_reg[14], L2_ram_rom_data_reg[4], L2_ram_rom_data_reg[5], L2_ram_rom_data_reg[6], L2_ram_rom_data_reg[7], L2_ram_rom_data_reg[8], L2_ram_rom_data_reg[9], L2_ram_rom_data_reg[10], L2_ram_rom_data_reg[11], L2_ram_rom_data_reg[12]);
P1_q_a[0]_PORT_B_data_in_reg = DFFE(P1_q_a[0]_PORT_B_data_in, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_a[0]_PORT_A_address_reg = DFFE(P1_q_a[0]_PORT_A_address, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_a[0]_PORT_B_address_reg = DFFE(P1_q_a[0]_PORT_B_address, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_PORT_A_write_enable = GND;
P1_q_a[0]_PORT_A_write_enable_reg = DFFE(P1_q_a[0]_PORT_A_write_enable, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_write_enable = L2L2;
P1_q_a[0]_PORT_B_write_enable_reg = DFFE(P1_q_a[0]_PORT_B_write_enable, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_clock_0 = GLOBAL(12_288MHz);
P1_q_a[0]_clock_1 = GLOBAL(A1L6);
P1_q_a[0]_PORT_A_data_out = MEMORY(P1_q_a[0]_PORT_A_data_in_reg, P1_q_a[0]_PORT_B_data_in_reg, P1_q_a[0]_PORT_A_address_reg, P1_q_a[0]_PORT_B_address_reg, P1_q_a[0]_PORT_A_write_enable_reg, P1_q_a[0]_PORT_B_write_enable_reg, , , P1_q_a[0]_clock_0, P1_q_a[0]_clock_1, , , , );
P1_q_a[9] = P1_q_a[0]_PORT_A_data_out[12];

--P1_q_a[8] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[8] at M4K_X19_Y15
P1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
P1_q_a[0]_PORT_A_data_in_reg = DFFE(P1_q_a[0]_PORT_A_data_in, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_data_in = BUS(L2_ram_rom_data_reg[0], L2_ram_rom_data_reg[1], L2_ram_rom_data_reg[2], L2_ram_rom_data_reg[3], L2_ram_rom_data_reg[15], L2_ram_rom_data_reg[13], L2_ram_rom_data_reg[14], L2_ram_rom_data_reg[4], L2_ram_rom_data_reg[5], L2_ram_rom_data_reg[6], L2_ram_rom_data_reg[7], L2_ram_rom_data_reg[8], L2_ram_rom_data_reg[9], L2_ram_rom_data_reg[10], L2_ram_rom_data_reg[11], L2_ram_rom_data_reg[12]);
P1_q_a[0]_PORT_B_data_in_reg = DFFE(P1_q_a[0]_PORT_B_data_in, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_a[0]_PORT_A_address_reg = DFFE(P1_q_a[0]_PORT_A_address, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_a[0]_PORT_B_address_reg = DFFE(P1_q_a[0]_PORT_B_address, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_PORT_A_write_enable = GND;
P1_q_a[0]_PORT_A_write_enable_reg = DFFE(P1_q_a[0]_PORT_A_write_enable, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_write_enable = L2L2;
P1_q_a[0]_PORT_B_write_enable_reg = DFFE(P1_q_a[0]_PORT_B_write_enable, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_clock_0 = GLOBAL(12_288MHz);
P1_q_a[0]_clock_1 = GLOBAL(A1L6);
P1_q_a[0]_PORT_A_data_out = MEMORY(P1_q_a[0]_PORT_A_data_in_reg, P1_q_a[0]_PORT_B_data_in_reg, P1_q_a[0]_PORT_A_address_reg, P1_q_a[0]_PORT_B_address_reg, P1_q_a[0]_PORT_A_write_enable_reg, P1_q_a[0]_PORT_B_write_enable_reg, , , P1_q_a[0]_clock_0, P1_q_a[0]_clock_1, , , , );
P1_q_a[8] = P1_q_a[0]_PORT_A_data_out[11];

--P1_q_a[7] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[7] at M4K_X19_Y15
P1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
P1_q_a[0]_PORT_A_data_in_reg = DFFE(P1_q_a[0]_PORT_A_data_in, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_data_in = BUS(L2_ram_rom_data_reg[0], L2_ram_rom_data_reg[1], L2_ram_rom_data_reg[2], L2_ram_rom_data_reg[3], L2_ram_rom_data_reg[15], L2_ram_rom_data_reg[13], L2_ram_rom_data_reg[14], L2_ram_rom_data_reg[4], L2_ram_rom_data_reg[5], L2_ram_rom_data_reg[6], L2_ram_rom_data_reg[7], L2_ram_rom_data_reg[8], L2_ram_rom_data_reg[9], L2_ram_rom_data_reg[10], L2_ram_rom_data_reg[11], L2_ram_rom_data_reg[12]);
P1_q_a[0]_PORT_B_data_in_reg = DFFE(P1_q_a[0]_PORT_B_data_in, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_a[0]_PORT_A_address_reg = DFFE(P1_q_a[0]_PORT_A_address, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_a[0]_PORT_B_address_reg = DFFE(P1_q_a[0]_PORT_B_address, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_PORT_A_write_enable = GND;
P1_q_a[0]_PORT_A_write_enable_reg = DFFE(P1_q_a[0]_PORT_A_write_enable, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_write_enable = L2L2;
P1_q_a[0]_PORT_B_write_enable_reg = DFFE(P1_q_a[0]_PORT_B_write_enable, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_clock_0 = GLOBAL(12_288MHz);
P1_q_a[0]_clock_1 = GLOBAL(A1L6);
P1_q_a[0]_PORT_A_data_out = MEMORY(P1_q_a[0]_PORT_A_data_in_reg, P1_q_a[0]_PORT_B_data_in_reg, P1_q_a[0]_PORT_A_address_reg, P1_q_a[0]_PORT_B_address_reg, P1_q_a[0]_PORT_A_write_enable_reg, P1_q_a[0]_PORT_B_write_enable_reg, , , P1_q_a[0]_clock_0, P1_q_a[0]_clock_1, , , , );
P1_q_a[7] = P1_q_a[0]_PORT_A_data_out[10];

--P1_q_a[6] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[6] at M4K_X19_Y15
P1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
P1_q_a[0]_PORT_A_data_in_reg = DFFE(P1_q_a[0]_PORT_A_data_in, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_data_in = BUS(L2_ram_rom_data_reg[0], L2_ram_rom_data_reg[1], L2_ram_rom_data_reg[2], L2_ram_rom_data_reg[3], L2_ram_rom_data_reg[15], L2_ram_rom_data_reg[13], L2_ram_rom_data_reg[14], L2_ram_rom_data_reg[4], L2_ram_rom_data_reg[5], L2_ram_rom_data_reg[6], L2_ram_rom_data_reg[7], L2_ram_rom_data_reg[8], L2_ram_rom_data_reg[9], L2_ram_rom_data_reg[10], L2_ram_rom_data_reg[11], L2_ram_rom_data_reg[12]);
P1_q_a[0]_PORT_B_data_in_reg = DFFE(P1_q_a[0]_PORT_B_data_in, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_a[0]_PORT_A_address_reg = DFFE(P1_q_a[0]_PORT_A_address, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_a[0]_PORT_B_address_reg = DFFE(P1_q_a[0]_PORT_B_address, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_PORT_A_write_enable = GND;
P1_q_a[0]_PORT_A_write_enable_reg = DFFE(P1_q_a[0]_PORT_A_write_enable, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_write_enable = L2L2;
P1_q_a[0]_PORT_B_write_enable_reg = DFFE(P1_q_a[0]_PORT_B_write_enable, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_clock_0 = GLOBAL(12_288MHz);
P1_q_a[0]_clock_1 = GLOBAL(A1L6);
P1_q_a[0]_PORT_A_data_out = MEMORY(P1_q_a[0]_PORT_A_data_in_reg, P1_q_a[0]_PORT_B_data_in_reg, P1_q_a[0]_PORT_A_address_reg, P1_q_a[0]_PORT_B_address_reg, P1_q_a[0]_PORT_A_write_enable_reg, P1_q_a[0]_PORT_B_write_enable_reg, , , P1_q_a[0]_clock_0, P1_q_a[0]_clock_1, , , , );
P1_q_a[6] = P1_q_a[0]_PORT_A_data_out[9];

--P1_q_a[5] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[5] at M4K_X19_Y15
P1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
P1_q_a[0]_PORT_A_data_in_reg = DFFE(P1_q_a[0]_PORT_A_data_in, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_data_in = BUS(L2_ram_rom_data_reg[0], L2_ram_rom_data_reg[1], L2_ram_rom_data_reg[2], L2_ram_rom_data_reg[3], L2_ram_rom_data_reg[15], L2_ram_rom_data_reg[13], L2_ram_rom_data_reg[14], L2_ram_rom_data_reg[4], L2_ram_rom_data_reg[5], L2_ram_rom_data_reg[6], L2_ram_rom_data_reg[7], L2_ram_rom_data_reg[8], L2_ram_rom_data_reg[9], L2_ram_rom_data_reg[10], L2_ram_rom_data_reg[11], L2_ram_rom_data_reg[12]);
P1_q_a[0]_PORT_B_data_in_reg = DFFE(P1_q_a[0]_PORT_B_data_in, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_a[0]_PORT_A_address_reg = DFFE(P1_q_a[0]_PORT_A_address, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_a[0]_PORT_B_address_reg = DFFE(P1_q_a[0]_PORT_B_address, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_PORT_A_write_enable = GND;
P1_q_a[0]_PORT_A_write_enable_reg = DFFE(P1_q_a[0]_PORT_A_write_enable, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_write_enable = L2L2;
P1_q_a[0]_PORT_B_write_enable_reg = DFFE(P1_q_a[0]_PORT_B_write_enable, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_clock_0 = GLOBAL(12_288MHz);
P1_q_a[0]_clock_1 = GLOBAL(A1L6);
P1_q_a[0]_PORT_A_data_out = MEMORY(P1_q_a[0]_PORT_A_data_in_reg, P1_q_a[0]_PORT_B_data_in_reg, P1_q_a[0]_PORT_A_address_reg, P1_q_a[0]_PORT_B_address_reg, P1_q_a[0]_PORT_A_write_enable_reg, P1_q_a[0]_PORT_B_write_enable_reg, , , P1_q_a[0]_clock_0, P1_q_a[0]_clock_1, , , , );
P1_q_a[5] = P1_q_a[0]_PORT_A_data_out[8];

--P1_q_a[4] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[4] at M4K_X19_Y15
P1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
P1_q_a[0]_PORT_A_data_in_reg = DFFE(P1_q_a[0]_PORT_A_data_in, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_data_in = BUS(L2_ram_rom_data_reg[0], L2_ram_rom_data_reg[1], L2_ram_rom_data_reg[2], L2_ram_rom_data_reg[3], L2_ram_rom_data_reg[15], L2_ram_rom_data_reg[13], L2_ram_rom_data_reg[14], L2_ram_rom_data_reg[4], L2_ram_rom_data_reg[5], L2_ram_rom_data_reg[6], L2_ram_rom_data_reg[7], L2_ram_rom_data_reg[8], L2_ram_rom_data_reg[9], L2_ram_rom_data_reg[10], L2_ram_rom_data_reg[11], L2_ram_rom_data_reg[12]);
P1_q_a[0]_PORT_B_data_in_reg = DFFE(P1_q_a[0]_PORT_B_data_in, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_a[0]_PORT_A_address_reg = DFFE(P1_q_a[0]_PORT_A_address, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_a[0]_PORT_B_address_reg = DFFE(P1_q_a[0]_PORT_B_address, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_PORT_A_write_enable = GND;
P1_q_a[0]_PORT_A_write_enable_reg = DFFE(P1_q_a[0]_PORT_A_write_enable, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_write_enable = L2L2;
P1_q_a[0]_PORT_B_write_enable_reg = DFFE(P1_q_a[0]_PORT_B_write_enable, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_clock_0 = GLOBAL(12_288MHz);
P1_q_a[0]_clock_1 = GLOBAL(A1L6);
P1_q_a[0]_PORT_A_data_out = MEMORY(P1_q_a[0]_PORT_A_data_in_reg, P1_q_a[0]_PORT_B_data_in_reg, P1_q_a[0]_PORT_A_address_reg, P1_q_a[0]_PORT_B_address_reg, P1_q_a[0]_PORT_A_write_enable_reg, P1_q_a[0]_PORT_B_write_enable_reg, , , P1_q_a[0]_clock_0, P1_q_a[0]_clock_1, , , , );
P1_q_a[4] = P1_q_a[0]_PORT_A_data_out[7];

--P1_q_a[14] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[14] at M4K_X19_Y15
P1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
P1_q_a[0]_PORT_A_data_in_reg = DFFE(P1_q_a[0]_PORT_A_data_in, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_data_in = BUS(L2_ram_rom_data_reg[0], L2_ram_rom_data_reg[1], L2_ram_rom_data_reg[2], L2_ram_rom_data_reg[3], L2_ram_rom_data_reg[15], L2_ram_rom_data_reg[13], L2_ram_rom_data_reg[14], L2_ram_rom_data_reg[4], L2_ram_rom_data_reg[5], L2_ram_rom_data_reg[6], L2_ram_rom_data_reg[7], L2_ram_rom_data_reg[8], L2_ram_rom_data_reg[9], L2_ram_rom_data_reg[10], L2_ram_rom_data_reg[11], L2_ram_rom_data_reg[12]);
P1_q_a[0]_PORT_B_data_in_reg = DFFE(P1_q_a[0]_PORT_B_data_in, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_a[0]_PORT_A_address_reg = DFFE(P1_q_a[0]_PORT_A_address, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_a[0]_PORT_B_address_reg = DFFE(P1_q_a[0]_PORT_B_address, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_PORT_A_write_enable = GND;
P1_q_a[0]_PORT_A_write_enable_reg = DFFE(P1_q_a[0]_PORT_A_write_enable, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_write_enable = L2L2;
P1_q_a[0]_PORT_B_write_enable_reg = DFFE(P1_q_a[0]_PORT_B_write_enable, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_clock_0 = GLOBAL(12_288MHz);
P1_q_a[0]_clock_1 = GLOBAL(A1L6);
P1_q_a[0]_PORT_A_data_out = MEMORY(P1_q_a[0]_PORT_A_data_in_reg, P1_q_a[0]_PORT_B_data_in_reg, P1_q_a[0]_PORT_A_address_reg, P1_q_a[0]_PORT_B_address_reg, P1_q_a[0]_PORT_A_write_enable_reg, P1_q_a[0]_PORT_B_write_enable_reg, , , P1_q_a[0]_clock_0, P1_q_a[0]_clock_1, , , , );
P1_q_a[14] = P1_q_a[0]_PORT_A_data_out[6];

--P1_q_a[13] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[13] at M4K_X19_Y15
P1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
P1_q_a[0]_PORT_A_data_in_reg = DFFE(P1_q_a[0]_PORT_A_data_in, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_data_in = BUS(L2_ram_rom_data_reg[0], L2_ram_rom_data_reg[1], L2_ram_rom_data_reg[2], L2_ram_rom_data_reg[3], L2_ram_rom_data_reg[15], L2_ram_rom_data_reg[13], L2_ram_rom_data_reg[14], L2_ram_rom_data_reg[4], L2_ram_rom_data_reg[5], L2_ram_rom_data_reg[6], L2_ram_rom_data_reg[7], L2_ram_rom_data_reg[8], L2_ram_rom_data_reg[9], L2_ram_rom_data_reg[10], L2_ram_rom_data_reg[11], L2_ram_rom_data_reg[12]);
P1_q_a[0]_PORT_B_data_in_reg = DFFE(P1_q_a[0]_PORT_B_data_in, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_a[0]_PORT_A_address_reg = DFFE(P1_q_a[0]_PORT_A_address, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_a[0]_PORT_B_address_reg = DFFE(P1_q_a[0]_PORT_B_address, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_PORT_A_write_enable = GND;
P1_q_a[0]_PORT_A_write_enable_reg = DFFE(P1_q_a[0]_PORT_A_write_enable, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_write_enable = L2L2;
P1_q_a[0]_PORT_B_write_enable_reg = DFFE(P1_q_a[0]_PORT_B_write_enable, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_clock_0 = GLOBAL(12_288MHz);
P1_q_a[0]_clock_1 = GLOBAL(A1L6);
P1_q_a[0]_PORT_A_data_out = MEMORY(P1_q_a[0]_PORT_A_data_in_reg, P1_q_a[0]_PORT_B_data_in_reg, P1_q_a[0]_PORT_A_address_reg, P1_q_a[0]_PORT_B_address_reg, P1_q_a[0]_PORT_A_write_enable_reg, P1_q_a[0]_PORT_B_write_enable_reg, , , P1_q_a[0]_clock_0, P1_q_a[0]_clock_1, , , , );
P1_q_a[13] = P1_q_a[0]_PORT_A_data_out[5];

--P1_q_a[15] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[15] at M4K_X19_Y15
P1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
P1_q_a[0]_PORT_A_data_in_reg = DFFE(P1_q_a[0]_PORT_A_data_in, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_data_in = BUS(L2_ram_rom_data_reg[0], L2_ram_rom_data_reg[1], L2_ram_rom_data_reg[2], L2_ram_rom_data_reg[3], L2_ram_rom_data_reg[15], L2_ram_rom_data_reg[13], L2_ram_rom_data_reg[14], L2_ram_rom_data_reg[4], L2_ram_rom_data_reg[5], L2_ram_rom_data_reg[6], L2_ram_rom_data_reg[7], L2_ram_rom_data_reg[8], L2_ram_rom_data_reg[9], L2_ram_rom_data_reg[10], L2_ram_rom_data_reg[11], L2_ram_rom_data_reg[12]);
P1_q_a[0]_PORT_B_data_in_reg = DFFE(P1_q_a[0]_PORT_B_data_in, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_a[0]_PORT_A_address_reg = DFFE(P1_q_a[0]_PORT_A_address, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_a[0]_PORT_B_address_reg = DFFE(P1_q_a[0]_PORT_B_address, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_PORT_A_write_enable = GND;
P1_q_a[0]_PORT_A_write_enable_reg = DFFE(P1_q_a[0]_PORT_A_write_enable, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_write_enable = L2L2;
P1_q_a[0]_PORT_B_write_enable_reg = DFFE(P1_q_a[0]_PORT_B_write_enable, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_clock_0 = GLOBAL(12_288MHz);
P1_q_a[0]_clock_1 = GLOBAL(A1L6);
P1_q_a[0]_PORT_A_data_out = MEMORY(P1_q_a[0]_PORT_A_data_in_reg, P1_q_a[0]_PORT_B_data_in_reg, P1_q_a[0]_PORT_A_address_reg, P1_q_a[0]_PORT_B_address_reg, P1_q_a[0]_PORT_A_write_enable_reg, P1_q_a[0]_PORT_B_write_enable_reg, , , P1_q_a[0]_clock_0, P1_q_a[0]_clock_1, , , , );
P1_q_a[15] = P1_q_a[0]_PORT_A_data_out[4];

--P1_q_a[3] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[3] at M4K_X19_Y15
P1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
P1_q_a[0]_PORT_A_data_in_reg = DFFE(P1_q_a[0]_PORT_A_data_in, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_data_in = BUS(L2_ram_rom_data_reg[0], L2_ram_rom_data_reg[1], L2_ram_rom_data_reg[2], L2_ram_rom_data_reg[3], L2_ram_rom_data_reg[15], L2_ram_rom_data_reg[13], L2_ram_rom_data_reg[14], L2_ram_rom_data_reg[4], L2_ram_rom_data_reg[5], L2_ram_rom_data_reg[6], L2_ram_rom_data_reg[7], L2_ram_rom_data_reg[8], L2_ram_rom_data_reg[9], L2_ram_rom_data_reg[10], L2_ram_rom_data_reg[11], L2_ram_rom_data_reg[12]);
P1_q_a[0]_PORT_B_data_in_reg = DFFE(P1_q_a[0]_PORT_B_data_in, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_a[0]_PORT_A_address_reg = DFFE(P1_q_a[0]_PORT_A_address, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_a[0]_PORT_B_address_reg = DFFE(P1_q_a[0]_PORT_B_address, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_PORT_A_write_enable = GND;
P1_q_a[0]_PORT_A_write_enable_reg = DFFE(P1_q_a[0]_PORT_A_write_enable, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_write_enable = L2L2;
P1_q_a[0]_PORT_B_write_enable_reg = DFFE(P1_q_a[0]_PORT_B_write_enable, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_clock_0 = GLOBAL(12_288MHz);
P1_q_a[0]_clock_1 = GLOBAL(A1L6);
P1_q_a[0]_PORT_A_data_out = MEMORY(P1_q_a[0]_PORT_A_data_in_reg, P1_q_a[0]_PORT_B_data_in_reg, P1_q_a[0]_PORT_A_address_reg, P1_q_a[0]_PORT_B_address_reg, P1_q_a[0]_PORT_A_write_enable_reg, P1_q_a[0]_PORT_B_write_enable_reg, , , P1_q_a[0]_clock_0, P1_q_a[0]_clock_1, , , , );
P1_q_a[3] = P1_q_a[0]_PORT_A_data_out[3];

--P1_q_a[2] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[2] at M4K_X19_Y15
P1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
P1_q_a[0]_PORT_A_data_in_reg = DFFE(P1_q_a[0]_PORT_A_data_in, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_data_in = BUS(L2_ram_rom_data_reg[0], L2_ram_rom_data_reg[1], L2_ram_rom_data_reg[2], L2_ram_rom_data_reg[3], L2_ram_rom_data_reg[15], L2_ram_rom_data_reg[13], L2_ram_rom_data_reg[14], L2_ram_rom_data_reg[4], L2_ram_rom_data_reg[5], L2_ram_rom_data_reg[6], L2_ram_rom_data_reg[7], L2_ram_rom_data_reg[8], L2_ram_rom_data_reg[9], L2_ram_rom_data_reg[10], L2_ram_rom_data_reg[11], L2_ram_rom_data_reg[12]);
P1_q_a[0]_PORT_B_data_in_reg = DFFE(P1_q_a[0]_PORT_B_data_in, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_a[0]_PORT_A_address_reg = DFFE(P1_q_a[0]_PORT_A_address, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_a[0]_PORT_B_address_reg = DFFE(P1_q_a[0]_PORT_B_address, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_PORT_A_write_enable = GND;
P1_q_a[0]_PORT_A_write_enable_reg = DFFE(P1_q_a[0]_PORT_A_write_enable, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_write_enable = L2L2;
P1_q_a[0]_PORT_B_write_enable_reg = DFFE(P1_q_a[0]_PORT_B_write_enable, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_clock_0 = GLOBAL(12_288MHz);
P1_q_a[0]_clock_1 = GLOBAL(A1L6);
P1_q_a[0]_PORT_A_data_out = MEMORY(P1_q_a[0]_PORT_A_data_in_reg, P1_q_a[0]_PORT_B_data_in_reg, P1_q_a[0]_PORT_A_address_reg, P1_q_a[0]_PORT_B_address_reg, P1_q_a[0]_PORT_A_write_enable_reg, P1_q_a[0]_PORT_B_write_enable_reg, , , P1_q_a[0]_clock_0, P1_q_a[0]_clock_1, , , , );
P1_q_a[2] = P1_q_a[0]_PORT_A_data_out[2];

--P1_q_a[1] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[1] at M4K_X19_Y15
P1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
P1_q_a[0]_PORT_A_data_in_reg = DFFE(P1_q_a[0]_PORT_A_data_in, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_data_in = BUS(L2_ram_rom_data_reg[0], L2_ram_rom_data_reg[1], L2_ram_rom_data_reg[2], L2_ram_rom_data_reg[3], L2_ram_rom_data_reg[15], L2_ram_rom_data_reg[13], L2_ram_rom_data_reg[14], L2_ram_rom_data_reg[4], L2_ram_rom_data_reg[5], L2_ram_rom_data_reg[6], L2_ram_rom_data_reg[7], L2_ram_rom_data_reg[8], L2_ram_rom_data_reg[9], L2_ram_rom_data_reg[10], L2_ram_rom_data_reg[11], L2_ram_rom_data_reg[12]);
P1_q_a[0]_PORT_B_data_in_reg = DFFE(P1_q_a[0]_PORT_B_data_in, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_a[0]_PORT_A_address_reg = DFFE(P1_q_a[0]_PORT_A_address, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_a[0]_PORT_B_address_reg = DFFE(P1_q_a[0]_PORT_B_address, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_PORT_A_write_enable = GND;
P1_q_a[0]_PORT_A_write_enable_reg = DFFE(P1_q_a[0]_PORT_A_write_enable, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_write_enable = L2L2;
P1_q_a[0]_PORT_B_write_enable_reg = DFFE(P1_q_a[0]_PORT_B_write_enable, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_clock_0 = GLOBAL(12_288MHz);
P1_q_a[0]_clock_1 = GLOBAL(A1L6);
P1_q_a[0]_PORT_A_data_out = MEMORY(P1_q_a[0]_PORT_A_data_in_reg, P1_q_a[0]_PORT_B_data_in_reg, P1_q_a[0]_PORT_A_address_reg, P1_q_a[0]_PORT_B_address_reg, P1_q_a[0]_PORT_A_write_enable_reg, P1_q_a[0]_PORT_B_write_enable_reg, , , P1_q_a[0]_clock_0, P1_q_a[0]_clock_1, , , , );
P1_q_a[1] = P1_q_a[0]_PORT_A_data_out[1];

--P1_q_b[12] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[12] at M4K_X19_Y15
P1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
P1_q_b[0]_PORT_A_data_in_reg = DFFE(P1_q_b[0]_PORT_A_data_in, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_data_in = BUS(L2_ram_rom_data_reg[0], L2_ram_rom_data_reg[1], L2_ram_rom_data_reg[2], L2_ram_rom_data_reg[3], L2_ram_rom_data_reg[15], L2_ram_rom_data_reg[13], L2_ram_rom_data_reg[14], L2_ram_rom_data_reg[4], L2_ram_rom_data_reg[5], L2_ram_rom_data_reg[6], L2_ram_rom_data_reg[7], L2_ram_rom_data_reg[8], L2_ram_rom_data_reg[9], L2_ram_rom_data_reg[10], L2_ram_rom_data_reg[11], L2_ram_rom_data_reg[12]);
P1_q_b[0]_PORT_B_data_in_reg = DFFE(P1_q_b[0]_PORT_B_data_in, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_b[0]_PORT_A_address_reg = DFFE(P1_q_b[0]_PORT_A_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_b[0]_PORT_B_address_reg = DFFE(P1_q_b[0]_PORT_B_address, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_PORT_A_write_enable = GND;
P1_q_b[0]_PORT_A_write_enable_reg = DFFE(P1_q_b[0]_PORT_A_write_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_write_enable = L2L2;
P1_q_b[0]_PORT_B_write_enable_reg = DFFE(P1_q_b[0]_PORT_B_write_enable, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_clock_0 = GLOBAL(12_288MHz);
P1_q_b[0]_clock_1 = GLOBAL(A1L6);
P1_q_b[0]_PORT_B_data_out = MEMORY(P1_q_b[0]_PORT_A_data_in_reg, P1_q_b[0]_PORT_B_data_in_reg, P1_q_b[0]_PORT_A_address_reg, P1_q_b[0]_PORT_B_address_reg, P1_q_b[0]_PORT_A_write_enable_reg, P1_q_b[0]_PORT_B_write_enable_reg, , , P1_q_b[0]_clock_0, P1_q_b[0]_clock_1, , , , );
P1_q_b[12] = P1_q_b[0]_PORT_B_data_out[15];

--P1_q_b[11] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[11] at M4K_X19_Y15
P1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
P1_q_b[0]_PORT_A_data_in_reg = DFFE(P1_q_b[0]_PORT_A_data_in, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_data_in = BUS(L2_ram_rom_data_reg[0], L2_ram_rom_data_reg[1], L2_ram_rom_data_reg[2], L2_ram_rom_data_reg[3], L2_ram_rom_data_reg[15], L2_ram_rom_data_reg[13], L2_ram_rom_data_reg[14], L2_ram_rom_data_reg[4], L2_ram_rom_data_reg[5], L2_ram_rom_data_reg[6], L2_ram_rom_data_reg[7], L2_ram_rom_data_reg[8], L2_ram_rom_data_reg[9], L2_ram_rom_data_reg[10], L2_ram_rom_data_reg[11], L2_ram_rom_data_reg[12]);
P1_q_b[0]_PORT_B_data_in_reg = DFFE(P1_q_b[0]_PORT_B_data_in, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_b[0]_PORT_A_address_reg = DFFE(P1_q_b[0]_PORT_A_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_b[0]_PORT_B_address_reg = DFFE(P1_q_b[0]_PORT_B_address, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_PORT_A_write_enable = GND;
P1_q_b[0]_PORT_A_write_enable_reg = DFFE(P1_q_b[0]_PORT_A_write_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_write_enable = L2L2;
P1_q_b[0]_PORT_B_write_enable_reg = DFFE(P1_q_b[0]_PORT_B_write_enable, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_clock_0 = GLOBAL(12_288MHz);
P1_q_b[0]_clock_1 = GLOBAL(A1L6);
P1_q_b[0]_PORT_B_data_out = MEMORY(P1_q_b[0]_PORT_A_data_in_reg, P1_q_b[0]_PORT_B_data_in_reg, P1_q_b[0]_PORT_A_address_reg, P1_q_b[0]_PORT_B_address_reg, P1_q_b[0]_PORT_A_write_enable_reg, P1_q_b[0]_PORT_B_write_enable_reg, , , P1_q_b[0]_clock_0, P1_q_b[0]_clock_1, , , , );
P1_q_b[11] = P1_q_b[0]_PORT_B_data_out[14];

--P1_q_b[10] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[10] at M4K_X19_Y15
P1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
P1_q_b[0]_PORT_A_data_in_reg = DFFE(P1_q_b[0]_PORT_A_data_in, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_data_in = BUS(L2_ram_rom_data_reg[0], L2_ram_rom_data_reg[1], L2_ram_rom_data_reg[2], L2_ram_rom_data_reg[3], L2_ram_rom_data_reg[15], L2_ram_rom_data_reg[13], L2_ram_rom_data_reg[14], L2_ram_rom_data_reg[4], L2_ram_rom_data_reg[5], L2_ram_rom_data_reg[6], L2_ram_rom_data_reg[7], L2_ram_rom_data_reg[8], L2_ram_rom_data_reg[9], L2_ram_rom_data_reg[10], L2_ram_rom_data_reg[11], L2_ram_rom_data_reg[12]);
P1_q_b[0]_PORT_B_data_in_reg = DFFE(P1_q_b[0]_PORT_B_data_in, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_b[0]_PORT_A_address_reg = DFFE(P1_q_b[0]_PORT_A_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_b[0]_PORT_B_address_reg = DFFE(P1_q_b[0]_PORT_B_address, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_PORT_A_write_enable = GND;
P1_q_b[0]_PORT_A_write_enable_reg = DFFE(P1_q_b[0]_PORT_A_write_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_write_enable = L2L2;
P1_q_b[0]_PORT_B_write_enable_reg = DFFE(P1_q_b[0]_PORT_B_write_enable, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_clock_0 = GLOBAL(12_288MHz);
P1_q_b[0]_clock_1 = GLOBAL(A1L6);
P1_q_b[0]_PORT_B_data_out = MEMORY(P1_q_b[0]_PORT_A_data_in_reg, P1_q_b[0]_PORT_B_data_in_reg, P1_q_b[0]_PORT_A_address_reg, P1_q_b[0]_PORT_B_address_reg, P1_q_b[0]_PORT_A_write_enable_reg, P1_q_b[0]_PORT_B_write_enable_reg, , , P1_q_b[0]_clock_0, P1_q_b[0]_clock_1, , , , );
P1_q_b[10] = P1_q_b[0]_PORT_B_data_out[13];

--P1_q_b[9] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[9] at M4K_X19_Y15
P1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
P1_q_b[0]_PORT_A_data_in_reg = DFFE(P1_q_b[0]_PORT_A_data_in, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_data_in = BUS(L2_ram_rom_data_reg[0], L2_ram_rom_data_reg[1], L2_ram_rom_data_reg[2], L2_ram_rom_data_reg[3], L2_ram_rom_data_reg[15], L2_ram_rom_data_reg[13], L2_ram_rom_data_reg[14], L2_ram_rom_data_reg[4], L2_ram_rom_data_reg[5], L2_ram_rom_data_reg[6], L2_ram_rom_data_reg[7], L2_ram_rom_data_reg[8], L2_ram_rom_data_reg[9], L2_ram_rom_data_reg[10], L2_ram_rom_data_reg[11], L2_ram_rom_data_reg[12]);
P1_q_b[0]_PORT_B_data_in_reg = DFFE(P1_q_b[0]_PORT_B_data_in, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_b[0]_PORT_A_address_reg = DFFE(P1_q_b[0]_PORT_A_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_b[0]_PORT_B_address_reg = DFFE(P1_q_b[0]_PORT_B_address, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_PORT_A_write_enable = GND;
P1_q_b[0]_PORT_A_write_enable_reg = DFFE(P1_q_b[0]_PORT_A_write_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_write_enable = L2L2;
P1_q_b[0]_PORT_B_write_enable_reg = DFFE(P1_q_b[0]_PORT_B_write_enable, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_clock_0 = GLOBAL(12_288MHz);
P1_q_b[0]_clock_1 = GLOBAL(A1L6);
P1_q_b[0]_PORT_B_data_out = MEMORY(P1_q_b[0]_PORT_A_data_in_reg, P1_q_b[0]_PORT_B_data_in_reg, P1_q_b[0]_PORT_A_address_reg, P1_q_b[0]_PORT_B_address_reg, P1_q_b[0]_PORT_A_write_enable_reg, P1_q_b[0]_PORT_B_write_enable_reg, , , P1_q_b[0]_clock_0, P1_q_b[0]_clock_1, , , , );
P1_q_b[9] = P1_q_b[0]_PORT_B_data_out[12];

--P1_q_b[8] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[8] at M4K_X19_Y15
P1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
P1_q_b[0]_PORT_A_data_in_reg = DFFE(P1_q_b[0]_PORT_A_data_in, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_data_in = BUS(L2_ram_rom_data_reg[0], L2_ram_rom_data_reg[1], L2_ram_rom_data_reg[2], L2_ram_rom_data_reg[3], L2_ram_rom_data_reg[15], L2_ram_rom_data_reg[13], L2_ram_rom_data_reg[14], L2_ram_rom_data_reg[4], L2_ram_rom_data_reg[5], L2_ram_rom_data_reg[6], L2_ram_rom_data_reg[7], L2_ram_rom_data_reg[8], L2_ram_rom_data_reg[9], L2_ram_rom_data_reg[10], L2_ram_rom_data_reg[11], L2_ram_rom_data_reg[12]);
P1_q_b[0]_PORT_B_data_in_reg = DFFE(P1_q_b[0]_PORT_B_data_in, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_b[0]_PORT_A_address_reg = DFFE(P1_q_b[0]_PORT_A_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_b[0]_PORT_B_address_reg = DFFE(P1_q_b[0]_PORT_B_address, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_PORT_A_write_enable = GND;
P1_q_b[0]_PORT_A_write_enable_reg = DFFE(P1_q_b[0]_PORT_A_write_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_write_enable = L2L2;
P1_q_b[0]_PORT_B_write_enable_reg = DFFE(P1_q_b[0]_PORT_B_write_enable, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_clock_0 = GLOBAL(12_288MHz);
P1_q_b[0]_clock_1 = GLOBAL(A1L6);
P1_q_b[0]_PORT_B_data_out = MEMORY(P1_q_b[0]_PORT_A_data_in_reg, P1_q_b[0]_PORT_B_data_in_reg, P1_q_b[0]_PORT_A_address_reg, P1_q_b[0]_PORT_B_address_reg, P1_q_b[0]_PORT_A_write_enable_reg, P1_q_b[0]_PORT_B_write_enable_reg, , , P1_q_b[0]_clock_0, P1_q_b[0]_clock_1, , , , );
P1_q_b[8] = P1_q_b[0]_PORT_B_data_out[11];

--P1_q_b[7] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[7] at M4K_X19_Y15
P1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
P1_q_b[0]_PORT_A_data_in_reg = DFFE(P1_q_b[0]_PORT_A_data_in, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_data_in = BUS(L2_ram_rom_data_reg[0], L2_ram_rom_data_reg[1], L2_ram_rom_data_reg[2], L2_ram_rom_data_reg[3], L2_ram_rom_data_reg[15], L2_ram_rom_data_reg[13], L2_ram_rom_data_reg[14], L2_ram_rom_data_reg[4], L2_ram_rom_data_reg[5], L2_ram_rom_data_reg[6], L2_ram_rom_data_reg[7], L2_ram_rom_data_reg[8], L2_ram_rom_data_reg[9], L2_ram_rom_data_reg[10], L2_ram_rom_data_reg[11], L2_ram_rom_data_reg[12]);
P1_q_b[0]_PORT_B_data_in_reg = DFFE(P1_q_b[0]_PORT_B_data_in, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_b[0]_PORT_A_address_reg = DFFE(P1_q_b[0]_PORT_A_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_b[0]_PORT_B_address_reg = DFFE(P1_q_b[0]_PORT_B_address, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_PORT_A_write_enable = GND;
P1_q_b[0]_PORT_A_write_enable_reg = DFFE(P1_q_b[0]_PORT_A_write_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_write_enable = L2L2;
P1_q_b[0]_PORT_B_write_enable_reg = DFFE(P1_q_b[0]_PORT_B_write_enable, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_clock_0 = GLOBAL(12_288MHz);
P1_q_b[0]_clock_1 = GLOBAL(A1L6);
P1_q_b[0]_PORT_B_data_out = MEMORY(P1_q_b[0]_PORT_A_data_in_reg, P1_q_b[0]_PORT_B_data_in_reg, P1_q_b[0]_PORT_A_address_reg, P1_q_b[0]_PORT_B_address_reg, P1_q_b[0]_PORT_A_write_enable_reg, P1_q_b[0]_PORT_B_write_enable_reg, , , P1_q_b[0]_clock_0, P1_q_b[0]_clock_1, , , , );
P1_q_b[7] = P1_q_b[0]_PORT_B_data_out[10];

--P1_q_b[6] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[6] at M4K_X19_Y15
P1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
P1_q_b[0]_PORT_A_data_in_reg = DFFE(P1_q_b[0]_PORT_A_data_in, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_data_in = BUS(L2_ram_rom_data_reg[0], L2_ram_rom_data_reg[1], L2_ram_rom_data_reg[2], L2_ram_rom_data_reg[3], L2_ram_rom_data_reg[15], L2_ram_rom_data_reg[13], L2_ram_rom_data_reg[14], L2_ram_rom_data_reg[4], L2_ram_rom_data_reg[5], L2_ram_rom_data_reg[6], L2_ram_rom_data_reg[7], L2_ram_rom_data_reg[8], L2_ram_rom_data_reg[9], L2_ram_rom_data_reg[10], L2_ram_rom_data_reg[11], L2_ram_rom_data_reg[12]);
P1_q_b[0]_PORT_B_data_in_reg = DFFE(P1_q_b[0]_PORT_B_data_in, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_b[0]_PORT_A_address_reg = DFFE(P1_q_b[0]_PORT_A_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_b[0]_PORT_B_address_reg = DFFE(P1_q_b[0]_PORT_B_address, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_PORT_A_write_enable = GND;
P1_q_b[0]_PORT_A_write_enable_reg = DFFE(P1_q_b[0]_PORT_A_write_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_write_enable = L2L2;
P1_q_b[0]_PORT_B_write_enable_reg = DFFE(P1_q_b[0]_PORT_B_write_enable, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_clock_0 = GLOBAL(12_288MHz);
P1_q_b[0]_clock_1 = GLOBAL(A1L6);
P1_q_b[0]_PORT_B_data_out = MEMORY(P1_q_b[0]_PORT_A_data_in_reg, P1_q_b[0]_PORT_B_data_in_reg, P1_q_b[0]_PORT_A_address_reg, P1_q_b[0]_PORT_B_address_reg, P1_q_b[0]_PORT_A_write_enable_reg, P1_q_b[0]_PORT_B_write_enable_reg, , , P1_q_b[0]_clock_0, P1_q_b[0]_clock_1, , , , );
P1_q_b[6] = P1_q_b[0]_PORT_B_data_out[9];

--P1_q_b[5] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[5] at M4K_X19_Y15
P1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
P1_q_b[0]_PORT_A_data_in_reg = DFFE(P1_q_b[0]_PORT_A_data_in, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_data_in = BUS(L2_ram_rom_data_reg[0], L2_ram_rom_data_reg[1], L2_ram_rom_data_reg[2], L2_ram_rom_data_reg[3], L2_ram_rom_data_reg[15], L2_ram_rom_data_reg[13], L2_ram_rom_data_reg[14], L2_ram_rom_data_reg[4], L2_ram_rom_data_reg[5], L2_ram_rom_data_reg[6], L2_ram_rom_data_reg[7], L2_ram_rom_data_reg[8], L2_ram_rom_data_reg[9], L2_ram_rom_data_reg[10], L2_ram_rom_data_reg[11], L2_ram_rom_data_reg[12]);
P1_q_b[0]_PORT_B_data_in_reg = DFFE(P1_q_b[0]_PORT_B_data_in, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_b[0]_PORT_A_address_reg = DFFE(P1_q_b[0]_PORT_A_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_b[0]_PORT_B_address_reg = DFFE(P1_q_b[0]_PORT_B_address, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_PORT_A_write_enable = GND;
P1_q_b[0]_PORT_A_write_enable_reg = DFFE(P1_q_b[0]_PORT_A_write_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_write_enable = L2L2;
P1_q_b[0]_PORT_B_write_enable_reg = DFFE(P1_q_b[0]_PORT_B_write_enable, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_clock_0 = GLOBAL(12_288MHz);
P1_q_b[0]_clock_1 = GLOBAL(A1L6);
P1_q_b[0]_PORT_B_data_out = MEMORY(P1_q_b[0]_PORT_A_data_in_reg, P1_q_b[0]_PORT_B_data_in_reg, P1_q_b[0]_PORT_A_address_reg, P1_q_b[0]_PORT_B_address_reg, P1_q_b[0]_PORT_A_write_enable_reg, P1_q_b[0]_PORT_B_write_enable_reg, , , P1_q_b[0]_clock_0, P1_q_b[0]_clock_1, , , , );
P1_q_b[5] = P1_q_b[0]_PORT_B_data_out[8];

--P1_q_b[4] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[4] at M4K_X19_Y15
P1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
P1_q_b[0]_PORT_A_data_in_reg = DFFE(P1_q_b[0]_PORT_A_data_in, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_data_in = BUS(L2_ram_rom_data_reg[0], L2_ram_rom_data_reg[1], L2_ram_rom_data_reg[2], L2_ram_rom_data_reg[3], L2_ram_rom_data_reg[15], L2_ram_rom_data_reg[13], L2_ram_rom_data_reg[14], L2_ram_rom_data_reg[4], L2_ram_rom_data_reg[5], L2_ram_rom_data_reg[6], L2_ram_rom_data_reg[7], L2_ram_rom_data_reg[8], L2_ram_rom_data_reg[9], L2_ram_rom_data_reg[10], L2_ram_rom_data_reg[11], L2_ram_rom_data_reg[12]);
P1_q_b[0]_PORT_B_data_in_reg = DFFE(P1_q_b[0]_PORT_B_data_in, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_b[0]_PORT_A_address_reg = DFFE(P1_q_b[0]_PORT_A_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_b[0]_PORT_B_address_reg = DFFE(P1_q_b[0]_PORT_B_address, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_PORT_A_write_enable = GND;
P1_q_b[0]_PORT_A_write_enable_reg = DFFE(P1_q_b[0]_PORT_A_write_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_write_enable = L2L2;
P1_q_b[0]_PORT_B_write_enable_reg = DFFE(P1_q_b[0]_PORT_B_write_enable, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_clock_0 = GLOBAL(12_288MHz);
P1_q_b[0]_clock_1 = GLOBAL(A1L6);
P1_q_b[0]_PORT_B_data_out = MEMORY(P1_q_b[0]_PORT_A_data_in_reg, P1_q_b[0]_PORT_B_data_in_reg, P1_q_b[0]_PORT_A_address_reg, P1_q_b[0]_PORT_B_address_reg, P1_q_b[0]_PORT_A_write_enable_reg, P1_q_b[0]_PORT_B_write_enable_reg, , , P1_q_b[0]_clock_0, P1_q_b[0]_clock_1, , , , );
P1_q_b[4] = P1_q_b[0]_PORT_B_data_out[7];

--P1_q_b[14] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[14] at M4K_X19_Y15
P1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
P1_q_b[0]_PORT_A_data_in_reg = DFFE(P1_q_b[0]_PORT_A_data_in, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_data_in = BUS(L2_ram_rom_data_reg[0], L2_ram_rom_data_reg[1], L2_ram_rom_data_reg[2], L2_ram_rom_data_reg[3], L2_ram_rom_data_reg[15], L2_ram_rom_data_reg[13], L2_ram_rom_data_reg[14], L2_ram_rom_data_reg[4], L2_ram_rom_data_reg[5], L2_ram_rom_data_reg[6], L2_ram_rom_data_reg[7], L2_ram_rom_data_reg[8], L2_ram_rom_data_reg[9], L2_ram_rom_data_reg[10], L2_ram_rom_data_reg[11], L2_ram_rom_data_reg[12]);
P1_q_b[0]_PORT_B_data_in_reg = DFFE(P1_q_b[0]_PORT_B_data_in, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_b[0]_PORT_A_address_reg = DFFE(P1_q_b[0]_PORT_A_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_b[0]_PORT_B_address_reg = DFFE(P1_q_b[0]_PORT_B_address, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_PORT_A_write_enable = GND;
P1_q_b[0]_PORT_A_write_enable_reg = DFFE(P1_q_b[0]_PORT_A_write_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_write_enable = L2L2;
P1_q_b[0]_PORT_B_write_enable_reg = DFFE(P1_q_b[0]_PORT_B_write_enable, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_clock_0 = GLOBAL(12_288MHz);
P1_q_b[0]_clock_1 = GLOBAL(A1L6);
P1_q_b[0]_PORT_B_data_out = MEMORY(P1_q_b[0]_PORT_A_data_in_reg, P1_q_b[0]_PORT_B_data_in_reg, P1_q_b[0]_PORT_A_address_reg, P1_q_b[0]_PORT_B_address_reg, P1_q_b[0]_PORT_A_write_enable_reg, P1_q_b[0]_PORT_B_write_enable_reg, , , P1_q_b[0]_clock_0, P1_q_b[0]_clock_1, , , , );
P1_q_b[14] = P1_q_b[0]_PORT_B_data_out[6];

--P1_q_b[13] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[13] at M4K_X19_Y15
P1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
P1_q_b[0]_PORT_A_data_in_reg = DFFE(P1_q_b[0]_PORT_A_data_in, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_data_in = BUS(L2_ram_rom_data_reg[0], L2_ram_rom_data_reg[1], L2_ram_rom_data_reg[2], L2_ram_rom_data_reg[3], L2_ram_rom_data_reg[15], L2_ram_rom_data_reg[13], L2_ram_rom_data_reg[14], L2_ram_rom_data_reg[4], L2_ram_rom_data_reg[5], L2_ram_rom_data_reg[6], L2_ram_rom_data_reg[7], L2_ram_rom_data_reg[8], L2_ram_rom_data_reg[9], L2_ram_rom_data_reg[10], L2_ram_rom_data_reg[11], L2_ram_rom_data_reg[12]);
P1_q_b[0]_PORT_B_data_in_reg = DFFE(P1_q_b[0]_PORT_B_data_in, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_b[0]_PORT_A_address_reg = DFFE(P1_q_b[0]_PORT_A_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_b[0]_PORT_B_address_reg = DFFE(P1_q_b[0]_PORT_B_address, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_PORT_A_write_enable = GND;
P1_q_b[0]_PORT_A_write_enable_reg = DFFE(P1_q_b[0]_PORT_A_write_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_write_enable = L2L2;
P1_q_b[0]_PORT_B_write_enable_reg = DFFE(P1_q_b[0]_PORT_B_write_enable, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_clock_0 = GLOBAL(12_288MHz);
P1_q_b[0]_clock_1 = GLOBAL(A1L6);
P1_q_b[0]_PORT_B_data_out = MEMORY(P1_q_b[0]_PORT_A_data_in_reg, P1_q_b[0]_PORT_B_data_in_reg, P1_q_b[0]_PORT_A_address_reg, P1_q_b[0]_PORT_B_address_reg, P1_q_b[0]_PORT_A_write_enable_reg, P1_q_b[0]_PORT_B_write_enable_reg, , , P1_q_b[0]_clock_0, P1_q_b[0]_clock_1, , , , );
P1_q_b[13] = P1_q_b[0]_PORT_B_data_out[5];

--P1_q_b[15] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[15] at M4K_X19_Y15
P1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
P1_q_b[0]_PORT_A_data_in_reg = DFFE(P1_q_b[0]_PORT_A_data_in, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_data_in = BUS(L2_ram_rom_data_reg[0], L2_ram_rom_data_reg[1], L2_ram_rom_data_reg[2], L2_ram_rom_data_reg[3], L2_ram_rom_data_reg[15], L2_ram_rom_data_reg[13], L2_ram_rom_data_reg[14], L2_ram_rom_data_reg[4], L2_ram_rom_data_reg[5], L2_ram_rom_data_reg[6], L2_ram_rom_data_reg[7], L2_ram_rom_data_reg[8], L2_ram_rom_data_reg[9], L2_ram_rom_data_reg[10], L2_ram_rom_data_reg[11], L2_ram_rom_data_reg[12]);
P1_q_b[0]_PORT_B_data_in_reg = DFFE(P1_q_b[0]_PORT_B_data_in, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_b[0]_PORT_A_address_reg = DFFE(P1_q_b[0]_PORT_A_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_b[0]_PORT_B_address_reg = DFFE(P1_q_b[0]_PORT_B_address, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_PORT_A_write_enable = GND;
P1_q_b[0]_PORT_A_write_enable_reg = DFFE(P1_q_b[0]_PORT_A_write_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_write_enable = L2L2;
P1_q_b[0]_PORT_B_write_enable_reg = DFFE(P1_q_b[0]_PORT_B_write_enable, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_clock_0 = GLOBAL(12_288MHz);
P1_q_b[0]_clock_1 = GLOBAL(A1L6);
P1_q_b[0]_PORT_B_data_out = MEMORY(P1_q_b[0]_PORT_A_data_in_reg, P1_q_b[0]_PORT_B_data_in_reg, P1_q_b[0]_PORT_A_address_reg, P1_q_b[0]_PORT_B_address_reg, P1_q_b[0]_PORT_A_write_enable_reg, P1_q_b[0]_PORT_B_write_enable_reg, , , P1_q_b[0]_clock_0, P1_q_b[0]_clock_1, , , , );
P1_q_b[15] = P1_q_b[0]_PORT_B_data_out[4];

--P1_q_b[3] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[3] at M4K_X19_Y15
P1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
P1_q_b[0]_PORT_A_data_in_reg = DFFE(P1_q_b[0]_PORT_A_data_in, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_data_in = BUS(L2_ram_rom_data_reg[0], L2_ram_rom_data_reg[1], L2_ram_rom_data_reg[2], L2_ram_rom_data_reg[3], L2_ram_rom_data_reg[15], L2_ram_rom_data_reg[13], L2_ram_rom_data_reg[14], L2_ram_rom_data_reg[4], L2_ram_rom_data_reg[5], L2_ram_rom_data_reg[6], L2_ram_rom_data_reg[7], L2_ram_rom_data_reg[8], L2_ram_rom_data_reg[9], L2_ram_rom_data_reg[10], L2_ram_rom_data_reg[11], L2_ram_rom_data_reg[12]);
P1_q_b[0]_PORT_B_data_in_reg = DFFE(P1_q_b[0]_PORT_B_data_in, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_b[0]_PORT_A_address_reg = DFFE(P1_q_b[0]_PORT_A_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_b[0]_PORT_B_address_reg = DFFE(P1_q_b[0]_PORT_B_address, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_PORT_A_write_enable = GND;
P1_q_b[0]_PORT_A_write_enable_reg = DFFE(P1_q_b[0]_PORT_A_write_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_write_enable = L2L2;
P1_q_b[0]_PORT_B_write_enable_reg = DFFE(P1_q_b[0]_PORT_B_write_enable, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_clock_0 = GLOBAL(12_288MHz);
P1_q_b[0]_clock_1 = GLOBAL(A1L6);
P1_q_b[0]_PORT_B_data_out = MEMORY(P1_q_b[0]_PORT_A_data_in_reg, P1_q_b[0]_PORT_B_data_in_reg, P1_q_b[0]_PORT_A_address_reg, P1_q_b[0]_PORT_B_address_reg, P1_q_b[0]_PORT_A_write_enable_reg, P1_q_b[0]_PORT_B_write_enable_reg, , , P1_q_b[0]_clock_0, P1_q_b[0]_clock_1, , , , );
P1_q_b[3] = P1_q_b[0]_PORT_B_data_out[3];

--P1_q_b[2] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[2] at M4K_X19_Y15
P1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
P1_q_b[0]_PORT_A_data_in_reg = DFFE(P1_q_b[0]_PORT_A_data_in, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_data_in = BUS(L2_ram_rom_data_reg[0], L2_ram_rom_data_reg[1], L2_ram_rom_data_reg[2], L2_ram_rom_data_reg[3], L2_ram_rom_data_reg[15], L2_ram_rom_data_reg[13], L2_ram_rom_data_reg[14], L2_ram_rom_data_reg[4], L2_ram_rom_data_reg[5], L2_ram_rom_data_reg[6], L2_ram_rom_data_reg[7], L2_ram_rom_data_reg[8], L2_ram_rom_data_reg[9], L2_ram_rom_data_reg[10], L2_ram_rom_data_reg[11], L2_ram_rom_data_reg[12]);
P1_q_b[0]_PORT_B_data_in_reg = DFFE(P1_q_b[0]_PORT_B_data_in, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_b[0]_PORT_A_address_reg = DFFE(P1_q_b[0]_PORT_A_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_b[0]_PORT_B_address_reg = DFFE(P1_q_b[0]_PORT_B_address, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_PORT_A_write_enable = GND;
P1_q_b[0]_PORT_A_write_enable_reg = DFFE(P1_q_b[0]_PORT_A_write_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_write_enable = L2L2;
P1_q_b[0]_PORT_B_write_enable_reg = DFFE(P1_q_b[0]_PORT_B_write_enable, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_clock_0 = GLOBAL(12_288MHz);
P1_q_b[0]_clock_1 = GLOBAL(A1L6);
P1_q_b[0]_PORT_B_data_out = MEMORY(P1_q_b[0]_PORT_A_data_in_reg, P1_q_b[0]_PORT_B_data_in_reg, P1_q_b[0]_PORT_A_address_reg, P1_q_b[0]_PORT_B_address_reg, P1_q_b[0]_PORT_A_write_enable_reg, P1_q_b[0]_PORT_B_write_enable_reg, , , P1_q_b[0]_clock_0, P1_q_b[0]_clock_1, , , , );
P1_q_b[2] = P1_q_b[0]_PORT_B_data_out[2];

--P1_q_b[1] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[1] at M4K_X19_Y15
P1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
P1_q_b[0]_PORT_A_data_in_reg = DFFE(P1_q_b[0]_PORT_A_data_in, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_data_in = BUS(L2_ram_rom_data_reg[0], L2_ram_rom_data_reg[1], L2_ram_rom_data_reg[2], L2_ram_rom_data_reg[3], L2_ram_rom_data_reg[15], L2_ram_rom_data_reg[13], L2_ram_rom_data_reg[14], L2_ram_rom_data_reg[4], L2_ram_rom_data_reg[5], L2_ram_rom_data_reg[6], L2_ram_rom_data_reg[7], L2_ram_rom_data_reg[8], L2_ram_rom_data_reg[9], L2_ram_rom_data_reg[10], L2_ram_rom_data_reg[11], L2_ram_rom_data_reg[12]);
P1_q_b[0]_PORT_B_data_in_reg = DFFE(P1_q_b[0]_PORT_B_data_in, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_b[0]_PORT_A_address_reg = DFFE(P1_q_b[0]_PORT_A_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_b[0]_PORT_B_address_reg = DFFE(P1_q_b[0]_PORT_B_address, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_PORT_A_write_enable = GND;
P1_q_b[0]_PORT_A_write_enable_reg = DFFE(P1_q_b[0]_PORT_A_write_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_write_enable = L2L2;
P1_q_b[0]_PORT_B_write_enable_reg = DFFE(P1_q_b[0]_PORT_B_write_enable, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_clock_0 = GLOBAL(12_288MHz);
P1_q_b[0]_clock_1 = GLOBAL(A1L6);
P1_q_b[0]_PORT_B_data_out = MEMORY(P1_q_b[0]_PORT_A_data_in_reg, P1_q_b[0]_PORT_B_data_in_reg, P1_q_b[0]_PORT_A_address_reg, P1_q_b[0]_PORT_B_address_reg, P1_q_b[0]_PORT_A_write_enable_reg, P1_q_b[0]_PORT_B_write_enable_reg, , , P1_q_b[0]_clock_0, P1_q_b[0]_clock_1, , , , );
P1_q_b[1] = P1_q_b[0]_PORT_B_data_out[1];


--L2_ram_rom_data_reg[1] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1] at LC_X27_Y15_N0
--operation mode is normal

L2_ram_rom_data_reg[1] = AMPP_FUNCTION(A1L6, L2_ram_rom_data_reg[2], P1_q_b[1], L2L10, VCC, L2L52);


--X4_Q[3] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[3] at LC_X28_Y15_N0
--operation mode is normal

X4_Q[3] = AMPP_FUNCTION(A1L6, X3_Q[3], X2_Q[0], X6_Q[3], D1_CLRN_SIGNAL, D1L22);


--L2_ram_rom_data_shift_cntr_reg[1] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] at LC_X26_Y15_N1
--operation mode is arithmetic

L2_ram_rom_data_shift_cntr_reg[1] = AMPP_FUNCTION(A1L6, L2_ram_rom_data_shift_cntr_reg[1], !X4_Q[3], L2L69, L2L55, L2L56);

--L2L58 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~63 at LC_X26_Y15_N1
--operation mode is arithmetic

L2L58 = AMPP_FUNCTION(L2_ram_rom_data_shift_cntr_reg[1], L2L55);

--L2L59 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~63COUT1 at LC_X26_Y15_N1
--operation mode is arithmetic

L2L59 = AMPP_FUNCTION(L2_ram_rom_data_shift_cntr_reg[1], L2L56);


--L2_ram_rom_data_shift_cntr_reg[0] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] at LC_X26_Y15_N0
--operation mode is arithmetic

L2_ram_rom_data_shift_cntr_reg[0] = AMPP_FUNCTION(A1L6, L2_ram_rom_data_shift_cntr_reg[0], L2L11, !X4_Q[3], L2L69);

--L2L55 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~67 at LC_X26_Y15_N0
--operation mode is arithmetic

L2L55 = AMPP_FUNCTION(L2_ram_rom_data_shift_cntr_reg[0], L2L11);

--L2L56 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~67COUT1_83 at LC_X26_Y15_N0
--operation mode is arithmetic

L2L56 = AMPP_FUNCTION(L2_ram_rom_data_shift_cntr_reg[0], L2L11);


--L2_ram_rom_data_shift_cntr_reg[2] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] at LC_X26_Y15_N2
--operation mode is arithmetic

L2_ram_rom_data_shift_cntr_reg[2] = AMPP_FUNCTION(A1L6, L2_ram_rom_data_shift_cntr_reg[2], !X4_Q[3], L2L69, L2L58, L2L59);

--L2L61 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~71 at LC_X26_Y15_N2
--operation mode is arithmetic

L2L61 = AMPP_FUNCTION(L2_ram_rom_data_shift_cntr_reg[2], L2L58);

--L2L62 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~71COUT1_84 at LC_X26_Y15_N2
--operation mode is arithmetic

L2L62 = AMPP_FUNCTION(L2_ram_rom_data_shift_cntr_reg[2], L2L59);


--L2_ram_rom_data_shift_cntr_reg[3] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] at LC_X26_Y15_N3
--operation mode is arithmetic

L2_ram_rom_data_shift_cntr_reg[3] = AMPP_FUNCTION(A1L6, L2_ram_rom_data_shift_cntr_reg[3], !X4_Q[3], L2L69, L2L61, L2L62);

--L2L64 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~75 at LC_X26_Y15_N3
--operation mode is arithmetic

L2L64 = AMPP_FUNCTION(L2_ram_rom_data_shift_cntr_reg[3], L2L61);

--L2L65 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~75COUT1_85 at LC_X26_Y15_N3
--operation mode is arithmetic

L2L65 = AMPP_FUNCTION(L2_ram_rom_data_shift_cntr_reg[3], L2L62);


--L2_ram_rom_data_shift_cntr_reg[4] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] at LC_X26_Y15_N4
--operation mode is normal

L2_ram_rom_data_shift_cntr_reg[4] = AMPP_FUNCTION(A1L6, L2_ram_rom_data_shift_cntr_reg[4], !X4_Q[3], L2L69, L2L64, L2L65);


--L2L70 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|rtl~30 at LC_X26_Y15_N9
--operation mode is normal

L2L70 = AMPP_FUNCTION(L2_ram_rom_data_shift_cntr_reg[2], L2_ram_rom_data_shift_cntr_reg[0], L2_ram_rom_data_shift_cntr_reg[4], L2_ram_rom_data_shift_cntr_reg[3]);


--L2L10 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~1 at LC_X26_Y15_N7
--operation mode is normal

L2L10 = AMPP_FUNCTION(L2_ram_rom_data_shift_cntr_reg[1], X4_Q[3], L2L70, X4_Q[1]);


--L2L11 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~3 at LC_X26_Y15_N5
--operation mode is normal

L2L11 = AMPP_FUNCTION(AB1_state[4], X4L5, D1_jtag_debug_mode_usr1, D1L30);


--L2L52 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]~1357 at LC_X26_Y15_N6
--operation mode is normal

L2L52 = AMPP_FUNCTION(L2L10, L2L11);


--M3_word_counter[1] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1] at LC_X29_Y18_N1
--operation mode is arithmetic

M3_word_counter[1] = AMPP_FUNCTION(A1L6, M3_word_counter[1], VCC, M3L8, M3L7, M3L4, M3L5);

--M3L10 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]~257 at LC_X29_Y18_N1
--operation mode is arithmetic

M3L10 = AMPP_FUNCTION(M3_word_counter[1], M3L4);

--M3L11 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]~257COUT1 at LC_X29_Y18_N1
--operation mode is arithmetic

M3L11 = AMPP_FUNCTION(M3_word_counter[1], M3L5);


--M3L26 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~828 at LC_X28_Y17_N9
--operation mode is normal

M3L26 = AMPP_FUNCTION(AB1_state[4], D1_jtag_debug_mode_usr1, M3_word_counter[1], AB1_state[8]);


--M3_word_counter[2] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2] at LC_X29_Y18_N2
--operation mode is arithmetic

M3_word_counter[2] = AMPP_FUNCTION(A1L6, M3_word_counter[2], VCC, M3L8, M3L7, M3L10, M3L11);

--M3L13 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]~261 at LC_X29_Y18_N2
--operation mode is arithmetic

M3L13 = AMPP_FUNCTION(M3_word_counter[2], M3L10);

--M3L14 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]~261COUT1_281 at LC_X29_Y18_N2
--operation mode is arithmetic

M3L14 = AMPP_FUNCTION(M3_word_counter[2], M3L11);


--M3_word_counter[0] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0] at LC_X29_Y18_N0
--operation mode is arithmetic

M3_word_counter[0] = AMPP_FUNCTION(A1L6, M3_word_counter[0], VCC, M3L8, M3L7);

--M3L4 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~265 at LC_X29_Y18_N0
--operation mode is arithmetic

M3L4 = AMPP_FUNCTION(M3_word_counter[0]);

--M3L5 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~265COUT1_280 at LC_X29_Y18_N0
--operation mode is arithmetic

M3L5 = AMPP_FUNCTION(M3_word_counter[0]);


--M3_word_counter[3] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3] at LC_X29_Y18_N3
--operation mode is arithmetic

M3_word_counter[3] = AMPP_FUNCTION(A1L6, M3_word_counter[3], VCC, M3L8, M3L7, M3L13, M3L14);

--M3L16 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]~269 at LC_X29_Y18_N3
--operation mode is arithmetic

M3L16 = AMPP_FUNCTION(M3_word_counter[3], M3L13);

--M3L17 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]~269COUT1_282 at LC_X29_Y18_N3
--operation mode is arithmetic

M3L17 = AMPP_FUNCTION(M3_word_counter[3], M3L14);


--M3L27 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~829 at LC_X29_Y19_N5
--operation mode is normal

M3L27 = AMPP_FUNCTION(M3_word_counter[0], M3_word_counter[3], M3_word_counter[2]);


--M3_WORD_SR[1] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1] at LC_X28_Y19_N9
--operation mode is normal

M3_WORD_SR[1] = AMPP_FUNCTION(A1L6, M3L22, M3_WORD_SR[2], M3_word_counter[1], M3L28, VCC, M3L23);


--D1_jtag_debug_mode_usr0 is sld_hub:sld_hub_inst|jtag_debug_mode_usr0 at LC_X29_Y18_N6
--operation mode is normal

D1_jtag_debug_mode_usr0 = AMPP_FUNCTION(A1L6, A1L25, A1L26, Z1_dffs[1], Z1_dffs[0], AB1_state[0], AB1_state[12]);


--D1L27 is sld_hub:sld_hub_inst|jtag_debug_mode~2 at LC_X29_Y18_N7
--operation mode is normal

D1L27 = AMPP_FUNCTION(D1_jtag_debug_mode_usr1, D1_jtag_debug_mode_usr0);


--X3_Q[3] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3] at LC_X30_Y16_N0
--operation mode is normal

X3_Q[3] = AMPP_FUNCTION(A1L6, X3L8, X3_Q[3], X3L4, X3L9, D1_CLRN_SIGNAL);


--D1L2 is sld_hub:sld_hub_inst|comb~77 at LC_X28_Y16_N7
--operation mode is normal

D1L2 = AMPP_FUNCTION(AB1_state[4], D1_jtag_debug_mode_usr1, AB1_state[3], D1_jtag_debug_mode_usr0);


--D1L3 is sld_hub:sld_hub_inst|comb~78 at LC_X28_Y16_N8
--operation mode is normal

D1L3 = AMPP_FUNCTION(altera_internal_jtag, A1L8, X3_Q[6], D1L2);


--L2_is_in_use_reg is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg at LC_X29_Y16_N0
--operation mode is normal

L2_is_in_use_reg = AMPP_FUNCTION(A1L6, L2_is_in_use_reg, X4_Q[0], X4_Q[4], D1_CLRN_SIGNAL);


--L1_is_in_use_reg is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg at LC_X30_Y16_N8
--operation mode is normal

L1_is_in_use_reg = AMPP_FUNCTION(A1L6, X5_Q[0], L1_is_in_use_reg, X5_Q[4], D1_CLRN_SIGNAL);


--X3_Q[5] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5] at LC_X30_Y16_N2
--operation mode is normal

X3_Q[5] = AMPP_FUNCTION(A1L6, AB1_state[4], D1_jtag_debug_mode_usr1, X3_Q[5], X3_Q[6], D1_CLRN_SIGNAL);


--BB1_dffe1a[3] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[3] at LC_X28_Y16_N0
--operation mode is normal

BB1_dffe1a[3] = AMPP_FUNCTION(A1L6, X3_Q[1], X3_Q[2], X3_Q[3], D1L27, D1_CLRN_SIGNAL, D1L3);


--D1L18 is sld_hub:sld_hub_inst|IR_MUX_SEL[0]~24 at LC_X28_Y16_N4
--operation mode is normal

D1L18 = AMPP_FUNCTION(X3_Q[5], X3_Q[3], BB1_dffe1a[3]);


--D1L23 is sld_hub:sld_hub_inst|IRSR_ENA~24 at LC_X29_Y15_N9
--operation mode is normal

D1L23 = AMPP_FUNCTION(AB1_state[4], AB1_state[3], D1_jtag_debug_mode_usr1);


--X3_Q[4] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4] at LC_X29_Y16_N3
--operation mode is normal

X3_Q[4] = AMPP_FUNCTION(A1L6, L1_ir_loaded_address_reg[3], D1L18, X3_Q[5], L2_ir_loaded_address_reg[3], D1_CLRN_SIGNAL, AB1_state[4], X3L4);


--X3L3 is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~586 at LC_X30_Y16_N5
--operation mode is normal

X3L3 = AMPP_FUNCTION(X3_Q[6], BB1_dffe1a[3], X3_Q[4]);


--X3L4 is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~587 at LC_X29_Y15_N8
--operation mode is normal

X3L4 = AMPP_FUNCTION(D1L18, D1L23, X3L3, AB1_state[4]);


--W23L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~208 at LC_X22_Y12_N7
--operation mode is normal

W23L1_carry_eqn = (!W23L9 & W23L3) # (W23L9 & W23L4);
W23L1 = W20L1 $ W23L1_carry_eqn $ W17L1;


--B1L47 is FIR_core:inst|ACCU[16]~534 at LC_X21_Y15_N2
--operation mode is normal

B1L47 = B1_RUNNING # C1_NEW_SAMPLE;


--B1_ACCU[30] is FIR_core:inst|ACCU[30] at LC_X21_Y12_N4
--operation mode is arithmetic

B1_ACCU[30]_carry_eqn = (!B1L74 & B1L85) # (B1L74 & B1L86);
B1_ACCU[30]_lut_out = W23L2 $ B1_ACCU[30] $ !B1_ACCU[30]_carry_eqn;
B1_ACCU[30] = DFFEAS(B1_ACCU[30]_lut_out, GLOBAL(12_288MHz), VCC, , B1L47, , , B1L158, );

--B1L88 is FIR_core:inst|ACCU[30]~536 at LC_X21_Y12_N4
--operation mode is arithmetic

B1L88 = CARRY(W23L2 & (B1_ACCU[30] # !B1L86) # !W23L2 & B1_ACCU[30] & !B1L86);


--C1L104 is PCM3006:inst6|SAMPLE_OUT~0 at LC_X21_Y15_N3
--operation mode is normal

C1L104 = C1L13 & !C1_LRCOUT_INT;

--C1_NEW_SAMPLE is PCM3006:inst6|NEW_SAMPLE at LC_X21_Y15_N3
--operation mode is normal

C1_NEW_SAMPLE = DFFEAS(C1L104, GLOBAL(12_288MHz), VCC, , , , , , );


--B1_SAMPLE_OUT[13] is FIR_core:inst|SAMPLE_OUT[13] at LC_X21_Y12_N8
--operation mode is normal

B1_SAMPLE_OUT[13]_lut_out = B1_ACCU[29];
B1_SAMPLE_OUT[13] = DFFEAS(B1_SAMPLE_OUT[13]_lut_out, GLOBAL(12_288MHz), VCC, , B1_LAST, , , , );


--C1_R_IN[12] is PCM3006:inst6|R_IN[12] at LC_X25_Y12_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_R_IN[12]_lut_out = GND;
C1_R_IN[12] = DFFEAS(C1_R_IN[12]_lut_out, GLOBAL(12_288MHz), VCC, , B1_READY, B1_SAMPLE_OUT[12], , , VCC);


--C1_SHIFTOUT[27] is PCM3006:inst6|SHIFTOUT[27] at LC_X24_Y12_N0
--operation mode is normal

C1_SHIFTOUT[27]_lut_out = A1L20 & (A1L21 & C1_R_IN[11] # !A1L21 & (C1_SHIFTOUT[26])) # !A1L20 & (C1_SHIFTOUT[26]);
C1_SHIFTOUT[27] = DFFEAS(C1_SHIFTOUT[27]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--AB1_state[1] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1] at LC_X27_Y13_N2
--operation mode is normal

AB1_state[1] = AMPP_FUNCTION(A1L6, AB1_state[1], AB1_state[0], AB1_state[8], AB1_state[15], VCC, A1L8);


--X1_Q[0] is sld_hub:sld_hub_inst|sld_dffex:RESET|Q[0] at LC_X28_Y17_N8
--operation mode is normal

X1_Q[0] = AMPP_FUNCTION(A1L6, X1L3, X1_Q[0], X2_Q[0], BB1_dffe1a[7], D1_jtag_debug_mode_usr1);


--AB1_state[6] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6] at LC_X27_Y13_N5
--operation mode is normal

AB1_state[6] = AMPP_FUNCTION(A1L6, AB1_state[5], AB1_state[6], VCC, A1L8);


--AB1_state[15] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15] at LC_X28_Y13_N4
--operation mode is normal

AB1_state[15] = AMPP_FUNCTION(A1L6, AB1_state[12], AB1_state[14], VCC, !A1L8);


--AB1_state[11] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11] at LC_X27_Y13_N4
--operation mode is normal

AB1_state[11] = AMPP_FUNCTION(A1L6, AB1_state[14], AB1_state[11], AB1_state[10], VCC, A1L8);


--AB1_state[9] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9] at LC_X29_Y16_N1
--operation mode is normal

AB1_state[9] = AMPP_FUNCTION(A1L6, A1L8, AB1_state[2], VCC);


--AB1_tms_cnt[2] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[2] at LC_X16_Y13_N2
--operation mode is normal

AB1_tms_cnt[2] = AMPP_FUNCTION(A1L6, AB1_tms_cnt[2], AB1_tms_cnt[1], AB1_tms_cnt[0], VCC, !A1L8);


--AB1_tms_cnt[1] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] at LC_X16_Y13_N5
--operation mode is normal

AB1_tms_cnt[1] = AMPP_FUNCTION(A1L6, AB1_tms_cnt[1], AB1_tms_cnt[0], VCC, !A1L8);


--AB1_tms_cnt[0] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0] at LC_X16_Y13_N4
--operation mode is normal

AB1_tms_cnt[0] = AMPP_FUNCTION(A1L6, AB1_tms_cnt[0], A1L8, VCC);


--AB1L19 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~245 at LC_X16_Y13_N6
--operation mode is normal

AB1L19 = AMPP_FUNCTION(AB1_tms_cnt[2], AB1_tms_cnt[1], AB1_tms_cnt[0]);


--AB1_state[10] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10] at LC_X28_Y13_N3
--operation mode is normal

AB1_state[10] = AMPP_FUNCTION(A1L6, A1L8, AB1_state[9], VCC);


--M1L25 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~891 at LC_X27_Y18_N5
--operation mode is normal

M1L25 = AMPP_FUNCTION(M1_word_counter[1], M1_word_counter[0], M1_word_counter[3]);


--M1L8 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~252 at LC_X27_Y18_N6
--operation mode is normal

M1L8 = AMPP_FUNCTION(M1_word_counter[2], M3_clear_signal, M1_word_counter[4], M1L25);


--M1L9 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~253 at LC_X29_Y17_N6
--operation mode is normal

M1L9 = AMPP_FUNCTION(L1L9, AB1_state[4], M3_clear_signal, D1L29);


--M1_WORD_SR[2] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] at LC_X27_Y17_N0
--operation mode is normal

M1_WORD_SR[2] = AMPP_FUNCTION(A1L6, M1L26, M3L22, M1L23, M1_WORD_SR[3], VCC, M1L21);


--D1L28 is sld_hub:sld_hub_inst|jtag_debug_mode~171 at LC_X28_Y13_N1
--operation mode is normal

D1L28 = AMPP_FUNCTION(AB1_state[2], A1L8, AB1_state[12]);


--BB1_dffe1a[1] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[1] at LC_X28_Y16_N6
--operation mode is normal

BB1_dffe1a[1] = AMPP_FUNCTION(A1L6, X3_Q[1], X3_Q[2], X3_Q[3], D1L27, D1_CLRN_SIGNAL, D1L3);


--X2L3 is sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]~52 at LC_X28_Y17_N7
--operation mode is normal

X2L3 = AMPP_FUNCTION(X9_Q[0], BB1_dffe1a[1]);


--X1L3 is sld_hub:sld_hub_inst|sld_dffex:RESET|Q[0]~59 at LC_X28_Y17_N6
--operation mode is normal

X1L3 = AMPP_FUNCTION(AB1_state[8], D1_OK_TO_UPDATE_IR_Q);


--D1L5 is sld_hub:sld_hub_inst|GEN_SHADOW_IRF~1 at LC_X29_Y15_N1
--operation mode is normal

D1L5 = AMPP_FUNCTION(X8_Q[0], AB1_state[5], D1_OK_TO_UPDATE_IR_Q);


--L2_ir_loaded_address_reg[0] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0] at LC_X27_Y16_N6
--operation mode is normal

L2_ir_loaded_address_reg[0] = AMPP_FUNCTION(A1L6, L2_ram_rom_addr_reg[0], !L2L12, L2L13);


--L1_ir_loaded_address_reg[0] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0] at LC_X32_Y18_N9
--operation mode is normal

L1_ir_loaded_address_reg[0] = AMPP_FUNCTION(A1L6, L1_ram_rom_addr_reg[0], !L1L13, L1L14);


--L2_ir_loaded_address_reg[1] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1] at LC_X27_Y16_N2
--operation mode is normal

L2_ir_loaded_address_reg[1] = AMPP_FUNCTION(A1L6, L2_ram_rom_addr_reg[1], !L2L12, L2L13);


--L1_ir_loaded_address_reg[1] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1] at LC_X32_Y18_N8
--operation mode is normal

L1_ir_loaded_address_reg[1] = AMPP_FUNCTION(A1L6, L1_ram_rom_addr_reg[1], !L1L13, L1L14);


--L1L2 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~11 at LC_X29_Y17_N8
--operation mode is normal

L1L2 = AMPP_FUNCTION(X5_Q[2], D1L29, AB1_state[5], D1_jtag_debug_mode_usr1);


--C1_LEFT_OUT[0] is PCM3006:inst6|LEFT_OUT[0] at LC_X31_Y19_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_LEFT_OUT[0]_lut_out = GND;
C1_LEFT_OUT[0] = DFFEAS(C1_LEFT_OUT[0]_lut_out, GLOBAL(12_288MHz), VCC, , C1L104, C1_SHIFTIN[16], , , VCC);


--B1_H_INDEX[0] is FIR_core:inst|H_INDEX[0] at LC_X32_Y16_N1
--operation mode is arithmetic

B1_H_INDEX[0]_lut_out = B1_H_INDEX[0] $ B1L47;
B1_H_INDEX[0] = DFFEAS(B1_H_INDEX[0]_lut_out, GLOBAL(12_288MHz), !GLOBAL(SWITCH1), , , B1L90, , , B1_LAST);

--B1L139 is FIR_core:inst|H_INDEX[0]~136 at LC_X32_Y16_N1
--operation mode is arithmetic

B1L139_cout_0 = B1_H_INDEX[0] & B1L47;
B1L139 = CARRY(B1L139_cout_0);

--B1L140 is FIR_core:inst|H_INDEX[0]~136COUT1_164 at LC_X32_Y16_N1
--operation mode is arithmetic

B1L140_cout_1 = B1_H_INDEX[0] & B1L47;
B1L140 = CARRY(B1L140_cout_1);


--B1_H_INDEX[1] is FIR_core:inst|H_INDEX[1] at LC_X32_Y16_N2
--operation mode is arithmetic

B1_H_INDEX[1]_lut_out = B1_H_INDEX[1] $ (B1L139);
B1_H_INDEX[1] = DFFEAS(B1_H_INDEX[1]_lut_out, GLOBAL(12_288MHz), !GLOBAL(SWITCH1), , , B1L93, , , B1_LAST);

--B1L142 is FIR_core:inst|H_INDEX[1]~140 at LC_X32_Y16_N2
--operation mode is arithmetic

B1L142_cout_0 = !B1L139 # !B1_H_INDEX[1];
B1L142 = CARRY(B1L142_cout_0);

--B1L143 is FIR_core:inst|H_INDEX[1]~140COUT1_165 at LC_X32_Y16_N2
--operation mode is arithmetic

B1L143_cout_1 = !B1L140 # !B1_H_INDEX[1];
B1L143 = CARRY(B1L143_cout_1);


--B1_H_INDEX[2] is FIR_core:inst|H_INDEX[2] at LC_X32_Y16_N3
--operation mode is arithmetic

B1_H_INDEX[2]_lut_out = B1_H_INDEX[2] $ !B1L142;
B1_H_INDEX[2] = DFFEAS(B1_H_INDEX[2]_lut_out, GLOBAL(12_288MHz), !GLOBAL(SWITCH1), , , B1L96, , , B1_LAST);

--B1L145 is FIR_core:inst|H_INDEX[2]~144 at LC_X32_Y16_N3
--operation mode is arithmetic

B1L145_cout_0 = B1_H_INDEX[2] & !B1L142;
B1L145 = CARRY(B1L145_cout_0);

--B1L146 is FIR_core:inst|H_INDEX[2]~144COUT1 at LC_X32_Y16_N3
--operation mode is arithmetic

B1L146_cout_1 = B1_H_INDEX[2] & !B1L143;
B1L146 = CARRY(B1L146_cout_1);


--B1_H_INDEX[3] is FIR_core:inst|H_INDEX[3] at LC_X32_Y16_N4
--operation mode is arithmetic

B1_H_INDEX[3]_lut_out = B1_H_INDEX[3] $ B1L145;
B1_H_INDEX[3] = DFFEAS(B1_H_INDEX[3]_lut_out, GLOBAL(12_288MHz), !GLOBAL(SWITCH1), , , B1L99, , , B1_LAST);

--B1L148 is FIR_core:inst|H_INDEX[3]~148 at LC_X32_Y16_N4
--operation mode is arithmetic

B1L148 = B1L149;


--B1_H_INDEX[4] is FIR_core:inst|H_INDEX[4] at LC_X32_Y16_N5
--operation mode is arithmetic

B1_H_INDEX[4]_carry_eqn = (!B1L148 & GND) # (B1L148 & VCC);
B1_H_INDEX[4]_lut_out = B1_H_INDEX[4] $ !B1_H_INDEX[4]_carry_eqn;
B1_H_INDEX[4] = DFFEAS(B1_H_INDEX[4]_lut_out, GLOBAL(12_288MHz), !GLOBAL(SWITCH1), , , B1L103, , , B1_LAST);

--B1L152 is FIR_core:inst|H_INDEX[4]~152 at LC_X32_Y16_N5
--operation mode is arithmetic

B1L152_cout_0 = B1_H_INDEX[4] & !B1L148;
B1L152 = CARRY(B1L152_cout_0);

--B1L153 is FIR_core:inst|H_INDEX[4]~152COUT1_166 at LC_X32_Y16_N5
--operation mode is arithmetic

B1L153_cout_1 = B1_H_INDEX[4] & !B1L148;
B1L153 = CARRY(B1L153_cout_1);


--B1_H_INDEX[5] is FIR_core:inst|H_INDEX[5] at LC_X32_Y16_N6
--operation mode is arithmetic

B1_H_INDEX[5]_carry_eqn = (!B1L148 & B1L152) # (B1L148 & B1L153);
B1_H_INDEX[5]_lut_out = B1_H_INDEX[5] $ (B1_H_INDEX[5]_carry_eqn);
B1_H_INDEX[5] = DFFEAS(B1_H_INDEX[5]_lut_out, GLOBAL(12_288MHz), !GLOBAL(SWITCH1), , , B1L106, , , B1_LAST);

--B1L155 is FIR_core:inst|H_INDEX[5]~156 at LC_X32_Y16_N6
--operation mode is arithmetic

B1L155_cout_0 = !B1L152 # !B1_H_INDEX[5];
B1L155 = CARRY(B1L155_cout_0);

--B1L156 is FIR_core:inst|H_INDEX[5]~156COUT1_167 at LC_X32_Y16_N6
--operation mode is arithmetic

B1L156_cout_1 = !B1L153 # !B1_H_INDEX[5];
B1L156 = CARRY(B1L156_cout_1);


--B1_H_INDEX[6] is FIR_core:inst|H_INDEX[6] at LC_X32_Y16_N7
--operation mode is normal

B1_H_INDEX[6]_carry_eqn = (!B1L148 & B1L155) # (B1L148 & B1L156);
B1_H_INDEX[6]_lut_out = B1_H_INDEX[6] $ (!B1_H_INDEX[6]_carry_eqn);
B1_H_INDEX[6] = DFFEAS(B1_H_INDEX[6]_lut_out, GLOBAL(12_288MHz), !GLOBAL(SWITCH1), , , B1L109, , , B1_LAST);


--L1_ram_rom_addr_reg[0] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0] at LC_X32_Y18_N1
--operation mode is arithmetic

L1_ram_rom_addr_reg[0] = AMPP_FUNCTION(A1L6, L1_ram_rom_addr_reg[0], L1_ram_rom_incr_addr, L1_ram_rom_addr_reg[1], !X5_Q[0], L1L10);

--L1L17 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~106 at LC_X32_Y18_N1
--operation mode is arithmetic

L1L17 = AMPP_FUNCTION(L1_ram_rom_addr_reg[0], L1_ram_rom_incr_addr);

--L1L18 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~106COUT1_134 at LC_X32_Y18_N1
--operation mode is arithmetic

L1L18 = AMPP_FUNCTION(L1_ram_rom_addr_reg[0], L1_ram_rom_incr_addr);


--L1_ram_rom_addr_reg[1] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1] at LC_X32_Y18_N2
--operation mode is arithmetic

L1_ram_rom_addr_reg[1] = AMPP_FUNCTION(A1L6, L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], !X5_Q[0], L1L10, L1L17, L1L18);

--L1L20 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~110 at LC_X32_Y18_N2
--operation mode is arithmetic

L1L20 = AMPP_FUNCTION(L1_ram_rom_addr_reg[1], L1L17);

--L1L21 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~110COUT1_135 at LC_X32_Y18_N2
--operation mode is arithmetic

L1L21 = AMPP_FUNCTION(L1_ram_rom_addr_reg[1], L1L18);


--L1_ram_rom_addr_reg[2] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2] at LC_X32_Y18_N3
--operation mode is arithmetic

L1_ram_rom_addr_reg[2] = AMPP_FUNCTION(A1L6, L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], !X5_Q[0], L1L10, L1L20, L1L21);

--L1L23 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~114 at LC_X32_Y18_N3
--operation mode is arithmetic

L1L23 = AMPP_FUNCTION(L1_ram_rom_addr_reg[2], L1L20);

--L1L24 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~114COUT1 at LC_X32_Y18_N3
--operation mode is arithmetic

L1L24 = AMPP_FUNCTION(L1_ram_rom_addr_reg[2], L1L21);


--L1_ram_rom_addr_reg[3] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3] at LC_X32_Y18_N4
--operation mode is arithmetic

L1_ram_rom_addr_reg[3] = AMPP_FUNCTION(A1L6, L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], !X5_Q[0], L1L10, L1L23, L1L24);

--L1L26 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~118 at LC_X32_Y18_N4
--operation mode is arithmetic

L1L26 = AMPP_FUNCTION(L1_ram_rom_addr_reg[3], L1L23, L1L24);


--L1_ram_rom_addr_reg[4] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4] at LC_X32_Y18_N5
--operation mode is arithmetic

L1_ram_rom_addr_reg[4] = AMPP_FUNCTION(A1L6, L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], !X5_Q[0], L1L10, L1L26);

--L1L30 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~122 at LC_X32_Y18_N5
--operation mode is arithmetic

L1L30 = AMPP_FUNCTION(L1_ram_rom_addr_reg[4]);

--L1L31 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~122COUT1_136 at LC_X32_Y18_N5
--operation mode is arithmetic

L1L31 = AMPP_FUNCTION(L1_ram_rom_addr_reg[4]);


--L1_ram_rom_addr_reg[5] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5] at LC_X32_Y18_N6
--operation mode is arithmetic

L1_ram_rom_addr_reg[5] = AMPP_FUNCTION(A1L6, L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6], !X5_Q[0], L1L10, L1L26, L1L30, L1L31);

--L1L33 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~126 at LC_X32_Y18_N6
--operation mode is arithmetic

L1L33 = AMPP_FUNCTION(L1_ram_rom_addr_reg[5], L1L30);

--L1L34 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~126COUT1_137 at LC_X32_Y18_N6
--operation mode is arithmetic

L1L34 = AMPP_FUNCTION(L1_ram_rom_addr_reg[5], L1L31);


--L1_ram_rom_addr_reg[6] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6] at LC_X32_Y18_N7
--operation mode is normal

L1_ram_rom_addr_reg[6] = AMPP_FUNCTION(A1L6, L1_ram_rom_addr_reg[6], altera_internal_jtag, !X5_Q[0], L1L10, L1L26, L1L33, L1L34);


--L1_ram_rom_data_reg[2] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2] at LC_X32_Y19_N5
--operation mode is normal

L1_ram_rom_data_reg[2] = AMPP_FUNCTION(A1L6, L1_ram_rom_data_reg[3], L1L11, K1_q_b[2], VCC, L1L53);


--X7_Q[3] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[3] at LC_X30_Y17_N6
--operation mode is normal

X7_Q[3] = AMPP_FUNCTION(A1L6, X3_Q[3], D1_CLRN_SIGNAL, D1L5);


--L1L70 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|rtl~0 at LC_X31_Y17_N2
--operation mode is normal

L1L70 = AMPP_FUNCTION(L1L71, L1_ram_rom_data_shift_cntr_reg[1]);


--M2L25 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1432 at LC_X28_Y18_N6
--operation mode is normal

M2L25 = AMPP_FUNCTION(M2_word_counter[1], M2_word_counter[3], M2_word_counter[0]);


--M2L8 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~244 at LC_X28_Y18_N8
--operation mode is normal

M2L8 = AMPP_FUNCTION(M3_clear_signal, M2_word_counter[4], M2_word_counter[2], M2L25);


--M2L9 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~245 at LC_X28_Y18_N9
--operation mode is normal

M2L9 = AMPP_FUNCTION(M3_clear_signal, L1L9, AB1_state[4], D1L30);


--M2L26 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1433 at LC_X28_Y19_N5
--operation mode is normal

M2L26 = AMPP_FUNCTION(M2_word_counter[1], M2_word_counter[4], M2_word_counter[3], M2_word_counter[2]);


--M2_WORD_SR[2] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] at LC_X28_Y19_N6
--operation mode is normal

M2_WORD_SR[2] = AMPP_FUNCTION(A1L6, M2L28, M2L30, M2L27, M3L29, VCC, M2L21);


--D1L4 is sld_hub:sld_hub_inst|GEN_SHADOW_IRF~0 at LC_X29_Y15_N0
--operation mode is normal

D1L4 = AMPP_FUNCTION(X8_Q[1], AB1_state[5], D1_OK_TO_UPDATE_IR_Q);


--L2L2 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~11 at LC_X29_Y15_N6
--operation mode is normal

L2L2 = AMPP_FUNCTION(X4_Q[2], AB1_state[5], D1_jtag_debug_mode_usr1, D1L30);


--L2_ram_rom_addr_reg[0] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0] at LC_X28_Y15_N1
--operation mode is arithmetic

L2_ram_rom_addr_reg[0] = AMPP_FUNCTION(A1L6, L2_ram_rom_addr_reg[0], L2_ram_rom_incr_addr, L2_ram_rom_addr_reg[1], !X4_Q[0], L2L9);

--L2L16 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~106 at LC_X28_Y15_N1
--operation mode is arithmetic

L2L16 = AMPP_FUNCTION(L2_ram_rom_addr_reg[0], L2_ram_rom_incr_addr);

--L2L17 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~106COUT1_134 at LC_X28_Y15_N1
--operation mode is arithmetic

L2L17 = AMPP_FUNCTION(L2_ram_rom_addr_reg[0], L2_ram_rom_incr_addr);


--L2_ram_rom_addr_reg[1] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1] at LC_X28_Y15_N2
--operation mode is arithmetic

L2_ram_rom_addr_reg[1] = AMPP_FUNCTION(A1L6, L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], !X4_Q[0], L2L9, L2L16, L2L17);

--L2L19 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~110 at LC_X28_Y15_N2
--operation mode is arithmetic

L2L19 = AMPP_FUNCTION(L2_ram_rom_addr_reg[1], L2L16);

--L2L20 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~110COUT1_135 at LC_X28_Y15_N2
--operation mode is arithmetic

L2L20 = AMPP_FUNCTION(L2_ram_rom_addr_reg[1], L2L17);


--L2_ram_rom_addr_reg[2] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2] at LC_X28_Y15_N3
--operation mode is arithmetic

L2_ram_rom_addr_reg[2] = AMPP_FUNCTION(A1L6, L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], !X4_Q[0], L2L9, L2L19, L2L20);

--L2L22 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~114 at LC_X28_Y15_N3
--operation mode is arithmetic

L2L22 = AMPP_FUNCTION(L2_ram_rom_addr_reg[2], L2L19);

--L2L23 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~114COUT1 at LC_X28_Y15_N3
--operation mode is arithmetic

L2L23 = AMPP_FUNCTION(L2_ram_rom_addr_reg[2], L2L20);


--L2_ram_rom_addr_reg[3] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3] at LC_X28_Y15_N4
--operation mode is arithmetic

L2_ram_rom_addr_reg[3] = AMPP_FUNCTION(A1L6, L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], !X4_Q[0], L2L9, L2L22, L2L23);

--L2L25 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~118 at LC_X28_Y15_N4
--operation mode is arithmetic

L2L25 = AMPP_FUNCTION(L2_ram_rom_addr_reg[3], L2L22, L2L23);


--L2_ram_rom_addr_reg[4] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4] at LC_X28_Y15_N5
--operation mode is arithmetic

L2_ram_rom_addr_reg[4] = AMPP_FUNCTION(A1L6, L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], !X4_Q[0], L2L9, L2L25);

--L2L29 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~122 at LC_X28_Y15_N5
--operation mode is arithmetic

L2L29 = AMPP_FUNCTION(L2_ram_rom_addr_reg[4]);

--L2L30 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~122COUT1_136 at LC_X28_Y15_N5
--operation mode is arithmetic

L2L30 = AMPP_FUNCTION(L2_ram_rom_addr_reg[4]);


--L2_ram_rom_addr_reg[5] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5] at LC_X28_Y15_N6
--operation mode is arithmetic

L2_ram_rom_addr_reg[5] = AMPP_FUNCTION(A1L6, L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6], !X4_Q[0], L2L9, L2L25, L2L29, L2L30);

--L2L32 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~126 at LC_X28_Y15_N6
--operation mode is arithmetic

L2L32 = AMPP_FUNCTION(L2_ram_rom_addr_reg[5], L2L29);

--L2L33 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~126COUT1_137 at LC_X28_Y15_N6
--operation mode is arithmetic

L2L33 = AMPP_FUNCTION(L2_ram_rom_addr_reg[5], L2L30);


--L2_ram_rom_addr_reg[6] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6] at LC_X28_Y15_N7
--operation mode is normal

L2_ram_rom_addr_reg[6] = AMPP_FUNCTION(A1L6, L2_ram_rom_addr_reg[6], altera_internal_jtag, !X4_Q[0], L2L9, L2L25, L2L32, L2L33);


--L2_ram_rom_data_reg[2] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2] at LC_X27_Y15_N4
--operation mode is normal

L2_ram_rom_data_reg[2] = AMPP_FUNCTION(A1L6, L2L10, P1_q_b[2], L2_ram_rom_data_reg[3], VCC, L2L52);


--X6_Q[3] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|Q[3] at LC_X30_Y15_N9
--operation mode is normal

X6_Q[3] = AMPP_FUNCTION(A1L6, X3_Q[3], D1_CLRN_SIGNAL, D1L4);


--L2L69 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|rtl~0 at LC_X27_Y14_N2
--operation mode is normal

L2L69 = AMPP_FUNCTION(L2L70, L2_ram_rom_data_shift_cntr_reg[1]);


--M3L6 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~272 at LC_X29_Y18_N5
--operation mode is normal

M3L6 = AMPP_FUNCTION(M3_word_counter[1], M3_word_counter[0], M3_word_counter[2], M3_word_counter[3]);


--M3_word_counter[4] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[4] at LC_X29_Y18_N4
--operation mode is normal

M3_word_counter[4] = AMPP_FUNCTION(A1L6, M3_word_counter[4], VCC, M3L8, M3L7, M3L16, M3L17);


--M3L7 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~277 at LC_X29_Y18_N9
--operation mode is normal

M3L7 = AMPP_FUNCTION(M3_clear_signal, AB1_state[4], AB1_state[3], D1_jtag_debug_mode_usr0);


--M3_WORD_SR[2] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[2] at LC_X28_Y19_N8
--operation mode is normal

M3_WORD_SR[2] = AMPP_FUNCTION(A1L6, M3L30, M3_WORD_SR[3], M3L22, M3L28, VCC, M3L23);


--M3L28 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~831 at LC_X28_Y17_N3
--operation mode is normal

M3L28 = AMPP_FUNCTION(AB1_state[4], D1_jtag_debug_mode_usr1, AB1_state[8], M3_word_counter[2]);


--L2_ir_loaded_address_reg[2] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2] at LC_X27_Y16_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_ir_loaded_address_reg[2] = AMPP_FUNCTION(A1L6, L2_ram_rom_addr_reg[2], !L2L12, GND, L2L13);


--X3L8 is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]~588 at LC_X30_Y16_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X3L8 = AMPP_FUNCTION(AB1_state[4], D1L18, L2_ir_loaded_address_reg[2]);

--L1_ir_loaded_address_reg[2] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2] at LC_X30_Y16_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L1_ir_loaded_address_reg[2] = AMPP_FUNCTION(A1L6, L1_ram_rom_addr_reg[2], !L1L13, GND, L1L14);


--X3L9 is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]~589 at LC_X30_Y16_N6
--operation mode is normal

X3L9 = AMPP_FUNCTION(AB1_state[4], X3_Q[4]);


--X4_Q[4] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[4] at LC_X30_Y15_N7
--operation mode is normal

X4_Q[4] = AMPP_FUNCTION(A1L6, X2_Q[0], X3_Q[4], X6_Q[4], D1_CLRN_SIGNAL, D1L22);


--X5_Q[4] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] at LC_X30_Y17_N1
--operation mode is normal

X5_Q[4] = AMPP_FUNCTION(A1L6, X2_Q[0], X3_Q[4], X7_Q[4], D1_CLRN_SIGNAL, D1L21);


--L2_ir_loaded_address_reg[3] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3] at LC_X27_Y16_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_ir_loaded_address_reg[3] = AMPP_FUNCTION(A1L6, L2_ram_rom_addr_reg[3], !L2L12, GND, L2L13);


--L1_ir_loaded_address_reg[3] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3] at LC_X30_Y16_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L1_ir_loaded_address_reg[3] = AMPP_FUNCTION(A1L6, L1_ram_rom_addr_reg[3], !L1L13, GND, L1L14);


--W20L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~176 at LC_X21_Y16_N5
--operation mode is normal

W20L1_carry_eqn = W20L3;
W20L1 = W14L1 $ W20L1_carry_eqn $ W11L1;


--W17L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~176 at LC_X23_Y14_N5
--operation mode is normal

W17L1_carry_eqn = W17L3;
W17L1 = W8L1 $ W17L1_carry_eqn $ W5L1;


--W23L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~213 at LC_X22_Y12_N6
--operation mode is arithmetic

W23L2_carry_eqn = (!W23L9 & W23L6) # (W23L9 & W23L7);
W23L2 = W17L2 $ W20L1 $ !W23L2_carry_eqn;

--W23L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~215 at LC_X22_Y12_N6
--operation mode is arithmetic

W23L3_cout_0 = W17L2 & (W20L1 # !W23L6) # !W17L2 & W20L1 & !W23L6;
W23L3 = CARRY(W23L3_cout_0);

--W23L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~215COUT1_358 at LC_X22_Y12_N6
--operation mode is arithmetic

W23L4_cout_1 = W17L2 & (W20L1 # !W23L7) # !W17L2 & W20L1 & !W23L7;
W23L4 = CARRY(W23L4_cout_1);


--B1_ACCU[29] is FIR_core:inst|ACCU[29] at LC_X21_Y12_N3
--operation mode is arithmetic

B1_ACCU[29]_carry_eqn = (!B1L74 & B1L82) # (B1L74 & B1L83);
B1_ACCU[29]_lut_out = W23L5 $ B1_ACCU[29] $ B1_ACCU[29]_carry_eqn;
B1_ACCU[29] = DFFEAS(B1_ACCU[29]_lut_out, GLOBAL(12_288MHz), VCC, , B1L47, , , B1L158, );

--B1L85 is FIR_core:inst|ACCU[29]~540 at LC_X21_Y12_N3
--operation mode is arithmetic

B1L85_cout_0 = W23L5 & !B1_ACCU[29] & !B1L82 # !W23L5 & (!B1L82 # !B1_ACCU[29]);
B1L85 = CARRY(B1L85_cout_0);

--B1L86 is FIR_core:inst|ACCU[29]~540COUT1_683 at LC_X21_Y12_N3
--operation mode is arithmetic

B1L86_cout_1 = W23L5 & !B1_ACCU[29] & !B1L83 # !W23L5 & (!B1L83 # !B1_ACCU[29]);
B1L86 = CARRY(B1L86_cout_1);


--B1_SAMPLE_OUT[12] is FIR_core:inst|SAMPLE_OUT[12] at LC_X21_Y12_N6
--operation mode is normal

B1_SAMPLE_OUT[12]_lut_out = B1_ACCU[28];
B1_SAMPLE_OUT[12] = DFFEAS(B1_SAMPLE_OUT[12]_lut_out, GLOBAL(12_288MHz), VCC, , B1_LAST, , , , );


--C1_R_IN[11] is PCM3006:inst6|R_IN[11] at LC_X25_Y12_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_R_IN[11]_lut_out = GND;
C1_R_IN[11] = DFFEAS(C1_R_IN[11]_lut_out, GLOBAL(12_288MHz), VCC, , B1_READY, B1_SAMPLE_OUT[11], , , VCC);


--C1_SHIFTOUT[26] is PCM3006:inst6|SHIFTOUT[26] at LC_X24_Y12_N6
--operation mode is normal

C1_SHIFTOUT[26]_lut_out = A1L20 & (A1L21 & (C1_R_IN[10]) # !A1L21 & C1_SHIFTOUT[25]) # !A1L20 & C1_SHIFTOUT[25];
C1_SHIFTOUT[26] = DFFEAS(C1_SHIFTOUT[26]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--BB1_dffe1a[7] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[7] at LC_X28_Y17_N1
--operation mode is normal

BB1_dffe1a[7] = AMPP_FUNCTION(A1L6, D1L27, X3_Q[1], X3_Q[2], X3_Q[3], D1_CLRN_SIGNAL, D1L3);


--AB1_state[14] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14] at LC_X28_Y13_N9
--operation mode is normal

AB1_state[14] = AMPP_FUNCTION(A1L6, AB1_state[13], A1L8, VCC);


--M1L26 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~893 at LC_X27_Y17_N6
--operation mode is normal

M1L26 = AMPP_FUNCTION(M1_word_counter[3], M1_word_counter[0], M1_word_counter[4], M1_word_counter[1]);


--M1_WORD_SR[3] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] at LC_X27_Y17_N1
--operation mode is normal

M1_WORD_SR[3] = AMPP_FUNCTION(A1L6, M3L31, M3L29, M1L28, VCC, M1L21);


--L2L12 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|process4~0 at LC_X29_Y16_N6
--operation mode is normal

L2L12 = AMPP_FUNCTION(X4_Q[0], X4_Q[4]);


--L2L13 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|process4~24 at LC_X27_Y17_N8
--operation mode is normal

L2L13 = AMPP_FUNCTION(D1_jtag_debug_mode_usr1, D1L30, AB1_state[5], X4_Q[3]);


--L1L13 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|process4~0 at LC_X30_Y16_N3
--operation mode is normal

L1L13 = AMPP_FUNCTION(X5_Q[0], X5_Q[4]);


--L1L14 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|process4~12 at LC_X29_Y17_N4
--operation mode is normal

L1L14 = AMPP_FUNCTION(D1_jtag_debug_mode_usr1, D1L29, AB1_state[5], X5_Q[3]);


--C1_SHIFTIN[16] is PCM3006:inst6|SHIFTIN[16] at LC_X31_Y19_N7
--operation mode is normal

C1_SHIFTIN[16]_lut_out = C1_SHIFTIN[15];
C1_SHIFTIN[16] = DFFEAS(C1_SHIFTIN[16]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, , , , );


--B1L90 is FIR_core:inst|add~1701 at LC_X32_Y15_N1
--operation mode is arithmetic

B1L90 = !B1_START_INDEX[0];

--B1L91 is FIR_core:inst|add~1703 at LC_X32_Y15_N1
--operation mode is arithmetic

B1L91_cout_0 = B1_START_INDEX[0];
B1L91 = CARRY(B1L91_cout_0);

--B1L92 is FIR_core:inst|add~1703COUT1_1737 at LC_X32_Y15_N1
--operation mode is arithmetic

B1L92_cout_1 = B1_START_INDEX[0];
B1L92 = CARRY(B1L92_cout_1);


--B1L93 is FIR_core:inst|add~1706 at LC_X32_Y15_N2
--operation mode is arithmetic

B1L93 = B1_START_INDEX[1] $ (!B1L91);

--B1L94 is FIR_core:inst|add~1708 at LC_X32_Y15_N2
--operation mode is arithmetic

B1L94_cout_0 = !B1_START_INDEX[1] & (!B1L91);
B1L94 = CARRY(B1L94_cout_0);

--B1L95 is FIR_core:inst|add~1708COUT1_1738 at LC_X32_Y15_N2
--operation mode is arithmetic

B1L95_cout_1 = !B1_START_INDEX[1] & (!B1L92);
B1L95 = CARRY(B1L95_cout_1);


--B1L96 is FIR_core:inst|add~1711 at LC_X32_Y15_N3
--operation mode is arithmetic

B1L96 = B1_START_INDEX[2] $ B1L94;

--B1L97 is FIR_core:inst|add~1713 at LC_X32_Y15_N3
--operation mode is arithmetic

B1L97_cout_0 = B1_START_INDEX[2] # !B1L94;
B1L97 = CARRY(B1L97_cout_0);

--B1L98 is FIR_core:inst|add~1713COUT1 at LC_X32_Y15_N3
--operation mode is arithmetic

B1L98_cout_1 = B1_START_INDEX[2] # !B1L95;
B1L98 = CARRY(B1L98_cout_1);


--B1L99 is FIR_core:inst|add~1716 at LC_X32_Y15_N4
--operation mode is arithmetic

B1L99 = B1_START_INDEX[3] $ !B1L97;

--B1L100 is FIR_core:inst|add~1718 at LC_X32_Y15_N4
--operation mode is arithmetic

B1L100 = B1L101;


--B1L103 is FIR_core:inst|add~1721 at LC_X32_Y15_N5
--operation mode is arithmetic

B1L103_carry_eqn = (!B1L100 & GND) # (B1L100 & VCC);
B1L103 = B1_START_INDEX[4] $ (B1L103_carry_eqn);

--B1L104 is FIR_core:inst|add~1723 at LC_X32_Y15_N5
--operation mode is arithmetic

B1L104_cout_0 = B1_START_INDEX[4] # !B1L100;
B1L104 = CARRY(B1L104_cout_0);

--B1L105 is FIR_core:inst|add~1723COUT1_1739 at LC_X32_Y15_N5
--operation mode is arithmetic

B1L105_cout_1 = B1_START_INDEX[4] # !B1L100;
B1L105 = CARRY(B1L105_cout_1);


--B1L106 is FIR_core:inst|add~1726 at LC_X32_Y15_N6
--operation mode is arithmetic

B1L106_carry_eqn = (!B1L100 & B1L104) # (B1L100 & B1L105);
B1L106 = B1_START_INDEX[5] $ !B1L106_carry_eqn;

--B1L107 is FIR_core:inst|add~1728 at LC_X32_Y15_N6
--operation mode is arithmetic

B1L107_cout_0 = !B1_START_INDEX[5] & !B1L104;
B1L107 = CARRY(B1L107_cout_0);

--B1L108 is FIR_core:inst|add~1728COUT1_1740 at LC_X32_Y15_N6
--operation mode is arithmetic

B1L108_cout_1 = !B1_START_INDEX[5] & !B1L105;
B1L108 = CARRY(B1L108_cout_1);


--B1L109 is FIR_core:inst|add~1731 at LC_X32_Y15_N7
--operation mode is normal

B1L109_carry_eqn = (!B1L100 & B1L107) # (B1L100 & B1L108);
B1L109 = B1_START_INDEX[6] $ B1L109_carry_eqn;


--L1L69 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~20 at LC_X30_Y18_N3
--operation mode is normal

L1L69 = AMPP_FUNCTION(AB1_state[8], D1L29, D1_jtag_debug_mode_usr1, X5_Q[2]);


--L1_ram_rom_incr_addr is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr at LC_X32_Y18_N0
--operation mode is normal

L1_ram_rom_incr_addr = AMPP_FUNCTION(L1L69, X5_Q[1], L1L71, L1_ram_rom_data_shift_cntr_reg[1]);


--L1L10 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|process0~12 at LC_X29_Y17_N0
--operation mode is normal

L1L10 = AMPP_FUNCTION(D1_jtag_debug_mode_usr1, D1L29, AB1_state[4], X5_Q[3]);


--C1_LEFT_OUT[1] is PCM3006:inst6|LEFT_OUT[1] at LC_X31_Y19_N2
--operation mode is normal

C1_LEFT_OUT[1]_lut_out = C1_SHIFTIN[17];
C1_LEFT_OUT[1] = DFFEAS(C1_LEFT_OUT[1]_lut_out, GLOBAL(12_288MHz), VCC, , C1L104, , , , );


--L1_ram_rom_data_reg[3] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3] at LC_X32_Y19_N1
--operation mode is normal

L1_ram_rom_data_reg[3] = AMPP_FUNCTION(A1L6, L1L11, L1_ram_rom_data_reg[4], K1_q_b[3], VCC, L1L53);


--M2_WORD_SR[3] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] at LC_X27_Y17_N7
--operation mode is normal

M2_WORD_SR[3] = AMPP_FUNCTION(A1L6, M2_word_counter[1], M3L29, M3L31, M2L31, VCC, M2L21);


--M2L27 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1435 at LC_X28_Y17_N0
--operation mode is normal

M2L27 = AMPP_FUNCTION(AB1_state[4], D1_jtag_debug_mode_usr1, AB1_state[8], M2_WORD_SR[3]);


--M3L29 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~833 at LC_X28_Y17_N5
--operation mode is normal

M3L29 = AMPP_FUNCTION(AB1_state[4], D1_jtag_debug_mode_usr1, AB1_state[8]);


--M2L28 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1436 at LC_X28_Y18_N5
--operation mode is normal

M2L28 = AMPP_FUNCTION(M2_word_counter[1], M2_word_counter[3], M2_word_counter[2], M2_word_counter[0]);


--M2L29 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1437 at LC_X28_Y19_N2
--operation mode is normal

M2L29 = AMPP_FUNCTION(M2_word_counter[3], M2_word_counter[2]);


--M2L30 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1438 at LC_X28_Y19_N3
--operation mode is normal

M2L30 = AMPP_FUNCTION(M2_word_counter[1], M2_word_counter[4], M2L29, M2_word_counter[0]);


--L2L68 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~22 at LC_X27_Y15_N6
--operation mode is normal

L2L68 = AMPP_FUNCTION(AB1_state[8], X4_Q[2], D1_jtag_debug_mode_usr1, D1L30);


--L2_ram_rom_incr_addr is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr at LC_X27_Y15_N7
--operation mode is normal

L2_ram_rom_incr_addr = AMPP_FUNCTION(L2_ram_rom_data_shift_cntr_reg[1], L2L70, X4_Q[1], L2L68);


--L2L9 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|process0~12 at LC_X28_Y15_N8
--operation mode is normal

L2L9 = AMPP_FUNCTION(AB1_state[4], D1L30, D1_jtag_debug_mode_usr1, X4_Q[3]);


--L2_ram_rom_data_reg[3] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3] at LC_X27_Y15_N3
--operation mode is normal

L2_ram_rom_data_reg[3] = AMPP_FUNCTION(A1L6, L2L10, P1_q_b[3], L2_ram_rom_data_reg[4], VCC, L2L52);


--M3L30 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~834 at LC_X28_Y19_N1
--operation mode is normal

M3L30 = AMPP_FUNCTION(M3_word_counter[3], M3_word_counter[1], M3_word_counter[0], M3_word_counter[4]);


--M3_WORD_SR[3] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3] at LC_X29_Y19_N4
--operation mode is normal

M3_WORD_SR[3] = AMPP_FUNCTION(A1L6, M3_word_counter[0], M3L31, M3L29, M3L32, VCC, M3L23);


--X6_Q[4] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|Q[4] at LC_X30_Y15_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X6_Q[4] = AMPP_FUNCTION(A1L6, X3_Q[4], D1_CLRN_SIGNAL, GND, D1L4);


--X7_Q[4] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4] at LC_X30_Y17_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X7_Q[4] = AMPP_FUNCTION(A1L6, X3_Q[4], D1_CLRN_SIGNAL, GND, D1L5);


--W14L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~160 at LC_X22_Y18_N9
--operation mode is normal

W14L1_carry_eqn = (!W14L15 & W14L3) # (W14L15 & W14L4);
W14L1 = V1L1 $ W14L1_carry_eqn $ S13L4;


--W11L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~160 at LC_X22_Y16_N9
--operation mode is normal

W11L1_carry_eqn = (!W11L15 & W11L3) # (W11L15 & W11L4);
W11L1 = S17L4 $ S15L4 $ W11L1_carry_eqn;


--W20L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~181 at LC_X21_Y16_N4
--operation mode is arithmetic

W20L2_carry_eqn = (!W20L17 & W20L5) # (W20L17 & W20L6);
W20L2 = W11L2 $ W14L1 $ !W20L2_carry_eqn;

--W20L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~183 at LC_X21_Y16_N4
--operation mode is arithmetic

W20L3 = CARRY(W11L2 & (W14L1 # !W20L6) # !W11L2 & W14L1 & !W20L6);


--W8L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~160 at LC_X24_Y17_N9
--operation mode is normal

W8L1_carry_eqn = (!W8L15 & W8L3) # (W8L15 & W8L4);
W8L1 = S19L4 $ W8L1_carry_eqn $ S21L4;


--W5L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~160 at LC_X24_Y14_N9
--operation mode is normal

W5L1_carry_eqn = (!W5L15 & W5L3) # (W5L15 & W5L4);
W5L1 = S25L5 $ W5L1_carry_eqn $ S23L4;


--W17L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~181 at LC_X23_Y14_N4
--operation mode is arithmetic

W17L2_carry_eqn = (!W17L17 & W17L5) # (W17L17 & W17L6);
W17L2 = W5L2 $ W8L1 $ !W17L2_carry_eqn;

--W17L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~183 at LC_X23_Y14_N4
--operation mode is arithmetic

W17L3 = CARRY(W5L2 & (W8L1 # !W17L6) # !W5L2 & W8L1 & !W17L6);


--W23L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~218 at LC_X22_Y12_N5
--operation mode is arithmetic

W23L5_carry_eqn = W23L9;
W23L5 = W17L4 $ W20L1 $ W23L5_carry_eqn;

--W23L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~220 at LC_X22_Y12_N5
--operation mode is arithmetic

W23L6_cout_0 = W17L4 & !W20L1 & !W23L9 # !W17L4 & (!W23L9 # !W20L1);
W23L6 = CARRY(W23L6_cout_0);

--W23L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~220COUT1_357 at LC_X22_Y12_N5
--operation mode is arithmetic

W23L7_cout_1 = W17L4 & !W20L1 & !W23L9 # !W17L4 & (!W23L9 # !W20L1);
W23L7 = CARRY(W23L7_cout_1);


--B1_ACCU[28] is FIR_core:inst|ACCU[28] at LC_X21_Y12_N2
--operation mode is arithmetic

B1_ACCU[28]_carry_eqn = (!B1L74 & B1L79) # (B1L74 & B1L80);
B1_ACCU[28]_lut_out = B1_ACCU[28] $ W23L8 $ !B1_ACCU[28]_carry_eqn;
B1_ACCU[28] = DFFEAS(B1_ACCU[28]_lut_out, GLOBAL(12_288MHz), VCC, , B1L47, , , B1L158, );

--B1L82 is FIR_core:inst|ACCU[28]~544 at LC_X21_Y12_N2
--operation mode is arithmetic

B1L82_cout_0 = B1_ACCU[28] & (W23L8 # !B1L79) # !B1_ACCU[28] & W23L8 & !B1L79;
B1L82 = CARRY(B1L82_cout_0);

--B1L83 is FIR_core:inst|ACCU[28]~544COUT1_682 at LC_X21_Y12_N2
--operation mode is arithmetic

B1L83_cout_1 = B1_ACCU[28] & (W23L8 # !B1L80) # !B1_ACCU[28] & W23L8 & !B1L80;
B1L83 = CARRY(B1L83_cout_1);


--B1_SAMPLE_OUT[11] is FIR_core:inst|SAMPLE_OUT[11] at LC_X23_Y12_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SAMPLE_OUT[11]_lut_out = GND;
B1_SAMPLE_OUT[11] = DFFEAS(B1_SAMPLE_OUT[11]_lut_out, GLOBAL(12_288MHz), VCC, , B1_LAST, B1_ACCU[27], , , VCC);


--C1_R_IN[10] is PCM3006:inst6|R_IN[10] at LC_X25_Y12_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_R_IN[10]_lut_out = GND;
C1_R_IN[10] = DFFEAS(C1_R_IN[10]_lut_out, GLOBAL(12_288MHz), VCC, , B1_READY, B1_SAMPLE_OUT[10], , , VCC);


--C1_SHIFTOUT[25] is PCM3006:inst6|SHIFTOUT[25] at LC_X24_Y12_N5
--operation mode is normal

C1_SHIFTOUT[25]_lut_out = A1L20 & (A1L21 & (C1_R_IN[9]) # !A1L21 & C1_SHIFTOUT[24]) # !A1L20 & C1_SHIFTOUT[24];
C1_SHIFTOUT[25] = DFFEAS(C1_SHIFTOUT[25]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--AB1_state[13] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13] at LC_X27_Y13_N8
--operation mode is normal

AB1_state[13] = AMPP_FUNCTION(A1L6, AB1_state[12], AB1_state[13], VCC, A1L8);


--M3L31 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~836 at LC_X27_Y17_N4
--operation mode is normal

M3L31 = AMPP_FUNCTION(altera_internal_jtag, AB1_state[4], AB1_state[8], D1_jtag_debug_mode_usr1);


--M1L27 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~895 at LC_X27_Y17_N2
--operation mode is normal

M1L27 = AMPP_FUNCTION(M1_word_counter[1], M1_word_counter[3]);


--M1L28 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~896 at LC_X27_Y17_N3
--operation mode is normal

M1L28 = AMPP_FUNCTION(M1_word_counter[2], M1_word_counter[0], M1_word_counter[4], M1L27);


--C1_SHIFTIN[15] is PCM3006:inst6|SHIFTIN[15] at LC_X31_Y19_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_SHIFTIN[15]_lut_out = GND;
C1_SHIFTIN[15] = DFFEAS(C1_SHIFTIN[15]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, C1_SHIFTIN[14], , , VCC);


--C1_POSEDGE_BCK is PCM3006:inst6|POSEDGE_BCK at LC_X28_Y12_N4
--operation mode is normal

C1_POSEDGE_BCK = !C1_COUNT[2] & C1L7;


--B1_START_INDEX[0] is FIR_core:inst|START_INDEX[0] at LC_X32_Y16_N8
--operation mode is normal

B1_START_INDEX[0]_lut_out = B1L90;
B1_START_INDEX[0] = DFFEAS(B1_START_INDEX[0]_lut_out, GLOBAL(12_288MHz), VCC, , B1L187, , , , );


--B1_START_INDEX[1] is FIR_core:inst|START_INDEX[1] at LC_X32_Y16_N9
--operation mode is normal

B1_START_INDEX[1]_lut_out = B1L93;
B1_START_INDEX[1] = DFFEAS(B1_START_INDEX[1]_lut_out, GLOBAL(12_288MHz), VCC, , B1L187, , , , );


--B1_START_INDEX[2] is FIR_core:inst|START_INDEX[2] at LC_X32_Y15_N0
--operation mode is normal

B1_START_INDEX[2]_lut_out = B1L96;
B1_START_INDEX[2] = DFFEAS(B1_START_INDEX[2]_lut_out, GLOBAL(12_288MHz), VCC, , B1L187, , , , );


--B1_START_INDEX[3] is FIR_core:inst|START_INDEX[3] at LC_X32_Y15_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_START_INDEX[3]_lut_out = GND;
B1_START_INDEX[3] = DFFEAS(B1_START_INDEX[3]_lut_out, GLOBAL(12_288MHz), VCC, , B1L187, B1L99, , , VCC);


--B1_START_INDEX[4] is FIR_core:inst|START_INDEX[4] at LC_X32_Y15_N9
--operation mode is normal

B1_START_INDEX[4]_lut_out = B1L103;
B1_START_INDEX[4] = DFFEAS(B1_START_INDEX[4]_lut_out, GLOBAL(12_288MHz), VCC, , B1L187, , , , );


--B1_START_INDEX[5] is FIR_core:inst|START_INDEX[5] at LC_X32_Y16_N0
--operation mode is normal

B1_START_INDEX[5]_lut_out = B1L106;
B1_START_INDEX[5] = DFFEAS(B1_START_INDEX[5]_lut_out, GLOBAL(12_288MHz), VCC, , B1L187, , , , );


--B1_START_INDEX[6] is FIR_core:inst|START_INDEX[6] at LC_X23_Y13_N9
--operation mode is normal

B1_START_INDEX[6]_lut_out = B1L109;
B1_START_INDEX[6] = DFFEAS(B1_START_INDEX[6]_lut_out, GLOBAL(12_288MHz), VCC, , B1L187, , , , );


--C1_SHIFTIN[17] is PCM3006:inst6|SHIFTIN[17] at LC_X31_Y19_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_SHIFTIN[17]_lut_out = GND;
C1_SHIFTIN[17] = DFFEAS(C1_SHIFTIN[17]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, C1_SHIFTIN[16], , , VCC);


--C1_LEFT_OUT[2] is PCM3006:inst6|LEFT_OUT[2] at LC_X31_Y19_N1
--operation mode is normal

C1_LEFT_OUT[2]_lut_out = C1_SHIFTIN[18];
C1_LEFT_OUT[2] = DFFEAS(C1_LEFT_OUT[2]_lut_out, GLOBAL(12_288MHz), VCC, , C1L104, , , , );


--L1_ram_rom_data_reg[4] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4] at LC_X32_Y19_N8
--operation mode is normal

L1_ram_rom_data_reg[4] = AMPP_FUNCTION(A1L6, K1_q_b[4], L1_ram_rom_data_reg[5], L1L11, VCC, L1L53);


--M2L31 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1440 at LC_X28_Y18_N7
--operation mode is normal

M2L31 = AMPP_FUNCTION(M2_word_counter[2], M2_word_counter[3], M2_word_counter[4], M2_word_counter[0]);


--L2_ram_rom_data_reg[4] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4] at LC_X18_Y15_N4
--operation mode is normal

L2_ram_rom_data_reg[4] = AMPP_FUNCTION(A1L6, L2L10, P1_q_b[4], L2_ram_rom_data_reg[5], VCC, L2L52);


--M3L32 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~837 at LC_X29_Y19_N3
--operation mode is normal

M3L32 = AMPP_FUNCTION(M3_word_counter[4], M3_word_counter[3], M3_word_counter[1], M3_word_counter[2]);


--S1L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[14]~0 at LC_X22_Y20_N5
--operation mode is normal

S1L15 = P1_q_a[0] & (K1_q_a[15] $ P1_q_a[1]) # !P1_q_a[0] & !K1_q_a[14] & (P1_q_a[1]);


--S1L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[13]~1 at LC_X22_Y20_N2
--operation mode is normal

S1L14 = P1_q_a[0] & (K1_q_a[14] $ (P1_q_a[1])) # !P1_q_a[0] & (!K1_q_a[13] & P1_q_a[1]);


--S25L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00061|_~224 at LC_X22_Y20_N7
--operation mode is normal

S25L2 = P1_q_a[13] & P1_q_a[14];


--T1L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|_~4 at LC_X22_Y20_N3
--operation mode is normal

T1L3 = !S25L2 & S1L15 & P1_q_a[15] & S1L14;


--V1L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|addcore:adder|unreg_res_node[0]~66 at LC_X22_Y20_N4
--operation mode is normal

V1L1 = !T1L3 & (P1_q_a[1] & (!K1_q_a[15]) # !P1_q_a[1] & P1_q_a[0] & K1_q_a[15]);


--S13L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00037|out_bit[0]~0 at LC_X18_Y19_N2
--operation mode is normal

S13L4 = K1_q_a[15] & !P1_q_a[3] & (P1_q_a[1] # P1_q_a[2]) # !K1_q_a[15] & P1_q_a[3] & (!P1_q_a[2] # !P1_q_a[1]);


--W14L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~165 at LC_X22_Y18_N8
--operation mode is arithmetic

W14L2_carry_eqn = (!W14L15 & W14L6) # (W14L15 & W14L7);
W14L2 = S13L4 $ V1L1 $ !W14L2_carry_eqn;

--W14L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~167 at LC_X22_Y18_N8
--operation mode is arithmetic

W14L3_cout_0 = S13L4 & (V1L1 # !W14L6) # !S13L4 & V1L1 & !W14L6;
W14L3 = CARRY(W14L3_cout_0);

--W14L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~167COUT1_276 at LC_X22_Y18_N8
--operation mode is arithmetic

W14L4_cout_1 = S13L4 & (V1L1 # !W14L7) # !S13L4 & V1L1 & !W14L7;
W14L4 = CARRY(W14L4_cout_1);


--S15L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00041|out_bit[0]~0 at LC_X18_Y16_N0
--operation mode is normal

S15L4 = K1_q_a[15] & !P1_q_a[5] & (P1_q_a[3] # P1_q_a[4]) # !K1_q_a[15] & P1_q_a[5] & (!P1_q_a[4] # !P1_q_a[3]);


--S17L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00045|out_bit[0]~0 at LC_X22_Y14_N1
--operation mode is normal

S17L4 = P1_q_a[7] & !K1_q_a[15] & (!P1_q_a[6] # !P1_q_a[5]) # !P1_q_a[7] & K1_q_a[15] & (P1_q_a[5] # P1_q_a[6]);


--W11L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~165 at LC_X22_Y16_N8
--operation mode is arithmetic

W11L2_carry_eqn = (!W11L15 & W11L6) # (W11L15 & W11L7);
W11L2 = S17L4 $ S15L4 $ !W11L2_carry_eqn;

--W11L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~167 at LC_X22_Y16_N8
--operation mode is arithmetic

W11L3_cout_0 = S17L4 & (S15L4 # !W11L6) # !S17L4 & S15L4 & !W11L6;
W11L3 = CARRY(W11L3_cout_0);

--W11L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~167COUT1_276 at LC_X22_Y16_N8
--operation mode is arithmetic

W11L4_cout_1 = S17L4 & (S15L4 # !W11L7) # !S17L4 & S15L4 & !W11L7;
W11L4 = CARRY(W11L4_cout_1);


--W20L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~186 at LC_X21_Y16_N3
--operation mode is arithmetic

W20L4_carry_eqn = (!W20L17 & W20L8) # (W20L17 & W20L9);
W20L4 = W11L5 $ W14L1 $ W20L4_carry_eqn;

--W20L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~188 at LC_X21_Y16_N3
--operation mode is arithmetic

W20L5_cout_0 = W11L5 & !W14L1 & !W20L8 # !W11L5 & (!W20L8 # !W14L1);
W20L5 = CARRY(W20L5_cout_0);

--W20L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~188COUT1_302 at LC_X21_Y16_N3
--operation mode is arithmetic

W20L6_cout_1 = W11L5 & !W14L1 & !W20L9 # !W11L5 & (!W20L9 # !W14L1);
W20L6 = CARRY(W20L6_cout_1);


--S19L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00049|out_bit[0]~0 at LC_X25_Y16_N5
--operation mode is normal

S19L4 = K1_q_a[15] & !P1_q_a[9] & (P1_q_a[7] # P1_q_a[8]) # !K1_q_a[15] & P1_q_a[9] & (!P1_q_a[8] # !P1_q_a[7]);


--S21L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00053|out_bit[0]~0 at LC_X23_Y16_N3
--operation mode is normal

S21L4 = K1_q_a[15] & !P1_q_a[11] & (P1_q_a[10] # P1_q_a[9]) # !K1_q_a[15] & P1_q_a[11] & (!P1_q_a[9] # !P1_q_a[10]);


--W8L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~165 at LC_X24_Y17_N8
--operation mode is arithmetic

W8L2_carry_eqn = (!W8L15 & W8L6) # (W8L15 & W8L7);
W8L2 = S21L4 $ S19L4 $ !W8L2_carry_eqn;

--W8L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~167 at LC_X24_Y17_N8
--operation mode is arithmetic

W8L3_cout_0 = S21L4 & (S19L4 # !W8L6) # !S21L4 & S19L4 & !W8L6;
W8L3 = CARRY(W8L3_cout_0);

--W8L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~167COUT1_276 at LC_X24_Y17_N8
--operation mode is arithmetic

W8L4_cout_1 = S21L4 & (S19L4 # !W8L7) # !S21L4 & S19L4 & !W8L7;
W8L4 = CARRY(W8L4_cout_1);


--S23L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00057|out_bit[0]~0 at LC_X26_Y16_N3
--operation mode is normal

S23L4 = P1_q_a[13] & !K1_q_a[15] & (!P1_q_a[12] # !P1_q_a[11]) # !P1_q_a[13] & K1_q_a[15] & (P1_q_a[11] # P1_q_a[12]);


--S25L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00061|out_bit[0]~0 at LC_X22_Y20_N9
--operation mode is normal

S25L5 = P1_q_a[15] & !K1_q_a[15] & (!P1_q_a[14] # !P1_q_a[13]) # !P1_q_a[15] & K1_q_a[15] & (P1_q_a[13] # P1_q_a[14]);


--W5L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~165 at LC_X24_Y14_N8
--operation mode is arithmetic

W5L2_carry_eqn = (!W5L15 & W5L6) # (W5L15 & W5L7);
W5L2 = S23L4 $ S25L5 $ !W5L2_carry_eqn;

--W5L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~167 at LC_X24_Y14_N8
--operation mode is arithmetic

W5L3_cout_0 = S23L4 & (S25L5 # !W5L6) # !S23L4 & S25L5 & !W5L6;
W5L3 = CARRY(W5L3_cout_0);

--W5L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~167COUT1_276 at LC_X24_Y14_N8
--operation mode is arithmetic

W5L4_cout_1 = S23L4 & (S25L5 # !W5L7) # !S23L4 & S25L5 & !W5L7;
W5L4 = CARRY(W5L4_cout_1);


--W17L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~186 at LC_X23_Y14_N3
--operation mode is arithmetic

W17L4_carry_eqn = (!W17L17 & W17L8) # (W17L17 & W17L9);
W17L4 = W5L5 $ W8L1 $ W17L4_carry_eqn;

--W17L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~188 at LC_X23_Y14_N3
--operation mode is arithmetic

W17L5_cout_0 = W5L5 & !W8L1 & !W17L8 # !W5L5 & (!W17L8 # !W8L1);
W17L5 = CARRY(W17L5_cout_0);

--W17L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~188COUT1_302 at LC_X23_Y14_N3
--operation mode is arithmetic

W17L6_cout_1 = W5L5 & !W8L1 & !W17L9 # !W5L5 & (!W17L9 # !W8L1);
W17L6 = CARRY(W17L6_cout_1);


--W23L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~223 at LC_X22_Y12_N4
--operation mode is arithmetic

W23L8_carry_eqn = (!W23L23 & W23L11) # (W23L23 & W23L12);
W23L8 = W17L7 $ W20L1 $ !W23L8_carry_eqn;

--W23L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~225 at LC_X22_Y12_N4
--operation mode is arithmetic

W23L9 = CARRY(W17L7 & (W20L1 # !W23L12) # !W17L7 & W20L1 & !W23L12);


--B1_ACCU[27] is FIR_core:inst|ACCU[27] at LC_X21_Y12_N1
--operation mode is arithmetic

B1_ACCU[27]_carry_eqn = (!B1L74 & B1L76) # (B1L74 & B1L77);
B1_ACCU[27]_lut_out = W23L10 $ B1_ACCU[27] $ B1_ACCU[27]_carry_eqn;
B1_ACCU[27] = DFFEAS(B1_ACCU[27]_lut_out, GLOBAL(12_288MHz), VCC, , B1L47, , , B1L158, );

--B1L79 is FIR_core:inst|ACCU[27]~548 at LC_X21_Y12_N1
--operation mode is arithmetic

B1L79_cout_0 = W23L10 & !B1_ACCU[27] & !B1L76 # !W23L10 & (!B1L76 # !B1_ACCU[27]);
B1L79 = CARRY(B1L79_cout_0);

--B1L80 is FIR_core:inst|ACCU[27]~548COUT1_681 at LC_X21_Y12_N1
--operation mode is arithmetic

B1L80_cout_1 = W23L10 & !B1_ACCU[27] & !B1L77 # !W23L10 & (!B1L77 # !B1_ACCU[27]);
B1L80 = CARRY(B1L80_cout_1);


--B1_SAMPLE_OUT[10] is FIR_core:inst|SAMPLE_OUT[10] at LC_X23_Y12_N2
--operation mode is normal

B1_SAMPLE_OUT[10]_lut_out = B1_ACCU[26];
B1_SAMPLE_OUT[10] = DFFEAS(B1_SAMPLE_OUT[10]_lut_out, GLOBAL(12_288MHz), VCC, , B1_LAST, , , , );


--C1_R_IN[9] is PCM3006:inst6|R_IN[9] at LC_X25_Y12_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_R_IN[9]_lut_out = GND;
C1_R_IN[9] = DFFEAS(C1_R_IN[9]_lut_out, GLOBAL(12_288MHz), VCC, , B1_READY, B1_SAMPLE_OUT[9], , , VCC);


--C1_SHIFTOUT[24] is PCM3006:inst6|SHIFTOUT[24] at LC_X24_Y12_N8
--operation mode is normal

C1_SHIFTOUT[24]_lut_out = A1L20 & (A1L21 & C1_R_IN[8] # !A1L21 & (C1_SHIFTOUT[23])) # !A1L20 & (C1_SHIFTOUT[23]);
C1_SHIFTOUT[24] = DFFEAS(C1_SHIFTOUT[24]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_SHIFTIN[14] is PCM3006:inst6|SHIFTIN[14] at LC_X31_Y13_N2
--operation mode is normal

C1_SHIFTIN[14]_lut_out = C1_SHIFTIN[13];
C1_SHIFTIN[14] = DFFEAS(C1_SHIFTIN[14]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, , , , );


--B1L187 is FIR_core:inst|START_INDEX[8]~0 at LC_X23_Y13_N2
--operation mode is normal

B1L187 = !SWITCH1 & (B1_LAST);


--C1_SHIFTIN[18] is PCM3006:inst6|SHIFTIN[18] at LC_X31_Y19_N5
--operation mode is normal

C1_SHIFTIN[18]_lut_out = C1_SHIFTIN[17];
C1_SHIFTIN[18] = DFFEAS(C1_SHIFTIN[18]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, , , , );


--C1_LEFT_OUT[3] is PCM3006:inst6|LEFT_OUT[3] at LC_X31_Y19_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_LEFT_OUT[3]_lut_out = GND;
C1_LEFT_OUT[3] = DFFEAS(C1_LEFT_OUT[3]_lut_out, GLOBAL(12_288MHz), VCC, , C1L104, C1_SHIFTIN[19], , , VCC);


--L1_ram_rom_data_reg[5] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5] at LC_X32_Y19_N4
--operation mode is normal

L1_ram_rom_data_reg[5] = AMPP_FUNCTION(A1L6, L1_ram_rom_data_reg[6], K1_q_b[5], L1L11, VCC, L1L53);


--L2_ram_rom_data_reg[5] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5] at LC_X18_Y15_N5
--operation mode is normal

L2_ram_rom_data_reg[5] = AMPP_FUNCTION(A1L6, L2_ram_rom_data_reg[6], L2L10, P1_q_b[5], VCC, L2L52);


--C1_LEFT_OUT[15] is PCM3006:inst6|LEFT_OUT[15] at LC_X31_Y14_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_LEFT_OUT[15]_lut_out = GND;
C1_LEFT_OUT[15] = DFFEAS(C1_LEFT_OUT[15]_lut_out, GLOBAL(12_288MHz), VCC, , C1L104, C1_SHIFTIN[31], , , VCC);


--L1_ram_rom_data_reg[15] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] at LC_X30_Y18_N4
--operation mode is normal

L1_ram_rom_data_reg[15] = AMPP_FUNCTION(A1L6, altera_internal_jtag, K1_q_b[15], L1L11, VCC, L1L53);


--C1_LEFT_OUT[14] is PCM3006:inst6|LEFT_OUT[14] at LC_X32_Y20_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_LEFT_OUT[14]_lut_out = GND;
C1_LEFT_OUT[14] = DFFEAS(C1_LEFT_OUT[14]_lut_out, GLOBAL(12_288MHz), VCC, , C1L104, C1_SHIFTIN[30], , , VCC);


--L1_ram_rom_data_reg[14] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14] at LC_X30_Y18_N7
--operation mode is normal

L1_ram_rom_data_reg[14] = AMPP_FUNCTION(A1L6, L1L11, L1_ram_rom_data_reg[15], K1_q_b[14], VCC, L1L53);


--C1_LEFT_OUT[13] is PCM3006:inst6|LEFT_OUT[13] at LC_X32_Y20_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_LEFT_OUT[13]_lut_out = GND;
C1_LEFT_OUT[13] = DFFEAS(C1_LEFT_OUT[13]_lut_out, GLOBAL(12_288MHz), VCC, , C1L104, C1_SHIFTIN[29], , , VCC);


--L1_ram_rom_data_reg[13] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13] at LC_X30_Y18_N8
--operation mode is normal

L1_ram_rom_data_reg[13] = AMPP_FUNCTION(A1L6, L1L11, L1_ram_rom_data_reg[14], K1_q_b[13], VCC, L1L53);


--L2_ram_rom_data_reg[15] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] at LC_X29_Y17_N3
--operation mode is normal

L2_ram_rom_data_reg[15] = AMPP_FUNCTION(A1L6, P1_q_b[15], altera_internal_jtag, L2L10, VCC, L2L52);


--L2_ram_rom_data_reg[13] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13] at LC_X18_Y15_N9
--operation mode is normal

L2_ram_rom_data_reg[13] = AMPP_FUNCTION(A1L6, L2_ram_rom_data_reg[14], L2L10, P1_q_b[13], VCC, L2L52);


--L2_ram_rom_data_reg[14] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14] at LC_X29_Y17_N1
--operation mode is normal

L2_ram_rom_data_reg[14] = AMPP_FUNCTION(A1L6, L2_ram_rom_data_reg[15], P1_q_b[14], L2L10, VCC, L2L52);


--W14L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~170 at LC_X22_Y18_N7
--operation mode is arithmetic

W14L5_carry_eqn = (!W14L15 & W14L9) # (W14L15 & W14L10);
W14L5 = S9L29 $ V1L1 $ !W14L5_carry_eqn;

--W14L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~172 at LC_X22_Y18_N7
--operation mode is arithmetic

W14L6_cout_0 = S9L29 & (!W14L9 # !V1L1) # !S9L29 & !V1L1 & !W14L9;
W14L6 = CARRY(W14L6_cout_0);

--W14L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~172COUT1_275 at LC_X22_Y18_N7
--operation mode is arithmetic

W14L7_cout_1 = S9L29 & (!W14L10 # !V1L1) # !S9L29 & !V1L1 & !W14L10;
W14L7 = CARRY(W14L7_cout_1);


--L2_ram_rom_data_reg[6] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6] at LC_X18_Y15_N3
--operation mode is normal

L2_ram_rom_data_reg[6] = AMPP_FUNCTION(A1L6, L2L10, L2_ram_rom_data_reg[7], P1_q_b[6], VCC, L2L52);


--L2_ram_rom_data_reg[7] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7] at LC_X18_Y15_N8
--operation mode is normal

L2_ram_rom_data_reg[7] = AMPP_FUNCTION(A1L6, L2L10, P1_q_b[7], L2_ram_rom_data_reg[8], VCC, L2L52);


--W11L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~170 at LC_X22_Y16_N7
--operation mode is arithmetic

W11L5_carry_eqn = (!W11L15 & W11L9) # (W11L15 & W11L10);
W11L5 = S7L29 $ S15L4 $ !W11L5_carry_eqn;

--W11L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~172 at LC_X22_Y16_N7
--operation mode is arithmetic

W11L6_cout_0 = S7L29 & (!W11L9 # !S15L4) # !S7L29 & !S15L4 & !W11L9;
W11L6 = CARRY(W11L6_cout_0);

--W11L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~172COUT1_275 at LC_X22_Y16_N7
--operation mode is arithmetic

W11L7_cout_1 = S7L29 & (!W11L10 # !S15L4) # !S7L29 & !S15L4 & !W11L10;
W11L7 = CARRY(W11L7_cout_1);


--W20L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~191 at LC_X21_Y16_N2
--operation mode is arithmetic

W20L7_carry_eqn = (!W20L17 & W20L11) # (W20L17 & W20L12);
W20L7 = W11L8 $ W14L1 $ !W20L7_carry_eqn;

--W20L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~193 at LC_X21_Y16_N2
--operation mode is arithmetic

W20L8_cout_0 = W11L8 & (W14L1 # !W20L11) # !W11L8 & W14L1 & !W20L11;
W20L8 = CARRY(W20L8_cout_0);

--W20L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~193COUT1_301 at LC_X21_Y16_N2
--operation mode is arithmetic

W20L9_cout_1 = W11L8 & (W14L1 # !W20L12) # !W11L8 & W14L1 & !W20L12;
W20L9 = CARRY(W20L9_cout_1);


--L2_ram_rom_data_reg[8] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8] at LC_X18_Y15_N6
--operation mode is normal

L2_ram_rom_data_reg[8] = AMPP_FUNCTION(A1L6, L2L10, L2_ram_rom_data_reg[9], P1_q_b[8], VCC, L2L52);


--L2_ram_rom_data_reg[9] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9] at LC_X18_Y15_N7
--operation mode is normal

L2_ram_rom_data_reg[9] = AMPP_FUNCTION(A1L6, L2L10, L2_ram_rom_data_reg[10], P1_q_b[9], VCC, L2L52);


--L2_ram_rom_data_reg[10] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] at LC_X18_Y15_N2
--operation mode is normal

L2_ram_rom_data_reg[10] = AMPP_FUNCTION(A1L6, L2L10, L2_ram_rom_data_reg[11], P1_q_b[10], VCC, L2L52);


--L2_ram_rom_data_reg[11] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] at LC_X18_Y15_N1
--operation mode is normal

L2_ram_rom_data_reg[11] = AMPP_FUNCTION(A1L6, L2L10, P1_q_b[11], L2_ram_rom_data_reg[12], VCC, L2L52);


--W8L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~170 at LC_X24_Y17_N7
--operation mode is arithmetic

W8L5_carry_eqn = (!W8L15 & W8L9) # (W8L15 & W8L10);
W8L5 = S5L29 $ S19L4 $ !W8L5_carry_eqn;

--W8L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~172 at LC_X24_Y17_N7
--operation mode is arithmetic

W8L6_cout_0 = S5L29 & (!W8L9 # !S19L4) # !S5L29 & !S19L4 & !W8L9;
W8L6 = CARRY(W8L6_cout_0);

--W8L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~172COUT1_275 at LC_X24_Y17_N7
--operation mode is arithmetic

W8L7_cout_1 = S5L29 & (!W8L10 # !S19L4) # !S5L29 & !S19L4 & !W8L10;
W8L7 = CARRY(W8L7_cout_1);


--L2_ram_rom_data_reg[12] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12] at LC_X18_Y15_N0
--operation mode is normal

L2_ram_rom_data_reg[12] = AMPP_FUNCTION(A1L6, L2L10, L2_ram_rom_data_reg[13], P1_q_b[12], VCC, L2L52);


--W5L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~170 at LC_X24_Y14_N7
--operation mode is arithmetic

W5L5_carry_eqn = (!W5L15 & W5L9) # (W5L15 & W5L10);
W5L5 = S23L4 $ S3L29 $ !W5L5_carry_eqn;

--W5L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~172 at LC_X24_Y14_N7
--operation mode is arithmetic

W5L6_cout_0 = S23L4 & S3L29 & !W5L9 # !S23L4 & (S3L29 # !W5L9);
W5L6 = CARRY(W5L6_cout_0);

--W5L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~172COUT1_275 at LC_X24_Y14_N7
--operation mode is arithmetic

W5L7_cout_1 = S23L4 & S3L29 & !W5L10 # !S23L4 & (S3L29 # !W5L10);
W5L7 = CARRY(W5L7_cout_1);


--W17L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~191 at LC_X23_Y14_N2
--operation mode is arithmetic

W17L7_carry_eqn = (!W17L17 & W17L11) # (W17L17 & W17L12);
W17L7 = W5L8 $ W8L1 $ !W17L7_carry_eqn;

--W17L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~193 at LC_X23_Y14_N2
--operation mode is arithmetic

W17L8_cout_0 = W5L8 & (W8L1 # !W17L11) # !W5L8 & W8L1 & !W17L11;
W17L8 = CARRY(W17L8_cout_0);

--W17L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~193COUT1_301 at LC_X23_Y14_N2
--operation mode is arithmetic

W17L9_cout_1 = W5L8 & (W8L1 # !W17L12) # !W5L8 & W8L1 & !W17L12;
W17L9 = CARRY(W17L9_cout_1);


--W23L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~228 at LC_X22_Y12_N3
--operation mode is arithmetic

W23L10_carry_eqn = (!W23L23 & W23L14) # (W23L23 & W23L15);
W23L10 = W17L10 $ W20L1 $ W23L10_carry_eqn;

--W23L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~230 at LC_X22_Y12_N3
--operation mode is arithmetic

W23L11_cout_0 = W17L10 & !W20L1 & !W23L14 # !W17L10 & (!W23L14 # !W20L1);
W23L11 = CARRY(W23L11_cout_0);

--W23L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~230COUT1_356 at LC_X22_Y12_N3
--operation mode is arithmetic

W23L12_cout_1 = W17L10 & !W20L1 & !W23L15 # !W17L10 & (!W23L15 # !W20L1);
W23L12 = CARRY(W23L12_cout_1);


--B1_ACCU[26] is FIR_core:inst|ACCU[26] at LC_X21_Y12_N0
--operation mode is arithmetic

B1_ACCU[26]_carry_eqn = B1L74;
B1_ACCU[26]_lut_out = W23L13 $ B1_ACCU[26] $ !B1_ACCU[26]_carry_eqn;
B1_ACCU[26] = DFFEAS(B1_ACCU[26]_lut_out, GLOBAL(12_288MHz), VCC, , B1L47, , , B1L158, );

--B1L76 is FIR_core:inst|ACCU[26]~552 at LC_X21_Y12_N0
--operation mode is arithmetic

B1L76_cout_0 = W23L13 & (B1_ACCU[26] # !B1L74) # !W23L13 & B1_ACCU[26] & !B1L74;
B1L76 = CARRY(B1L76_cout_0);

--B1L77 is FIR_core:inst|ACCU[26]~552COUT1_680 at LC_X21_Y12_N0
--operation mode is arithmetic

B1L77_cout_1 = W23L13 & (B1_ACCU[26] # !B1L74) # !W23L13 & B1_ACCU[26] & !B1L74;
B1L77 = CARRY(B1L77_cout_1);


--B1_SAMPLE_OUT[9] is FIR_core:inst|SAMPLE_OUT[9] at LC_X23_Y12_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SAMPLE_OUT[9]_lut_out = GND;
B1_SAMPLE_OUT[9] = DFFEAS(B1_SAMPLE_OUT[9]_lut_out, GLOBAL(12_288MHz), VCC, , B1_LAST, B1_ACCU[25], , , VCC);


--C1_R_IN[8] is PCM3006:inst6|R_IN[8] at LC_X25_Y12_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_R_IN[8]_lut_out = GND;
C1_R_IN[8] = DFFEAS(C1_R_IN[8]_lut_out, GLOBAL(12_288MHz), VCC, , B1_READY, B1_SAMPLE_OUT[8], , , VCC);


--C1_SHIFTOUT[23] is PCM3006:inst6|SHIFTOUT[23] at LC_X24_Y12_N1
--operation mode is normal

C1_SHIFTOUT[23]_lut_out = A1L20 & (A1L21 & (C1_R_IN[7]) # !A1L21 & C1_SHIFTOUT[22]) # !A1L20 & C1_SHIFTOUT[22];
C1_SHIFTOUT[23] = DFFEAS(C1_SHIFTOUT[23]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_SHIFTIN[13] is PCM3006:inst6|SHIFTIN[13] at LC_X31_Y13_N0
--operation mode is normal

C1_SHIFTIN[13]_lut_out = C1_SHIFTIN[12];
C1_SHIFTIN[13] = DFFEAS(C1_SHIFTIN[13]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, , , , );


--C1_SHIFTIN[19] is PCM3006:inst6|SHIFTIN[19] at LC_X31_Y19_N4
--operation mode is normal

C1_SHIFTIN[19]_lut_out = C1_SHIFTIN[18];
C1_SHIFTIN[19] = DFFEAS(C1_SHIFTIN[19]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, , , , );


--C1_LEFT_OUT[4] is PCM3006:inst6|LEFT_OUT[4] at LC_X31_Y14_N6
--operation mode is normal

C1_LEFT_OUT[4]_lut_out = C1_SHIFTIN[20];
C1_LEFT_OUT[4] = DFFEAS(C1_LEFT_OUT[4]_lut_out, GLOBAL(12_288MHz), VCC, , C1L104, , , , );


--L1_ram_rom_data_reg[6] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6] at LC_X32_Y19_N6
--operation mode is normal

L1_ram_rom_data_reg[6] = AMPP_FUNCTION(A1L6, L1L11, L1_ram_rom_data_reg[7], K1_q_b[6], VCC, L1L53);


--C1_SHIFTIN[31] is PCM3006:inst6|SHIFTIN[31] at LC_X31_Y15_N4
--operation mode is normal

C1_SHIFTIN[31]_lut_out = C1_SHIFTIN[30];
C1_SHIFTIN[31] = DFFEAS(C1_SHIFTIN[31]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, , , , );


--C1_SHIFTIN[30] is PCM3006:inst6|SHIFTIN[30] at LC_X32_Y20_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_SHIFTIN[30]_lut_out = GND;
C1_SHIFTIN[30] = DFFEAS(C1_SHIFTIN[30]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, C1_SHIFTIN[29], , , VCC);


--C1_SHIFTIN[29] is PCM3006:inst6|SHIFTIN[29] at LC_X32_Y20_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_SHIFTIN[29]_lut_out = GND;
C1_SHIFTIN[29] = DFFEAS(C1_SHIFTIN[29]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, C1_SHIFTIN[28], , , VCC);


--S13L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00037|_~224 at LC_X21_Y19_N7
--operation mode is normal

S13L2 = !P1_q_a[1] & P1_q_a[3] & !P1_q_a[2];


--S13L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00037|_~5 at LC_X21_Y19_N5
--operation mode is normal

S13L1 = P1_q_a[1] & !P1_q_a[3] & P1_q_a[2];


--S13L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00037|left_bit[0]~60 at LC_X18_Y19_N7
--operation mode is normal

S13L3 = P1_q_a[1] & !P1_q_a[2] & (K1_q_a[15] $ P1_q_a[3]) # !P1_q_a[1] & P1_q_a[2] & (K1_q_a[15] $ P1_q_a[3]);


--S9L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[14]~2021 at LC_X18_Y19_N0
--operation mode is normal

S9L29 = !S13L3 & (K1_q_a[14] & (!S13L1) # !K1_q_a[14] & !S13L2);


--W14L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~175 at LC_X22_Y18_N6
--operation mode is arithmetic

W14L8_carry_eqn = (!W14L15 & W14L12) # (W14L15 & W14L13);
W14L8 = T1L4 $ S9L28 $ W14L8_carry_eqn;

--W14L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~177 at LC_X22_Y18_N6
--operation mode is arithmetic

W14L9_cout_0 = T1L4 & (!W14L12 # !S9L28) # !T1L4 & !S9L28 & !W14L12;
W14L9 = CARRY(W14L9_cout_0);

--W14L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~177COUT1_274 at LC_X22_Y18_N6
--operation mode is arithmetic

W14L10_cout_1 = T1L4 & (!W14L13 # !S9L28) # !T1L4 & !S9L28 & !W14L13;
W14L10 = CARRY(W14L10_cout_1);


--S17L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00045|_~224 at LC_X23_Y17_N4
--operation mode is normal

S17L2 = !P1_q_a[6] & (!P1_q_a[5] & P1_q_a[7]);


--S17L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00045|_~5 at LC_X23_Y17_N3
--operation mode is normal

S17L1 = P1_q_a[6] & (P1_q_a[5] & !P1_q_a[7]);


--S17L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00045|left_bit[0]~60 at LC_X24_Y16_N0
--operation mode is normal

S17L3 = K1_q_a[15] & !P1_q_a[7] & (P1_q_a[5] $ P1_q_a[6]) # !K1_q_a[15] & P1_q_a[7] & (P1_q_a[5] $ P1_q_a[6]);


--S7L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[14]~2021 at LC_X24_Y16_N9
--operation mode is normal

S7L29 = !S17L3 & (K1_q_a[14] & !S17L1 # !K1_q_a[14] & (!S17L2));


--W11L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~175 at LC_X22_Y16_N6
--operation mode is arithmetic

W11L8_carry_eqn = (!W11L15 & W11L12) # (W11L15 & W11L13);
W11L8 = S7L28 $ S15L4 $ W11L8_carry_eqn;

--W11L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~177 at LC_X22_Y16_N6
--operation mode is arithmetic

W11L9_cout_0 = S7L28 & S15L4 & !W11L12 # !S7L28 & (S15L4 # !W11L12);
W11L9 = CARRY(W11L9_cout_0);

--W11L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~177COUT1_274 at LC_X22_Y16_N6
--operation mode is arithmetic

W11L10_cout_1 = S7L28 & S15L4 & !W11L13 # !S7L28 & (S15L4 # !W11L13);
W11L10 = CARRY(W11L10_cout_1);


--W20L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~196 at LC_X21_Y16_N1
--operation mode is arithmetic

W20L10_carry_eqn = (!W20L17 & W20L14) # (W20L17 & W20L15);
W20L10 = W11L11 $ W14L1 $ W20L10_carry_eqn;

--W20L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~198 at LC_X21_Y16_N1
--operation mode is arithmetic

W20L11_cout_0 = W11L11 & !W14L1 & !W20L14 # !W11L11 & (!W20L14 # !W14L1);
W20L11 = CARRY(W20L11_cout_0);

--W20L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~198COUT1_300 at LC_X21_Y16_N1
--operation mode is arithmetic

W20L12_cout_1 = W11L11 & !W14L1 & !W20L15 # !W11L11 & (!W20L15 # !W14L1);
W20L12 = CARRY(W20L12_cout_1);


--S21L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00053|_~224 at LC_X23_Y18_N3
--operation mode is normal

S21L2 = !P1_q_a[10] & (P1_q_a[11] & !P1_q_a[9]);


--S21L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00053|_~5 at LC_X23_Y18_N5
--operation mode is normal

S21L1 = P1_q_a[10] & (!P1_q_a[11] & P1_q_a[9]);


--S21L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00053|left_bit[0]~60 at LC_X23_Y16_N0
--operation mode is normal

S21L3 = P1_q_a[10] & !P1_q_a[9] & (K1_q_a[15] $ P1_q_a[11]) # !P1_q_a[10] & P1_q_a[9] & (K1_q_a[15] $ P1_q_a[11]);


--S5L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[14]~2021 at LC_X23_Y16_N1
--operation mode is normal

S5L29 = !S21L3 & (K1_q_a[14] & !S21L1 # !K1_q_a[14] & (!S21L2));


--W8L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~175 at LC_X24_Y17_N6
--operation mode is arithmetic

W8L8_carry_eqn = (!W8L15 & W8L12) # (W8L15 & W8L13);
W8L8 = S5L28 $ S19L4 $ W8L8_carry_eqn;

--W8L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~177 at LC_X24_Y17_N6
--operation mode is arithmetic

W8L9_cout_0 = S5L28 & S19L4 & !W8L12 # !S5L28 & (S19L4 # !W8L12);
W8L9 = CARRY(W8L9_cout_0);

--W8L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~177COUT1_274 at LC_X24_Y17_N6
--operation mode is arithmetic

W8L10_cout_1 = S5L28 & S19L4 & !W8L13 # !S5L28 & (S19L4 # !W8L13);
W8L10 = CARRY(W8L10_cout_1);


--S25L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00061|_~225 at LC_X26_Y18_N0
--operation mode is normal

S25L3 = P1_q_a[15] & !P1_q_a[14] & !P1_q_a[13];


--S25L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00061|_~5 at LC_X26_Y18_N7
--operation mode is normal

S25L1 = !P1_q_a[15] & P1_q_a[14] & P1_q_a[13];


--S25L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00061|left_bit[0]~60 at LC_X26_Y17_N6
--operation mode is normal

S25L4 = K1_q_a[15] & !P1_q_a[15] & (P1_q_a[14] $ P1_q_a[13]) # !K1_q_a[15] & P1_q_a[15] & (P1_q_a[14] $ P1_q_a[13]);


--S3L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[14]~1998 at LC_X26_Y17_N7
--operation mode is normal

S3L29 = !S25L4 & (K1_q_a[14] & !S25L1 # !K1_q_a[14] & (!S25L3));


--W5L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~175 at LC_X24_Y14_N6
--operation mode is arithmetic

W5L8_carry_eqn = (!W5L15 & W5L12) # (W5L15 & W5L13);
W5L8 = S23L4 $ S3L28 $ W5L8_carry_eqn;

--W5L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~177 at LC_X24_Y14_N6
--operation mode is arithmetic

W5L9_cout_0 = S23L4 & (!W5L12 # !S3L28) # !S23L4 & !S3L28 & !W5L12;
W5L9 = CARRY(W5L9_cout_0);

--W5L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~177COUT1_274 at LC_X24_Y14_N6
--operation mode is arithmetic

W5L10_cout_1 = S23L4 & (!W5L13 # !S3L28) # !S23L4 & !S3L28 & !W5L13;
W5L10 = CARRY(W5L10_cout_1);


--W17L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~196 at LC_X23_Y14_N1
--operation mode is arithmetic

W17L10_carry_eqn = (!W17L17 & W17L14) # (W17L17 & W17L15);
W17L10 = W5L11 $ W8L1 $ W17L10_carry_eqn;

--W17L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~198 at LC_X23_Y14_N1
--operation mode is arithmetic

W17L11_cout_0 = W5L11 & !W8L1 & !W17L14 # !W5L11 & (!W17L14 # !W8L1);
W17L11 = CARRY(W17L11_cout_0);

--W17L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~198COUT1_300 at LC_X23_Y14_N1
--operation mode is arithmetic

W17L12_cout_1 = W5L11 & !W8L1 & !W17L15 # !W5L11 & (!W17L15 # !W8L1);
W17L12 = CARRY(W17L12_cout_1);


--W23L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~233 at LC_X22_Y12_N2
--operation mode is arithmetic

W23L13_carry_eqn = (!W23L23 & W23L17) # (W23L23 & W23L18);
W23L13 = W17L13 $ W20L1 $ !W23L13_carry_eqn;

--W23L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~235 at LC_X22_Y12_N2
--operation mode is arithmetic

W23L14_cout_0 = W17L13 & (W20L1 # !W23L17) # !W17L13 & W20L1 & !W23L17;
W23L14 = CARRY(W23L14_cout_0);

--W23L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~235COUT1_355 at LC_X22_Y12_N2
--operation mode is arithmetic

W23L15_cout_1 = W17L13 & (W20L1 # !W23L18) # !W17L13 & W20L1 & !W23L18;
W23L15 = CARRY(W23L15_cout_1);


--B1_ACCU[25] is FIR_core:inst|ACCU[25] at LC_X21_Y13_N9
--operation mode is arithmetic

B1_ACCU[25]_carry_eqn = (!B1L60 & B1L71) # (B1L60 & B1L72);
B1_ACCU[25]_lut_out = B1_ACCU[25] $ W23L16 $ B1_ACCU[25]_carry_eqn;
B1_ACCU[25] = DFFEAS(B1_ACCU[25]_lut_out, GLOBAL(12_288MHz), VCC, , B1L47, , , B1L158, );

--B1L74 is FIR_core:inst|ACCU[25]~556 at LC_X21_Y13_N9
--operation mode is arithmetic

B1L74 = CARRY(B1_ACCU[25] & !W23L16 & !B1L72 # !B1_ACCU[25] & (!B1L72 # !W23L16));


--B1_SAMPLE_OUT[8] is FIR_core:inst|SAMPLE_OUT[8] at LC_X23_Y12_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SAMPLE_OUT[8]_lut_out = GND;
B1_SAMPLE_OUT[8] = DFFEAS(B1_SAMPLE_OUT[8]_lut_out, GLOBAL(12_288MHz), VCC, , B1_LAST, B1_ACCU[24], , , VCC);


--C1_R_IN[7] is PCM3006:inst6|R_IN[7] at LC_X23_Y12_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_R_IN[7]_lut_out = GND;
C1_R_IN[7] = DFFEAS(C1_R_IN[7]_lut_out, GLOBAL(12_288MHz), VCC, , B1_READY, B1_SAMPLE_OUT[7], , , VCC);


--C1_SHIFTOUT[22] is PCM3006:inst6|SHIFTOUT[22] at LC_X24_Y12_N4
--operation mode is normal

C1_SHIFTOUT[22]_lut_out = A1L21 & (A1L20 & (C1_R_IN[6]) # !A1L20 & C1_SHIFTOUT[21]) # !A1L21 & (C1_SHIFTOUT[21]);
C1_SHIFTOUT[22] = DFFEAS(C1_SHIFTOUT[22]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_SHIFTIN[12] is PCM3006:inst6|SHIFTIN[12] at LC_X31_Y13_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_SHIFTIN[12]_lut_out = GND;
C1_SHIFTIN[12] = DFFEAS(C1_SHIFTIN[12]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, C1_SHIFTIN[11], , , VCC);


--C1_SHIFTIN[20] is PCM3006:inst6|SHIFTIN[20] at LC_X31_Y15_N6
--operation mode is normal

C1_SHIFTIN[20]_lut_out = C1_SHIFTIN[19];
C1_SHIFTIN[20] = DFFEAS(C1_SHIFTIN[20]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, , , , );


--C1_LEFT_OUT[5] is PCM3006:inst6|LEFT_OUT[5] at LC_X31_Y20_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_LEFT_OUT[5]_lut_out = GND;
C1_LEFT_OUT[5] = DFFEAS(C1_LEFT_OUT[5]_lut_out, GLOBAL(12_288MHz), VCC, , C1L104, C1_SHIFTIN[21], , , VCC);


--L1_ram_rom_data_reg[7] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7] at LC_X32_Y19_N3
--operation mode is normal

L1_ram_rom_data_reg[7] = AMPP_FUNCTION(A1L6, K1_q_b[7], L1_ram_rom_data_reg[8], L1L11, VCC, L1L53);


--C1_SHIFTIN[28] is PCM3006:inst6|SHIFTIN[28] at LC_X32_Y20_N9
--operation mode is normal

C1_SHIFTIN[28]_lut_out = C1_SHIFTIN[27];
C1_SHIFTIN[28] = DFFEAS(C1_SHIFTIN[28]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, , , , );


--T1L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|_~5 at LC_X22_Y20_N6
--operation mode is normal

T1L4 = T1L3 $ (P1_q_a[1] & (!K1_q_a[15]) # !P1_q_a[1] & P1_q_a[0] & K1_q_a[15]);


--S9L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[13]~2022 at LC_X18_Y19_N8
--operation mode is normal

S9L27 = K1_q_a[14] & (P1_q_a[3] # P1_q_a[2] $ !P1_q_a[1]) # !K1_q_a[14] & (P1_q_a[2] $ !P1_q_a[1] # !P1_q_a[3]);


--S9L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[13]~2023 at LC_X18_Y19_N9
--operation mode is normal

S9L28 = S9L27 & (K1_q_a[13] & (!S13L1) # !K1_q_a[13] & !S13L2);


--W14L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~180 at LC_X22_Y18_N5
--operation mode is arithmetic

W14L11_carry_eqn = W14L15;
W14L11 = T1L2 $ S9L26 $ !W14L11_carry_eqn;

--W14L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~182 at LC_X22_Y18_N5
--operation mode is arithmetic

W14L12_cout_0 = T1L2 & S9L26 & !W14L15 # !T1L2 & (S9L26 # !W14L15);
W14L12 = CARRY(W14L12_cout_0);

--W14L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~182COUT1_273 at LC_X22_Y18_N5
--operation mode is arithmetic

W14L13_cout_1 = T1L2 & S9L26 & !W14L15 # !T1L2 & (S9L26 # !W14L15);
W14L13 = CARRY(W14L13_cout_1);


--S7L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[13]~2022 at LC_X24_Y16_N4
--operation mode is normal

S7L27 = K1_q_a[14] & (P1_q_a[7] # P1_q_a[5] $ !P1_q_a[6]) # !K1_q_a[14] & (P1_q_a[5] $ !P1_q_a[6] # !P1_q_a[7]);


--S7L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[13]~2023 at LC_X24_Y16_N5
--operation mode is normal

S7L28 = S7L27 & (K1_q_a[13] & !S17L1 # !K1_q_a[13] & (!S17L2));


--W11L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~180 at LC_X22_Y16_N5
--operation mode is arithmetic

W11L11_carry_eqn = W11L15;
W11L11 = S8L28 $ S7L26 $ W11L11_carry_eqn;

--W11L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~182 at LC_X22_Y16_N5
--operation mode is arithmetic

W11L12_cout_0 = S8L28 & (S7L26 # !W11L15) # !S8L28 & S7L26 & !W11L15;
W11L12 = CARRY(W11L12_cout_0);

--W11L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~182COUT1_273 at LC_X22_Y16_N5
--operation mode is arithmetic

W11L13_cout_1 = S8L28 & (S7L26 # !W11L15) # !S8L28 & S7L26 & !W11L15;
W11L13 = CARRY(W11L13_cout_1);


--W20L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~201 at LC_X21_Y16_N0
--operation mode is arithmetic

W20L13_carry_eqn = W20L17;
W20L13 = W14L2 $ W11L14 $ !W20L13_carry_eqn;

--W20L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~203 at LC_X21_Y16_N0
--operation mode is arithmetic

W20L14_cout_0 = W14L2 & (W11L14 # !W20L17) # !W14L2 & W11L14 & !W20L17;
W20L14 = CARRY(W20L14_cout_0);

--W20L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~203COUT1_299 at LC_X21_Y16_N0
--operation mode is arithmetic

W20L15_cout_1 = W14L2 & (W11L14 # !W20L17) # !W14L2 & W11L14 & !W20L17;
W20L15 = CARRY(W20L15_cout_1);


--S5L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[13]~2022 at LC_X25_Y19_N0
--operation mode is normal

S5L27 = K1_q_a[14] & (P1_q_a[11] # P1_q_a[9] $ !P1_q_a[10]) # !K1_q_a[14] & (P1_q_a[9] $ !P1_q_a[10] # !P1_q_a[11]);


--S5L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[13]~2023 at LC_X25_Y19_N3
--operation mode is normal

S5L28 = S5L27 & (K1_q_a[13] & !S21L1 # !K1_q_a[13] & (!S21L2));


--W8L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~180 at LC_X24_Y17_N5
--operation mode is arithmetic

W8L11_carry_eqn = W8L15;
W8L11 = S6L28 $ S5L26 $ W8L11_carry_eqn;

--W8L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~182 at LC_X24_Y17_N5
--operation mode is arithmetic

W8L12_cout_0 = S6L28 & (S5L26 # !W8L15) # !S6L28 & S5L26 & !W8L15;
W8L12 = CARRY(W8L12_cout_0);

--W8L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~182COUT1_273 at LC_X24_Y17_N5
--operation mode is arithmetic

W8L13_cout_1 = S6L28 & (S5L26 # !W8L15) # !S6L28 & S5L26 & !W8L15;
W8L13 = CARRY(W8L13_cout_1);


--S3L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[13]~1999 at LC_X26_Y17_N3
--operation mode is normal

S3L27 = P1_q_a[13] & (P1_q_a[14] # K1_q_a[14] $ !P1_q_a[15]) # !P1_q_a[13] & (K1_q_a[14] $ !P1_q_a[15] # !P1_q_a[14]);


--S3L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[13]~2000 at LC_X26_Y17_N8
--operation mode is normal

S3L28 = S3L27 & (K1_q_a[13] & (!S25L1) # !K1_q_a[13] & !S25L3);


--W5L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~180 at LC_X24_Y14_N5
--operation mode is arithmetic

W5L11_carry_eqn = W5L15;
W5L11 = S4L28 $ S3L26 $ W5L11_carry_eqn;

--W5L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~182 at LC_X24_Y14_N5
--operation mode is arithmetic

W5L12_cout_0 = S4L28 & (S3L26 # !W5L15) # !S4L28 & S3L26 & !W5L15;
W5L12 = CARRY(W5L12_cout_0);

--W5L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~182COUT1_273 at LC_X24_Y14_N5
--operation mode is arithmetic

W5L13_cout_1 = S4L28 & (S3L26 # !W5L15) # !S4L28 & S3L26 & !W5L15;
W5L13 = CARRY(W5L13_cout_1);


--W17L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~201 at LC_X23_Y14_N0
--operation mode is arithmetic

W17L13_carry_eqn = W17L17;
W17L13 = W8L2 $ W5L14 $ !W17L13_carry_eqn;

--W17L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~203 at LC_X23_Y14_N0
--operation mode is arithmetic

W17L14_cout_0 = W8L2 & (W5L14 # !W17L17) # !W8L2 & W5L14 & !W17L17;
W17L14 = CARRY(W17L14_cout_0);

--W17L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~203COUT1_299 at LC_X23_Y14_N0
--operation mode is arithmetic

W17L15_cout_1 = W8L2 & (W5L14 # !W17L17) # !W8L2 & W5L14 & !W17L17;
W17L15 = CARRY(W17L15_cout_1);


--W23L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~238 at LC_X22_Y12_N1
--operation mode is arithmetic

W23L16_carry_eqn = (!W23L23 & W23L20) # (W23L23 & W23L21);
W23L16 = W17L16 $ W20L1 $ W23L16_carry_eqn;

--W23L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~240 at LC_X22_Y12_N1
--operation mode is arithmetic

W23L17_cout_0 = W17L16 & !W20L1 & !W23L20 # !W17L16 & (!W23L20 # !W20L1);
W23L17 = CARRY(W23L17_cout_0);

--W23L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~240COUT1_354 at LC_X22_Y12_N1
--operation mode is arithmetic

W23L18_cout_1 = W17L16 & !W20L1 & !W23L21 # !W17L16 & (!W23L21 # !W20L1);
W23L18 = CARRY(W23L18_cout_1);


--B1_ACCU[24] is FIR_core:inst|ACCU[24] at LC_X21_Y13_N8
--operation mode is arithmetic

B1_ACCU[24]_carry_eqn = (!B1L60 & B1L68) # (B1L60 & B1L69);
B1_ACCU[24]_lut_out = W23L19 $ B1_ACCU[24] $ !B1_ACCU[24]_carry_eqn;
B1_ACCU[24] = DFFEAS(B1_ACCU[24]_lut_out, GLOBAL(12_288MHz), VCC, , B1L47, , , B1L158, );

--B1L71 is FIR_core:inst|ACCU[24]~560 at LC_X21_Y13_N8
--operation mode is arithmetic

B1L71_cout_0 = W23L19 & (B1_ACCU[24] # !B1L68) # !W23L19 & B1_ACCU[24] & !B1L68;
B1L71 = CARRY(B1L71_cout_0);

--B1L72 is FIR_core:inst|ACCU[24]~560COUT1_679 at LC_X21_Y13_N8
--operation mode is arithmetic

B1L72_cout_1 = W23L19 & (B1_ACCU[24] # !B1L69) # !W23L19 & B1_ACCU[24] & !B1L69;
B1L72 = CARRY(B1L72_cout_1);


--B1_SAMPLE_OUT[7] is FIR_core:inst|SAMPLE_OUT[7] at LC_X23_Y12_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SAMPLE_OUT[7]_lut_out = GND;
B1_SAMPLE_OUT[7] = DFFEAS(B1_SAMPLE_OUT[7]_lut_out, GLOBAL(12_288MHz), VCC, , B1_LAST, B1_ACCU[23], , , VCC);


--C1_R_IN[6] is PCM3006:inst6|R_IN[6] at LC_X23_Y12_N4
--operation mode is normal

C1_R_IN[6]_lut_out = B1_SAMPLE_OUT[6];
C1_R_IN[6] = DFFEAS(C1_R_IN[6]_lut_out, GLOBAL(12_288MHz), VCC, , B1_READY, , , , );


--C1_SHIFTOUT[21] is PCM3006:inst6|SHIFTOUT[21] at LC_X24_Y12_N2
--operation mode is normal

C1_SHIFTOUT[21]_lut_out = A1L21 & (A1L20 & (C1_R_IN[5]) # !A1L20 & C1_SHIFTOUT[20]) # !A1L21 & (C1_SHIFTOUT[20]);
C1_SHIFTOUT[21] = DFFEAS(C1_SHIFTOUT[21]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_SHIFTIN[11] is PCM3006:inst6|SHIFTIN[11] at LC_X31_Y13_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_SHIFTIN[11]_lut_out = GND;
C1_SHIFTIN[11] = DFFEAS(C1_SHIFTIN[11]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, C1_SHIFTIN[10], , , VCC);


--C1_SHIFTIN[21] is PCM3006:inst6|SHIFTIN[21] at LC_X31_Y20_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_SHIFTIN[21]_lut_out = GND;
C1_SHIFTIN[21] = DFFEAS(C1_SHIFTIN[21]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, C1_SHIFTIN[20], , , VCC);


--C1_LEFT_OUT[6] is PCM3006:inst6|LEFT_OUT[6] at LC_X31_Y20_N5
--operation mode is normal

C1_LEFT_OUT[6]_lut_out = C1_SHIFTIN[22];
C1_LEFT_OUT[6] = DFFEAS(C1_LEFT_OUT[6]_lut_out, GLOBAL(12_288MHz), VCC, , C1L104, , , , );


--L1_ram_rom_data_reg[8] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8] at LC_X32_Y19_N9
--operation mode is normal

L1_ram_rom_data_reg[8] = AMPP_FUNCTION(A1L6, L1_ram_rom_data_reg[9], K1_q_b[8], L1L11, VCC, L1L53);


--C1_SHIFTIN[27] is PCM3006:inst6|SHIFTIN[27] at LC_X32_Y20_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_SHIFTIN[27]_lut_out = GND;
C1_SHIFTIN[27] = DFFEAS(C1_SHIFTIN[27]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, C1_SHIFTIN[26], , , VCC);


--T1L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|_~2 at LC_X22_Y20_N8
--operation mode is normal

T1L2 = S1L15 $ (S1L14 & P1_q_a[15] & !S25L2);


--S9L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[12]~2024 at LC_X18_Y19_N1
--operation mode is normal

S9L25 = K1_q_a[13] & (P1_q_a[3] # P1_q_a[2] $ !P1_q_a[1]) # !K1_q_a[13] & (P1_q_a[2] $ !P1_q_a[1] # !P1_q_a[3]);


--S9L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[12]~2025 at LC_X18_Y19_N3
--operation mode is normal

S9L26 = S9L25 & (K1_q_a[12] & (!S13L1) # !K1_q_a[12] & !S13L2);


--W14L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~185 at LC_X22_Y18_N4
--operation mode is arithmetic

W14L14_carry_eqn = (!W14L29 & W14L17) # (W14L29 & W14L18);
W14L14 = T1L1 $ S9L24 $ W14L14_carry_eqn;

--W14L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~187 at LC_X22_Y18_N4
--operation mode is arithmetic

W14L15 = CARRY(T1L1 & (!W14L18 # !S9L24) # !T1L1 & !S9L24 & !W14L18);


--S15L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00041|_~218 at LC_X18_Y17_N3
--operation mode is normal

S15L2 = P1_q_a[5] & !P1_q_a[3] & (!P1_q_a[4]);


--S15L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00041|_~5 at LC_X18_Y17_N9
--operation mode is normal

S15L1 = !P1_q_a[5] & P1_q_a[3] & (P1_q_a[4]);


--S15L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00041|left_bit[0]~60 at LC_X18_Y16_N7
--operation mode is normal

S15L3 = P1_q_a[3] & !P1_q_a[4] & (K1_q_a[15] $ P1_q_a[5]) # !P1_q_a[3] & P1_q_a[4] & (K1_q_a[15] $ P1_q_a[5]);


--S8L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[14]~1887 at LC_X18_Y16_N2
--operation mode is normal

S8L28 = !S15L3 & (K1_q_a[14] & (!S15L1) # !K1_q_a[14] & !S15L2);


--S7L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[12]~2024 at LC_X24_Y16_N6
--operation mode is normal

S7L25 = K1_q_a[13] & (P1_q_a[7] # P1_q_a[5] $ !P1_q_a[6]) # !K1_q_a[13] & (P1_q_a[5] $ !P1_q_a[6] # !P1_q_a[7]);


--S7L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[12]~2025 at LC_X24_Y16_N7
--operation mode is normal

S7L26 = S7L25 & (K1_q_a[12] & (!S17L1) # !K1_q_a[12] & !S17L2);


--W11L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~185 at LC_X22_Y16_N4
--operation mode is arithmetic

W11L14_carry_eqn = (!W11L29 & W11L17) # (W11L29 & W11L18);
W11L14 = S8L27 $ S7L24 $ !W11L14_carry_eqn;

--W11L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~187 at LC_X22_Y16_N4
--operation mode is arithmetic

W11L15 = CARRY(S8L27 & !S7L24 & !W11L18 # !S8L27 & (!W11L18 # !S7L24));


--W20L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~206 at LC_X21_Y17_N9
--operation mode is arithmetic

W20L16_carry_eqn = (!W20L31 & W20L19) # (W20L31 & W20L20);
W20L16 = W14L5 $ W11L16 $ W20L16_carry_eqn;

--W20L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~208 at LC_X21_Y17_N9
--operation mode is arithmetic

W20L17 = CARRY(W14L5 & !W11L16 & !W20L20 # !W14L5 & (!W20L20 # !W11L16));


--S19L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00049|_~218 at LC_X25_Y18_N7
--operation mode is normal

S19L2 = !P1_q_a[7] & (!P1_q_a[8] & P1_q_a[9]);


--S19L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00049|_~5 at LC_X25_Y18_N9
--operation mode is normal

S19L1 = P1_q_a[7] & (P1_q_a[8] & !P1_q_a[9]);


--S19L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00049|left_bit[0]~60 at LC_X25_Y16_N4
--operation mode is normal

S19L3 = P1_q_a[7] & !P1_q_a[8] & (K1_q_a[15] $ P1_q_a[9]) # !P1_q_a[7] & P1_q_a[8] & (K1_q_a[15] $ P1_q_a[9]);


--S6L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[14]~1887 at LC_X25_Y16_N0
--operation mode is normal

S6L28 = !S19L3 & (K1_q_a[14] & (!S19L1) # !K1_q_a[14] & !S19L2);


--S5L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[12]~2024 at LC_X25_Y19_N7
--operation mode is normal

S5L25 = P1_q_a[10] & (P1_q_a[9] # K1_q_a[13] $ !P1_q_a[11]) # !P1_q_a[10] & (K1_q_a[13] $ !P1_q_a[11] # !P1_q_a[9]);


--S5L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[12]~2025 at LC_X25_Y19_N8
--operation mode is normal

S5L26 = S5L25 & (K1_q_a[12] & (!S21L1) # !K1_q_a[12] & !S21L2);


--W8L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~185 at LC_X24_Y17_N4
--operation mode is arithmetic

W8L14_carry_eqn = (!W8L29 & W8L17) # (W8L29 & W8L18);
W8L14 = S5L24 $ S6L27 $ !W8L14_carry_eqn;

--W8L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~187 at LC_X24_Y17_N4
--operation mode is arithmetic

W8L15 = CARRY(S5L24 & !S6L27 & !W8L18 # !S5L24 & (!W8L18 # !S6L27));


--S23L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00057|_~218 at LC_X25_Y15_N9
--operation mode is normal

S23L2 = P1_q_a[13] & (!P1_q_a[11] & !P1_q_a[12]);


--S23L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00057|_~5 at LC_X25_Y15_N4
--operation mode is normal

S23L1 = !P1_q_a[13] & (P1_q_a[11] & P1_q_a[12]);


--S23L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00057|left_bit[0]~60 at LC_X26_Y16_N5
--operation mode is normal

S23L3 = P1_q_a[13] & !K1_q_a[15] & (P1_q_a[11] $ P1_q_a[12]) # !P1_q_a[13] & K1_q_a[15] & (P1_q_a[11] $ P1_q_a[12]);


--S4L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[14]~1864 at LC_X26_Y16_N4
--operation mode is normal

S4L28 = !S23L3 & (K1_q_a[14] & (!S23L1) # !K1_q_a[14] & !S23L2);


--S3L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[12]~2001 at LC_X26_Y17_N1
--operation mode is normal

S3L25 = P1_q_a[13] & (P1_q_a[14] # K1_q_a[13] $ !P1_q_a[15]) # !P1_q_a[13] & (K1_q_a[13] $ !P1_q_a[15] # !P1_q_a[14]);


--S3L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[12]~2002 at LC_X26_Y17_N4
--operation mode is normal

S3L26 = S3L25 & (K1_q_a[12] & !S25L1 # !K1_q_a[12] & (!S25L3));


--W5L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~185 at LC_X24_Y14_N4
--operation mode is arithmetic

W5L14_carry_eqn = (!W5L29 & W5L17) # (W5L29 & W5L18);
W5L14 = S4L27 $ S3L24 $ !W5L14_carry_eqn;

--W5L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~187 at LC_X24_Y14_N4
--operation mode is arithmetic

W5L15 = CARRY(S4L27 & !S3L24 & !W5L18 # !S4L27 & (!W5L18 # !S3L24));


--W17L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~206 at LC_X23_Y15_N9
--operation mode is arithmetic

W17L16_carry_eqn = (!W17L31 & W17L19) # (W17L31 & W17L20);
W17L16 = W5L16 $ W8L5 $ W17L16_carry_eqn;

--W17L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~208 at LC_X23_Y15_N9
--operation mode is arithmetic

W17L17 = CARRY(W5L16 & !W8L5 & !W17L20 # !W5L16 & (!W17L20 # !W8L5));


--W23L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~243 at LC_X22_Y12_N0
--operation mode is arithmetic

W23L19_carry_eqn = W23L23;
W23L19 = W17L18 $ W20L1 $ !W23L19_carry_eqn;

--W23L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~245 at LC_X22_Y12_N0
--operation mode is arithmetic

W23L20_cout_0 = W17L18 & (W20L1 # !W23L23) # !W17L18 & W20L1 & !W23L23;
W23L20 = CARRY(W23L20_cout_0);

--W23L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~245COUT1_353 at LC_X22_Y12_N0
--operation mode is arithmetic

W23L21_cout_1 = W17L18 & (W20L1 # !W23L23) # !W17L18 & W20L1 & !W23L23;
W23L21 = CARRY(W23L21_cout_1);


--B1_ACCU[23] is FIR_core:inst|ACCU[23] at LC_X21_Y13_N7
--operation mode is arithmetic

B1_ACCU[23]_carry_eqn = (!B1L60 & B1L65) # (B1L60 & B1L66);
B1_ACCU[23]_lut_out = B1_ACCU[23] $ W23L22 $ B1_ACCU[23]_carry_eqn;
B1_ACCU[23] = DFFEAS(B1_ACCU[23]_lut_out, GLOBAL(12_288MHz), VCC, , B1L47, , , B1L158, );

--B1L68 is FIR_core:inst|ACCU[23]~564 at LC_X21_Y13_N7
--operation mode is arithmetic

B1L68_cout_0 = B1_ACCU[23] & !W23L22 & !B1L65 # !B1_ACCU[23] & (!B1L65 # !W23L22);
B1L68 = CARRY(B1L68_cout_0);

--B1L69 is FIR_core:inst|ACCU[23]~564COUT1_678 at LC_X21_Y13_N7
--operation mode is arithmetic

B1L69_cout_1 = B1_ACCU[23] & !W23L22 & !B1L66 # !B1_ACCU[23] & (!B1L66 # !W23L22);
B1L69 = CARRY(B1L69_cout_1);


--B1_SAMPLE_OUT[6] is FIR_core:inst|SAMPLE_OUT[6] at LC_X23_Y12_N6
--operation mode is normal

B1_SAMPLE_OUT[6]_lut_out = B1_ACCU[22];
B1_SAMPLE_OUT[6] = DFFEAS(B1_SAMPLE_OUT[6]_lut_out, GLOBAL(12_288MHz), VCC, , B1_LAST, , , , );


--C1_R_IN[5] is PCM3006:inst6|R_IN[5] at LC_X23_Y12_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_R_IN[5]_lut_out = GND;
C1_R_IN[5] = DFFEAS(C1_R_IN[5]_lut_out, GLOBAL(12_288MHz), VCC, , B1_READY, B1_SAMPLE_OUT[5], , , VCC);


--C1_SHIFTOUT[20] is PCM3006:inst6|SHIFTOUT[20] at LC_X24_Y12_N9
--operation mode is normal

C1_SHIFTOUT[20]_lut_out = A1L21 & (A1L20 & C1_R_IN[4] # !A1L20 & (C1_SHIFTOUT[19])) # !A1L21 & (C1_SHIFTOUT[19]);
C1_SHIFTOUT[20] = DFFEAS(C1_SHIFTOUT[20]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_SHIFTIN[10] is PCM3006:inst6|SHIFTIN[10] at LC_X31_Y13_N8
--operation mode is normal

C1_SHIFTIN[10]_lut_out = C1_SHIFTIN[9];
C1_SHIFTIN[10] = DFFEAS(C1_SHIFTIN[10]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, , , , );


--C1_SHIFTIN[22] is PCM3006:inst6|SHIFTIN[22] at LC_X31_Y20_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_SHIFTIN[22]_lut_out = GND;
C1_SHIFTIN[22] = DFFEAS(C1_SHIFTIN[22]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, C1_SHIFTIN[21], , , VCC);


--C1_LEFT_OUT[7] is PCM3006:inst6|LEFT_OUT[7] at LC_X31_Y20_N1
--operation mode is normal

C1_LEFT_OUT[7]_lut_out = C1_SHIFTIN[23];
C1_LEFT_OUT[7] = DFFEAS(C1_LEFT_OUT[7]_lut_out, GLOBAL(12_288MHz), VCC, , C1L104, , , , );


--L1_ram_rom_data_reg[9] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9] at LC_X32_Y19_N7
--operation mode is normal

L1_ram_rom_data_reg[9] = AMPP_FUNCTION(A1L6, L1L11, K1_q_b[9], L1_ram_rom_data_reg[10], VCC, L1L53);


--C1_SHIFTIN[26] is PCM3006:inst6|SHIFTIN[26] at LC_X32_Y20_N7
--operation mode is normal

C1_SHIFTIN[26]_lut_out = C1_SHIFTIN[25];
C1_SHIFTIN[26] = DFFEAS(C1_SHIFTIN[26]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, , , , );


--C1_LEFT_OUT[12] is PCM3006:inst6|LEFT_OUT[12] at LC_X32_Y20_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_LEFT_OUT[12]_lut_out = GND;
C1_LEFT_OUT[12] = DFFEAS(C1_LEFT_OUT[12]_lut_out, GLOBAL(12_288MHz), VCC, , C1L104, C1_SHIFTIN[28], , , VCC);


--L1_ram_rom_data_reg[12] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12] at LC_X30_Y18_N0
--operation mode is normal

L1_ram_rom_data_reg[12] = AMPP_FUNCTION(A1L6, K1_q_b[12], L1_ram_rom_data_reg[13], L1L11, VCC, L1L53);


--S9L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[11]~2026 at LC_X18_Y19_N4
--operation mode is normal

S9L23 = P1_q_a[1] & (P1_q_a[2] # K1_q_a[12] $ !P1_q_a[3]) # !P1_q_a[1] & (K1_q_a[12] $ !P1_q_a[3] # !P1_q_a[2]);


--S9L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[11]~2027 at LC_X18_Y19_N5
--operation mode is normal

S9L24 = S9L23 & (K1_q_a[11] & !S13L1 # !K1_q_a[11] & (!S13L2));


--W14L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~190 at LC_X22_Y18_N3
--operation mode is arithmetic

W14L16_carry_eqn = (!W14L29 & W14L20) # (W14L29 & W14L21);
W14L16 = S9L22 $ S1L13 $ !W14L16_carry_eqn;

--W14L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~192 at LC_X22_Y18_N3
--operation mode is arithmetic

W14L17_cout_0 = S9L22 & (!W14L20 # !S1L13) # !S9L22 & !S1L13 & !W14L20;
W14L17 = CARRY(W14L17_cout_0);

--W14L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~192COUT1_272 at LC_X22_Y18_N3
--operation mode is arithmetic

W14L18_cout_1 = S9L22 & (!W14L21 # !S1L13) # !S9L22 & !S1L13 & !W14L21;
W14L18 = CARRY(W14L18_cout_1);


--S8L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[13]~1888 at LC_X18_Y16_N8
--operation mode is normal

S8L26 = K1_q_a[14] & (P1_q_a[5] # P1_q_a[3] $ !P1_q_a[4]) # !K1_q_a[14] & (P1_q_a[3] $ !P1_q_a[4] # !P1_q_a[5]);


--S8L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[13]~1889 at LC_X18_Y16_N6
--operation mode is normal

S8L27 = S8L26 & (K1_q_a[13] & (!S15L1) # !K1_q_a[13] & !S15L2);


--S7L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[11]~2026 at LC_X24_Y16_N2
--operation mode is normal

S7L23 = K1_q_a[12] & (P1_q_a[7] # P1_q_a[5] $ !P1_q_a[6]) # !K1_q_a[12] & (P1_q_a[5] $ !P1_q_a[6] # !P1_q_a[7]);


--S7L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[11]~2027 at LC_X24_Y16_N3
--operation mode is normal

S7L24 = S7L23 & (K1_q_a[11] & (!S17L1) # !K1_q_a[11] & !S17L2);


--W11L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~190 at LC_X22_Y16_N3
--operation mode is arithmetic

W11L16_carry_eqn = (!W11L29 & W11L20) # (W11L29 & W11L21);
W11L16 = S7L22 $ S8L25 $ W11L16_carry_eqn;

--W11L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~192 at LC_X22_Y16_N3
--operation mode is arithmetic

W11L17_cout_0 = S7L22 & (S8L25 # !W11L20) # !S7L22 & S8L25 & !W11L20;
W11L17 = CARRY(W11L17_cout_0);

--W11L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~192COUT1_272 at LC_X22_Y16_N3
--operation mode is arithmetic

W11L18_cout_1 = S7L22 & (S8L25 # !W11L21) # !S7L22 & S8L25 & !W11L21;
W11L18 = CARRY(W11L18_cout_1);


--W20L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~211 at LC_X21_Y17_N8
--operation mode is arithmetic

W20L18_carry_eqn = (!W20L31 & W20L22) # (W20L31 & W20L23);
W20L18 = W11L19 $ W14L8 $ !W20L18_carry_eqn;

--W20L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~213 at LC_X21_Y17_N8
--operation mode is arithmetic

W20L19_cout_0 = W11L19 & (W14L8 # !W20L22) # !W11L19 & W14L8 & !W20L22;
W20L19 = CARRY(W20L19_cout_0);

--W20L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~213COUT1_298 at LC_X21_Y17_N8
--operation mode is arithmetic

W20L20_cout_1 = W11L19 & (W14L8 # !W20L23) # !W11L19 & W14L8 & !W20L23;
W20L20 = CARRY(W20L20_cout_1);


--S6L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[13]~1888 at LC_X25_Y16_N8
--operation mode is normal

S6L26 = K1_q_a[14] & (P1_q_a[9] # P1_q_a[8] $ !P1_q_a[7]) # !K1_q_a[14] & (P1_q_a[8] $ !P1_q_a[7] # !P1_q_a[9]);


--S6L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[13]~1889 at LC_X25_Y16_N9
--operation mode is normal

S6L27 = S6L26 & (K1_q_a[13] & (!S19L1) # !K1_q_a[13] & !S19L2);


--S5L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[11]~2026 at LC_X25_Y19_N4
--operation mode is normal

S5L23 = K1_q_a[12] & (P1_q_a[11] # P1_q_a[9] $ !P1_q_a[10]) # !K1_q_a[12] & (P1_q_a[9] $ !P1_q_a[10] # !P1_q_a[11]);


--S5L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[11]~2027 at LC_X25_Y19_N5
--operation mode is normal

S5L24 = S5L23 & (K1_q_a[11] & !S21L1 # !K1_q_a[11] & (!S21L2));


--W8L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~190 at LC_X24_Y17_N3
--operation mode is arithmetic

W8L16_carry_eqn = (!W8L29 & W8L20) # (W8L29 & W8L21);
W8L16 = S6L25 $ S5L22 $ W8L16_carry_eqn;

--W8L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~192 at LC_X24_Y17_N3
--operation mode is arithmetic

W8L17_cout_0 = S6L25 & (S5L22 # !W8L20) # !S6L25 & S5L22 & !W8L20;
W8L17 = CARRY(W8L17_cout_0);

--W8L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~192COUT1_272 at LC_X24_Y17_N3
--operation mode is arithmetic

W8L18_cout_1 = S6L25 & (S5L22 # !W8L21) # !S6L25 & S5L22 & !W8L21;
W8L18 = CARRY(W8L18_cout_1);


--S4L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[13]~1865 at LC_X26_Y16_N6
--operation mode is normal

S4L26 = K1_q_a[14] & (P1_q_a[13] # P1_q_a[11] $ !P1_q_a[12]) # !K1_q_a[14] & (P1_q_a[11] $ !P1_q_a[12] # !P1_q_a[13]);


--S4L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[13]~1866 at LC_X26_Y16_N8
--operation mode is normal

S4L27 = S4L26 & (K1_q_a[13] & !S23L1 # !K1_q_a[13] & (!S23L2));


--S3L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[11]~2003 at LC_X26_Y17_N9
--operation mode is normal

S3L23 = P1_q_a[15] & (K1_q_a[12] # P1_q_a[14] $ !P1_q_a[13]) # !P1_q_a[15] & (P1_q_a[14] $ !P1_q_a[13] # !K1_q_a[12]);


--S3L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[11]~2004 at LC_X26_Y17_N2
--operation mode is normal

S3L24 = S3L23 & (K1_q_a[11] & !S25L1 # !K1_q_a[11] & (!S25L3));


--W5L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~190 at LC_X24_Y14_N3
--operation mode is arithmetic

W5L16_carry_eqn = (!W5L29 & W5L20) # (W5L29 & W5L21);
W5L16 = S4L25 $ S3L22 $ W5L16_carry_eqn;

--W5L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~192 at LC_X24_Y14_N3
--operation mode is arithmetic

W5L17_cout_0 = S4L25 & (S3L22 # !W5L20) # !S4L25 & S3L22 & !W5L20;
W5L17 = CARRY(W5L17_cout_0);

--W5L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~192COUT1_272 at LC_X24_Y14_N3
--operation mode is arithmetic

W5L18_cout_1 = S4L25 & (S3L22 # !W5L21) # !S4L25 & S3L22 & !W5L21;
W5L18 = CARRY(W5L18_cout_1);


--W17L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~211 at LC_X23_Y15_N8
--operation mode is arithmetic

W17L18_carry_eqn = (!W17L31 & W17L22) # (W17L31 & W17L23);
W17L18 = W8L8 $ W5L19 $ !W17L18_carry_eqn;

--W17L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~213 at LC_X23_Y15_N8
--operation mode is arithmetic

W17L19_cout_0 = W8L8 & (W5L19 # !W17L22) # !W8L8 & W5L19 & !W17L22;
W17L19 = CARRY(W17L19_cout_0);

--W17L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~213COUT1_298 at LC_X23_Y15_N8
--operation mode is arithmetic

W17L20_cout_1 = W8L8 & (W5L19 # !W17L23) # !W8L8 & W5L19 & !W17L23;
W17L20 = CARRY(W17L20_cout_1);


--W23L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~248 at LC_X22_Y13_N9
--operation mode is arithmetic

W23L22_carry_eqn = (!W23L37 & W23L25) # (W23L37 & W23L26);
W23L22 = W17L21 $ W20L1 $ W23L22_carry_eqn;

--W23L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~250 at LC_X22_Y13_N9
--operation mode is arithmetic

W23L23 = CARRY(W17L21 & !W20L1 & !W23L26 # !W17L21 & (!W23L26 # !W20L1));


--B1_ACCU[22] is FIR_core:inst|ACCU[22] at LC_X21_Y13_N6
--operation mode is arithmetic

B1_ACCU[22]_carry_eqn = (!B1L60 & B1L62) # (B1L60 & B1L63);
B1_ACCU[22]_lut_out = W23L24 $ B1_ACCU[22] $ !B1_ACCU[22]_carry_eqn;
B1_ACCU[22] = DFFEAS(B1_ACCU[22]_lut_out, GLOBAL(12_288MHz), VCC, , B1L47, , , B1L158, );

--B1L65 is FIR_core:inst|ACCU[22]~568 at LC_X21_Y13_N6
--operation mode is arithmetic

B1L65_cout_0 = W23L24 & (B1_ACCU[22] # !B1L62) # !W23L24 & B1_ACCU[22] & !B1L62;
B1L65 = CARRY(B1L65_cout_0);

--B1L66 is FIR_core:inst|ACCU[22]~568COUT1_677 at LC_X21_Y13_N6
--operation mode is arithmetic

B1L66_cout_1 = W23L24 & (B1_ACCU[22] # !B1L63) # !W23L24 & B1_ACCU[22] & !B1L63;
B1L66 = CARRY(B1L66_cout_1);


--B1_SAMPLE_OUT[5] is FIR_core:inst|SAMPLE_OUT[5] at LC_X23_Y12_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SAMPLE_OUT[5]_lut_out = GND;
B1_SAMPLE_OUT[5] = DFFEAS(B1_SAMPLE_OUT[5]_lut_out, GLOBAL(12_288MHz), VCC, , B1_LAST, B1_ACCU[21], , , VCC);


--C1_R_IN[4] is PCM3006:inst6|R_IN[4] at LC_X18_Y13_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_R_IN[4]_lut_out = GND;
C1_R_IN[4] = DFFEAS(C1_R_IN[4]_lut_out, GLOBAL(12_288MHz), VCC, , B1_READY, B1_SAMPLE_OUT[4], , , VCC);


--C1_SHIFTOUT[19] is PCM3006:inst6|SHIFTOUT[19] at LC_X24_Y12_N7
--operation mode is normal

C1_SHIFTOUT[19]_lut_out = A1L20 & (A1L21 & (C1_R_IN[3]) # !A1L21 & C1_SHIFTOUT[18]) # !A1L20 & C1_SHIFTOUT[18];
C1_SHIFTOUT[19] = DFFEAS(C1_SHIFTOUT[19]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_SHIFTIN[9] is PCM3006:inst6|SHIFTIN[9] at LC_X31_Y13_N3
--operation mode is normal

C1_SHIFTIN[9]_lut_out = C1_SHIFTIN[8];
C1_SHIFTIN[9] = DFFEAS(C1_SHIFTIN[9]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, , , , );


--C1_SHIFTIN[23] is PCM3006:inst6|SHIFTIN[23] at LC_X31_Y20_N3
--operation mode is normal

C1_SHIFTIN[23]_lut_out = C1_SHIFTIN[22];
C1_SHIFTIN[23] = DFFEAS(C1_SHIFTIN[23]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, , , , );


--C1_LEFT_OUT[8] is PCM3006:inst6|LEFT_OUT[8] at LC_X31_Y20_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_LEFT_OUT[8]_lut_out = GND;
C1_LEFT_OUT[8] = DFFEAS(C1_LEFT_OUT[8]_lut_out, GLOBAL(12_288MHz), VCC, , C1L104, C1_SHIFTIN[24], , , VCC);


--L1_ram_rom_data_reg[10] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] at LC_X32_Y19_N0
--operation mode is normal

L1_ram_rom_data_reg[10] = AMPP_FUNCTION(A1L6, L1_ram_rom_data_reg[11], L1L11, K1_q_b[10], VCC, L1L53);


--C1_SHIFTIN[25] is PCM3006:inst6|SHIFTIN[25] at LC_X31_Y20_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_SHIFTIN[25]_lut_out = GND;
C1_SHIFTIN[25] = DFFEAS(C1_SHIFTIN[25]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, C1_SHIFTIN[24], , , VCC);


--C1_LEFT_OUT[11] is PCM3006:inst6|LEFT_OUT[11] at LC_X32_Y20_N6
--operation mode is normal

C1_LEFT_OUT[11]_lut_out = C1_SHIFTIN[27];
C1_LEFT_OUT[11] = DFFEAS(C1_LEFT_OUT[11]_lut_out, GLOBAL(12_288MHz), VCC, , C1L104, , , , );


--L1_ram_rom_data_reg[11] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] at LC_X30_Y18_N2
--operation mode is normal

L1_ram_rom_data_reg[11] = AMPP_FUNCTION(A1L6, L1L11, L1_ram_rom_data_reg[12], K1_q_b[11], VCC, L1L53);


--S9L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[10]~2028 at LC_X18_Y18_N0
--operation mode is normal

S9L21 = P1_q_a[3] & (K1_q_a[11] # P1_q_a[1] $ !P1_q_a[2]) # !P1_q_a[3] & (P1_q_a[1] $ !P1_q_a[2] # !K1_q_a[11]);


--S9L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[10]~2029 at LC_X18_Y18_N8
--operation mode is normal

S9L22 = S9L21 & (K1_q_a[10] & !S13L1 # !K1_q_a[10] & (!S13L2));


--S1L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[12]~2 at LC_X22_Y20_N1
--operation mode is normal

S1L13 = P1_q_a[0] & (K1_q_a[13] $ (P1_q_a[1])) # !P1_q_a[0] & (!K1_q_a[12] & P1_q_a[1]);


--W14L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~195 at LC_X22_Y18_N2
--operation mode is arithmetic

W14L19_carry_eqn = (!W14L29 & W14L23) # (W14L29 & W14L24);
W14L19 = S1L12 $ S9L20 $ W14L19_carry_eqn;

--W14L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~197 at LC_X22_Y18_N2
--operation mode is arithmetic

W14L20_cout_0 = S1L12 & (!W14L23 # !S9L20) # !S1L12 & !S9L20 & !W14L23;
W14L20 = CARRY(W14L20_cout_0);

--W14L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~197COUT1_271 at LC_X22_Y18_N2
--operation mode is arithmetic

W14L21_cout_1 = S1L12 & (!W14L24 # !S9L20) # !S1L12 & !S9L20 & !W14L24;
W14L21 = CARRY(W14L21_cout_1);


--S8L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[12]~1890 at LC_X18_Y16_N4
--operation mode is normal

S8L24 = K1_q_a[13] & (P1_q_a[5] # P1_q_a[3] $ !P1_q_a[4]) # !K1_q_a[13] & (P1_q_a[3] $ !P1_q_a[4] # !P1_q_a[5]);


--S8L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[12]~1891 at LC_X18_Y16_N5
--operation mode is normal

S8L25 = S8L24 & (K1_q_a[12] & (!S15L1) # !K1_q_a[12] & !S15L2);


--S7L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[10]~2028 at LC_X24_Y16_N1
--operation mode is normal

S7L21 = K1_q_a[11] & (P1_q_a[7] # P1_q_a[5] $ !P1_q_a[6]) # !K1_q_a[11] & (P1_q_a[5] $ !P1_q_a[6] # !P1_q_a[7]);


--S7L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[10]~2029 at LC_X25_Y17_N0
--operation mode is normal

S7L22 = S7L21 & (K1_q_a[10] & (!S17L1) # !K1_q_a[10] & !S17L2);


--W11L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~195 at LC_X22_Y16_N2
--operation mode is arithmetic

W11L19_carry_eqn = (!W11L29 & W11L23) # (W11L29 & W11L24);
W11L19 = S7L20 $ S8L23 $ !W11L19_carry_eqn;

--W11L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~197 at LC_X22_Y16_N2
--operation mode is arithmetic

W11L20_cout_0 = S7L20 & !S8L23 & !W11L23 # !S7L20 & (!W11L23 # !S8L23);
W11L20 = CARRY(W11L20_cout_0);

--W11L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~197COUT1_271 at LC_X22_Y16_N2
--operation mode is arithmetic

W11L21_cout_1 = S7L20 & !S8L23 & !W11L24 # !S7L20 & (!W11L24 # !S8L23);
W11L21 = CARRY(W11L21_cout_1);


--W20L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~216 at LC_X21_Y17_N7
--operation mode is arithmetic

W20L21_carry_eqn = (!W20L31 & W20L25) # (W20L31 & W20L26);
W20L21 = W14L11 $ W11L22 $ W20L21_carry_eqn;

--W20L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~218 at LC_X21_Y17_N7
--operation mode is arithmetic

W20L22_cout_0 = W14L11 & !W11L22 & !W20L25 # !W14L11 & (!W20L25 # !W11L22);
W20L22 = CARRY(W20L22_cout_0);

--W20L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~218COUT1_297 at LC_X21_Y17_N7
--operation mode is arithmetic

W20L23_cout_1 = W14L11 & !W11L22 & !W20L26 # !W14L11 & (!W20L26 # !W11L22);
W20L23 = CARRY(W20L23_cout_1);


--S6L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[12]~1890 at LC_X25_Y16_N6
--operation mode is normal

S6L24 = K1_q_a[13] & (P1_q_a[9] # P1_q_a[8] $ !P1_q_a[7]) # !K1_q_a[13] & (P1_q_a[8] $ !P1_q_a[7] # !P1_q_a[9]);


--S6L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[12]~1891 at LC_X25_Y16_N7
--operation mode is normal

S6L25 = S6L24 & (K1_q_a[12] & (!S19L1) # !K1_q_a[12] & !S19L2);


--S5L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[10]~2028 at LC_X25_Y17_N8
--operation mode is normal

S5L21 = K1_q_a[11] & (P1_q_a[11] # P1_q_a[10] $ !P1_q_a[9]) # !K1_q_a[11] & (P1_q_a[10] $ !P1_q_a[9] # !P1_q_a[11]);


--S5L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[10]~2029 at LC_X25_Y17_N9
--operation mode is normal

S5L22 = S5L21 & (K1_q_a[10] & !S21L1 # !K1_q_a[10] & (!S21L2));


--W8L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~195 at LC_X24_Y17_N2
--operation mode is arithmetic

W8L19_carry_eqn = (!W8L29 & W8L23) # (W8L29 & W8L24);
W8L19 = S6L23 $ S5L20 $ !W8L19_carry_eqn;

--W8L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~197 at LC_X24_Y17_N2
--operation mode is arithmetic

W8L20_cout_0 = S6L23 & !S5L20 & !W8L23 # !S6L23 & (!W8L23 # !S5L20);
W8L20 = CARRY(W8L20_cout_0);

--W8L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~197COUT1_271 at LC_X24_Y17_N2
--operation mode is arithmetic

W8L21_cout_1 = S6L23 & !S5L20 & !W8L24 # !S6L23 & (!W8L24 # !S5L20);
W8L21 = CARRY(W8L21_cout_1);


--S4L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[12]~1867 at LC_X26_Y16_N1
--operation mode is normal

S4L24 = P1_q_a[13] & (K1_q_a[13] # P1_q_a[11] $ !P1_q_a[12]) # !P1_q_a[13] & (P1_q_a[11] $ !P1_q_a[12] # !K1_q_a[13]);


--S4L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[12]~1868 at LC_X26_Y16_N0
--operation mode is normal

S4L25 = S4L24 & (K1_q_a[12] & (!S23L1) # !K1_q_a[12] & !S23L2);


--S3L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[10]~2005 at LC_X26_Y17_N0
--operation mode is normal

S3L21 = P1_q_a[13] & (P1_q_a[14] # K1_q_a[11] $ !P1_q_a[15]) # !P1_q_a[13] & (K1_q_a[11] $ !P1_q_a[15] # !P1_q_a[14]);


--S3L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[10]~2006 at LC_X26_Y14_N4
--operation mode is normal

S3L22 = S3L21 & (K1_q_a[10] & (!S25L1) # !K1_q_a[10] & !S25L3);


--W5L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~195 at LC_X24_Y14_N2
--operation mode is arithmetic

W5L19_carry_eqn = (!W5L29 & W5L23) # (W5L29 & W5L24);
W5L19 = S4L23 $ S3L20 $ !W5L19_carry_eqn;

--W5L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~197 at LC_X24_Y14_N2
--operation mode is arithmetic

W5L20_cout_0 = S4L23 & !S3L20 & !W5L23 # !S4L23 & (!W5L23 # !S3L20);
W5L20 = CARRY(W5L20_cout_0);

--W5L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~197COUT1_271 at LC_X24_Y14_N2
--operation mode is arithmetic

W5L21_cout_1 = S4L23 & !S3L20 & !W5L24 # !S4L23 & (!W5L24 # !S3L20);
W5L21 = CARRY(W5L21_cout_1);


--W17L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~216 at LC_X23_Y15_N7
--operation mode is arithmetic

W17L21_carry_eqn = (!W17L31 & W17L25) # (W17L31 & W17L26);
W17L21 = W8L11 $ W5L22 $ W17L21_carry_eqn;

--W17L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~218 at LC_X23_Y15_N7
--operation mode is arithmetic

W17L22_cout_0 = W8L11 & !W5L22 & !W17L25 # !W8L11 & (!W17L25 # !W5L22);
W17L22 = CARRY(W17L22_cout_0);

--W17L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~218COUT1_297 at LC_X23_Y15_N7
--operation mode is arithmetic

W17L23_cout_1 = W8L11 & !W5L22 & !W17L26 # !W8L11 & (!W17L26 # !W5L22);
W17L23 = CARRY(W17L23_cout_1);


--W23L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~253 at LC_X22_Y13_N8
--operation mode is arithmetic

W23L24_carry_eqn = (!W23L37 & W23L28) # (W23L37 & W23L29);
W23L24 = W17L24 $ W20L2 $ !W23L24_carry_eqn;

--W23L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~255 at LC_X22_Y13_N8
--operation mode is arithmetic

W23L25_cout_0 = W17L24 & (W20L2 # !W23L28) # !W17L24 & W20L2 & !W23L28;
W23L25 = CARRY(W23L25_cout_0);

--W23L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~255COUT1_352 at LC_X22_Y13_N8
--operation mode is arithmetic

W23L26_cout_1 = W17L24 & (W20L2 # !W23L29) # !W17L24 & W20L2 & !W23L29;
W23L26 = CARRY(W23L26_cout_1);


--B1_ACCU[21] is FIR_core:inst|ACCU[21] at LC_X21_Y13_N5
--operation mode is arithmetic

B1_ACCU[21]_carry_eqn = B1L60;
B1_ACCU[21]_lut_out = W23L27 $ B1_ACCU[21] $ B1_ACCU[21]_carry_eqn;
B1_ACCU[21] = DFFEAS(B1_ACCU[21]_lut_out, GLOBAL(12_288MHz), VCC, , B1L47, , , B1L158, );

--B1L62 is FIR_core:inst|ACCU[21]~572 at LC_X21_Y13_N5
--operation mode is arithmetic

B1L62_cout_0 = W23L27 & !B1_ACCU[21] & !B1L60 # !W23L27 & (!B1L60 # !B1_ACCU[21]);
B1L62 = CARRY(B1L62_cout_0);

--B1L63 is FIR_core:inst|ACCU[21]~572COUT1_676 at LC_X21_Y13_N5
--operation mode is arithmetic

B1L63_cout_1 = W23L27 & !B1_ACCU[21] & !B1L60 # !W23L27 & (!B1L60 # !B1_ACCU[21]);
B1L63 = CARRY(B1L63_cout_1);


--B1_SAMPLE_OUT[4] is FIR_core:inst|SAMPLE_OUT[4] at LC_X18_Y13_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SAMPLE_OUT[4]_lut_out = GND;
B1_SAMPLE_OUT[4] = DFFEAS(B1_SAMPLE_OUT[4]_lut_out, GLOBAL(12_288MHz), VCC, , B1_LAST, B1_ACCU[20], , , VCC);


--C1_R_IN[3] is PCM3006:inst6|R_IN[3] at LC_X18_Y13_N2
--operation mode is normal

C1_R_IN[3]_lut_out = B1_SAMPLE_OUT[3];
C1_R_IN[3] = DFFEAS(C1_R_IN[3]_lut_out, GLOBAL(12_288MHz), VCC, , B1_READY, , , , );


--C1_SHIFTOUT[18] is PCM3006:inst6|SHIFTOUT[18] at LC_X24_Y12_N3
--operation mode is normal

C1_SHIFTOUT[18]_lut_out = A1L21 & (A1L20 & C1_R_IN[2] # !A1L20 & (C1_SHIFTOUT[17])) # !A1L21 & (C1_SHIFTOUT[17]);
C1_SHIFTOUT[18] = DFFEAS(C1_SHIFTOUT[18]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_SHIFTIN[8] is PCM3006:inst6|SHIFTIN[8] at LC_X31_Y13_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_SHIFTIN[8]_lut_out = GND;
C1_SHIFTIN[8] = DFFEAS(C1_SHIFTIN[8]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, C1_SHIFTIN[7], , , VCC);


--C1_SHIFTIN[24] is PCM3006:inst6|SHIFTIN[24] at LC_X31_Y20_N9
--operation mode is normal

C1_SHIFTIN[24]_lut_out = C1_SHIFTIN[23];
C1_SHIFTIN[24] = DFFEAS(C1_SHIFTIN[24]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, , , , );


--C1_LEFT_OUT[9] is PCM3006:inst6|LEFT_OUT[9] at LC_X31_Y20_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_LEFT_OUT[9]_lut_out = GND;
C1_LEFT_OUT[9] = DFFEAS(C1_LEFT_OUT[9]_lut_out, GLOBAL(12_288MHz), VCC, , C1L104, C1_SHIFTIN[25], , , VCC);


--C1_LEFT_OUT[10] is PCM3006:inst6|LEFT_OUT[10] at LC_X32_Y20_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_LEFT_OUT[10]_lut_out = GND;
C1_LEFT_OUT[10] = DFFEAS(C1_LEFT_OUT[10]_lut_out, GLOBAL(12_288MHz), VCC, , C1L104, C1_SHIFTIN[26], , , VCC);


--S9L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[9]~2030 at LC_X18_Y18_N5
--operation mode is normal

S9L19 = P1_q_a[3] & (K1_q_a[10] # P1_q_a[1] $ !P1_q_a[2]) # !P1_q_a[3] & (P1_q_a[1] $ !P1_q_a[2] # !K1_q_a[10]);


--S9L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[9]~2031 at LC_X18_Y18_N4
--operation mode is normal

S9L20 = S9L19 & (K1_q_a[9] & (!S13L1) # !K1_q_a[9] & !S13L2);


--S1L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[11]~3 at LC_X23_Y19_N2
--operation mode is normal

S1L12 = P1_q_a[0] & (K1_q_a[12] $ (P1_q_a[1])) # !P1_q_a[0] & (!K1_q_a[11] & P1_q_a[1]);


--W14L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~200 at LC_X22_Y18_N1
--operation mode is arithmetic

W14L22_carry_eqn = (!W14L29 & W14L26) # (W14L29 & W14L27);
W14L22 = S1L11 $ S9L18 $ !W14L22_carry_eqn;

--W14L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~202 at LC_X22_Y18_N1
--operation mode is arithmetic

W14L23_cout_0 = S1L11 & S9L18 & !W14L26 # !S1L11 & (S9L18 # !W14L26);
W14L23 = CARRY(W14L23_cout_0);

--W14L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~202COUT1_270 at LC_X22_Y18_N1
--operation mode is arithmetic

W14L24_cout_1 = S1L11 & S9L18 & !W14L27 # !S1L11 & (S9L18 # !W14L27);
W14L24 = CARRY(W14L24_cout_1);


--S8L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[11]~1892 at LC_X18_Y16_N1
--operation mode is normal

S8L22 = K1_q_a[12] & (P1_q_a[5] # P1_q_a[3] $ !P1_q_a[4]) # !K1_q_a[12] & (P1_q_a[3] $ !P1_q_a[4] # !P1_q_a[5]);


--S8L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[11]~1893 at LC_X18_Y16_N3
--operation mode is normal

S8L23 = S8L22 & (K1_q_a[11] & (!S15L1) # !K1_q_a[11] & !S15L2);


--S7L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[9]~2030 at LC_X23_Y20_N5
--operation mode is normal

S7L19 = P1_q_a[5] & (P1_q_a[6] # K1_q_a[10] $ !P1_q_a[7]) # !P1_q_a[5] & (K1_q_a[10] $ !P1_q_a[7] # !P1_q_a[6]);


--S7L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[9]~2031 at LC_X23_Y20_N0
--operation mode is normal

S7L20 = S7L19 & (K1_q_a[9] & (!S17L1) # !K1_q_a[9] & !S17L2);


--W11L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~200 at LC_X22_Y16_N1
--operation mode is arithmetic

W11L22_carry_eqn = (!W11L29 & W11L26) # (W11L29 & W11L27);
W11L22 = S8L21 $ S7L18 $ W11L22_carry_eqn;

--W11L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~202 at LC_X22_Y16_N1
--operation mode is arithmetic

W11L23_cout_0 = S8L21 & (S7L18 # !W11L26) # !S8L21 & S7L18 & !W11L26;
W11L23 = CARRY(W11L23_cout_0);

--W11L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~202COUT1_270 at LC_X22_Y16_N1
--operation mode is arithmetic

W11L24_cout_1 = S8L21 & (S7L18 # !W11L27) # !S8L21 & S7L18 & !W11L27;
W11L24 = CARRY(W11L24_cout_1);


--W20L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~221 at LC_X21_Y17_N6
--operation mode is arithmetic

W20L24_carry_eqn = (!W20L31 & W20L28) # (W20L31 & W20L29);
W20L24 = W14L14 $ W11L25 $ !W20L24_carry_eqn;

--W20L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~223 at LC_X21_Y17_N6
--operation mode is arithmetic

W20L25_cout_0 = W14L14 & (W11L25 # !W20L28) # !W14L14 & W11L25 & !W20L28;
W20L25 = CARRY(W20L25_cout_0);

--W20L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~223COUT1_296 at LC_X21_Y17_N6
--operation mode is arithmetic

W20L26_cout_1 = W14L14 & (W11L25 # !W20L29) # !W14L14 & W11L25 & !W20L29;
W20L26 = CARRY(W20L26_cout_1);


--S6L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[11]~1892 at LC_X25_Y16_N2
--operation mode is normal

S6L22 = P1_q_a[7] & (P1_q_a[8] # K1_q_a[12] $ !P1_q_a[9]) # !P1_q_a[7] & (K1_q_a[12] $ !P1_q_a[9] # !P1_q_a[8]);


--S6L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[11]~1893 at LC_X25_Y16_N3
--operation mode is normal

S6L23 = S6L22 & (K1_q_a[11] & (!S19L1) # !K1_q_a[11] & !S19L2);


--S5L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[9]~2030 at LC_X25_Y17_N4
--operation mode is normal

S5L19 = P1_q_a[11] & (K1_q_a[10] # P1_q_a[9] $ !P1_q_a[10]) # !P1_q_a[11] & (P1_q_a[9] $ !P1_q_a[10] # !K1_q_a[10]);


--S5L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[9]~2031 at LC_X25_Y17_N5
--operation mode is normal

S5L20 = S5L19 & (K1_q_a[9] & !S21L1 # !K1_q_a[9] & (!S21L2));


--W8L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~200 at LC_X24_Y17_N1
--operation mode is arithmetic

W8L22_carry_eqn = (!W8L29 & W8L26) # (W8L29 & W8L27);
W8L22 = S6L21 $ S5L18 $ W8L22_carry_eqn;

--W8L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~202 at LC_X24_Y17_N1
--operation mode is arithmetic

W8L23_cout_0 = S6L21 & (S5L18 # !W8L26) # !S6L21 & S5L18 & !W8L26;
W8L23 = CARRY(W8L23_cout_0);

--W8L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~202COUT1_270 at LC_X24_Y17_N1
--operation mode is arithmetic

W8L24_cout_1 = S6L21 & (S5L18 # !W8L27) # !S6L21 & S5L18 & !W8L27;
W8L24 = CARRY(W8L24_cout_1);


--S4L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[11]~1869 at LC_X26_Y16_N2
--operation mode is normal

S4L22 = P1_q_a[12] & (P1_q_a[11] # K1_q_a[12] $ !P1_q_a[13]) # !P1_q_a[12] & (K1_q_a[12] $ !P1_q_a[13] # !P1_q_a[11]);


--S4L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[11]~1870 at LC_X26_Y16_N7
--operation mode is normal

S4L23 = S4L22 & (K1_q_a[11] & (!S23L1) # !K1_q_a[11] & !S23L2);


--S3L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[9]~2007 at LC_X27_Y19_N3
--operation mode is normal

S3L19 = P1_q_a[13] & (P1_q_a[14] # P1_q_a[15] $ !K1_q_a[10]) # !P1_q_a[13] & (P1_q_a[15] $ !K1_q_a[10] # !P1_q_a[14]);


--S3L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[9]~2008 at LC_X27_Y19_N4
--operation mode is normal

S3L20 = S3L19 & (K1_q_a[9] & !S25L1 # !K1_q_a[9] & (!S25L3));


--W5L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~200 at LC_X24_Y14_N1
--operation mode is arithmetic

W5L22_carry_eqn = (!W5L29 & W5L26) # (W5L29 & W5L27);
W5L22 = S3L18 $ S4L21 $ W5L22_carry_eqn;

--W5L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~202 at LC_X24_Y14_N1
--operation mode is arithmetic

W5L23_cout_0 = S3L18 & (S4L21 # !W5L26) # !S3L18 & S4L21 & !W5L26;
W5L23 = CARRY(W5L23_cout_0);

--W5L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~202COUT1_270 at LC_X24_Y14_N1
--operation mode is arithmetic

W5L24_cout_1 = S3L18 & (S4L21 # !W5L27) # !S3L18 & S4L21 & !W5L27;
W5L24 = CARRY(W5L24_cout_1);


--W17L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~221 at LC_X23_Y15_N6
--operation mode is arithmetic

W17L24_carry_eqn = (!W17L31 & W17L28) # (W17L31 & W17L29);
W17L24 = W5L25 $ W8L14 $ !W17L24_carry_eqn;

--W17L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~223 at LC_X23_Y15_N6
--operation mode is arithmetic

W17L25_cout_0 = W5L25 & (W8L14 # !W17L28) # !W5L25 & W8L14 & !W17L28;
W17L25 = CARRY(W17L25_cout_0);

--W17L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~223COUT1_296 at LC_X23_Y15_N6
--operation mode is arithmetic

W17L26_cout_1 = W5L25 & (W8L14 # !W17L29) # !W5L25 & W8L14 & !W17L29;
W17L26 = CARRY(W17L26_cout_1);


--W23L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~258 at LC_X22_Y13_N7
--operation mode is arithmetic

W23L27_carry_eqn = (!W23L37 & W23L31) # (W23L37 & W23L32);
W23L27 = W17L27 $ W20L4 $ W23L27_carry_eqn;

--W23L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~260 at LC_X22_Y13_N7
--operation mode is arithmetic

W23L28_cout_0 = W17L27 & !W20L4 & !W23L31 # !W17L27 & (!W23L31 # !W20L4);
W23L28 = CARRY(W23L28_cout_0);

--W23L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~260COUT1_351 at LC_X22_Y13_N7
--operation mode is arithmetic

W23L29_cout_1 = W17L27 & !W20L4 & !W23L32 # !W17L27 & (!W23L32 # !W20L4);
W23L29 = CARRY(W23L29_cout_1);


--B1_ACCU[20] is FIR_core:inst|ACCU[20] at LC_X21_Y13_N4
--operation mode is arithmetic

B1_ACCU[20]_carry_eqn = (!B1L45 & B1L57) # (B1L45 & B1L58);
B1_ACCU[20]_lut_out = W23L30 $ B1_ACCU[20] $ !B1_ACCU[20]_carry_eqn;
B1_ACCU[20] = DFFEAS(B1_ACCU[20]_lut_out, GLOBAL(12_288MHz), VCC, , B1L47, , , B1L158, );

--B1L60 is FIR_core:inst|ACCU[20]~576 at LC_X21_Y13_N4
--operation mode is arithmetic

B1L60 = CARRY(W23L30 & (B1_ACCU[20] # !B1L58) # !W23L30 & B1_ACCU[20] & !B1L58);


--B1_SAMPLE_OUT[3] is FIR_core:inst|SAMPLE_OUT[3] at LC_X18_Y13_N0
--operation mode is normal

B1_SAMPLE_OUT[3]_lut_out = B1_ACCU[19];
B1_SAMPLE_OUT[3] = DFFEAS(B1_SAMPLE_OUT[3]_lut_out, GLOBAL(12_288MHz), VCC, , B1_LAST, , , , );


--C1_R_IN[2] is PCM3006:inst6|R_IN[2] at LC_X18_Y13_N8
--operation mode is normal

C1_R_IN[2]_lut_out = B1_SAMPLE_OUT[2];
C1_R_IN[2] = DFFEAS(C1_R_IN[2]_lut_out, GLOBAL(12_288MHz), VCC, , B1_READY, , , , );


--C1_SHIFTOUT[17] is PCM3006:inst6|SHIFTOUT[17] at LC_X26_Y12_N2
--operation mode is normal

C1_SHIFTOUT[17]_lut_out = A1L20 & (A1L21 & (C1_R_IN[1]) # !A1L21 & C1_SHIFTOUT[16]) # !A1L20 & C1_SHIFTOUT[16];
C1_SHIFTOUT[17] = DFFEAS(C1_SHIFTOUT[17]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_SHIFTIN[7] is PCM3006:inst6|SHIFTIN[7] at LC_X31_Y13_N7
--operation mode is normal

C1_SHIFTIN[7]_lut_out = C1_SHIFTIN[6];
C1_SHIFTIN[7] = DFFEAS(C1_SHIFTIN[7]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, , , , );


--S9L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[8]~2032 at LC_X18_Y18_N1
--operation mode is normal

S9L17 = P1_q_a[3] & (K1_q_a[9] # P1_q_a[2] $ !P1_q_a[1]) # !P1_q_a[3] & (P1_q_a[2] $ !P1_q_a[1] # !K1_q_a[9]);


--S9L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[8]~2033 at LC_X18_Y18_N6
--operation mode is normal

S9L18 = S9L17 & (K1_q_a[8] & !S13L1 # !K1_q_a[8] & (!S13L2));


--S1L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[10]~4 at LC_X23_Y19_N7
--operation mode is normal

S1L11 = P1_q_a[0] & (K1_q_a[11] $ (P1_q_a[1])) # !P1_q_a[0] & (!K1_q_a[10] & P1_q_a[1]);


--W14L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~205 at LC_X22_Y18_N0
--operation mode is arithmetic

W14L25_carry_eqn = W14L29;
W14L25 = S9L16 $ S1L10 $ W14L25_carry_eqn;

--W14L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~207 at LC_X22_Y18_N0
--operation mode is arithmetic

W14L26_cout_0 = S9L16 & S1L10 & !W14L29 # !S9L16 & (S1L10 # !W14L29);
W14L26 = CARRY(W14L26_cout_0);

--W14L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~207COUT1_269 at LC_X22_Y18_N0
--operation mode is arithmetic

W14L27_cout_1 = S9L16 & S1L10 & !W14L29 # !S9L16 & (S1L10 # !W14L29);
W14L27 = CARRY(W14L27_cout_1);


--S8L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[10]~1894 at LC_X17_Y17_N5
--operation mode is normal

S8L20 = K1_q_a[11] & (P1_q_a[5] # P1_q_a[3] $ !P1_q_a[4]) # !K1_q_a[11] & (P1_q_a[3] $ !P1_q_a[4] # !P1_q_a[5]);


--S8L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[10]~1895 at LC_X17_Y17_N2
--operation mode is normal

S8L21 = S8L20 & (K1_q_a[10] & (!S15L1) # !K1_q_a[10] & !S15L2);


--S7L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[8]~2032 at LC_X23_Y20_N4
--operation mode is normal

S7L17 = K1_q_a[9] & (P1_q_a[7] # P1_q_a[6] $ !P1_q_a[5]) # !K1_q_a[9] & (P1_q_a[6] $ !P1_q_a[5] # !P1_q_a[7]);


--S7L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[8]~2033 at LC_X23_Y20_N7
--operation mode is normal

S7L18 = S7L17 & (K1_q_a[8] & !S17L1 # !K1_q_a[8] & (!S17L2));


--W11L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~205 at LC_X22_Y16_N0
--operation mode is arithmetic

W11L25_carry_eqn = W11L29;
W11L25 = S7L16 $ S8L19 $ !W11L25_carry_eqn;

--W11L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~207 at LC_X22_Y16_N0
--operation mode is arithmetic

W11L26_cout_0 = S7L16 & !S8L19 & !W11L29 # !S7L16 & (!W11L29 # !S8L19);
W11L26 = CARRY(W11L26_cout_0);

--W11L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~207COUT1_269 at LC_X22_Y16_N0
--operation mode is arithmetic

W11L27_cout_1 = S7L16 & !S8L19 & !W11L29 # !S7L16 & (!W11L29 # !S8L19);
W11L27 = CARRY(W11L27_cout_1);


--W20L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~226 at LC_X21_Y17_N5
--operation mode is arithmetic

W20L27_carry_eqn = W20L31;
W20L27 = W14L16 $ W11L28 $ W20L27_carry_eqn;

--W20L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~228 at LC_X21_Y17_N5
--operation mode is arithmetic

W20L28_cout_0 = W14L16 & !W11L28 & !W20L31 # !W14L16 & (!W20L31 # !W11L28);
W20L28 = CARRY(W20L28_cout_0);

--W20L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~228COUT1_295 at LC_X21_Y17_N5
--operation mode is arithmetic

W20L29_cout_1 = W14L16 & !W11L28 & !W20L31 # !W14L16 & (!W20L31 # !W11L28);
W20L29 = CARRY(W20L29_cout_1);


--S6L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[10]~1894 at LC_X24_Y20_N8
--operation mode is normal

S6L20 = P1_q_a[8] & (P1_q_a[7] # P1_q_a[9] $ !K1_q_a[11]) # !P1_q_a[8] & (P1_q_a[9] $ !K1_q_a[11] # !P1_q_a[7]);


--S6L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[10]~1895 at LC_X24_Y20_N4
--operation mode is normal

S6L21 = S6L20 & (K1_q_a[10] & !S19L1 # !K1_q_a[10] & (!S19L2));


--S5L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[8]~2032 at LC_X25_Y19_N2
--operation mode is normal

S5L17 = P1_q_a[10] & (P1_q_a[9] # P1_q_a[11] $ !K1_q_a[9]) # !P1_q_a[10] & (P1_q_a[11] $ !K1_q_a[9] # !P1_q_a[9]);


--S5L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[8]~2033 at LC_X25_Y19_N1
--operation mode is normal

S5L18 = S5L17 & (K1_q_a[8] & (!S21L1) # !K1_q_a[8] & !S21L2);


--W8L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~205 at LC_X24_Y17_N0
--operation mode is arithmetic

W8L25_carry_eqn = W8L29;
W8L25 = S6L19 $ S5L16 $ !W8L25_carry_eqn;

--W8L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~207 at LC_X24_Y17_N0
--operation mode is arithmetic

W8L26_cout_0 = S6L19 & !S5L16 & !W8L29 # !S6L19 & (!W8L29 # !S5L16);
W8L26 = CARRY(W8L26_cout_0);

--W8L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~207COUT1_269 at LC_X24_Y17_N0
--operation mode is arithmetic

W8L27_cout_1 = S6L19 & !S5L16 & !W8L29 # !S6L19 & (!W8L29 # !S5L16);
W8L27 = CARRY(W8L27_cout_1);


--S4L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[10]~1871 at LC_X26_Y19_N5
--operation mode is normal

S4L20 = P1_q_a[13] & (K1_q_a[11] # P1_q_a[11] $ !P1_q_a[12]) # !P1_q_a[13] & (P1_q_a[11] $ !P1_q_a[12] # !K1_q_a[11]);


--S4L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[10]~1872 at LC_X26_Y19_N4
--operation mode is normal

S4L21 = S4L20 & (K1_q_a[10] & (!S23L1) # !K1_q_a[10] & !S23L2);


--S3L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[8]~2009 at LC_X27_Y19_N5
--operation mode is normal

S3L17 = P1_q_a[13] & (P1_q_a[14] # P1_q_a[15] $ !K1_q_a[9]) # !P1_q_a[13] & (P1_q_a[15] $ !K1_q_a[9] # !P1_q_a[14]);


--S3L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[8]~2010 at LC_X27_Y19_N0
--operation mode is normal

S3L18 = S3L17 & (K1_q_a[8] & !S25L1 # !K1_q_a[8] & (!S25L3));


--W5L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~205 at LC_X24_Y14_N0
--operation mode is arithmetic

W5L25_carry_eqn = W5L29;
W5L25 = S4L19 $ S3L16 $ !W5L25_carry_eqn;

--W5L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~207 at LC_X24_Y14_N0
--operation mode is arithmetic

W5L26_cout_0 = S4L19 & !S3L16 & !W5L29 # !S4L19 & (!W5L29 # !S3L16);
W5L26 = CARRY(W5L26_cout_0);

--W5L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~207COUT1_269 at LC_X24_Y14_N0
--operation mode is arithmetic

W5L27_cout_1 = S4L19 & !S3L16 & !W5L29 # !S4L19 & (!W5L29 # !S3L16);
W5L27 = CARRY(W5L27_cout_1);


--W17L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~226 at LC_X23_Y15_N5
--operation mode is arithmetic

W17L27_carry_eqn = W17L31;
W17L27 = W8L16 $ W5L28 $ W17L27_carry_eqn;

--W17L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~228 at LC_X23_Y15_N5
--operation mode is arithmetic

W17L28_cout_0 = W8L16 & !W5L28 & !W17L31 # !W8L16 & (!W17L31 # !W5L28);
W17L28 = CARRY(W17L28_cout_0);

--W17L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~228COUT1_295 at LC_X23_Y15_N5
--operation mode is arithmetic

W17L29_cout_1 = W8L16 & !W5L28 & !W17L31 # !W8L16 & (!W17L31 # !W5L28);
W17L29 = CARRY(W17L29_cout_1);


--W23L30 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~263 at LC_X22_Y13_N6
--operation mode is arithmetic

W23L30_carry_eqn = (!W23L37 & W23L34) # (W23L37 & W23L35);
W23L30 = W17L30 $ W20L7 $ !W23L30_carry_eqn;

--W23L31 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~265 at LC_X22_Y13_N6
--operation mode is arithmetic

W23L31_cout_0 = W17L30 & (W20L7 # !W23L34) # !W17L30 & W20L7 & !W23L34;
W23L31 = CARRY(W23L31_cout_0);

--W23L32 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~265COUT1_350 at LC_X22_Y13_N6
--operation mode is arithmetic

W23L32_cout_1 = W17L30 & (W20L7 # !W23L35) # !W17L30 & W20L7 & !W23L35;
W23L32 = CARRY(W23L32_cout_1);


--B1_ACCU[19] is FIR_core:inst|ACCU[19] at LC_X21_Y13_N3
--operation mode is arithmetic

B1_ACCU[19]_carry_eqn = (!B1L45 & B1L54) # (B1L45 & B1L55);
B1_ACCU[19]_lut_out = W23L33 $ B1_ACCU[19] $ B1_ACCU[19]_carry_eqn;
B1_ACCU[19] = DFFEAS(B1_ACCU[19]_lut_out, GLOBAL(12_288MHz), VCC, , B1L47, , , B1L158, );

--B1L57 is FIR_core:inst|ACCU[19]~580 at LC_X21_Y13_N3
--operation mode is arithmetic

B1L57_cout_0 = W23L33 & !B1_ACCU[19] & !B1L54 # !W23L33 & (!B1L54 # !B1_ACCU[19]);
B1L57 = CARRY(B1L57_cout_0);

--B1L58 is FIR_core:inst|ACCU[19]~580COUT1_675 at LC_X21_Y13_N3
--operation mode is arithmetic

B1L58_cout_1 = W23L33 & !B1_ACCU[19] & !B1L55 # !W23L33 & (!B1L55 # !B1_ACCU[19]);
B1L58 = CARRY(B1L58_cout_1);


--B1_SAMPLE_OUT[2] is FIR_core:inst|SAMPLE_OUT[2] at LC_X18_Y13_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SAMPLE_OUT[2]_lut_out = GND;
B1_SAMPLE_OUT[2] = DFFEAS(B1_SAMPLE_OUT[2]_lut_out, GLOBAL(12_288MHz), VCC, , B1_LAST, B1_ACCU[18], , , VCC);


--C1_R_IN[1] is PCM3006:inst6|R_IN[1] at LC_X18_Y13_N4
--operation mode is normal

C1_R_IN[1]_lut_out = B1_SAMPLE_OUT[1];
C1_R_IN[1] = DFFEAS(C1_R_IN[1]_lut_out, GLOBAL(12_288MHz), VCC, , B1_READY, , , , );


--C1_SHIFTOUT[16] is PCM3006:inst6|SHIFTOUT[16] at LC_X26_Y12_N0
--operation mode is normal

C1_SHIFTOUT[16]_lut_out = A1L20 & (A1L21 & (C1_R_IN[0]) # !A1L21 & C1_SHIFTOUT[15]) # !A1L20 & C1_SHIFTOUT[15];
C1_SHIFTOUT[16] = DFFEAS(C1_SHIFTOUT[16]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_SHIFTIN[6] is PCM3006:inst6|SHIFTIN[6] at LC_X31_Y13_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_SHIFTIN[6]_lut_out = GND;
C1_SHIFTIN[6] = DFFEAS(C1_SHIFTIN[6]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, C1_SHIFTIN[5], , , VCC);


--S9L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[7]~2034 at LC_X18_Y18_N2
--operation mode is normal

S9L15 = P1_q_a[3] & (K1_q_a[8] # P1_q_a[2] $ !P1_q_a[1]) # !P1_q_a[3] & (P1_q_a[2] $ !P1_q_a[1] # !K1_q_a[8]);


--S9L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[7]~2035 at LC_X18_Y18_N3
--operation mode is normal

S9L16 = S9L15 & (K1_q_a[7] & !S13L1 # !K1_q_a[7] & (!S13L2));


--S1L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[9]~5 at LC_X23_Y19_N1
--operation mode is normal

S1L10 = P1_q_a[0] & (K1_q_a[10] $ P1_q_a[1]) # !P1_q_a[0] & !K1_q_a[9] & (P1_q_a[1]);


--W14L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~210 at LC_X22_Y19_N9
--operation mode is arithmetic

W14L28_carry_eqn = (!W14L43 & W14L31) # (W14L43 & W14L32);
W14L28 = S9L14 $ S1L9 $ !W14L28_carry_eqn;

--W14L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~212 at LC_X22_Y19_N9
--operation mode is arithmetic

W14L29 = CARRY(S9L14 & (!W14L32 # !S1L9) # !S9L14 & !S1L9 & !W14L32);


--S8L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[9]~1896 at LC_X17_Y17_N8
--operation mode is normal

S8L18 = P1_q_a[4] & (P1_q_a[3] # K1_q_a[10] $ !P1_q_a[5]) # !P1_q_a[4] & (K1_q_a[10] $ !P1_q_a[5] # !P1_q_a[3]);


--S8L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[9]~1897 at LC_X17_Y17_N9
--operation mode is normal

S8L19 = S8L18 & (K1_q_a[9] & (!S15L1) # !K1_q_a[9] & !S15L2);


--S7L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[7]~2034 at LC_X23_Y20_N6
--operation mode is normal

S7L15 = K1_q_a[8] & (P1_q_a[7] # P1_q_a[6] $ !P1_q_a[5]) # !K1_q_a[8] & (P1_q_a[6] $ !P1_q_a[5] # !P1_q_a[7]);


--S7L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[7]~2035 at LC_X23_Y20_N8
--operation mode is normal

S7L16 = S7L15 & (K1_q_a[7] & !S17L1 # !K1_q_a[7] & (!S17L2));


--W11L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~210 at LC_X22_Y17_N9
--operation mode is arithmetic

W11L28_carry_eqn = (!W11L43 & W11L31) # (W11L43 & W11L32);
W11L28 = S7L14 $ S8L17 $ W11L28_carry_eqn;

--W11L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~212 at LC_X22_Y17_N9
--operation mode is arithmetic

W11L29 = CARRY(S7L14 & (S8L17 # !W11L32) # !S7L14 & S8L17 & !W11L32);


--W20L30 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~231 at LC_X21_Y17_N4
--operation mode is arithmetic

W20L30_carry_eqn = (!W20L45 & W20L33) # (W20L45 & W20L34);
W20L30 = W11L30 $ W14L19 $ !W20L30_carry_eqn;

--W20L31 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~233 at LC_X21_Y17_N4
--operation mode is arithmetic

W20L31 = CARRY(W11L30 & (W14L19 # !W20L34) # !W11L30 & W14L19 & !W20L34);


--S6L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[9]~1896 at LC_X24_Y20_N5
--operation mode is normal

S6L18 = K1_q_a[10] & (P1_q_a[9] # P1_q_a[7] $ !P1_q_a[8]) # !K1_q_a[10] & (P1_q_a[7] $ !P1_q_a[8] # !P1_q_a[9]);


--S6L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[9]~1897 at LC_X24_Y20_N0
--operation mode is normal

S6L19 = S6L18 & (K1_q_a[9] & (!S19L1) # !K1_q_a[9] & !S19L2);


--S5L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[7]~2034 at LC_X25_Y19_N9
--operation mode is normal

S5L15 = P1_q_a[10] & (P1_q_a[9] # P1_q_a[11] $ !K1_q_a[8]) # !P1_q_a[10] & (P1_q_a[11] $ !K1_q_a[8] # !P1_q_a[9]);


--S5L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[7]~2035 at LC_X24_Y19_N4
--operation mode is normal

S5L16 = S5L15 & (K1_q_a[7] & (!S21L1) # !K1_q_a[7] & !S21L2);


--W8L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~210 at LC_X24_Y18_N9
--operation mode is arithmetic

W8L28_carry_eqn = (!W8L43 & W8L31) # (W8L43 & W8L32);
W8L28 = S5L14 $ S6L17 $ W8L28_carry_eqn;

--W8L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~212 at LC_X24_Y18_N9
--operation mode is arithmetic

W8L29 = CARRY(S5L14 & (S6L17 # !W8L32) # !S5L14 & S6L17 & !W8L32);


--S4L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[9]~1873 at LC_X26_Y19_N7
--operation mode is normal

S4L18 = P1_q_a[13] & (K1_q_a[10] # P1_q_a[11] $ !P1_q_a[12]) # !P1_q_a[13] & (P1_q_a[11] $ !P1_q_a[12] # !K1_q_a[10]);


--S4L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[9]~1874 at LC_X26_Y19_N2
--operation mode is normal

S4L19 = S4L18 & (K1_q_a[9] & (!S23L1) # !K1_q_a[9] & !S23L2);


--S3L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[7]~2011 at LC_X27_Y19_N6
--operation mode is normal

S3L15 = P1_q_a[13] & (P1_q_a[14] # P1_q_a[15] $ !K1_q_a[8]) # !P1_q_a[13] & (P1_q_a[15] $ !K1_q_a[8] # !P1_q_a[14]);


--S3L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[7]~2012 at LC_X27_Y19_N7
--operation mode is normal

S3L16 = S3L15 & (K1_q_a[7] & (!S25L1) # !K1_q_a[7] & !S25L3);


--W5L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~210 at LC_X24_Y15_N9
--operation mode is arithmetic

W5L28_carry_eqn = (!W5L43 & W5L31) # (W5L43 & W5L32);
W5L28 = S4L17 $ S3L14 $ W5L28_carry_eqn;

--W5L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~212 at LC_X24_Y15_N9
--operation mode is arithmetic

W5L29 = CARRY(S4L17 & (S3L14 # !W5L32) # !S4L17 & S3L14 & !W5L32);


--W17L30 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~231 at LC_X23_Y15_N4
--operation mode is arithmetic

W17L30_carry_eqn = (!W17L45 & W17L33) # (W17L45 & W17L34);
W17L30 = W5L30 $ W8L19 $ !W17L30_carry_eqn;

--W17L31 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~233 at LC_X23_Y15_N4
--operation mode is arithmetic

W17L31 = CARRY(W5L30 & (W8L19 # !W17L34) # !W5L30 & W8L19 & !W17L34);


--W23L33 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~268 at LC_X22_Y13_N5
--operation mode is arithmetic

W23L33_carry_eqn = W23L37;
W23L33 = W17L32 $ W20L10 $ W23L33_carry_eqn;

--W23L34 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~270 at LC_X22_Y13_N5
--operation mode is arithmetic

W23L34_cout_0 = W17L32 & !W20L10 & !W23L37 # !W17L32 & (!W23L37 # !W20L10);
W23L34 = CARRY(W23L34_cout_0);

--W23L35 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~270COUT1_349 at LC_X22_Y13_N5
--operation mode is arithmetic

W23L35_cout_1 = W17L32 & !W20L10 & !W23L37 # !W17L32 & (!W23L37 # !W20L10);
W23L35 = CARRY(W23L35_cout_1);


--B1_ACCU[18] is FIR_core:inst|ACCU[18] at LC_X21_Y13_N2
--operation mode is arithmetic

B1_ACCU[18]_carry_eqn = (!B1L45 & B1L51) # (B1L45 & B1L52);
B1_ACCU[18]_lut_out = B1_ACCU[18] $ W23L36 $ !B1_ACCU[18]_carry_eqn;
B1_ACCU[18] = DFFEAS(B1_ACCU[18]_lut_out, GLOBAL(12_288MHz), VCC, , B1L47, , , B1L158, );

--B1L54 is FIR_core:inst|ACCU[18]~584 at LC_X21_Y13_N2
--operation mode is arithmetic

B1L54_cout_0 = B1_ACCU[18] & (W23L36 # !B1L51) # !B1_ACCU[18] & W23L36 & !B1L51;
B1L54 = CARRY(B1L54_cout_0);

--B1L55 is FIR_core:inst|ACCU[18]~584COUT1_674 at LC_X21_Y13_N2
--operation mode is arithmetic

B1L55_cout_1 = B1_ACCU[18] & (W23L36 # !B1L52) # !B1_ACCU[18] & W23L36 & !B1L52;
B1L55 = CARRY(B1L55_cout_1);


--B1_SAMPLE_OUT[1] is FIR_core:inst|SAMPLE_OUT[1] at LC_X18_Y13_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SAMPLE_OUT[1]_lut_out = GND;
B1_SAMPLE_OUT[1] = DFFEAS(B1_SAMPLE_OUT[1]_lut_out, GLOBAL(12_288MHz), VCC, , B1_LAST, B1_ACCU[17], , , VCC);


--C1_R_IN[0] is PCM3006:inst6|R_IN[0] at LC_X18_Y13_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_R_IN[0]_lut_out = GND;
C1_R_IN[0] = DFFEAS(C1_R_IN[0]_lut_out, GLOBAL(12_288MHz), VCC, , B1_READY, B1_SAMPLE_OUT[0], , , VCC);


--C1_SHIFTOUT[15] is PCM3006:inst6|SHIFTOUT[15] at LC_X26_Y12_N5
--operation mode is normal

C1_SHIFTOUT[15]_lut_out = A1L20 & (A1L21 & (C1_L_IN[15]) # !A1L21 & C1_SHIFTOUT[14]) # !A1L20 & C1_SHIFTOUT[14];
C1_SHIFTOUT[15] = DFFEAS(C1_SHIFTOUT[15]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_SHIFTIN[5] is PCM3006:inst6|SHIFTIN[5] at LC_X31_Y13_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_SHIFTIN[5]_lut_out = GND;
C1_SHIFTIN[5] = DFFEAS(C1_SHIFTIN[5]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, C1_SHIFTIN[4], , , VCC);


--S9L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[6]~2036 at LC_X18_Y18_N9
--operation mode is normal

S9L13 = P1_q_a[3] & (K1_q_a[7] # P1_q_a[1] $ !P1_q_a[2]) # !P1_q_a[3] & (P1_q_a[1] $ !P1_q_a[2] # !K1_q_a[7]);


--S9L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[6]~2037 at LC_X23_Y18_N8
--operation mode is normal

S9L14 = S9L13 & (K1_q_a[6] & (!S13L1) # !K1_q_a[6] & !S13L2);


--S1L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[8]~6 at LC_X23_Y19_N0
--operation mode is normal

S1L9 = P1_q_a[0] & (K1_q_a[9] $ P1_q_a[1]) # !P1_q_a[0] & (P1_q_a[1] & !K1_q_a[8]);


--W14L30 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~215 at LC_X22_Y19_N8
--operation mode is arithmetic

W14L30_carry_eqn = (!W14L43 & W14L34) # (W14L43 & W14L35);
W14L30 = S9L12 $ S1L8 $ W14L30_carry_eqn;

--W14L31 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~217 at LC_X22_Y19_N8
--operation mode is arithmetic

W14L31_cout_0 = S9L12 & S1L8 & !W14L34 # !S9L12 & (S1L8 # !W14L34);
W14L31 = CARRY(W14L31_cout_0);

--W14L32 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~217COUT1_268 at LC_X22_Y19_N8
--operation mode is arithmetic

W14L32_cout_1 = S9L12 & S1L8 & !W14L35 # !S9L12 & (S1L8 # !W14L35);
W14L32 = CARRY(W14L32_cout_1);


--S8L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[8]~1898 at LC_X17_Y17_N1
--operation mode is normal

S8L16 = K1_q_a[9] & (P1_q_a[5] # P1_q_a[3] $ !P1_q_a[4]) # !K1_q_a[9] & (P1_q_a[3] $ !P1_q_a[4] # !P1_q_a[5]);


--S8L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[8]~1899 at LC_X17_Y17_N6
--operation mode is normal

S8L17 = S8L16 & (K1_q_a[8] & (!S15L1) # !K1_q_a[8] & !S15L2);


--S7L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[6]~2036 at LC_X23_Y20_N2
--operation mode is normal

S7L13 = P1_q_a[5] & (P1_q_a[6] # K1_q_a[7] $ !P1_q_a[7]) # !P1_q_a[5] & (K1_q_a[7] $ !P1_q_a[7] # !P1_q_a[6]);


--S7L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[6]~2037 at LC_X23_Y20_N3
--operation mode is normal

S7L14 = S7L13 & (K1_q_a[6] & !S17L1 # !K1_q_a[6] & (!S17L2));


--W11L30 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~215 at LC_X22_Y17_N8
--operation mode is arithmetic

W11L30_carry_eqn = (!W11L43 & W11L34) # (W11L43 & W11L35);
W11L30 = S7L12 $ S8L15 $ !W11L30_carry_eqn;

--W11L31 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~217 at LC_X22_Y17_N8
--operation mode is arithmetic

W11L31_cout_0 = S7L12 & !S8L15 & !W11L34 # !S7L12 & (!W11L34 # !S8L15);
W11L31 = CARRY(W11L31_cout_0);

--W11L32 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~217COUT1_268 at LC_X22_Y17_N8
--operation mode is arithmetic

W11L32_cout_1 = S7L12 & !S8L15 & !W11L35 # !S7L12 & (!W11L35 # !S8L15);
W11L32 = CARRY(W11L32_cout_1);


--W20L32 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~236 at LC_X21_Y17_N3
--operation mode is arithmetic

W20L32_carry_eqn = (!W20L45 & W20L36) # (W20L45 & W20L37);
W20L32 = W11L33 $ W14L22 $ W20L32_carry_eqn;

--W20L33 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~238 at LC_X21_Y17_N3
--operation mode is arithmetic

W20L33_cout_0 = W11L33 & !W14L22 & !W20L36 # !W11L33 & (!W20L36 # !W14L22);
W20L33 = CARRY(W20L33_cout_0);

--W20L34 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~238COUT1_294 at LC_X21_Y17_N3
--operation mode is arithmetic

W20L34_cout_1 = W11L33 & !W14L22 & !W20L37 # !W11L33 & (!W20L37 # !W14L22);
W20L34 = CARRY(W20L34_cout_1);


--S6L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[8]~1898 at LC_X24_Y20_N1
--operation mode is normal

S6L16 = P1_q_a[8] & (P1_q_a[7] # P1_q_a[9] $ !K1_q_a[9]) # !P1_q_a[8] & (P1_q_a[9] $ !K1_q_a[9] # !P1_q_a[7]);


--S6L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[8]~1899 at LC_X24_Y20_N6
--operation mode is normal

S6L17 = S6L16 & (K1_q_a[8] & (!S19L1) # !K1_q_a[8] & !S19L2);


--S5L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[6]~2036 at LC_X23_Y18_N4
--operation mode is normal

S5L13 = P1_q_a[10] & (P1_q_a[9] # P1_q_a[11] $ !K1_q_a[7]) # !P1_q_a[10] & (P1_q_a[11] $ !K1_q_a[7] # !P1_q_a[9]);


--S5L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[6]~2037 at LC_X23_Y18_N6
--operation mode is normal

S5L14 = S5L13 & (K1_q_a[6] & (!S21L1) # !K1_q_a[6] & !S21L2);


--W8L30 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~215 at LC_X24_Y18_N8
--operation mode is arithmetic

W8L30_carry_eqn = (!W8L43 & W8L34) # (W8L43 & W8L35);
W8L30 = S5L12 $ S6L15 $ !W8L30_carry_eqn;

--W8L31 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~217 at LC_X24_Y18_N8
--operation mode is arithmetic

W8L31_cout_0 = S5L12 & !S6L15 & !W8L34 # !S5L12 & (!W8L34 # !S6L15);
W8L31 = CARRY(W8L31_cout_0);

--W8L32 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~217COUT1_268 at LC_X24_Y18_N8
--operation mode is arithmetic

W8L32_cout_1 = S5L12 & !S6L15 & !W8L35 # !S5L12 & (!W8L35 # !S6L15);
W8L32 = CARRY(W8L32_cout_1);


--S4L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[8]~1875 at LC_X26_Y19_N1
--operation mode is normal

S4L16 = P1_q_a[13] & (K1_q_a[9] # P1_q_a[11] $ !P1_q_a[12]) # !P1_q_a[13] & (P1_q_a[11] $ !P1_q_a[12] # !K1_q_a[9]);


--S4L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[8]~1876 at LC_X26_Y19_N6
--operation mode is normal

S4L17 = S4L16 & (K1_q_a[8] & (!S23L1) # !K1_q_a[8] & !S23L2);


--S3L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[6]~2013 at LC_X27_Y19_N1
--operation mode is normal

S3L13 = P1_q_a[13] & (P1_q_a[14] # P1_q_a[15] $ !K1_q_a[7]) # !P1_q_a[13] & (P1_q_a[15] $ !K1_q_a[7] # !P1_q_a[14]);


--S3L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[6]~2014 at LC_X27_Y19_N2
--operation mode is normal

S3L14 = S3L13 & (K1_q_a[6] & !S25L1 # !K1_q_a[6] & (!S25L3));


--W5L30 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~215 at LC_X24_Y15_N8
--operation mode is arithmetic

W5L30_carry_eqn = (!W5L43 & W5L34) # (W5L43 & W5L35);
W5L30 = S4L15 $ S3L12 $ !W5L30_carry_eqn;

--W5L31 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~217 at LC_X24_Y15_N8
--operation mode is arithmetic

W5L31_cout_0 = S4L15 & !S3L12 & !W5L34 # !S4L15 & (!W5L34 # !S3L12);
W5L31 = CARRY(W5L31_cout_0);

--W5L32 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~217COUT1_268 at LC_X24_Y15_N8
--operation mode is arithmetic

W5L32_cout_1 = S4L15 & !S3L12 & !W5L35 # !S4L15 & (!W5L35 # !S3L12);
W5L32 = CARRY(W5L32_cout_1);


--W17L32 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~236 at LC_X23_Y15_N3
--operation mode is arithmetic

W17L32_carry_eqn = (!W17L45 & W17L36) # (W17L45 & W17L37);
W17L32 = W5L33 $ W8L22 $ W17L32_carry_eqn;

--W17L33 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~238 at LC_X23_Y15_N3
--operation mode is arithmetic

W17L33_cout_0 = W5L33 & !W8L22 & !W17L36 # !W5L33 & (!W17L36 # !W8L22);
W17L33 = CARRY(W17L33_cout_0);

--W17L34 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~238COUT1_294 at LC_X23_Y15_N3
--operation mode is arithmetic

W17L34_cout_1 = W5L33 & !W8L22 & !W17L37 # !W5L33 & (!W17L37 # !W8L22);
W17L34 = CARRY(W17L34_cout_1);


--W23L36 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~273 at LC_X22_Y13_N4
--operation mode is arithmetic

W23L36_carry_eqn = (!W23L51 & W23L39) # (W23L51 & W23L40);
W23L36 = W20L13 $ W17L35 $ !W23L36_carry_eqn;

--W23L37 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~275 at LC_X22_Y13_N4
--operation mode is arithmetic

W23L37 = CARRY(W20L13 & (W17L35 # !W23L40) # !W20L13 & W17L35 & !W23L40);


--B1_ACCU[17] is FIR_core:inst|ACCU[17] at LC_X21_Y13_N1
--operation mode is arithmetic

B1_ACCU[17]_carry_eqn = (!B1L45 & B1L48) # (B1L45 & B1L49);
B1_ACCU[17]_lut_out = W23L38 $ B1_ACCU[17] $ B1_ACCU[17]_carry_eqn;
B1_ACCU[17] = DFFEAS(B1_ACCU[17]_lut_out, GLOBAL(12_288MHz), VCC, , B1L47, , , B1L158, );

--B1L51 is FIR_core:inst|ACCU[17]~588 at LC_X21_Y13_N1
--operation mode is arithmetic

B1L51_cout_0 = W23L38 & !B1_ACCU[17] & !B1L48 # !W23L38 & (!B1L48 # !B1_ACCU[17]);
B1L51 = CARRY(B1L51_cout_0);

--B1L52 is FIR_core:inst|ACCU[17]~588COUT1_673 at LC_X21_Y13_N1
--operation mode is arithmetic

B1L52_cout_1 = W23L38 & !B1_ACCU[17] & !B1L49 # !W23L38 & (!B1L49 # !B1_ACCU[17]);
B1L52 = CARRY(B1L52_cout_1);


--B1_SAMPLE_OUT[0] is FIR_core:inst|SAMPLE_OUT[0] at LC_X18_Y13_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SAMPLE_OUT[0]_lut_out = GND;
B1_SAMPLE_OUT[0] = DFFEAS(B1_SAMPLE_OUT[0]_lut_out, GLOBAL(12_288MHz), VCC, , B1_LAST, B1_ACCU[16], , , VCC);


--C1_L_IN[15] is PCM3006:inst6|L_IN[15] at LC_X29_Y13_N2
--operation mode is normal

C1_L_IN[15]_lut_out = C1_RIGHT_OUT[15];
C1_L_IN[15] = DFFEAS(C1_L_IN[15]_lut_out, GLOBAL(12_288MHz), VCC, , B1_READY, , , , );


--C1_SHIFTOUT[14] is PCM3006:inst6|SHIFTOUT[14] at LC_X26_Y12_N8
--operation mode is normal

C1_SHIFTOUT[14]_lut_out = A1L20 & (A1L21 & C1_L_IN[14] # !A1L21 & (C1_SHIFTOUT[13])) # !A1L20 & (C1_SHIFTOUT[13]);
C1_SHIFTOUT[14] = DFFEAS(C1_SHIFTOUT[14]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_SHIFTIN[4] is PCM3006:inst6|SHIFTIN[4] at LC_X31_Y15_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_SHIFTIN[4]_lut_out = GND;
C1_SHIFTIN[4] = DFFEAS(C1_SHIFTIN[4]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, C1_SHIFTIN[3], , , VCC);


--S9L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[5]~2038 at LC_X21_Y18_N3
--operation mode is normal

S9L11 = P1_q_a[1] & (P1_q_a[2] # P1_q_a[3] $ !K1_q_a[6]) # !P1_q_a[1] & (P1_q_a[3] $ !K1_q_a[6] # !P1_q_a[2]);


--S9L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[5]~2039 at LC_X21_Y19_N4
--operation mode is normal

S9L12 = S9L11 & (K1_q_a[5] & !S13L1 # !K1_q_a[5] & (!S13L2));


--S1L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[7]~7 at LC_X23_Y19_N5
--operation mode is normal

S1L8 = P1_q_a[0] & (K1_q_a[8] $ (P1_q_a[1])) # !P1_q_a[0] & (!K1_q_a[7] & P1_q_a[1]);


--W14L33 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~220 at LC_X22_Y19_N7
--operation mode is arithmetic

W14L33_carry_eqn = (!W14L43 & W14L37) # (W14L43 & W14L38);
W14L33 = S1L7 $ S9L10 $ !W14L33_carry_eqn;

--W14L34 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~222 at LC_X22_Y19_N7
--operation mode is arithmetic

W14L34_cout_0 = S1L7 & S9L10 & !W14L37 # !S1L7 & (S9L10 # !W14L37);
W14L34 = CARRY(W14L34_cout_0);

--W14L35 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~222COUT1_267 at LC_X22_Y19_N7
--operation mode is arithmetic

W14L35_cout_1 = S1L7 & S9L10 & !W14L38 # !S1L7 & (S9L10 # !W14L38);
W14L35 = CARRY(W14L35_cout_1);


--S8L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[7]~1900 at LC_X17_Y17_N3
--operation mode is normal

S8L14 = P1_q_a[4] & (P1_q_a[3] # K1_q_a[8] $ !P1_q_a[5]) # !P1_q_a[4] & (K1_q_a[8] $ !P1_q_a[5] # !P1_q_a[3]);


--S8L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[7]~1901 at LC_X17_Y17_N4
--operation mode is normal

S8L15 = S8L14 & (K1_q_a[7] & (!S15L1) # !K1_q_a[7] & !S15L2);


--S7L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[5]~2038 at LC_X23_Y20_N9
--operation mode is normal

S7L11 = P1_q_a[5] & (P1_q_a[6] # K1_q_a[6] $ !P1_q_a[7]) # !P1_q_a[5] & (K1_q_a[6] $ !P1_q_a[7] # !P1_q_a[6]);


--S7L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[5]~2039 at LC_X25_Y17_N7
--operation mode is normal

S7L12 = S7L11 & (K1_q_a[5] & (!S17L1) # !K1_q_a[5] & !S17L2);


--W11L33 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~220 at LC_X22_Y17_N7
--operation mode is arithmetic

W11L33_carry_eqn = (!W11L43 & W11L37) # (W11L43 & W11L38);
W11L33 = S7L10 $ S8L13 $ W11L33_carry_eqn;

--W11L34 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~222 at LC_X22_Y17_N7
--operation mode is arithmetic

W11L34_cout_0 = S7L10 & (S8L13 # !W11L37) # !S7L10 & S8L13 & !W11L37;
W11L34 = CARRY(W11L34_cout_0);

--W11L35 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~222COUT1_267 at LC_X22_Y17_N7
--operation mode is arithmetic

W11L35_cout_1 = S7L10 & (S8L13 # !W11L38) # !S7L10 & S8L13 & !W11L38;
W11L35 = CARRY(W11L35_cout_1);


--W20L35 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~241 at LC_X21_Y17_N2
--operation mode is arithmetic

W20L35_carry_eqn = (!W20L45 & W20L39) # (W20L45 & W20L40);
W20L35 = W11L36 $ W14L25 $ !W20L35_carry_eqn;

--W20L36 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~243 at LC_X21_Y17_N2
--operation mode is arithmetic

W20L36_cout_0 = W11L36 & (W14L25 # !W20L39) # !W11L36 & W14L25 & !W20L39;
W20L36 = CARRY(W20L36_cout_0);

--W20L37 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~243COUT1_293 at LC_X21_Y17_N2
--operation mode is arithmetic

W20L37_cout_1 = W11L36 & (W14L25 # !W20L40) # !W11L36 & W14L25 & !W20L40;
W20L37 = CARRY(W20L37_cout_1);


--S6L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[7]~1900 at LC_X24_Y20_N2
--operation mode is normal

S6L14 = P1_q_a[8] & (P1_q_a[7] # P1_q_a[9] $ !K1_q_a[8]) # !P1_q_a[8] & (P1_q_a[9] $ !K1_q_a[8] # !P1_q_a[7]);


--S6L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[7]~1901 at LC_X24_Y20_N3
--operation mode is normal

S6L15 = S6L14 & (K1_q_a[7] & !S19L1 # !K1_q_a[7] & (!S19L2));


--S5L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[5]~2038 at LC_X25_Y17_N1
--operation mode is normal

S5L11 = P1_q_a[11] & (K1_q_a[6] # P1_q_a[9] $ !P1_q_a[10]) # !P1_q_a[11] & (P1_q_a[9] $ !P1_q_a[10] # !K1_q_a[6]);


--S5L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[5]~2039 at LC_X25_Y17_N2
--operation mode is normal

S5L12 = S5L11 & (K1_q_a[5] & !S21L1 # !K1_q_a[5] & (!S21L2));


--W8L33 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~220 at LC_X24_Y18_N7
--operation mode is arithmetic

W8L33_carry_eqn = (!W8L43 & W8L37) # (W8L43 & W8L38);
W8L33 = S6L13 $ S5L10 $ W8L33_carry_eqn;

--W8L34 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~222 at LC_X24_Y18_N7
--operation mode is arithmetic

W8L34_cout_0 = S6L13 & (S5L10 # !W8L37) # !S6L13 & S5L10 & !W8L37;
W8L34 = CARRY(W8L34_cout_0);

--W8L35 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~222COUT1_267 at LC_X24_Y18_N7
--operation mode is arithmetic

W8L35_cout_1 = S6L13 & (S5L10 # !W8L38) # !S6L13 & S5L10 & !W8L38;
W8L35 = CARRY(W8L35_cout_1);


--S4L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[7]~1877 at LC_X26_Y19_N8
--operation mode is normal

S4L14 = P1_q_a[13] & (K1_q_a[8] # P1_q_a[11] $ !P1_q_a[12]) # !P1_q_a[13] & (P1_q_a[11] $ !P1_q_a[12] # !K1_q_a[8]);


--S4L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[7]~1878 at LC_X26_Y19_N9
--operation mode is normal

S4L15 = S4L14 & (K1_q_a[7] & (!S23L1) # !K1_q_a[7] & !S23L2);


--S3L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[5]~2015 at LC_X27_Y19_N9
--operation mode is normal

S3L11 = P1_q_a[13] & (P1_q_a[14] # P1_q_a[15] $ !K1_q_a[6]) # !P1_q_a[13] & (P1_q_a[15] $ !K1_q_a[6] # !P1_q_a[14]);


--S3L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[5]~2016 at LC_X26_Y14_N2
--operation mode is normal

S3L12 = S3L11 & (K1_q_a[5] & (!S25L1) # !K1_q_a[5] & !S25L3);


--W5L33 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~220 at LC_X24_Y15_N7
--operation mode is arithmetic

W5L33_carry_eqn = (!W5L43 & W5L37) # (W5L43 & W5L38);
W5L33 = S3L10 $ S4L13 $ W5L33_carry_eqn;

--W5L34 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~222 at LC_X24_Y15_N7
--operation mode is arithmetic

W5L34_cout_0 = S3L10 & (S4L13 # !W5L37) # !S3L10 & S4L13 & !W5L37;
W5L34 = CARRY(W5L34_cout_0);

--W5L35 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~222COUT1_267 at LC_X24_Y15_N7
--operation mode is arithmetic

W5L35_cout_1 = S3L10 & (S4L13 # !W5L38) # !S3L10 & S4L13 & !W5L38;
W5L35 = CARRY(W5L35_cout_1);


--W17L35 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~241 at LC_X23_Y15_N2
--operation mode is arithmetic

W17L35_carry_eqn = (!W17L45 & W17L39) # (W17L45 & W17L40);
W17L35 = W5L36 $ W8L25 $ !W17L35_carry_eqn;

--W17L36 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~243 at LC_X23_Y15_N2
--operation mode is arithmetic

W17L36_cout_0 = W5L36 & (W8L25 # !W17L39) # !W5L36 & W8L25 & !W17L39;
W17L36 = CARRY(W17L36_cout_0);

--W17L37 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~243COUT1_293 at LC_X23_Y15_N2
--operation mode is arithmetic

W17L37_cout_1 = W5L36 & (W8L25 # !W17L40) # !W5L36 & W8L25 & !W17L40;
W17L37 = CARRY(W17L37_cout_1);


--W23L38 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~278 at LC_X22_Y13_N3
--operation mode is arithmetic

W23L38_carry_eqn = (!W23L51 & W23L42) # (W23L51 & W23L43);
W23L38 = W17L38 $ W20L16 $ W23L38_carry_eqn;

--W23L39 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~280 at LC_X22_Y13_N3
--operation mode is arithmetic

W23L39_cout_0 = W17L38 & !W20L16 & !W23L42 # !W17L38 & (!W23L42 # !W20L16);
W23L39 = CARRY(W23L39_cout_0);

--W23L40 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~280COUT1_348 at LC_X22_Y13_N3
--operation mode is arithmetic

W23L40_cout_1 = W17L38 & !W20L16 & !W23L43 # !W17L38 & (!W23L43 # !W20L16);
W23L40 = CARRY(W23L40_cout_1);


--B1_ACCU[16] is FIR_core:inst|ACCU[16] at LC_X21_Y13_N0
--operation mode is arithmetic

B1_ACCU[16]_carry_eqn = B1L45;
B1_ACCU[16]_lut_out = W23L41 $ B1_ACCU[16] $ !B1_ACCU[16]_carry_eqn;
B1_ACCU[16] = DFFEAS(B1_ACCU[16]_lut_out, GLOBAL(12_288MHz), VCC, , B1L47, , , B1L158, );

--B1L48 is FIR_core:inst|ACCU[16]~592 at LC_X21_Y13_N0
--operation mode is arithmetic

B1L48_cout_0 = W23L41 & (B1_ACCU[16] # !B1L45) # !W23L41 & B1_ACCU[16] & !B1L45;
B1L48 = CARRY(B1L48_cout_0);

--B1L49 is FIR_core:inst|ACCU[16]~592COUT1_672 at LC_X21_Y13_N0
--operation mode is arithmetic

B1L49_cout_1 = W23L41 & (B1_ACCU[16] # !B1L45) # !W23L41 & B1_ACCU[16] & !B1L45;
B1L49 = CARRY(B1L49_cout_1);


--C1_RIGHT_OUT[15] is PCM3006:inst6|RIGHT_OUT[15] at LC_X31_Y19_N9
--operation mode is normal

C1_RIGHT_OUT[15]_lut_out = C1_SHIFTIN[15];
C1_RIGHT_OUT[15] = DFFEAS(C1_RIGHT_OUT[15]_lut_out, GLOBAL(12_288MHz), VCC, , C1L104, , , , );


--C1_L_IN[14] is PCM3006:inst6|L_IN[14] at LC_X31_Y14_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_L_IN[14]_lut_out = GND;
C1_L_IN[14] = DFFEAS(C1_L_IN[14]_lut_out, GLOBAL(12_288MHz), VCC, , B1_READY, C1_RIGHT_OUT[14], , , VCC);


--C1_SHIFTOUT[13] is PCM3006:inst6|SHIFTOUT[13] at LC_X26_Y12_N4
--operation mode is normal

C1_SHIFTOUT[13]_lut_out = A1L21 & (A1L20 & C1_L_IN[13] # !A1L20 & (C1_SHIFTOUT[12])) # !A1L21 & (C1_SHIFTOUT[12]);
C1_SHIFTOUT[13] = DFFEAS(C1_SHIFTOUT[13]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_SHIFTIN[3] is PCM3006:inst6|SHIFTIN[3] at LC_X31_Y15_N7
--operation mode is normal

C1_SHIFTIN[3]_lut_out = C1_SHIFTIN[2];
C1_SHIFTIN[3] = DFFEAS(C1_SHIFTIN[3]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, , , , );


--S9L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[4]~2040 at LC_X21_Y18_N2
--operation mode is normal

S9L9 = P1_q_a[2] & (P1_q_a[1] # K1_q_a[5] $ !P1_q_a[3]) # !P1_q_a[2] & (K1_q_a[5] $ !P1_q_a[3] # !P1_q_a[1]);


--S9L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[4]~2041 at LC_X21_Y19_N3
--operation mode is normal

S9L10 = S9L9 & (K1_q_a[4] & (!S13L1) # !K1_q_a[4] & !S13L2);


--S1L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[6]~8 at LC_X23_Y19_N3
--operation mode is normal

S1L7 = P1_q_a[0] & (K1_q_a[7] $ P1_q_a[1]) # !P1_q_a[0] & !K1_q_a[6] & (P1_q_a[1]);


--W14L36 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~225 at LC_X22_Y19_N6
--operation mode is arithmetic

W14L36_carry_eqn = (!W14L43 & W14L40) # (W14L43 & W14L41);
W14L36 = S9L8 $ S1L6 $ W14L36_carry_eqn;

--W14L37 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~227 at LC_X22_Y19_N6
--operation mode is arithmetic

W14L37_cout_0 = S9L8 & S1L6 & !W14L40 # !S9L8 & (S1L6 # !W14L40);
W14L37 = CARRY(W14L37_cout_0);

--W14L38 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~227COUT1_266 at LC_X22_Y19_N6
--operation mode is arithmetic

W14L38_cout_1 = S9L8 & S1L6 & !W14L41 # !S9L8 & (S1L6 # !W14L41);
W14L38 = CARRY(W14L38_cout_1);


--S8L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[6]~1902 at LC_X17_Y17_N0
--operation mode is normal

S8L12 = P1_q_a[4] & (P1_q_a[3] # K1_q_a[7] $ !P1_q_a[5]) # !P1_q_a[4] & (K1_q_a[7] $ !P1_q_a[5] # !P1_q_a[3]);


--S8L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[6]~1903 at LC_X23_Y18_N9
--operation mode is normal

S8L13 = S8L12 & (K1_q_a[6] & (!S15L1) # !K1_q_a[6] & !S15L2);


--S7L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[4]~2040 at LC_X23_Y20_N1
--operation mode is normal

S7L9 = K1_q_a[5] & (P1_q_a[7] # P1_q_a[6] $ !P1_q_a[5]) # !K1_q_a[5] & (P1_q_a[6] $ !P1_q_a[5] # !P1_q_a[7]);


--S7L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[4]~2041 at LC_X23_Y17_N7
--operation mode is normal

S7L10 = S7L9 & (K1_q_a[4] & !S17L1 # !K1_q_a[4] & (!S17L2));


--W11L36 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~225 at LC_X22_Y17_N6
--operation mode is arithmetic

W11L36_carry_eqn = (!W11L43 & W11L40) # (W11L43 & W11L41);
W11L36 = S7L8 $ S8L11 $ !W11L36_carry_eqn;

--W11L37 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~227 at LC_X22_Y17_N6
--operation mode is arithmetic

W11L37_cout_0 = S7L8 & !S8L11 & !W11L40 # !S7L8 & (!W11L40 # !S8L11);
W11L37 = CARRY(W11L37_cout_0);

--W11L38 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~227COUT1_266 at LC_X22_Y17_N6
--operation mode is arithmetic

W11L38_cout_1 = S7L8 & !S8L11 & !W11L41 # !S7L8 & (!W11L41 # !S8L11);
W11L38 = CARRY(W11L38_cout_1);


--W20L38 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~246 at LC_X21_Y17_N1
--operation mode is arithmetic

W20L38_carry_eqn = (!W20L45 & W20L42) # (W20L45 & W20L43);
W20L38 = W14L28 $ W11L39 $ W20L38_carry_eqn;

--W20L39 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~248 at LC_X21_Y17_N1
--operation mode is arithmetic

W20L39_cout_0 = W14L28 & !W11L39 & !W20L42 # !W14L28 & (!W20L42 # !W11L39);
W20L39 = CARRY(W20L39_cout_0);

--W20L40 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~248COUT1_292 at LC_X21_Y17_N1
--operation mode is arithmetic

W20L40_cout_1 = W14L28 & !W11L39 & !W20L43 # !W14L28 & (!W20L43 # !W11L39);
W20L40 = CARRY(W20L40_cout_1);


--S6L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[6]~1902 at LC_X24_Y19_N3
--operation mode is normal

S6L12 = P1_q_a[8] & (P1_q_a[7] # P1_q_a[9] $ !K1_q_a[7]) # !P1_q_a[8] & (P1_q_a[9] $ !K1_q_a[7] # !P1_q_a[7]);


--S6L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[6]~1903 at LC_X24_Y19_N6
--operation mode is normal

S6L13 = S6L12 & (K1_q_a[6] & (!S19L1) # !K1_q_a[6] & !S19L2);


--S5L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[4]~2040 at LC_X25_Y17_N6
--operation mode is normal

S5L9 = P1_q_a[11] & (K1_q_a[5] # P1_q_a[9] $ !P1_q_a[10]) # !P1_q_a[11] & (P1_q_a[9] $ !P1_q_a[10] # !K1_q_a[5]);


--S5L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[4]~2041 at LC_X25_Y17_N3
--operation mode is normal

S5L10 = S5L9 & (K1_q_a[4] & (!S21L1) # !K1_q_a[4] & !S21L2);


--W8L36 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~225 at LC_X24_Y18_N6
--operation mode is arithmetic

W8L36_carry_eqn = (!W8L43 & W8L40) # (W8L43 & W8L41);
W8L36 = S5L8 $ S6L11 $ !W8L36_carry_eqn;

--W8L37 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~227 at LC_X24_Y18_N6
--operation mode is arithmetic

W8L37_cout_0 = S5L8 & !S6L11 & !W8L40 # !S5L8 & (!W8L40 # !S6L11);
W8L37 = CARRY(W8L37_cout_0);

--W8L38 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~227COUT1_266 at LC_X24_Y18_N6
--operation mode is arithmetic

W8L38_cout_1 = S5L8 & !S6L11 & !W8L41 # !S5L8 & (!W8L41 # !S6L11);
W8L38 = CARRY(W8L38_cout_1);


--S4L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[6]~1879 at LC_X26_Y19_N3
--operation mode is normal

S4L12 = P1_q_a[13] & (K1_q_a[7] # P1_q_a[11] $ !P1_q_a[12]) # !P1_q_a[13] & (P1_q_a[11] $ !P1_q_a[12] # !K1_q_a[7]);


--S4L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[6]~1880 at LC_X23_Y19_N4
--operation mode is normal

S4L13 = S4L12 & (K1_q_a[6] & (!S23L1) # !K1_q_a[6] & !S23L2);


--S3L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[4]~2017 at LC_X27_Y19_N8
--operation mode is normal

S3L9 = P1_q_a[13] & (P1_q_a[14] # P1_q_a[15] $ !K1_q_a[5]) # !P1_q_a[13] & (P1_q_a[15] $ !K1_q_a[5] # !P1_q_a[14]);


--S3L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[4]~2018 at LC_X26_Y18_N8
--operation mode is normal

S3L10 = S3L9 & (K1_q_a[4] & (!S25L1) # !K1_q_a[4] & !S25L3);


--W5L36 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~225 at LC_X24_Y15_N6
--operation mode is arithmetic

W5L36_carry_eqn = (!W5L43 & W5L40) # (W5L43 & W5L41);
W5L36 = S4L11 $ S3L8 $ !W5L36_carry_eqn;

--W5L37 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~227 at LC_X24_Y15_N6
--operation mode is arithmetic

W5L37_cout_0 = S4L11 & !S3L8 & !W5L40 # !S4L11 & (!W5L40 # !S3L8);
W5L37 = CARRY(W5L37_cout_0);

--W5L38 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~227COUT1_266 at LC_X24_Y15_N6
--operation mode is arithmetic

W5L38_cout_1 = S4L11 & !S3L8 & !W5L41 # !S4L11 & (!W5L41 # !S3L8);
W5L38 = CARRY(W5L38_cout_1);


--W17L38 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~246 at LC_X23_Y15_N1
--operation mode is arithmetic

W17L38_carry_eqn = (!W17L45 & W17L42) # (W17L45 & W17L43);
W17L38 = W5L39 $ W8L28 $ W17L38_carry_eqn;

--W17L39 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~248 at LC_X23_Y15_N1
--operation mode is arithmetic

W17L39_cout_0 = W5L39 & !W8L28 & !W17L42 # !W5L39 & (!W17L42 # !W8L28);
W17L39 = CARRY(W17L39_cout_0);

--W17L40 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~248COUT1_292 at LC_X23_Y15_N1
--operation mode is arithmetic

W17L40_cout_1 = W5L39 & !W8L28 & !W17L43 # !W5L39 & (!W17L43 # !W8L28);
W17L40 = CARRY(W17L40_cout_1);


--W23L41 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~283 at LC_X22_Y13_N2
--operation mode is arithmetic

W23L41_carry_eqn = (!W23L51 & W23L45) # (W23L51 & W23L46);
W23L41 = W20L18 $ W17L41 $ !W23L41_carry_eqn;

--W23L42 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~285 at LC_X22_Y13_N2
--operation mode is arithmetic

W23L42_cout_0 = W20L18 & (W17L41 # !W23L45) # !W20L18 & W17L41 & !W23L45;
W23L42 = CARRY(W23L42_cout_0);

--W23L43 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~285COUT1_347 at LC_X22_Y13_N2
--operation mode is arithmetic

W23L43_cout_1 = W20L18 & (W17L41 # !W23L46) # !W20L18 & W17L41 & !W23L46;
W23L43 = CARRY(W23L43_cout_1);


--B1_ACCU[15] is FIR_core:inst|ACCU[15] at LC_X21_Y14_N9
--operation mode is arithmetic

B1_ACCU[15]_carry_eqn = (!B1L31 & B1L42) # (B1L31 & B1L43);
B1_ACCU[15]_lut_out = B1_ACCU[15] $ W23L44 $ B1_ACCU[15]_carry_eqn;
B1_ACCU[15] = DFFEAS(B1_ACCU[15]_lut_out, GLOBAL(12_288MHz), VCC, , B1L47, , , B1L158, );

--B1L45 is FIR_core:inst|ACCU[15]~596 at LC_X21_Y14_N9
--operation mode is arithmetic

B1L45 = CARRY(B1_ACCU[15] & !W23L44 & !B1L43 # !B1_ACCU[15] & (!B1L43 # !W23L44));


--C1_RIGHT_OUT[14] is PCM3006:inst6|RIGHT_OUT[14] at LC_X31_Y14_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_RIGHT_OUT[14]_lut_out = GND;
C1_RIGHT_OUT[14] = DFFEAS(C1_RIGHT_OUT[14]_lut_out, GLOBAL(12_288MHz), VCC, , C1L104, C1_SHIFTIN[14], , , VCC);


--C1_L_IN[13] is PCM3006:inst6|L_IN[13] at LC_X31_Y14_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_L_IN[13]_lut_out = GND;
C1_L_IN[13] = DFFEAS(C1_L_IN[13]_lut_out, GLOBAL(12_288MHz), VCC, , B1_READY, C1_RIGHT_OUT[13], , , VCC);


--C1_SHIFTOUT[12] is PCM3006:inst6|SHIFTOUT[12] at LC_X26_Y12_N7
--operation mode is normal

C1_SHIFTOUT[12]_lut_out = A1L21 & (A1L20 & (C1_L_IN[12]) # !A1L20 & C1_SHIFTOUT[11]) # !A1L21 & C1_SHIFTOUT[11];
C1_SHIFTOUT[12] = DFFEAS(C1_SHIFTOUT[12]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_SHIFTIN[2] is PCM3006:inst6|SHIFTIN[2] at LC_X31_Y15_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_SHIFTIN[2]_lut_out = GND;
C1_SHIFTIN[2] = DFFEAS(C1_SHIFTIN[2]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, C1_SHIFTIN[1], , , VCC);


--S9L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[3]~2042 at LC_X18_Y19_N6
--operation mode is normal

S9L7 = P1_q_a[1] & (P1_q_a[2] # K1_q_a[4] $ !P1_q_a[3]) # !P1_q_a[1] & (K1_q_a[4] $ !P1_q_a[3] # !P1_q_a[2]);


--S9L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[3]~2043 at LC_X21_Y19_N8
--operation mode is normal

S9L8 = S9L7 & (K1_q_a[3] & (!S13L1) # !K1_q_a[3] & !S13L2);


--S1L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[5]~9 at LC_X21_Y18_N1
--operation mode is normal

S1L6 = P1_q_a[0] & (P1_q_a[1] $ K1_q_a[6]) # !P1_q_a[0] & P1_q_a[1] & (!K1_q_a[5]);


--W14L39 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~230 at LC_X22_Y19_N5
--operation mode is arithmetic

W14L39_carry_eqn = W14L43;
W14L39 = S1L5 $ S9L6 $ !W14L39_carry_eqn;

--W14L40 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~232 at LC_X22_Y19_N5
--operation mode is arithmetic

W14L40_cout_0 = S1L5 & S9L6 & !W14L43 # !S1L5 & (S9L6 # !W14L43);
W14L40 = CARRY(W14L40_cout_0);

--W14L41 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~232COUT1_265 at LC_X22_Y19_N5
--operation mode is arithmetic

W14L41_cout_1 = S1L5 & S9L6 & !W14L43 # !S1L5 & (S9L6 # !W14L43);
W14L41 = CARRY(W14L41_cout_1);


--S8L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[5]~1904 at LC_X18_Y16_N9
--operation mode is normal

S8L10 = P1_q_a[3] & (P1_q_a[4] # P1_q_a[5] $ !K1_q_a[6]) # !P1_q_a[3] & (P1_q_a[5] $ !K1_q_a[6] # !P1_q_a[4]);


--S8L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[5]~1905 at LC_X18_Y17_N4
--operation mode is normal

S8L11 = S8L10 & (K1_q_a[5] & (!S15L1) # !K1_q_a[5] & !S15L2);


--S7L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[3]~2042 at LC_X23_Y17_N1
--operation mode is normal

S7L7 = P1_q_a[6] & (P1_q_a[5] # K1_q_a[4] $ !P1_q_a[7]) # !P1_q_a[6] & (K1_q_a[4] $ !P1_q_a[7] # !P1_q_a[5]);


--S7L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[3]~2043 at LC_X23_Y17_N6
--operation mode is normal

S7L8 = S7L7 & (K1_q_a[3] & !S17L1 # !K1_q_a[3] & (!S17L2));


--W11L39 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~230 at LC_X22_Y17_N5
--operation mode is arithmetic

W11L39_carry_eqn = W11L43;
W11L39 = S7L6 $ S8L9 $ W11L39_carry_eqn;

--W11L40 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~232 at LC_X22_Y17_N5
--operation mode is arithmetic

W11L40_cout_0 = S7L6 & (S8L9 # !W11L43) # !S7L6 & S8L9 & !W11L43;
W11L40 = CARRY(W11L40_cout_0);

--W11L41 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~232COUT1_265 at LC_X22_Y17_N5
--operation mode is arithmetic

W11L41_cout_1 = S7L6 & (S8L9 # !W11L43) # !S7L6 & S8L9 & !W11L43;
W11L41 = CARRY(W11L41_cout_1);


--W20L41 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~251 at LC_X21_Y17_N0
--operation mode is arithmetic

W20L41_carry_eqn = W20L45;
W20L41 = W14L30 $ W11L42 $ !W20L41_carry_eqn;

--W20L42 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~253 at LC_X21_Y17_N0
--operation mode is arithmetic

W20L42_cout_0 = W14L30 & (W11L42 # !W20L45) # !W14L30 & W11L42 & !W20L45;
W20L42 = CARRY(W20L42_cout_0);

--W20L43 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~253COUT1_291 at LC_X21_Y17_N0
--operation mode is arithmetic

W20L43_cout_1 = W14L30 & (W11L42 # !W20L45) # !W14L30 & W11L42 & !W20L45;
W20L43 = CARRY(W20L43_cout_1);


--S6L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[5]~1904 at LC_X24_Y20_N7
--operation mode is normal

S6L10 = P1_q_a[8] & (P1_q_a[7] # P1_q_a[9] $ !K1_q_a[6]) # !P1_q_a[8] & (P1_q_a[9] $ !K1_q_a[6] # !P1_q_a[7]);


--S6L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[5]~1905 at LC_X25_Y18_N4
--operation mode is normal

S6L11 = S6L10 & (K1_q_a[5] & !S19L1 # !K1_q_a[5] & (!S19L2));


--S5L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[3]~2042 at LC_X24_Y19_N7
--operation mode is normal

S5L7 = K1_q_a[4] & (P1_q_a[11] # P1_q_a[9] $ !P1_q_a[10]) # !K1_q_a[4] & (P1_q_a[9] $ !P1_q_a[10] # !P1_q_a[11]);


--S5L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[3]~2043 at LC_X23_Y18_N1
--operation mode is normal

S5L8 = S5L7 & (K1_q_a[3] & (!S21L1) # !K1_q_a[3] & !S21L2);


--W8L39 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~230 at LC_X24_Y18_N5
--operation mode is arithmetic

W8L39_carry_eqn = W8L43;
W8L39 = S6L9 $ S5L6 $ W8L39_carry_eqn;

--W8L40 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~232 at LC_X24_Y18_N5
--operation mode is arithmetic

W8L40_cout_0 = S6L9 & (S5L6 # !W8L43) # !S6L9 & S5L6 & !W8L43;
W8L40 = CARRY(W8L40_cout_0);

--W8L41 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~232COUT1_265 at LC_X24_Y18_N5
--operation mode is arithmetic

W8L41_cout_1 = S6L9 & (S5L6 # !W8L43) # !S6L9 & S5L6 & !W8L43;
W8L41 = CARRY(W8L41_cout_1);


--S4L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[5]~1881 at LC_X26_Y19_N0
--operation mode is normal

S4L10 = K1_q_a[6] & (P1_q_a[13] # P1_q_a[11] $ !P1_q_a[12]) # !K1_q_a[6] & (P1_q_a[11] $ !P1_q_a[12] # !P1_q_a[13]);


--S4L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[5]~1882 at LC_X25_Y15_N7
--operation mode is normal

S4L11 = S4L10 & (K1_q_a[5] & (!S23L1) # !K1_q_a[5] & !S23L2);


--S3L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[3]~2019 at LC_X26_Y17_N5
--operation mode is normal

S3L7 = P1_q_a[13] & (P1_q_a[14] # K1_q_a[4] $ !P1_q_a[15]) # !P1_q_a[13] & (K1_q_a[4] $ !P1_q_a[15] # !P1_q_a[14]);


--S3L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[3]~2020 at LC_X26_Y18_N9
--operation mode is normal

S3L8 = S3L7 & (K1_q_a[3] & (!S25L1) # !K1_q_a[3] & !S25L3);


--W5L39 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~230 at LC_X24_Y15_N5
--operation mode is arithmetic

W5L39_carry_eqn = W5L43;
W5L39 = S4L9 $ S3L6 $ W5L39_carry_eqn;

--W5L40 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~232 at LC_X24_Y15_N5
--operation mode is arithmetic

W5L40_cout_0 = S4L9 & (S3L6 # !W5L43) # !S4L9 & S3L6 & !W5L43;
W5L40 = CARRY(W5L40_cout_0);

--W5L41 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~232COUT1_265 at LC_X24_Y15_N5
--operation mode is arithmetic

W5L41_cout_1 = S4L9 & (S3L6 # !W5L43) # !S4L9 & S3L6 & !W5L43;
W5L41 = CARRY(W5L41_cout_1);


--W17L41 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~251 at LC_X23_Y15_N0
--operation mode is arithmetic

W17L41_carry_eqn = W17L45;
W17L41 = W8L30 $ W5L42 $ !W17L41_carry_eqn;

--W17L42 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~253 at LC_X23_Y15_N0
--operation mode is arithmetic

W17L42_cout_0 = W8L30 & (W5L42 # !W17L45) # !W8L30 & W5L42 & !W17L45;
W17L42 = CARRY(W17L42_cout_0);

--W17L43 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~253COUT1_291 at LC_X23_Y15_N0
--operation mode is arithmetic

W17L43_cout_1 = W8L30 & (W5L42 # !W17L45) # !W8L30 & W5L42 & !W17L45;
W17L43 = CARRY(W17L43_cout_1);


--W23L44 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~288 at LC_X22_Y13_N1
--operation mode is arithmetic

W23L44_carry_eqn = (!W23L51 & W23L48) # (W23L51 & W23L49);
W23L44 = W17L44 $ W20L21 $ W23L44_carry_eqn;

--W23L45 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~290 at LC_X22_Y13_N1
--operation mode is arithmetic

W23L45_cout_0 = W17L44 & !W20L21 & !W23L48 # !W17L44 & (!W23L48 # !W20L21);
W23L45 = CARRY(W23L45_cout_0);

--W23L46 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~290COUT1_346 at LC_X22_Y13_N1
--operation mode is arithmetic

W23L46_cout_1 = W17L44 & !W20L21 & !W23L49 # !W17L44 & (!W23L49 # !W20L21);
W23L46 = CARRY(W23L46_cout_1);


--B1_ACCU[14] is FIR_core:inst|ACCU[14] at LC_X21_Y14_N8
--operation mode is arithmetic

B1_ACCU[14]_carry_eqn = (!B1L31 & B1L39) # (B1L31 & B1L40);
B1_ACCU[14]_lut_out = W23L47 $ B1_ACCU[14] $ !B1_ACCU[14]_carry_eqn;
B1_ACCU[14] = DFFEAS(B1_ACCU[14]_lut_out, GLOBAL(12_288MHz), VCC, , B1L47, , , B1L158, );

--B1L42 is FIR_core:inst|ACCU[14]~600 at LC_X21_Y14_N8
--operation mode is arithmetic

B1L42_cout_0 = W23L47 & (B1_ACCU[14] # !B1L39) # !W23L47 & B1_ACCU[14] & !B1L39;
B1L42 = CARRY(B1L42_cout_0);

--B1L43 is FIR_core:inst|ACCU[14]~600COUT1_671 at LC_X21_Y14_N8
--operation mode is arithmetic

B1L43_cout_1 = W23L47 & (B1_ACCU[14] # !B1L40) # !W23L47 & B1_ACCU[14] & !B1L40;
B1L43 = CARRY(B1L43_cout_1);


--C1_RIGHT_OUT[13] is PCM3006:inst6|RIGHT_OUT[13] at LC_X31_Y14_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_RIGHT_OUT[13]_lut_out = GND;
C1_RIGHT_OUT[13] = DFFEAS(C1_RIGHT_OUT[13]_lut_out, GLOBAL(12_288MHz), VCC, , C1L104, C1_SHIFTIN[13], , , VCC);


--C1_L_IN[12] is PCM3006:inst6|L_IN[12] at LC_X31_Y14_N3
--operation mode is normal

C1_L_IN[12]_lut_out = C1_RIGHT_OUT[12];
C1_L_IN[12] = DFFEAS(C1_L_IN[12]_lut_out, GLOBAL(12_288MHz), VCC, , B1_READY, , , , );


--C1_SHIFTOUT[11] is PCM3006:inst6|SHIFTOUT[11] at LC_X29_Y12_N5
--operation mode is normal

C1_SHIFTOUT[11]_lut_out = A1L20 & (A1L21 & (C1_L_IN[11]) # !A1L21 & C1_SHIFTOUT[10]) # !A1L20 & C1_SHIFTOUT[10];
C1_SHIFTOUT[11] = DFFEAS(C1_SHIFTOUT[11]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_SHIFTIN[1] is PCM3006:inst6|SHIFTIN[1] at LC_X31_Y15_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_SHIFTIN[1]_lut_out = GND;
C1_SHIFTIN[1] = DFFEAS(C1_SHIFTIN[1]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, C1_SHIFTIN[0], , , VCC);


--S9L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[2]~2044 at LC_X21_Y19_N6
--operation mode is normal

S9L5 = K1_q_a[3] & (P1_q_a[3] # P1_q_a[1] $ !P1_q_a[2]) # !K1_q_a[3] & (P1_q_a[1] $ !P1_q_a[2] # !P1_q_a[3]);


--S9L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[2]~2045 at LC_X21_Y19_N0
--operation mode is normal

S9L6 = S9L5 & (K1_q_a[2] & (!S13L1) # !K1_q_a[2] & !S13L2);


--S1L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[4]~10 at LC_X23_Y19_N6
--operation mode is normal

S1L5 = P1_q_a[0] & (K1_q_a[5] $ P1_q_a[1]) # !P1_q_a[0] & (P1_q_a[1] & !K1_q_a[4]);


--W14L42 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~235 at LC_X22_Y19_N4
--operation mode is arithmetic

W14L42 = S1L4 $ S9L4 $ W14L45;

--W14L43 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~237 at LC_X22_Y19_N4
--operation mode is arithmetic

W14L43 = CARRY(S1L4 & (!W14L46 # !S9L4) # !S1L4 & !S9L4 & !W14L46);


--S8L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[4]~1906 at LC_X18_Y17_N5
--operation mode is normal

S8L8 = P1_q_a[5] & (K1_q_a[5] # P1_q_a[4] $ !P1_q_a[3]) # !P1_q_a[5] & (P1_q_a[4] $ !P1_q_a[3] # !K1_q_a[5]);


--S8L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[4]~1907 at LC_X18_Y17_N6
--operation mode is normal

S8L9 = S8L8 & (K1_q_a[4] & (!S15L1) # !K1_q_a[4] & !S15L2);


--S7L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[2]~2044 at LC_X23_Y17_N0
--operation mode is normal

S7L5 = P1_q_a[7] & (K1_q_a[3] # P1_q_a[5] $ !P1_q_a[6]) # !P1_q_a[7] & (P1_q_a[5] $ !P1_q_a[6] # !K1_q_a[3]);


--S7L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[2]~2045 at LC_X23_Y17_N2
--operation mode is normal

S7L6 = S7L5 & (K1_q_a[2] & !S17L1 # !K1_q_a[2] & (!S17L2));


--W11L42 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~235 at LC_X22_Y17_N4
--operation mode is arithmetic

W11L42 = S8L7 $ S7L4 $ !W11L45;

--W11L43 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~237 at LC_X22_Y17_N4
--operation mode is arithmetic

W11L43 = CARRY(S8L7 & !S7L4 & !W11L46 # !S8L7 & (!W11L46 # !S7L4));


--W20L44 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~256 at LC_X21_Y18_N9
--operation mode is arithmetic

W20L44_carry_eqn = (!W20L59 & W20L47) # (W20L59 & W20L48);
W20L44 = W14L33 $ W11L44 $ W20L44_carry_eqn;

--W20L45 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~258 at LC_X21_Y18_N9
--operation mode is arithmetic

W20L45 = CARRY(W14L33 & !W11L44 & !W20L48 # !W14L33 & (!W20L48 # !W11L44));


--S6L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[4]~1906 at LC_X25_Y18_N0
--operation mode is normal

S6L8 = P1_q_a[7] & (P1_q_a[8] # K1_q_a[5] $ !P1_q_a[9]) # !P1_q_a[7] & (K1_q_a[5] $ !P1_q_a[9] # !P1_q_a[8]);


--S6L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[4]~1907 at LC_X25_Y18_N1
--operation mode is normal

S6L9 = S6L8 & (K1_q_a[4] & (!S19L1) # !K1_q_a[4] & !S19L2);


--S5L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[2]~2044 at LC_X25_Y19_N6
--operation mode is normal

S5L5 = P1_q_a[10] & (P1_q_a[9] # P1_q_a[11] $ !K1_q_a[3]) # !P1_q_a[10] & (P1_q_a[11] $ !K1_q_a[3] # !P1_q_a[9]);


--S5L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[2]~2045 at LC_X23_Y18_N0
--operation mode is normal

S5L6 = S5L5 & (K1_q_a[2] & !S21L1 # !K1_q_a[2] & (!S21L2));


--W8L42 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~235 at LC_X24_Y18_N4
--operation mode is arithmetic

W8L42 = S6L7 $ S5L4 $ !W8L45;

--W8L43 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~237 at LC_X24_Y18_N4
--operation mode is arithmetic

W8L43 = CARRY(S6L7 & !S5L4 & !W8L46 # !S6L7 & (!W8L46 # !S5L4));


--S4L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[4]~1883 at LC_X25_Y15_N6
--operation mode is normal

S4L8 = P1_q_a[11] & (P1_q_a[12] # K1_q_a[5] $ !P1_q_a[13]) # !P1_q_a[11] & (K1_q_a[5] $ !P1_q_a[13] # !P1_q_a[12]);


--S4L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[4]~1884 at LC_X25_Y15_N2
--operation mode is normal

S4L9 = S4L8 & (K1_q_a[4] & (!S23L1) # !K1_q_a[4] & !S23L2);


--S3L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[2]~2021 at LC_X26_Y18_N1
--operation mode is normal

S3L5 = K1_q_a[3] & (P1_q_a[15] # P1_q_a[14] $ !P1_q_a[13]) # !K1_q_a[3] & (P1_q_a[14] $ !P1_q_a[13] # !P1_q_a[15]);


--S3L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[2]~2022 at LC_X26_Y18_N6
--operation mode is normal

S3L6 = S3L5 & (K1_q_a[2] & !S25L1 # !K1_q_a[2] & (!S25L3));


--W5L42 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~235 at LC_X24_Y15_N4
--operation mode is arithmetic

W5L42 = S3L4 $ S4L7 $ !W5L45;

--W5L43 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~237 at LC_X24_Y15_N4
--operation mode is arithmetic

W5L43 = CARRY(S3L4 & !S4L7 & !W5L46 # !S3L4 & (!W5L46 # !S4L7));


--W17L44 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~256 at LC_X23_Y16_N9
--operation mode is arithmetic

W17L44_carry_eqn = (!W17L59 & W17L47) # (W17L59 & W17L48);
W17L44 = W5L44 $ W8L33 $ W17L44_carry_eqn;

--W17L45 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~258 at LC_X23_Y16_N9
--operation mode is arithmetic

W17L45 = CARRY(W5L44 & !W8L33 & !W17L48 # !W5L44 & (!W17L48 # !W8L33));


--W23L47 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~293 at LC_X22_Y13_N0
--operation mode is arithmetic

W23L47_carry_eqn = W23L51;
W23L47 = W20L24 $ W17L46 $ !W23L47_carry_eqn;

--W23L48 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~295 at LC_X22_Y13_N0
--operation mode is arithmetic

W23L48_cout_0 = W20L24 & (W17L46 # !W23L51) # !W20L24 & W17L46 & !W23L51;
W23L48 = CARRY(W23L48_cout_0);

--W23L49 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~295COUT1_345 at LC_X22_Y13_N0
--operation mode is arithmetic

W23L49_cout_1 = W20L24 & (W17L46 # !W23L51) # !W20L24 & W17L46 & !W23L51;
W23L49 = CARRY(W23L49_cout_1);


--B1_ACCU[13] is FIR_core:inst|ACCU[13] at LC_X21_Y14_N7
--operation mode is arithmetic

B1_ACCU[13]_carry_eqn = (!B1L31 & B1L36) # (B1L31 & B1L37);
B1_ACCU[13]_lut_out = B1_ACCU[13] $ W23L50 $ B1_ACCU[13]_carry_eqn;
B1_ACCU[13] = DFFEAS(B1_ACCU[13]_lut_out, GLOBAL(12_288MHz), VCC, , B1L47, , , B1L158, );

--B1L39 is FIR_core:inst|ACCU[13]~604 at LC_X21_Y14_N7
--operation mode is arithmetic

B1L39_cout_0 = B1_ACCU[13] & !W23L50 & !B1L36 # !B1_ACCU[13] & (!B1L36 # !W23L50);
B1L39 = CARRY(B1L39_cout_0);

--B1L40 is FIR_core:inst|ACCU[13]~604COUT1_670 at LC_X21_Y14_N7
--operation mode is arithmetic

B1L40_cout_1 = B1_ACCU[13] & !W23L50 & !B1L37 # !B1_ACCU[13] & (!B1L37 # !W23L50);
B1L40 = CARRY(B1L40_cout_1);


--C1_RIGHT_OUT[12] is PCM3006:inst6|RIGHT_OUT[12] at LC_X31_Y14_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_RIGHT_OUT[12]_lut_out = GND;
C1_RIGHT_OUT[12] = DFFEAS(C1_RIGHT_OUT[12]_lut_out, GLOBAL(12_288MHz), VCC, , C1L104, C1_SHIFTIN[12], , , VCC);


--C1_L_IN[11] is PCM3006:inst6|L_IN[11] at LC_X30_Y12_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_L_IN[11]_lut_out = GND;
C1_L_IN[11] = DFFEAS(C1_L_IN[11]_lut_out, GLOBAL(12_288MHz), VCC, , B1_READY, C1_RIGHT_OUT[11], , , VCC);


--C1_SHIFTOUT[10] is PCM3006:inst6|SHIFTOUT[10] at LC_X29_Y12_N7
--operation mode is normal

C1_SHIFTOUT[10]_lut_out = A1L20 & (A1L21 & (C1_L_IN[10]) # !A1L21 & C1_SHIFTOUT[9]) # !A1L20 & C1_SHIFTOUT[9];
C1_SHIFTOUT[10] = DFFEAS(C1_SHIFTOUT[10]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_SHIFTIN[0] is PCM3006:inst6|SHIFTIN[0] at LC_X31_Y15_N9
--operation mode is normal

C1_SHIFTIN[0]_lut_out = DOUT;
C1_SHIFTIN[0] = DFFEAS(C1_SHIFTIN[0]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, , , , );


--S9L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[1]~2046 at LC_X18_Y18_N7
--operation mode is normal

S9L3 = P1_q_a[3] & (K1_q_a[2] # P1_q_a[2] $ !P1_q_a[1]) # !P1_q_a[3] & (P1_q_a[2] $ !P1_q_a[1] # !K1_q_a[2]);


--S9L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[1]~2047 at LC_X21_Y19_N9
--operation mode is normal

S9L4 = S9L3 & (K1_q_a[1] & !S13L1 # !K1_q_a[1] & (!S13L2));


--S1L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[3]~11 at LC_X23_Y19_N8
--operation mode is normal

S1L4 = P1_q_a[0] & (P1_q_a[1] $ K1_q_a[4]) # !P1_q_a[0] & !K1_q_a[3] & P1_q_a[1];


--W14L44 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~240 at LC_X22_Y19_N3
--operation mode is arithmetic

W14L44 = S9L2 $ S1L3 $ !W14L48;

--W14L45 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~242 at LC_X22_Y19_N3
--operation mode is arithmetic

W14L45_cout_0 = S9L2 & (!W14L48 # !S1L3) # !S9L2 & !S1L3 & !W14L48;
W14L45 = CARRY(W14L45_cout_0);

--W14L46 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~242COUT1_264 at LC_X22_Y19_N3
--operation mode is arithmetic

W14L46_cout_1 = S9L2 & (!W14L49 # !S1L3) # !S9L2 & !S1L3 & !W14L49;
W14L46 = CARRY(W14L46_cout_1);


--S8L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[3]~1908 at LC_X17_Y17_N7
--operation mode is normal

S8L6 = P1_q_a[4] & (P1_q_a[3] # K1_q_a[4] $ !P1_q_a[5]) # !P1_q_a[4] & (K1_q_a[4] $ !P1_q_a[5] # !P1_q_a[3]);


--S8L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[3]~1909 at LC_X18_Y17_N8
--operation mode is normal

S8L7 = S8L6 & (K1_q_a[3] & (!S15L1) # !K1_q_a[3] & !S15L2);


--S7L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[1]~2046 at LC_X24_Y16_N8
--operation mode is normal

S7L3 = P1_q_a[7] & (K1_q_a[2] # P1_q_a[5] $ !P1_q_a[6]) # !P1_q_a[7] & (P1_q_a[5] $ !P1_q_a[6] # !K1_q_a[2]);


--S7L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[1]~2047 at LC_X23_Y17_N5
--operation mode is normal

S7L4 = S7L3 & (K1_q_a[1] & !S17L1 # !K1_q_a[1] & (!S17L2));


--W11L44 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~240 at LC_X22_Y17_N3
--operation mode is arithmetic

W11L44 = S8L5 $ S7L2 $ W11L48;

--W11L45 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~242 at LC_X22_Y17_N3
--operation mode is arithmetic

W11L45_cout_0 = S8L5 & (S7L2 # !W11L48) # !S8L5 & S7L2 & !W11L48;
W11L45 = CARRY(W11L45_cout_0);

--W11L46 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~242COUT1_264 at LC_X22_Y17_N3
--operation mode is arithmetic

W11L46_cout_1 = S8L5 & (S7L2 # !W11L49) # !S8L5 & S7L2 & !W11L49;
W11L46 = CARRY(W11L46_cout_1);


--W20L46 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~261 at LC_X21_Y18_N8
--operation mode is arithmetic

W20L46_carry_eqn = (!W20L59 & W20L50) # (W20L59 & W20L51);
W20L46 = W14L36 $ W11L47 $ !W20L46_carry_eqn;

--W20L47 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~263 at LC_X21_Y18_N8
--operation mode is arithmetic

W20L47_cout_0 = W14L36 & (W11L47 # !W20L50) # !W14L36 & W11L47 & !W20L50;
W20L47 = CARRY(W20L47_cout_0);

--W20L48 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~263COUT1_290 at LC_X21_Y18_N8
--operation mode is arithmetic

W20L48_cout_1 = W14L36 & (W11L47 # !W20L51) # !W14L36 & W11L47 & !W20L51;
W20L48 = CARRY(W20L48_cout_1);


--S6L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[3]~1908 at LC_X25_Y16_N1
--operation mode is normal

S6L6 = P1_q_a[7] & (P1_q_a[8] # K1_q_a[4] $ !P1_q_a[9]) # !P1_q_a[7] & (K1_q_a[4] $ !P1_q_a[9] # !P1_q_a[8]);


--S6L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[3]~1909 at LC_X25_Y18_N8
--operation mode is normal

S6L7 = S6L6 & (K1_q_a[3] & (!S19L1) # !K1_q_a[3] & !S19L2);


--S5L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[1]~2046 at LC_X24_Y19_N5
--operation mode is normal

S5L3 = P1_q_a[10] & (P1_q_a[9] # K1_q_a[2] $ !P1_q_a[11]) # !P1_q_a[10] & (K1_q_a[2] $ !P1_q_a[11] # !P1_q_a[9]);


--S5L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[1]~2047 at LC_X24_Y19_N2
--operation mode is normal

S5L4 = S5L3 & (K1_q_a[1] & (!S21L1) # !K1_q_a[1] & !S21L2);


--W8L44 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~240 at LC_X24_Y18_N3
--operation mode is arithmetic

W8L44 = S6L5 $ S5L2 $ W8L48;

--W8L45 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~242 at LC_X24_Y18_N3
--operation mode is arithmetic

W8L45_cout_0 = S6L5 & (S5L2 # !W8L48) # !S6L5 & S5L2 & !W8L48;
W8L45 = CARRY(W8L45_cout_0);

--W8L46 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~242COUT1_264 at LC_X24_Y18_N3
--operation mode is arithmetic

W8L46_cout_1 = S6L5 & (S5L2 # !W8L49) # !S6L5 & S5L2 & !W8L49;
W8L46 = CARRY(W8L46_cout_1);


--S4L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[3]~1885 at LC_X26_Y16_N9
--operation mode is normal

S4L6 = P1_q_a[12] & (P1_q_a[11] # K1_q_a[4] $ !P1_q_a[13]) # !P1_q_a[12] & (K1_q_a[4] $ !P1_q_a[13] # !P1_q_a[11]);


--S4L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[3]~1886 at LC_X25_Y15_N5
--operation mode is normal

S4L7 = S4L6 & (K1_q_a[3] & (!S23L1) # !K1_q_a[3] & !S23L2);


--S3L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[1]~2023 at LC_X26_Y18_N3
--operation mode is normal

S3L3 = P1_q_a[14] & (P1_q_a[13] # P1_q_a[15] $ !K1_q_a[2]) # !P1_q_a[14] & (P1_q_a[15] $ !K1_q_a[2] # !P1_q_a[13]);


--S3L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[1]~2024 at LC_X26_Y18_N4
--operation mode is normal

S3L4 = S3L3 & (K1_q_a[1] & (!S25L1) # !K1_q_a[1] & !S25L3);


--W5L44 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~240 at LC_X24_Y15_N3
--operation mode is arithmetic

W5L44 = S3L2 $ S4L5 $ W5L48;

--W5L45 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~242 at LC_X24_Y15_N3
--operation mode is arithmetic

W5L45_cout_0 = S3L2 & (S4L5 # !W5L48) # !S3L2 & S4L5 & !W5L48;
W5L45 = CARRY(W5L45_cout_0);

--W5L46 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~242COUT1_264 at LC_X24_Y15_N3
--operation mode is arithmetic

W5L46_cout_1 = S3L2 & (S4L5 # !W5L49) # !S3L2 & S4L5 & !W5L49;
W5L46 = CARRY(W5L46_cout_1);


--W17L46 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~261 at LC_X23_Y16_N8
--operation mode is arithmetic

W17L46_carry_eqn = (!W17L59 & W17L50) # (W17L59 & W17L51);
W17L46 = W8L36 $ W5L47 $ !W17L46_carry_eqn;

--W17L47 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~263 at LC_X23_Y16_N8
--operation mode is arithmetic

W17L47_cout_0 = W8L36 & (W5L47 # !W17L50) # !W8L36 & W5L47 & !W17L50;
W17L47 = CARRY(W17L47_cout_0);

--W17L48 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~263COUT1_290 at LC_X23_Y16_N8
--operation mode is arithmetic

W17L48_cout_1 = W8L36 & (W5L47 # !W17L51) # !W8L36 & W5L47 & !W17L51;
W17L48 = CARRY(W17L48_cout_1);


--W23L50 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~298 at LC_X22_Y14_N9
--operation mode is arithmetic

W23L50_carry_eqn = (!W23L65 & W23L53) # (W23L65 & W23L54);
W23L50 = W17L49 $ W20L27 $ W23L50_carry_eqn;

--W23L51 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~300 at LC_X22_Y14_N9
--operation mode is arithmetic

W23L51 = CARRY(W17L49 & !W20L27 & !W23L54 # !W17L49 & (!W23L54 # !W20L27));


--B1_ACCU[12] is FIR_core:inst|ACCU[12] at LC_X21_Y14_N6
--operation mode is arithmetic

B1_ACCU[12]_carry_eqn = (!B1L31 & B1L33) # (B1L31 & B1L34);
B1_ACCU[12]_lut_out = B1_ACCU[12] $ W23L52 $ !B1_ACCU[12]_carry_eqn;
B1_ACCU[12] = DFFEAS(B1_ACCU[12]_lut_out, GLOBAL(12_288MHz), VCC, , B1L47, , , B1L158, );

--B1L36 is FIR_core:inst|ACCU[12]~608 at LC_X21_Y14_N6
--operation mode is arithmetic

B1L36_cout_0 = B1_ACCU[12] & (W23L52 # !B1L33) # !B1_ACCU[12] & W23L52 & !B1L33;
B1L36 = CARRY(B1L36_cout_0);

--B1L37 is FIR_core:inst|ACCU[12]~608COUT1_669 at LC_X21_Y14_N6
--operation mode is arithmetic

B1L37_cout_1 = B1_ACCU[12] & (W23L52 # !B1L34) # !B1_ACCU[12] & W23L52 & !B1L34;
B1L37 = CARRY(B1L37_cout_1);


--C1_RIGHT_OUT[11] is PCM3006:inst6|RIGHT_OUT[11] at LC_X30_Y12_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_RIGHT_OUT[11]_lut_out = GND;
C1_RIGHT_OUT[11] = DFFEAS(C1_RIGHT_OUT[11]_lut_out, GLOBAL(12_288MHz), VCC, , C1L104, C1_SHIFTIN[11], , , VCC);


--C1_L_IN[10] is PCM3006:inst6|L_IN[10] at LC_X30_Y12_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_L_IN[10]_lut_out = GND;
C1_L_IN[10] = DFFEAS(C1_L_IN[10]_lut_out, GLOBAL(12_288MHz), VCC, , B1_READY, C1_RIGHT_OUT[10], , , VCC);


--C1_SHIFTOUT[9] is PCM3006:inst6|SHIFTOUT[9] at LC_X29_Y12_N9
--operation mode is normal

C1_SHIFTOUT[9]_lut_out = A1L20 & (A1L21 & (C1_L_IN[9]) # !A1L21 & C1_SHIFTOUT[8]) # !A1L20 & C1_SHIFTOUT[8];
C1_SHIFTOUT[9] = DFFEAS(C1_SHIFTOUT[9]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--S9L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[0]~2048 at LC_X21_Y19_N2
--operation mode is normal

S9L1 = K1_q_a[1] & (P1_q_a[3] # P1_q_a[1] $ !P1_q_a[2]) # !K1_q_a[1] & (P1_q_a[1] $ !P1_q_a[2] # !P1_q_a[3]);


--S9L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[0]~2049 at LC_X21_Y19_N1
--operation mode is normal

S9L2 = S9L1 & (K1_q_a[0] & !S13L1 # !K1_q_a[0] & (!S13L2));


--S1L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[2]~12 at LC_X23_Y19_N9
--operation mode is normal

S1L3 = P1_q_a[0] & (K1_q_a[3] $ P1_q_a[1]) # !P1_q_a[0] & (P1_q_a[1] & !K1_q_a[2]);


--W14L47 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~245 at LC_X22_Y19_N2
--operation mode is arithmetic

W14L47 = S12L1 $ S1L2 $ !W14L51;

--W14L48 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~247 at LC_X22_Y19_N2
--operation mode is arithmetic

W14L48_cout_0 = S12L1 & (S1L2 # !W14L51) # !S12L1 & S1L2 & !W14L51;
W14L48 = CARRY(W14L48_cout_0);

--W14L49 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~247COUT1_263 at LC_X22_Y19_N2
--operation mode is arithmetic

W14L49_cout_1 = S12L1 & (S1L2 # !W14L52) # !S12L1 & S1L2 & !W14L52;
W14L49 = CARRY(W14L49_cout_1);


--S8L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[2]~1910 at LC_X18_Y17_N7
--operation mode is normal

S8L4 = K1_q_a[3] & (P1_q_a[5] # P1_q_a[3] $ !P1_q_a[4]) # !K1_q_a[3] & (P1_q_a[3] $ !P1_q_a[4] # !P1_q_a[5]);


--S8L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[2]~1911 at LC_X18_Y17_N0
--operation mode is normal

S8L5 = S8L4 & (K1_q_a[2] & (!S15L1) # !K1_q_a[2] & !S15L2);


--S7L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[0]~2048 at LC_X23_Y17_N8
--operation mode is normal

S7L1 = P1_q_a[7] & (K1_q_a[1] # P1_q_a[5] $ !P1_q_a[6]) # !P1_q_a[7] & (P1_q_a[5] $ !P1_q_a[6] # !K1_q_a[1]);


--S7L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[0]~2049 at LC_X23_Y17_N9
--operation mode is normal

S7L2 = S7L1 & (K1_q_a[0] & (!S17L1) # !K1_q_a[0] & !S17L2);


--W11L47 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~245 at LC_X22_Y17_N2
--operation mode is arithmetic

W11L47 = S8L3 $ S16L1 $ W11L51;

--W11L48 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~247 at LC_X22_Y17_N2
--operation mode is arithmetic

W11L48_cout_0 = S8L3 & S16L1 & !W11L51 # !S8L3 & (S16L1 # !W11L51);
W11L48 = CARRY(W11L48_cout_0);

--W11L49 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~247COUT1_263 at LC_X22_Y17_N2
--operation mode is arithmetic

W11L49_cout_1 = S8L3 & S16L1 & !W11L52 # !S8L3 & (S16L1 # !W11L52);
W11L49 = CARRY(W11L49_cout_1);


--W20L49 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~266 at LC_X21_Y18_N7
--operation mode is arithmetic

W20L49_carry_eqn = (!W20L59 & W20L53) # (W20L59 & W20L54);
W20L49 = W14L39 $ W11L50 $ W20L49_carry_eqn;

--W20L50 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~268 at LC_X21_Y18_N7
--operation mode is arithmetic

W20L50_cout_0 = W14L39 & !W11L50 & !W20L53 # !W14L39 & (!W20L53 # !W11L50);
W20L50 = CARRY(W20L50_cout_0);

--W20L51 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~268COUT1_289 at LC_X21_Y18_N7
--operation mode is arithmetic

W20L51_cout_1 = W14L39 & !W11L50 & !W20L54 # !W14L39 & (!W20L54 # !W11L50);
W20L51 = CARRY(W20L51_cout_1);


--S6L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[2]~1910 at LC_X25_Y18_N5
--operation mode is normal

S6L4 = P1_q_a[7] & (P1_q_a[8] # K1_q_a[3] $ !P1_q_a[9]) # !P1_q_a[7] & (K1_q_a[3] $ !P1_q_a[9] # !P1_q_a[8]);


--S6L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[2]~1911 at LC_X25_Y18_N6
--operation mode is normal

S6L5 = S6L4 & (K1_q_a[2] & (!S19L1) # !K1_q_a[2] & !S19L2);


--S5L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[0]~2048 at LC_X23_Y18_N2
--operation mode is normal

S5L1 = P1_q_a[11] & (K1_q_a[1] # P1_q_a[10] $ !P1_q_a[9]) # !P1_q_a[11] & (P1_q_a[10] $ !P1_q_a[9] # !K1_q_a[1]);


--S5L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[0]~2049 at LC_X23_Y18_N7
--operation mode is normal

S5L2 = S5L1 & (K1_q_a[0] & !S21L1 # !K1_q_a[0] & (!S21L2));


--W8L47 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~245 at LC_X24_Y18_N2
--operation mode is arithmetic

W8L47 = S6L3 $ S20L1 $ W8L51;

--W8L48 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~247 at LC_X24_Y18_N2
--operation mode is arithmetic

W8L48_cout_0 = S6L3 & S20L1 & !W8L51 # !S6L3 & (S20L1 # !W8L51);
W8L48 = CARRY(W8L48_cout_0);

--W8L49 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~247COUT1_263 at LC_X24_Y18_N2
--operation mode is arithmetic

W8L49_cout_1 = S6L3 & S20L1 & !W8L52 # !S6L3 & (S20L1 # !W8L52);
W8L49 = CARRY(W8L49_cout_1);


--S4L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[2]~1887 at LC_X25_Y15_N8
--operation mode is normal

S4L4 = P1_q_a[13] & (K1_q_a[3] # P1_q_a[11] $ !P1_q_a[12]) # !P1_q_a[13] & (P1_q_a[11] $ !P1_q_a[12] # !K1_q_a[3]);


--S4L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[2]~1888 at LC_X25_Y15_N0
--operation mode is normal

S4L5 = S4L4 & (K1_q_a[2] & (!S23L1) # !K1_q_a[2] & !S23L2);


--S3L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[0]~2025 at LC_X26_Y18_N5
--operation mode is normal

S3L1 = K1_q_a[1] & (P1_q_a[15] # P1_q_a[14] $ !P1_q_a[13]) # !K1_q_a[1] & (P1_q_a[14] $ !P1_q_a[13] # !P1_q_a[15]);


--S3L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[0]~2026 at LC_X26_Y18_N2
--operation mode is normal

S3L2 = S3L1 & (K1_q_a[0] & (!S25L1) # !K1_q_a[0] & !S25L3);


--W5L47 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~245 at LC_X24_Y15_N2
--operation mode is arithmetic

W5L47 = S4L3 $ S24L1 $ W5L51;

--W5L48 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~247 at LC_X24_Y15_N2
--operation mode is arithmetic

W5L48_cout_0 = S4L3 & S24L1 & !W5L51 # !S4L3 & (S24L1 # !W5L51);
W5L48 = CARRY(W5L48_cout_0);

--W5L49 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~247COUT1_263 at LC_X24_Y15_N2
--operation mode is arithmetic

W5L49_cout_1 = S4L3 & S24L1 & !W5L52 # !S4L3 & (S24L1 # !W5L52);
W5L49 = CARRY(W5L49_cout_1);


--W17L49 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~266 at LC_X23_Y16_N7
--operation mode is arithmetic

W17L49_carry_eqn = (!W17L59 & W17L53) # (W17L59 & W17L54);
W17L49 = W5L50 $ W8L39 $ W17L49_carry_eqn;

--W17L50 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~268 at LC_X23_Y16_N7
--operation mode is arithmetic

W17L50_cout_0 = W5L50 & !W8L39 & !W17L53 # !W5L50 & (!W17L53 # !W8L39);
W17L50 = CARRY(W17L50_cout_0);

--W17L51 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~268COUT1_289 at LC_X23_Y16_N7
--operation mode is arithmetic

W17L51_cout_1 = W5L50 & !W8L39 & !W17L54 # !W5L50 & (!W17L54 # !W8L39);
W17L51 = CARRY(W17L51_cout_1);


--W23L52 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~303 at LC_X22_Y14_N8
--operation mode is arithmetic

W23L52_carry_eqn = (!W23L65 & W23L56) # (W23L65 & W23L57);
W23L52 = W17L52 $ W20L30 $ !W23L52_carry_eqn;

--W23L53 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~305 at LC_X22_Y14_N8
--operation mode is arithmetic

W23L53_cout_0 = W17L52 & (W20L30 # !W23L56) # !W17L52 & W20L30 & !W23L56;
W23L53 = CARRY(W23L53_cout_0);

--W23L54 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~305COUT1_344 at LC_X22_Y14_N8
--operation mode is arithmetic

W23L54_cout_1 = W17L52 & (W20L30 # !W23L57) # !W17L52 & W20L30 & !W23L57;
W23L54 = CARRY(W23L54_cout_1);


--B1_ACCU[11] is FIR_core:inst|ACCU[11] at LC_X21_Y14_N5
--operation mode is arithmetic

B1_ACCU[11]_carry_eqn = B1L31;
B1_ACCU[11]_lut_out = W23L55 $ B1_ACCU[11] $ B1_ACCU[11]_carry_eqn;
B1_ACCU[11] = DFFEAS(B1_ACCU[11]_lut_out, GLOBAL(12_288MHz), VCC, , B1L47, , , B1L158, );

--B1L33 is FIR_core:inst|ACCU[11]~612 at LC_X21_Y14_N5
--operation mode is arithmetic

B1L33_cout_0 = W23L55 & !B1_ACCU[11] & !B1L31 # !W23L55 & (!B1L31 # !B1_ACCU[11]);
B1L33 = CARRY(B1L33_cout_0);

--B1L34 is FIR_core:inst|ACCU[11]~612COUT1_668 at LC_X21_Y14_N5
--operation mode is arithmetic

B1L34_cout_1 = W23L55 & !B1_ACCU[11] & !B1L31 # !W23L55 & (!B1L31 # !B1_ACCU[11]);
B1L34 = CARRY(B1L34_cout_1);


--C1_RIGHT_OUT[10] is PCM3006:inst6|RIGHT_OUT[10] at LC_X30_Y12_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_RIGHT_OUT[10]_lut_out = GND;
C1_RIGHT_OUT[10] = DFFEAS(C1_RIGHT_OUT[10]_lut_out, GLOBAL(12_288MHz), VCC, , C1L104, C1_SHIFTIN[10], , , VCC);


--C1_L_IN[9] is PCM3006:inst6|L_IN[9] at LC_X30_Y12_N1
--operation mode is normal

C1_L_IN[9]_lut_out = C1_RIGHT_OUT[9];
C1_L_IN[9] = DFFEAS(C1_L_IN[9]_lut_out, GLOBAL(12_288MHz), VCC, , B1_READY, , , , );


--C1_SHIFTOUT[8] is PCM3006:inst6|SHIFTOUT[8] at LC_X29_Y12_N2
--operation mode is normal

C1_SHIFTOUT[8]_lut_out = A1L20 & (A1L21 & (C1_L_IN[8]) # !A1L21 & C1_SHIFTOUT[7]) # !A1L20 & C1_SHIFTOUT[7];
C1_SHIFTOUT[8] = DFFEAS(C1_SHIFTOUT[8]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--S12L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00035|out_bit[0]~0 at LC_X22_Y15_N8
--operation mode is normal

S12L1 = P1_q_a[2] & !P1_q_a[1] & (P1_q_a[3] $ K1_q_a[0]) # !P1_q_a[2] & (P1_q_a[3] $ (P1_q_a[1] & K1_q_a[0]));


--S1L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[1]~13 at LC_X24_Y19_N8
--operation mode is normal

S1L2 = P1_q_a[0] & (P1_q_a[1] $ K1_q_a[2]) # !P1_q_a[0] & P1_q_a[1] & (!K1_q_a[1]);


--W14L50 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~250 at LC_X22_Y19_N1
--operation mode is arithmetic

W14L50 = W14L54 $ (S1L1 # S1L16);

--W14L51 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~252 at LC_X22_Y19_N1
--operation mode is arithmetic

W14L51_cout_0 = !S1L1 & !S1L16 # !W14L54;
W14L51 = CARRY(W14L51_cout_0);

--W14L52 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~252COUT1_262 at LC_X22_Y19_N1
--operation mode is arithmetic

W14L52_cout_1 = !S1L1 & !S1L16 # !W14L55;
W14L52 = CARRY(W14L52_cout_1);


--S16L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00043|out_bit[0]~0 at LC_X22_Y15_N4
--operation mode is normal

S16L1 = P1_q_a[6] & !P1_q_a[5] & (P1_q_a[7] $ K1_q_a[0]) # !P1_q_a[6] & (P1_q_a[7] $ (P1_q_a[5] & K1_q_a[0]));


--S8L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[1]~1912 at LC_X18_Y17_N1
--operation mode is normal

S8L2 = P1_q_a[5] & (K1_q_a[2] # P1_q_a[4] $ !P1_q_a[3]) # !P1_q_a[5] & (P1_q_a[4] $ !P1_q_a[3] # !K1_q_a[2]);


--S8L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[1]~1913 at LC_X18_Y17_N2
--operation mode is normal

S8L3 = S8L2 & (K1_q_a[1] & (!S15L1) # !K1_q_a[1] & !S15L2);


--W11L50 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~250 at LC_X22_Y17_N1
--operation mode is arithmetic

W11L50 = W11L54 $ (S8L29 # S8L1);

--W11L51 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~252 at LC_X22_Y17_N1
--operation mode is arithmetic

W11L51_cout_0 = !S8L29 & !S8L1 # !W11L54;
W11L51 = CARRY(W11L51_cout_0);

--W11L52 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~252COUT1_262 at LC_X22_Y17_N1
--operation mode is arithmetic

W11L52_cout_1 = !S8L29 & !S8L1 # !W11L55;
W11L52 = CARRY(W11L52_cout_1);


--W20L52 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~271 at LC_X21_Y18_N6
--operation mode is arithmetic

W20L52_carry_eqn = (!W20L59 & W20L56) # (W20L59 & W20L57);
W20L52 = W14L42 $ W11L53 $ !W20L52_carry_eqn;

--W20L53 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~273 at LC_X21_Y18_N6
--operation mode is arithmetic

W20L53_cout_0 = W14L42 & (W11L53 # !W20L56) # !W14L42 & W11L53 & !W20L56;
W20L53 = CARRY(W20L53_cout_0);

--W20L54 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~273COUT1_288 at LC_X21_Y18_N6
--operation mode is arithmetic

W20L54_cout_1 = W14L42 & (W11L53 # !W20L57) # !W14L42 & W11L53 & !W20L57;
W20L54 = CARRY(W20L54_cout_1);


--S20L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00051|out_bit[0]~0 at LC_X24_Y19_N0
--operation mode is normal

S20L1 = P1_q_a[10] & !P1_q_a[9] & (P1_q_a[11] $ K1_q_a[0]) # !P1_q_a[10] & (P1_q_a[11] $ (P1_q_a[9] & K1_q_a[0]));


--S6L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[1]~1912 at LC_X25_Y18_N3
--operation mode is normal

S6L2 = P1_q_a[7] & (P1_q_a[8] # K1_q_a[2] $ !P1_q_a[9]) # !P1_q_a[7] & (K1_q_a[2] $ !P1_q_a[9] # !P1_q_a[8]);


--S6L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[1]~1913 at LC_X25_Y18_N2
--operation mode is normal

S6L3 = S6L2 & (K1_q_a[1] & (!S19L1) # !K1_q_a[1] & !S19L2);


--W8L50 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~250 at LC_X24_Y18_N1
--operation mode is arithmetic

W8L50 = W8L54 $ (S6L1 # S6L29);

--W8L51 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~252 at LC_X24_Y18_N1
--operation mode is arithmetic

W8L51_cout_0 = !S6L1 & !S6L29 # !W8L54;
W8L51 = CARRY(W8L51_cout_0);

--W8L52 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~252COUT1_262 at LC_X24_Y18_N1
--operation mode is arithmetic

W8L52_cout_1 = !S6L1 & !S6L29 # !W8L55;
W8L52 = CARRY(W8L52_cout_1);


--S24L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00059|out_bit[0]~0 at LC_X22_Y15_N6
--operation mode is normal

S24L1 = P1_q_a[13] & !P1_q_a[14] & (P1_q_a[15] $ K1_q_a[0]) # !P1_q_a[13] & (P1_q_a[15] $ (P1_q_a[14] & K1_q_a[0]));


--S4L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[1]~1889 at LC_X25_Y15_N3
--operation mode is normal

S4L2 = P1_q_a[13] & (K1_q_a[2] # P1_q_a[11] $ !P1_q_a[12]) # !P1_q_a[13] & (P1_q_a[11] $ !P1_q_a[12] # !K1_q_a[2]);


--S4L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[1]~1890 at LC_X25_Y15_N1
--operation mode is normal

S4L3 = S4L2 & (K1_q_a[1] & (!S23L1) # !K1_q_a[1] & !S23L2);


--W5L50 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~250 at LC_X24_Y15_N1
--operation mode is arithmetic

W5L50 = W5L54 $ (S4L1 # S4L29);

--W5L51 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~252 at LC_X24_Y15_N1
--operation mode is arithmetic

W5L51_cout_0 = !S4L1 & !S4L29 # !W5L54;
W5L51 = CARRY(W5L51_cout_0);

--W5L52 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~252COUT1_262 at LC_X24_Y15_N1
--operation mode is arithmetic

W5L52_cout_1 = !S4L1 & !S4L29 # !W5L55;
W5L52 = CARRY(W5L52_cout_1);


--W17L52 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~271 at LC_X23_Y16_N6
--operation mode is arithmetic

W17L52_carry_eqn = (!W17L59 & W17L56) # (W17L59 & W17L57);
W17L52 = W5L53 $ W8L42 $ !W17L52_carry_eqn;

--W17L53 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~273 at LC_X23_Y16_N6
--operation mode is arithmetic

W17L53_cout_0 = W5L53 & (W8L42 # !W17L56) # !W5L53 & W8L42 & !W17L56;
W17L53 = CARRY(W17L53_cout_0);

--W17L54 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~273COUT1_288 at LC_X23_Y16_N6
--operation mode is arithmetic

W17L54_cout_1 = W5L53 & (W8L42 # !W17L57) # !W5L53 & W8L42 & !W17L57;
W17L54 = CARRY(W17L54_cout_1);


--W23L55 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~308 at LC_X22_Y14_N7
--operation mode is arithmetic

W23L55_carry_eqn = (!W23L65 & W23L59) # (W23L65 & W23L60);
W23L55 = W17L55 $ W20L32 $ W23L55_carry_eqn;

--W23L56 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~310 at LC_X22_Y14_N7
--operation mode is arithmetic

W23L56_cout_0 = W17L55 & !W20L32 & !W23L59 # !W17L55 & (!W23L59 # !W20L32);
W23L56 = CARRY(W23L56_cout_0);

--W23L57 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~310COUT1_343 at LC_X22_Y14_N7
--operation mode is arithmetic

W23L57_cout_1 = W17L55 & !W20L32 & !W23L60 # !W17L55 & (!W23L60 # !W20L32);
W23L57 = CARRY(W23L57_cout_1);


--B1_ACCU[10] is FIR_core:inst|ACCU[10] at LC_X21_Y14_N4
--operation mode is arithmetic

B1_ACCU[10]_carry_eqn = (!B1L17 & B1L28) # (B1L17 & B1L29);
B1_ACCU[10]_lut_out = W23L58 $ B1_ACCU[10] $ !B1_ACCU[10]_carry_eqn;
B1_ACCU[10] = DFFEAS(B1_ACCU[10]_lut_out, GLOBAL(12_288MHz), VCC, , B1L47, , , B1L158, );

--B1L31 is FIR_core:inst|ACCU[10]~616 at LC_X21_Y14_N4
--operation mode is arithmetic

B1L31 = CARRY(W23L58 & (B1_ACCU[10] # !B1L29) # !W23L58 & B1_ACCU[10] & !B1L29);


--C1_RIGHT_OUT[9] is PCM3006:inst6|RIGHT_OUT[9] at LC_X30_Y12_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_RIGHT_OUT[9]_lut_out = GND;
C1_RIGHT_OUT[9] = DFFEAS(C1_RIGHT_OUT[9]_lut_out, GLOBAL(12_288MHz), VCC, , C1L104, C1_SHIFTIN[9], , , VCC);


--C1_L_IN[8] is PCM3006:inst6|L_IN[8] at LC_X30_Y12_N3
--operation mode is normal

C1_L_IN[8]_lut_out = C1_RIGHT_OUT[8];
C1_L_IN[8] = DFFEAS(C1_L_IN[8]_lut_out, GLOBAL(12_288MHz), VCC, , B1_READY, , , , );


--C1_SHIFTOUT[7] is PCM3006:inst6|SHIFTOUT[7] at LC_X29_Y12_N6
--operation mode is normal

C1_SHIFTOUT[7]_lut_out = A1L20 & (A1L21 & (C1_L_IN[7]) # !A1L21 & C1_SHIFTOUT[6]) # !A1L20 & C1_SHIFTOUT[6];
C1_SHIFTOUT[7] = DFFEAS(C1_SHIFTOUT[7]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--S1L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[0]~79 at LC_X22_Y15_N9
--operation mode is normal

S1L1 = P1_q_a[0] & (P1_q_a[1] $ K1_q_a[1]);


--S1L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|right_bit[0]~0 at LC_X22_Y15_N7
--operation mode is normal

S1L16 = !P1_q_a[0] & (P1_q_a[1] & !K1_q_a[0]);


--W14L53 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~255 at LC_X22_Y19_N0
--operation mode is arithmetic

W14L53 = P1_q_a[1] $ S10L1;

--W14L54 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~257 at LC_X22_Y19_N0
--operation mode is arithmetic

W14L54_cout_0 = P1_q_a[1] & S10L1;
W14L54 = CARRY(W14L54_cout_0);

--W14L55 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~257COUT1_261 at LC_X22_Y19_N0
--operation mode is arithmetic

W14L55_cout_1 = P1_q_a[1] & S10L1;
W14L55 = CARRY(W14L55_cout_1);


--S8L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|right_bit[0]~319 at LC_X22_Y15_N1
--operation mode is normal

S8L29 = P1_q_a[5] & !P1_q_a[3] & !P1_q_a[4] & !K1_q_a[0] # !P1_q_a[5] & P1_q_a[3] & P1_q_a[4] & K1_q_a[0];


--S8L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|left_bit[0]~702 at LC_X22_Y15_N5
--operation mode is normal

S8L1 = P1_q_a[5] & !K1_q_a[1] & (P1_q_a[3] $ P1_q_a[4]) # !P1_q_a[5] & K1_q_a[1] & (P1_q_a[3] $ P1_q_a[4]);


--W11L53 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~255 at LC_X22_Y17_N0
--operation mode is arithmetic

W11L53 = R1L2 $ S14L1;

--W11L54 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~257 at LC_X22_Y17_N0
--operation mode is arithmetic

W11L54_cout_0 = R1L2 & S14L1;
W11L54 = CARRY(W11L54_cout_0);

--W11L55 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~257COUT1_261 at LC_X22_Y17_N0
--operation mode is arithmetic

W11L55_cout_1 = R1L2 & S14L1;
W11L55 = CARRY(W11L55_cout_1);


--W20L55 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~276 at LC_X21_Y18_N5
--operation mode is arithmetic

W20L55_carry_eqn = W20L59;
W20L55 = W14L44 $ (W20L55_carry_eqn);

--W20L56 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~278 at LC_X21_Y18_N5
--operation mode is arithmetic

W20L56_cout_0 = !W20L59 # !W14L44;
W20L56 = CARRY(W20L56_cout_0);

--W20L57 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~278COUT1_287 at LC_X21_Y18_N5
--operation mode is arithmetic

W20L57_cout_1 = !W20L59 # !W14L44;
W20L57 = CARRY(W20L57_cout_1);


--S6L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|right_bit[0]~319 at LC_X24_Y20_N9
--operation mode is normal

S6L29 = K1_q_a[0] & P1_q_a[7] & !P1_q_a[9] & P1_q_a[8] # !K1_q_a[0] & !P1_q_a[7] & P1_q_a[9] & !P1_q_a[8];


--S6L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|left_bit[0]~702 at LC_X24_Y19_N9
--operation mode is normal

S6L1 = P1_q_a[8] & !P1_q_a[7] & (P1_q_a[9] $ K1_q_a[1]) # !P1_q_a[8] & P1_q_a[7] & (P1_q_a[9] $ K1_q_a[1]);


--W8L53 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~255 at LC_X24_Y18_N0
--operation mode is arithmetic

W8L53 = S18L1 $ R1L4;

--W8L54 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~257 at LC_X24_Y18_N0
--operation mode is arithmetic

W8L54_cout_0 = S18L1 & R1L4;
W8L54 = CARRY(W8L54_cout_0);

--W8L55 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~257COUT1_261 at LC_X24_Y18_N0
--operation mode is arithmetic

W8L55_cout_1 = S18L1 & R1L4;
W8L55 = CARRY(W8L55_cout_1);


--S4L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|right_bit[0]~319 at LC_X25_Y14_N5
--operation mode is normal

S4L29 = P1_q_a[12] & P1_q_a[11] & !P1_q_a[13] & K1_q_a[0] # !P1_q_a[12] & !P1_q_a[11] & P1_q_a[13] & !K1_q_a[0];


--S4L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|left_bit[0]~702 at LC_X24_Y19_N1
--operation mode is normal

S4L1 = P1_q_a[11] & !P1_q_a[12] & (P1_q_a[13] $ K1_q_a[1]) # !P1_q_a[11] & P1_q_a[12] & (P1_q_a[13] $ K1_q_a[1]);


--W5L53 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~255 at LC_X24_Y15_N0
--operation mode is arithmetic

W5L53 = R1L6 $ S22L1;

--W5L54 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~257 at LC_X24_Y15_N0
--operation mode is arithmetic

W5L54_cout_0 = R1L6 & S22L1;
W5L54 = CARRY(W5L54_cout_0);

--W5L55 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~257COUT1_261 at LC_X24_Y15_N0
--operation mode is arithmetic

W5L55_cout_1 = R1L6 & S22L1;
W5L55 = CARRY(W5L55_cout_1);


--W17L55 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~276 at LC_X23_Y16_N5
--operation mode is arithmetic

W17L55_carry_eqn = W17L59;
W17L55 = W8L44 $ W17L55_carry_eqn;

--W17L56 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~278 at LC_X23_Y16_N5
--operation mode is arithmetic

W17L56_cout_0 = !W17L59 # !W8L44;
W17L56 = CARRY(W17L56_cout_0);

--W17L57 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~278COUT1_287 at LC_X23_Y16_N5
--operation mode is arithmetic

W17L57_cout_1 = !W17L59 # !W8L44;
W17L57 = CARRY(W17L57_cout_1);


--W23L58 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~313 at LC_X22_Y14_N6
--operation mode is arithmetic

W23L58_carry_eqn = (!W23L65 & W23L62) # (W23L65 & W23L63);
W23L58 = W17L58 $ W20L35 $ !W23L58_carry_eqn;

--W23L59 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~315 at LC_X22_Y14_N6
--operation mode is arithmetic

W23L59_cout_0 = W17L58 & (W20L35 # !W23L62) # !W17L58 & W20L35 & !W23L62;
W23L59 = CARRY(W23L59_cout_0);

--W23L60 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~315COUT1_342 at LC_X22_Y14_N6
--operation mode is arithmetic

W23L60_cout_1 = W17L58 & (W20L35 # !W23L63) # !W17L58 & W20L35 & !W23L63;
W23L60 = CARRY(W23L60_cout_1);


--B1_ACCU[9] is FIR_core:inst|ACCU[9] at LC_X21_Y14_N3
--operation mode is arithmetic

B1_ACCU[9]_carry_eqn = (!B1L17 & B1L25) # (B1L17 & B1L26);
B1_ACCU[9]_lut_out = W23L61 $ B1_ACCU[9] $ B1_ACCU[9]_carry_eqn;
B1_ACCU[9] = DFFEAS(B1_ACCU[9]_lut_out, GLOBAL(12_288MHz), VCC, , B1L47, , , B1L158, );

--B1L28 is FIR_core:inst|ACCU[9]~620 at LC_X21_Y14_N3
--operation mode is arithmetic

B1L28_cout_0 = W23L61 & !B1_ACCU[9] & !B1L25 # !W23L61 & (!B1L25 # !B1_ACCU[9]);
B1L28 = CARRY(B1L28_cout_0);

--B1L29 is FIR_core:inst|ACCU[9]~620COUT1_667 at LC_X21_Y14_N3
--operation mode is arithmetic

B1L29_cout_1 = W23L61 & !B1_ACCU[9] & !B1L26 # !W23L61 & (!B1L26 # !B1_ACCU[9]);
B1L29 = CARRY(B1L29_cout_1);


--C1_RIGHT_OUT[8] is PCM3006:inst6|RIGHT_OUT[8] at LC_X30_Y12_N0
--operation mode is normal

C1_RIGHT_OUT[8]_lut_out = C1_SHIFTIN[8];
C1_RIGHT_OUT[8] = DFFEAS(C1_RIGHT_OUT[8]_lut_out, GLOBAL(12_288MHz), VCC, , C1L104, , , , );


--C1_L_IN[7] is PCM3006:inst6|L_IN[7] at LC_X31_Y12_N5
--operation mode is normal

C1_L_IN[7]_lut_out = C1_RIGHT_OUT[7];
C1_L_IN[7] = DFFEAS(C1_L_IN[7]_lut_out, GLOBAL(12_288MHz), VCC, , B1_READY, , , , );


--C1_SHIFTOUT[6] is PCM3006:inst6|SHIFTOUT[6] at LC_X29_Y12_N1
--operation mode is normal

C1_SHIFTOUT[6]_lut_out = A1L20 & (A1L21 & C1_L_IN[6] # !A1L21 & (C1_SHIFTOUT[5])) # !A1L20 & (C1_SHIFTOUT[5]);
C1_SHIFTOUT[6] = DFFEAS(C1_SHIFTOUT[6]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--S10L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00031|out_bit[0]~21 at LC_X22_Y15_N3
--operation mode is normal

S10L1 = P1_q_a[1] $ (P1_q_a[0] & K1_q_a[0]);


--S14L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00039|out_bit[0]~0 at LC_X22_Y15_N0
--operation mode is normal

S14L1 = P1_q_a[3] & !P1_q_a[4] & (P1_q_a[5] $ K1_q_a[0]) # !P1_q_a[3] & (P1_q_a[5] $ (P1_q_a[4] & K1_q_a[0]));


--R1L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|pp_carry_node[2]~107 at LC_X17_Y16_N9
--operation mode is normal

R1L2 = P1_q_a[5] & (!P1_q_a[4] # !P1_q_a[3]);


--W20L58 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~281 at LC_X21_Y18_N4
--operation mode is arithmetic

W20L58 = W14L47 $ R1L1;

--W20L59 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~283 at LC_X21_Y18_N4
--operation mode is arithmetic

W20L59 = CARRY(W14L47 & R1L1);


--S18L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00047|out_bit[0]~0 at LC_X22_Y15_N2
--operation mode is normal

S18L1 = P1_q_a[7] & !P1_q_a[8] & (P1_q_a[9] $ K1_q_a[0]) # !P1_q_a[7] & (P1_q_a[9] $ (P1_q_a[8] & K1_q_a[0]));


--R1L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|pp_carry_node[4]~108 at LC_X21_Y20_N2
--operation mode is normal

R1L4 = P1_q_a[9] & (!P1_q_a[7] # !P1_q_a[8]);


--S22L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00055|out_bit[0]~0 at LC_X25_Y14_N4
--operation mode is normal

S22L1 = P1_q_a[12] & !P1_q_a[11] & (P1_q_a[13] $ K1_q_a[0]) # !P1_q_a[12] & (P1_q_a[13] $ (P1_q_a[11] & K1_q_a[0]));


--R1L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|pp_carry_node[6]~109 at LC_X25_Y14_N2
--operation mode is normal

R1L6 = P1_q_a[13] & (!P1_q_a[11] # !P1_q_a[12]);


--W17L58 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~281 at LC_X23_Y16_N4
--operation mode is arithmetic

W17L58 = R1L5 $ W8L47;

--W17L59 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~283 at LC_X23_Y16_N4
--operation mode is arithmetic

W17L59 = CARRY(R1L5 & W8L47);


--W23L61 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~318 at LC_X22_Y14_N5
--operation mode is arithmetic

W23L61_carry_eqn = W23L65;
W23L61 = W20L38 $ W8L50 $ W23L61_carry_eqn;

--W23L62 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~320 at LC_X22_Y14_N5
--operation mode is arithmetic

W23L62_cout_0 = W20L38 & !W8L50 & !W23L65 # !W20L38 & (!W23L65 # !W8L50);
W23L62 = CARRY(W23L62_cout_0);

--W23L63 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~320COUT1_341 at LC_X22_Y14_N5
--operation mode is arithmetic

W23L63_cout_1 = W20L38 & !W8L50 & !W23L65 # !W20L38 & (!W23L65 # !W8L50);
W23L63 = CARRY(W23L63_cout_1);


--B1_ACCU[8] is FIR_core:inst|ACCU[8] at LC_X21_Y14_N2
--operation mode is arithmetic

B1_ACCU[8]_carry_eqn = (!B1L17 & B1L22) # (B1L17 & B1L23);
B1_ACCU[8]_lut_out = B1_ACCU[8] $ W23L64 $ !B1_ACCU[8]_carry_eqn;
B1_ACCU[8] = DFFEAS(B1_ACCU[8]_lut_out, GLOBAL(12_288MHz), VCC, , B1L47, , , B1L158, );

--B1L25 is FIR_core:inst|ACCU[8]~624 at LC_X21_Y14_N2
--operation mode is arithmetic

B1L25_cout_0 = B1_ACCU[8] & (W23L64 # !B1L22) # !B1_ACCU[8] & W23L64 & !B1L22;
B1L25 = CARRY(B1L25_cout_0);

--B1L26 is FIR_core:inst|ACCU[8]~624COUT1_666 at LC_X21_Y14_N2
--operation mode is arithmetic

B1L26_cout_1 = B1_ACCU[8] & (W23L64 # !B1L23) # !B1_ACCU[8] & W23L64 & !B1L23;
B1L26 = CARRY(B1L26_cout_1);


--C1_RIGHT_OUT[7] is PCM3006:inst6|RIGHT_OUT[7] at LC_X31_Y12_N3
--operation mode is normal

C1_RIGHT_OUT[7]_lut_out = C1_SHIFTIN[7];
C1_RIGHT_OUT[7] = DFFEAS(C1_RIGHT_OUT[7]_lut_out, GLOBAL(12_288MHz), VCC, , C1L104, , , , );


--C1_L_IN[6] is PCM3006:inst6|L_IN[6] at LC_X31_Y12_N4
--operation mode is normal

C1_L_IN[6]_lut_out = C1_RIGHT_OUT[6];
C1_L_IN[6] = DFFEAS(C1_L_IN[6]_lut_out, GLOBAL(12_288MHz), VCC, , B1_READY, , , , );


--C1_SHIFTOUT[5] is PCM3006:inst6|SHIFTOUT[5] at LC_X29_Y12_N0
--operation mode is normal

C1_SHIFTOUT[5]_lut_out = A1L21 & (A1L20 & C1_L_IN[5] # !A1L20 & (C1_SHIFTOUT[4])) # !A1L21 & (C1_SHIFTOUT[4]);
C1_SHIFTOUT[5] = DFFEAS(C1_SHIFTOUT[5]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--R1L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|pp_carry_node[1]~110 at LC_X21_Y18_N0
--operation mode is normal

R1L1 = P1_q_a[3] & (!P1_q_a[2] # !P1_q_a[1]);


--R1L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|pp_carry_node[5]~111 at LC_X23_Y16_N2
--operation mode is normal

R1L5 = P1_q_a[11] & (!P1_q_a[9] # !P1_q_a[10]);


--W23L64 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~323 at LC_X22_Y14_N4
--operation mode is arithmetic

W23L64 = W20L41 $ W8L53 $ !W23L67;

--W23L65 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~325 at LC_X22_Y14_N4
--operation mode is arithmetic

W23L65 = CARRY(W20L41 & (W8L53 # !W23L68) # !W20L41 & W8L53 & !W23L68);


--B1_ACCU[7] is FIR_core:inst|ACCU[7] at LC_X21_Y14_N1
--operation mode is arithmetic

B1_ACCU[7]_carry_eqn = (!B1L17 & B1L19) # (B1L17 & B1L20);
B1_ACCU[7]_lut_out = B1_ACCU[7] $ W23L66 $ B1_ACCU[7]_carry_eqn;
B1_ACCU[7] = DFFEAS(B1_ACCU[7]_lut_out, GLOBAL(12_288MHz), VCC, , B1L47, , , B1L158, );

--B1L22 is FIR_core:inst|ACCU[7]~628 at LC_X21_Y14_N1
--operation mode is arithmetic

B1L22_cout_0 = B1_ACCU[7] & !W23L66 & !B1L19 # !B1_ACCU[7] & (!B1L19 # !W23L66);
B1L22 = CARRY(B1L22_cout_0);

--B1L23 is FIR_core:inst|ACCU[7]~628COUT1_665 at LC_X21_Y14_N1
--operation mode is arithmetic

B1L23_cout_1 = B1_ACCU[7] & !W23L66 & !B1L20 # !B1_ACCU[7] & (!B1L20 # !W23L66);
B1L23 = CARRY(B1L23_cout_1);


--C1_RIGHT_OUT[6] is PCM3006:inst6|RIGHT_OUT[6] at LC_X31_Y12_N0
--operation mode is normal

C1_RIGHT_OUT[6]_lut_out = C1_SHIFTIN[6];
C1_RIGHT_OUT[6] = DFFEAS(C1_RIGHT_OUT[6]_lut_out, GLOBAL(12_288MHz), VCC, , C1L104, , , , );


--C1_L_IN[5] is PCM3006:inst6|L_IN[5] at LC_X31_Y12_N2
--operation mode is normal

C1_L_IN[5]_lut_out = C1_RIGHT_OUT[5];
C1_L_IN[5] = DFFEAS(C1_L_IN[5]_lut_out, GLOBAL(12_288MHz), VCC, , B1_READY, , , , );


--C1_SHIFTOUT[4] is PCM3006:inst6|SHIFTOUT[4] at LC_X29_Y12_N4
--operation mode is normal

C1_SHIFTOUT[4]_lut_out = A1L21 & (A1L20 & C1_L_IN[4] # !A1L20 & (C1_SHIFTOUT[3])) # !A1L21 & (C1_SHIFTOUT[3]);
C1_SHIFTOUT[4] = DFFEAS(C1_SHIFTOUT[4]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--W23L66 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~328 at LC_X22_Y14_N3
--operation mode is arithmetic

W23L66 = W20L44 $ (W23L70);

--W23L67 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~330 at LC_X22_Y14_N3
--operation mode is arithmetic

W23L67_cout_0 = !W23L70 # !W20L44;
W23L67 = CARRY(W23L67_cout_0);

--W23L68 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~330COUT1_340 at LC_X22_Y14_N3
--operation mode is arithmetic

W23L68_cout_1 = !W23L71 # !W20L44;
W23L68 = CARRY(W23L68_cout_1);


--B1_ACCU[6] is FIR_core:inst|ACCU[6] at LC_X21_Y14_N0
--operation mode is arithmetic

B1_ACCU[6]_carry_eqn = B1L17;
B1_ACCU[6]_lut_out = W23L69 $ B1_ACCU[6] $ !B1_ACCU[6]_carry_eqn;
B1_ACCU[6] = DFFEAS(B1_ACCU[6]_lut_out, GLOBAL(12_288MHz), VCC, , B1L47, , , B1L158, );

--B1L19 is FIR_core:inst|ACCU[6]~632 at LC_X21_Y14_N0
--operation mode is arithmetic

B1L19_cout_0 = W23L69 & (B1_ACCU[6] # !B1L17) # !W23L69 & B1_ACCU[6] & !B1L17;
B1L19 = CARRY(B1L19_cout_0);

--B1L20 is FIR_core:inst|ACCU[6]~632COUT1_664 at LC_X21_Y14_N0
--operation mode is arithmetic

B1L20_cout_1 = W23L69 & (B1_ACCU[6] # !B1L17) # !W23L69 & B1_ACCU[6] & !B1L17;
B1L20 = CARRY(B1L20_cout_1);


--C1_RIGHT_OUT[5] is PCM3006:inst6|RIGHT_OUT[5] at LC_X31_Y12_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_RIGHT_OUT[5]_lut_out = GND;
C1_RIGHT_OUT[5] = DFFEAS(C1_RIGHT_OUT[5]_lut_out, GLOBAL(12_288MHz), VCC, , C1L104, C1_SHIFTIN[5], , , VCC);


--C1_L_IN[4] is PCM3006:inst6|L_IN[4] at LC_X31_Y12_N7
--operation mode is normal

C1_L_IN[4]_lut_out = C1_RIGHT_OUT[4];
C1_L_IN[4] = DFFEAS(C1_L_IN[4]_lut_out, GLOBAL(12_288MHz), VCC, , B1_READY, , , , );


--C1_SHIFTOUT[3] is PCM3006:inst6|SHIFTOUT[3] at LC_X29_Y12_N8
--operation mode is normal

C1_SHIFTOUT[3]_lut_out = A1L20 & (A1L21 & (C1_L_IN[3]) # !A1L21 & C1_SHIFTOUT[2]) # !A1L20 & C1_SHIFTOUT[2];
C1_SHIFTOUT[3] = DFFEAS(C1_SHIFTOUT[3]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--W23L69 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~333 at LC_X22_Y14_N2
--operation mode is arithmetic

W23L69 = R1L3 $ W20L46;

--W23L70 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~335 at LC_X22_Y14_N2
--operation mode is arithmetic

W23L70_cout_0 = R1L3 & W20L46;
W23L70 = CARRY(W23L70_cout_0);

--W23L71 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~335COUT1_339 at LC_X22_Y14_N2
--operation mode is arithmetic

W23L71_cout_1 = R1L3 & W20L46;
W23L71 = CARRY(W23L71_cout_1);


--B1_ACCU[5] is FIR_core:inst|ACCU[5] at LC_X21_Y15_N9
--operation mode is arithmetic

B1_ACCU[5]_carry_eqn = (!B1L3 & B1L14) # (B1L3 & B1L15);
B1_ACCU[5]_lut_out = B1_ACCU[5] $ W20L49 $ B1_ACCU[5]_carry_eqn;
B1_ACCU[5] = DFFEAS(B1_ACCU[5]_lut_out, GLOBAL(12_288MHz), VCC, , B1L47, , , B1L158, );

--B1L17 is FIR_core:inst|ACCU[5]~636 at LC_X21_Y15_N9
--operation mode is arithmetic

B1L17 = CARRY(B1_ACCU[5] & !W20L49 & !B1L15 # !B1_ACCU[5] & (!B1L15 # !W20L49));


--C1_RIGHT_OUT[4] is PCM3006:inst6|RIGHT_OUT[4] at LC_X31_Y12_N1
--operation mode is normal

C1_RIGHT_OUT[4]_lut_out = C1_SHIFTIN[4];
C1_RIGHT_OUT[4] = DFFEAS(C1_RIGHT_OUT[4]_lut_out, GLOBAL(12_288MHz), VCC, , C1L104, , , , );


--C1_L_IN[3] is PCM3006:inst6|L_IN[3] at LC_X30_Y12_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_L_IN[3]_lut_out = GND;
C1_L_IN[3] = DFFEAS(C1_L_IN[3]_lut_out, GLOBAL(12_288MHz), VCC, , B1_READY, C1_RIGHT_OUT[3], , , VCC);


--C1_SHIFTOUT[2] is PCM3006:inst6|SHIFTOUT[2] at LC_X29_Y12_N3
--operation mode is normal

C1_SHIFTOUT[2]_lut_out = A1L20 & (A1L21 & C1_L_IN[2] # !A1L21 & (C1_SHIFTOUT[1])) # !A1L20 & (C1_SHIFTOUT[1]);
C1_SHIFTOUT[2] = DFFEAS(C1_SHIFTOUT[2]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--R1L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|pp_carry_node[3]~112 at LC_X22_Y14_N0
--operation mode is normal

R1L3 = P1_q_a[7] & (!P1_q_a[6] # !P1_q_a[5]);


--B1_ACCU[4] is FIR_core:inst|ACCU[4] at LC_X21_Y15_N8
--operation mode is arithmetic

B1_ACCU[4]_carry_eqn = (!B1L3 & B1L11) # (B1L3 & B1L12);
B1_ACCU[4]_lut_out = B1_ACCU[4] $ W20L52 $ !B1_ACCU[4]_carry_eqn;
B1_ACCU[4] = DFFEAS(B1_ACCU[4]_lut_out, GLOBAL(12_288MHz), VCC, , B1L47, , , B1L158, );

--B1L14 is FIR_core:inst|ACCU[4]~640 at LC_X21_Y15_N8
--operation mode is arithmetic

B1L14_cout_0 = B1_ACCU[4] & (W20L52 # !B1L11) # !B1_ACCU[4] & W20L52 & !B1L11;
B1L14 = CARRY(B1L14_cout_0);

--B1L15 is FIR_core:inst|ACCU[4]~640COUT1_663 at LC_X21_Y15_N8
--operation mode is arithmetic

B1L15_cout_1 = B1_ACCU[4] & (W20L52 # !B1L12) # !B1_ACCU[4] & W20L52 & !B1L12;
B1L15 = CARRY(B1L15_cout_1);


--C1_RIGHT_OUT[3] is PCM3006:inst6|RIGHT_OUT[3] at LC_X30_Y12_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_RIGHT_OUT[3]_lut_out = GND;
C1_RIGHT_OUT[3] = DFFEAS(C1_RIGHT_OUT[3]_lut_out, GLOBAL(12_288MHz), VCC, , C1L104, C1_SHIFTIN[3], , , VCC);


--C1_L_IN[2] is PCM3006:inst6|L_IN[2] at LC_X31_Y12_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_L_IN[2]_lut_out = GND;
C1_L_IN[2] = DFFEAS(C1_L_IN[2]_lut_out, GLOBAL(12_288MHz), VCC, , B1_READY, C1_RIGHT_OUT[2], , , VCC);


--C1_SHIFTOUT[1] is PCM3006:inst6|SHIFTOUT[1] at LC_X28_Y12_N8
--operation mode is normal

C1_SHIFTOUT[1]_lut_out = A1L20 & (A1L21 & C1_L_IN[1] # !A1L21 & (C1_SHIFTOUT[0])) # !A1L20 & (C1_SHIFTOUT[0]);
C1_SHIFTOUT[1] = DFFEAS(C1_SHIFTOUT[1]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--B1_ACCU[3] is FIR_core:inst|ACCU[3] at LC_X21_Y15_N7
--operation mode is arithmetic

B1_ACCU[3]_carry_eqn = (!B1L3 & B1L8) # (B1L3 & B1L9);
B1_ACCU[3]_lut_out = B1_ACCU[3] $ W20L55 $ B1_ACCU[3]_carry_eqn;
B1_ACCU[3] = DFFEAS(B1_ACCU[3]_lut_out, GLOBAL(12_288MHz), VCC, , B1L47, , , B1L158, );

--B1L11 is FIR_core:inst|ACCU[3]~644 at LC_X21_Y15_N7
--operation mode is arithmetic

B1L11_cout_0 = B1_ACCU[3] & !W20L55 & !B1L8 # !B1_ACCU[3] & (!B1L8 # !W20L55);
B1L11 = CARRY(B1L11_cout_0);

--B1L12 is FIR_core:inst|ACCU[3]~644COUT1_662 at LC_X21_Y15_N7
--operation mode is arithmetic

B1L12_cout_1 = B1_ACCU[3] & !W20L55 & !B1L9 # !B1_ACCU[3] & (!B1L9 # !W20L55);
B1L12 = CARRY(B1L12_cout_1);


--C1_RIGHT_OUT[2] is PCM3006:inst6|RIGHT_OUT[2] at LC_X31_Y12_N9
--operation mode is normal

C1_RIGHT_OUT[2]_lut_out = C1_SHIFTIN[2];
C1_RIGHT_OUT[2] = DFFEAS(C1_RIGHT_OUT[2]_lut_out, GLOBAL(12_288MHz), VCC, , C1L104, , , , );


--C1_L_IN[1] is PCM3006:inst6|L_IN[1] at LC_X31_Y14_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_L_IN[1]_lut_out = GND;
C1_L_IN[1] = DFFEAS(C1_L_IN[1]_lut_out, GLOBAL(12_288MHz), VCC, , B1_READY, C1_RIGHT_OUT[1], , , VCC);


--C1_SHIFTOUT[0] is PCM3006:inst6|SHIFTOUT[0] at LC_X28_Y12_N5
--operation mode is normal

C1_SHIFTOUT[0]_lut_out = C1_L_IN[0] & A1L21 & (A1L20);
C1_SHIFTOUT[0] = DFFEAS(C1_SHIFTOUT[0]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--B1_ACCU[2] is FIR_core:inst|ACCU[2] at LC_X21_Y15_N6
--operation mode is arithmetic

B1_ACCU[2]_carry_eqn = (!B1L3 & B1L5) # (B1L3 & B1L6);
B1_ACCU[2]_lut_out = B1_ACCU[2] $ W20L58 $ !B1_ACCU[2]_carry_eqn;
B1_ACCU[2] = DFFEAS(B1_ACCU[2]_lut_out, GLOBAL(12_288MHz), VCC, , B1L47, , , B1L158, );

--B1L8 is FIR_core:inst|ACCU[2]~648 at LC_X21_Y15_N6
--operation mode is arithmetic

B1L8_cout_0 = B1_ACCU[2] & (W20L58 # !B1L5) # !B1_ACCU[2] & W20L58 & !B1L5;
B1L8 = CARRY(B1L8_cout_0);

--B1L9 is FIR_core:inst|ACCU[2]~648COUT1_661 at LC_X21_Y15_N6
--operation mode is arithmetic

B1L9_cout_1 = B1_ACCU[2] & (W20L58 # !B1L6) # !B1_ACCU[2] & W20L58 & !B1L6;
B1L9 = CARRY(B1L9_cout_1);


--C1_RIGHT_OUT[1] is PCM3006:inst6|RIGHT_OUT[1] at LC_X31_Y14_N9
--operation mode is normal

C1_RIGHT_OUT[1]_lut_out = C1_SHIFTIN[1];
C1_RIGHT_OUT[1] = DFFEAS(C1_RIGHT_OUT[1]_lut_out, GLOBAL(12_288MHz), VCC, , C1L104, , , , );


--C1_L_IN[0] is PCM3006:inst6|L_IN[0] at LC_X25_Y12_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_L_IN[0]_lut_out = GND;
C1_L_IN[0] = DFFEAS(C1_L_IN[0]_lut_out, GLOBAL(12_288MHz), VCC, , B1_READY, C1_RIGHT_OUT[0], , , VCC);


--B1_ACCU[1] is FIR_core:inst|ACCU[1] at LC_X21_Y15_N5
--operation mode is arithmetic

B1_ACCU[1]_carry_eqn = B1L3;
B1_ACCU[1]_lut_out = W14L50 $ B1_ACCU[1] $ B1_ACCU[1]_carry_eqn;
B1_ACCU[1] = DFFEAS(B1_ACCU[1]_lut_out, GLOBAL(12_288MHz), VCC, , B1L47, , , B1L158, );

--B1L5 is FIR_core:inst|ACCU[1]~652 at LC_X21_Y15_N5
--operation mode is arithmetic

B1L5_cout_0 = W14L50 & !B1_ACCU[1] & !B1L3 # !W14L50 & (!B1L3 # !B1_ACCU[1]);
B1L5 = CARRY(B1L5_cout_0);

--B1L6 is FIR_core:inst|ACCU[1]~652COUT1_660 at LC_X21_Y15_N5
--operation mode is arithmetic

B1L6_cout_1 = W14L50 & !B1_ACCU[1] & !B1L3 # !W14L50 & (!B1L3 # !B1_ACCU[1]);
B1L6 = CARRY(B1L6_cout_1);


--C1_RIGHT_OUT[0] is PCM3006:inst6|RIGHT_OUT[0] at LC_X25_Y12_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_RIGHT_OUT[0]_lut_out = GND;
C1_RIGHT_OUT[0] = DFFEAS(C1_RIGHT_OUT[0]_lut_out, GLOBAL(12_288MHz), VCC, , C1L104, C1_SHIFTIN[0], , , VCC);


--B1_ACCU[0] is FIR_core:inst|ACCU[0] at LC_X21_Y15_N4
--operation mode is arithmetic

B1_ACCU[0]_lut_out = W14L53 $ B1_ACCU[0];
B1_ACCU[0] = DFFEAS(B1_ACCU[0]_lut_out, GLOBAL(12_288MHz), VCC, , B1L47, , , B1L158, );

--B1L3 is FIR_core:inst|ACCU[0]~656 at LC_X21_Y15_N4
--operation mode is arithmetic

B1L3 = CARRY(W14L53 & B1_ACCU[0]);


--M1L21 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~898 at LC_X29_Y17_N2
--operation mode is normal

M1L21 = AMPP_FUNCTION(L1L9, D1L29, AB1_state[8], D1_jtag_debug_mode_usr1);


--M2L21 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~1442 at LC_X27_Y17_N5
--operation mode is normal

M2L21 = AMPP_FUNCTION(L1L9, D1_jtag_debug_mode_usr1, AB1_state[8], D1L30);


--M3L23 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1]~839 at LC_X29_Y16_N7
--operation mode is normal

M3L23 = AMPP_FUNCTION(M3_clear_signal, AB1_state[3], D1_jtag_debug_mode_usr0, AB1_state[4]);


--M3L8 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~278 at LC_X29_Y18_N8
--operation mode is normal

M3L8 = AMPP_FUNCTION(D1_jtag_debug_mode_usr1, AB1_state[8], M3_word_counter[4], M3L6);


--T1L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|_~0 at LC_X22_Y20_N0
--operation mode is normal

T1L1 = S1L14 $ (P1_q_a[15] & (!P1_q_a[14] # !P1_q_a[13]));


--12_288MHz is 12_288MHz at PIN_B12
--operation mode is input

12_288MHz = INPUT();





--SWITCH1 is SWITCH1 at PIN_T15
--operation mode is input

SWITCH1 = INPUT();


--DOUT is DOUT at PIN_F13
--operation mode is input

DOUT = INPUT();


--DIN is DIN at PIN_E16
--operation mode is output

DIN = OUTPUT(C1_SHIFTOUT[31]);


--BCKIN is BCKIN at PIN_F16
--operation mode is output

BCKIN = OUTPUT(C1_COUNT[2]);


--LRCIN is LRCIN at PIN_F15
--operation mode is output

LRCIN = OUTPUT(C1_LRCOUT_INT);


--RESETn is RESETn at PIN_F14
--operation mode is output

RESETn = OUTPUT(VCC);





