#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Jun 17 12:50:23 2025
# Process ID         : 3492864
# Current directory  : /home/jeanleo2/yuv_final/vivado
# Command line       : vivado
# Log file           : /home/jeanleo2/yuv_final/vivado/vivado.log
# Journal file       : /home/jeanleo2/yuv_final/vivado/vivado.jou
# Running On         : administrateur-ThinkStation-P2-Tower
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) i9-14900K
# CPU Frequency      : 3389.362 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 32
# Host memory        : 33260 MB
# Swap memory        : 8589 MB
# Total Virtual      : 41850 MB
# Available Virtual  : 21495 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project project_1 /home/jeanleo2/yuv_final/vivado/project_1 -part xc7z020clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
create_bd_design "design_1"
Wrote  : </home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  /home/jeanleo2/yuv_final [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jeanleo2/yuv_final'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jeanleo2/yuv_final' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/jeanleo2/yuv_final/vivado/project_1'.)
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:toyuv:1.0 toyuv_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property location {1 144 -146} [get_bd_cells axi_dma_0]
set_property location {3 829 -171} [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x41E0_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/toyuv_0/s_axi_control} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins toyuv_0/s_axi_control]
Slave segment '/toyuv_0/s_axi_control/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 64K ]>.
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_1
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_2
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_1/S_AXI_LITE} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_dma_1/S_AXI_LITE]
Slave segment '/axi_dma_1/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x41E1_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_2/S_AXI_LITE} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_dma_2/S_AXI_LITE]
Slave segment '/axi_dma_2/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x41E2_0000 [ 64K ]>.
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins toyuv_0/ch_r]
connect_bd_intf_net [get_bd_intf_pins toyuv_0/ch_y] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins axi_dma_2/M_AXIS_MM2S] [get_bd_intf_pins toyuv_0/ch_g]
connect_bd_intf_net [get_bd_intf_pins toyuv_0/ch_u] [get_bd_intf_pins axi_dma_2/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins axi_dma_1/M_AXIS_MM2S] [get_bd_intf_pins toyuv_0/ch_b]
connect_bd_intf_net [get_bd_intf_pins axi_dma_1/S_AXIS_S2MM] [get_bd_intf_pins toyuv_0/ch_v]
startgroup
set_property -dict [list \
  CONFIG.c_include_sg {0} \
  CONFIG.c_sg_include_stscntrl_strm {0} \
  CONFIG.c_sg_length_width {26} \
] [get_bd_cells axi_dma_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.c_include_sg {0} \
  CONFIG.c_sg_include_stscntrl_strm {0} \
  CONFIG.c_sg_length_width {26} \
] [get_bd_cells axi_dma_2]
endgroup
startgroup
set_property -dict [list \
  CONFIG.c_include_sg {0} \
  CONFIG.c_sg_include_stscntrl_strm {0} \
  CONFIG.c_sg_length_width {26} \
] [get_bd_cells axi_dma_1]
endgroup
regenerate_bd_layout
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property CONFIG.PCW_USE_S_AXI_HP0 {1} [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0x0000_0000 [ 512M ]>.
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0x0000_0000 [ 512M ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_1/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_1/M_AXI_MM2S]
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_1/Data_MM2S' at <0x0000_0000 [ 512M ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_1/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_1/M_AXI_S2MM]
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_1/Data_S2MM' at <0x0000_0000 [ 512M ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_2/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_2/M_AXI_MM2S]
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_2/Data_MM2S' at <0x0000_0000 [ 512M ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_2/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_2/M_AXI_S2MM]
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_2/Data_S2MM' at <0x0000_0000 [ 512M ]>.
endgroup
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [BD 5-943] Reserving offset range <0x41E0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x41E1_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x41E2_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/toyuv_0/width
/toyuv_0/height

validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8194.543 ; gain = 102.152 ; free physical = 6044 ; free virtual = 21403
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} [get_bd_cells processing_system7_0]
endgroup
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
delete_bd_objs [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_intf_nets processing_system7_0_DDR] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property location {6.5 2337 302} [get_bd_cells processing_system7_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property CONFIG.PCW_USE_S_AXI_HP0 {1} [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
INFO: [BD 5-455] Automation on '/axi_dma_0/m_axi_s2mm_aclk' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/axi_dma_0/s_axi_lite_aclk' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/axi_dma_1/m_axi_mm2s_aclk' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/axi_dma_1/m_axi_s2mm_aclk' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/axi_dma_1/s_axi_lite_aclk' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/axi_dma_2/m_axi_mm2s_aclk' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/axi_dma_2/m_axi_s2mm_aclk' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/axi_dma_2/s_axi_lite_aclk' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/axi_mem_intercon/ACLK' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/axi_mem_intercon/S00_ACLK' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/axi_mem_intercon/S01_ACLK' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/axi_mem_intercon/S02_ACLK' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/axi_mem_intercon/S03_ACLK' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/axi_mem_intercon/S04_ACLK' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/axi_mem_intercon/S05_ACLK' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x41E0_0000 [ 64K ]>.
Slave segment '/axi_dma_1/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x41E1_0000 [ 64K ]>.
Slave segment '/axi_dma_2/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x41E2_0000 [ 64K ]>.
Slave segment '/toyuv_0/s_axi_control/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_ps7_0_50M/ext_reset_in]
INFO: [BD 5-455] Automation on '/rst_ps7_0_50M/slowest_sync_clk' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/toyuv_0/ap_clk' will not be run, since it is obsolete due to previously run automations
endgroup
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property CONFIG.PCW_USE_S_AXI_HP0 {1} [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0x0000_0000 [ 512M ]>.
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0x0000_0000 [ 512M ]>.
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_1/Data_MM2S' at <0x0000_0000 [ 512M ]>.
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_1/Data_S2MM' at <0x0000_0000 [ 512M ]>.
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_2/Data_MM2S' at <0x0000_0000 [ 512M ]>.
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_2/Data_S2MM' at <0x0000_0000 [ 512M ]>.
regenerate_bd_layout
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/jeanleo2/yuv_final/vitis/toyuv/toyuv/hls/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jeanleo2/yuv_final'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jeanleo2/yuv_final' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/jeanleo2/yuv_final/vivado/project_1'.)
report_ip_status -name ip_status
upgrade_ip [get_ips  design_1_toyuv_0_0] -log ip_upgrade.log
Upgrading '/home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_toyuv_0_0 (Toyuv 1.0) from revision 2114131789 to revision 2114131814
WARNING: [IP_Flow 19-4697] Upgrade has added interface 's_axi_control_r' (xilinx.com:interface:aximm:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_toyuv_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'height'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'width'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_r_ARADDR'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_r_ARREADY'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_r_ARVALID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_r_AWADDR'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_r_AWREADY'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_r_AWVALID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_r_BREADY'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_r_BRESP'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_r_BVALID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_r_RDATA'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_r_RREADY'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_r_RRESP'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_r_RVALID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_r_WDATA'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_r_WREADY'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_r_WSTRB'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_r_WVALID'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_toyuv_0_0'. These changes may impact your design.
WARNING: [IP_Flow 19-5892] Upgrade has added address block 's_axi_control_r/Reg'
WARNING: [IP_Flow 19-5891] Detected addressing differences while upgrading 'design_1_toyuv_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_toyuv_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/jeanleo2/yuv_final/vivado/project_1/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/jeanleo2/yuv_final/vivado/project_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_toyuv_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [BD 5-943] Reserving offset range <0x41E0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x41E1_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x41E2_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Wrote  : </home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(3) - Only lower order bits will be connected.
Verilog Output written to : /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(3) - Only lower order bits will be connected.
Verilog Output written to : /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block toyuv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to pin: '/m00_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to pin: '/m00_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to pin: '/m01_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to pin: '/m01_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(55) to pin: '/m02_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(9) to pin: '/m02_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(55) to pin: '/m03_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(9) to pin: '/m03_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to pin: '/s00_nodes/M_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to pin: '/s00_nodes/M_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to pin: '/m00_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to pin: '/m00_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to pin: '/m01_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to pin: '/m01_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(143) to pin: '/m02_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(143) to pin: '/m02_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(143) to pin: '/m03_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(143) to pin: '/m03_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to pin: '/m00_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to pin: '/m00_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to pin: '/m01_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to pin: '/m01_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(55) to pin: '/m02_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(9) to pin: '/m02_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(55) to pin: '/m03_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(9) to pin: '/m03_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to pin: '/s00_nodes/M_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to pin: '/s00_nodes/M_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to pin: '/m00_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to pin: '/m00_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to pin: '/m01_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to pin: '/m01_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(143) to pin: '/m02_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(143) to pin: '/m02_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(143) to pin: '/m03_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(143) to pin: '/m03_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
Exporting to file /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s04_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s05_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:22 ; elapsed = 00:01:12 . Memory (MB): peak = 8592.914 ; gain = 0.000 ; free physical = 5535 ; free virtual = 21024
catch { config_ip_cache -export [get_ips -all design_1_toyuv_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_toyuv_0_0
catch { config_ip_cache -export [get_ips -all design_1_axi_dma_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_dma_0_0
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_ps7_0_50M_0
catch { config_ip_cache -export [get_ips -all design_1_axi_dma_1_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_dma_1_0
catch { config_ip_cache -export [get_ips -all design_1_axi_dma_2_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_dma_2_0
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_xbar_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_xbar_0
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_0
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_1
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_2
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_3] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_3
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_4] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_4
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_5] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_5
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_pc_0
export_ip_user_files -of_objects [get_files /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_axi_dma_0_0_synth_1 design_1_axi_dma_1_0_synth_1 design_1_axi_dma_2_0_synth_1 design_1_axi_mem_intercon_imp_auto_pc_0_synth_1 design_1_axi_mem_intercon_imp_auto_us_0_synth_1 design_1_axi_mem_intercon_imp_auto_us_1_synth_1 design_1_axi_mem_intercon_imp_auto_us_2_synth_1 design_1_axi_mem_intercon_imp_auto_us_3_synth_1 design_1_axi_mem_intercon_imp_auto_us_4_synth_1 design_1_axi_mem_intercon_imp_auto_us_5_synth_1 design_1_axi_mem_intercon_imp_xbar_0_synth_1 design_1_axi_smc_0_synth_1 design_1_processing_system7_0_1_synth_1 design_1_rst_ps7_0_50M_0_synth_1 design_1_toyuv_0_0_synth_1 -jobs 32
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_dma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_dma_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_dma_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_5
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_ps7_0_50M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_toyuv_0_0
[Tue Jun 17 13:16:56 2025] Launched design_1_axi_dma_0_0_synth_1, design_1_axi_dma_1_0_synth_1, design_1_axi_dma_2_0_synth_1, design_1_axi_mem_intercon_imp_auto_pc_0_synth_1, design_1_axi_mem_intercon_imp_auto_us_0_synth_1, design_1_axi_mem_intercon_imp_auto_us_1_synth_1, design_1_axi_mem_intercon_imp_auto_us_2_synth_1, design_1_axi_mem_intercon_imp_auto_us_3_synth_1, design_1_axi_mem_intercon_imp_auto_us_4_synth_1, design_1_axi_mem_intercon_imp_auto_us_5_synth_1, design_1_axi_mem_intercon_imp_xbar_0_synth_1, design_1_axi_smc_0_synth_1, design_1_processing_system7_0_1_synth_1, design_1_rst_ps7_0_50M_0_synth_1, design_1_toyuv_0_0_synth_1...
Run output will be captured here:
design_1_axi_dma_0_0_synth_1: /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/design_1_axi_dma_0_0_synth_1/runme.log
design_1_axi_dma_1_0_synth_1: /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/design_1_axi_dma_1_0_synth_1/runme.log
design_1_axi_dma_2_0_synth_1: /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/design_1_axi_dma_2_0_synth_1/runme.log
design_1_axi_mem_intercon_imp_auto_pc_0_synth_1: /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/design_1_axi_mem_intercon_imp_auto_pc_0_synth_1/runme.log
design_1_axi_mem_intercon_imp_auto_us_0_synth_1: /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/design_1_axi_mem_intercon_imp_auto_us_0_synth_1/runme.log
design_1_axi_mem_intercon_imp_auto_us_1_synth_1: /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/design_1_axi_mem_intercon_imp_auto_us_1_synth_1/runme.log
design_1_axi_mem_intercon_imp_auto_us_2_synth_1: /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/design_1_axi_mem_intercon_imp_auto_us_2_synth_1/runme.log
design_1_axi_mem_intercon_imp_auto_us_3_synth_1: /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/design_1_axi_mem_intercon_imp_auto_us_3_synth_1/runme.log
design_1_axi_mem_intercon_imp_auto_us_4_synth_1: /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/design_1_axi_mem_intercon_imp_auto_us_4_synth_1/runme.log
design_1_axi_mem_intercon_imp_auto_us_5_synth_1: /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/design_1_axi_mem_intercon_imp_auto_us_5_synth_1/runme.log
design_1_axi_mem_intercon_imp_xbar_0_synth_1: /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/design_1_axi_mem_intercon_imp_xbar_0_synth_1/runme.log
design_1_axi_smc_0_synth_1: /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/design_1_axi_smc_0_synth_1/runme.log
design_1_processing_system7_0_1_synth_1: /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/design_1_processing_system7_0_1_synth_1/runme.log
design_1_rst_ps7_0_50M_0_synth_1: /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/design_1_rst_ps7_0_50M_0_synth_1/runme.log
design_1_toyuv_0_0_synth_1: /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/design_1_toyuv_0_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/riviera}] -of_objects [get_files /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files -ipstatic_source_dir /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/jeanleo2/yuv_final/vitis/toyuv/toyuv/hls/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jeanleo2/yuv_final'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jeanleo2/yuv_final' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/jeanleo2/yuv_final/vivado/project_1'.)
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:toyuv:1.0 [get_ips  design_1_toyuv_0_0] -log ip_upgrade.log
Upgrading '/home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_toyuv_0_0 (Toyuv 1.0) from revision 2114131814 to revision 2114131817
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 's_axi_control_r'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_toyuv_0_0'.
WARNING: [IP_Flow 19-4706] Upgraded port 's_axi_control_ARADDR' width 6 differs from original width 5
WARNING: [IP_Flow 19-4706] Upgraded port 's_axi_control_AWADDR' width 6 differs from original width 5
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_control_r_ARADDR'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_control_r_ARREADY'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_control_r_ARVALID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_control_r_AWADDR'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_control_r_AWREADY'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_control_r_AWVALID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_control_r_BREADY'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_control_r_BRESP'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_control_r_BVALID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_control_r_RDATA'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_control_r_RREADY'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_control_r_RRESP'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_control_r_RVALID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_control_r_WDATA'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_control_r_WREADY'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_control_r_WSTRB'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_control_r_WVALID'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_toyuv_0_0'. These changes may impact your design.
WARNING: [IP_Flow 19-5893] Upgrade has removed address block 's_axi_control_r/Reg'
WARNING: [IP_Flow 19-5891] Detected addressing differences while upgrading 'design_1_toyuv_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_toyuv_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/jeanleo2/yuv_final/vivado/project_1/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/jeanleo2/yuv_final/vivado/project_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_toyuv_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [BD 5-943] Reserving offset range <0x41E0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x41E1_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x41E2_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Wrote  : </home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(3) - Only lower order bits will be connected.
Verilog Output written to : /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(3) - Only lower order bits will be connected.
Verilog Output written to : /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block toyuv_0 .
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to pin: '/m00_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to pin: '/m00_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to pin: '/m01_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to pin: '/m01_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(55) to pin: '/m02_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(9) to pin: '/m02_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(55) to pin: '/m03_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(9) to pin: '/m03_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to pin: '/s00_nodes/M_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to pin: '/s00_nodes/M_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to pin: '/m00_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to pin: '/m00_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to pin: '/m01_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to pin: '/m01_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(143) to pin: '/m02_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(143) to pin: '/m02_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(143) to pin: '/m03_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(143) to pin: '/m03_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to pin: '/m00_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to pin: '/m00_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to pin: '/m01_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to pin: '/m01_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(55) to pin: '/m02_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(9) to pin: '/m02_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(55) to pin: '/m03_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(9) to pin: '/m03_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to pin: '/s00_nodes/M_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to pin: '/s00_nodes/M_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to pin: '/m00_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to pin: '/m00_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to pin: '/m01_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to pin: '/m01_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(143) to pin: '/m02_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(143) to pin: '/m02_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(143) to pin: '/m03_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(143) to pin: '/m03_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
Exporting to file /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s04_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s05_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 9380.383 ; gain = 0.000 ; free physical = 13900 ; free virtual = 21100
catch { config_ip_cache -export [get_ips -all design_1_toyuv_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_toyuv_0_0
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8aa3815d23804119 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_0, cache-ID = 8aa3815d23804119; cache size = 22.723 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 64caacd58df6c022 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_1, cache-ID = 64caacd58df6c022; cache size = 22.723 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8aa3815d23804119 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_2, cache-ID = 8aa3815d23804119; cache size = 22.723 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_3] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 64caacd58df6c022 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_3, cache-ID = 64caacd58df6c022; cache size = 22.723 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_4] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_4
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8aa3815d23804119 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_4, cache-ID = 8aa3815d23804119; cache size = 22.723 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_5] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_5
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 64caacd58df6c022 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_5, cache-ID = 64caacd58df6c022; cache size = 22.723 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 816e907cdca3bde8 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/1/816e907cdca3bde8/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/1/816e907cdca3bde8/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/1/816e907cdca3bde8/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/1/816e907cdca3bde8/design_1_axi_mem_intercon_imp_auto_pc_0.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/1/816e907cdca3bde8/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_pc_0, cache-ID = 816e907cdca3bde8; cache size = 22.723 MB.
export_ip_user_files -of_objects [get_files /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_axi_smc_0_synth_1 design_1_toyuv_0_0_synth_1 -jobs 32
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_toyuv_0_0
[Tue Jun 17 13:18:37 2025] Launched design_1_axi_smc_0_synth_1, design_1_toyuv_0_0_synth_1...
Run output will be captured here:
design_1_axi_smc_0_synth_1: /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/design_1_axi_smc_0_synth_1/runme.log
design_1_toyuv_0_0_synth_1: /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/design_1_toyuv_0_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/riviera}] -of_objects [get_files /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files -ipstatic_source_dir /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
regenerate_bd_layout
validate_bd_design -force
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [BD 5-943] Reserving offset range <0x41E0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x41E1_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x41E2_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
validate_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9474.004 ; gain = 0.000 ; free physical = 10617 ; free virtual = 17835
save_bd_design
Wrote  : </home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 32
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(3) - Only lower order bits will be connected.
Verilog Output written to : /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(3) - Only lower order bits will be connected.
Verilog Output written to : /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to pin: '/m00_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to pin: '/m00_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to pin: '/m01_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to pin: '/m01_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(55) to pin: '/m02_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(9) to pin: '/m02_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(55) to pin: '/m03_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(9) to pin: '/m03_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to pin: '/s00_nodes/M_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to pin: '/s00_nodes/M_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to pin: '/m00_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to pin: '/m00_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to pin: '/m01_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to pin: '/m01_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(143) to pin: '/m02_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(143) to pin: '/m02_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(143) to pin: '/m03_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(143) to pin: '/m03_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to pin: '/m00_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to pin: '/m00_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to pin: '/m01_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to pin: '/m01_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(55) to pin: '/m02_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(9) to pin: '/m02_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(55) to pin: '/m03_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(9) to pin: '/m03_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to pin: '/s00_nodes/M_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to pin: '/s00_nodes/M_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to pin: '/m00_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to pin: '/m00_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to pin: '/m01_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to pin: '/m01_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(143) to pin: '/m02_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(143) to pin: '/m02_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(143) to pin: '/m03_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(143) to pin: '/m03_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
Exporting to file /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s04_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s05_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_us_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_us_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_us_4
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_us_5
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_smc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 816e907cdca3bde8 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/1/816e907cdca3bde8/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/1/816e907cdca3bde8/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/1/816e907cdca3bde8/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/1/816e907cdca3bde8/design_1_axi_mem_intercon_imp_auto_pc_0.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/1/816e907cdca3bde8/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_pc_0, cache-ID = 816e907cdca3bde8; cache size = 36.176 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8aa3815d23804119 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_0, cache-ID = 8aa3815d23804119; cache size = 36.176 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 64caacd58df6c022 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_1, cache-ID = 64caacd58df6c022; cache size = 36.176 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8aa3815d23804119 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_2, cache-ID = 8aa3815d23804119; cache size = 36.176 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 64caacd58df6c022 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_3, cache-ID = 64caacd58df6c022; cache size = 36.176 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_4
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8aa3815d23804119 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_4, cache-ID = 8aa3815d23804119; cache size = 36.176 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_5
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 64caacd58df6c022 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_5, cache-ID = 64caacd58df6c022; cache size = 36.176 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 2bb00855c3556f8e to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/2/b/2bb00855c3556f8e/design_1_axi_smc_0_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/2/b/2bb00855c3556f8e/design_1_axi_smc_0_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/2/b/2bb00855c3556f8e/design_1_axi_smc_0_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/2/b/2bb00855c3556f8e/design_1_axi_smc_0_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/2/b/2bb00855c3556f8e/design_1_axi_smc_0.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 2bb00855c3556f8e; cache size = 36.176 MB.
ERROR: [Common 17-70] Application Exception: Top module not set for fileset 'sources_1'. Please ensure that a valid value is provided for 'top'. The value for 'top' can be set/changed using the 'Top Module Name' field under 'Project Settings', or using the 'set_property top' Tcl command (e.g. set_property top <name> [current_fileset]).
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 32
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
ERROR: [Common 17-70] Application Exception: Top module not set for fileset 'sources_1'. Please ensure that a valid value is provided for 'top'. The value for 'top' can be set/changed using the 'Top Module Name' field under 'Project Settings', or using the 'set_property top' Tcl command (e.g. set_property top <name> [current_fileset]).
make_wrapper -files [get_files /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 32
[Tue Jun 17 13:54:34 2025] Launched synth_1...
Run output will be captured here: /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/synth_1/runme.log
[Tue Jun 17 13:54:34 2025] Launched impl_1...
Run output will be captured here: /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.2 . Memory (MB): peak = 9616.836 ; gain = 0.000 ; free physical = 11654 ; free virtual = 19729
INFO: [Netlist 29-17] Analyzing 581 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9638.969 ; gain = 5.000 ; free physical = 11519 ; free virtual = 19593
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10205.809 ; gain = 0.000 ; free physical = 10995 ; free virtual = 19069
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10205.809 ; gain = 0.000 ; free physical = 10995 ; free virtual = 19069
Read PlaceDB: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.39 . Memory (MB): peak = 10224.770 ; gain = 18.961 ; free physical = 10981 ; free virtual = 19056
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10224.770 ; gain = 0.000 ; free physical = 10981 ; free virtual = 19056
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 10235.074 ; gain = 10.305 ; free physical = 10973 ; free virtual = 19048
Read Physdb Files: Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.48 . Memory (MB): peak = 10235.074 ; gain = 29.266 ; free physical = 10973 ; free virtual = 19048
Restored from archive | CPU: 0.610000 secs | Memory: 22.119995 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.48 . Memory (MB): peak = 10235.074 ; gain = 29.266 ; free physical = 10973 ; free virtual = 19048
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10235.074 ; gain = 0.000 ; free physical = 10973 ; free virtual = 19048
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  SRLC32E => SRL16E: 9 instances

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 10873.113 ; gain = 1256.277 ; free physical = 10449 ; free virtual = 18533
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 17 13:58:06 2025...
