INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/DigitalDesign/CPE233/CPE233/CPE233.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/DigitalDesign/CPE233/CPE233/CPE233.srcs/sources_1/new/C.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/DigitalDesign/CPE233/CPE233/CPE233.srcs/sources_1/new/Control_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/DigitalDesign/CPE233/CPE233/CPE233.srcs/sources_1/new/Mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/DigitalDesign/CPE233/CPE233/CPE233.srcs/sources_1/new/Mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/DigitalDesign/CPE233/CPE233/CPE233.srcs/sources_1/new/ProgRom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgRom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/DigitalDesign/CPE233/CPE233/CPE233.srcs/sources_1/new/ProgramCounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/DigitalDesign/CPE233/CPE233/CPE233.srcs/sources_1/new/RAT_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAT_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/DigitalDesign/CPE233/CPE233/CPE233.srcs/sources_1/new/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/DigitalDesign/CPE233/CPE233/CPE233.srcs/sources_1/new/Z.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Z
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/DigitalDesign/CPE233/CPE233/CPE233.srcs/sim_1/new/MCU SIM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_SIM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/DigitalDesign/CPE233/CPE233/CPE233.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
