ordering execution arithmetic subexpression expressions arithmetic broken expression component depending subexpressions hardware environment expression evaluated subexpressions executed parallel combination serials execution expression modes paper shows time minimized consideration ordering subexpressions order decreasing subexpressions executed processor memory requirements time configurations ranging observation valid memory main unbuffered uniprocessor memory buffer cache multiprocessor number subexpressions executed processors parallel exceeds number execution subexpressions procedure postponed combines ordering requirement considerations earlier execution sequence provide optimal cache processing parallel arithmetic expressions ordering trees computational subexpression compilers 