WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500217 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5002167 heartbeat IPC: 3.997 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6252339 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 46 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6252339 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 46 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 10687909 heartbeat IPC: 1.759 cumulative IPC: 1.127 (Simulation time: 00 hr 01 min 05 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 19332788 heartbeat IPC: 1.157 cumulative IPC: 1.147 (Simulation time: 00 hr 01 min 43 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 27989649 heartbeat IPC: 1.155 cumulative IPC: 1.15 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 37248126 heartbeat IPC: 1.08 cumulative IPC: 1.129 (Simulation time: 00 hr 02 min 59 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 46332944 heartbeat IPC: 1.101 cumulative IPC: 1.123 (Simulation time: 00 hr 03 min 38 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 55587453 heartbeat IPC: 1.081 cumulative IPC: 1.115 (Simulation time: 00 hr 04 min 18 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 63876506 heartbeat IPC: 1.206 cumulative IPC: 1.128 (Simulation time: 00 hr 04 min 54 sec)
Heartbeat CPU 0 instructions: 100000001 cycles: 72871605 heartbeat IPC: 1.112 cumulative IPC: 1.126 (Simulation time: 00 hr 05 min 33 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_13.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000001 cycles: 82023607 heartbeat IPC: 1.093 cumulative IPC: 1.122 (Simulation time: 00 hr 06 min 12 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 89559846 heartbeat IPC: 1.327 cumulative IPC: 1.14 (Simulation time: 00 hr 06 min 47 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 87660659 cumulative IPC: 1.141 (Simulation time: 00 hr 07 min 06 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 87660659 cumulative IPC: 1.141 (Simulation time: 00 hr 07 min 06 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_13.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.141 instructions: 100000002 cycles: 87660659
CPU 0 Branch Prediction Accuracy: 84.73% MPKI: 22.96 Average ROB Occupancy at Mispredict: 18.77
Branch type MPKI
BRANCH_DIRECT_JUMP: 1e-05
BRANCH_INDIRECT: 1.05
BRANCH_CONDITIONAL: 21.9
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.0227
BRANCH_RETURN: 8e-05

L1D TOTAL        ACCESS:   23068042 HIT:   22057995 MISS:    1010047
L1D LOAD         ACCESS:   17643407 HIT:   16858813 MISS:     784594
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    5341771 HIT:    5197168 MISS:     144603
L1D TRANSLATION  ACCESS:      82864 HIT:       2014 MISS:      80850
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 43.74 cycles
L1I TOTAL        ACCESS:     778161 HIT:     775731 MISS:       2430
L1I LOAD         ACCESS:     778161 HIT:     775731 MISS:       2430
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 182.8 cycles
L2C TOTAL        ACCESS:    1287579 HIT:     863314 MISS:     424265
L2C LOAD         ACCESS:     633798 HIT:     317023 MISS:     316775
L2C RFO          ACCESS:      99266 HIT:      70073 MISS:      29193
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     473696 HIT:     429278 MISS:      44418
L2C TRANSLATION  ACCESS:      80819 HIT:      46940 MISS:      33879
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 88.96 cycles
LLC TOTAL        ACCESS:     614109 HIT:     386457 MISS:     227652
LLC LOAD         ACCESS:     316775 HIT:     178469 MISS:     138306
LLC RFO          ACCESS:      29193 HIT:       9883 MISS:      19310
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     234262 HIT:     171402 MISS:      62860
LLC TRANSLATION  ACCESS:      33879 HIT:      26703 MISS:       7176
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 131.7 cycles
cpu0_DTLB TOTAL        ACCESS:   19273132 HIT:   18482331 MISS:     790801
cpu0_DTLB LOAD         ACCESS:   19273132 HIT:   18482331 MISS:     790801
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.78 cycles
cpu0_ITLB TOTAL        ACCESS:     674845 HIT:     674357 MISS:        488
cpu0_ITLB LOAD         ACCESS:     674845 HIT:     674357 MISS:        488
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 93.76 cycles
cpu0_STLB TOTAL        ACCESS:     648261 HIT:     565520 MISS:      82741
cpu0_STLB LOAD         ACCESS:     648261 HIT:     565520 MISS:      82741
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 45.07 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4859
  ROW_BUFFER_MISS:     159928
 AVG DBUS CONGESTED CYCLE: 3.833
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      27195
  FULL:      89491
