# Chapter 3.4: Dynamic Characteristics

## ğŸ“‹ Chapter Overview

The **dynamic characteristics** of a CMOS inverter describe its behavior during switching transitions. Unlike static analysis (DC behavior), dynamic analysis considers how the output changes over time when the input switches. Key parameters include rise time, fall time, and propagation delayâ€”all critical for determining circuit speed.

---

## ğŸ¯ Learning Objectives

After completing this chapter, you will be able to:
- Analyze transient behavior during switching
- Define and calculate rise time, fall time, and propagation delay
- Understand the role of load capacitance
- Model switching as an RC network
- Calculate delays for given inverter parameters

---

## 3.4.1 Switching Transients

### Basic Switching Behavior

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    INVERTER SWITCHING BEHAVIOR                       â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   V_in                                                              â”‚
â”‚   VDD â”¤        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                               â”‚
â”‚       â”‚        â”‚                    â”‚                               â”‚
â”‚       â”‚        â”‚                    â”‚                               â”‚
â”‚     0 â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”˜                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€             â”‚
â”‚                                                                      â”‚
â”‚   V_out                                                             â”‚
â”‚   VDD â”¤â”€â”€â”€â”€â”€â”€â”€â”€â”                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€             â”‚
â”‚       â”‚        \                   /                                â”‚
â”‚       â”‚         \                 /                                 â”‚
â”‚       â”‚          \               /                                  â”‚
â”‚       â”‚           \             /    Rise and fall                 â”‚
â”‚       â”‚            \           /     are not instantaneous          â”‚
â”‚     0 â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€\â”€â”€â”€â”€â”€â”€â”€â”€â”€/                                     â”‚
â”‚                      â””â”€â”€â”€â”€â”€â”€â”€â”˜                                      â”‚
â”‚       â”‚        â”‚                    â”‚        â”‚                      â”‚
â”‚       â”‚â—„â”€â”€tpHLâ”€â–ºâ”‚                    â”‚â—„â”€tpLHâ”€â”€â–ºâ”‚                    â”‚
â”‚                                                                      â”‚
â”‚   During LOW-to-HIGH input transition:                              â”‚
â”‚   â€¢ NMOS turns ON, PMOS turns OFF                                  â”‚
â”‚   â€¢ Output discharges through NMOS                                 â”‚
â”‚   â€¢ Output falls from VDD to 0                                     â”‚
â”‚                                                                      â”‚
â”‚   During HIGH-to-LOW input transition:                              â”‚
â”‚   â€¢ NMOS turns OFF, PMOS turns ON                                  â”‚
â”‚   â€¢ Output charges through PMOS                                    â”‚
â”‚   â€¢ Output rises from 0 to VDD                                     â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 3.4.2 Capacitive Load Model

### Output Capacitance

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    LOAD CAPACITANCE MODEL                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   The output node sees a total capacitance CL:                      â”‚
â”‚                                                                      â”‚
â”‚                    VDD                                               â”‚
â”‚                     â”‚                                                â”‚
â”‚              â”Œâ”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”                                         â”‚
â”‚              â”‚    PMOS     â”‚                                         â”‚
â”‚              â”‚   C_dp      â”‚ (drain-bulk capacitance)               â”‚
â”‚              â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜                                         â”‚
â”‚                     â”‚                                                â”‚
â”‚   V_in â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â–º V_out                          â”‚
â”‚                     â”‚       â”‚                                        â”‚
â”‚              â”Œâ”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â” â”‚                                       â”‚
â”‚              â”‚    NMOS     â”‚ â”‚                                       â”‚
â”‚              â”‚   C_dn      â”‚ â•â•â• C_L                                â”‚
â”‚              â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜ â”‚                                       â”‚
â”‚                     â”‚       â•â•â• C_wire                               â”‚
â”‚                    GND      â”‚                                        â”‚
â”‚                            â•â•â• C_gate (next stage)                  â”‚
â”‚                             â”‚                                        â”‚
â”‚                            GND                                       â”‚
â”‚                                                                      â”‚
â”‚   Total Load Capacitance:                                           â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   C_L = C_dp + C_dn + C_wire + C_gate,next                  â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   Where:                                                     â”‚   â”‚
â”‚   â”‚   â€¢ C_dp = PMOS drain capacitance                           â”‚   â”‚
â”‚   â”‚   â€¢ C_dn = NMOS drain capacitance                           â”‚   â”‚
â”‚   â”‚   â€¢ C_wire = Interconnect capacitance                       â”‚   â”‚
â”‚   â”‚   â€¢ C_gate,next = Gate capacitance of driven gates          â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚   Typically: C_L = 3-4 Ã— C_gate for fan-out of 1                   â”‚
â”‚              C_L dominates switching delay                          â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 3.4.3 Rise and Fall Times

### Definition

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    RISE AND FALL TIME DEFINITIONS                    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   V_out                                                             â”‚
â”‚                                                                      â”‚
â”‚   VDD â”¤â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â—â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                  â”‚
â”‚       â”‚                 /â”‚                                          â”‚
â”‚  90%  â”¤â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€/â”€â”¼â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€                     â”‚
â”‚       â”‚               / â”‚                                           â”‚
â”‚       â”‚              /  â”‚                                           â”‚
â”‚       â”‚             /   â”‚                                           â”‚
â”‚       â”‚            /    â”‚                                           â”‚
â”‚ VDD/2 â”¤â”€ â”€ â”€ â”€ â”€ /â”€ â”€ â”€â”‚â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€                    â”‚
â”‚       â”‚         /      â”‚                                            â”‚
â”‚       â”‚        /       â”‚                                            â”‚
â”‚       â”‚       /        â”‚                                            â”‚
â”‚  10%  â”¤â”€ â”€ â”€/â”€ â”€ â”€ â”€ â”€â”‚â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€                     â”‚
â”‚       â”‚    /â”‚          â”‚                                            â”‚
â”‚     0 â”¤â—â—â—â—â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºt                â”‚
â”‚            â”‚          â”‚                                             â”‚
â”‚            â”‚â—„â”€â”€ t_r â”€â”€â–ºâ”‚                                            â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   Rise Time (t_r): Time for output to rise from 10% to 90%  â”‚   â”‚
â”‚   â”‚                    of VDD                                    â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   Fall Time (t_f): Time for output to fall from 90% to 10%  â”‚   â”‚
â”‚   â”‚                    of VDD                                    â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚   Note: Some definitions use 20%-80% or 30%-70%                    â”‚
â”‚   The 10%-90% definition captures most of the transition           â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Rise Time Analysis

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    RISE TIME CALCULATION                             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   During output rise (PMOS ON, charging CL):                       â”‚
â”‚                                                                      â”‚
â”‚                    VDD                                               â”‚
â”‚                     â”‚                                                â”‚
â”‚              â”Œâ”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”                                         â”‚
â”‚              â”‚    PMOS     â”‚                                         â”‚
â”‚              â”‚   R_p(V)    â”‚ â† Resistance varies with voltage       â”‚
â”‚              â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜                                         â”‚
â”‚                     â”‚                                                â”‚
â”‚                     â”œâ”€â”€â”€â”€â”€â”€â–º V_out                                  â”‚
â”‚                     â”‚                                                â”‚
â”‚                    â•â•â• C_L                                          â”‚
â”‚                     â”‚                                                â”‚
â”‚                    GND                                               â”‚
â”‚                                                                      â”‚
â”‚   RC model gives exponential charging:                              â”‚
â”‚                                                                      â”‚
â”‚   V_out(t) = VDD(1 - e^(-t/Ï„_p))                                   â”‚
â”‚                                                                      â”‚
â”‚   Where: Ï„_p = R_eq,p Ã— C_L                                        â”‚
â”‚                                                                      â”‚
â”‚   For rise time (10% to 90%):                                       â”‚
â”‚                                                                      â”‚
â”‚   At 10%: 0.1VDD = VDD(1 - e^(-t1/Ï„)) â†’ t1 = 0.105Ï„               â”‚
â”‚   At 90%: 0.9VDD = VDD(1 - e^(-t2/Ï„)) â†’ t2 = 2.3Ï„                 â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   t_r = t2 - t1 = 2.2Ï„_p = 2.2 Ã— R_eq,p Ã— C_L               â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Fall Time Analysis

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    FALL TIME CALCULATION                             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   During output fall (NMOS ON, discharging CL):                    â”‚
â”‚                                                                      â”‚
â”‚                     V_out                                           â”‚
â”‚                       â”‚                                              â”‚
â”‚                      â•â•â• C_L (initially at VDD)                     â”‚
â”‚                       â”‚                                              â”‚
â”‚                â”Œâ”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”                                       â”‚
â”‚                â”‚    NMOS     â”‚                                       â”‚
â”‚                â”‚   R_n(V)    â”‚ â† Resistance varies with voltage     â”‚
â”‚                â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜                                       â”‚
â”‚                       â”‚                                              â”‚
â”‚                      GND                                             â”‚
â”‚                                                                      â”‚
â”‚   RC model gives exponential discharge:                             â”‚
â”‚                                                                      â”‚
â”‚   V_out(t) = VDD Ã— e^(-t/Ï„_n)                                      â”‚
â”‚                                                                      â”‚
â”‚   Where: Ï„_n = R_eq,n Ã— C_L                                        â”‚
â”‚                                                                      â”‚
â”‚   For fall time (90% to 10%):                                       â”‚
â”‚                                                                      â”‚
â”‚   At 90%: 0.9VDD = VDD Ã— e^(-t1/Ï„) â†’ t1 = 0.105Ï„                  â”‚
â”‚   At 10%: 0.1VDD = VDD Ã— e^(-t2/Ï„) â†’ t2 = 2.3Ï„                    â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   t_f = t2 - t1 = 2.2Ï„_n = 2.2 Ã— R_eq,n Ã— C_L               â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚   For symmetric inverter: R_eq,p = R_eq,n â†’ t_r = t_f             â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 3.4.4 Propagation Delay

### Definition

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    PROPAGATION DELAY DEFINITION                      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   V_in                                                              â”‚
â”‚   VDD â”¤        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                     â”‚
â”‚       â”‚        â”‚              â”‚                                     â”‚
â”‚ VDD/2 â”¤â”€ â”€ â”€ â”€â—â”‚â”€ â”€ â”€ â”€ â”€ â”€ â”€â”‚â— â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€                  â”‚
â”‚       â”‚       /â”‚              â”‚\                                    â”‚
â”‚     0 â”¼â”€â”€â”€â”€â”€â”€â”˜ â”‚              â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                     â”‚
â”‚                â”‚              â”‚                                     â”‚
â”‚   V_out        â”‚              â”‚                                     â”‚
â”‚   VDD â”¤â”€â”€â”€â”€â”€â”€â”€â”€â”‚â”€â”€â”           â”‚    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                    â”‚
â”‚       â”‚        â”‚   \          â”‚   /                                 â”‚
â”‚ VDD/2 â”¤â”€ â”€ â”€ â”€â”‚â”€ â”€â—â”€ â”€ â”€ â”€ â”€â”‚â”€â—â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€                    â”‚
â”‚       â”‚        â”‚     \        â”‚ /                                   â”‚
â”‚     0 â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”‚â”€â”€â”€â”€â”€â”€â””â”€â”€â”€â”€â”€â”€â”€â”‚â”˜â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                    â”‚
â”‚                â”‚      â”‚       â”‚ â”‚                                   â”‚
â”‚                â”‚â—„tpHLâ–ºâ”‚       â”‚â—„tpLHâ–º                               â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   t_pHL = High-to-Low propagation delay                     â”‚   â”‚
â”‚   â”‚         = Time from input 50% to output 50% (falling)       â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   t_pLH = Low-to-High propagation delay                     â”‚   â”‚
â”‚   â”‚         = Time from input 50% to output 50% (rising)        â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   t_p = Average propagation delay = (t_pHL + t_pLH)/2       â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Delay Equations

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    PROPAGATION DELAY FORMULAS                        â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   First-Order RC Delay Model:                                       â”‚
â”‚                                                                      â”‚
â”‚   From RC analysis (50% point):                                     â”‚
â”‚   0.5VDD = VDD Ã— e^(-t/Ï„) â†’ t = 0.69Ï„                              â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   t_pHL â‰ˆ 0.69 Ã— R_eq,n Ã— C_L                               â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   t_pLH â‰ˆ 0.69 Ã— R_eq,p Ã— C_L                               â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   t_p = (t_pHL + t_pLH)/2 â‰ˆ 0.69 Ã— C_L Ã— (R_n + R_p)/2     â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚   More accurate formula (considering saturation):                   â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚            C_L Ã— VDD                                         â”‚   â”‚
â”‚   â”‚   t_pHL = â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                     â”‚   â”‚
â”‚   â”‚              I_Dsat,n                                        â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚            C_L Ã— VDD                                         â”‚   â”‚
â”‚   â”‚   t_pLH = â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                     â”‚   â”‚
â”‚   â”‚              I_Dsat,p                                        â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚   Where I_Dsat = (1/2)k'(W/L)(VDD - Vth)Â²                         â”‚
â”‚                                                                      â”‚
â”‚   For symmetric delay: t_pHL = t_pLH requires                      â”‚
â”‚   I_Dsat,n = I_Dsat,p â†’ (W/L)_p/(W/L)_n = k'_n/k'_p â‰ˆ 2-3        â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 3.4.5 Timing Diagram

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    COMPLETE TIMING DIAGRAM                           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   V_in                                                              â”‚
â”‚        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                    â”‚
â”‚   VDD â”€â”¤                       â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                   â”‚
â”‚        â”‚                       â”‚                                    â”‚
â”‚    0 â”€â”€â”˜                       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                   â”‚
â”‚                                                                      â”‚
â”‚   V_out                                                             â”‚
â”‚                                          â”Œâ”€â”€â”€â”€â”€â”€â”€                   â”‚
â”‚   VDD â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                    /                           â”‚
â”‚         90%â”€â”€â”€â”€â”€â”€â”€â”â”‚\                  /â”‚                           â”‚
â”‚                   â”‚ \                 / â”‚                           â”‚
â”‚         50%â”€â”€â”€â”€â”€â”€â”€â”‚â”€â”€\â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€/â”€â”€â”‚â”€                          â”‚
â”‚                   â”‚   \             /   â”‚                           â”‚
â”‚         10%â”€â”€â”€â”€â”€â”€â”€â”‚â”€â”€â”€â”€\â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€/â”€â”€â”€â”€â”‚                           â”‚
â”‚    0 â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€\â”€â”€â”€â”€â”€â”€â”€â”€â”€/â”€â”€â”€â”€â”€â”´â”€â”€â”€                        â”‚
â”‚                   â”‚      â””â”€â”€â”€â”€â”€â”€â”€â”˜      â”‚                           â”‚
â”‚                   â”‚                     â”‚                           â”‚
â”‚        â”‚â—„â”€â”€tpHLâ”€â”€â–ºâ”‚                     â”‚â—„â”€â”€tpLHâ”€â”€â–ºâ”‚                â”‚
â”‚                   â”‚â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€tfâ”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚                           â”‚
â”‚                               â”‚â—„â”€â”€â”€â”€trâ”€â”€â”€â”€â–ºâ”‚                        â”‚
â”‚                                                                      â”‚
â”‚   Summary of Timing Parameters:                                     â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”‚
â”‚   â”‚ Parameter      â”‚ Description                             â”‚      â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤      â”‚
â”‚   â”‚ t_r           â”‚ Rise time (10% to 90%)                  â”‚      â”‚
â”‚   â”‚ t_f           â”‚ Fall time (90% to 10%)                  â”‚      â”‚
â”‚   â”‚ t_pHL         â”‚ Propagation delay (HL transition)       â”‚      â”‚
â”‚   â”‚ t_pLH         â”‚ Propagation delay (LH transition)       â”‚      â”‚
â”‚   â”‚ t_p           â”‚ Average delay = (t_pHL + t_pLH)/2       â”‚      â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 3.4.6 Worked Example

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    DELAY CALCULATION EXAMPLE                         â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Given:                                                            â”‚
â”‚   â€¢ VDD = 1.8V, V_tn = |V_tp| = 0.4V                               â”‚
â”‚   â€¢ k'_n = 100 Î¼A/VÂ², k'_p = 40 Î¼A/VÂ²                              â”‚
â”‚   â€¢ (W/L)_n = 2, (W/L)_p = 5                                       â”‚
â”‚   â€¢ C_L = 50 fF                                                    â”‚
â”‚                                                                      â”‚
â”‚   Calculate t_pHL, t_pLH, and t_p                                  â”‚
â”‚                                                                      â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€  â”‚
â”‚                                                                      â”‚
â”‚   Step 1: Calculate saturation currents                            â”‚
â”‚                                                                      â”‚
â”‚   I_Dsat,n = (1/2) Ã— k'_n Ã— (W/L)_n Ã— (VDD - V_tn)Â²               â”‚
â”‚            = (1/2) Ã— 100Î¼ Ã— 2 Ã— (1.8 - 0.4)Â²                       â”‚
â”‚            = 100Î¼ Ã— (1.4)Â²                                         â”‚
â”‚            = 196 Î¼A                                                 â”‚
â”‚                                                                      â”‚
â”‚   I_Dsat,p = (1/2) Ã— k'_p Ã— (W/L)_p Ã— (VDD - |V_tp|)Â²             â”‚
â”‚            = (1/2) Ã— 40Î¼ Ã— 5 Ã— (1.8 - 0.4)Â²                        â”‚
â”‚            = 100Î¼ Ã— (1.4)Â²                                         â”‚
â”‚            = 196 Î¼A                                                 â”‚
â”‚                                                                      â”‚
â”‚   Step 2: Calculate propagation delays                             â”‚
â”‚                                                                      â”‚
â”‚   t_pHL = C_L Ã— VDD / (2 Ã— I_Dsat,n)   [factor of 2 for average]  â”‚
â”‚         = (50f Ã— 1.8) / (2 Ã— 196Î¼)                                 â”‚
â”‚         = 90 fC / 392 Î¼A                                           â”‚
â”‚         = 230 ps                                                   â”‚
â”‚                                                                      â”‚
â”‚   t_pLH = C_L Ã— VDD / (2 Ã— I_Dsat,p)                              â”‚
â”‚         = (50f Ã— 1.8) / (2 Ã— 196Î¼)                                 â”‚
â”‚         = 230 ps                                                   â”‚
â”‚                                                                      â”‚
â”‚   Step 3: Average delay                                            â”‚
â”‚                                                                      â”‚
â”‚   t_p = (t_pHL + t_pLH)/2 = (230 + 230)/2 = 230 ps                â”‚
â”‚                                                                      â”‚
â”‚   Result: Symmetric delay due to matched transistor strengths      â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Summary Table

| Parameter | Definition | Formula |
|-----------|------------|---------|
| Rise Time (t_r) | 10% to 90% of VDD | t_r â‰ˆ 2.2 Ã— R_p Ã— C_L |
| Fall Time (t_f) | 90% to 10% of VDD | t_f â‰ˆ 2.2 Ã— R_n Ã— C_L |
| t_pHL | Input 50% to output 50% (falling) | t_pHL â‰ˆ 0.69 Ã— R_n Ã— C_L |
| t_pLH | Input 50% to output 50% (rising) | t_pLH â‰ˆ 0.69 Ã— R_p Ã— C_L |
| t_p (average) | (t_pHL + t_pLH)/2 | t_p â‰ˆ 0.69 Ã— C_L Ã— (R_n + R_p)/2 |
| Load C_L | Total output capacitance | C_drain + C_wire + C_gate |

---

## â“ Quick Revision Questions

1. **Define propagation delay and explain why t_pHL and t_pLH may differ.**

2. **An inverter has C_L = 100 fF, R_n = 5 kÎ©, R_p = 10 kÎ©. Calculate t_pHL and t_pLH.**

3. **How does doubling the load capacitance affect the propagation delay?**

4. **Why is the 50% point used for measuring propagation delay rather than 10% or 90%?**

5. **What transistor sizing condition ensures t_pHL = t_pLH?**

6. **Explain the relationship between rise/fall time and propagation delay.**

---

## ğŸ”— Navigation

| Previous | Up | Next |
|----------|-------|------|
| â† [Noise Margins](03-noise-margins.md) | [Unit 3 Home](README.md) | [Power Dissipation â†’](05-power-dissipation.md) |
