this is a verilog code for the implementation of Parallel In Parallel Out register
