Analysis & Synthesis report for Multiplicador
Sun Apr 14 23:22:24 2019
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Multiplicador|StateMachine:Unidad_Control|State
 11. State Machine - |Multiplicador|One_Shot:Start|state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Parameter Settings for User Entity Instance: Counter:Modulo_Contador
 18. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 19. SignalTap II Logic Analyzer Settings
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 22. Elapsed Time Per Partition
 23. Connections to In-System Debugging Instance "auto_signaltap_0"
 24. Analysis & Synthesis Messages
 25. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Apr 14 23:22:23 2019      ;
; Quartus II 64-Bit Version          ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                      ; Multiplicador                              ;
; Top-level Entity Name              ; Multiplicador                              ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 1,404                                      ;
;     Total combinational functions  ; 689                                        ;
;     Dedicated logic registers      ; 1,133                                      ;
; Total registers                    ; 1133                                       ;
; Total pins                         ; 58                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 7,296                                      ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; Multiplicador      ; Multiplicador      ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                  ;
+--------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                       ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                    ; Library     ;
+--------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+
; src/StateMachine.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Asakus/Desktop/TareasDV/PO2/src/src/StateMachine.sv                                    ;             ;
; src/PIPO.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Asakus/Desktop/TareasDV/PO2/src/src/PIPO.sv                                            ;             ;
; src/One_Shot.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Asakus/Desktop/TareasDV/PO2/src/src/One_Shot.sv                                        ;             ;
; src/Multiplicador.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Asakus/Desktop/TareasDV/PO2/src/src/Multiplicador.sv                                   ;             ;
; src/Counter.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Asakus/Desktop/TareasDV/PO2/src/src/Counter.sv                                         ;             ;
; src/booth.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Asakus/Desktop/TareasDV/PO2/src/src/booth.sv                                           ;             ;
; src/Global.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Asakus/Desktop/TareasDV/PO2/src/src/Global.sv                                          ;             ;
; src/PIPO_2.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Asakus/Desktop/TareasDV/PO2/src/src/PIPO_2.sv                                          ;             ;
; src/Suma.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Asakus/Desktop/TareasDV/PO2/src/src/Suma.sv                                            ;             ;
; src/Resta.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Asakus/Desktop/TareasDV/PO2/src/src/Resta.sv                                           ;             ;
; sld_signaltap.vhd                                      ; yes             ; Megafunction                                 ; d:/quartus 14.1/quartus/libraries/megafunctions/sld_signaltap.vhd                               ;             ;
; sld_signaltap_impl.vhd                                 ; yes             ; Encrypted Megafunction                       ; d:/quartus 14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                          ;             ;
; sld_ela_control.vhd                                    ; yes             ; Encrypted Megafunction                       ; d:/quartus 14.1/quartus/libraries/megafunctions/sld_ela_control.vhd                             ;             ;
; lpm_shiftreg.tdf                                       ; yes             ; Megafunction                                 ; d:/quartus 14.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                ;             ;
; lpm_constant.inc                                       ; yes             ; Megafunction                                 ; d:/quartus 14.1/quartus/libraries/megafunctions/lpm_constant.inc                                ;             ;
; dffeea.inc                                             ; yes             ; Megafunction                                 ; d:/quartus 14.1/quartus/libraries/megafunctions/dffeea.inc                                      ;             ;
; aglobal141.inc                                         ; yes             ; Megafunction                                 ; d:/quartus 14.1/quartus/libraries/megafunctions/aglobal141.inc                                  ;             ;
; sld_mbpmg.vhd                                          ; yes             ; Encrypted Megafunction                       ; d:/quartus 14.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                   ;             ;
; sld_ela_trigger_flow_mgr.vhd                           ; yes             ; Encrypted Megafunction                       ; d:/quartus 14.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                    ;             ;
; sld_buffer_manager.vhd                                 ; yes             ; Encrypted Megafunction                       ; d:/quartus 14.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                          ;             ;
; altsyncram.tdf                                         ; yes             ; Megafunction                                 ; d:/quartus 14.1/quartus/libraries/megafunctions/altsyncram.tdf                                  ;             ;
; stratix_ram_block.inc                                  ; yes             ; Megafunction                                 ; d:/quartus 14.1/quartus/libraries/megafunctions/stratix_ram_block.inc                           ;             ;
; lpm_mux.inc                                            ; yes             ; Megafunction                                 ; d:/quartus 14.1/quartus/libraries/megafunctions/lpm_mux.inc                                     ;             ;
; lpm_decode.inc                                         ; yes             ; Megafunction                                 ; d:/quartus 14.1/quartus/libraries/megafunctions/lpm_decode.inc                                  ;             ;
; a_rdenreg.inc                                          ; yes             ; Megafunction                                 ; d:/quartus 14.1/quartus/libraries/megafunctions/a_rdenreg.inc                                   ;             ;
; altrom.inc                                             ; yes             ; Megafunction                                 ; d:/quartus 14.1/quartus/libraries/megafunctions/altrom.inc                                      ;             ;
; altram.inc                                             ; yes             ; Megafunction                                 ; d:/quartus 14.1/quartus/libraries/megafunctions/altram.inc                                      ;             ;
; altdpram.inc                                           ; yes             ; Megafunction                                 ; d:/quartus 14.1/quartus/libraries/megafunctions/altdpram.inc                                    ;             ;
; db/altsyncram_ou14.tdf                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Asakus/Desktop/TareasDV/PO2/src/db/altsyncram_ou14.tdf                                 ;             ;
; altdpram.tdf                                           ; yes             ; Megafunction                                 ; d:/quartus 14.1/quartus/libraries/megafunctions/altdpram.tdf                                    ;             ;
; memmodes.inc                                           ; yes             ; Megafunction                                 ; d:/quartus 14.1/quartus/libraries/others/maxplus2/memmodes.inc                                  ;             ;
; a_hdffe.inc                                            ; yes             ; Megafunction                                 ; d:/quartus 14.1/quartus/libraries/megafunctions/a_hdffe.inc                                     ;             ;
; alt_le_rden_reg.inc                                    ; yes             ; Megafunction                                 ; d:/quartus 14.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                             ;             ;
; altsyncram.inc                                         ; yes             ; Megafunction                                 ; d:/quartus 14.1/quartus/libraries/megafunctions/altsyncram.inc                                  ;             ;
; lpm_mux.tdf                                            ; yes             ; Megafunction                                 ; d:/quartus 14.1/quartus/libraries/megafunctions/lpm_mux.tdf                                     ;             ;
; muxlut.inc                                             ; yes             ; Megafunction                                 ; d:/quartus 14.1/quartus/libraries/megafunctions/muxlut.inc                                      ;             ;
; bypassff.inc                                           ; yes             ; Megafunction                                 ; d:/quartus 14.1/quartus/libraries/megafunctions/bypassff.inc                                    ;             ;
; altshift.inc                                           ; yes             ; Megafunction                                 ; d:/quartus 14.1/quartus/libraries/megafunctions/altshift.inc                                    ;             ;
; db/mux_ssc.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Asakus/Desktop/TareasDV/PO2/src/db/mux_ssc.tdf                                         ;             ;
; lpm_decode.tdf                                         ; yes             ; Megafunction                                 ; d:/quartus 14.1/quartus/libraries/megafunctions/lpm_decode.tdf                                  ;             ;
; declut.inc                                             ; yes             ; Megafunction                                 ; d:/quartus 14.1/quartus/libraries/megafunctions/declut.inc                                      ;             ;
; lpm_compare.inc                                        ; yes             ; Megafunction                                 ; d:/quartus 14.1/quartus/libraries/megafunctions/lpm_compare.inc                                 ;             ;
; db/decode_dvf.tdf                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Asakus/Desktop/TareasDV/PO2/src/db/decode_dvf.tdf                                      ;             ;
; lpm_counter.tdf                                        ; yes             ; Megafunction                                 ; d:/quartus 14.1/quartus/libraries/megafunctions/lpm_counter.tdf                                 ;             ;
; lpm_add_sub.inc                                        ; yes             ; Megafunction                                 ; d:/quartus 14.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                 ;             ;
; cmpconst.inc                                           ; yes             ; Megafunction                                 ; d:/quartus 14.1/quartus/libraries/megafunctions/cmpconst.inc                                    ;             ;
; lpm_counter.inc                                        ; yes             ; Megafunction                                 ; d:/quartus 14.1/quartus/libraries/megafunctions/lpm_counter.inc                                 ;             ;
; alt_counter_stratix.inc                                ; yes             ; Megafunction                                 ; d:/quartus 14.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                         ;             ;
; db/cntr_ngi.tdf                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Asakus/Desktop/TareasDV/PO2/src/db/cntr_ngi.tdf                                        ;             ;
; db/cmpr_sgc.tdf                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Asakus/Desktop/TareasDV/PO2/src/db/cmpr_sgc.tdf                                        ;             ;
; db/cntr_i6j.tdf                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Asakus/Desktop/TareasDV/PO2/src/db/cntr_i6j.tdf                                        ;             ;
; db/cntr_fgi.tdf                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Asakus/Desktop/TareasDV/PO2/src/db/cntr_fgi.tdf                                        ;             ;
; db/cmpr_qgc.tdf                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Asakus/Desktop/TareasDV/PO2/src/db/cmpr_qgc.tdf                                        ;             ;
; db/cntr_23j.tdf                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Asakus/Desktop/TareasDV/PO2/src/db/cntr_23j.tdf                                        ;             ;
; db/cmpr_ngc.tdf                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Asakus/Desktop/TareasDV/PO2/src/db/cmpr_ngc.tdf                                        ;             ;
; sld_rom_sr.vhd                                         ; yes             ; Encrypted Megafunction                       ; d:/quartus 14.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                  ;             ;
; sld_hub.vhd                                            ; yes             ; Encrypted Megafunction                       ; d:/quartus 14.1/quartus/libraries/megafunctions/sld_hub.vhd                                     ; work        ;
; db/ip/sldc44919fb/alt_sld_fab.v                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Asakus/Desktop/TareasDV/PO2/src/db/ip/sldc44919fb/alt_sld_fab.v                        ; alt_sld_fab ;
; db/ip/sldc44919fb/submodules/alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Asakus/Desktop/TareasDV/PO2/src/db/ip/sldc44919fb/submodules/alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldc44919fb/submodules/alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Asakus/Desktop/TareasDV/PO2/src/db/ip/sldc44919fb/submodules/alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldc44919fb/submodules/alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Asakus/Desktop/TareasDV/PO2/src/db/ip/sldc44919fb/submodules/alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldc44919fb/submodules/alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Asakus/Desktop/TareasDV/PO2/src/db/ip/sldc44919fb/submodules/alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/quartus 14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                ;             ;
+--------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,404     ;
;                                             ;           ;
; Total combinational functions               ; 689       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 315       ;
;     -- 3 input functions                    ; 214       ;
;     -- <=2 input functions                  ; 160       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 597       ;
;     -- arithmetic mode                      ; 92        ;
;                                             ;           ;
; Total registers                             ; 1133      ;
;     -- Dedicated logic registers            ; 1133      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 58        ;
; Total memory bits                           ; 7296      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 689       ;
; Total fan-out                               ; 6755      ;
; Average fan-out                             ; 3.37      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Multiplicador                                                                                          ; 689 (0)           ; 1133 (0)     ; 7296        ; 0            ; 0       ; 0         ; 58   ; 0            ; |Multiplicador                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |Booth:Modulo_Multi|                                                                                 ; 12 (12)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|Booth:Modulo_Multi                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |Counter:Modulo_Contador|                                                                            ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|Counter:Modulo_Contador                                                                                                                                                                                                                                                                                                              ; work         ;
;    |One_Shot:Start|                                                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|One_Shot:Start                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |PIPO:PIPO_Multiplicand|                                                                             ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|PIPO:PIPO_Multiplicand                                                                                                                                                                                                                                                                                                               ; work         ;
;    |PIPO:PIPO_Multiplier|                                                                               ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|PIPO:PIPO_Multiplier                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |PIPO_2:PIPO_Producto|                                                                               ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|PIPO_2:PIPO_Producto                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |Resta:Resta|                                                                                        ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|Resta:Resta                                                                                                                                                                                                                                                                                                                          ; work         ;
;    |StateMachine:Unidad_Control|                                                                        ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|StateMachine:Unidad_Control                                                                                                                                                                                                                                                                                                          ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 144 (1)           ; 100 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|     ; 143 (1)           ; 100 (5)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                         ; alt_sld_fab  ;
;          |alt_sld_fab_sldfabric:sldfabric|                                                              ; 142 (0)           ; 95 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                         ; alt_sld_fab  ;
;             |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                              ; 142 (103)         ; 95 (67)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                            ; work         ;
;                |sld_rom_sr:hub_info_reg|                                                                ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                    ; work         ;
;                |sld_shadow_jsm:shadow_jsm|                                                              ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                  ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 487 (2)           ; 961 (115)    ; 7296        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 485 (0)           ; 846 (0)      ; 7296        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 485 (88)          ; 846 (302)    ; 7296        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_ssc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 7296        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_ou14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 7296        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ou14:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 139 (3)           ; 304 (2)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 114 (0)           ; 285 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 171 (171)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 114 (0)           ; 114 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 20 (20)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;                |sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|                      ; 2 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match                                                                                                                            ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 121 (10)          ; 105 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_ngi:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ngi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_i6j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_fgi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_fgi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 57 (57)           ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Multiplicador|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ou14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 57           ; 128          ; 57           ; 7296 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Multiplicador|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Multiplicador|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Multiplicador|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Multiplicador|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |Multiplicador|StateMachine:Unidad_Control|State       ;
+---------------+-------------+---------------+-------------+------------+
; Name          ; State.READY ; State.PROCESS ; State.SETUP ; State.IDLE ;
+---------------+-------------+---------------+-------------+------------+
; State.IDLE    ; 0           ; 0             ; 0           ; 0          ;
; State.SETUP   ; 0           ; 0             ; 1           ; 1          ;
; State.PROCESS ; 0           ; 1             ; 0           ; 1          ;
; State.READY   ; 1           ; 0             ; 0           ; 1          ;
+---------------+-------------+---------------+-------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |Multiplicador|One_Shot:Start|state                                     ;
+------------------------+--------------------+------------------------+------------------+
; Name                   ; state.Waiting_Shot ; state.Waiting_Not_Shot ; state.Shot_State ;
+------------------------+--------------------+------------------------+------------------+
; state.Waiting_Shot     ; 0                  ; 0                      ; 0                ;
; state.Shot_State       ; 1                  ; 0                      ; 1                ;
; state.Waiting_Not_Shot ; 1                  ; 1                      ; 0                ;
+------------------------+--------------------+------------------------+------------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; StateMachine:Unidad_Control|State~6   ; Lost fanout        ;
; StateMachine:Unidad_Control|State~7   ; Lost fanout        ;
; One_Shot:Start|state.Waiting_Not_Shot ; Lost fanout        ;
; Total Number of Removed Registers = 3 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1133  ;
; Number of registers using Synchronous Clear  ; 66    ;
; Number of registers using Synchronous Load   ; 65    ;
; Number of registers using Asynchronous Clear ; 428   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 512   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                            ; 1       ;
; Total number of inverted registers = 11                                                                                                                                                                  ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Multiplicador|Booth:Modulo_Multi|Producto[0]                                                                                                                                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Multiplicador|Booth:Modulo_Multi|Producto[6]                                                                                                                                                                                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Multiplicador|Booth:Modulo_Multi|Producto[16]                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Multiplicador|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |Multiplicador|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Multiplicador|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Multiplicador|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |Multiplicador|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                             ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |Multiplicador|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]                    ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |Multiplicador|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |Multiplicador|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter:Modulo_Contador ;
+----------------+----------------------------------+------------------+
; Parameter Name ; Value                            ; Type             ;
+----------------+----------------------------------+------------------+
; NBits          ; 00000000000000000000000000000011 ; Signed Integer   ;
+----------------+----------------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                     ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                            ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                    ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                        ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                  ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                ; Signed Integer ;
; sld_data_bits                                   ; 57                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_bits                                ; 57                                                                                                                                                                                               ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                            ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                              ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                              ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                             ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                               ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                                                                                                                                                                                ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                             ; String         ;
; sld_inversion_mask_length                       ; 192                                                                                                                                                                                              ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                        ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                              ; Untyped        ;
; sld_storage_qualifier_bits                      ; 57                                                                                                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 57                  ; 57               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 93                          ;
; cycloneiii_ff         ; 72                          ;
;     CLR               ; 8                           ;
;     ENA               ; 9                           ;
;     ENA CLR           ; 36                          ;
;     ENA CLR SCLR      ; 9                           ;
;     ENA SCLR          ; 9                           ;
;     ENA SLD           ; 1                           ;
; cycloneiii_lcell_comb ; 58                          ;
;     arith             ; 17                          ;
;         2 data inputs ; 9                           ;
;         3 data inputs ; 8                           ;
;     normal            ; 41                          ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 17                          ;
;         3 data inputs ; 11                          ;
;         4 data inputs ; 12                          ;
;                       ;                             ;
; Max LUT depth         ; 3.80                        ;
; Average LUT depth     ; 1.74                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 106                                      ;
; cycloneiii_ff         ; 100                                      ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 42                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; cycloneiii_lcell_comb ; 144                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 136                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 7                                        ;
;         2 data inputs ; 19                                       ;
;         3 data inputs ; 53                                       ;
;         4 data inputs ; 56                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.73                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; sld_hub:auto_hub ; 00:00:00     ;
; Top              ; 00:00:00     ;
+------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                   ;
+-------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------+---------+
; Name                                      ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                         ; Details ;
+-------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------+---------+
; Booth:Modulo_Multi|Product_Aux[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[0]            ; N/A     ;
; Booth:Modulo_Multi|Product_Aux[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[0]            ; N/A     ;
; Booth:Modulo_Multi|Product_Aux[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[10]           ; N/A     ;
; Booth:Modulo_Multi|Product_Aux[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[10]           ; N/A     ;
; Booth:Modulo_Multi|Product_Aux[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[11]           ; N/A     ;
; Booth:Modulo_Multi|Product_Aux[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[11]           ; N/A     ;
; Booth:Modulo_Multi|Product_Aux[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[12]           ; N/A     ;
; Booth:Modulo_Multi|Product_Aux[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[12]           ; N/A     ;
; Booth:Modulo_Multi|Product_Aux[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[13]           ; N/A     ;
; Booth:Modulo_Multi|Product_Aux[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[13]           ; N/A     ;
; Booth:Modulo_Multi|Product_Aux[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[14]           ; N/A     ;
; Booth:Modulo_Multi|Product_Aux[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[14]           ; N/A     ;
; Booth:Modulo_Multi|Product_Aux[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[15]           ; N/A     ;
; Booth:Modulo_Multi|Product_Aux[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[15]           ; N/A     ;
; Booth:Modulo_Multi|Product_Aux[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[16]           ; N/A     ;
; Booth:Modulo_Multi|Product_Aux[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[16]           ; N/A     ;
; Booth:Modulo_Multi|Product_Aux[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[1]            ; N/A     ;
; Booth:Modulo_Multi|Product_Aux[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[1]            ; N/A     ;
; Booth:Modulo_Multi|Product_Aux[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[2]            ; N/A     ;
; Booth:Modulo_Multi|Product_Aux[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[2]            ; N/A     ;
; Booth:Modulo_Multi|Product_Aux[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[3]            ; N/A     ;
; Booth:Modulo_Multi|Product_Aux[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[3]            ; N/A     ;
; Booth:Modulo_Multi|Product_Aux[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[4]            ; N/A     ;
; Booth:Modulo_Multi|Product_Aux[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[4]            ; N/A     ;
; Booth:Modulo_Multi|Product_Aux[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[5]            ; N/A     ;
; Booth:Modulo_Multi|Product_Aux[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[5]            ; N/A     ;
; Booth:Modulo_Multi|Product_Aux[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[6]            ; N/A     ;
; Booth:Modulo_Multi|Product_Aux[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[6]            ; N/A     ;
; Booth:Modulo_Multi|Product_Aux[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[7]            ; N/A     ;
; Booth:Modulo_Multi|Product_Aux[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[7]            ; N/A     ;
; Booth:Modulo_Multi|Product_Aux[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[8]            ; N/A     ;
; Booth:Modulo_Multi|Product_Aux[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[8]            ; N/A     ;
; Booth:Modulo_Multi|Product_Aux[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[9]            ; N/A     ;
; Booth:Modulo_Multi|Product_Aux[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[9]            ; N/A     ;
; Booth:Modulo_Multi|Producto[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[0]            ; N/A     ;
; Booth:Modulo_Multi|Producto[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[0]            ; N/A     ;
; Booth:Modulo_Multi|Producto[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[10]           ; N/A     ;
; Booth:Modulo_Multi|Producto[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[10]           ; N/A     ;
; Booth:Modulo_Multi|Producto[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[11]           ; N/A     ;
; Booth:Modulo_Multi|Producto[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[11]           ; N/A     ;
; Booth:Modulo_Multi|Producto[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[12]           ; N/A     ;
; Booth:Modulo_Multi|Producto[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[12]           ; N/A     ;
; Booth:Modulo_Multi|Producto[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[13]           ; N/A     ;
; Booth:Modulo_Multi|Producto[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[13]           ; N/A     ;
; Booth:Modulo_Multi|Producto[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[14]           ; N/A     ;
; Booth:Modulo_Multi|Producto[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[14]           ; N/A     ;
; Booth:Modulo_Multi|Producto[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[15]           ; N/A     ;
; Booth:Modulo_Multi|Producto[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[15]           ; N/A     ;
; Booth:Modulo_Multi|Producto[16]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[16]           ; N/A     ;
; Booth:Modulo_Multi|Producto[16]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[16]           ; N/A     ;
; Booth:Modulo_Multi|Producto[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[1]            ; N/A     ;
; Booth:Modulo_Multi|Producto[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[1]            ; N/A     ;
; Booth:Modulo_Multi|Producto[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[2]            ; N/A     ;
; Booth:Modulo_Multi|Producto[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[2]            ; N/A     ;
; Booth:Modulo_Multi|Producto[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[3]            ; N/A     ;
; Booth:Modulo_Multi|Producto[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[3]            ; N/A     ;
; Booth:Modulo_Multi|Producto[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[4]            ; N/A     ;
; Booth:Modulo_Multi|Producto[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[4]            ; N/A     ;
; Booth:Modulo_Multi|Producto[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[5]            ; N/A     ;
; Booth:Modulo_Multi|Producto[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[5]            ; N/A     ;
; Booth:Modulo_Multi|Producto[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[6]            ; N/A     ;
; Booth:Modulo_Multi|Producto[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[6]            ; N/A     ;
; Booth:Modulo_Multi|Producto[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[7]            ; N/A     ;
; Booth:Modulo_Multi|Producto[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[7]            ; N/A     ;
; Booth:Modulo_Multi|Producto[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[8]            ; N/A     ;
; Booth:Modulo_Multi|Producto[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[8]            ; N/A     ;
; Booth:Modulo_Multi|Producto[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[9]            ; N/A     ;
; Booth:Modulo_Multi|Producto[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Booth:Modulo_Multi|Producto[9]            ; N/A     ;
; One_Shot:Start|Shot                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; One_Shot:Start|state.Shot_State           ; N/A     ;
; One_Shot:Start|Shot                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; One_Shot:Start|state.Shot_State           ; N/A     ;
; product[0]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIPO_2:PIPO_Producto|rgstr_r[0]           ; N/A     ;
; product[0]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIPO_2:PIPO_Producto|rgstr_r[0]           ; N/A     ;
; product[10]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIPO_2:PIPO_Producto|rgstr_r[10]          ; N/A     ;
; product[10]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIPO_2:PIPO_Producto|rgstr_r[10]          ; N/A     ;
; product[11]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIPO_2:PIPO_Producto|rgstr_r[11]          ; N/A     ;
; product[11]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIPO_2:PIPO_Producto|rgstr_r[11]          ; N/A     ;
; product[12]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIPO_2:PIPO_Producto|rgstr_r[12]          ; N/A     ;
; product[12]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIPO_2:PIPO_Producto|rgstr_r[12]          ; N/A     ;
; product[13]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIPO_2:PIPO_Producto|rgstr_r[13]          ; N/A     ;
; product[13]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIPO_2:PIPO_Producto|rgstr_r[13]          ; N/A     ;
; product[14]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIPO_2:PIPO_Producto|rgstr_r[14]          ; N/A     ;
; product[14]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIPO_2:PIPO_Producto|rgstr_r[14]          ; N/A     ;
; product[15]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIPO_2:PIPO_Producto|rgstr_r[15]          ; N/A     ;
; product[15]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIPO_2:PIPO_Producto|rgstr_r[15]          ; N/A     ;
; product[16]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIPO_2:PIPO_Producto|rgstr_r[16]          ; N/A     ;
; product[16]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIPO_2:PIPO_Producto|rgstr_r[16]          ; N/A     ;
; product[17]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIPO_2:PIPO_Producto|rgstr_r[17]          ; N/A     ;
; product[17]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIPO_2:PIPO_Producto|rgstr_r[17]          ; N/A     ;
; product[1]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIPO_2:PIPO_Producto|rgstr_r[1]           ; N/A     ;
; product[1]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIPO_2:PIPO_Producto|rgstr_r[1]           ; N/A     ;
; product[2]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIPO_2:PIPO_Producto|rgstr_r[2]           ; N/A     ;
; product[2]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIPO_2:PIPO_Producto|rgstr_r[2]           ; N/A     ;
; product[3]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIPO_2:PIPO_Producto|rgstr_r[3]           ; N/A     ;
; product[3]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIPO_2:PIPO_Producto|rgstr_r[3]           ; N/A     ;
; product[4]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIPO_2:PIPO_Producto|rgstr_r[4]           ; N/A     ;
; product[4]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIPO_2:PIPO_Producto|rgstr_r[4]           ; N/A     ;
; product[5]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIPO_2:PIPO_Producto|rgstr_r[5]           ; N/A     ;
; product[5]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIPO_2:PIPO_Producto|rgstr_r[5]           ; N/A     ;
; product[6]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIPO_2:PIPO_Producto|rgstr_r[6]           ; N/A     ;
; product[6]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIPO_2:PIPO_Producto|rgstr_r[6]           ; N/A     ;
; product[7]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIPO_2:PIPO_Producto|rgstr_r[7]           ; N/A     ;
; product[7]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIPO_2:PIPO_Producto|rgstr_r[7]           ; N/A     ;
; product[8]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIPO_2:PIPO_Producto|rgstr_r[8]           ; N/A     ;
; product[8]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIPO_2:PIPO_Producto|rgstr_r[8]           ; N/A     ;
; product[9]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIPO_2:PIPO_Producto|rgstr_r[9]           ; N/A     ;
; product[9]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIPO_2:PIPO_Producto|rgstr_r[9]           ; N/A     ;
; start                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; start                                     ; N/A     ;
; StateMachine:Unidad_Control|State.IDLE    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; StateMachine:Unidad_Control|State.IDLE    ; N/A     ;
; StateMachine:Unidad_Control|State.IDLE    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; StateMachine:Unidad_Control|State.IDLE    ; N/A     ;
; StateMachine:Unidad_Control|State.PROCESS ; post-fitting  ; connected ; Top                            ; post-synthesis    ; StateMachine:Unidad_Control|State.PROCESS ; N/A     ;
; StateMachine:Unidad_Control|State.PROCESS ; post-fitting  ; connected ; Top                            ; post-synthesis    ; StateMachine:Unidad_Control|State.PROCESS ; N/A     ;
; StateMachine:Unidad_Control|State.READY   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; StateMachine:Unidad_Control|State.READY   ; N/A     ;
; StateMachine:Unidad_Control|State.READY   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; StateMachine:Unidad_Control|State.READY   ; N/A     ;
; StateMachine:Unidad_Control|State.SETUP   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; StateMachine:Unidad_Control|State.SETUP   ; N/A     ;
; StateMachine:Unidad_Control|State.SETUP   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; StateMachine:Unidad_Control|State.SETUP   ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; clk                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; clk                                       ; N/A     ;
+-------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Sun Apr 14 23:21:32 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Multiplicador -c Multiplicador
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file src/multiplicador_pll.sv
    Info (12023): Found entity 1: Multiplicador_PLL
Info (12021): Found 1 design units, including 1 entities, in source file src/statemachine.sv
    Info (12023): Found entity 1: StateMachine
Info (12021): Found 1 design units, including 1 entities, in source file src/pipo.sv
    Info (12023): Found entity 1: PIPO
Info (12021): Found 1 design units, including 1 entities, in source file src/one_shot.sv
    Info (12023): Found entity 1: One_Shot
Info (12021): Found 1 design units, including 1 entities, in source file src/multiplicador_tb.sv
    Info (12023): Found entity 1: Multiplicador_TB
Info (12021): Found 1 design units, including 1 entities, in source file src/multiplicador.sv
    Info (12023): Found entity 1: Multiplicador
Info (12021): Found 1 design units, including 1 entities, in source file src/counter.sv
    Info (12023): Found entity 1: Counter
Info (12021): Found 1 design units, including 1 entities, in source file src/booth.sv
    Info (12023): Found entity 1: Booth
Info (12021): Found 1 design units, including 1 entities, in source file clockgenerator.v
    Info (12023): Found entity 1: ClockGenerator
Info (12021): Found 1 design units, including 0 entities, in source file src/global.sv
    Info (12022): Found design unit 1: Global (SystemVerilog)
Info (12021): Found 1 design units, including 1 entities, in source file src/pipo_2.sv
    Info (12023): Found entity 1: PIPO_2
Info (12021): Found 1 design units, including 1 entities, in source file src/suma.sv
    Info (12023): Found entity 1: Suma
Info (12021): Found 1 design units, including 1 entities, in source file src/resta.sv
    Info (12023): Found entity 1: Resta
Info (12127): Elaborating entity "Multiplicador" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at Multiplicador.sv(137): truncated value with size 19 to match size of target (18)
Info (12128): Elaborating entity "One_Shot" for hierarchy "One_Shot:Start"
Info (12128): Elaborating entity "PIPO" for hierarchy "PIPO:PIPO_Multiplicand"
Info (12128): Elaborating entity "StateMachine" for hierarchy "StateMachine:Unidad_Control"
Info (10264): Verilog HDL Case Statement information at StateMachine.sv(58): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "Counter" for hierarchy "Counter:Modulo_Contador"
Info (12128): Elaborating entity "Booth" for hierarchy "Booth:Modulo_Multi"
Info (12128): Elaborating entity "Suma" for hierarchy "Suma:Suma"
Info (12128): Elaborating entity "Resta" for hierarchy "Resta:Resta"
Info (12128): Elaborating entity "PIPO_2" for hierarchy "PIPO_2:PIPO_Producto"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ou14.tdf
    Info (12023): Found entity 1: altsyncram_ou14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ngi.tdf
    Info (12023): Found entity 1: cntr_ngi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf
    Info (12023): Found entity 1: cntr_fgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 5 modules, 5 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc44919fb/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc44919fb/submodules/alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc44919fb/submodules/alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldc44919fb/submodules/alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc44919fb/submodules/alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_splitter
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/Asakus/Desktop/TareasDV/PO2/src/output_files/Multiplicador.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 148 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1539 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 38 output pins
    Info (21061): Implemented 1419 logic cells
    Info (21064): Implemented 57 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4884 megabytes
    Info: Processing ended: Sun Apr 14 23:22:24 2019
    Info: Elapsed time: 00:00:52
    Info: Total CPU time (on all processors): 00:00:55


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Asakus/Desktop/TareasDV/PO2/src/output_files/Multiplicador.map.smsg.


