****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Mon Mar  6 14:56:44 2017
****************************************


  Startpoint: fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[36]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/out_dff/q_reg[103]
               (rising edge-triggered flip-flop clocked by gclk)
  Last common pin: fpu_mul/i_m4stg_frac/NBUFFX8_G3B2I3/Z
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (propagated)                        0.61       0.61
  fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[36]/CLK (DFFX1)
                                                          0.00       0.61 r
  fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[36]/Q (DFFX1)      0.19 +     0.80 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U614/QN (NAND2X0)
                                                          0.06 +     0.86 f
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U409/QN (OAI21X1)
                                                          0.11 +     0.97 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U393/QN (AOI21X1)
                                                          0.09 +     1.06 f
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U391/QN (OAI21X1)
                                                          0.10 +     1.16 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U323/QN (AOI21X1)
                                                          0.10 +     1.26 f
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U268/QN (OAI21X1)
                                                          0.10 +     1.36 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U258/QN (AOI21X1)
                                                          0.09 +     1.46 f
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U248/QN (OAI21X1)
                                                          0.10 +     1.55 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U238/QN (AOI21X1)
                                                          0.09 +     1.65 f
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U228/QN (OAI21X1)
                                                          0.10 +     1.74 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U218/QN (AOI21X1)
                                                          0.09 +     1.84 f
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U208/QN (OAI21X1)
                                                          0.10 +     1.93 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U198/QN (AOI21X1)
                                                          0.09 +     2.03 f
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U188/QN (OAI21X1)
                                                          0.10 +     2.13 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U178/QN (AOI21X1)
                                                          0.09 +     2.22 f
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U168/QN (OAI21X1)
                                                          0.10 +     2.32 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U158/QN (AOI21X1)
                                                          0.10 +     2.42 f
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U148/QN (OAI21X1)
                                                          0.10 +     2.52 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U138/QN (AOI21X1)
                                                          0.10 +     2.61 f
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U128/QN (OAI21X1)
                                                          0.10 +     2.71 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U118/QN (AOI21X1)
                                                          0.10 +     2.81 f
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U108/QN (OAI21X1)
                                                          0.10 +     2.91 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U98/QN (AOI21X1)
                                                          0.10 +     3.01 f
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U88/QN (OAI21X1)
                                                          0.10 +     3.11 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U78/QN (AOI21X1)
                                                          0.09 +     3.21 f
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U68/QN (OAI21X1)
                                                          0.10 +     3.31 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U58/QN (AOI21X1)
                                                          0.09 +     3.40 f
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U48/QN (OAI21X1)
                                                          0.10 +     3.50 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U38/QN (AOI21X1)
                                                          0.10 +     3.59 f
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U28/QN (OAI21X1)
                                                          0.09 +     3.69 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U574/Q (AO21X1)
                                                          0.07 +     3.76 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U23/CO (FADDX1)
                                                          0.10 +     3.86 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U22/CO (FADDX1)
                                                          0.10 +     3.95 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U21/CO (FADDX1)
                                                          0.10 +     4.06 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U20/CO (FADDX1)
                                                          0.10 +     4.16 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U19/CO (FADDX1)
                                                          0.10 +     4.25 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U18/CO (FADDX1)
                                                          0.10 +     4.35 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U17/CO (FADDX1)
                                                          0.10 +     4.45 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U16/CO (FADDX1)
                                                          0.10 +     4.55 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U15/CO (FADDX1)
                                                          0.10 +     4.65 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U14/CO (FADDX1)
                                                          0.10 +     4.75 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U13/CO (FADDX1)
                                                          0.10 +     4.85 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U12/CO (FADDX1)
                                                          0.10 +     4.95 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U11/CO (FADDX1)
                                                          0.10 +     5.05 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U10/CO (FADDX1)
                                                          0.10 +     5.15 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U9/CO (FADDX1)
                                                          0.10 +     5.25 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U8/CO (FADDX1)
                                                          0.10 +     5.35 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U7/CO (FADDX1)
                                                          0.10 +     5.45 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U6/CO (FADDX1)
                                                          0.10 +     5.55 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U5/CO (FADDX1)
                                                          0.09 +     5.64 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U459/Q (XOR2X2)
                                                          0.09 +     5.73 f
  fpu_mul/i_m4stg_frac/U2/Z (DELLN2X2)                    0.44 +     6.17 f
  fpu_mul/i_m4stg_frac/U225/Q (AND3X1)                    0.10 +     6.27 f
  fpu_mul/i_m4stg_frac/U238/Q (AND2X1)                    0.07 +     6.34 f
  fpu_mul/i_m4stg_frac/U236/Q (AND2X1)                    0.06 +     6.40 f
  fpu_mul/i_m4stg_frac/U234/Q (AND2X1)                    0.06 +     6.46 f
  fpu_mul/i_m4stg_frac/U232/Q (AND2X1)                    0.06 +     6.52 f
  fpu_mul/i_m4stg_frac/U231/Q (XOR2X1)                    0.06 +     6.58 r
  fpu_mul/i_m4stg_frac/out_dff/U100/Q (AO22X1)            0.06 +     6.64 r
  fpu_mul/i_m4stg_frac/out_dff/q_reg[103]/D (DFFX1)       0.00 +     6.64 r
  data arrival time                                                  6.64

  clock gclk (rise edge)                                  6.00       6.00
  clock network delay (propagated)                        0.54       6.54
  clock reconvergence pessimism                           0.03       6.57
  clock uncertainty                                      -0.10       6.47
  fpu_mul/i_m4stg_frac/out_dff/q_reg[103]/CLK (DFFX1)                6.47 r
  library setup time                                     -0.05       6.42
  data required time                                                 6.42
  ------------------------------------------------------------------------------
  data required time                                                 6.42
  data arrival time                                                 -6.64
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.23


1
