// Seed: 3400671711
`timescale 1ps / 1 ps
module module_0 (
    input  logic id_0
    , id_2,
    output logic id_1
);
endmodule
