Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat May 30 20:04:26 2020
| Host         : ux305 running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_timing_summary -max_paths 10 -file double_iq_pid_vco_wrapper_timing_summary_routed.rpt -pb double_iq_pid_vco_wrapper_timing_summary_routed.pb -rpx double_iq_pid_vco_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : double_iq_pid_vco_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.169        0.000                      0                23665        0.006        0.000                      0                23665        1.845        0.000                       0                  9072  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
adc_clk         {0.000 4.000}        8.000           125.000         
  dac_2clk_out  {0.000 2.000}        4.000           250.000         
  dac_2ph_out   {-0.500 1.500}       4.000           250.000         
  dac_clk_fb    {0.000 4.000}        8.000           125.000         
  dac_clk_out   {0.000 4.000}        8.000           125.000         
clk_fpga_0      {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk               0.169        0.000                      0                14594        0.006        0.000                      0                14594        2.000        0.000                       0                  5234  
  dac_2clk_out                                                                                                                                                    1.845        0.000                       0                     3  
  dac_2ph_out                                                                                                                                                     1.845        0.000                       0                     3  
  dac_clk_fb                                                                                                                                                      5.845        0.000                       0                     3  
  dac_clk_out         0.568        0.000                      0                   73        0.153        0.000                      0                   73        3.500        0.000                       0                    75  
clk_fpga_0            0.321        0.000                      0                 8201        0.024        0.000                      0                 8201        3.020        0.000                       0                  3754  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  adc_clk            adc_clk                  0.252        0.000                      0                   29        1.812        0.000                      0                   29  
**async_default**  clk_fpga_0         clk_fpga_0               0.631        0.000                      0                  768        0.630        0.000                      0                  768  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/ready_s_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 0.419ns (6.032%)  route 6.527ns (93.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.669     4.830    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X21Y37         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.419     5.249 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2971, routed)        6.527    11.776    double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/data_rst_i
    SLICE_X34Y47         FDRE                                         r  double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/ready_s_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.501    12.413    double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/data_clk_i
    SLICE_X34Y47         FDRE                                         r  double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/ready_s_reg[17]/C
                         clock pessimism              0.263    12.677    
                         clock uncertainty           -0.035    12.641    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.696    11.945    double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/ready_s_reg[17]
  -------------------------------------------------------------------
                         required time                         11.945    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[11].logic_inst/res_s_reg/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.020ns  (logic 0.419ns (5.969%)  route 6.601ns (94.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 12.491 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.669     4.830    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X21Y37         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.419     5.249 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2971, routed)        6.601    11.850    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[11].logic_inst/data_rst_i
    DSP48_X1Y21          DSP48E1                                      r  double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[11].logic_inst/res_s_reg/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.579    12.491    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[11].logic_inst/data_clk_i
    DSP48_X1Y21          DSP48E1                                      r  double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[11].logic_inst/res_s_reg/CLK
                         clock pessimism              0.249    12.740    
                         clock uncertainty           -0.035    12.705    
    DSP48_X1Y21          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.679    12.026    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[11].logic_inst/res_s_reg
  -------------------------------------------------------------------
                         required time                         12.026    
                         arrival time                         -11.850    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[16].logic_inst/must_rst_s_reg/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.911ns  (logic 0.419ns (6.063%)  route 6.492ns (93.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.669     4.830    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X21Y37         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.419     5.249 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2971, routed)        6.492    11.741    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[16].logic_inst/data_rst_i
    SLICE_X34Y50         FDRE                                         r  double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[16].logic_inst/must_rst_s_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.491    12.403    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[16].logic_inst/data_clk_i
    SLICE_X34Y50         FDRE                                         r  double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[16].logic_inst/must_rst_s_reg/C
                         clock pessimism              0.249    12.652    
                         clock uncertainty           -0.035    12.616    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.696    11.920    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[16].logic_inst/must_rst_s_reg
  -------------------------------------------------------------------
                         required time                         11.920    
                         arrival time                         -11.741    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[17].logic_inst/must_rst_s_reg/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.911ns  (logic 0.419ns (6.063%)  route 6.492ns (93.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.669     4.830    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X21Y37         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.419     5.249 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2971, routed)        6.492    11.741    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[17].logic_inst/data_rst_i
    SLICE_X34Y50         FDRE                                         r  double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[17].logic_inst/must_rst_s_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.491    12.403    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[17].logic_inst/data_clk_i
    SLICE_X34Y50         FDRE                                         r  double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[17].logic_inst/must_rst_s_reg/C
                         clock pessimism              0.249    12.652    
                         clock uncertainty           -0.035    12.616    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.696    11.920    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[17].logic_inst/must_rst_s_reg
  -------------------------------------------------------------------
                         required time                         11.920    
                         arrival time                         -11.741    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[17].logic_inst/ready_s_reg/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.911ns  (logic 0.419ns (6.063%)  route 6.492ns (93.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.669     4.830    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X21Y37         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.419     5.249 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2971, routed)        6.492    11.741    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[17].logic_inst/data_rst_i
    SLICE_X34Y50         FDRE                                         r  double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[17].logic_inst/ready_s_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.491    12.403    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[17].logic_inst/data_clk_i
    SLICE_X34Y50         FDRE                                         r  double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[17].logic_inst/ready_s_reg/C
                         clock pessimism              0.249    12.652    
                         clock uncertainty           -0.035    12.616    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.696    11.920    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[17].logic_inst/ready_s_reg
  -------------------------------------------------------------------
                         required time                         11.920    
                         arrival time                         -11.741    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[8].logic_inst/final_res_s_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.915ns  (logic 0.419ns (6.059%)  route 6.496ns (93.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 12.395 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.669     4.830    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X21Y37         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.419     5.249 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2971, routed)        6.496    11.745    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[8].logic_inst/data_rst_i
    SLICE_X34Y24         FDRE                                         r  double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[8].logic_inst/final_res_s_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.483    12.395    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[8].logic_inst/data_clk_i
    SLICE_X34Y24         FDRE                                         r  double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[8].logic_inst/final_res_s_reg[20]/C
                         clock pessimism              0.263    12.659    
                         clock uncertainty           -0.035    12.623    
    SLICE_X34Y24         FDRE (Setup_fdre_C_R)       -0.696    11.927    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[8].logic_inst/final_res_s_reg[20]
  -------------------------------------------------------------------
                         required time                         11.927    
                         arrival time                         -11.745    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[8].logic_inst/final_res_s_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.915ns  (logic 0.419ns (6.059%)  route 6.496ns (93.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 12.395 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.669     4.830    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X21Y37         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.419     5.249 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2971, routed)        6.496    11.745    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[8].logic_inst/data_rst_i
    SLICE_X34Y24         FDRE                                         r  double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[8].logic_inst/final_res_s_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.483    12.395    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[8].logic_inst/data_clk_i
    SLICE_X34Y24         FDRE                                         r  double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[8].logic_inst/final_res_s_reg[26]/C
                         clock pessimism              0.263    12.659    
                         clock uncertainty           -0.035    12.623    
    SLICE_X34Y24         FDRE (Setup_fdre_C_R)       -0.696    11.927    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[8].logic_inst/final_res_s_reg[26]
  -------------------------------------------------------------------
                         required time                         11.927    
                         arrival time                         -11.745    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[8].logic_inst/final_res_s_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.915ns  (logic 0.419ns (6.059%)  route 6.496ns (93.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 12.395 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.669     4.830    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X21Y37         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.419     5.249 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2971, routed)        6.496    11.745    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[8].logic_inst/data_rst_i
    SLICE_X34Y24         FDRE                                         r  double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[8].logic_inst/final_res_s_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.483    12.395    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[8].logic_inst/data_clk_i
    SLICE_X34Y24         FDRE                                         r  double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[8].logic_inst/final_res_s_reg[31]/C
                         clock pessimism              0.263    12.659    
                         clock uncertainty           -0.035    12.623    
    SLICE_X34Y24         FDRE (Setup_fdre_C_R)       -0.696    11.927    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[8].logic_inst/final_res_s_reg[31]
  -------------------------------------------------------------------
                         required time                         11.927    
                         arrival time                         -11.745    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[18].logic_inst/final_res_s_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.074ns  (logic 0.419ns (5.924%)  route 6.655ns (94.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 12.477 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.669     4.830    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X21Y37         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.419     5.249 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2971, routed)        6.655    11.904    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[18].logic_inst/data_rst_i
    SLICE_X36Y53         FDRE                                         r  double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[18].logic_inst/final_res_s_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.565    12.477    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[18].logic_inst/data_clk_i
    SLICE_X36Y53         FDRE                                         r  double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[18].logic_inst/final_res_s_reg[11]/C
                         clock pessimism              0.249    12.726    
                         clock uncertainty           -0.035    12.690    
    SLICE_X36Y53         FDRE (Setup_fdre_C_R)       -0.601    12.089    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[18].logic_inst/final_res_s_reg[11]
  -------------------------------------------------------------------
                         required time                         12.089    
                         arrival time                         -11.904    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[18].logic_inst/final_res_s_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.074ns  (logic 0.419ns (5.924%)  route 6.655ns (94.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 12.477 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.669     4.830    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X21Y37         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.419     5.249 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2971, routed)        6.655    11.904    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[18].logic_inst/data_rst_i
    SLICE_X36Y53         FDRE                                         r  double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[18].logic_inst/final_res_s_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.565    12.477    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[18].logic_inst/data_clk_i
    SLICE_X36Y53         FDRE                                         r  double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[18].logic_inst/final_res_s_reg[19]/C
                         clock pessimism              0.249    12.726    
                         clock uncertainty           -0.035    12.690    
    SLICE_X36Y53         FDRE (Setup_fdre_C_R)       -0.601    12.089    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[18].logic_inst/final_res_s_reg[19]
  -------------------------------------------------------------------
                         required time                         12.089    
                         arrival time                         -11.904    
  -------------------------------------------------------------------
                         slack                                  0.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/meanReal_0/U0/final_s_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dataReal_to_ram_fast/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_1/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.187%)  route 0.219ns (60.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.565     1.620    double_iq_pid_vco_i/meanReal_0/U0/data_clk_i
    SLICE_X7Y41          FDRE                                         r  double_iq_pid_vco_i/meanReal_0/U0/final_s_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.141     1.761 r  double_iq_pid_vco_i/meanReal_0/U0/final_s_reg[47]/Q
                         net (fo=1, routed)           0.219     1.980    double_iq_pid_vco_i/dataReal_to_ram_fast/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/gteq_axi_bits.ram_msb/data1_i[47]
    RAMB36_X0Y7          RAMB36E1                                     r  double_iq_pid_vco_i/dataReal_to_ram_fast/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_1/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.874     2.020    double_iq_pid_vco_i/dataReal_to_ram_fast/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/gteq_axi_bits.ram_msb/data1_clk_i
    RAMB36_X0Y7          RAMB36E1                                     r  double_iq_pid_vco_i/dataReal_to_ram_fast/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.343     1.678    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.296     1.974    double_iq_pid_vco_i/dataReal_to_ram_fast/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/dds_range/U0/data_a_out_s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/mixer_sin_2/U0/data2_in_s_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.893%)  route 0.157ns (55.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.555     1.610    double_iq_pid_vco_i/dds_range/U0/ref_clk_i
    SLICE_X22Y87         FDRE                                         r  double_iq_pid_vco_i/dds_range/U0/data_a_out_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y87         FDRE (Prop_fdre_C_Q)         0.128     1.738 r  double_iq_pid_vco_i/dds_range/U0/data_a_out_s_reg[8]/Q
                         net (fo=1, routed)           0.157     1.895    double_iq_pid_vco_i/mixer_sin_2/U0/data2_i[8]
    SLICE_X20Y87         FDRE                                         r  double_iq_pid_vco_i/mixer_sin_2/U0/data2_in_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.825     1.971    double_iq_pid_vco_i/mixer_sin_2/U0/data2_clk_i
    SLICE_X20Y87         FDRE                                         r  double_iq_pid_vco_i/mixer_sin_2/U0/data2_in_s_reg[8]/C
                         clock pessimism             -0.095     1.876    
    SLICE_X20Y87         FDRE (Hold_fdre_C_D)         0.006     1.882    double_iq_pid_vco_i/mixer_sin_2/U0/data2_in_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/meanReal_3/U0/final_s_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_0/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.996%)  route 0.227ns (58.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.557     1.612    double_iq_pid_vco_i/meanReal_3/U0/data_clk_i
    SLICE_X8Y68          FDRE                                         r  double_iq_pid_vco_i/meanReal_3/U0/final_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.164     1.776 r  double_iq_pid_vco_i/meanReal_3/U0/final_s_reg[14]/Q
                         net (fo=1, routed)           0.227     2.003    double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/gteq_axi_bits.ram_msb/data2_i[14]
    RAMB36_X0Y14         RAMB36E1                                     r  double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_0/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.860     2.006    double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/gteq_axi_bits.ram_msb/data2_clk_i
    RAMB36_X0Y14         RAMB36E1                                     r  double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.325     1.682    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.296     1.978    double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/meanReal_0/U0/final_s_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dataReal_to_ram_fast/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_1/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.315%)  route 0.247ns (63.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.566     1.621    double_iq_pid_vco_i/meanReal_0/U0/data_clk_i
    SLICE_X7Y45          FDRE                                         r  double_iq_pid_vco_i/meanReal_0/U0/final_s_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141     1.762 r  double_iq_pid_vco_i/meanReal_0/U0/final_s_reg[61]/Q
                         net (fo=1, routed)           0.247     2.009    double_iq_pid_vco_i/dataReal_to_ram_fast/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/gteq_axi_bits.ram_msb/data1_i[61]
    RAMB36_X0Y7          RAMB36E1                                     r  double_iq_pid_vco_i/dataReal_to_ram_fast/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_1/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.874     2.020    double_iq_pid_vco_i/dataReal_to_ram_fast/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/gteq_axi_bits.ram_msb/data1_clk_i
    RAMB36_X0Y7          RAMB36E1                                     r  double_iq_pid_vco_i/dataReal_to_ram_fast/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.343     1.678    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.296     1.974    double_iq_pid_vco_i/dataReal_to_ram_fast/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/meanReal_0/U0/final_s_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dataReal_to_ram_fast/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_1/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.186%)  route 0.249ns (63.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.565     1.620    double_iq_pid_vco_i/meanReal_0/U0/data_clk_i
    SLICE_X7Y42          FDRE                                         r  double_iq_pid_vco_i/meanReal_0/U0/final_s_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.141     1.761 r  double_iq_pid_vco_i/meanReal_0/U0/final_s_reg[52]/Q
                         net (fo=1, routed)           0.249     2.010    double_iq_pid_vco_i/dataReal_to_ram_fast/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/gteq_axi_bits.ram_msb/data1_i[52]
    RAMB36_X0Y7          RAMB36E1                                     r  double_iq_pid_vco_i/dataReal_to_ram_fast/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_1/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.874     2.020    double_iq_pid_vco_i/dataReal_to_ram_fast/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/gteq_axi_bits.ram_msb/data1_clk_i
    RAMB36_X0Y7          RAMB36E1                                     r  double_iq_pid_vco_i/dataReal_to_ram_fast/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.343     1.678    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.296     1.974    double_iq_pid_vco_i/dataReal_to_ram_fast/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/meanReal_0/U0/final_s_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dataReal_to_ram_fast/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_1/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.712%)  route 0.254ns (64.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.566     1.621    double_iq_pid_vco_i/meanReal_0/U0/data_clk_i
    SLICE_X7Y44          FDRE                                         r  double_iq_pid_vco_i/meanReal_0/U0/final_s_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.141     1.762 r  double_iq_pid_vco_i/meanReal_0/U0/final_s_reg[59]/Q
                         net (fo=1, routed)           0.254     2.016    double_iq_pid_vco_i/dataReal_to_ram_fast/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/gteq_axi_bits.ram_msb/data1_i[59]
    RAMB36_X0Y7          RAMB36E1                                     r  double_iq_pid_vco_i/dataReal_to_ram_fast/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_1/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.874     2.020    double_iq_pid_vco_i/dataReal_to_ram_fast/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/gteq_axi_bits.ram_msb/data1_clk_i
    RAMB36_X0Y7          RAMB36E1                                     r  double_iq_pid_vco_i/dataReal_to_ram_fast/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.343     1.678    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.296     1.974    double_iq_pid_vco_i/dataReal_to_ram_fast/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/meanReal_3/U0/final_s_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_0/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.518%)  route 0.251ns (60.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.557     1.612    double_iq_pid_vco_i/meanReal_3/U0/data_clk_i
    SLICE_X8Y68          FDRE                                         r  double_iq_pid_vco_i/meanReal_3/U0/final_s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.164     1.776 r  double_iq_pid_vco_i/meanReal_3/U0/final_s_reg[13]/Q
                         net (fo=1, routed)           0.251     2.027    double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/gteq_axi_bits.ram_msb/data2_i[13]
    RAMB36_X0Y14         RAMB36E1                                     r  double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_0/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.860     2.006    double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/gteq_axi_bits.ram_msb/data2_clk_i
    RAMB36_X0Y14         RAMB36E1                                     r  double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.325     1.682    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.296     1.978    double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/meanReal_3/U0/final_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_0/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.644%)  route 0.250ns (60.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.559     1.614    double_iq_pid_vco_i/meanReal_3/U0/data_clk_i
    SLICE_X8Y66          FDRE                                         r  double_iq_pid_vco_i/meanReal_3/U0/final_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164     1.778 r  double_iq_pid_vco_i/meanReal_3/U0/final_s_reg[5]/Q
                         net (fo=1, routed)           0.250     2.028    double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/gteq_axi_bits.ram_msb/data2_i[5]
    RAMB36_X0Y14         RAMB36E1                                     r  double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.860     2.006    double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/gteq_axi_bits.ram_msb/data2_clk_i
    RAMB36_X0Y14         RAMB36E1                                     r  double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.325     1.682    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.978    double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/meanReal_3/U0/final_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_0/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.987%)  route 0.257ns (61.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.558     1.613    double_iq_pid_vco_i/meanReal_3/U0/data_clk_i
    SLICE_X8Y67          FDRE                                         r  double_iq_pid_vco_i/meanReal_3/U0/final_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.164     1.777 r  double_iq_pid_vco_i/meanReal_3/U0/final_s_reg[9]/Q
                         net (fo=1, routed)           0.257     2.034    double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/gteq_axi_bits.ram_msb/data2_i[9]
    RAMB36_X0Y14         RAMB36E1                                     r  double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_0/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.860     2.006    double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/gteq_axi_bits.ram_msb/data2_clk_i
    RAMB36_X0Y14         RAMB36E1                                     r  double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.325     1.682    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.296     1.978    double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/meanReal_3/U0/final_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.157%)  route 0.255ns (60.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.560     1.615    double_iq_pid_vco_i/meanReal_3/U0/data_clk_i
    SLICE_X8Y65          FDRE                                         r  double_iq_pid_vco_i/meanReal_3/U0/final_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDRE (Prop_fdre_C_Q)         0.164     1.779 r  double_iq_pid_vco_i/meanReal_3/U0/final_s_reg[2]/Q
                         net (fo=1, routed)           0.255     2.034    double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/gteq_axi_bits.ram_msb/data2_i[2]
    RAMB36_X0Y14         RAMB36E1                                     r  double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.860     2.006    double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/gteq_axi_bits.ram_msb/data2_clk_i
    RAMB36_X0Y14         RAMB36E1                                     r  double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.325     1.682    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.978    double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { phys_interface_0_clk_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK       n/a            4.275         8.000       3.725      DSP48_X0Y34     double_iq_pid_vco_i/mixer_sin_2/U0/data_s/CLK
Min Period        n/a     DSP48E1/CLK       n/a            4.275         8.000       3.725      DSP48_X0Y30     double_iq_pid_vco_i/mixer_sin_3/U0/data_s/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y13     double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[12].logic_inst/res_s_reg/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y17     double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[16].logic_inst/res_s_reg/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y2      double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[1].logic_inst/res_s_reg/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y5      double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[4].logic_inst/res_s_reg/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y9      double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[8].logic_inst/res_s_reg/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y32     double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[22].logic_inst/res_s_reg/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y24     double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[23].logic_inst/res_s_reg/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y25     double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[15].logic_inst/res_s_reg/CLK
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKIN1
Low Pulse Width   Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X32Y34    double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[12].logic_inst/final_res_s_reg[10]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X32Y34    double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[12].logic_inst/final_res_s_reg[11]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X32Y34    double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[12].logic_inst/final_res_s_reg[12]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X32Y34    double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[12].logic_inst/final_res_s_reg[14]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X29Y34    double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[12].logic_inst/final_res_s_reg[15]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X29Y34    double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[12].logic_inst/final_res_s_reg[16]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X30Y35    double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[12].logic_inst/final_res_s_reg[17]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X32Y34    double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[12].logic_inst/final_res_s_reg[18]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X32Y24    double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[4].logic_inst/final_res_s_reg[11]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X32Y24    double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[4].logic_inst/final_res_s_reg[13]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X32Y24    double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/gen_macc[4].logic_inst/final_res_s_reg[14]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X41Y43    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[15].logic_inst/data_en_o_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X36Y65    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[22].logic_inst/final_res_s_reg[17]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X36Y65    double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/gen_macc[22].logic_inst/final_res_s_reg[18]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X37Y43    double_iq_pid_vco_i/adc1_offset/U0/add_constRealLogic/data_s_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X37Y45    double_iq_pid_vco_i/adc1_offset/U0/add_constRealLogic/data_s_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  dac_2clk_out
  To Clock:  dac_2clk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2clk_out
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3   double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac2_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  dac_2ph_out
  To Clock:  dac_2ph_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2ph_out
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac2ph_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_fb
  To Clock:  dac_clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y5   double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dacfb_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_out
  To Clock:  dac_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        0.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_2/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.456ns (18.429%)  route 2.018ns (81.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.702     4.863    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y55         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          2.018     7.378    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y82         ODDR                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_2/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.509     8.421    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.538     8.450    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y82         ODDR                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_2/C
                         clock pessimism              0.363     8.814    
                         clock uncertainty           -0.069     8.745    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_R)       -0.798     7.947    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_2
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_11/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.456ns (18.939%)  route 1.952ns (81.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.702     4.863    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y55         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.952     7.312    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y69         ODDR                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_11/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.509     8.421    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.535     8.447    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y69         ODDR                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_11/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y69         ODDR (Setup_oddr_C_R)       -0.798     7.944    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_11
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.312    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_6/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 0.456ns (18.942%)  route 1.951ns (81.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 8.451 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.702     4.863    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y55         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.951     7.311    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y66         ODDR                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_6/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.509     8.421    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.539     8.451    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y66         ODDR                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_6/C
                         clock pessimism              0.363     8.815    
                         clock uncertainty           -0.069     8.746    
    OLOGIC_X0Y66         ODDR (Setup_oddr_C_R)       -0.798     7.948    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_6
  -------------------------------------------------------------------
                         required time                          7.948    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_12/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 0.456ns (18.949%)  route 1.951ns (81.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.702     4.863    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y55         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.951     7.311    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y91         ODDR                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_12/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.509     8.421    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.544     8.456    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y91         ODDR                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_12/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.069     8.751    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_R)       -0.798     7.953    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_12
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_13/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.456ns (18.955%)  route 1.950ns (81.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.702     4.863    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y55         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.950     7.310    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y92         ODDR                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_13/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.509     8.421    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.544     8.456    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y92         ODDR                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_13/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.069     8.751    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_R)       -0.798     7.953    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_13
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -7.310    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_0/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.456ns (19.061%)  route 1.936ns (80.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.702     4.863    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y55         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.936     7.296    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y86         ODDR                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_0/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.509     8.421    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.540     8.452    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y86         ODDR                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_0/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_R)       -0.798     7.949    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_0
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_5/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 0.456ns (19.558%)  route 1.876ns (80.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.702     4.863    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y55         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.876     7.236    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y79         ODDR                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_5/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.509     8.421    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.535     8.447    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y79         ODDR                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_5/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y79         ODDR (Setup_oddr_C_R)       -0.798     7.944    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_5
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.236    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_3/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.456ns (19.604%)  route 1.870ns (80.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.702     4.863    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y55         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.870     7.230    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y81         ODDR                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_3/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.509     8.421    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.538     8.450    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y81         ODDR                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_3/C
                         clock pessimism              0.363     8.814    
                         clock uncertainty           -0.069     8.745    
    OLOGIC_X0Y81         ODDR (Setup_oddr_C_R)       -0.798     7.947    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_3
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_7/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.456ns (20.119%)  route 1.811ns (79.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 8.451 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.702     4.863    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y55         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.811     7.171    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y65         ODDR                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_7/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.509     8.421    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.539     8.451    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y65         ODDR                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_7/C
                         clock pessimism              0.363     8.815    
                         clock uncertainty           -0.069     8.746    
    OLOGIC_X0Y65         ODDR (Setup_oddr_C_R)       -0.798     7.948    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_7
  -------------------------------------------------------------------
                         required time                          7.948    
                         arrival time                          -7.171    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_10/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.456ns (20.174%)  route 1.804ns (79.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.702     4.863    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y55         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.804     7.164    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y70         ODDR                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_10/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.509     8.421    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.535     8.447    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y70         ODDR                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_10/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y70         ODDR (Setup_oddr_C_R)       -0.798     7.944    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_10
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                  0.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.640%)  route 0.102ns (35.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.551     1.606    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.583     1.638    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X40Y81         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.141     1.779 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[5]/Q
                         net (fo=1, routed)           0.102     1.881    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s[5]
    SLICE_X42Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[5]_i_1/O
                         net (fo=1, routed)           0.000     1.926    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[5]_i_1_n_0
    SLICE_X42Y81         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.817     1.963    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.851     1.997    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X42Y81         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[5]/C
                         clock pessimism             -0.345     1.652    
    SLICE_X42Y81         FDRE (Hold_fdre_C_D)         0.121     1.773    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.870%)  route 0.159ns (46.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.551     1.606    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.581     1.636    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X37Y81         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141     1.777 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[4]/Q
                         net (fo=1, routed)           0.159     1.937    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s[4]
    SLICE_X42Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.982 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[4]_i_1/O
                         net (fo=1, routed)           0.000     1.982    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[4]_i_1_n_0
    SLICE_X42Y81         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.817     1.963    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.851     1.997    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X42Y81         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[4]/C
                         clock pessimism             -0.325     1.672    
    SLICE_X42Y81         FDRE (Hold_fdre_C_D)         0.121     1.793    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.411%)  route 0.183ns (49.589%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.551     1.606    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.581     1.636    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X36Y81         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.141     1.777 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[6]/Q
                         net (fo=1, routed)           0.183     1.960    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s[6]
    SLICE_X42Y78         LUT1 (Prop_lut1_I0_O)        0.045     2.005 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[6]_i_1/O
                         net (fo=1, routed)           0.000     2.005    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[6]_i_1_n_0
    SLICE_X42Y78         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.817     1.963    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.848     1.994    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X42Y78         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[6]/C
                         clock pessimism             -0.325     1.669    
    SLICE_X42Y78         FDRE (Hold_fdre_C_D)         0.120     1.789    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.227ns (61.721%)  route 0.141ns (38.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.551     1.606    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.586     1.641    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y64         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.128     1.769 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s_reg[7]/Q
                         net (fo=1, routed)           0.141     1.910    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s[7]
    SLICE_X43Y65         LUT1 (Prop_lut1_I0_O)        0.099     2.009 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b[7]_i_1/O
                         net (fo=1, routed)           0.000     2.009    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/p_1_out[7]
    SLICE_X43Y65         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.817     1.963    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.854     2.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y65         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[7]/C
                         clock pessimism             -0.345     1.655    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)         0.092     1.747    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.378%)  route 0.217ns (60.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.551     1.606    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.586     1.641    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X40Y84         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.141     1.782 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[13]/Q
                         net (fo=1, routed)           0.217     1.999    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s[13]
    SLICE_X42Y88         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.817     1.963    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.858     2.004    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X42Y88         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[13]/C
                         clock pessimism             -0.345     1.659    
    SLICE_X42Y88         FDRE (Hold_fdre_C_D)         0.060     1.719    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.941%)  route 0.268ns (59.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.551     1.606    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.581     1.636    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X37Y81         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141     1.777 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[3]/Q
                         net (fo=1, routed)           0.268     2.046    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s[3]
    SLICE_X42Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.091 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[3]_i_1/O
                         net (fo=1, routed)           0.000     2.091    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[3]_i_1_n_0
    SLICE_X42Y81         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.817     1.963    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.851     1.997    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X42Y81         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[3]/C
                         clock pessimism             -0.325     1.672    
    SLICE_X42Y81         FDRE (Hold_fdre_C_D)         0.121     1.793    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.161%)  route 0.266ns (58.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.551     1.606    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.585     1.640    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X40Y83         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE (Prop_fdre_C_Q)         0.141     1.781 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[0]/Q
                         net (fo=1, routed)           0.266     2.047    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s[0]
    SLICE_X42Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.092 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[0]_i_1/O
                         net (fo=1, routed)           0.000     2.092    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[0]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.817     1.963    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.855     2.001    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X42Y85         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[0]/C
                         clock pessimism             -0.345     1.656    
    SLICE_X42Y85         FDRE (Hold_fdre_C_D)         0.121     1.777    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.084%)  route 0.256ns (57.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.551     1.606    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.585     1.640    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X40Y83         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE (Prop_fdre_C_Q)         0.141     1.781 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[9]/Q
                         net (fo=1, routed)           0.256     2.037    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s[9]
    SLICE_X42Y76         LUT1 (Prop_lut1_I0_O)        0.045     2.082 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[9]_i_1/O
                         net (fo=1, routed)           0.000     2.082    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[9]_i_1_n_0
    SLICE_X42Y76         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.817     1.963    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.845     1.991    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X42Y76         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[9]/C
                         clock pessimism             -0.345     1.646    
    SLICE_X42Y76         FDRE (Hold_fdre_C_D)         0.121     1.767    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.416%)  route 0.263ns (58.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.551     1.606    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.581     1.636    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X36Y81         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.141     1.777 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[2]/Q
                         net (fo=1, routed)           0.263     2.040    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s[2]
    SLICE_X43Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.085 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[2]_i_1/O
                         net (fo=1, routed)           0.000     2.085    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[2]_i_1_n_0
    SLICE_X43Y81         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.817     1.963    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.851     1.997    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y81         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[2]/C
                         clock pessimism             -0.325     1.672    
    SLICE_X43Y81         FDRE (Hold_fdre_C_D)         0.091     1.763    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.162%)  route 0.289ns (60.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.551     1.606    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.581     1.636    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X36Y81         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.141     1.777 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[8]/Q
                         net (fo=1, routed)           0.289     2.066    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s[8]
    SLICE_X42Y76         LUT1 (Prop_lut1_I0_O)        0.045     2.111 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[8]_i_1/O
                         net (fo=1, routed)           0.000     2.111    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[8]_i_1_n_0
    SLICE_X42Y76         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.817     1.963    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.845     1.991    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X42Y76         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[8]/C
                         clock pessimism             -0.325     1.666    
    SLICE_X42Y76         FDRE (Hold_fdre_C_D)         0.121     1.787    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_0/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_1/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_10/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_11/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_12/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_13/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_2/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_3/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_4/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y85    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y81    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y76    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y88    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y88    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y85    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y81    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y81    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y81    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y81    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y88    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y88    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y78    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y83    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y81    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y83    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y84    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y84    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X37Y81    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y81    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7_axi/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.693ns  (logic 1.592ns (23.786%)  route 5.101ns (76.214%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 10.781 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.682     2.990    double_iq_pid_vco_i/ps7_axi/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X12Y48         FDRE                                         r  double_iq_pid_vco_i/ps7_axi/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.478     3.468 r  double_iq_pid_vco_i/ps7_axi/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/Q
                         net (fo=53, routed)          1.072     4.540    double_iq_pid_vco_i/ps7_axi/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_atarget_enc[3]
    SLICE_X17Y48         LUT4 (Prop_lut4_I1_O)        0.295     4.835 r  double_iq_pid_vco_i/ps7_axi/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_4/O
                         net (fo=4, routed)           1.033     5.868    double_iq_pid_vco_i/ps7_axi/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/f_mux_return1
    SLICE_X14Y48         LUT6 (Prop_lut6_I3_O)        0.124     5.992 r  double_iq_pid_vco_i/ps7_axi/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.693     6.686    double_iq_pid_vco_i/ps7_axi/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X13Y49         LUT5 (Prop_lut5_I4_O)        0.120     6.806 r  double_iq_pid_vco_i/ps7_axi/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=5, routed)           0.694     7.500    double_iq_pid_vco_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[1]
    SLICE_X11Y53         LUT3 (Prop_lut3_I2_O)        0.327     7.827 r  double_iq_pid_vco_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.519     8.346    double_iq_pid_vco_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg_0
    SLICE_X9Y53          LUT6 (Prop_lut6_I0_O)        0.124     8.470 f  double_iq_pid_vco_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.575     9.046    double_iq_pid_vco_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready_0_sn_1
    SLICE_X5Y49          LUT3 (Prop_lut3_I2_O)        0.124     9.170 r  double_iq_pid_vco_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.513     9.683    double_iq_pid_vco_i/ps7/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.589    10.781    double_iq_pid_vco_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.230    11.012    
                         clock uncertainty           -0.125    10.887    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    10.004    double_iq_pid_vco_i/ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.004    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dataReal_to_ram_fast/inst/handle_comm/axi_awaddr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.775ns  (logic 0.456ns (6.731%)  route 6.319ns (93.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 10.696 - 8.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.704     3.012    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X1Y66          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     3.468 r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2155, routed)        6.319     9.787    double_iq_pid_vco_i/dataReal_to_ram_fast/inst/handle_comm/s00_axi_reset
    SLICE_X6Y40          FDRE                                         r  double_iq_pid_vco_i/dataReal_to_ram_fast/inst/handle_comm/axi_awaddr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.504    10.696    double_iq_pid_vco_i/dataReal_to_ram_fast/inst/handle_comm/s00_axi_aclk
    SLICE_X6Y40          FDRE                                         r  double_iq_pid_vco_i/dataReal_to_ram_fast/inst/handle_comm/axi_awaddr_reg[2]/C
                         clock pessimism              0.116    10.812    
                         clock uncertainty           -0.125    10.687    
    SLICE_X6Y40          FDRE (Setup_fdre_C_R)       -0.524    10.163    double_iq_pid_vco_i/dataReal_to_ram_fast/inst/handle_comm/axi_awaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         10.163    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dataReal_to_ram_fast/inst/handle_comm/axi_awaddr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.775ns  (logic 0.456ns (6.731%)  route 6.319ns (93.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 10.696 - 8.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.704     3.012    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X1Y66          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     3.468 r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2155, routed)        6.319     9.787    double_iq_pid_vco_i/dataReal_to_ram_fast/inst/handle_comm/s00_axi_reset
    SLICE_X6Y40          FDRE                                         r  double_iq_pid_vco_i/dataReal_to_ram_fast/inst/handle_comm/axi_awaddr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.504    10.696    double_iq_pid_vco_i/dataReal_to_ram_fast/inst/handle_comm/s00_axi_aclk
    SLICE_X6Y40          FDRE                                         r  double_iq_pid_vco_i/dataReal_to_ram_fast/inst/handle_comm/axi_awaddr_reg[3]/C
                         clock pessimism              0.116    10.812    
                         clock uncertainty           -0.125    10.687    
    SLICE_X6Y40          FDRE (Setup_fdre_C_R)       -0.524    10.163    double_iq_pid_vco_i/dataReal_to_ram_fast/inst/handle_comm/axi_awaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         10.163    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dataReal_to_ram_fast/inst/handle_comm/axi_awready_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.775ns  (logic 0.456ns (6.731%)  route 6.319ns (93.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 10.696 - 8.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.704     3.012    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X1Y66          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     3.468 r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2155, routed)        6.319     9.787    double_iq_pid_vco_i/dataReal_to_ram_fast/inst/handle_comm/s00_axi_reset
    SLICE_X6Y40          FDRE                                         r  double_iq_pid_vco_i/dataReal_to_ram_fast/inst/handle_comm/axi_awready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.504    10.696    double_iq_pid_vco_i/dataReal_to_ram_fast/inst/handle_comm/s00_axi_aclk
    SLICE_X6Y40          FDRE                                         r  double_iq_pid_vco_i/dataReal_to_ram_fast/inst/handle_comm/axi_awready_reg/C
                         clock pessimism              0.116    10.812    
                         clock uncertainty           -0.125    10.687    
    SLICE_X6Y40          FDRE (Setup_fdre_C_R)       -0.524    10.163    double_iq_pid_vco_i/dataReal_to_ram_fast/inst/handle_comm/axi_awready_reg
  -------------------------------------------------------------------
                         required time                         10.163    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dataReal_to_ram_fast/inst/handle_comm/axi_wready_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.775ns  (logic 0.456ns (6.731%)  route 6.319ns (93.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 10.696 - 8.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.704     3.012    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X1Y66          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     3.468 r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2155, routed)        6.319     9.787    double_iq_pid_vco_i/dataReal_to_ram_fast/inst/handle_comm/s00_axi_reset
    SLICE_X6Y40          FDRE                                         r  double_iq_pid_vco_i/dataReal_to_ram_fast/inst/handle_comm/axi_wready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.504    10.696    double_iq_pid_vco_i/dataReal_to_ram_fast/inst/handle_comm/s00_axi_aclk
    SLICE_X6Y40          FDRE                                         r  double_iq_pid_vco_i/dataReal_to_ram_fast/inst/handle_comm/axi_wready_reg/C
                         clock pessimism              0.116    10.812    
                         clock uncertainty           -0.125    10.687    
    SLICE_X6Y40          FDRE (Setup_fdre_C_R)       -0.524    10.163    double_iq_pid_vco_i/dataReal_to_ram_fast/inst/handle_comm/axi_wready_reg
  -------------------------------------------------------------------
                         required time                         10.163    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds1_f0/U0/wb_add_constReal_inst/offset_l_s_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.177ns  (logic 1.450ns (20.203%)  route 5.727ns (79.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 10.721 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.765     3.073    double_iq_pid_vco_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[27])
                                                      1.450     4.523 r  double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0WDATA[27]
                         net (fo=28, routed)          5.727    10.250    double_iq_pid_vco_i/dds1_f0/U0/wb_add_constReal_inst/s00_axi_wdata[27]
    SLICE_X4Y78          FDCE                                         r  double_iq_pid_vco_i/dds1_f0/U0/wb_add_constReal_inst/offset_l_s_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.529    10.721    double_iq_pid_vco_i/dds1_f0/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X4Y78          FDCE                                         r  double_iq_pid_vco_i/dds1_f0/U0/wb_add_constReal_inst/offset_l_s_reg[27]/C
                         clock pessimism              0.116    10.837    
                         clock uncertainty           -0.125    10.712    
    SLICE_X4Y78          FDCE (Setup_fdce_C_D)       -0.045    10.667    double_iq_pid_vco_i/dds1_f0/U0/wb_add_constReal_inst/offset_l_s_reg[27]
  -------------------------------------------------------------------
                         required time                         10.667    
                         arrival time                         -10.250    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds1_f0/U0/wb_add_constReal_inst/offset_s_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.140ns  (logic 1.450ns (20.308%)  route 5.690ns (79.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 10.722 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.765     3.073    double_iq_pid_vco_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[21])
                                                      1.450     4.523 r  double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0WDATA[21]
                         net (fo=28, routed)          5.690    10.213    double_iq_pid_vco_i/dds1_f0/U0/wb_add_constReal_inst/s00_axi_wdata[21]
    SLICE_X3Y79          FDCE                                         r  double_iq_pid_vco_i/dds1_f0/U0/wb_add_constReal_inst/offset_s_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.530    10.722    double_iq_pid_vco_i/dds1_f0/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X3Y79          FDCE                                         r  double_iq_pid_vco_i/dds1_f0/U0/wb_add_constReal_inst/offset_s_reg[53]/C
                         clock pessimism              0.116    10.838    
                         clock uncertainty           -0.125    10.713    
    SLICE_X3Y79          FDCE (Setup_fdce_C_D)       -0.047    10.666    double_iq_pid_vco_i/dds1_f0/U0/wb_add_constReal_inst/offset_s_reg[53]
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                         -10.213    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/ram_addr_s_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.598ns  (logic 1.954ns (29.613%)  route 4.644ns (70.387%))
  Logic Levels:           5  (LUT4=2 LUT5=3)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.765     3.073    double_iq_pid_vco_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0WVALID
                         net (fo=14, routed)          1.047     5.454    double_iq_pid_vco_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X5Y56          LUT5 (Prop_lut5_I1_O)        0.124     5.578 r  double_iq_pid_vco_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=10, routed)          0.730     6.308    double_iq_pid_vco_i/ps7_axi/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X5Y69          LUT5 (Prop_lut5_I3_O)        0.124     6.432 r  double_iq_pid_vco_i/ps7_axi/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.804     7.236    double_iq_pid_vco_i/dataReal_to_ram_slow/inst/handle_comm/s00_axi_wvalid
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     7.360 r  double_iq_pid_vco_i/dataReal_to_ram_slow/inst/handle_comm/addr_reg[1]_i_2/O
                         net (fo=3, routed)           0.479     7.839    double_iq_pid_vco_i/dataReal_to_ram_slow/inst/handle_comm/write_en_s
    SLICE_X9Y71          LUT5 (Prop_lut5_I3_O)        0.124     7.963 f  double_iq_pid_vco_i/dataReal_to_ram_slow/inst/handle_comm/addr_reg[0]_i_1/O
                         net (fo=38, routed)          0.815     8.778    double_iq_pid_vco_i/dataReal_to_ram_slow/inst/handle_comm/addr_s[0]
    SLICE_X10Y73         LUT4 (Prop_lut4_I1_O)        0.124     8.902 r  double_iq_pid_vco_i/dataReal_to_ram_slow/inst/handle_comm/ram_addr_s[10]_i_1/O
                         net (fo=13, routed)          0.769     9.671    double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/SR[0]
    SLICE_X10Y78         FDRE                                         r  double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/ram_addr_s_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.485    10.677    double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/s00_axi_aclk
    SLICE_X10Y78         FDRE                                         r  double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/ram_addr_s_reg[0]/C
                         clock pessimism              0.116    10.793    
                         clock uncertainty           -0.125    10.668    
    SLICE_X10Y78         FDRE (Setup_fdre_C_R)       -0.524    10.144    double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/ram_addr_s_reg[0]
  -------------------------------------------------------------------
                         required time                         10.144    
                         arrival time                          -9.671    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/ram_addr_s_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.598ns  (logic 1.954ns (29.613%)  route 4.644ns (70.387%))
  Logic Levels:           5  (LUT4=2 LUT5=3)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.765     3.073    double_iq_pid_vco_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0WVALID
                         net (fo=14, routed)          1.047     5.454    double_iq_pid_vco_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X5Y56          LUT5 (Prop_lut5_I1_O)        0.124     5.578 r  double_iq_pid_vco_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=10, routed)          0.730     6.308    double_iq_pid_vco_i/ps7_axi/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X5Y69          LUT5 (Prop_lut5_I3_O)        0.124     6.432 r  double_iq_pid_vco_i/ps7_axi/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.804     7.236    double_iq_pid_vco_i/dataReal_to_ram_slow/inst/handle_comm/s00_axi_wvalid
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     7.360 r  double_iq_pid_vco_i/dataReal_to_ram_slow/inst/handle_comm/addr_reg[1]_i_2/O
                         net (fo=3, routed)           0.479     7.839    double_iq_pid_vco_i/dataReal_to_ram_slow/inst/handle_comm/write_en_s
    SLICE_X9Y71          LUT5 (Prop_lut5_I3_O)        0.124     7.963 f  double_iq_pid_vco_i/dataReal_to_ram_slow/inst/handle_comm/addr_reg[0]_i_1/O
                         net (fo=38, routed)          0.815     8.778    double_iq_pid_vco_i/dataReal_to_ram_slow/inst/handle_comm/addr_s[0]
    SLICE_X10Y73         LUT4 (Prop_lut4_I1_O)        0.124     8.902 r  double_iq_pid_vco_i/dataReal_to_ram_slow/inst/handle_comm/ram_addr_s[10]_i_1/O
                         net (fo=13, routed)          0.769     9.671    double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/SR[0]
    SLICE_X10Y78         FDRE                                         r  double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/ram_addr_s_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.485    10.677    double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/s00_axi_aclk
    SLICE_X10Y78         FDRE                                         r  double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/ram_addr_s_reg[1]/C
                         clock pessimism              0.116    10.793    
                         clock uncertainty           -0.125    10.668    
    SLICE_X10Y78         FDRE (Setup_fdre_C_R)       -0.524    10.144    double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/ram_addr_s_reg[1]
  -------------------------------------------------------------------
                         required time                         10.144    
                         arrival time                          -9.671    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/ram_addr_s_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.598ns  (logic 1.954ns (29.613%)  route 4.644ns (70.387%))
  Logic Levels:           5  (LUT4=2 LUT5=3)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.765     3.073    double_iq_pid_vco_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  double_iq_pid_vco_i/ps7/inst/PS7_i/MAXIGP0WVALID
                         net (fo=14, routed)          1.047     5.454    double_iq_pid_vco_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X5Y56          LUT5 (Prop_lut5_I1_O)        0.124     5.578 r  double_iq_pid_vco_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=10, routed)          0.730     6.308    double_iq_pid_vco_i/ps7_axi/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X5Y69          LUT5 (Prop_lut5_I3_O)        0.124     6.432 r  double_iq_pid_vco_i/ps7_axi/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.804     7.236    double_iq_pid_vco_i/dataReal_to_ram_slow/inst/handle_comm/s00_axi_wvalid
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     7.360 r  double_iq_pid_vco_i/dataReal_to_ram_slow/inst/handle_comm/addr_reg[1]_i_2/O
                         net (fo=3, routed)           0.479     7.839    double_iq_pid_vco_i/dataReal_to_ram_slow/inst/handle_comm/write_en_s
    SLICE_X9Y71          LUT5 (Prop_lut5_I3_O)        0.124     7.963 f  double_iq_pid_vco_i/dataReal_to_ram_slow/inst/handle_comm/addr_reg[0]_i_1/O
                         net (fo=38, routed)          0.815     8.778    double_iq_pid_vco_i/dataReal_to_ram_slow/inst/handle_comm/addr_s[0]
    SLICE_X10Y73         LUT4 (Prop_lut4_I1_O)        0.124     8.902 r  double_iq_pid_vco_i/dataReal_to_ram_slow/inst/handle_comm/ram_addr_s[10]_i_1/O
                         net (fo=13, routed)          0.769     9.671    double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/SR[0]
    SLICE_X10Y78         FDRE                                         r  double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/ram_addr_s_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.485    10.677    double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/s00_axi_aclk
    SLICE_X10Y78         FDRE                                         r  double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/ram_addr_s_reg[2]/C
                         clock pessimism              0.116    10.793    
                         clock uncertainty           -0.125    10.668    
    SLICE_X10Y78         FDRE (Setup_fdre_C_R)       -0.524    10.144    double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/ram_addr_s_reg[2]
  -------------------------------------------------------------------
                         required time                         10.144    
                         arrival time                          -9.671    
  -------------------------------------------------------------------
                         slack                                  0.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/pidv3_axi_1/U0/comm_inst/setpoint_s_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/pidv3_axi_1/U0/septpoint_syn/sync_vect_stage0_s_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.758%)  route 0.205ns (59.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.557     0.898    double_iq_pid_vco_i/pidv3_axi_1/U0/comm_inst/s00_axi_aclk
    SLICE_X21Y58         FDRE                                         r  double_iq_pid_vco_i/pidv3_axi_1/U0/comm_inst/setpoint_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y58         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  double_iq_pid_vco_i/pidv3_axi_1/U0/comm_inst/setpoint_s_reg[12]/Q
                         net (fo=2, routed)           0.205     1.244    double_iq_pid_vco_i/pidv3_axi_1/U0/septpoint_syn/D[12]
    SLICE_X24Y61         FDRE                                         r  double_iq_pid_vco_i/pidv3_axi_1/U0/septpoint_syn/sync_vect_stage0_s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.825     1.195    double_iq_pid_vco_i/pidv3_axi_1/U0/septpoint_syn/s00_axi_aclk
    SLICE_X24Y61         FDRE                                         r  double_iq_pid_vco_i/pidv3_axi_1/U0/septpoint_syn/sync_vect_stage0_s_reg[12]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X24Y61         FDRE (Hold_fdre_C_D)         0.059     1.220    double_iq_pid_vco_i/pidv3_axi_1/U0/septpoint_syn/sync_vect_stage0_s_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/dds1_offset/U0/wb_add_constReal_inst/offset_l_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.514%)  route 0.180ns (58.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.553     0.894    double_iq_pid_vco_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X19Y69         FDCE                                         r  double_iq_pid_vco_i/dds1_offset/U0/wb_add_constReal_inst/offset_l_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y69         FDCE (Prop_fdce_C_Q)         0.128     1.022 r  double_iq_pid_vco_i/dds1_offset/U0/wb_add_constReal_inst/offset_l_s_reg[8]/Q
                         net (fo=1, routed)           0.180     1.202    double_iq_pid_vco_i/dds1_offset/U0/wb_add_constReal_inst/offset_l_s[8]
    SLICE_X23Y69         FDCE                                         r  double_iq_pid_vco_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.817     1.187    double_iq_pid_vco_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X23Y69         FDCE                                         r  double_iq_pid_vco_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[8]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X23Y69         FDCE (Hold_fdce_C_D)         0.025     1.178    double_iq_pid_vco_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/cpt_step_s_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds1_nco/U0/cpt_step_syn/sync_vect_stage0_s_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.026%)  route 0.211ns (59.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.545     0.886    double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X21Y75         FDRE                                         r  double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/cpt_step_s_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/cpt_step_s_reg[21]/Q
                         net (fo=2, routed)           0.211     1.238    double_iq_pid_vco_i/dds1_nco/U0/cpt_step_syn/Q[21]
    SLICE_X24Y76         FDRE                                         r  double_iq_pid_vco_i/dds1_nco/U0/cpt_step_syn/sync_vect_stage0_s_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.812     1.182    double_iq_pid_vco_i/dds1_nco/U0/cpt_step_syn/s00_axi_aclk
    SLICE_X24Y76         FDRE                                         r  double_iq_pid_vco_i/dds1_nco/U0/cpt_step_syn/sync_vect_stage0_s_reg[21]/C
                         clock pessimism             -0.034     1.148    
    SLICE_X24Y76         FDRE (Hold_fdre_C_D)         0.064     1.212    double_iq_pid_vco_i/dds1_nco/U0/cpt_step_syn/sync_vect_stage0_s_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_off_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/demod1_nco/U0/cpt_off_syn/sync_vect_stage0_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.286%)  route 0.209ns (59.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.558     0.899    double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X21Y39         FDRE                                         r  double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_off_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  double_iq_pid_vco_i/demod1_nco/U0/wb_nco_inst/cpt_off_s_reg[3]/Q
                         net (fo=2, routed)           0.209     1.249    double_iq_pid_vco_i/demod1_nco/U0/cpt_off_syn/Q[3]
    SLICE_X24Y38         FDRE                                         r  double_iq_pid_vco_i/demod1_nco/U0/cpt_off_syn/sync_vect_stage0_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.826     1.196    double_iq_pid_vco_i/demod1_nco/U0/cpt_off_syn/s00_axi_aclk
    SLICE_X24Y38         FDRE                                         r  double_iq_pid_vco_i/demod1_nco/U0/cpt_off_syn/sync_vect_stage0_s_reg[3]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X24Y38         FDRE (Hold_fdre_C_D)         0.059     1.221    double_iq_pid_vco_i/demod1_nco/U0/cpt_off_syn/sync_vect_stage0_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/cpt_step_low_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/cpt_step_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.422%)  route 0.167ns (56.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.560     0.901    double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X21Y44         FDRE                                         r  double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/cpt_step_low_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/cpt_step_low_s_reg[4]/Q
                         net (fo=1, routed)           0.167     1.195    double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/cpt_step_low_s[4]
    SLICE_X24Y44         FDRE                                         r  double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/cpt_step_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.828     1.198    double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X24Y44         FDRE                                         r  double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/cpt_step_s_reg[4]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X24Y44         FDRE (Hold_fdre_C_D)        -0.001     1.163    double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/cpt_step_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/cpt_step_low_s_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/cpt_step_s_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.298%)  route 0.161ns (55.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.546     0.887    double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X25Y73         FDRE                                         r  double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/cpt_step_low_s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y73         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/cpt_step_low_s_reg[18]/Q
                         net (fo=1, routed)           0.161     1.176    double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/cpt_step_low_s[18]
    SLICE_X21Y73         FDRE                                         r  double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/cpt_step_s_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.814     1.184    double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X21Y73         FDRE                                         r  double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/cpt_step_s_reg[18]/C
                         clock pessimism             -0.034     1.150    
    SLICE_X21Y73         FDRE (Hold_fdre_C_D)        -0.007     1.143    double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/cpt_step_s_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/cpt_step_low_s_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/cpt_step_s_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.984%)  route 0.203ns (59.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.560     0.901    double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X21Y44         FDRE                                         r  double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/cpt_step_low_s_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/cpt_step_low_s_reg[26]/Q
                         net (fo=1, routed)           0.203     1.245    double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/cpt_step_low_s[26]
    SLICE_X23Y46         FDRE                                         r  double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/cpt_step_s_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.828     1.198    double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X23Y46         FDRE                                         r  double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/cpt_step_s_reg[26]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X23Y46         FDRE (Hold_fdre_C_D)         0.047     1.211    double_iq_pid_vco_i/dds2_nco/U0/wb_nco_inst/cpt_step_s_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/pidv3_axi_1/U0/comm_inst/setpoint_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/pidv3_axi_1/U0/septpoint_syn/sync_vect_stage0_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.899%)  route 0.212ns (60.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.557     0.898    double_iq_pid_vco_i/pidv3_axi_1/U0/comm_inst/s00_axi_aclk
    SLICE_X21Y58         FDRE                                         r  double_iq_pid_vco_i/pidv3_axi_1/U0/comm_inst/setpoint_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y58         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  double_iq_pid_vco_i/pidv3_axi_1/U0/comm_inst/setpoint_s_reg[1]/Q
                         net (fo=2, routed)           0.212     1.251    double_iq_pid_vco_i/pidv3_axi_1/U0/septpoint_syn/D[1]
    SLICE_X24Y58         FDRE                                         r  double_iq_pid_vco_i/pidv3_axi_1/U0/septpoint_syn/sync_vect_stage0_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.826     1.196    double_iq_pid_vco_i/pidv3_axi_1/U0/septpoint_syn/s00_axi_aclk
    SLICE_X24Y58         FDRE                                         r  double_iq_pid_vco_i/pidv3_axi_1/U0/septpoint_syn/sync_vect_stage0_s_reg[1]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X24Y58         FDRE (Hold_fdre_C_D)         0.052     1.214    double_iq_pid_vco_i/pidv3_axi_1/U0/septpoint_syn/sync_vect_stage0_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.809%)  route 0.187ns (47.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.586     0.927    double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X4Y48          FDRE                                         r  double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.164     1.091 r  double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.187     1.277    double_iq_pid_vco_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[25]
    SLICE_X3Y51          LUT4 (Prop_lut4_I0_O)        0.045     1.322 r  double_iq_pid_vco_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[26]_i_1/O
                         net (fo=1, routed)           0.000     1.322    double_iq_pid_vco_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[26]
    SLICE_X3Y51          FDRE                                         r  double_iq_pid_vco_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.853     1.223    double_iq_pid_vco_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y51          FDRE                                         r  double_iq_pid_vco_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.091     1.285    double_iq_pid_vco_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/cpt_step_low_s_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/cpt_step_s_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.677%)  route 0.206ns (59.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.548     0.889    double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X22Y71         FDRE                                         r  double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/cpt_step_low_s_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y71         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/cpt_step_low_s_reg[29]/Q
                         net (fo=1, routed)           0.206     1.235    double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/cpt_step_low_s[29]
    SLICE_X21Y73         FDRE                                         r  double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/cpt_step_s_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.814     1.184    double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X21Y73         FDRE                                         r  double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/cpt_step_s_reg[29]/C
                         clock pessimism             -0.034     1.150    
    SLICE_X21Y73         FDRE (Hold_fdre_C_D)         0.047     1.197    double_iq_pid_vco_i/dds1_nco/U0/wb_nco_inst/cpt_step_s_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y12  double_iq_pid_vco_i/firReal_0/U0/fir_top_inst/ram_coeff/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y13  double_iq_pid_vco_i/firReal_1/U0/fir_top_inst/ram_coeff/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y6   double_iq_pid_vco_i/dataReal_to_ram_fast/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y7   double_iq_pid_vco_i/dataReal_to_ram_fast/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y5   double_iq_pid_vco_i/dataReal_to_ram_fast/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y4   double_iq_pid_vco_i/dataReal_to_ram_fast/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y15  double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y16  double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y17  double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y19  double_iq_pid_vco_i/dataReal_to_ram_slow/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_3/CLKBWRCLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y40  double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y40  double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y40  double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y40  double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y43  double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y44  double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y44  double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y43  double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y43  double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y43  double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y43  double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y44  double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y44  double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y43  double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y43  double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y43  double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y44  double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y44  double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y44  double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y46  double_iq_pid_vco_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[9]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.644ns  (logic 0.419ns (6.306%)  route 6.225ns (93.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 12.466 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.669     4.830    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X21Y37         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.419     5.249 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2971, routed)        6.225    11.474    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y40         FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.554    12.466    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y40         FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[9]/C
                         clock pessimism              0.263    12.729    
                         clock uncertainty           -0.035    12.694    
    ILOGIC_X0Y40         FDCE (Recov_fdce_C_CLR)     -0.967    11.727    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[9]
  -------------------------------------------------------------------
                         required time                         11.727    
                         arrival time                         -11.474    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[10]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.642ns  (logic 0.419ns (6.308%)  route 6.223ns (93.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 12.466 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.669     4.830    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X21Y37         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.419     5.249 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2971, routed)        6.223    11.472    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y39         FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.554    12.466    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y39         FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[10]/C
                         clock pessimism              0.263    12.729    
                         clock uncertainty           -0.035    12.694    
    ILOGIC_X0Y39         FDCE (Recov_fdce_C_CLR)     -0.967    11.727    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[10]
  -------------------------------------------------------------------
                         required time                         11.727    
                         arrival time                         -11.472    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.644ns  (logic 0.419ns (6.306%)  route 6.225ns (93.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 12.468 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.669     4.830    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X21Y37         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.419     5.249 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2971, routed)        6.225    11.474    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y4          FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.556    12.468    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y4          FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[3]/C
                         clock pessimism              0.263    12.731    
                         clock uncertainty           -0.035    12.696    
    ILOGIC_X0Y4          FDCE (Recov_fdce_C_CLR)     -0.967    11.729    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[3]
  -------------------------------------------------------------------
                         required time                         11.729    
                         arrival time                         -11.474    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[10]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.631ns  (logic 0.419ns (6.318%)  route 6.212ns (93.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.669     4.830    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X21Y37         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.419     5.249 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2971, routed)        6.212    11.462    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y5          FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.555    12.467    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y5          FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[10]/C
                         clock pessimism              0.263    12.730    
                         clock uncertainty           -0.035    12.695    
    ILOGIC_X0Y5          FDCE (Recov_fdce_C_CLR)     -0.967    11.728    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[10]
  -------------------------------------------------------------------
                         required time                         11.728    
                         arrival time                         -11.462    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[4]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.582ns  (logic 0.419ns (6.366%)  route 6.163ns (93.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 12.462 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.669     4.830    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X21Y37         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.419     5.249 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2971, routed)        6.163    11.412    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y34         FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.550    12.462    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y34         FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[4]/C
                         clock pessimism              0.263    12.725    
                         clock uncertainty           -0.035    12.690    
    ILOGIC_X0Y34         FDCE (Recov_fdce_C_CLR)     -0.967    11.723    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[4]
  -------------------------------------------------------------------
                         required time                         11.723    
                         arrival time                         -11.412    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[0]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.577ns  (logic 0.419ns (6.371%)  route 6.158ns (93.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 12.463 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.669     4.830    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X21Y37         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.419     5.249 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2971, routed)        6.158    11.407    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y35         FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.551    12.463    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y35         FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[0]/C
                         clock pessimism              0.263    12.726    
                         clock uncertainty           -0.035    12.691    
    ILOGIC_X0Y35         FDCE (Recov_fdce_C_CLR)     -0.967    11.724    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[0]
  -------------------------------------------------------------------
                         required time                         11.724    
                         arrival time                         -11.407    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[7]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 0.419ns (6.386%)  route 6.142ns (93.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.669     4.830    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X21Y37         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.419     5.249 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2971, routed)        6.142    11.391    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y42         FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.555    12.467    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y42         FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[7]/C
                         clock pessimism              0.263    12.730    
                         clock uncertainty           -0.035    12.695    
    ILOGIC_X0Y42         FDCE (Recov_fdce_C_CLR)     -0.967    11.728    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[7]
  -------------------------------------------------------------------
                         required time                         11.728    
                         arrival time                         -11.391    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.541ns  (logic 0.419ns (6.406%)  route 6.122ns (93.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 12.469 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.669     4.830    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X21Y37         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.419     5.249 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2971, routed)        6.122    11.371    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y1          FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.557    12.469    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y1          FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[1]/C
                         clock pessimism              0.263    12.732    
                         clock uncertainty           -0.035    12.697    
    ILOGIC_X0Y1          FDCE (Recov_fdce_C_CLR)     -0.967    11.730    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[1]
  -------------------------------------------------------------------
                         required time                         11.730    
                         arrival time                         -11.371    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.526ns  (logic 0.419ns (6.421%)  route 6.107ns (93.579%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 12.468 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.669     4.830    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X21Y37         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.419     5.249 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2971, routed)        6.107    11.356    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y3          FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.556    12.468    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y3          FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[2]/C
                         clock pessimism              0.263    12.731    
                         clock uncertainty           -0.035    12.696    
    ILOGIC_X0Y3          FDCE (Recov_fdce_C_CLR)     -0.967    11.729    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[2]
  -------------------------------------------------------------------
                         required time                         11.729    
                         arrival time                         -11.356    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[6]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 0.419ns (6.422%)  route 6.105ns (93.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.669     4.830    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X21Y37         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.419     5.249 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2971, routed)        6.105    11.354    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y41         FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        1.555    12.467    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y41         FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[6]/C
                         clock pessimism              0.263    12.730    
                         clock uncertainty           -0.035    12.695    
    ILOGIC_X0Y41         FDCE (Recov_fdce_C_CLR)     -0.967    11.728    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[6]
  -------------------------------------------------------------------
                         required time                         11.728    
                         arrival time                         -11.354    
  -------------------------------------------------------------------
                         slack                                  0.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.812ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[4]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.847ns  (logic 0.128ns (6.932%)  route 1.719ns (93.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.557     1.612    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X21Y37         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.128     1.740 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2971, routed)        1.719     3.459    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y49         FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.856     2.002    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y49         FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[4]/C
                         clock pessimism             -0.095     1.907    
    ILOGIC_X0Y49         FDCE (Remov_fdce_C_CLR)     -0.260     1.647    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           3.459    
  -------------------------------------------------------------------
                         slack                                  1.812    

Slack (MET) :             1.829ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/adc_data_en_reg/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.128ns (6.501%)  route 1.841ns (93.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.557     1.612    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X21Y37         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.128     1.740 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2971, routed)        1.841     3.581    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    SLICE_X34Y30         FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/adc_data_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.822     1.968    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    SLICE_X34Y30         FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/adc_data_en_reg/C
                         clock pessimism             -0.095     1.873    
    SLICE_X34Y30         FDCE (Remov_fdce_C_CLR)     -0.120     1.753    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/adc_data_en_reg
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           3.581    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             1.911ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[8]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.128ns (6.586%)  route 1.816ns (93.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.557     1.612    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X21Y37         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.128     1.740 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2971, routed)        1.816     3.556    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y43         FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.854     2.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y43         FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[8]/C
                         clock pessimism             -0.095     1.905    
    ILOGIC_X0Y43         FDCE (Remov_fdce_C_CLR)     -0.260     1.645    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           3.556    
  -------------------------------------------------------------------
                         slack                                  1.911    

Slack (MET) :             2.425ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[5]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.128ns (5.222%)  route 2.323ns (94.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.557     1.612    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X21Y37         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.128     1.740 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2971, routed)        2.323     4.063    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y20         FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.848     1.994    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y20         FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[5]/C
                         clock pessimism             -0.095     1.899    
    ILOGIC_X0Y20         FDCE (Remov_fdce_C_CLR)     -0.260     1.639    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           4.063    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.494ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[7]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.128ns (5.079%)  route 2.392ns (94.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.557     1.612    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X21Y37         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.128     1.740 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2971, routed)        2.392     4.132    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y19         FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.848     1.994    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y19         FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[7]/C
                         clock pessimism             -0.095     1.899    
    ILOGIC_X0Y19         FDCE (Remov_fdce_C_CLR)     -0.260     1.639    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           4.132    
  -------------------------------------------------------------------
                         slack                                  2.494    

Slack (MET) :             2.546ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[8]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.128ns (4.972%)  route 2.447ns (95.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.557     1.612    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X21Y37         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.128     1.740 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2971, routed)        2.447     4.187    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y18         FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.850     1.996    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y18         FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[8]/C
                         clock pessimism             -0.095     1.901    
    ILOGIC_X0Y18         FDCE (Remov_fdce_C_CLR)     -0.260     1.641    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           4.187    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.574ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[9]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.128ns (4.919%)  route 2.474ns (95.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.557     1.612    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X21Y37         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.128     1.740 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2971, routed)        2.474     4.214    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y17         FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.850     1.996    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y17         FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[9]/C
                         clock pessimism             -0.095     1.901    
    ILOGIC_X0Y17         FDCE (Remov_fdce_C_CLR)     -0.260     1.641    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           4.214    
  -------------------------------------------------------------------
                         slack                                  2.574    

Slack (MET) :             2.577ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[13]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.128ns (4.909%)  route 2.480ns (95.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.557     1.612    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X21Y37         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.128     1.740 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2971, routed)        2.480     4.220    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y16         FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.852     1.998    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y16         FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[13]/C
                         clock pessimism             -0.095     1.903    
    ILOGIC_X0Y16         FDCE (Remov_fdce_C_CLR)     -0.260     1.643    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           4.220    
  -------------------------------------------------------------------
                         slack                                  2.577    

Slack (MET) :             2.619ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.128ns (4.839%)  route 2.517ns (95.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.557     1.612    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X21Y37         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.128     1.740 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2971, routed)        2.517     4.258    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y29         FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.848     1.994    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y29         FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[3]/C
                         clock pessimism             -0.095     1.899    
    ILOGIC_X0Y29         FDCE (Remov_fdce_C_CLR)     -0.260     1.639    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           4.258    
  -------------------------------------------------------------------
                         slack                                  2.619    

Slack (MET) :             2.664ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[11]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 0.128ns (4.751%)  route 2.566ns (95.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.557     1.612    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X21Y37         FDRE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.128     1.740 f  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=2971, routed)        2.566     4.306    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y15         FDCE                                         f  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_iq_pid_vco_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=5239, routed)        0.852     1.998    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y15         FDCE                                         r  double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[11]/C
                         clock pessimism             -0.095     1.903    
    ILOGIC_X0Y15         FDCE (Remov_fdce_C_CLR)     -0.260     1.643    double_iq_pid_vco_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           4.306    
  -------------------------------------------------------------------
                         slack                                  2.664    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.630ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.640ns  (logic 0.456ns (6.867%)  route 6.184ns (93.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.704     3.012    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X1Y66          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     3.468 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2155, routed)        6.184     9.652    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X9Y39          FDCE                                         f  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.505    10.697    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X9Y39          FDCE                                         r  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[20]/C
                         clock pessimism              0.116    10.813    
                         clock uncertainty           -0.125    10.688    
    SLICE_X9Y39          FDCE (Recov_fdce_C_CLR)     -0.405    10.283    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[20]
  -------------------------------------------------------------------
                         required time                         10.283    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.640ns  (logic 0.456ns (6.867%)  route 6.184ns (93.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.704     3.012    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X1Y66          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     3.468 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2155, routed)        6.184     9.652    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X9Y39          FDCE                                         f  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.505    10.697    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X9Y39          FDCE                                         r  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[25]/C
                         clock pessimism              0.116    10.813    
                         clock uncertainty           -0.125    10.688    
    SLICE_X9Y39          FDCE (Recov_fdce_C_CLR)     -0.405    10.283    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[25]
  -------------------------------------------------------------------
                         required time                         10.283    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.640ns  (logic 0.456ns (6.867%)  route 6.184ns (93.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.704     3.012    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X1Y66          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     3.468 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2155, routed)        6.184     9.652    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X9Y39          FDCE                                         f  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.505    10.697    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X9Y39          FDCE                                         r  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[29]/C
                         clock pessimism              0.116    10.813    
                         clock uncertainty           -0.125    10.688    
    SLICE_X9Y39          FDCE (Recov_fdce_C_CLR)     -0.405    10.283    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[29]
  -------------------------------------------------------------------
                         required time                         10.283    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[52]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.640ns  (logic 0.456ns (6.867%)  route 6.184ns (93.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.704     3.012    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X1Y66          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     3.468 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2155, routed)        6.184     9.652    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X9Y39          FDCE                                         f  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.505    10.697    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X9Y39          FDCE                                         r  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[52]/C
                         clock pessimism              0.116    10.813    
                         clock uncertainty           -0.125    10.688    
    SLICE_X9Y39          FDCE (Recov_fdce_C_CLR)     -0.405    10.283    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[52]
  -------------------------------------------------------------------
                         required time                         10.283    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[57]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.640ns  (logic 0.456ns (6.867%)  route 6.184ns (93.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.704     3.012    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X1Y66          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     3.468 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2155, routed)        6.184     9.652    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X9Y39          FDCE                                         f  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.505    10.697    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X9Y39          FDCE                                         r  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[57]/C
                         clock pessimism              0.116    10.813    
                         clock uncertainty           -0.125    10.688    
    SLICE_X9Y39          FDCE (Recov_fdce_C_CLR)     -0.405    10.283    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[57]
  -------------------------------------------------------------------
                         required time                         10.283    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[59]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.640ns  (logic 0.456ns (6.867%)  route 6.184ns (93.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.704     3.012    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X1Y66          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     3.468 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2155, routed)        6.184     9.652    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X9Y39          FDCE                                         f  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.505    10.697    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X9Y39          FDCE                                         r  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[59]/C
                         clock pessimism              0.116    10.813    
                         clock uncertainty           -0.125    10.688    
    SLICE_X9Y39          FDCE (Recov_fdce_C_CLR)     -0.405    10.283    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[59]
  -------------------------------------------------------------------
                         required time                         10.283    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[61]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.640ns  (logic 0.456ns (6.867%)  route 6.184ns (93.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.704     3.012    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X1Y66          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     3.468 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2155, routed)        6.184     9.652    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X9Y39          FDCE                                         f  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.505    10.697    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X9Y39          FDCE                                         r  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[61]/C
                         clock pessimism              0.116    10.813    
                         clock uncertainty           -0.125    10.688    
    SLICE_X9Y39          FDCE (Recov_fdce_C_CLR)     -0.405    10.283    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[61]
  -------------------------------------------------------------------
                         required time                         10.283    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[63]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.640ns  (logic 0.456ns (6.867%)  route 6.184ns (93.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.704     3.012    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X1Y66          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     3.468 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2155, routed)        6.184     9.652    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X9Y39          FDCE                                         f  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.505    10.697    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X9Y39          FDCE                                         r  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[63]/C
                         clock pessimism              0.116    10.813    
                         clock uncertainty           -0.125    10.688    
    SLICE_X9Y39          FDCE (Recov_fdce_C_CLR)     -0.405    10.283    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[63]
  -------------------------------------------------------------------
                         required time                         10.283    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/readdata_s_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 0.456ns (7.023%)  route 6.037ns (92.977%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.704     3.012    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X1Y66          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     3.468 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2155, routed)        6.037     9.505    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X9Y40          FDCE                                         f  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/readdata_s_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.505    10.697    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X9Y40          FDCE                                         r  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/readdata_s_reg[20]/C
                         clock pessimism              0.116    10.813    
                         clock uncertainty           -0.125    10.688    
    SLICE_X9Y40          FDCE (Recov_fdce_C_CLR)     -0.405    10.283    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/readdata_s_reg[20]
  -------------------------------------------------------------------
                         required time                         10.283    
                         arrival time                          -9.505    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/readdata_s_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 0.456ns (7.023%)  route 6.037ns (92.977%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.704     3.012    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X1Y66          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     3.468 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2155, routed)        6.037     9.505    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X9Y40          FDCE                                         f  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/readdata_s_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        1.505    10.697    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X9Y40          FDCE                                         r  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/readdata_s_reg[25]/C
                         clock pessimism              0.116    10.813    
                         clock uncertainty           -0.125    10.688    
    SLICE_X9Y40          FDCE (Recov_fdce_C_CLR)     -0.405    10.283    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/readdata_s_reg[25]
  -------------------------------------------------------------------
                         required time                         10.283    
                         arrival time                          -9.505    
  -------------------------------------------------------------------
                         slack                                  0.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[32]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.141ns (17.409%)  route 0.669ns (82.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.576     0.917    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X1Y66          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.058 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2155, routed)        0.669     1.727    double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X24Y52         FDCE                                         f  double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.828     1.198    double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X24Y52         FDCE                                         r  double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[32]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X24Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.097    double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[33]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.141ns (17.409%)  route 0.669ns (82.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.576     0.917    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X1Y66          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.058 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2155, routed)        0.669     1.727    double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X24Y52         FDCE                                         f  double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.828     1.198    double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X24Y52         FDCE                                         r  double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[33]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X24Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.097    double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[36]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.141ns (17.409%)  route 0.669ns (82.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.576     0.917    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X1Y66          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.058 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2155, routed)        0.669     1.727    double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X24Y52         FDCE                                         f  double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.828     1.198    double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X24Y52         FDCE                                         r  double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[36]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X24Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.097    double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[38]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.141ns (17.409%)  route 0.669ns (82.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.576     0.917    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X1Y66          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.058 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2155, routed)        0.669     1.727    double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X24Y52         FDCE                                         f  double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.828     1.198    double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X24Y52         FDCE                                         r  double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[38]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X24Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.097    double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[43]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.141ns (17.409%)  route 0.669ns (82.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.576     0.917    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X1Y66          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.058 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2155, routed)        0.669     1.727    double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X24Y52         FDCE                                         f  double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.828     1.198    double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X24Y52         FDCE                                         r  double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[43]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X24Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.097    double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.141ns (17.409%)  route 0.669ns (82.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.576     0.917    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X1Y66          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.058 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2155, routed)        0.669     1.727    double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X24Y52         FDCE                                         f  double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.828     1.198    double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X24Y52         FDCE                                         r  double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[5]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X24Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.097    double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.141ns (17.409%)  route 0.669ns (82.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.576     0.917    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X1Y66          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.058 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2155, routed)        0.669     1.727    double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X24Y52         FDCE                                         f  double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.828     1.198    double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X24Y52         FDCE                                         r  double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[6]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X24Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.097    double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.141ns (17.409%)  route 0.669ns (82.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.576     0.917    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X1Y66          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.058 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2155, routed)        0.669     1.727    double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X24Y52         FDCE                                         f  double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.828     1.198    double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X24Y52         FDCE                                         r  double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[7]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X24Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.097    double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[54]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.141ns (16.360%)  route 0.721ns (83.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.576     0.917    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X1Y66          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.058 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2155, routed)        0.721     1.778    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X3Y41          FDCE                                         f  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.852     1.222    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X3Y41          FDCE                                         r  double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[54]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X3Y41          FDCE (Remov_fdce_C_CLR)     -0.092     1.101    double_iq_pid_vco_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.141ns (16.031%)  route 0.739ns (83.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.576     0.917    double_iq_pid_vco_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X1Y66          FDRE                                         r  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.058 f  double_iq_pid_vco_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2155, routed)        0.739     1.796    double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X23Y51         FDCE                                         f  double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_iq_pid_vco_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_iq_pid_vco_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_iq_pid_vco_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3754, routed)        0.828     1.198    double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X23Y51         FDCE                                         r  double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[11]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X23Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.072    double_iq_pid_vco_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.724    





