{"Source Block": ["hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@134:144@HdlIdDef", "/*\n * Synchronize the external core reset to the register map domain so the status\n * can be shown in the register map. This is useful for debugging.\n */\nreg [1:0] up_core_reset_ext_synchronizer_vector = 2'b11;\nwire up_core_reset_ext;\n\nassign up_core_reset_ext = up_core_reset_ext_synchronizer_vector[0];\n\n/* Transfer two cycles before the core comes out of reset */\nwire core_cfg_transfer_en;\n"], "Clone Blocks": [["hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@133:143", "\n/*\n * Synchronize the external core reset to the register map domain so the status\n * can be shown in the register map. This is useful for debugging.\n */\nreg [1:0] up_core_reset_ext_synchronizer_vector = 2'b11;\nwire up_core_reset_ext;\n\nassign up_core_reset_ext = up_core_reset_ext_synchronizer_vector[0];\n\n/* Transfer two cycles before the core comes out of reset */\n"]], "Diff Content": {"Delete": [[139, "wire up_core_reset_ext;\n"]], "Add": [[139, "  /*\n"], [139, "   * Synchronize the external core reset to the register map domain so the status\n"], [139, "   * can be shown in the register map. This is useful for debugging.\n"], [139, "   */\n"], [139, "  reg [1:0] up_core_reset_ext_synchronizer_vector = 2'b11;\n"], [139, "  wire up_core_reset_ext;\n"]]}}