# project_2_HA
VHDL code to implement Half Adder using Concurrent Logic in Vivado
