

Microchip MPLAB XC8 Assembler V2.45 build 20230818022343 
                                                                                               Thu Oct 19 11:39:54 2023

Microchip MPLAB XC8 C Compiler v2.45 (Free license) build 20230818022343 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13   000000                     
    14                           ; Generated 18/08/2023 GMT
    15                           ; 
    16                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4520 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     
    49                           ; #config settings
    50                           
    51                           	psect	cinit
    52   0006B2                     __pcinit:
    53                           	callstack 0
    54   0006B2                     start_initialization:
    55                           	callstack 0
    56   0006B2                     __initialization:
    57                           	callstack 0
    58   0006B2                     end_of_initialization:
    59                           	callstack 0
    60   0006B2                     __end_of__initialization:
    61                           	callstack 0
    62   0006B2  0100               	movlb	0
    63   0006B4  EF3B  F003         	goto	_main	;jump to C main() function
    64                           
    65                           	psect	cstackCOMRAM
    66   000001                     __pcstackCOMRAM:
    67                           	callstack 0
    68   000001                     ?_lcm:
    69   000001                     _lcm$0:
    70                           	callstack 0
    71   000001                     main@ans:
    72                           	callstack 0
    73                           
    74                           ; 2 bytes @ 0x0
    75   000001                     	ds	2
    76   000003                     _lcm$1:
    77                           	callstack 0
    78                           
    79                           ; 2 bytes @ 0x2
    80   000003                     	ds	2
    81                           
    82 ;;
    83 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    84 ;;
    85 ;; *************** function _main *****************
    86 ;; Defined at:
    87 ;;		line 7 in file "main.c"
    88 ;; Parameters:    Size  Location     Type
    89 ;;		None
    90 ;; Auto vars:     Size  Location     Type
    91 ;;  ans             2    0[COMRAM] volatile unsigned int 
    92 ;; Return value:  Size  Location     Type
    93 ;;                  1    wreg      void 
    94 ;; Registers used:
    95 ;;		wreg, fsr0l, fsr0h, fsr1l, fsr1h, fsr1l, fsr1h, fsr2l, fsr2h, bsr, status,2, status,0, pcl, pclath, pclatu, btemp, b
      +temp+1, btemp+2, btemp+3, btemp+4, btemp+5, btemp+6, btemp+7, btemp+8, btemp+9, btemp+10, btemp+11, btemp+12, btemp+13, 
      +btemp+14, btemp+15, btemp+16, btemp+17, btemp+18, btemp+19, btemp+20, btemp+21, btemp+22, btemp+23, btemp+24, btemp+25, 
      +btemp+26, btemp+27, btemp+28, btemp+29, btemp+30, btemp+31, tosl, structret, tblptrl, tblptrh, tblptru, prodl, prodh, cs
      +tack
    96 ;; Tracked objects:
    97 ;;		On entry : 0/0
    98 ;;		On exit  : 0/0
    99 ;;		Unchanged: 0/0
   100 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   101 ;;      Params:         0       0       0       0       0       0       0
   102 ;;      Locals:         2       0       0       0       0       0       0
   103 ;;      Temps:          0       0       0       0       0       0       0
   104 ;;      Totals:         2       0       0       0       0       0       0
   105 ;;Total ram usage:        2 bytes
   106 ;; Hardware stack levels required when called: 1
   107 ;; This function calls:
   108 ;;		_lcm
   109 ;; This function is called by:
   110 ;;		Startup code after reset
   111 ;; This function uses a non-reentrant model
   112 ;;
   113                           
   114                           	psect	text0
   115   000676                     __ptext0:
   116                           	callstack 0
   117   000676                     _main:
   118                           	callstack 30
   119   000676                     
   120                           ;main.c: 11:     volatile unsigned int ans = lcm(40, 140);
   121   000676  0E00               	movlw	0
   122   000678  6E02               	movwf	(_lcm$0+1)^0,c
   123   00067A  0E28               	movlw	40
   124   00067C  6E01               	movwf	_lcm$0^0,c
   125   00067E  0E00               	movlw	0
   126   000680  6E04               	movwf	(_lcm$1+1)^0,c
   127   000682  0E8C               	movlw	140
   128   000684  6E03               	movwf	_lcm$1^0,c
   129   000686  EC01  F003         	call	_lcm	;wreg free
   130   00068A  C001  F001         	movff	?_lcm,main@ans	;volatile
   131   00068E  C002  F002         	movff	?_lcm+1,main@ans+1	;volatile
   132   000692                     l7:
   133   000692  EF49  F003         	goto	l7
   134   000696  EF00  F000         	goto	start
   135   00069A                     __end_of_main:
   136                           	callstack 0
   137                           
   138                           	psect	smallconst
   139   000600                     __psmallconst:
   140                           	callstack 0
   141   000600  00                 	db	0
   142   000601  00                 	db	0	; dummy byte at the end
   143   000000                     
   144                           	psect	rparam
   145   000000                     
   146                           	psect	idloc
   147                           
   148                           ;Config register IDLOC0 @ 0x200000
   149                           ;	unspecified, using default values
   150   200000                     	org	2097152
   151   200000  FF                 	db	255
   152                           
   153                           ;Config register IDLOC1 @ 0x200001
   154                           ;	unspecified, using default values
   155   200001                     	org	2097153
   156   200001  FF                 	db	255
   157                           
   158                           ;Config register IDLOC2 @ 0x200002
   159                           ;	unspecified, using default values
   160   200002                     	org	2097154
   161   200002  FF                 	db	255
   162                           
   163                           ;Config register IDLOC3 @ 0x200003
   164                           ;	unspecified, using default values
   165   200003                     	org	2097155
   166   200003  FF                 	db	255
   167                           
   168                           ;Config register IDLOC4 @ 0x200004
   169                           ;	unspecified, using default values
   170   200004                     	org	2097156
   171   200004  FF                 	db	255
   172                           
   173                           ;Config register IDLOC5 @ 0x200005
   174                           ;	unspecified, using default values
   175   200005                     	org	2097157
   176   200005  FF                 	db	255
   177                           
   178                           ;Config register IDLOC6 @ 0x200006
   179                           ;	unspecified, using default values
   180   200006                     	org	2097158
   181   200006  FF                 	db	255
   182                           
   183                           ;Config register IDLOC7 @ 0x200007
   184                           ;	unspecified, using default values
   185   200007                     	org	2097159
   186   200007  FF                 	db	255
   187                           
   188                           	psect	config
   189                           
   190                           ; Padding undefined space
   191   300000                     	org	3145728
   192   300000  FF                 	db	255
   193                           
   194                           ;Config register CONFIG1H @ 0x300001
   195                           ;	unspecified, using default values
   196                           ;	Oscillator Selection bits
   197                           ;	OSC = 0x7, unprogrammed default
   198                           ;	Fail-Safe Clock Monitor Enable bit
   199                           ;	FCMEN = 0x0, unprogrammed default
   200                           ;	Internal/External Oscillator Switchover bit
   201                           ;	IESO = 0x0, unprogrammed default
   202   300001                     	org	3145729
   203   300001  07                 	db	7
   204                           
   205                           ;Config register CONFIG2L @ 0x300002
   206                           ;	unspecified, using default values
   207                           ;	Power-up Timer Enable bit
   208                           ;	PWRT = 0x1, unprogrammed default
   209                           ;	Brown-out Reset Enable bits
   210                           ;	BOREN = 0x3, unprogrammed default
   211                           ;	Brown Out Reset Voltage bits
   212                           ;	BORV = 0x3, unprogrammed default
   213   300002                     	org	3145730
   214   300002  1F                 	db	31
   215                           
   216                           ;Config register CONFIG2H @ 0x300003
   217                           ;	unspecified, using default values
   218                           ;	Watchdog Timer Enable bit
   219                           ;	WDT = 0x1, unprogrammed default
   220                           ;	Watchdog Timer Postscale Select bits
   221                           ;	WDTPS = 0xF, unprogrammed default
   222   300003                     	org	3145731
   223   300003  1F                 	db	31
   224                           
   225                           ; Padding undefined space
   226   300004                     	org	3145732
   227   300004  FF                 	db	255
   228                           
   229                           ;Config register CONFIG3H @ 0x300005
   230                           ;	unspecified, using default values
   231                           ;	CCP2 MUX bit
   232                           ;	CCP2MX = 0x1, unprogrammed default
   233                           ;	PORTB A/D Enable bit
   234                           ;	PBADEN = 0x1, unprogrammed default
   235                           ;	Low-Power Timer1 Oscillator Enable bit
   236                           ;	LPT1OSC = 0x0, unprogrammed default
   237                           ;	MCLR Pin Enable bit
   238                           ;	MCLRE = 0x1, unprogrammed default
   239   300005                     	org	3145733
   240   300005  83                 	db	131
   241                           
   242                           ;Config register CONFIG4L @ 0x300006
   243                           ;	unspecified, using default values
   244                           ;	Stack Full/Underflow Reset Enable bit
   245                           ;	STVREN = 0x1, unprogrammed default
   246                           ;	Single-Supply ICSP Enable bit
   247                           ;	LVP = 0x1, unprogrammed default
   248                           ;	Extended Instruction Set Enable bit
   249                           ;	XINST = 0x0, unprogrammed default
   250                           ;	Background Debugger Enable bit
   251                           ;	DEBUG = 0x1, unprogrammed default
   252   300006                     	org	3145734
   253   300006  85                 	db	133
   254                           
   255                           ; Padding undefined space
   256   300007                     	org	3145735
   257   300007  FF                 	db	255
   258                           
   259                           ;Config register CONFIG5L @ 0x300008
   260                           ;	unspecified, using default values
   261                           ;	Code Protection bit
   262                           ;	CP0 = 0x1, unprogrammed default
   263                           ;	Code Protection bit
   264                           ;	CP1 = 0x1, unprogrammed default
   265                           ;	Code Protection bit
   266                           ;	CP2 = 0x1, unprogrammed default
   267                           ;	Code Protection bit
   268                           ;	CP3 = 0x1, unprogrammed default
   269   300008                     	org	3145736
   270   300008  0F                 	db	15
   271                           
   272                           ;Config register CONFIG5H @ 0x300009
   273                           ;	unspecified, using default values
   274                           ;	Boot Block Code Protection bit
   275                           ;	CPB = 0x1, unprogrammed default
   276                           ;	Data EEPROM Code Protection bit
   277                           ;	CPD = 0x1, unprogrammed default
   278   300009                     	org	3145737
   279   300009  C0                 	db	192
   280                           
   281                           ;Config register CONFIG6L @ 0x30000A
   282                           ;	unspecified, using default values
   283                           ;	Write Protection bit
   284                           ;	WRT0 = 0x1, unprogrammed default
   285                           ;	Write Protection bit
   286                           ;	WRT1 = 0x1, unprogrammed default
   287                           ;	Write Protection bit
   288                           ;	WRT2 = 0x1, unprogrammed default
   289                           ;	Write Protection bit
   290                           ;	WRT3 = 0x1, unprogrammed default
   291   30000A                     	org	3145738
   292   30000A  0F                 	db	15
   293                           
   294                           ;Config register CONFIG6H @ 0x30000B
   295                           ;	unspecified, using default values
   296                           ;	Configuration Register Write Protection bit
   297                           ;	WRTC = 0x1, unprogrammed default
   298                           ;	Boot Block Write Protection bit
   299                           ;	WRTB = 0x1, unprogrammed default
   300                           ;	Data EEPROM Write Protection bit
   301                           ;	WRTD = 0x1, unprogrammed default
   302   30000B                     	org	3145739
   303   30000B  E0                 	db	224
   304                           
   305                           ;Config register CONFIG7L @ 0x30000C
   306                           ;	unspecified, using default values
   307                           ;	Table Read Protection bit
   308                           ;	EBTR0 = 0x1, unprogrammed default
   309                           ;	Table Read Protection bit
   310                           ;	EBTR1 = 0x1, unprogrammed default
   311                           ;	Table Read Protection bit
   312                           ;	EBTR2 = 0x1, unprogrammed default
   313                           ;	Table Read Protection bit
   314                           ;	EBTR3 = 0x1, unprogrammed default
   315   30000C                     	org	3145740
   316   30000C  0F                 	db	15
   317                           
   318                           ;Config register CONFIG7H @ 0x30000D
   319                           ;	unspecified, using default values
   320                           ;	Boot Block Table Read Protection bit
   321                           ;	EBTRB = 0x1, unprogrammed default
   322   30000D                     	org	3145741
   323   30000D  40                 	db	64
   324                           tosu	equ	0xFFF
   325                           tosh	equ	0xFFE
   326                           tosl	equ	0xFFD
   327                           stkptr	equ	0xFFC
   328                           pclatu	equ	0xFFB
   329                           pclath	equ	0xFFA
   330                           pcl	equ	0xFF9
   331                           tblptru	equ	0xFF8
   332                           tblptrh	equ	0xFF7
   333                           tblptrl	equ	0xFF6
   334                           tablat	equ	0xFF5
   335                           prodh	equ	0xFF4
   336                           prodl	equ	0xFF3
   337                           indf0	equ	0xFEF
   338                           postinc0	equ	0xFEE
   339                           postdec0	equ	0xFED
   340                           preinc0	equ	0xFEC
   341                           plusw0	equ	0xFEB
   342                           fsr0h	equ	0xFEA
   343                           fsr0l	equ	0xFE9
   344                           wreg	equ	0xFE8
   345                           indf1	equ	0xFE7
   346                           postinc1	equ	0xFE6
   347                           postdec1	equ	0xFE5
   348                           preinc1	equ	0xFE4
   349                           plusw1	equ	0xFE3
   350                           fsr1h	equ	0xFE2
   351                           fsr1l	equ	0xFE1
   352                           bsr	equ	0xFE0
   353                           indf2	equ	0xFDF
   354                           postinc2	equ	0xFDE
   355                           postdec2	equ	0xFDD
   356                           preinc2	equ	0xFDC
   357                           plusw2	equ	0xFDB
   358                           fsr2h	equ	0xFDA
   359                           fsr2l	equ	0xFD9
   360                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      2       2
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0      25
                                              0 COMRAM     2     2      0
                                _lcm
 ---------------------------------------------------------------------------------
 (1) _lcm                                                  4     0      4      24
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _lcm

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      2       2       1        1.6%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBIGSFR           80      0       0      16        0.0%
ABS                  0      0       0      17        0.0%
BIGRAM             5FF      0       0      18        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.45 build 20230818022343 
Symbol Table                                                                                   Thu Oct 19 11:39:54 2023

                      l7 0692                        l8 0692                      l688 0676  
                    _lcm 0602                     ?_lcm 0001                     _main 0676  
                   start 0000             ___param_bank 0000                    ??_lcm 0001  
                  ?_main 0001                    _lcm$0 0001                    _lcm$1 0003  
        __initialization 06B2             __end_of_main 069A                   ??_main 0001  
          __activetblptr 0000                   isa$std 0001             __mediumconst 0000  
             __accesstop 0080  __end_of__initialization 06B2            ___rparam_used 0001  
         __pcstackCOMRAM 0001                  __Hparam 0000                  __Lparam 0000  
           __psmallconst 0600                  __pcinit 06B2                  __ramtop 0600  
                __ptext0 0676                  main@ans 0001     end_of_initialization 06B2  
    start_initialization 06B2              __smallconst 0600                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 0000  
