/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [2:0] _04_;
  wire [5:0] _05_;
  reg [9:0] _06_;
  wire [9:0] _07_;
  reg [6:0] _08_;
  wire celloutsig_0_0z;
  wire [11:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [15:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [35:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = !(celloutsig_0_1z[6] ? celloutsig_0_2z[0] : celloutsig_0_0z);
  assign celloutsig_1_9z = !(_00_ ? celloutsig_1_0z : celloutsig_1_5z[1]);
  assign celloutsig_1_0z = ~((in_data[107] | in_data[143]) & in_data[113]);
  assign celloutsig_1_1z = celloutsig_1_0z | in_data[162];
  assign celloutsig_1_19z = celloutsig_1_5z[1] | _03_;
  assign celloutsig_1_5z = { _04_[2:1], celloutsig_1_2z } + { in_data[134], celloutsig_1_1z, celloutsig_1_3z };
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _06_ <= 10'h000;
    else _06_ <= celloutsig_0_1z[9:0];
  reg [9:0] _16_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _16_ <= 10'h000;
    else _16_ <= { in_data[106:98], celloutsig_1_3z };
  assign { _03_, _07_[8:6], _00_, _07_[4], _04_[2:1], _07_[1:0] } = _16_;
  reg [2:0] _17_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _17_ <= 3'h0;
    else _17_ <= { in_data[149:148], celloutsig_1_1z };
  assign { _01_, _05_[4], _02_ } = _17_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _08_ <= 7'h00;
    else _08_ <= { celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_9z, _01_, _05_[4], _02_, celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[7:1] <= in_data[18:12];
  assign celloutsig_1_18z = { _03_, _07_[8:6], _00_, _07_[4], _04_[2:1], _07_[1:0] } && { _08_[6], _08_, celloutsig_1_9z, celloutsig_1_12z };
  assign celloutsig_0_7z = celloutsig_0_1z[11:2] || { in_data[36:30], celloutsig_0_5z };
  assign celloutsig_1_7z = { in_data[143:124], celloutsig_1_5z, _03_, _07_[8:6], _00_, _07_[4], _04_[2:1], _07_[1:0], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z } % { 1'h1, in_data[136:104], celloutsig_1_6z, in_data[96] };
  assign celloutsig_0_5z = - { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_6z = { in_data[170:165], celloutsig_1_1z } !== in_data[189:183];
  assign celloutsig_1_2z = ~^ { in_data[179:167], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_8z = in_data[22:7] << { celloutsig_0_2z, _06_ };
  assign celloutsig_0_1z = { in_data[10:1], celloutsig_0_0z, celloutsig_0_0z } << { in_data[59:49], celloutsig_0_0z };
  assign celloutsig_0_2z = { celloutsig_0_1z[11:7], celloutsig_0_0z } << { in_data[14:10], celloutsig_0_0z };
  assign celloutsig_1_3z = ~((celloutsig_1_0z & celloutsig_1_0z) | (celloutsig_1_0z & celloutsig_1_0z));
  assign celloutsig_1_12z = ~((celloutsig_1_7z[2] & in_data[117]) | (celloutsig_1_0z & _04_[1]));
  assign _04_[0] = celloutsig_1_2z;
  assign { _05_[5], _05_[3:0] } = { _01_, _02_, celloutsig_1_5z };
  assign { _07_[9], _07_[5], _07_[3:2] } = { _03_, _00_, _04_[2:1] };
  assign { out_data[128], out_data[96], out_data[32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_7z, celloutsig_0_8z };
endmodule
