#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Oct  9 11:33:27 2018
# Process ID: 14971
# Current directory: /home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Main_Project/XilinxBuild/Watchman.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Main_Project/XilinxBuild/Watchman.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Main_Project/XilinxBuild/Watchman.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Main_Project/hw/user_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Main_Project/XilinxBuild/Watchman.srcs/sources_1/bd/design_1/ip/design_1_AXIS_Test_Component_0_0/design_1_AXIS_Test_Component_0_0.dcp' for cell 'design_1_i/AXIS_Test_Component_0'
INFO: [Project 1-454] Reading design checkpoint '/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Main_Project/XilinxBuild/Watchman.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Main_Project/XilinxBuild/Watchman.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Main_Project/XilinxBuild/Watchman.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Main_Project/XilinxBuild/Watchman.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Main_Project/XilinxBuild/Watchman.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.dcp' for cell 'design_1_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Main_Project/XilinxBuild/Watchman.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Main_Project/XilinxBuild/Watchman.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 217 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Main_Project/XilinxBuild/Watchman.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Main_Project/XilinxBuild/Watchman.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Main_Project/XilinxBuild/Watchman.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Main_Project/XilinxBuild/Watchman.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Main_Project/XilinxBuild/Watchman.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Main_Project/XilinxBuild/Watchman.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Main_Project/XilinxBuild/Watchman.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Main_Project/XilinxBuild/Watchman.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Main_Project/XilinxBuild/Watchman.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Main_Project/XilinxBuild/Watchman.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Main_Project/XilinxBuild/Watchman.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Main_Project/XilinxBuild/Watchman.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Main_Project/XilinxBuild/Watchman.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Main_Project/XilinxBuild/Watchman.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 50 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 50 instances

18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 1729.996 ; gain = 460.805 ; free physical = 329 ; free virtual = 22309
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1729.996 ; gain = 0.000 ; free physical = 321 ; free virtual = 22302

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e2619395

Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 2101.512 ; gain = 371.516 ; free physical = 231 ; free virtual = 21901

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 7 inverter(s) to 37 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 21e254cfe

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2101.512 ; gain = 0.000 ; free physical = 286 ; free virtual = 21952
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2298f69e0

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2101.512 ; gain = 0.000 ; free physical = 290 ; free virtual = 21956
INFO: [Opt 31-389] Phase Constant propagation created 1 cells and removed 68 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ca30120c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2101.512 ; gain = 0.000 ; free physical = 284 ; free virtual = 21951
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 632 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1ca30120c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2101.512 ; gain = 0.000 ; free physical = 283 ; free virtual = 21950
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 218c334ef

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2101.512 ; gain = 0.000 ; free physical = 291 ; free virtual = 21958
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 218c334ef

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2101.512 ; gain = 0.000 ; free physical = 290 ; free virtual = 21957
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2101.512 ; gain = 0.000 ; free physical = 290 ; free virtual = 21957
Ending Logic Optimization Task | Checksum: 218c334ef

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2101.512 ; gain = 0.000 ; free physical = 291 ; free virtual = 21957

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.785 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 267353107

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2382.625 ; gain = 0.000 ; free physical = 280 ; free virtual = 21938
Ending Power Optimization Task | Checksum: 267353107

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2382.625 ; gain = 281.113 ; free physical = 288 ; free virtual = 21946

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 267353107

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2382.625 ; gain = 0.000 ; free physical = 288 ; free virtual = 21946
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 2382.625 ; gain = 652.629 ; free physical = 288 ; free virtual = 21946
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2382.625 ; gain = 0.000 ; free physical = 276 ; free virtual = 21936
INFO: [Common 17-1381] The checkpoint '/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Main_Project/XilinxBuild/Watchman.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Main_Project/XilinxBuild/Watchman.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 281 ; free virtual = 21941
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17e90bf6a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 281 ; free virtual = 21941
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 283 ; free virtual = 21944

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 171a5dd4f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 292 ; free virtual = 21935

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1be297b6f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 278 ; free virtual = 21921

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1be297b6f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 278 ; free virtual = 21921
Phase 1 Placer Initialization | Checksum: 1be297b6f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 278 ; free virtual = 21921

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b66a914c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 269 ; free virtual = 21916

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 264 ; free virtual = 21910

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1eac0864f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 264 ; free virtual = 21909
Phase 2 Global Placement | Checksum: 18ee57a8b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 265 ; free virtual = 21911

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18ee57a8b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 265 ; free virtual = 21911

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2445104f5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 265 ; free virtual = 21910

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 215435223

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 265 ; free virtual = 21910

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 25cfea5c7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 265 ; free virtual = 21910

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2528be8a4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 261 ; free virtual = 21907

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2cd946c3d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 263 ; free virtual = 21909

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2cd946c3d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 263 ; free virtual = 21909
Phase 3 Detail Placement | Checksum: 2cd946c3d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 263 ; free virtual = 21909

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 187b06589

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 187b06589

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 265 ; free virtual = 21905
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.932. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 20f170082

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 265 ; free virtual = 21905
Phase 4.1 Post Commit Optimization | Checksum: 20f170082

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 265 ; free virtual = 21905

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20f170082

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 265 ; free virtual = 21905

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 20f170082

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 265 ; free virtual = 21905

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 208eb6f17

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 265 ; free virtual = 21905
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 208eb6f17

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 265 ; free virtual = 21905
Ending Placer Task | Checksum: 14e931241

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 270 ; free virtual = 21909
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 270 ; free virtual = 21909
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 253 ; free virtual = 21904
INFO: [Common 17-1381] The checkpoint '/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Main_Project/XilinxBuild/Watchman.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 255 ; free virtual = 21898
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 263 ; free virtual = 21906
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 262 ; free virtual = 21905
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: ffe07df6 ConstDB: 0 ShapeSum: 4eb2944b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b90b7724

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 186 ; free virtual = 21826
Post Restoration Checksum: NetGraph: 749a7cc7 NumContArr: 4470fa5d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b90b7724

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 187 ; free virtual = 21826

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b90b7724

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 196 ; free virtual = 21815

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b90b7724

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 196 ; free virtual = 21815
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 10cd23c70

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 205 ; free virtual = 21799
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.125  | TNS=0.000  | WHS=-0.327 | THS=-144.222|

Phase 2 Router Initialization | Checksum: 13aa36922

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 204 ; free virtual = 21798

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 208376f83

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 209 ; free virtual = 21800

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 897
 Number of Nodes with overlaps = 274
 Number of Nodes with overlaps = 120
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.817  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ab232e41

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 210 ; free virtual = 21798

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.817  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d58b7763

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 211 ; free virtual = 21798
Phase 4 Rip-up And Reroute | Checksum: 1d58b7763

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 211 ; free virtual = 21798

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 20de0e184

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 210 ; free virtual = 21798
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.966  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 20de0e184

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 210 ; free virtual = 21798

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20de0e184

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 210 ; free virtual = 21798
Phase 5 Delay and Skew Optimization | Checksum: 20de0e184

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 210 ; free virtual = 21798

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17899652b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 210 ; free virtual = 21798
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.966  | TNS=0.000  | WHS=0.031  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18604db0d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 210 ; free virtual = 21798
Phase 6 Post Hold Fix | Checksum: 18604db0d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 210 ; free virtual = 21798

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.34009 %
  Global Horizontal Routing Utilization  = 3.33938 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 213a453e1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 210 ; free virtual = 21798

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 213a453e1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 209 ; free virtual = 21796

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d6373cb6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 209 ; free virtual = 21797

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.966  | TNS=0.000  | WHS=0.031  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d6373cb6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 209 ; free virtual = 21797
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 227 ; free virtual = 21815

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 227 ; free virtual = 21815
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2390.633 ; gain = 0.000 ; free physical = 208 ; free virtual = 21808
INFO: [Common 17-1381] The checkpoint '/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Main_Project/XilinxBuild/Watchman.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Main_Project/XilinxBuild/Watchman.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Main_Project/XilinxBuild/Watchman.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
94 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Main_Project/XilinxBuild/Watchman.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Oct  9 11:38:14 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:02:22 . Memory (MB): peak = 2626.062 ; gain = 234.426 ; free physical = 499 ; free virtual = 21802
INFO: [Common 17-206] Exiting Vivado at Tue Oct  9 11:38:14 2018...
