tst r0, r1 
addeq r1, r0, #31 
mvn r2, r1 
bic r1, r1, r2 
