Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Feb  9 15:08:45 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                 Path #1                                                                                                 |                                                                                  WorstPath from Dst                                                                                 |
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   3.125 |                                                                                                                                                                                                   3.125 |                                                                                                                                                                               3.125 |
| Path Delay                |                   1.200 |                                                                                                                                                                                                  21.496 |                                                                                                                                                                              16.061 |
| Logic Delay               | 0.095(8%)               | 4.422(21%)                                                                                                                                                                                              | 4.257(27%)                                                                                                                                                                          |
| Net Delay                 | 1.105(92%)              | 17.074(79%)                                                                                                                                                                                             | 11.804(73%)                                                                                                                                                                         |
| Clock Skew                |                  -0.201 |                                                                                                                                                                                                   0.275 |                                                                                                                                                                              -0.585 |
| Slack                     |                   1.716 |                                                                                                                                                                                                 -18.104 |                                                                                                                                                                             -13.529 |
| Timing Exception          |                         |                                                                                                                                                                                                         |                                                                                                                                                                                     |
| Bounding Box Size         | 5% x 0%                 | 11% x 4%                                                                                                                                                                                                | 11% x 5%                                                                                                                                                                            |
| Clock Region Distance     | (1, 0)                  | (0, 1)                                                                                                                                                                                                  | (0, 1)                                                                                                                                                                              |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                     328 |                                                                                                                                                                                 282 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                   0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                   0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                   0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                   0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                                        |
| Logic Levels              |                       0 |                                                                                                                                                                                                      38 |                                                                                                                                                                                  34 |
| Routes                    |                       1 |                                                                                                                                                                                                      38 |                                                                                                                                                                                  34 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                 |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                 |
| DSP Block                 | None                    | None                                                                                                                                                                                                    | None                                                                                                                                                                                |
| BRAM                      | None                    | None                                                                                                                                                                                                    | None                                                                                                                                                                                |
| IO Crossings              |                       0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                   0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                   0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                   0 |
| High Fanout               |                       4 |                                                                                                                                                                                                      51 |                                                                                                                                                                                  52 |
| Dont Touch                |                       0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                   0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                   0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                              |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                              |
| Start Point Pin           | sr_p.sr_15[20]/C        | muon_cand_1.pt_0_rep1/C                                                                                                                                                                                 | sector_ret_104/C                                                                                                                                                                    |
| End Point Pin             | muon_cand_1.pt_0_rep1/D | sector_ret_104/D                                                                                                                                                                                        | sr_2_14.roi[7]/D                                                                                                                                                                    |
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                               Path #2                                                                                              |                                                                               WorstPath from Dst                                                                               |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   3.125 |                                                                                                                                                                                              3.125 |                                                                                                                                                                          3.125 |
| Path Delay                |                   1.200 |                                                                                                                                                                                             21.146 |                                                                                                                                                                         16.128 |
| Logic Delay               | 0.095(8%)               | 4.190(20%)                                                                                                                                                                                         | 4.036(26%)                                                                                                                                                                     |
| Net Delay                 | 1.105(92%)              | 16.956(80%)                                                                                                                                                                                        | 12.092(74%)                                                                                                                                                                    |
| Clock Skew                |                  -0.201 |                                                                                                                                                                                             -0.068 |                                                                                                                                                                         -0.192 |
| Slack                     |                   1.716 |                                                                                                                                                                                            -18.097 |                                                                                                                                                                        -13.203 |
| Timing Exception          |                         |                                                                                                                                                                                                    |                                                                                                                                                                                |
| Bounding Box Size         | 5% x 0%                 | 11% x 4%                                                                                                                                                                                           | 14% x 5%                                                                                                                                                                       |
| Clock Region Distance     | (1, 0)                  | (0, 1)                                                                                                                                                                                             | (0, 1)                                                                                                                                                                         |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                326 |                                                                                                                                                                            305 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                              0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                              0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                              0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                              0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                       | Safely Timed                                                                                                                                                                   |
| Logic Levels              |                       0 |                                                                                                                                                                                                 37 |                                                                                                                                                                             33 |
| Routes                    |                       1 |                                                                                                                                                                                                 37 |                                                                                                                                                                             33 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                | clk                                                                                                                                                                            |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                | clk                                                                                                                                                                            |
| DSP Block                 | None                    | None                                                                                                                                                                                               | None                                                                                                                                                                           |
| BRAM                      | None                    | None                                                                                                                                                                                               | None                                                                                                                                                                           |
| IO Crossings              |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                              0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                              0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                              0 |
| High Fanout               |                       4 |                                                                                                                                                                                                 51 |                                                                                                                                                                             55 |
| Dont Touch                |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                              0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                              0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                             | FDRE/C                                                                                                                                                                         |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                             | FDRE/D                                                                                                                                                                         |
| Start Point Pin           | sr_p.sr_15[20]/C        | muon_cand_1.pt_0_rep1/C                                                                                                                                                                            | sector_ret_20525/C                                                                                                                                                             |
| End Point Pin             | muon_cand_1.pt_0_rep1/D | sector_ret_20525/D                                                                                                                                                                                 | sector_ret_22355/D                                                                                                                                                             |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                               Path #3                                                                                              |                                                                                    WorstPath from Dst                                                                                    |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   3.125 |                                                                                                                                                                                              3.125 |                                                                                                                                                                                    3.125 |
| Path Delay                |                   1.200 |                                                                                                                                                                                             21.155 |                                                                                                                                                                                   15.653 |
| Logic Delay               | 0.095(8%)               | 4.071(20%)                                                                                                                                                                                         | 4.332(28%)                                                                                                                                                                               |
| Net Delay                 | 1.105(92%)              | 17.084(80%)                                                                                                                                                                                        | 11.321(72%)                                                                                                                                                                              |
| Clock Skew                |                  -0.201 |                                                                                                                                                                                             -0.058 |                                                                                                                                                                                   -0.200 |
| Slack                     |                   1.716 |                                                                                                                                                                                            -18.096 |                                                                                                                                                                                  -12.736 |
| Timing Exception          |                         |                                                                                                                                                                                                    |                                                                                                                                                                                          |
| Bounding Box Size         | 5% x 0%                 | 11% x 4%                                                                                                                                                                                           | 11% x 5%                                                                                                                                                                                 |
| Clock Region Distance     | (1, 0)                  | (0, 1)                                                                                                                                                                                             | (0, 1)                                                                                                                                                                                   |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                346 |                                                                                                                                                                                      292 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                        0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                        0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                        0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                        0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                       | Safely Timed                                                                                                                                                                             |
| Logic Levels              |                       0 |                                                                                                                                                                                                 37 |                                                                                                                                                                                       35 |
| Routes                    |                       1 |                                                                                                                                                                                                 37 |                                                                                                                                                                                       35 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                | clk                                                                                                                                                                                      |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                | clk                                                                                                                                                                                      |
| DSP Block                 | None                    | None                                                                                                                                                                                               | None                                                                                                                                                                                     |
| BRAM                      | None                    | None                                                                                                                                                                                               | None                                                                                                                                                                                     |
| IO Crossings              |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                        0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                        0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                        0 |
| High Fanout               |                       4 |                                                                                                                                                                                                 51 |                                                                                                                                                                                       52 |
| Dont Touch                |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                        0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                        0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                             | FDRE/C                                                                                                                                                                                   |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                             | FDRE/D                                                                                                                                                                                   |
| Start Point Pin           | sr_p.sr_15[20]/C        | muon_cand_1.pt_0_rep1/C                                                                                                                                                                            | sector_ret_20006/C                                                                                                                                                                       |
| End Point Pin             | muon_cand_1.pt_0_rep1/D | sector_ret_20006/D                                                                                                                                                                                 | sr_2_14.roi[7]/D                                                                                                                                                                         |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                          Path #4                                                                                         |                                                                                       WorstPath from Dst                                                                                      |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    3.125 |                                                                                                                                                                                    3.125 |                                                                                                                                                                                         3.125 |
| Path Delay                |                    0.416 |                                                                                                                                                                                   21.057 |                                                                                                                                                                                        16.581 |
| Logic Delay               | 0.096(24%)               | 4.085(20%)                                                                                                                                                                               | 4.482(28%)                                                                                                                                                                                    |
| Net Delay                 | 0.320(76%)               | 16.972(80%)                                                                                                                                                                              | 12.099(72%)                                                                                                                                                                                   |
| Clock Skew                |                   -0.091 |                                                                                                                                                                                   -0.127 |                                                                                                                                                                                        -0.151 |
| Slack                     |                    2.609 |                                                                                                                                                                                  -18.067 |                                                                                                                                                                                       -13.615 |
| Timing Exception          |                          |                                                                                                                                                                                          |                                                                                                                                                                                               |
| Bounding Box Size         | 0% x 0%                  | 13% x 4%                                                                                                                                                                                 | 12% x 5%                                                                                                                                                                                      |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                                                                                   | (0, 1)                                                                                                                                                                                        |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                      356 |                                                                                                                                                                                           290 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| Fixed Route               |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                                                  |
| Logic Levels              |                        0 |                                                                                                                                                                                       35 |                                                                                                                                                                                            36 |
| Routes                    |                        1 |                                                                                                                                                                                       35 |                                                                                                                                                                                            36 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT5 LUT2 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT2 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                      | clk                                                                                                                                                                                           |
| End Point Clock           | clk                      | clk                                                                                                                                                                                      | clk                                                                                                                                                                                           |
| DSP Block                 | None                     | None                                                                                                                                                                                     | None                                                                                                                                                                                          |
| BRAM                      | None                     | None                                                                                                                                                                                     | None                                                                                                                                                                                          |
| IO Crossings              |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| PBlocks                   |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| High Fanout               |                        4 |                                                                                                                                                                                       57 |                                                                                                                                                                                            52 |
| Dont Touch                |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| Mark Debug                |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                   | FDRE/C                                                                                                                                                                                        |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                   | FDRE/D                                                                                                                                                                                        |
| Start Point Pin           | sr_p.sr_15[196]/C        | muon_cand_12.pt_0_rep1/C                                                                                                                                                                 | sector_ret_22419/C                                                                                                                                                                            |
| End Point Pin             | muon_cand_12.pt_0_rep1/D | sector_ret_22419/D                                                                                                                                                                       | sr_2_14.roi[7]/D                                                                                                                                                                              |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                 Path #5                                                                                                 |                                                                             WorstPath from Dst                                                                            |
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   3.125 |                                                                                                                                                                                                   3.125 |                                                                                                                                                                     3.125 |
| Path Delay                |                   1.200 |                                                                                                                                                                                                  21.009 |                                                                                                                                                                    15.819 |
| Logic Delay               | 0.095(8%)               | 4.187(20%)                                                                                                                                                                                              | 3.973(26%)                                                                                                                                                                |
| Net Delay                 | 1.105(92%)              | 16.822(80%)                                                                                                                                                                                             | 11.846(74%)                                                                                                                                                               |
| Clock Skew                |                  -0.201 |                                                                                                                                                                                                  -0.096 |                                                                                                                                                                    -0.175 |
| Slack                     |                   1.716 |                                                                                                                                                                                                 -17.988 |                                                                                                                                                                   -12.877 |
| Timing Exception          |                         |                                                                                                                                                                                                         |                                                                                                                                                                           |
| Bounding Box Size         | 5% x 0%                 | 11% x 4%                                                                                                                                                                                                | 11% x 6%                                                                                                                                                                  |
| Clock Region Distance     | (1, 0)                  | (0, 1)                                                                                                                                                                                                  | (0, 1)                                                                                                                                                                    |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                     327 |                                                                                                                                                                       307 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                       0 |                                                                                                                                                                         0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                       0 |                                                                                                                                                                         0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                       0 |                                                                                                                                                                         0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                       0 |                                                                                                                                                                         0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                              |
| Logic Levels              |                       0 |                                                                                                                                                                                                      38 |                                                                                                                                                                        32 |
| Routes                    |                       1 |                                                                                                                                                                                                      38 |                                                                                                                                                                        32 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                     | clk                                                                                                                                                                       |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                     | clk                                                                                                                                                                       |
| DSP Block                 | None                    | None                                                                                                                                                                                                    | None                                                                                                                                                                      |
| BRAM                      | None                    | None                                                                                                                                                                                                    | None                                                                                                                                                                      |
| IO Crossings              |                       0 |                                                                                                                                                                                                       0 |                                                                                                                                                                         0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                       0 |                                                                                                                                                                         0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                       0 |                                                                                                                                                                         0 |
| High Fanout               |                       4 |                                                                                                                                                                                                      51 |                                                                                                                                                                        55 |
| Dont Touch                |                       0 |                                                                                                                                                                                                       0 |                                                                                                                                                                         0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                       0 |                                                                                                                                                                         0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                    |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                    |
| Start Point Pin           | sr_p.sr_15[20]/C        | muon_cand_1.pt_0_rep1/C                                                                                                                                                                                 | sector_ret_19391/C                                                                                                                                                        |
| End Point Pin             | muon_cand_1.pt_0_rep1/D | sector_ret_19391/D                                                                                                                                                                                      | sector_ret_22355/D                                                                                                                                                        |
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                            Path #6                                                                                            |                                                                                  WorstPath from Dst                                                                                 |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   3.125 |                                                                                                                                                                                         3.125 |                                                                                                                                                                               3.125 |
| Path Delay                |                   1.200 |                                                                                                                                                                                        20.982 |                                                                                                                                                                              16.177 |
| Logic Delay               | 0.095(8%)               | 3.989(20%)                                                                                                                                                                                    | 4.145(26%)                                                                                                                                                                          |
| Net Delay                 | 1.105(92%)              | 16.993(80%)                                                                                                                                                                                   | 12.032(74%)                                                                                                                                                                         |
| Clock Skew                |                  -0.201 |                                                                                                                                                                                        -0.108 |                                                                                                                                                                              -0.160 |
| Slack                     |                   1.716 |                                                                                                                                                                                       -17.973 |                                                                                                                                                                             -13.220 |
| Timing Exception          |                         |                                                                                                                                                                                               |                                                                                                                                                                                     |
| Bounding Box Size         | 5% x 0%                 | 11% x 4%                                                                                                                                                                                      | 12% x 5%                                                                                                                                                                            |
| Clock Region Distance     | (1, 0)                  | (0, 1)                                                                                                                                                                                        | (0, 1)                                                                                                                                                                              |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                           325 |                                                                                                                                                                                 311 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| Fixed Route               |                       0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                                        |
| Logic Levels              |                       0 |                                                                                                                                                                                            36 |                                                                                                                                                                                  34 |
| Routes                    |                       1 |                                                                                                                                                                                            36 |                                                                                                                                                                                  34 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                           | clk                                                                                                                                                                                 |
| End Point Clock           | clk                     | clk                                                                                                                                                                                           | clk                                                                                                                                                                                 |
| DSP Block                 | None                    | None                                                                                                                                                                                          | None                                                                                                                                                                                |
| BRAM                      | None                    | None                                                                                                                                                                                          | None                                                                                                                                                                                |
| IO Crossings              |                       0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| PBlocks                   |                       0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| High Fanout               |                       4 |                                                                                                                                                                                            51 |                                                                                                                                                                                  55 |
| Dont Touch                |                       0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| Mark Debug                |                       0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                                              |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                                              |
| Start Point Pin           | sr_p.sr_15[20]/C        | muon_cand_1.pt_0_rep1/C                                                                                                                                                                       | sector_ret_13232/C                                                                                                                                                                  |
| End Point Pin             | muon_cand_1.pt_0_rep1/D | sector_ret_13232/D                                                                                                                                                                            | sector_ret_22355/D                                                                                                                                                                  |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                            Path #7                                                                                            |                                                                                  WorstPath from Dst                                                                                 |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   3.125 |                                                                                                                                                                                         3.125 |                                                                                                                                                                               3.125 |
| Path Delay                |                   1.200 |                                                                                                                                                                                        20.895 |                                                                                                                                                                              15.898 |
| Logic Delay               | 0.095(8%)               | 4.021(20%)                                                                                                                                                                                    | 4.049(26%)                                                                                                                                                                          |
| Net Delay                 | 1.105(92%)              | 16.874(80%)                                                                                                                                                                                   | 11.849(74%)                                                                                                                                                                         |
| Clock Skew                |                  -0.201 |                                                                                                                                                                                        -0.115 |                                                                                                                                                                              -0.142 |
| Slack                     |                   1.716 |                                                                                                                                                                                       -17.893 |                                                                                                                                                                             -12.923 |
| Timing Exception          |                         |                                                                                                                                                                                               |                                                                                                                                                                                     |
| Bounding Box Size         | 5% x 0%                 | 11% x 4%                                                                                                                                                                                      | 11% x 5%                                                                                                                                                                            |
| Clock Region Distance     | (1, 0)                  | (0, 1)                                                                                                                                                                                        | (0, 1)                                                                                                                                                                              |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                           345 |                                                                                                                                                                                 311 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| Fixed Route               |                       0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                                        |
| Logic Levels              |                       0 |                                                                                                                                                                                            36 |                                                                                                                                                                                  34 |
| Routes                    |                       1 |                                                                                                                                                                                            36 |                                                                                                                                                                                  34 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 FDRE | FDRE LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                           | clk                                                                                                                                                                                 |
| End Point Clock           | clk                     | clk                                                                                                                                                                                           | clk                                                                                                                                                                                 |
| DSP Block                 | None                    | None                                                                                                                                                                                          | None                                                                                                                                                                                |
| BRAM                      | None                    | None                                                                                                                                                                                          | None                                                                                                                                                                                |
| IO Crossings              |                       0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| PBlocks                   |                       0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| High Fanout               |                       4 |                                                                                                                                                                                            51 |                                                                                                                                                                                  55 |
| Dont Touch                |                       0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| Mark Debug                |                       0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                                              |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                                              |
| Start Point Pin           | sr_p.sr_15[20]/C        | muon_cand_1.pt_0_rep1/C                                                                                                                                                                       | sector_ret_21119/C                                                                                                                                                                  |
| End Point Pin             | muon_cand_1.pt_0_rep1/D | sector_ret_21119/D                                                                                                                                                                            | sector_ret_22355/D                                                                                                                                                                  |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                            Path #8                                                                                            |                                                                               WorstPath from Dst                                                                               |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   3.125 |                                                                                                                                                                                         3.125 |                                                                                                                                                                          3.125 |
| Path Delay                |                   1.200 |                                                                                                                                                                                        20.908 |                                                                                                                                                                         15.947 |
| Logic Delay               | 0.095(8%)               | 4.098(20%)                                                                                                                                                                                    | 4.121(26%)                                                                                                                                                                     |
| Net Delay                 | 1.105(92%)              | 16.810(80%)                                                                                                                                                                                   | 11.826(74%)                                                                                                                                                                    |
| Clock Skew                |                  -0.201 |                                                                                                                                                                                        -0.092 |                                                                                                                                                                         -0.179 |
| Slack                     |                   1.716 |                                                                                                                                                                                       -17.883 |                                                                                                                                                                        -13.009 |
| Timing Exception          |                         |                                                                                                                                                                                               |                                                                                                                                                                                |
| Bounding Box Size         | 5% x 0%                 | 11% x 4%                                                                                                                                                                                      | 12% x 6%                                                                                                                                                                       |
| Clock Region Distance     | (1, 0)                  | (0, 1)                                                                                                                                                                                        | (0, 1)                                                                                                                                                                         |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                           325 |                                                                                                                                                                            309 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Fixed Route               |                       0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                                   |
| Logic Levels              |                       0 |                                                                                                                                                                                            36 |                                                                                                                                                                             33 |
| Routes                    |                       1 |                                                                                                                                                                                            36 |                                                                                                                                                                             33 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                           | clk                                                                                                                                                                            |
| End Point Clock           | clk                     | clk                                                                                                                                                                                           | clk                                                                                                                                                                            |
| DSP Block                 | None                    | None                                                                                                                                                                                          | None                                                                                                                                                                           |
| BRAM                      | None                    | None                                                                                                                                                                                          | None                                                                                                                                                                           |
| IO Crossings              |                       0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| PBlocks                   |                       0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| High Fanout               |                       4 |                                                                                                                                                                                            51 |                                                                                                                                                                             55 |
| Dont Touch                |                       0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Mark Debug                |                       0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                                         |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                                         |
| Start Point Pin           | sr_p.sr_15[20]/C        | muon_cand_1.pt_0_rep1/C                                                                                                                                                                       | sector_ret_14588/C                                                                                                                                                             |
| End Point Pin             | muon_cand_1.pt_0_rep1/D | sector_ret_14588/D                                                                                                                                                                            | sector_ret_22355/D                                                                                                                                                             |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                       Path #9                                                                                       |                                                                               WorstPath from Dst                                                                               |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    3.125 |                                                                                                                                                                               3.125 |                                                                                                                                                                          3.125 |
| Path Delay                |                    0.416 |                                                                                                                                                                              20.861 |                                                                                                                                                                         16.627 |
| Logic Delay               | 0.096(24%)               | 3.985(20%)                                                                                                                                                                          | 4.124(25%)                                                                                                                                                                     |
| Net Delay                 | 0.320(76%)               | 16.876(80%)                                                                                                                                                                         | 12.503(75%)                                                                                                                                                                    |
| Clock Skew                |                   -0.091 |                                                                                                                                                                              -0.132 |                                                                                                                                                                         -0.154 |
| Slack                     |                    2.609 |                                                                                                                                                                             -17.876 |                                                                                                                                                                        -13.664 |
| Timing Exception          |                          |                                                                                                                                                                                     |                                                                                                                                                                                |
| Bounding Box Size         | 0% x 0%                  | 13% x 4%                                                                                                                                                                            | 14% x 5%                                                                                                                                                                       |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                                                                              | (0, 1)                                                                                                                                                                         |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                 355 |                                                                                                                                                                            306 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                              0 |
| Fixed Route               |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                              0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                              0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                              0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                        | Safely Timed                                                                                                                                                                   |
| Logic Levels              |                        0 |                                                                                                                                                                                  34 |                                                                                                                                                                             33 |
| Routes                    |                        1 |                                                                                                                                                                                  34 |                                                                                                                                                                             33 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT5 LUT2 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                 | clk                                                                                                                                                                            |
| End Point Clock           | clk                      | clk                                                                                                                                                                                 | clk                                                                                                                                                                            |
| DSP Block                 | None                     | None                                                                                                                                                                                | None                                                                                                                                                                           |
| BRAM                      | None                     | None                                                                                                                                                                                | None                                                                                                                                                                           |
| IO Crossings              |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                              0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                              0 |
| PBlocks                   |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                              0 |
| High Fanout               |                        4 |                                                                                                                                                                                  57 |                                                                                                                                                                             55 |
| Dont Touch                |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                              0 |
| Mark Debug                |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                              0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                              | FDRE/C                                                                                                                                                                         |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                              | FDRE/D                                                                                                                                                                         |
| Start Point Pin           | sr_p.sr_15[196]/C        | muon_cand_12.pt_0_rep1/C                                                                                                                                                            | sector_ret_13031/C                                                                                                                                                             |
| End Point Pin             | muon_cand_12.pt_0_rep1/D | sector_ret_13031/D                                                                                                                                                                  | sector_ret_22355/D                                                                                                                                                             |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                            Path #10                                                                                           |                                                                               WorstPath from Dst                                                                               |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   3.125 |                                                                                                                                                                                         3.125 |                                                                                                                                                                          3.125 |
| Path Delay                |                   1.200 |                                                                                                                                                                                        20.845 |                                                                                                                                                                         16.167 |
| Logic Delay               | 0.095(8%)               | 3.911(19%)                                                                                                                                                                                    | 4.454(28%)                                                                                                                                                                     |
| Net Delay                 | 1.105(92%)              | 16.934(81%)                                                                                                                                                                                   | 11.713(72%)                                                                                                                                                                    |
| Clock Skew                |                  -0.201 |                                                                                                                                                                                        -0.131 |                                                                                                                                                                         -0.120 |
| Slack                     |                   1.716 |                                                                                                                                                                                       -17.859 |                                                                                                                                                                        -13.170 |
| Timing Exception          |                         |                                                                                                                                                                                               |                                                                                                                                                                                |
| Bounding Box Size         | 5% x 0%                 | 11% x 4%                                                                                                                                                                                      | 11% x 4%                                                                                                                                                                       |
| Clock Region Distance     | (1, 0)                  | (0, 1)                                                                                                                                                                                        | (0, 1)                                                                                                                                                                         |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                           345 |                                                                                                                                                                            256 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Fixed Route               |                       0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                                   |
| Logic Levels              |                       0 |                                                                                                                                                                                            36 |                                                                                                                                                                             33 |
| Routes                    |                       1 |                                                                                                                                                                                            36 |                                                                                                                                                                             33 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                           | clk                                                                                                                                                                            |
| End Point Clock           | clk                     | clk                                                                                                                                                                                           | clk                                                                                                                                                                            |
| DSP Block                 | None                    | None                                                                                                                                                                                          | None                                                                                                                                                                           |
| BRAM                      | None                    | None                                                                                                                                                                                          | None                                                                                                                                                                           |
| IO Crossings              |                       0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| PBlocks                   |                       0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| High Fanout               |                       4 |                                                                                                                                                                                            51 |                                                                                                                                                                             42 |
| Dont Touch                |                       0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Mark Debug                |                       0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                                         |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                                         |
| Start Point Pin           | sr_p.sr_15[20]/C        | muon_cand_1.pt_0_rep1/C                                                                                                                                                                       | sector_ret_20669/C                                                                                                                                                             |
| End Point Pin             | muon_cand_1.pt_0_rep1/D | sector_ret_20669/D                                                                                                                                                                            | sr_2_14.roi[7]/D                                                                                                                                                               |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+-----+----+----+----+-----+-----+----+----+----+----+
| End Point Clock | Requirement | 26 | 27 | 28 | 29 |  30 | 31 | 32 | 33 |  34 |  35 | 36 | 37 | 38 | 39 |
+-----------------+-------------+----+----+----+----+-----+----+----+----+-----+-----+----+----+----+----+
| clk             | 3.125ns     |  5 |  3 |  6 | 48 | 203 | 35 | 80 | 86 | 199 | 131 | 96 | 30 | 61 | 17 |
+-----------------+-------------+----+----+----+----+-----+----+----+----+-----+-----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
|     Instance     |                        Module                       | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3    |     LUT4    |     LUT5    |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
| (top)            |                                             wrapper | 0.73 |           3.32 |           36093 | 0(0.0%) | 260(1.3%) | 1238(6.3%) | 2035(10.4%) | 5403(27.6%) | 10627(54.3%) |        112 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I032_O016_D003-freq320retfan10000_rev_1 | 0.89 |           4.27 |           22750 | 0(0.0%) | 259(1.3%) | 1237(6.4%) | 1949(10.0%) | 5399(27.7%) | 10625(54.6%) |        112 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                                 shift_reg_tap_512_4 | 0.00 |           1.05 |            7680 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                 shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+--------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |           Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+--------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                5 |       127% | (CLEL_R_X37Y479,CLEL_R_X52Y510) | muon_sorter_1(90%),wrapper(9%) |            0% |       4.84751 | 91%          | 0%         |   9% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      |                4 |       145% | (CLEM_X44Y496,CLEM_X51Y511)     | muon_sorter_1(92%),wrapper(7%) |            0% |       5.18125 | 96%          | 0%         |  13% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                3 |       119% | (CLEM_X46Y500,CLEL_R_X49Y507)   | muon_sorter_1(92%),wrapper(7%) |            0% |       5.29883 | 98%          | 0%         |  11% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                4 |       124% | (CLEL_R_X41Y479,CLEL_R_X49Y494) | muon_sorter_1(91%),wrapper(8%) |            0% |       4.93177 | 94%          | 0%         |   5% |   0% | NA   | 0%   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+--------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |        Congestion Window        |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                4 |           0.325% | (CLEM_X40Y481,CLEL_R_X55Y512)   | muon_sorter_1(89%),wrapper(10%) |            0% |       4.74089 | 89%          | 0%         |  12% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Global |                5 |           1.090% | (CLEM_X30Y463,CLEM_X61Y526)     | muon_sorter_1(81%),wrapper(18%) |            0% |       2.86834 | 54%          | 0%         |  11% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                5 |           0.638% | (CLEL_R_X36Y467,CLEM_X59Y514)   | muon_sorter_1(83%),wrapper(16%) |            0% |       4.01686 | 75%          | 0%         |  14% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                5 |           0.872% | (CLEL_R_X38Y463,CLEL_R_X53Y542) | muon_sorter_1(84%),wrapper(15%) |            0% |       4.33094 | 81%          | 0%         |  13% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                4 |           0.152% | (CLEM_X40Y484,CLEM_X47Y507)     | muon_sorter_1(93%),wrapper(6%)  |            0% |       5.19792 | 97%          | 0%         |   4% |   0% | NA   | 0%   | NA  |    0% |  0% |
| South     | Long   |                5 |           0.500% | (CLEM_X35Y477,CLEM_X50Y508)     | muon_sorter_1(88%),wrapper(11%) |            0% |       4.53801 | 85%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Long   |                5 |           0.271% | (CLEM_X35Y488,CLEM_X50Y519)     | muon_sorter_1(85%),wrapper(14%) |            0% |       3.86403 | 72%          | 0%         |   9% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Long   |                5 |           0.429% | (CLEM_X39Y471,CLEM_X54Y502)     | muon_sorter_1(87%),wrapper(12%) |            0% |       4.59285 | 86%          | 0%         |  10% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Short  |                5 |           0.593% | (CLEM_X40Y468,CLEL_R_X55Y515)   | muon_sorter_1(86%),wrapper(13%) |            0% |       4.47444 | 84%          | 0%         |  14% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                6 |           1.256% | (CLEM_X33Y467,CLEM_X64Y546)     | muon_sorter_1(81%),wrapper(18%) |            0% |       2.77252 | 52%          | 0%         |   9% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                6 |           1.131% | (CLEL_R_X32Y471,CLEM_X63Y534)   | muon_sorter_1(83%),wrapper(16%) |            0% |       2.96604 | 55%          | 0%         |   9% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                6 |           1.208% | (CLEL_R_X32Y474,CLEM_X63Y537)   | muon_sorter_1(83%),wrapper(16%) |            0% |       2.89186 | 54%          | 0%         |   9% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                2 |        85% | (CLEM_X44Y512,CLEM_X47Y515)   | muon_sorter_1(53%),wrapper(46%) |            0% |       1.26339 | 23%          | 0%         |  17% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                3 |        89% | (CLEM_X40Y500,CLEM_X47Y507)   | muon_sorter_1(95%)              |            0% |       5.37981 | 99%          | 0%         |   3% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                3 |        86% | (CLEM_X40Y492,CLEM_X47Y499)   | muon_sorter_1(91%),wrapper(8%)  |            0% |       5.19351 | 98%          | 0%         |   5% |   0% | NA   | 0%   | NA  |    0% |  0% |
| South     |                3 |        88% | (CLEM_X40Y484,CLEM_X47Y491)   | muon_sorter_1(93%),wrapper(6%)  |            0% |       5.02043 | 94%          | 0%         |   3% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                3 |        86% | (CLEM_X48Y484,CLEL_R_X55Y491) | muon_sorter_1(72%),wrapper(27%) |            0% |       3.46995 | 68%          | 0%         |  13% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| West      |                3 |        87% | (CLEM_X48Y476,CLEL_R_X55Y483) | muon_sorter_1(88%),wrapper(11%) |            0% |       5.01803 | 99%          | 0%         |   6% |   0% | 0%   | NA   | 0%  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEM_X42Y498   | 287             | 416          | 86%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X42Y497   | 287             | 417          | 86%                  | muon_sorter_1(80%),wrapper(20%) | Y                   |
| CLEM_X42Y496   | 287             | 418          | 86%                  | muon_sorter_1(66%),wrapper(33%) | Y                   |
| CLEL_R_X41Y497 | 284             | 417          | 85%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X41Y498 | 284             | 416          | 84%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X43Y498 | 293             | 416          | 84%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X42Y499   | 287             | 415          | 84%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X43Y497 | 293             | 417          | 84%                  | muon_sorter_1(88%),wrapper(11%) | Y                   |
| CLEM_X42Y495   | 287             | 419          | 84%                  | muon_sorter_1(72%),wrapper(27%) | Y                   |
| CLEL_R_X43Y499 | 293             | 415          | 83%                  | muon_sorter_1(57%),wrapper(42%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEL_R_X49Y504 | 317             | 410          | 76%                  | muon_sorter_1(76%),wrapper(23%) | Y                   |
| CLEM_X49Y504   | 315             | 410          | 76%                  | wrapper(55%),muon_sorter_1(44%) | Y                   |
| CLEM_X47Y504   | 307             | 410          | 76%                  | muon_sorter_1(90%),wrapper(10%) | Y                   |
| CLEL_R_X49Y505 | 317             | 409          | 76%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X46Y505 | 304             | 409          | 75%                  | muon_sorter_1(80%),wrapper(20%) | Y                   |
| CLEM_X48Y504   | 310             | 410          | 75%                  | muon_sorter_1(91%),wrapper(8%)  | Y                   |
| CLEL_R_X47Y504 | 309             | 410          | 75%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X47Y503   | 307             | 411          | 74%                  | muon_sorter_1(69%),wrapper(30%) | Y                   |
| CLEL_R_X43Y499 | 293             | 415          | 74%                  | muon_sorter_1(57%),wrapper(42%) | Y                   |
| CLEL_R_X47Y505 | 309             | 409          | 74%                  | muon_sorter_1(90%),wrapper(10%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


