// Seed: 2276185602
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input uwire id_2,
    output supply0 id_3,
    input wire id_4,
    input tri1 id_5,
    output wand id_6
);
  wire id_8;
  assign module_2.id_2 = 0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1
);
  logic id_3 = -1'b0;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0
  );
endmodule
module module_2 (
    input supply1 id_0,
    output tri id_1,
    output wor id_2,
    input uwire id_3,
    output wor id_4
);
  assign id_1 = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_2
  );
  parameter id_6 = !1;
endmodule
