Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Programs/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto cbbbf05b556d46ac8dc42fad21debae6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot execute_tb_behav xil_defaultlib.execute_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/nacho/Documents/Facultad/5to/arqui/tpfinal_mips/mips_final.srcs/sources_1/new/adder.sv" Line 2. Module adder(N=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nacho/Documents/Facultad/5to/arqui/tpfinal_mips/mips_final.srcs/sources_1/new/adder.sv" Line 2. Module adder(N=32) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.execute_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot execute_tb_behav
