pllx_misc	,	V_95
SCLK_BURST_POLICY	,	V_46
tegra30_periph_clk_init	,	F_14
CLK_RESET_CCLK_BURST	,	V_92
TEGRA30_CLK_DSIA	,	V_54
emc_lock	,	V_59
TEGRA_CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR	,	V_80
pllx_base	,	V_93
ARRAY_SIZE	,	F_8
cpu_burst	,	V_91
"emc_mux"	,	L_34
"pll_x"	,	L_8
CLK_SET_RATE_GATE	,	V_12
node	,	V_110
tegra_audio_clk_init	,	F_48
pr_err	,	F_43
TEGRA30_CLK_EMC	,	V_60
tegra_cpu_car_ops	,	V_119
TEGRA30_CLK_PLL_D2_OUT0	,	V_28
TEGRA30_CLK_SCLK	,	V_47
tegra30_input_freq	,	V_113
TEGRA30_CLK_PLL_X_OUT0	,	V_19
init_table	,	V_106
TEGRA30_CLK_PLL_C	,	V_6
TEGRA30_CLK_PLL_D	,	V_24
TEGRA30_CLK_PLL_E	,	V_34
CLK_RESET_CCLK_BURST_POLICY_PLLX	,	V_105
"pll_u"	,	L_10
clk_id	,	V_73
wmb	,	F_29
device_node	,	V_108
tegra_fixed_clk_init	,	F_47
BUG	,	F_37
"pll_d"	,	L_11
TEGRA30_CLK_PLL_M_OUT1	,	V_16
"cml1"	,	L_38
CLK_RESET_CCLK_IDLE_POLICY_SHIFT	,	V_102
"pll_m_out1"	,	L_7
clk_csite_src	,	V_89
policy	,	V_99
CLK_GET_RATE_NOCACHE	,	V_32
i	,	V_52
mux_pllmcp_clkm	,	V_57
pmc_match	,	V_111
"cclk_lp"	,	L_27
p	,	V_67
TEGRA_DIVIDER_INT	,	V_36
TEGRA30_CLK_PLL_D2	,	V_27
TEGRA30_CLK_PLL_X	,	V_18
TEGRA30_CLK_PLL_U	,	V_21
tegra_super_clk_gen4_init	,	F_13
"pll_d2_out0"	,	L_14
of_iomap	,	F_42
"pll_e"	,	L_16
"cml0"	,	L_37
TEGRA30_CLK_PLL_M	,	V_14
sclk_parents	,	V_45
pll_m_params	,	V_13
pll_e_params	,	V_33
cpu_rst_status	,	V_83
"pcie"	,	L_31
pll_c_params	,	V_4
tegra_clk_register_periph	,	F_18
clk_register_clkdev	,	F_11
reg	,	V_77
pll_p_params	,	V_75
"cclk_g"	,	L_23
tegra30_disable_cpu_clock	,	F_32
CLK_RESET_SOURCE_CSITE	,	V_90
pll_x_params	,	V_17
"pll_p_out3_cclkg"	,	L_19
tegra_clk_register_periph_gate	,	F_15
tegra_clk_register_pll_out	,	F_4
TEGRA30_CLK_CML0	,	V_63
"pll_c"	,	L_1
TEGRA30_CLK_CML1	,	V_64
CCLKLP_BURST_POLICY	,	V_42
tegra_init_from_table	,	F_40
cclk_divider	,	V_97
tegra_clk_init	,	F_45
clk_register_mux	,	F_7
CLK_IGNORE_UNUSED	,	V_11
tegra_periph_init_data	,	V_50
name	,	V_66
PLLM_OUT	,	V_15
CPU_RESET	,	F_26
tegra30_cpu_clock_suspend	,	F_35
tegra30_cpu_out_of_reset	,	F_28
tegra_periph_nodiv_clk_list	,	V_74
tegra30_cpu_clk_sctx	,	V_88
tegra_powergate_is_powered	,	F_34
TEGRA30_CLK_AFI	,	V_56
"Can't map pmc registers\n"	,	L_41
pll_d_lock	,	V_23
"pll_p"	,	L_18
clk_register_gate	,	F_17
CLK_RESET_CCLK_IDLE_POLICY	,	V_101
cclk_g_parents	,	V_37
TEGRA_CLK_RST_CONTROLLER_CLK_CPU_CMPLX	,	V_82
CPU_CLOCK	,	F_31
SUPER_CCLKG_DIVIDER	,	V_35
tegra_register_devclks	,	F_52
"pll_x_out0"	,	L_9
periph_clk_enb_refcnt	,	V_53
tegra30_cpu_clock_resume	,	F_36
"afi"	,	L_33
parent_names	,	V_68
"pll_m_out1_div"	,	L_6
dmb	,	F_27
clk_base	,	V_2
CLK_RESET_CCLK_BURST_POLICY_SHIFT	,	V_100
"pll_c_out1_div"	,	L_3
periph	,	V_70
TEGRA30_CLK_PERIPH_BANKS	,	V_112
CLK_SET_RATE_NO_REPARENT	,	V_30
tegra30_pll_init	,	F_1
tegra30_cpu_car_ops	,	V_120
"pll_d_out0"	,	L_12
clk	,	V_1
TEGRA30_CLK_MC	,	V_61
PLLC_OUT	,	V_7
tegra30_cpu_rail_off_ready	,	F_33
tegra_pmc_clk_init	,	F_49
"pll_e_mux"	,	L_15
TEGRA30_CLK_CCLK_LP	,	V_44
"twd"	,	L_29
SUPER_CCLKLP_DIVIDER	,	V_40
TEGRA_CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET	,	V_79
tegra_add_of_provider	,	F_51
CLK_RESET_PLLX_BASE	,	V_94
flags	,	V_72
CLK_SOURCE_EMC	,	V_58
tegra_clk_register_pll	,	F_2
CLK_RESET_PLLX_MISC	,	V_96
"pll_p_out3_cclklp"	,	L_25
TEGRA_POWERGATE_CPU3	,	V_87
clk_register_fixed_factor	,	F_5
TEGRA_POWERGATE_CPU1	,	V_85
TEGRA_POWERGATE_CPU2	,	V_86
TEGRA30_CLK_PLL_C_OUT1	,	V_10
tegra_clk_register_periph_nodiv	,	F_19
TEGRA30_CLK_RST_CONTROLLER_CPU_CMPLX_STATUS	,	V_78
tegra30_clock_apply_init_table	,	F_39
pll_u_params	,	V_20
"pll_d2"	,	L_13
input_freq	,	V_114
num_parents	,	V_69
"pll_m"	,	L_5
"ioremap tegra30 CAR failed\n"	,	L_39
tegra_osc_clk_init	,	F_46
CLK_SET_RATE_PARENT	,	V_9
TEGRA30_CLK_CCLK_G	,	V_39
"pll_ref"	,	L_2
tegra_clk_apply_init_table	,	V_118
__init	,	T_1
udelay	,	F_38
"pll_p_cclkg"	,	L_17
tegra_periph_clk_list	,	V_65
"dsia"	,	L_30
data	,	V_51
tegra_clk_register_mc	,	F_16
pmc_base	,	V_3
of_find_matching_node	,	F_44
"pll_p_cclklp"	,	L_24
tegra30_clks	,	V_49
"clk_m"	,	L_32
pll_d_params	,	V_22
u32	,	T_2
tegra_clk_duplicates	,	V_116
cclk_lp_parents	,	V_41
CLK_RESET_CCLK_RUN_POLICY_SHIFT	,	V_104
offset	,	V_71
tegra_clk_register_pllu	,	F_6
"pll_p_out4_cclklp"	,	L_26
cpu	,	V_76
TEGRA30_CLK_PLL_D_OUT0	,	V_25
tegra_clk_register_super_mux	,	F_12
"Failed to find pmc node\n"	,	L_40
CLK_RESET_CCLK_DIVIDER	,	V_98
CLK_RESET_CCLK_RUN_POLICY	,	V_103
TEGRA30_CLK_CLK_MAX	,	V_107
PLLE_AUX	,	V_31
TEGRA30_CLK_TWD	,	V_48
TEGRA30_CLK_PCIE	,	V_55
clks	,	V_5
np	,	V_109
"pll_p_out4"	,	L_22
cpu_pwr_status	,	V_84
CCLKG_BURST_POLICY	,	V_38
tegra_clk_register_divider	,	F_3
TEGRA_DIVIDER_2	,	V_43
devclks	,	V_117
tegra30_super_clk_init	,	F_10
"sclk"	,	L_28
tegra_clk_register_plle	,	F_9
tegra30_clock_init	,	F_41
"pll_c_out1"	,	L_4
pll_d2_params	,	V_26
TEGRA_DIVIDER_ROUND_UP	,	V_8
cml_lock	,	V_62
readl	,	F_22
"pll_p_out3"	,	L_20
"pll_p_out4_cclkg"	,	L_21
tegra30_audio_plls	,	V_115
writel	,	F_25
tegra_init_dup_clks	,	F_50
pll_e_parents	,	V_29
TEGRA30_CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR	,	V_81
"emc"	,	L_35
tegra30_wait_cpu_in_reset	,	F_21
tegra_periph_clk_init	,	F_20
tegra30_enable_cpu_clock	,	F_30
"mc"	,	L_36
tegra30_put_cpu_in_reset	,	F_24
cpu_relax	,	F_23
