
*** Running vivado
    with args -log red_pitaya_ps_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source red_pitaya_ps_1_wrapper.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source red_pitaya_ps_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data/devel/redpitaya/vivado/red-pitaya-notes'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/Xilinx/Vivado/Vivado/2023.2/data/ip'.
Command: link_design -top red_pitaya_ps_1_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1655.230 ; gain = 0.000 ; free physical = 9553 ; free virtual = 18656
INFO: [Netlist 29-17] Analyzing 1802 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: red_pitaya_ps_1_i/clock_in/U0/<const0>.
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_red_pitaya_ps_0/red_pitaya_ps_1_red_pitaya_ps_0.xdc] for cell 'red_pitaya_ps_1_i/red_pitaya_ps/inst'
Finished Parsing XDC File [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_red_pitaya_ps_0/red_pitaya_ps_1_red_pitaya_ps_0.xdc] for cell 'red_pitaya_ps_1_i/red_pitaya_ps/inst'
Parsing XDC File [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_rst_red_pitaya_ps_125M_0/red_pitaya_ps_1_rst_red_pitaya_ps_125M_0_board.xdc] for cell 'red_pitaya_ps_1_i/rst_red_pitaya_ps_125M/U0'
Finished Parsing XDC File [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_rst_red_pitaya_ps_125M_0/red_pitaya_ps_1_rst_red_pitaya_ps_125M_0_board.xdc] for cell 'red_pitaya_ps_1_i/rst_red_pitaya_ps_125M/U0'
Parsing XDC File [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_rst_red_pitaya_ps_125M_0/red_pitaya_ps_1_rst_red_pitaya_ps_125M_0.xdc] for cell 'red_pitaya_ps_1_i/rst_red_pitaya_ps_125M/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_rst_red_pitaya_ps_125M_0/red_pitaya_ps_1_rst_red_pitaya_ps_125M_0.xdc:50]
Finished Parsing XDC File [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_rst_red_pitaya_ps_125M_0/red_pitaya_ps_1_rst_red_pitaya_ps_125M_0.xdc] for cell 'red_pitaya_ps_1_i/rst_red_pitaya_ps_125M/U0'
Parsing XDC File [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/red_pitaya_ps_1_util_ds_buf_0_0_board.xdc] for cell 'red_pitaya_ps_1_i/clock_in/U0'
Finished Parsing XDC File [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/red_pitaya_ps_1_util_ds_buf_0_0_board.xdc] for cell 'red_pitaya_ps_1_i/clock_in/U0'
Parsing XDC File [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_o'. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o'. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o'. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'trigger_in_0'. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'trigger_in_0'. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'trigger_in_0'. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clock'. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clock'. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_clk_i[*]'. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_clk_i[1]'. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_clk_i[0]'. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ext_clk'. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ext_clk'. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Led'. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Led'. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Led'. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc]
INFO: [Project 1-1714] 13 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 1 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2701.590 ; gain = 0.000 ; free physical = 8980 ; free virtual = 18084
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 905 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 7 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM64M => RAM64M (RAMD64E(x4)): 896 instances

12 Infos, 18 Warnings, 16 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2701.590 ; gain = 1368.703 ; free physical = 8980 ; free virtual = 18083
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2701.590 ; gain = 0.000 ; free physical = 8966 ; free virtual = 18069

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 210743342

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2701.590 ; gain = 0.000 ; free physical = 8957 ; free virtual = 18060

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 210743342

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2756.383 ; gain = 0.000 ; free physical = 8678 ; free virtual = 17781

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 210743342

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2756.383 ; gain = 0.000 ; free physical = 8678 ; free virtual = 17781
Phase 1 Initialization | Checksum: 210743342

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2756.383 ; gain = 0.000 ; free physical = 8677 ; free virtual = 17781

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 210743342

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2756.383 ; gain = 0.000 ; free physical = 8677 ; free virtual = 17781

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 210743342

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2756.383 ; gain = 0.000 ; free physical = 8675 ; free virtual = 17778
Phase 2 Timer Update And Timing Data Collection | Checksum: 210743342

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2756.383 ; gain = 0.000 ; free physical = 8675 ; free virtual = 17778

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 11 inverters resulting in an inversion of 45 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1d5eab87f

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2756.383 ; gain = 0.000 ; free physical = 8675 ; free virtual = 17778
Retarget | Checksum: 1d5eab87f
INFO: [Opt 31-389] Phase Retarget created 74 cells and removed 81 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 19406ceef

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2756.383 ; gain = 0.000 ; free physical = 8674 ; free virtual = 17778
Constant propagation | Checksum: 19406ceef
INFO: [Opt 31-389] Phase Constant propagation created 24 cells and removed 56 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 180a8d830

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2756.383 ; gain = 0.000 ; free physical = 8674 ; free virtual = 17778
Sweep | Checksum: 180a8d830
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 164 cells
INFO: [Opt 31-1021] In phase Sweep, 6 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 180a8d830

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2756.383 ; gain = 0.000 ; free physical = 8674 ; free virtual = 17778
BUFG optimization | Checksum: 180a8d830
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 180a8d830

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2756.383 ; gain = 0.000 ; free physical = 8674 ; free virtual = 17778
Shift Register Optimization | Checksum: 180a8d830
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 180a8d830

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2756.383 ; gain = 0.000 ; free physical = 8674 ; free virtual = 17778
Post Processing Netlist | Checksum: 180a8d830
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1926108f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2756.383 ; gain = 0.000 ; free physical = 8674 ; free virtual = 17778

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2756.383 ; gain = 0.000 ; free physical = 8674 ; free virtual = 17778
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1926108f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2756.383 ; gain = 0.000 ; free physical = 8674 ; free virtual = 17778
Phase 9 Finalization | Checksum: 1926108f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2756.383 ; gain = 0.000 ; free physical = 8674 ; free virtual = 17778
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              74  |              81  |                                              1  |
|  Constant propagation         |              24  |              56  |                                              1  |
|  Sweep                        |               0  |             164  |                                              6  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              2  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1926108f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2756.383 ; gain = 0.000 ; free physical = 8674 ; free virtual = 17778
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2756.383 ; gain = 0.000 ; free physical = 8675 ; free virtual = 17778

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 34 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 68
Ending PowerOpt Patch Enables Task | Checksum: 1765abd22

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3162.754 ; gain = 0.000 ; free physical = 8491 ; free virtual = 17595
Ending Power Optimization Task | Checksum: 1765abd22

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3162.754 ; gain = 406.371 ; free physical = 8491 ; free virtual = 17595

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1765abd22

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3162.754 ; gain = 0.000 ; free physical = 8491 ; free virtual = 17595

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.754 ; gain = 0.000 ; free physical = 8491 ; free virtual = 17595
Ending Netlist Obfuscation Task | Checksum: 21a31e654

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3162.754 ; gain = 0.000 ; free physical = 8491 ; free virtual = 17595
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 118 Warnings, 16 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3162.754 ; gain = 461.164 ; free physical = 8491 ; free virtual = 17595
INFO: [runtcl-4] Executing : report_drc -file red_pitaya_ps_1_wrapper_drc_opted.rpt -pb red_pitaya_ps_1_wrapper_drc_opted.pb -rpx red_pitaya_ps_1_wrapper_drc_opted.rpx
Command: report_drc -file red_pitaya_ps_1_wrapper_drc_opted.rpt -pb red_pitaya_ps_1_wrapper_drc_opted.pb -rpx red_pitaya_ps_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /data/devel/redpitaya/vivado/adc_dac/adc_dac.runs/impl_1/red_pitaya_ps_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8490 ; free virtual = 17594
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8488 ; free virtual = 17592
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8485 ; free virtual = 17589
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8480 ; free virtual = 17584
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8480 ; free virtual = 17584
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8479 ; free virtual = 17583
Write Physdb Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8479 ; free virtual = 17583
INFO: [Common 17-1381] The checkpoint '/data/devel/redpitaya/vivado/adc_dac/adc_dac.runs/impl_1/red_pitaya_ps_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8470 ; free virtual = 17574
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 152412975

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8470 ; free virtual = 17574
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8470 ; free virtual = 17574

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1054bdca5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8466 ; free virtual = 17571

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f4d9fc69

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8446 ; free virtual = 17554

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f4d9fc69

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8446 ; free virtual = 17554
Phase 1 Placer Initialization | Checksum: f4d9fc69

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8446 ; free virtual = 17554

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: efb33998

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8444 ; free virtual = 17553

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: cecc9bb1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8444 ; free virtual = 17553

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: cecc9bb1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8444 ; free virtual = 17553

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: d7989e64

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8442 ; free virtual = 17553

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 21 LUTNM shape to break, 132 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 19, two critical 2, total 21, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 75 nets or LUTs. Breaked 21 LUTs, combined 54 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1132] Very high fanout net 'red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/Q[0]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 4484 to 901 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 901.
INFO: [Physopt 32-1132] Very high fanout net 'red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/Q[1]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 4483 to 900 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 900.
INFO: [Physopt 32-1132] Very high fanout net 'red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/Q[2]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 4483 to 900 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 900.
INFO: [Physopt 32-1132] Very high fanout net 'red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/Q[3]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 4483 to 900 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 900.
INFO: [Physopt 32-1132] Very high fanout net 'red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/Q[4]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 4483 to 900 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 900.
INFO: [Physopt 32-1132] Very high fanout net 'red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/Q[5]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 4483 to 900 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 900.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8442 ; free virtual = 17553

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           21  |             54  |                    75  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           21  |             54  |                    75  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1c877f465

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8441 ; free virtual = 17552
Phase 2.4 Global Placement Core | Checksum: 19f3191db

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8441 ; free virtual = 17552
Phase 2 Global Placement | Checksum: 19f3191db

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8440 ; free virtual = 17553

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 206679b6a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8440 ; free virtual = 17553

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cf9c65e6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8440 ; free virtual = 17553

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17adbbae3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8440 ; free virtual = 17553

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 219ae36d0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8440 ; free virtual = 17553

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1ff08aa1f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8440 ; free virtual = 17553

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 26d652cbd

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8439 ; free virtual = 17552

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1fae41d4a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8439 ; free virtual = 17552

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 24d57b1db

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8439 ; free virtual = 17553

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 15fd1bbee

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8448 ; free virtual = 17561
Phase 3 Detail Placement | Checksum: 15fd1bbee

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8448 ; free virtual = 17561

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ba12338a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.899 | TNS=-23.553 |
Phase 1 Physical Synthesis Initialization | Checksum: 187f635c8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8446 ; free virtual = 17560
INFO: [Place 46-33] Processed net red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 187f635c8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8446 ; free virtual = 17560
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ba12338a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8446 ; free virtual = 17560

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.076. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 22e6ffa77

Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8446 ; free virtual = 17560

Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8446 ; free virtual = 17560
Phase 4.1 Post Commit Optimization | Checksum: 22e6ffa77

Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8446 ; free virtual = 17560

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22e6ffa77

Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8446 ; free virtual = 17560

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                2x2|                1x1|
|___________|___________________|___________________|
|       West|                2x2|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 22e6ffa77

Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8446 ; free virtual = 17560
Phase 4.3 Placer Reporting | Checksum: 22e6ffa77

Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8446 ; free virtual = 17560

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8446 ; free virtual = 17560

Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8446 ; free virtual = 17560
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b2e1b38f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8446 ; free virtual = 17560
Ending Placer Task | Checksum: f3660022

Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8446 ; free virtual = 17560
91 Infos, 118 Warnings, 16 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8446 ; free virtual = 17560
INFO: [runtcl-4] Executing : report_io -file red_pitaya_ps_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8446 ; free virtual = 17560
INFO: [runtcl-4] Executing : report_utilization -file red_pitaya_ps_1_wrapper_utilization_placed.rpt -pb red_pitaya_ps_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file red_pitaya_ps_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8446 ; free virtual = 17560
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8443 ; free virtual = 17558
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8440 ; free virtual = 17555
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8440 ; free virtual = 17555
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8440 ; free virtual = 17555
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8440 ; free virtual = 17555
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8440 ; free virtual = 17555
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8440 ; free virtual = 17555
INFO: [Common 17-1381] The checkpoint '/data/devel/redpitaya/vivado/adc_dac/adc_dac.runs/impl_1/red_pitaya_ps_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8436 ; free virtual = 17550
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 4.11s |  WALL: 1.77s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8436 ; free virtual = 17550

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.076 | TNS=-0.551 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b84b59ed

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8435 ; free virtual = 17549
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.076 | TNS=-0.551 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1b84b59ed

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8435 ; free virtual = 17549

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.076 | TNS=-0.551 |
INFO: [Physopt 32-663] Processed net red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[56].  Re-placed instance red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56]
INFO: [Physopt 32-735] Processed net red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[56]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.076 | TNS=-0.541 |
INFO: [Physopt 32-663] Processed net red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[57].  Re-placed instance red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57]
INFO: [Physopt 32-735] Processed net red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[57]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.076 | TNS=-0.531 |
INFO: [Physopt 32-663] Processed net red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[58].  Re-placed instance red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]
INFO: [Physopt 32-735] Processed net red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[58]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.076 | TNS=-0.521 |
INFO: [Physopt 32-702] Processed net red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[59]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net red_pitaya_ps_1_i/red_pitaya_ps/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59][0]. Critical path length was reduced through logic transformation on cell red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_1_comp.
INFO: [Physopt 32-735] Processed net red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.065 | TNS=-0.260 |
INFO: [Physopt 32-702] Processed net red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[48]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[47].muxf_s3_inst_0[0]. Critical path length was reduced through logic transformation on cell red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_1_comp.
INFO: [Physopt 32-735] Processed net red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8430 ; free virtual = 17546
Phase 3 Critical Path Optimization | Checksum: 1b84b59ed

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8430 ; free virtual = 17545

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8429 ; free virtual = 17545
Phase 4 Critical Path Optimization | Checksum: 1b84b59ed

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8429 ; free virtual = 17545
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8429 ; free virtual = 17545
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.000 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.076  |          0.551  |            0  |              0  |                     5  |           0  |           2  |  00:00:01  |
|  Total          |          0.076  |          0.551  |            0  |              0  |                     5  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8429 ; free virtual = 17545
Ending Physical Synthesis Task | Checksum: 1d3917dab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8430 ; free virtual = 17545
INFO: [Common 17-83] Releasing license: Implementation
127 Infos, 118 Warnings, 16 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8430 ; free virtual = 17545
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8426 ; free virtual = 17542
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8426 ; free virtual = 17542
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8426 ; free virtual = 17542
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8426 ; free virtual = 17542
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8426 ; free virtual = 17542
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8426 ; free virtual = 17542
INFO: [Common 17-1381] The checkpoint '/data/devel/redpitaya/vivado/adc_dac/adc_dac.runs/impl_1/red_pitaya_ps_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 96b5c813 ConstDB: 0 ShapeSum: 4559203d RouteDB: 0
Post Restoration Checksum: NetGraph: ffcf301f | NumContArr: 4ba8a92b | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2d0c9ce84

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8419 ; free virtual = 17537

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2d0c9ce84

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8418 ; free virtual = 17536

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2d0c9ce84

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8418 ; free virtual = 17536
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1dcfb17fd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8415 ; free virtual = 17535
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.087  | TNS=0.000  | WHS=-0.354 | THS=-144.701|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 192d311b4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8414 ; free virtual = 17534
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.087  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 192d311b4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8414 ; free virtual = 17534

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9118
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9118
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2665c1992

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8414 ; free virtual = 17534

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2665c1992

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3186.766 ; gain = 0.000 ; free physical = 8413 ; free virtual = 17533

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2d3982939

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 3212.809 ; gain = 26.043 ; free physical = 8293 ; free virtual = 17414
Phase 3 Initial Routing | Checksum: 2d3982939

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 3212.809 ; gain = 26.043 ; free physical = 8293 ; free virtual = 17414

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1610
 Number of Nodes with overlaps = 442
 Number of Nodes with overlaps = 292
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 125
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.130 | TNS=-2.217 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2bee98a0c

Time (s): cpu = 00:01:06 ; elapsed = 00:00:38 . Memory (MB): peak = 3212.809 ; gain = 26.043 ; free physical = 8292 ; free virtual = 17414

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 332
 Number of Nodes with overlaps = 142
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.083 | TNS=-0.579 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 25eed9194

Time (s): cpu = 00:01:20 ; elapsed = 00:00:48 . Memory (MB): peak = 3212.809 ; gain = 26.043 ; free physical = 8292 ; free virtual = 17414

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 223
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 2a780cf1a

Time (s): cpu = 00:01:29 ; elapsed = 00:00:55 . Memory (MB): peak = 3212.809 ; gain = 26.043 ; free physical = 8292 ; free virtual = 17414
Phase 4 Rip-up And Reroute | Checksum: 2a780cf1a

Time (s): cpu = 00:01:29 ; elapsed = 00:00:55 . Memory (MB): peak = 3212.809 ; gain = 26.043 ; free physical = 8292 ; free virtual = 17414

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2a780cf1a

Time (s): cpu = 00:01:29 ; elapsed = 00:00:55 . Memory (MB): peak = 3212.809 ; gain = 26.043 ; free physical = 8292 ; free virtual = 17413

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2a780cf1a

Time (s): cpu = 00:01:30 ; elapsed = 00:00:55 . Memory (MB): peak = 3212.809 ; gain = 26.043 ; free physical = 8292 ; free virtual = 17413
Phase 5 Delay and Skew Optimization | Checksum: 2a780cf1a

Time (s): cpu = 00:01:30 ; elapsed = 00:00:55 . Memory (MB): peak = 3212.809 ; gain = 26.043 ; free physical = 8292 ; free virtual = 17413

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 279e272ae

Time (s): cpu = 00:01:31 ; elapsed = 00:00:56 . Memory (MB): peak = 3212.809 ; gain = 26.043 ; free physical = 8292 ; free virtual = 17413
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.080  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1edfde252

Time (s): cpu = 00:01:31 ; elapsed = 00:00:56 . Memory (MB): peak = 3212.809 ; gain = 26.043 ; free physical = 8292 ; free virtual = 17413
Phase 6 Post Hold Fix | Checksum: 1edfde252

Time (s): cpu = 00:01:31 ; elapsed = 00:00:56 . Memory (MB): peak = 3212.809 ; gain = 26.043 ; free physical = 8292 ; free virtual = 17413

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 13.501 %
  Global Horizontal Routing Utilization  = 15.9164 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1edfde252

Time (s): cpu = 00:01:31 ; elapsed = 00:00:56 . Memory (MB): peak = 3212.809 ; gain = 26.043 ; free physical = 8292 ; free virtual = 17413

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1edfde252

Time (s): cpu = 00:01:31 ; elapsed = 00:00:56 . Memory (MB): peak = 3212.809 ; gain = 26.043 ; free physical = 8292 ; free virtual = 17413

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17167b1d7

Time (s): cpu = 00:01:32 ; elapsed = 00:00:56 . Memory (MB): peak = 3212.809 ; gain = 26.043 ; free physical = 8292 ; free virtual = 17413

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.080  | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17167b1d7

Time (s): cpu = 00:01:34 ; elapsed = 00:00:57 . Memory (MB): peak = 3212.809 ; gain = 26.043 ; free physical = 8291 ; free virtual = 17413
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: d418abc6

Time (s): cpu = 00:01:34 ; elapsed = 00:00:57 . Memory (MB): peak = 3212.809 ; gain = 26.043 ; free physical = 8291 ; free virtual = 17413
Ending Routing Task | Checksum: d418abc6

Time (s): cpu = 00:01:34 ; elapsed = 00:00:57 . Memory (MB): peak = 3212.809 ; gain = 26.043 ; free physical = 8291 ; free virtual = 17413

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
147 Infos, 118 Warnings, 16 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:36 ; elapsed = 00:00:58 . Memory (MB): peak = 3212.809 ; gain = 26.043 ; free physical = 8291 ; free virtual = 17413
INFO: [runtcl-4] Executing : report_drc -file red_pitaya_ps_1_wrapper_drc_routed.rpt -pb red_pitaya_ps_1_wrapper_drc_routed.pb -rpx red_pitaya_ps_1_wrapper_drc_routed.rpx
Command: report_drc -file red_pitaya_ps_1_wrapper_drc_routed.rpt -pb red_pitaya_ps_1_wrapper_drc_routed.pb -rpx red_pitaya_ps_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /data/devel/redpitaya/vivado/adc_dac/adc_dac.runs/impl_1/red_pitaya_ps_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file red_pitaya_ps_1_wrapper_methodology_drc_routed.rpt -pb red_pitaya_ps_1_wrapper_methodology_drc_routed.pb -rpx red_pitaya_ps_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file red_pitaya_ps_1_wrapper_methodology_drc_routed.rpt -pb red_pitaya_ps_1_wrapper_methodology_drc_routed.pb -rpx red_pitaya_ps_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /data/devel/redpitaya/vivado/adc_dac/adc_dac.runs/impl_1/red_pitaya_ps_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file red_pitaya_ps_1_wrapper_power_routed.rpt -pb red_pitaya_ps_1_wrapper_power_summary_routed.pb -rpx red_pitaya_ps_1_wrapper_power_routed.rpx
Command: report_power -file red_pitaya_ps_1_wrapper_power_routed.rpt -pb red_pitaya_ps_1_wrapper_power_summary_routed.pb -rpx red_pitaya_ps_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
157 Infos, 118 Warnings, 16 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file red_pitaya_ps_1_wrapper_route_status.rpt -pb red_pitaya_ps_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file red_pitaya_ps_1_wrapper_timing_summary_routed.rpt -pb red_pitaya_ps_1_wrapper_timing_summary_routed.pb -rpx red_pitaya_ps_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file red_pitaya_ps_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file red_pitaya_ps_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file red_pitaya_ps_1_wrapper_bus_skew_routed.rpt -pb red_pitaya_ps_1_wrapper_bus_skew_routed.pb -rpx red_pitaya_ps_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3300.852 ; gain = 0.000 ; free physical = 8288 ; free virtual = 17413
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3300.852 ; gain = 0.000 ; free physical = 8288 ; free virtual = 17412
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3300.852 ; gain = 0.000 ; free physical = 8288 ; free virtual = 17412
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3300.852 ; gain = 0.000 ; free physical = 8288 ; free virtual = 17412
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3300.852 ; gain = 0.000 ; free physical = 8288 ; free virtual = 17412
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3300.852 ; gain = 0.000 ; free physical = 8288 ; free virtual = 17412
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3300.852 ; gain = 0.000 ; free physical = 8288 ; free virtual = 17412
INFO: [Common 17-1381] The checkpoint '/data/devel/redpitaya/vivado/adc_dac/adc_dac.runs/impl_1/red_pitaya_ps_1_wrapper_routed.dcp' has been generated.
INFO: [Memdata 28-208] The XPM instance: <red_pitaya_ps_1_i/dac_data_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <red_pitaya_ps_1_i/dac_data_fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block red_pitaya_ps_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the red_pitaya_ps_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <red_pitaya_ps_1_i/adc_data_fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force red_pitaya_ps_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 1 net(s) have no routable loads. The problem bus(es) and/or net(s) are red_pitaya_ps_1_i/dac_data_fifo/U0/gaxif.COMP_AXI4/axi_rd_sm/axi_read_fsm/gaxi_full_sm.r_valid_r1.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (red_pitaya_ps_1_i/dac_data_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./red_pitaya_ps_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 3479.230 ; gain = 178.379 ; free physical = 8020 ; free virtual = 17145
INFO: [Common 17-206] Exiting Vivado at Mon Mar 31 15:49:29 2025...

*** Running vivado
    with args -log red_pitaya_ps_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source red_pitaya_ps_1_wrapper.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source red_pitaya_ps_1_wrapper.tcl -notrace
Command: open_checkpoint red_pitaya_ps_1_wrapper_routed.dcp
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1625.516 ; gain = 0.000 ; free physical = 8165 ; free virtual = 18161
INFO: [Netlist 29-17] Analyzing 1775 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1728.078 ; gain = 5.000 ; free physical = 8062 ; free virtual = 18057
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2345.625 ; gain = 0.000 ; free physical = 7532 ; free virtual = 17528
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2345.625 ; gain = 0.000 ; free physical = 7532 ; free virtual = 17528
Read PlaceDB: Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2345.625 ; gain = 0.000 ; free physical = 7521 ; free virtual = 17517
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2345.625 ; gain = 0.000 ; free physical = 7521 ; free virtual = 17517
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2346.625 ; gain = 1.000 ; free physical = 7518 ; free virtual = 17514
Read Physdb Files: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2346.625 ; gain = 1.000 ; free physical = 7518 ; free virtual = 17514
Restored from archive | CPU: 0.760000 secs | Memory: 19.132141 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2346.625 ; gain = 9.906 ; free physical = 7518 ; free virtual = 17514
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2346.625 ; gain = 0.000 ; free physical = 7517 ; free virtual = 17513
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 909 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 7 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM64M => RAM64M (RAMD64E(x4)): 896 instances
  SRLC32E => SRL16E: 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
open_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2354.625 ; gain = 1021.172 ; free physical = 7517 ; free virtual = 17514
INFO: [Memdata 28-208] The XPM instance: <red_pitaya_ps_1_i/dac_data_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <red_pitaya_ps_1_i/dac_data_fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block red_pitaya_ps_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the red_pitaya_ps_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <red_pitaya_ps_1_i/adc_data_fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force red_pitaya_ps_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/Xilinx/Vivado/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 1 net(s) have no routable loads. The problem bus(es) and/or net(s) are red_pitaya_ps_1_i/dac_data_fifo/U0/gaxif.COMP_AXI4/axi_rd_sm/axi_read_fsm/gaxi_full_sm.r_valid_r1.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (red_pitaya_ps_1_i/dac_data_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./red_pitaya_ps_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2868.410 ; gain = 499.910 ; free physical = 7093 ; free virtual = 17089
INFO: [Common 17-206] Exiting Vivado at Tue Apr  1 13:11:50 2025...

*** Running vivado
    with args -log red_pitaya_ps_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source red_pitaya_ps_1_wrapper.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source red_pitaya_ps_1_wrapper.tcl -notrace
Command: open_checkpoint red_pitaya_ps_1_wrapper_routed.dcp
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1625.648 ; gain = 0.000 ; free physical = 8142 ; free virtual = 18138
INFO: [Netlist 29-17] Analyzing 1775 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1727.180 ; gain = 4.000 ; free physical = 8038 ; free virtual = 18035
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2345.758 ; gain = 0.000 ; free physical = 7507 ; free virtual = 17503
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2345.758 ; gain = 0.000 ; free physical = 7504 ; free virtual = 17500
Read PlaceDB: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2345.758 ; gain = 0.000 ; free physical = 7499 ; free virtual = 17495
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2345.758 ; gain = 0.000 ; free physical = 7499 ; free virtual = 17495
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2346.758 ; gain = 1.000 ; free physical = 7495 ; free virtual = 17492
Read Physdb Files: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2346.758 ; gain = 1.000 ; free physical = 7495 ; free virtual = 17492
Restored from archive | CPU: 0.770000 secs | Memory: 19.132141 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2346.758 ; gain = 9.906 ; free physical = 7495 ; free virtual = 17492
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2346.758 ; gain = 0.000 ; free physical = 7495 ; free virtual = 17492
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 909 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 7 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM64M => RAM64M (RAMD64E(x4)): 896 instances
  SRLC32E => SRL16E: 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
open_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2354.758 ; gain = 1084.258 ; free physical = 7495 ; free virtual = 17491
INFO: [Memdata 28-208] The XPM instance: <red_pitaya_ps_1_i/dac_data_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <red_pitaya_ps_1_i/dac_data_fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block red_pitaya_ps_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the red_pitaya_ps_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <red_pitaya_ps_1_i/adc_data_fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force red_pitaya_ps_1_wrapper.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/Xilinx/Vivado/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 1 net(s) have no routable loads. The problem bus(es) and/or net(s) are red_pitaya_ps_1_i/dac_data_fifo/U0/gaxif.COMP_AXI4/axi_rd_sm/axi_read_fsm/gaxi_full_sm.r_valid_r1.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (red_pitaya_ps_1_i/dac_data_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./red_pitaya_ps_1_wrapper.bit...
Writing bitstream ./red_pitaya_ps_1_wrapper.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2867.629 ; gain = 497.996 ; free physical = 7063 ; free virtual = 17060
INFO: [Common 17-206] Exiting Vivado at Tue Apr  1 13:27:01 2025...
