============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Fri Nov 10 01:55:21 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1  -jobs 1.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file RTL/fpga_top.v
HDL-1007 : undeclared symbol 'S_idq_update', assumed default net type 'wire' in RTL/fpga_top.v(180)
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file hall_sensor.v
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file hall_sensor.v
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file RTL/foc/foc_top.v
HDL-1007 : analyze verilog file RTL/fpga_top.v
HDL-1007 : undeclared symbol 'S_idq_update', assumed default net type 'wire' in RTL/fpga_top.v(180)
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file RTL/fpga_top.v
HDL-1007 : undeclared symbol 'S_idq_update', assumed default net type 'wire' in RTL/fpga_top.v(180)
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file RTL/fpga_top.v
HDL-1007 : undeclared symbol 'S_idq_update', assumed default net type 'wire' in RTL/fpga_top.v(180)
HDL-1007 : analyze verilog file ahb_foc_controller.v
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ahb_foc_controller.v
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ahb_foc_controller.v
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ahb_foc_controller.v
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ahb_foc_controller.v
HDL-1007 : analyze verilog file hall_sensor.v
HDL-1007 : analyze verilog file TOP_test.v
HDL-8007 ERROR: syntax error near 'output' in TOP_test.v(27)
HDL-8007 ERROR: Verilog 2000 keyword 'output' used in incorrect context in TOP_test.v(27)
HDL-1007 : Verilog file 'TOP_test.v' ignored due to errors
HDL-1007 : analyze verilog file TOP_test.v
HDL-1007 : analyze verilog file TOP_test.v
HDL-1007 : undeclared symbol 'S_idq_update', assumed default net type 'wire' in TOP_test.v(126)
HDL-1007 : undeclared symbol 'S_id', assumed default net type 'wire' in TOP_test.v(127)
HDL-1007 : undeclared symbol 'id_aim', assumed default net type 'wire' in TOP_test.v(128)
HDL-1007 : undeclared symbol 'S_iq', assumed default net type 'wire' in TOP_test.v(129)
HDL-1007 : undeclared symbol 'iq_aim', assumed default net type 'wire' in TOP_test.v(130)
HDL-1007 : analyze verilog file TOP.v
HDL-1007 : analyze verilog file TOP.v
HDL-1007 : analyze verilog file TOP.v
HDL-1007 : analyze verilog file TOP.v
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
HDL-1007 : analyze verilog file TOP.v
HDL-1007 : analyze verilog file TOP.v
HDL-8007 ERROR: syntax error near 'input' in TOP.v(88)
HDL-8007 ERROR: Verilog 2000 keyword 'input' used in incorrect context in TOP.v(88)
HDL-8007 ERROR: ignore module module due to previous errors in TOP.v(1)
HDL-1007 : Verilog file 'TOP.v' ignored due to errors
HDL-1007 : analyze verilog file TOP.v
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db C:/Users/15597/Desktop/sf1/MyProject/FOC_Controller/FOC_Controller_Runs/syn_1/FOC_Controller_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
HDL-1007 : analyze verilog file TOP.v
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : reset_run phy_1.
RUN-8001 ERROR: Step opt_gate is already run.
RUN-1001 : reset_run syn_1 -step opt_gate.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db C:/Users/15597/Desktop/sf1/MyProject/FOC_Controller/FOC_Controller_Runs/syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/15597/Desktop/sf1/MyProject/FOC_Controller/FOC_Controller_Runs/syn_1/FOC_Controller_gate.db" in  1.350928s wall, 0.796875s user + 0.046875s system = 0.843750s CPU (62.5%)

RUN-1004 : used memory is 355 MB, reserved memory is 379 MB, peak memory is 359 MB
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db C:/Users/15597/Desktop/sf1/MyProject/FOC_Controller/FOC_Controller_Runs/syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/15597/Desktop/sf1/MyProject/FOC_Controller/FOC_Controller_Runs/syn_1/FOC_Controller_gate.db" in  1.433819s wall, 1.078125s user + 0.078125s system = 1.156250s CPU (80.6%)

RUN-1004 : used memory is 382 MB, reserved memory is 387 MB, peak memory is 390 MB
RUN-1001 : launch_runs phy_1 -step bitgen.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/15597/Desktop/sf1/MyProject/FOC_Controller/FOC_Controller_Runs/phy_1/FOC_Controller_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk will be routed on clock mesh
PHY-1001 : clock net u_mcu/hclk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en_syn_10 will be merged with clock u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-1001 : 357 feed throughs used by 198 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/15597/Desktop/sf1/MyProject/FOC_Controller/FOC_Controller_Runs/phy_1/FOC_Controller_pr.db" in  5.345743s wall, 4.640625s user + 0.250000s system = 4.890625s CPU (91.5%)

RUN-1004 : used memory is 552 MB, reserved memory is 559 MB, peak memory is 587 MB
HDL-1007 : analyze verilog file ahb_foc_controller.v
HDL-1007 : analyze verilog file RTL/foc/foc_top.v
HDL-1007 : undeclared symbol 'S_current_id_kp', assumed default net type 'wire' in RTL/foc/foc_top.v(168)
HDL-1007 : undeclared symbol 'S_current_id_ki', assumed default net type 'wire' in RTL/foc/foc_top.v(169)
HDL-1007 : undeclared symbol 'S_current_iq_kp', assumed default net type 'wire' in RTL/foc/foc_top.v(188)
HDL-1007 : undeclared symbol 'S_current_iq_ki', assumed default net type 'wire' in RTL/foc/foc_top.v(189)
HDL-1007 : analyze verilog file RTL/fpga_top.v
HDL-1007 : undeclared symbol 'S_idq_update', assumed default net type 'wire' in RTL/fpga_top.v(180)
HDL-8007 ERROR: cannot find port 'Kp' on this module in RTL/fpga_top.v(168)
HDL-8007 ERROR: cannot find port 'Ki' on this module in RTL/fpga_top.v(169)
HDL-8007 ERROR: cannot find port 'id' on this module in RTL/fpga_top.v(181)
HDL-8007 ERROR: cannot find port 'iq' on this module in RTL/fpga_top.v(182)
HDL-8007 ERROR: cannot find port 'init_done' on this module in RTL/fpga_top.v(185)
HDL-1007 : analyze verilog file RTL/foc/foc_top.v
HDL-1007 : undeclared symbol 'S_current_id_kp', assumed default net type 'wire' in RTL/foc/foc_top.v(170)
HDL-1007 : undeclared symbol 'S_current_id_ki', assumed default net type 'wire' in RTL/foc/foc_top.v(171)
HDL-1007 : undeclared symbol 'S_current_iq_kp', assumed default net type 'wire' in RTL/foc/foc_top.v(190)
HDL-1007 : undeclared symbol 'S_current_iq_ki', assumed default net type 'wire' in RTL/foc/foc_top.v(191)
HDL-1007 : undeclared symbol 'pwm_a', assumed default net type 'wire' in RTL/foc/foc_top.v(275)
HDL-1007 : undeclared symbol 'pwm_b', assumed default net type 'wire' in RTL/foc/foc_top.v(275)
HDL-1007 : undeclared symbol 'pwm_c', assumed default net type 'wire' in RTL/foc/foc_top.v(275)
HDL-1007 : analyze verilog file RTL/fpga_top.v
HDL-8007 ERROR: cannot find port 'O_angle_ele' on this module in RTL/fpga_top.v(189)
HDL-1007 : analyze verilog file RTL/fpga_top.v
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db C:/Users/15597/Desktop/sf1/MyProject/FOC_Controller/FOC_Controller_Runs/syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/15597/Desktop/sf1/MyProject/FOC_Controller/FOC_Controller_Runs/syn_1/FOC_Controller_gate.db" in  1.445003s wall, 0.750000s user + 0.093750s system = 0.843750s CPU (58.4%)

RUN-1004 : used memory is 364 MB, reserved memory is 436 MB, peak memory is 587 MB
HDL-1007 : analyze verilog file RTL/foc/foc_top.v
HDL-1007 : undeclared symbol 'S_current_id_kp', assumed default net type 'wire' in RTL/foc/foc_top.v(167)
HDL-1007 : undeclared symbol 'S_current_id_ki', assumed default net type 'wire' in RTL/foc/foc_top.v(168)
HDL-1007 : undeclared symbol 'S_current_iq_kp', assumed default net type 'wire' in RTL/foc/foc_top.v(187)
HDL-1007 : undeclared symbol 'S_current_iq_ki', assumed default net type 'wire' in RTL/foc/foc_top.v(188)
HDL-1007 : undeclared symbol 'pwm_a', assumed default net type 'wire' in RTL/foc/foc_top.v(272)
HDL-1007 : undeclared symbol 'pwm_b', assumed default net type 'wire' in RTL/foc/foc_top.v(272)
HDL-1007 : undeclared symbol 'pwm_c', assumed default net type 'wire' in RTL/foc/foc_top.v(272)
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : launch_runs phy_1 -step bitgen.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/15597/Desktop/sf1/MyProject/FOC_Controller/FOC_Controller_Runs/phy_1/FOC_Controller_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_mcu/hclk will be merged with clock u_pll/clk0_buf
PHY-1001 : net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-1001 : 282 feed throughs used by 142 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/15597/Desktop/sf1/MyProject/FOC_Controller/FOC_Controller_Runs/phy_1/FOC_Controller_pr.db" in  3.540319s wall, 2.687500s user + 0.125000s system = 2.812500s CPU (79.4%)

RUN-1004 : used memory is 537 MB, reserved memory is 586 MB, peak memory is 587 MB
