ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"time.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.NVIC_SetPriority,"ax",%progbits
  20              		.align	2
  21              		.thumb
  22              		.thumb_func
  23              		.type	NVIC_SetPriority, %function
  24              	NVIC_SetPriority:
  25              	.LFB51:
  26              		.file 1 "Generated_Source\\PSoC5/core_cm3.h"
   1:Generated_Source\PSoC5/core_cm3.h **** /**************************************************************************//**
   2:Generated_Source\PSoC5/core_cm3.h ****  * @file     core_cm3.h
   3:Generated_Source\PSoC5/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC5/core_cm3.h ****  * @version  V5.00
   5:Generated_Source\PSoC5/core_cm3.h ****  * @date     13. September 2016
   6:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
   7:Generated_Source\PSoC5/core_cm3.h **** /*
   8:Generated_Source\PSoC5/core_cm3.h ****  * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC5/core_cm3.h ****  *
  10:Generated_Source\PSoC5/core_cm3.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC5/core_cm3.h ****  *
  12:Generated_Source\PSoC5/core_cm3.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC5/core_cm3.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC5/core_cm3.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC5/core_cm3.h ****  *
  16:Generated_Source\PSoC5/core_cm3.h ****  * http://www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC5/core_cm3.h ****  *
  18:Generated_Source\PSoC5/core_cm3.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC5/core_cm3.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC5/core_cm3.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC5/core_cm3.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC5/core_cm3.h ****  * limitations under the License.
  23:Generated_Source\PSoC5/core_cm3.h ****  */
  24:Generated_Source\PSoC5/core_cm3.h **** 
  25:Generated_Source\PSoC5/core_cm3.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC5/core_cm3.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC5/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  28:Generated_Source\PSoC5/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC5/core_cm3.h **** #endif
  30:Generated_Source\PSoC5/core_cm3.h **** 
  31:Generated_Source\PSoC5/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 2


  32:Generated_Source\PSoC5/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:Generated_Source\PSoC5/core_cm3.h **** 
  34:Generated_Source\PSoC5/core_cm3.h **** #include <stdint.h>
  35:Generated_Source\PSoC5/core_cm3.h **** 
  36:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC5/core_cm3.h ****  extern "C" {
  38:Generated_Source\PSoC5/core_cm3.h **** #endif
  39:Generated_Source\PSoC5/core_cm3.h **** 
  40:Generated_Source\PSoC5/core_cm3.h **** /**
  41:Generated_Source\PSoC5/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC5/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC5/core_cm3.h **** 
  44:Generated_Source\PSoC5/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC5/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC5/core_cm3.h **** 
  47:Generated_Source\PSoC5/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC5/core_cm3.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC5/core_cm3.h **** 
  50:Generated_Source\PSoC5/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC5/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC5/core_cm3.h ****  */
  53:Generated_Source\PSoC5/core_cm3.h **** 
  54:Generated_Source\PSoC5/core_cm3.h **** 
  55:Generated_Source\PSoC5/core_cm3.h **** /*******************************************************************************
  56:Generated_Source\PSoC5/core_cm3.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
  58:Generated_Source\PSoC5/core_cm3.h **** /**
  59:Generated_Source\PSoC5/core_cm3.h ****   \ingroup Cortex_M3
  60:Generated_Source\PSoC5/core_cm3.h ****   @{
  61:Generated_Source\PSoC5/core_cm3.h ****  */
  62:Generated_Source\PSoC5/core_cm3.h **** 
  63:Generated_Source\PSoC5/core_cm3.h **** /*  CMSIS CM3 definitions */
  64:Generated_Source\PSoC5/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  ( 5U)                                  /*!< [31:16] CMSIS HAL mai
  65:Generated_Source\PSoC5/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   ( 0U)                                  /*!< [15:0]  CMSIS HAL sub
  66:Generated_Source\PSoC5/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  67:Generated_Source\PSoC5/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )  /*!< CMSIS HAL version num
  68:Generated_Source\PSoC5/core_cm3.h **** 
  69:Generated_Source\PSoC5/core_cm3.h **** #define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
  70:Generated_Source\PSoC5/core_cm3.h **** 
  71:Generated_Source\PSoC5/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
  72:Generated_Source\PSoC5/core_cm3.h ****     This core does not support an FPU at all
  73:Generated_Source\PSoC5/core_cm3.h **** */
  74:Generated_Source\PSoC5/core_cm3.h **** #define __FPU_USED       0U
  75:Generated_Source\PSoC5/core_cm3.h **** 
  76:Generated_Source\PSoC5/core_cm3.h **** #if defined ( __CC_ARM )
  77:Generated_Source\PSoC5/core_cm3.h ****   #if defined __TARGET_FPU_VFP
  78:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  79:Generated_Source\PSoC5/core_cm3.h ****   #endif
  80:Generated_Source\PSoC5/core_cm3.h **** 
  81:Generated_Source\PSoC5/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  82:Generated_Source\PSoC5/core_cm3.h ****   #if defined __ARM_PCS_VFP
  83:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  84:Generated_Source\PSoC5/core_cm3.h ****   #endif
  85:Generated_Source\PSoC5/core_cm3.h **** 
  86:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __GNUC__ )
  87:Generated_Source\PSoC5/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  88:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 3


  89:Generated_Source\PSoC5/core_cm3.h ****   #endif
  90:Generated_Source\PSoC5/core_cm3.h **** 
  91:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __ICCARM__ )
  92:Generated_Source\PSoC5/core_cm3.h ****   #if defined __ARMVFP__
  93:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  94:Generated_Source\PSoC5/core_cm3.h ****   #endif
  95:Generated_Source\PSoC5/core_cm3.h **** 
  96:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __TI_ARM__ )
  97:Generated_Source\PSoC5/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
  98:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  99:Generated_Source\PSoC5/core_cm3.h ****   #endif
 100:Generated_Source\PSoC5/core_cm3.h **** 
 101:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __TASKING__ )
 102:Generated_Source\PSoC5/core_cm3.h ****   #if defined __FPU_VFP__
 103:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 104:Generated_Source\PSoC5/core_cm3.h ****   #endif
 105:Generated_Source\PSoC5/core_cm3.h **** 
 106:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __CSMC__ )
 107:Generated_Source\PSoC5/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 108:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 109:Generated_Source\PSoC5/core_cm3.h ****   #endif
 110:Generated_Source\PSoC5/core_cm3.h **** 
 111:Generated_Source\PSoC5/core_cm3.h **** #endif
 112:Generated_Source\PSoC5/core_cm3.h **** 
 113:Generated_Source\PSoC5/core_cm3.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 114:Generated_Source\PSoC5/core_cm3.h **** 
 115:Generated_Source\PSoC5/core_cm3.h **** 
 116:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
 117:Generated_Source\PSoC5/core_cm3.h **** }
 118:Generated_Source\PSoC5/core_cm3.h **** #endif
 119:Generated_Source\PSoC5/core_cm3.h **** 
 120:Generated_Source\PSoC5/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 121:Generated_Source\PSoC5/core_cm3.h **** 
 122:Generated_Source\PSoC5/core_cm3.h **** #ifndef __CMSIS_GENERIC
 123:Generated_Source\PSoC5/core_cm3.h **** 
 124:Generated_Source\PSoC5/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 125:Generated_Source\PSoC5/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 126:Generated_Source\PSoC5/core_cm3.h **** 
 127:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
 128:Generated_Source\PSoC5/core_cm3.h ****  extern "C" {
 129:Generated_Source\PSoC5/core_cm3.h **** #endif
 130:Generated_Source\PSoC5/core_cm3.h **** 
 131:Generated_Source\PSoC5/core_cm3.h **** /* check device defines and use defaults */
 132:Generated_Source\PSoC5/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 133:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __CM3_REV
 134:Generated_Source\PSoC5/core_cm3.h ****     #define __CM3_REV               0x0200U
 135:Generated_Source\PSoC5/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 136:Generated_Source\PSoC5/core_cm3.h ****   #endif
 137:Generated_Source\PSoC5/core_cm3.h **** 
 138:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __MPU_PRESENT
 139:Generated_Source\PSoC5/core_cm3.h ****     #define __MPU_PRESENT             0U
 140:Generated_Source\PSoC5/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 141:Generated_Source\PSoC5/core_cm3.h ****   #endif
 142:Generated_Source\PSoC5/core_cm3.h **** 
 143:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 144:Generated_Source\PSoC5/core_cm3.h ****     #define __NVIC_PRIO_BITS          3U
 145:Generated_Source\PSoC5/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 4


 146:Generated_Source\PSoC5/core_cm3.h ****   #endif
 147:Generated_Source\PSoC5/core_cm3.h **** 
 148:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 149:Generated_Source\PSoC5/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 150:Generated_Source\PSoC5/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 151:Generated_Source\PSoC5/core_cm3.h ****   #endif
 152:Generated_Source\PSoC5/core_cm3.h **** #endif
 153:Generated_Source\PSoC5/core_cm3.h **** 
 154:Generated_Source\PSoC5/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 155:Generated_Source\PSoC5/core_cm3.h **** /**
 156:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 157:Generated_Source\PSoC5/core_cm3.h **** 
 158:Generated_Source\PSoC5/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 159:Generated_Source\PSoC5/core_cm3.h ****     \li to specify the access to peripheral variables.
 160:Generated_Source\PSoC5/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 161:Generated_Source\PSoC5/core_cm3.h **** */
 162:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
 163:Generated_Source\PSoC5/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 164:Generated_Source\PSoC5/core_cm3.h **** #else
 165:Generated_Source\PSoC5/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 166:Generated_Source\PSoC5/core_cm3.h **** #endif
 167:Generated_Source\PSoC5/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 168:Generated_Source\PSoC5/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 169:Generated_Source\PSoC5/core_cm3.h **** 
 170:Generated_Source\PSoC5/core_cm3.h **** /* following defines should be used for structure members */
 171:Generated_Source\PSoC5/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 172:Generated_Source\PSoC5/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 173:Generated_Source\PSoC5/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 174:Generated_Source\PSoC5/core_cm3.h **** 
 175:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group Cortex_M3 */
 176:Generated_Source\PSoC5/core_cm3.h **** 
 177:Generated_Source\PSoC5/core_cm3.h **** 
 178:Generated_Source\PSoC5/core_cm3.h **** 
 179:Generated_Source\PSoC5/core_cm3.h **** /*******************************************************************************
 180:Generated_Source\PSoC5/core_cm3.h ****  *                 Register Abstraction
 181:Generated_Source\PSoC5/core_cm3.h ****   Core Register contain:
 182:Generated_Source\PSoC5/core_cm3.h ****   - Core Register
 183:Generated_Source\PSoC5/core_cm3.h ****   - Core NVIC Register
 184:Generated_Source\PSoC5/core_cm3.h ****   - Core SCB Register
 185:Generated_Source\PSoC5/core_cm3.h ****   - Core SysTick Register
 186:Generated_Source\PSoC5/core_cm3.h ****   - Core Debug Register
 187:Generated_Source\PSoC5/core_cm3.h ****   - Core MPU Register
 188:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
 189:Generated_Source\PSoC5/core_cm3.h **** /**
 190:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 191:Generated_Source\PSoC5/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 192:Generated_Source\PSoC5/core_cm3.h **** */
 193:Generated_Source\PSoC5/core_cm3.h **** 
 194:Generated_Source\PSoC5/core_cm3.h **** /**
 195:Generated_Source\PSoC5/core_cm3.h ****   \ingroup    CMSIS_core_register
 196:Generated_Source\PSoC5/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 197:Generated_Source\PSoC5/core_cm3.h ****   \brief      Core Register type definitions.
 198:Generated_Source\PSoC5/core_cm3.h ****   @{
 199:Generated_Source\PSoC5/core_cm3.h ****  */
 200:Generated_Source\PSoC5/core_cm3.h **** 
 201:Generated_Source\PSoC5/core_cm3.h **** /**
 202:Generated_Source\PSoC5/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 5


 203:Generated_Source\PSoC5/core_cm3.h ****  */
 204:Generated_Source\PSoC5/core_cm3.h **** typedef union
 205:Generated_Source\PSoC5/core_cm3.h **** {
 206:Generated_Source\PSoC5/core_cm3.h ****   struct
 207:Generated_Source\PSoC5/core_cm3.h ****   {
 208:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 209:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 210:Generated_Source\PSoC5/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 211:Generated_Source\PSoC5/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 212:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 213:Generated_Source\PSoC5/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 214:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 215:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 216:Generated_Source\PSoC5/core_cm3.h **** } APSR_Type;
 217:Generated_Source\PSoC5/core_cm3.h **** 
 218:Generated_Source\PSoC5/core_cm3.h **** /* APSR Register Definitions */
 219:Generated_Source\PSoC5/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 220:Generated_Source\PSoC5/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 221:Generated_Source\PSoC5/core_cm3.h **** 
 222:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 223:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 224:Generated_Source\PSoC5/core_cm3.h **** 
 225:Generated_Source\PSoC5/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 226:Generated_Source\PSoC5/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 227:Generated_Source\PSoC5/core_cm3.h **** 
 228:Generated_Source\PSoC5/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 229:Generated_Source\PSoC5/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 230:Generated_Source\PSoC5/core_cm3.h **** 
 231:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 232:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 233:Generated_Source\PSoC5/core_cm3.h **** 
 234:Generated_Source\PSoC5/core_cm3.h **** 
 235:Generated_Source\PSoC5/core_cm3.h **** /**
 236:Generated_Source\PSoC5/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 237:Generated_Source\PSoC5/core_cm3.h ****  */
 238:Generated_Source\PSoC5/core_cm3.h **** typedef union
 239:Generated_Source\PSoC5/core_cm3.h **** {
 240:Generated_Source\PSoC5/core_cm3.h ****   struct
 241:Generated_Source\PSoC5/core_cm3.h ****   {
 242:Generated_Source\PSoC5/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 243:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 244:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 245:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 246:Generated_Source\PSoC5/core_cm3.h **** } IPSR_Type;
 247:Generated_Source\PSoC5/core_cm3.h **** 
 248:Generated_Source\PSoC5/core_cm3.h **** /* IPSR Register Definitions */
 249:Generated_Source\PSoC5/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 250:Generated_Source\PSoC5/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 251:Generated_Source\PSoC5/core_cm3.h **** 
 252:Generated_Source\PSoC5/core_cm3.h **** 
 253:Generated_Source\PSoC5/core_cm3.h **** /**
 254:Generated_Source\PSoC5/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 255:Generated_Source\PSoC5/core_cm3.h ****  */
 256:Generated_Source\PSoC5/core_cm3.h **** typedef union
 257:Generated_Source\PSoC5/core_cm3.h **** {
 258:Generated_Source\PSoC5/core_cm3.h ****   struct
 259:Generated_Source\PSoC5/core_cm3.h ****   {
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 6


 260:Generated_Source\PSoC5/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 261:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 262:Generated_Source\PSoC5/core_cm3.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 263:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
 264:Generated_Source\PSoC5/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 265:Generated_Source\PSoC5/core_cm3.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 266:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Generated_Source\PSoC5/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Generated_Source\PSoC5/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Generated_Source\PSoC5/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Generated_Source\PSoC5/core_cm3.h **** } xPSR_Type;
 274:Generated_Source\PSoC5/core_cm3.h **** 
 275:Generated_Source\PSoC5/core_cm3.h **** /* xPSR Register Definitions */
 276:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 277:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 278:Generated_Source\PSoC5/core_cm3.h **** 
 279:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 280:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 281:Generated_Source\PSoC5/core_cm3.h **** 
 282:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 283:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 284:Generated_Source\PSoC5/core_cm3.h **** 
 285:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 286:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 287:Generated_Source\PSoC5/core_cm3.h **** 
 288:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 289:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 290:Generated_Source\PSoC5/core_cm3.h **** 
 291:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 292:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 293:Generated_Source\PSoC5/core_cm3.h **** 
 294:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 295:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 296:Generated_Source\PSoC5/core_cm3.h **** 
 297:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 298:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 299:Generated_Source\PSoC5/core_cm3.h **** 
 300:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 301:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 302:Generated_Source\PSoC5/core_cm3.h **** 
 303:Generated_Source\PSoC5/core_cm3.h **** 
 304:Generated_Source\PSoC5/core_cm3.h **** /**
 305:Generated_Source\PSoC5/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 306:Generated_Source\PSoC5/core_cm3.h ****  */
 307:Generated_Source\PSoC5/core_cm3.h **** typedef union
 308:Generated_Source\PSoC5/core_cm3.h **** {
 309:Generated_Source\PSoC5/core_cm3.h ****   struct
 310:Generated_Source\PSoC5/core_cm3.h ****   {
 311:Generated_Source\PSoC5/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 312:Generated_Source\PSoC5/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 313:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 314:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 315:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 316:Generated_Source\PSoC5/core_cm3.h **** } CONTROL_Type;
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 7


 317:Generated_Source\PSoC5/core_cm3.h **** 
 318:Generated_Source\PSoC5/core_cm3.h **** /* CONTROL Register Definitions */
 319:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 320:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 321:Generated_Source\PSoC5/core_cm3.h **** 
 322:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 323:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 324:Generated_Source\PSoC5/core_cm3.h **** 
 325:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_CORE */
 326:Generated_Source\PSoC5/core_cm3.h **** 
 327:Generated_Source\PSoC5/core_cm3.h **** 
 328:Generated_Source\PSoC5/core_cm3.h **** /**
 329:Generated_Source\PSoC5/core_cm3.h ****   \ingroup    CMSIS_core_register
 330:Generated_Source\PSoC5/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 331:Generated_Source\PSoC5/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 332:Generated_Source\PSoC5/core_cm3.h ****   @{
 333:Generated_Source\PSoC5/core_cm3.h ****  */
 334:Generated_Source\PSoC5/core_cm3.h **** 
 335:Generated_Source\PSoC5/core_cm3.h **** /**
 336:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 337:Generated_Source\PSoC5/core_cm3.h ****  */
 338:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 339:Generated_Source\PSoC5/core_cm3.h **** {
 340:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 341:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[24U];
 342:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 343:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RSERVED1[24U];
 344:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 345:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED2[24U];
 346:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 347:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED3[24U];
 348:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 349:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED4[56U];
 350:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 351:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED5[644U];
 352:Generated_Source\PSoC5/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 353:Generated_Source\PSoC5/core_cm3.h **** }  NVIC_Type;
 354:Generated_Source\PSoC5/core_cm3.h **** 
 355:Generated_Source\PSoC5/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 356:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 357:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 358:Generated_Source\PSoC5/core_cm3.h **** 
 359:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 360:Generated_Source\PSoC5/core_cm3.h **** 
 361:Generated_Source\PSoC5/core_cm3.h **** 
 362:Generated_Source\PSoC5/core_cm3.h **** /**
 363:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 364:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 365:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 366:Generated_Source\PSoC5/core_cm3.h ****   @{
 367:Generated_Source\PSoC5/core_cm3.h ****  */
 368:Generated_Source\PSoC5/core_cm3.h **** 
 369:Generated_Source\PSoC5/core_cm3.h **** /**
 370:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 371:Generated_Source\PSoC5/core_cm3.h ****  */
 372:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 373:Generated_Source\PSoC5/core_cm3.h **** {
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 8


 374:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 375:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 376:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 377:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 378:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 379:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 380:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 381:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 382:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 383:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 384:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 385:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 386:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 387:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 388:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 389:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 390:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 391:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 392:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 393:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[5U];
 394:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 395:Generated_Source\PSoC5/core_cm3.h **** } SCB_Type;
 396:Generated_Source\PSoC5/core_cm3.h **** 
 397:Generated_Source\PSoC5/core_cm3.h **** /* SCB CPUID Register Definitions */
 398:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 399:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 400:Generated_Source\PSoC5/core_cm3.h **** 
 401:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 402:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 403:Generated_Source\PSoC5/core_cm3.h **** 
 404:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 405:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 406:Generated_Source\PSoC5/core_cm3.h **** 
 407:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 408:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 409:Generated_Source\PSoC5/core_cm3.h **** 
 410:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 411:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 412:Generated_Source\PSoC5/core_cm3.h **** 
 413:Generated_Source\PSoC5/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 414:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 415:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 416:Generated_Source\PSoC5/core_cm3.h **** 
 417:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 418:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 419:Generated_Source\PSoC5/core_cm3.h **** 
 420:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 421:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 422:Generated_Source\PSoC5/core_cm3.h **** 
 423:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 424:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 425:Generated_Source\PSoC5/core_cm3.h **** 
 426:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 427:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 428:Generated_Source\PSoC5/core_cm3.h **** 
 429:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 430:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 9


 431:Generated_Source\PSoC5/core_cm3.h **** 
 432:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 433:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 434:Generated_Source\PSoC5/core_cm3.h **** 
 435:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 436:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 437:Generated_Source\PSoC5/core_cm3.h **** 
 438:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 439:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 440:Generated_Source\PSoC5/core_cm3.h **** 
 441:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 442:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 443:Generated_Source\PSoC5/core_cm3.h **** 
 444:Generated_Source\PSoC5/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 445:Generated_Source\PSoC5/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
 446:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 447:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 448:Generated_Source\PSoC5/core_cm3.h **** 
 449:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 450:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 451:Generated_Source\PSoC5/core_cm3.h **** #else
 452:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 453:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 454:Generated_Source\PSoC5/core_cm3.h **** #endif
 455:Generated_Source\PSoC5/core_cm3.h **** 
 456:Generated_Source\PSoC5/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 457:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 458:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 459:Generated_Source\PSoC5/core_cm3.h **** 
 460:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 461:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 462:Generated_Source\PSoC5/core_cm3.h **** 
 463:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 464:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 465:Generated_Source\PSoC5/core_cm3.h **** 
 466:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 467:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 468:Generated_Source\PSoC5/core_cm3.h **** 
 469:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 470:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 471:Generated_Source\PSoC5/core_cm3.h **** 
 472:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 473:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 474:Generated_Source\PSoC5/core_cm3.h **** 
 475:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 476:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 477:Generated_Source\PSoC5/core_cm3.h **** 
 478:Generated_Source\PSoC5/core_cm3.h **** /* SCB System Control Register Definitions */
 479:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 480:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 481:Generated_Source\PSoC5/core_cm3.h **** 
 482:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 483:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 484:Generated_Source\PSoC5/core_cm3.h **** 
 485:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 486:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 487:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 10


 488:Generated_Source\PSoC5/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 489:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 490:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 491:Generated_Source\PSoC5/core_cm3.h **** 
 492:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 493:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 494:Generated_Source\PSoC5/core_cm3.h **** 
 495:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 496:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 497:Generated_Source\PSoC5/core_cm3.h **** 
 498:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 499:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 500:Generated_Source\PSoC5/core_cm3.h **** 
 501:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 502:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 503:Generated_Source\PSoC5/core_cm3.h **** 
 504:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 505:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 506:Generated_Source\PSoC5/core_cm3.h **** 
 507:Generated_Source\PSoC5/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 508:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 509:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 510:Generated_Source\PSoC5/core_cm3.h **** 
 511:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 512:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 513:Generated_Source\PSoC5/core_cm3.h **** 
 514:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 515:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 516:Generated_Source\PSoC5/core_cm3.h **** 
 517:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 518:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 519:Generated_Source\PSoC5/core_cm3.h **** 
 520:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 521:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 522:Generated_Source\PSoC5/core_cm3.h **** 
 523:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 524:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 525:Generated_Source\PSoC5/core_cm3.h **** 
 526:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 527:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 528:Generated_Source\PSoC5/core_cm3.h **** 
 529:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 530:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 531:Generated_Source\PSoC5/core_cm3.h **** 
 532:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 533:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 534:Generated_Source\PSoC5/core_cm3.h **** 
 535:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 536:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 537:Generated_Source\PSoC5/core_cm3.h **** 
 538:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 539:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 540:Generated_Source\PSoC5/core_cm3.h **** 
 541:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 542:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 543:Generated_Source\PSoC5/core_cm3.h **** 
 544:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 11


 545:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 546:Generated_Source\PSoC5/core_cm3.h **** 
 547:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 548:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 549:Generated_Source\PSoC5/core_cm3.h **** 
 550:Generated_Source\PSoC5/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 551:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 552:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 553:Generated_Source\PSoC5/core_cm3.h **** 
 554:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 555:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 556:Generated_Source\PSoC5/core_cm3.h **** 
 557:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 558:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 559:Generated_Source\PSoC5/core_cm3.h **** 
 560:Generated_Source\PSoC5/core_cm3.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 561:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 562:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 563:Generated_Source\PSoC5/core_cm3.h **** 
 564:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 565:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 566:Generated_Source\PSoC5/core_cm3.h **** 
 567:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 568:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 569:Generated_Source\PSoC5/core_cm3.h **** 
 570:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 571:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 572:Generated_Source\PSoC5/core_cm3.h **** 
 573:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 574:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 575:Generated_Source\PSoC5/core_cm3.h **** 
 576:Generated_Source\PSoC5/core_cm3.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 577:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 578:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 579:Generated_Source\PSoC5/core_cm3.h **** 
 580:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 581:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 582:Generated_Source\PSoC5/core_cm3.h **** 
 583:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 584:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 585:Generated_Source\PSoC5/core_cm3.h **** 
 586:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 587:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 588:Generated_Source\PSoC5/core_cm3.h **** 
 589:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 590:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 591:Generated_Source\PSoC5/core_cm3.h **** 
 592:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 593:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 594:Generated_Source\PSoC5/core_cm3.h **** 
 595:Generated_Source\PSoC5/core_cm3.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 596:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 597:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 598:Generated_Source\PSoC5/core_cm3.h **** 
 599:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 600:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 601:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 12


 602:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 603:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 604:Generated_Source\PSoC5/core_cm3.h **** 
 605:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 606:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 607:Generated_Source\PSoC5/core_cm3.h **** 
 608:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 609:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 610:Generated_Source\PSoC5/core_cm3.h **** 
 611:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 612:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 613:Generated_Source\PSoC5/core_cm3.h **** 
 614:Generated_Source\PSoC5/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 615:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 616:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 617:Generated_Source\PSoC5/core_cm3.h **** 
 618:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 619:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 620:Generated_Source\PSoC5/core_cm3.h **** 
 621:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 622:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 623:Generated_Source\PSoC5/core_cm3.h **** 
 624:Generated_Source\PSoC5/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 625:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 626:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 627:Generated_Source\PSoC5/core_cm3.h **** 
 628:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 629:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 630:Generated_Source\PSoC5/core_cm3.h **** 
 631:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 632:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 633:Generated_Source\PSoC5/core_cm3.h **** 
 634:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 635:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 636:Generated_Source\PSoC5/core_cm3.h **** 
 637:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 638:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 639:Generated_Source\PSoC5/core_cm3.h **** 
 640:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_SCB */
 641:Generated_Source\PSoC5/core_cm3.h **** 
 642:Generated_Source\PSoC5/core_cm3.h **** 
 643:Generated_Source\PSoC5/core_cm3.h **** /**
 644:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 645:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 646:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 647:Generated_Source\PSoC5/core_cm3.h ****   @{
 648:Generated_Source\PSoC5/core_cm3.h ****  */
 649:Generated_Source\PSoC5/core_cm3.h **** 
 650:Generated_Source\PSoC5/core_cm3.h **** /**
 651:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 652:Generated_Source\PSoC5/core_cm3.h ****  */
 653:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 654:Generated_Source\PSoC5/core_cm3.h **** {
 655:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[1U];
 656:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 657:Generated_Source\PSoC5/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
 658:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 13


 659:Generated_Source\PSoC5/core_cm3.h **** #else
 660:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED1[1U];
 661:Generated_Source\PSoC5/core_cm3.h **** #endif
 662:Generated_Source\PSoC5/core_cm3.h **** } SCnSCB_Type;
 663:Generated_Source\PSoC5/core_cm3.h **** 
 664:Generated_Source\PSoC5/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 665:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 666:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 667:Generated_Source\PSoC5/core_cm3.h **** 
 668:Generated_Source\PSoC5/core_cm3.h **** /* Auxiliary Control Register Definitions */
 669:Generated_Source\PSoC5/core_cm3.h **** 
 670:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 671:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 672:Generated_Source\PSoC5/core_cm3.h **** 
 673:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 674:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 675:Generated_Source\PSoC5/core_cm3.h **** 
 676:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 677:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 678:Generated_Source\PSoC5/core_cm3.h **** 
 679:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 680:Generated_Source\PSoC5/core_cm3.h **** 
 681:Generated_Source\PSoC5/core_cm3.h **** 
 682:Generated_Source\PSoC5/core_cm3.h **** /**
 683:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 684:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 685:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 686:Generated_Source\PSoC5/core_cm3.h ****   @{
 687:Generated_Source\PSoC5/core_cm3.h ****  */
 688:Generated_Source\PSoC5/core_cm3.h **** 
 689:Generated_Source\PSoC5/core_cm3.h **** /**
 690:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 691:Generated_Source\PSoC5/core_cm3.h ****  */
 692:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 693:Generated_Source\PSoC5/core_cm3.h **** {
 694:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 695:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 696:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 697:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 698:Generated_Source\PSoC5/core_cm3.h **** } SysTick_Type;
 699:Generated_Source\PSoC5/core_cm3.h **** 
 700:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 701:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 702:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 703:Generated_Source\PSoC5/core_cm3.h **** 
 704:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 705:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 706:Generated_Source\PSoC5/core_cm3.h **** 
 707:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 708:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 709:Generated_Source\PSoC5/core_cm3.h **** 
 710:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 711:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 712:Generated_Source\PSoC5/core_cm3.h **** 
 713:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Reload Register Definitions */
 714:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 715:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 14


 716:Generated_Source\PSoC5/core_cm3.h **** 
 717:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Current Register Definitions */
 718:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 719:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 720:Generated_Source\PSoC5/core_cm3.h **** 
 721:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Calibration Register Definitions */
 722:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 723:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 724:Generated_Source\PSoC5/core_cm3.h **** 
 725:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 726:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 727:Generated_Source\PSoC5/core_cm3.h **** 
 728:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 729:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 730:Generated_Source\PSoC5/core_cm3.h **** 
 731:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 732:Generated_Source\PSoC5/core_cm3.h **** 
 733:Generated_Source\PSoC5/core_cm3.h **** 
 734:Generated_Source\PSoC5/core_cm3.h **** /**
 735:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 736:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 737:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 738:Generated_Source\PSoC5/core_cm3.h ****   @{
 739:Generated_Source\PSoC5/core_cm3.h ****  */
 740:Generated_Source\PSoC5/core_cm3.h **** 
 741:Generated_Source\PSoC5/core_cm3.h **** /**
 742:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 743:Generated_Source\PSoC5/core_cm3.h ****  */
 744:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 745:Generated_Source\PSoC5/core_cm3.h **** {
 746:Generated_Source\PSoC5/core_cm3.h ****   __OM  union
 747:Generated_Source\PSoC5/core_cm3.h ****   {
 748:Generated_Source\PSoC5/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 749:Generated_Source\PSoC5/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 750:Generated_Source\PSoC5/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 751:Generated_Source\PSoC5/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 752:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[864U];
 753:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 754:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED1[15U];
 755:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 756:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED2[15U];
 757:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 758:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED3[29U];
 759:Generated_Source\PSoC5/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 760:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 761:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 762:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED4[43U];
 763:Generated_Source\PSoC5/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 764:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 765:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED5[6U];
 766:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 767:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 768:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 769:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 770:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 771:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 772:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 15


 773:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 774:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 775:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 776:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 777:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 778:Generated_Source\PSoC5/core_cm3.h **** } ITM_Type;
 779:Generated_Source\PSoC5/core_cm3.h **** 
 780:Generated_Source\PSoC5/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 781:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 782:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 783:Generated_Source\PSoC5/core_cm3.h **** 
 784:Generated_Source\PSoC5/core_cm3.h **** /* ITM Trace Control Register Definitions */
 785:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 786:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 787:Generated_Source\PSoC5/core_cm3.h **** 
 788:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 789:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 790:Generated_Source\PSoC5/core_cm3.h **** 
 791:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 792:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 793:Generated_Source\PSoC5/core_cm3.h **** 
 794:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 795:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 796:Generated_Source\PSoC5/core_cm3.h **** 
 797:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 798:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 799:Generated_Source\PSoC5/core_cm3.h **** 
 800:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 801:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 802:Generated_Source\PSoC5/core_cm3.h **** 
 803:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 804:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 805:Generated_Source\PSoC5/core_cm3.h **** 
 806:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 807:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 808:Generated_Source\PSoC5/core_cm3.h **** 
 809:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 810:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 811:Generated_Source\PSoC5/core_cm3.h **** 
 812:Generated_Source\PSoC5/core_cm3.h **** /* ITM Integration Write Register Definitions */
 813:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 814:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 815:Generated_Source\PSoC5/core_cm3.h **** 
 816:Generated_Source\PSoC5/core_cm3.h **** /* ITM Integration Read Register Definitions */
 817:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 818:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 819:Generated_Source\PSoC5/core_cm3.h **** 
 820:Generated_Source\PSoC5/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 821:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 822:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 823:Generated_Source\PSoC5/core_cm3.h **** 
 824:Generated_Source\PSoC5/core_cm3.h **** /* ITM Lock Status Register Definitions */
 825:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 826:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 827:Generated_Source\PSoC5/core_cm3.h **** 
 828:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 829:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 16


 830:Generated_Source\PSoC5/core_cm3.h **** 
 831:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 832:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 833:Generated_Source\PSoC5/core_cm3.h **** 
 834:Generated_Source\PSoC5/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 835:Generated_Source\PSoC5/core_cm3.h **** 
 836:Generated_Source\PSoC5/core_cm3.h **** 
 837:Generated_Source\PSoC5/core_cm3.h **** /**
 838:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 839:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 840:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 841:Generated_Source\PSoC5/core_cm3.h ****   @{
 842:Generated_Source\PSoC5/core_cm3.h ****  */
 843:Generated_Source\PSoC5/core_cm3.h **** 
 844:Generated_Source\PSoC5/core_cm3.h **** /**
 845:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 846:Generated_Source\PSoC5/core_cm3.h ****  */
 847:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 848:Generated_Source\PSoC5/core_cm3.h **** {
 849:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 850:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 851:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 852:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 853:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 854:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 855:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 856:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 857:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 858:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 859:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 860:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[1U];
 861:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 862:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 863:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 864:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED1[1U];
 865:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 866:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 867:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 868:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED2[1U];
 869:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 870:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 871:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 872:Generated_Source\PSoC5/core_cm3.h **** } DWT_Type;
 873:Generated_Source\PSoC5/core_cm3.h **** 
 874:Generated_Source\PSoC5/core_cm3.h **** /* DWT Control Register Definitions */
 875:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 876:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 877:Generated_Source\PSoC5/core_cm3.h **** 
 878:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 879:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 880:Generated_Source\PSoC5/core_cm3.h **** 
 881:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 882:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 883:Generated_Source\PSoC5/core_cm3.h **** 
 884:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 885:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 886:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 17


 887:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 888:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 889:Generated_Source\PSoC5/core_cm3.h **** 
 890:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 891:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 892:Generated_Source\PSoC5/core_cm3.h **** 
 893:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 894:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 895:Generated_Source\PSoC5/core_cm3.h **** 
 896:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 897:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 898:Generated_Source\PSoC5/core_cm3.h **** 
 899:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 900:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 901:Generated_Source\PSoC5/core_cm3.h **** 
 902:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 903:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 904:Generated_Source\PSoC5/core_cm3.h **** 
 905:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 906:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 907:Generated_Source\PSoC5/core_cm3.h **** 
 908:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 909:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 910:Generated_Source\PSoC5/core_cm3.h **** 
 911:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 912:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 913:Generated_Source\PSoC5/core_cm3.h **** 
 914:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 915:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 916:Generated_Source\PSoC5/core_cm3.h **** 
 917:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 918:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 919:Generated_Source\PSoC5/core_cm3.h **** 
 920:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 921:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 922:Generated_Source\PSoC5/core_cm3.h **** 
 923:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 924:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 925:Generated_Source\PSoC5/core_cm3.h **** 
 926:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 927:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 928:Generated_Source\PSoC5/core_cm3.h **** 
 929:Generated_Source\PSoC5/core_cm3.h **** /* DWT CPI Count Register Definitions */
 930:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 931:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 932:Generated_Source\PSoC5/core_cm3.h **** 
 933:Generated_Source\PSoC5/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 934:Generated_Source\PSoC5/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 935:Generated_Source\PSoC5/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 936:Generated_Source\PSoC5/core_cm3.h **** 
 937:Generated_Source\PSoC5/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 938:Generated_Source\PSoC5/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 939:Generated_Source\PSoC5/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 940:Generated_Source\PSoC5/core_cm3.h **** 
 941:Generated_Source\PSoC5/core_cm3.h **** /* DWT LSU Count Register Definitions */
 942:Generated_Source\PSoC5/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 943:Generated_Source\PSoC5/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 18


 944:Generated_Source\PSoC5/core_cm3.h **** 
 945:Generated_Source\PSoC5/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 946:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 947:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 948:Generated_Source\PSoC5/core_cm3.h **** 
 949:Generated_Source\PSoC5/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 950:Generated_Source\PSoC5/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 951:Generated_Source\PSoC5/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 952:Generated_Source\PSoC5/core_cm3.h **** 
 953:Generated_Source\PSoC5/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 954:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 955:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 956:Generated_Source\PSoC5/core_cm3.h **** 
 957:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 958:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 959:Generated_Source\PSoC5/core_cm3.h **** 
 960:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 961:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 962:Generated_Source\PSoC5/core_cm3.h **** 
 963:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 964:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 965:Generated_Source\PSoC5/core_cm3.h **** 
 966:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 967:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 968:Generated_Source\PSoC5/core_cm3.h **** 
 969:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 970:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 971:Generated_Source\PSoC5/core_cm3.h **** 
 972:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 973:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 974:Generated_Source\PSoC5/core_cm3.h **** 
 975:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 976:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 977:Generated_Source\PSoC5/core_cm3.h **** 
 978:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 979:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 980:Generated_Source\PSoC5/core_cm3.h **** 
 981:Generated_Source\PSoC5/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 982:Generated_Source\PSoC5/core_cm3.h **** 
 983:Generated_Source\PSoC5/core_cm3.h **** 
 984:Generated_Source\PSoC5/core_cm3.h **** /**
 985:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 986:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 987:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 988:Generated_Source\PSoC5/core_cm3.h ****   @{
 989:Generated_Source\PSoC5/core_cm3.h ****  */
 990:Generated_Source\PSoC5/core_cm3.h **** 
 991:Generated_Source\PSoC5/core_cm3.h **** /**
 992:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 993:Generated_Source\PSoC5/core_cm3.h ****  */
 994:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 995:Generated_Source\PSoC5/core_cm3.h **** {
 996:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 997:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 998:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[2U];
 999:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1000:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED1[55U];
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 19


1001:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1002:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED2[131U];
1003:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1004:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1005:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1006:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED3[759U];
1007:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1008:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1009:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1010:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED4[1U];
1011:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1012:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1013:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1014:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED5[39U];
1015:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1016:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1017:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED7[8U];
1018:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1019:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1020:Generated_Source\PSoC5/core_cm3.h **** } TPI_Type;
1021:Generated_Source\PSoC5/core_cm3.h **** 
1022:Generated_Source\PSoC5/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1023:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1024:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1025:Generated_Source\PSoC5/core_cm3.h **** 
1026:Generated_Source\PSoC5/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1027:Generated_Source\PSoC5/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1028:Generated_Source\PSoC5/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1029:Generated_Source\PSoC5/core_cm3.h **** 
1030:Generated_Source\PSoC5/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1031:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1032:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1033:Generated_Source\PSoC5/core_cm3.h **** 
1034:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1035:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1036:Generated_Source\PSoC5/core_cm3.h **** 
1037:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1038:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1039:Generated_Source\PSoC5/core_cm3.h **** 
1040:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1041:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1042:Generated_Source\PSoC5/core_cm3.h **** 
1043:Generated_Source\PSoC5/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1044:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1045:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1046:Generated_Source\PSoC5/core_cm3.h **** 
1047:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1048:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1049:Generated_Source\PSoC5/core_cm3.h **** 
1050:Generated_Source\PSoC5/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1051:Generated_Source\PSoC5/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1052:Generated_Source\PSoC5/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1053:Generated_Source\PSoC5/core_cm3.h **** 
1054:Generated_Source\PSoC5/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1055:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1056:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1057:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 20


1058:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1059:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1060:Generated_Source\PSoC5/core_cm3.h **** 
1061:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1062:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1063:Generated_Source\PSoC5/core_cm3.h **** 
1064:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1065:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1066:Generated_Source\PSoC5/core_cm3.h **** 
1067:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1068:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1069:Generated_Source\PSoC5/core_cm3.h **** 
1070:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1071:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1072:Generated_Source\PSoC5/core_cm3.h **** 
1073:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1074:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1075:Generated_Source\PSoC5/core_cm3.h **** 
1076:Generated_Source\PSoC5/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1077:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1078:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1079:Generated_Source\PSoC5/core_cm3.h **** 
1080:Generated_Source\PSoC5/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1081:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1082:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1083:Generated_Source\PSoC5/core_cm3.h **** 
1084:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1085:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1086:Generated_Source\PSoC5/core_cm3.h **** 
1087:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1088:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1089:Generated_Source\PSoC5/core_cm3.h **** 
1090:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1091:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1092:Generated_Source\PSoC5/core_cm3.h **** 
1093:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1094:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1095:Generated_Source\PSoC5/core_cm3.h **** 
1096:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1097:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1098:Generated_Source\PSoC5/core_cm3.h **** 
1099:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1100:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1101:Generated_Source\PSoC5/core_cm3.h **** 
1102:Generated_Source\PSoC5/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1103:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1104:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1105:Generated_Source\PSoC5/core_cm3.h **** 
1106:Generated_Source\PSoC5/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1107:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1108:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1109:Generated_Source\PSoC5/core_cm3.h **** 
1110:Generated_Source\PSoC5/core_cm3.h **** /* TPI DEVID Register Definitions */
1111:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1112:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1113:Generated_Source\PSoC5/core_cm3.h **** 
1114:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 21


1115:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1116:Generated_Source\PSoC5/core_cm3.h **** 
1117:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1118:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1119:Generated_Source\PSoC5/core_cm3.h **** 
1120:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1121:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1122:Generated_Source\PSoC5/core_cm3.h **** 
1123:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1124:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1125:Generated_Source\PSoC5/core_cm3.h **** 
1126:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1127:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1128:Generated_Source\PSoC5/core_cm3.h **** 
1129:Generated_Source\PSoC5/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1130:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1131:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1132:Generated_Source\PSoC5/core_cm3.h **** 
1133:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1134:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1135:Generated_Source\PSoC5/core_cm3.h **** 
1136:Generated_Source\PSoC5/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1137:Generated_Source\PSoC5/core_cm3.h **** 
1138:Generated_Source\PSoC5/core_cm3.h **** 
1139:Generated_Source\PSoC5/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1140:Generated_Source\PSoC5/core_cm3.h **** /**
1141:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
1142:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1143:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1144:Generated_Source\PSoC5/core_cm3.h ****   @{
1145:Generated_Source\PSoC5/core_cm3.h ****  */
1146:Generated_Source\PSoC5/core_cm3.h **** 
1147:Generated_Source\PSoC5/core_cm3.h **** /**
1148:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1149:Generated_Source\PSoC5/core_cm3.h ****  */
1150:Generated_Source\PSoC5/core_cm3.h **** typedef struct
1151:Generated_Source\PSoC5/core_cm3.h **** {
1152:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1153:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1154:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1155:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1156:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1157:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1158:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1159:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1160:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1161:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1162:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1163:Generated_Source\PSoC5/core_cm3.h **** } MPU_Type;
1164:Generated_Source\PSoC5/core_cm3.h **** 
1165:Generated_Source\PSoC5/core_cm3.h **** /* MPU Type Register Definitions */
1166:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1167:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1168:Generated_Source\PSoC5/core_cm3.h **** 
1169:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1170:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1171:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 22


1172:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1173:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1174:Generated_Source\PSoC5/core_cm3.h **** 
1175:Generated_Source\PSoC5/core_cm3.h **** /* MPU Control Register Definitions */
1176:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1177:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1178:Generated_Source\PSoC5/core_cm3.h **** 
1179:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1180:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1181:Generated_Source\PSoC5/core_cm3.h **** 
1182:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1183:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1184:Generated_Source\PSoC5/core_cm3.h **** 
1185:Generated_Source\PSoC5/core_cm3.h **** /* MPU Region Number Register Definitions */
1186:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1187:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1188:Generated_Source\PSoC5/core_cm3.h **** 
1189:Generated_Source\PSoC5/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1190:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1191:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1192:Generated_Source\PSoC5/core_cm3.h **** 
1193:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1194:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1195:Generated_Source\PSoC5/core_cm3.h **** 
1196:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1197:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1198:Generated_Source\PSoC5/core_cm3.h **** 
1199:Generated_Source\PSoC5/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1200:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1201:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1202:Generated_Source\PSoC5/core_cm3.h **** 
1203:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1204:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1205:Generated_Source\PSoC5/core_cm3.h **** 
1206:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1207:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1208:Generated_Source\PSoC5/core_cm3.h **** 
1209:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1210:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1211:Generated_Source\PSoC5/core_cm3.h **** 
1212:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1213:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1214:Generated_Source\PSoC5/core_cm3.h **** 
1215:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1216:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1217:Generated_Source\PSoC5/core_cm3.h **** 
1218:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1219:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1220:Generated_Source\PSoC5/core_cm3.h **** 
1221:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1222:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1223:Generated_Source\PSoC5/core_cm3.h **** 
1224:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1225:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1226:Generated_Source\PSoC5/core_cm3.h **** 
1227:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1228:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 23


1229:Generated_Source\PSoC5/core_cm3.h **** 
1230:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_MPU */
1231:Generated_Source\PSoC5/core_cm3.h **** #endif
1232:Generated_Source\PSoC5/core_cm3.h **** 
1233:Generated_Source\PSoC5/core_cm3.h **** 
1234:Generated_Source\PSoC5/core_cm3.h **** /**
1235:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
1236:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1237:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1238:Generated_Source\PSoC5/core_cm3.h ****   @{
1239:Generated_Source\PSoC5/core_cm3.h ****  */
1240:Generated_Source\PSoC5/core_cm3.h **** 
1241:Generated_Source\PSoC5/core_cm3.h **** /**
1242:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1243:Generated_Source\PSoC5/core_cm3.h ****  */
1244:Generated_Source\PSoC5/core_cm3.h **** typedef struct
1245:Generated_Source\PSoC5/core_cm3.h **** {
1246:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1247:Generated_Source\PSoC5/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1248:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1249:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1250:Generated_Source\PSoC5/core_cm3.h **** } CoreDebug_Type;
1251:Generated_Source\PSoC5/core_cm3.h **** 
1252:Generated_Source\PSoC5/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1253:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1254:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1255:Generated_Source\PSoC5/core_cm3.h **** 
1256:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1257:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1258:Generated_Source\PSoC5/core_cm3.h **** 
1259:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1260:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1261:Generated_Source\PSoC5/core_cm3.h **** 
1262:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1263:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1264:Generated_Source\PSoC5/core_cm3.h **** 
1265:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1266:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1267:Generated_Source\PSoC5/core_cm3.h **** 
1268:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1269:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1270:Generated_Source\PSoC5/core_cm3.h **** 
1271:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1272:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1273:Generated_Source\PSoC5/core_cm3.h **** 
1274:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1275:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1276:Generated_Source\PSoC5/core_cm3.h **** 
1277:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1278:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1279:Generated_Source\PSoC5/core_cm3.h **** 
1280:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1281:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1282:Generated_Source\PSoC5/core_cm3.h **** 
1283:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1284:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1285:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 24


1286:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1287:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1288:Generated_Source\PSoC5/core_cm3.h **** 
1289:Generated_Source\PSoC5/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1290:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1291:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1292:Generated_Source\PSoC5/core_cm3.h **** 
1293:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1294:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1295:Generated_Source\PSoC5/core_cm3.h **** 
1296:Generated_Source\PSoC5/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1297:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1298:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1299:Generated_Source\PSoC5/core_cm3.h **** 
1300:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1301:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1302:Generated_Source\PSoC5/core_cm3.h **** 
1303:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1304:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1305:Generated_Source\PSoC5/core_cm3.h **** 
1306:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1307:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1308:Generated_Source\PSoC5/core_cm3.h **** 
1309:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1310:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1311:Generated_Source\PSoC5/core_cm3.h **** 
1312:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1313:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1314:Generated_Source\PSoC5/core_cm3.h **** 
1315:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1316:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1317:Generated_Source\PSoC5/core_cm3.h **** 
1318:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1319:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1320:Generated_Source\PSoC5/core_cm3.h **** 
1321:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1322:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1323:Generated_Source\PSoC5/core_cm3.h **** 
1324:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1325:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1326:Generated_Source\PSoC5/core_cm3.h **** 
1327:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1328:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1329:Generated_Source\PSoC5/core_cm3.h **** 
1330:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1331:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1332:Generated_Source\PSoC5/core_cm3.h **** 
1333:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1334:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1335:Generated_Source\PSoC5/core_cm3.h **** 
1336:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1337:Generated_Source\PSoC5/core_cm3.h **** 
1338:Generated_Source\PSoC5/core_cm3.h **** 
1339:Generated_Source\PSoC5/core_cm3.h **** /**
1340:Generated_Source\PSoC5/core_cm3.h ****   \ingroup    CMSIS_core_register
1341:Generated_Source\PSoC5/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1342:Generated_Source\PSoC5/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 25


1343:Generated_Source\PSoC5/core_cm3.h ****   @{
1344:Generated_Source\PSoC5/core_cm3.h ****  */
1345:Generated_Source\PSoC5/core_cm3.h **** 
1346:Generated_Source\PSoC5/core_cm3.h **** /**
1347:Generated_Source\PSoC5/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1348:Generated_Source\PSoC5/core_cm3.h ****   \param[in] field  Name of the register bit field.
1349:Generated_Source\PSoC5/core_cm3.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1350:Generated_Source\PSoC5/core_cm3.h ****   \return           Masked and shifted value.
1351:Generated_Source\PSoC5/core_cm3.h **** */
1352:Generated_Source\PSoC5/core_cm3.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1353:Generated_Source\PSoC5/core_cm3.h **** 
1354:Generated_Source\PSoC5/core_cm3.h **** /**
1355:Generated_Source\PSoC5/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1356:Generated_Source\PSoC5/core_cm3.h ****   \param[in] field  Name of the register bit field.
1357:Generated_Source\PSoC5/core_cm3.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1358:Generated_Source\PSoC5/core_cm3.h ****   \return           Masked and shifted bit field value.
1359:Generated_Source\PSoC5/core_cm3.h **** */
1360:Generated_Source\PSoC5/core_cm3.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1361:Generated_Source\PSoC5/core_cm3.h **** 
1362:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1363:Generated_Source\PSoC5/core_cm3.h **** 
1364:Generated_Source\PSoC5/core_cm3.h **** 
1365:Generated_Source\PSoC5/core_cm3.h **** /**
1366:Generated_Source\PSoC5/core_cm3.h ****   \ingroup    CMSIS_core_register
1367:Generated_Source\PSoC5/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1368:Generated_Source\PSoC5/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1369:Generated_Source\PSoC5/core_cm3.h ****   @{
1370:Generated_Source\PSoC5/core_cm3.h ****  */
1371:Generated_Source\PSoC5/core_cm3.h **** 
1372:Generated_Source\PSoC5/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
1373:Generated_Source\PSoC5/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1374:Generated_Source\PSoC5/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1375:Generated_Source\PSoC5/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1376:Generated_Source\PSoC5/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1377:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1378:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1379:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1380:Generated_Source\PSoC5/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1381:Generated_Source\PSoC5/core_cm3.h **** 
1382:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1383:Generated_Source\PSoC5/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1384:Generated_Source\PSoC5/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1385:Generated_Source\PSoC5/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1386:Generated_Source\PSoC5/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1387:Generated_Source\PSoC5/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1388:Generated_Source\PSoC5/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1389:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1390:Generated_Source\PSoC5/core_cm3.h **** 
1391:Generated_Source\PSoC5/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1392:Generated_Source\PSoC5/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1393:Generated_Source\PSoC5/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1394:Generated_Source\PSoC5/core_cm3.h **** #endif
1395:Generated_Source\PSoC5/core_cm3.h **** 
1396:Generated_Source\PSoC5/core_cm3.h **** /*@} */
1397:Generated_Source\PSoC5/core_cm3.h **** 
1398:Generated_Source\PSoC5/core_cm3.h **** 
1399:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 26


1400:Generated_Source\PSoC5/core_cm3.h **** /*******************************************************************************
1401:Generated_Source\PSoC5/core_cm3.h ****  *                Hardware Abstraction Layer
1402:Generated_Source\PSoC5/core_cm3.h ****   Core Function Interface contains:
1403:Generated_Source\PSoC5/core_cm3.h ****   - Core NVIC Functions
1404:Generated_Source\PSoC5/core_cm3.h ****   - Core SysTick Functions
1405:Generated_Source\PSoC5/core_cm3.h ****   - Core Debug Functions
1406:Generated_Source\PSoC5/core_cm3.h ****   - Core Register Access Functions
1407:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
1408:Generated_Source\PSoC5/core_cm3.h **** /**
1409:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1410:Generated_Source\PSoC5/core_cm3.h **** */
1411:Generated_Source\PSoC5/core_cm3.h **** 
1412:Generated_Source\PSoC5/core_cm3.h **** 
1413:Generated_Source\PSoC5/core_cm3.h **** 
1414:Generated_Source\PSoC5/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1415:Generated_Source\PSoC5/core_cm3.h **** /**
1416:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1417:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1418:Generated_Source\PSoC5/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1419:Generated_Source\PSoC5/core_cm3.h ****   @{
1420:Generated_Source\PSoC5/core_cm3.h ****  */
1421:Generated_Source\PSoC5/core_cm3.h **** 
1422:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_USER_IRQ_OFFSET          16
1423:Generated_Source\PSoC5/core_cm3.h **** 
1424:Generated_Source\PSoC5/core_cm3.h **** 
1425:Generated_Source\PSoC5/core_cm3.h **** 
1426:Generated_Source\PSoC5/core_cm3.h **** /**
1427:Generated_Source\PSoC5/core_cm3.h ****   \brief   Set Priority Grouping
1428:Generated_Source\PSoC5/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1429:Generated_Source\PSoC5/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1430:Generated_Source\PSoC5/core_cm3.h ****            Only values from 0..7 are used.
1431:Generated_Source\PSoC5/core_cm3.h ****            In case of a conflict between priority grouping and available
1432:Generated_Source\PSoC5/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1433:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1434:Generated_Source\PSoC5/core_cm3.h ****  */
1435:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1436:Generated_Source\PSoC5/core_cm3.h **** {
1437:Generated_Source\PSoC5/core_cm3.h ****   uint32_t reg_value;
1438:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1439:Generated_Source\PSoC5/core_cm3.h **** 
1440:Generated_Source\PSoC5/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1441:Generated_Source\PSoC5/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1442:Generated_Source\PSoC5/core_cm3.h ****   reg_value  =  (reg_value                                   |
1443:Generated_Source\PSoC5/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1444:Generated_Source\PSoC5/core_cm3.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1445:Generated_Source\PSoC5/core_cm3.h ****   SCB->AIRCR =  reg_value;
1446:Generated_Source\PSoC5/core_cm3.h **** }
1447:Generated_Source\PSoC5/core_cm3.h **** 
1448:Generated_Source\PSoC5/core_cm3.h **** 
1449:Generated_Source\PSoC5/core_cm3.h **** /**
1450:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Priority Grouping
1451:Generated_Source\PSoC5/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1452:Generated_Source\PSoC5/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1453:Generated_Source\PSoC5/core_cm3.h ****  */
1454:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1455:Generated_Source\PSoC5/core_cm3.h **** {
1456:Generated_Source\PSoC5/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 27


1457:Generated_Source\PSoC5/core_cm3.h **** }
1458:Generated_Source\PSoC5/core_cm3.h **** 
1459:Generated_Source\PSoC5/core_cm3.h **** 
1460:Generated_Source\PSoC5/core_cm3.h **** /**
1461:Generated_Source\PSoC5/core_cm3.h ****   \brief   Enable Interrupt
1462:Generated_Source\PSoC5/core_cm3.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1463:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1464:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1465:Generated_Source\PSoC5/core_cm3.h ****  */
1466:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1467:Generated_Source\PSoC5/core_cm3.h **** {
1468:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1469:Generated_Source\PSoC5/core_cm3.h ****   {
1470:Generated_Source\PSoC5/core_cm3.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1471:Generated_Source\PSoC5/core_cm3.h ****   }
1472:Generated_Source\PSoC5/core_cm3.h **** }
1473:Generated_Source\PSoC5/core_cm3.h **** 
1474:Generated_Source\PSoC5/core_cm3.h **** 
1475:Generated_Source\PSoC5/core_cm3.h **** /**
1476:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Interrupt Enable status
1477:Generated_Source\PSoC5/core_cm3.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1478:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1479:Generated_Source\PSoC5/core_cm3.h ****   \return             0  Interrupt is not enabled.
1480:Generated_Source\PSoC5/core_cm3.h ****   \return             1  Interrupt is enabled.
1481:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1482:Generated_Source\PSoC5/core_cm3.h ****  */
1483:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetEnableIRQ(IRQn_Type IRQn)
1484:Generated_Source\PSoC5/core_cm3.h **** {
1485:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1486:Generated_Source\PSoC5/core_cm3.h ****   {
1487:Generated_Source\PSoC5/core_cm3.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1488:Generated_Source\PSoC5/core_cm3.h ****   }
1489:Generated_Source\PSoC5/core_cm3.h ****   else
1490:Generated_Source\PSoC5/core_cm3.h ****   {
1491:Generated_Source\PSoC5/core_cm3.h ****     return(0U);
1492:Generated_Source\PSoC5/core_cm3.h ****   }
1493:Generated_Source\PSoC5/core_cm3.h **** }
1494:Generated_Source\PSoC5/core_cm3.h **** 
1495:Generated_Source\PSoC5/core_cm3.h **** 
1496:Generated_Source\PSoC5/core_cm3.h **** /**
1497:Generated_Source\PSoC5/core_cm3.h ****   \brief   Disable Interrupt
1498:Generated_Source\PSoC5/core_cm3.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1499:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1500:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1501:Generated_Source\PSoC5/core_cm3.h ****  */
1502:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1503:Generated_Source\PSoC5/core_cm3.h **** {
1504:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1505:Generated_Source\PSoC5/core_cm3.h ****   {
1506:Generated_Source\PSoC5/core_cm3.h ****     NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1507:Generated_Source\PSoC5/core_cm3.h ****   }
1508:Generated_Source\PSoC5/core_cm3.h **** }
1509:Generated_Source\PSoC5/core_cm3.h **** 
1510:Generated_Source\PSoC5/core_cm3.h **** 
1511:Generated_Source\PSoC5/core_cm3.h **** /**
1512:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Pending Interrupt
1513:Generated_Source\PSoC5/core_cm3.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 28


1514:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1515:Generated_Source\PSoC5/core_cm3.h ****   \return             0  Interrupt status is not pending.
1516:Generated_Source\PSoC5/core_cm3.h ****   \return             1  Interrupt status is pending.
1517:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1518:Generated_Source\PSoC5/core_cm3.h ****  */
1519:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1520:Generated_Source\PSoC5/core_cm3.h **** {
1521:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1522:Generated_Source\PSoC5/core_cm3.h ****   {
1523:Generated_Source\PSoC5/core_cm3.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1524:Generated_Source\PSoC5/core_cm3.h ****   }
1525:Generated_Source\PSoC5/core_cm3.h ****   else
1526:Generated_Source\PSoC5/core_cm3.h ****   {
1527:Generated_Source\PSoC5/core_cm3.h ****     return(0U);
1528:Generated_Source\PSoC5/core_cm3.h ****   }
1529:Generated_Source\PSoC5/core_cm3.h **** }
1530:Generated_Source\PSoC5/core_cm3.h **** 
1531:Generated_Source\PSoC5/core_cm3.h **** 
1532:Generated_Source\PSoC5/core_cm3.h **** /**
1533:Generated_Source\PSoC5/core_cm3.h ****   \brief   Set Pending Interrupt
1534:Generated_Source\PSoC5/core_cm3.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1535:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1536:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1537:Generated_Source\PSoC5/core_cm3.h ****  */
1538:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1539:Generated_Source\PSoC5/core_cm3.h **** {
1540:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1541:Generated_Source\PSoC5/core_cm3.h ****   {
1542:Generated_Source\PSoC5/core_cm3.h ****     NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1543:Generated_Source\PSoC5/core_cm3.h ****   }
1544:Generated_Source\PSoC5/core_cm3.h **** }
1545:Generated_Source\PSoC5/core_cm3.h **** 
1546:Generated_Source\PSoC5/core_cm3.h **** 
1547:Generated_Source\PSoC5/core_cm3.h **** /**
1548:Generated_Source\PSoC5/core_cm3.h ****   \brief   Clear Pending Interrupt
1549:Generated_Source\PSoC5/core_cm3.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1550:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1551:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1552:Generated_Source\PSoC5/core_cm3.h ****  */
1553:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1554:Generated_Source\PSoC5/core_cm3.h **** {
1555:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1556:Generated_Source\PSoC5/core_cm3.h ****   {
1557:Generated_Source\PSoC5/core_cm3.h ****     NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1558:Generated_Source\PSoC5/core_cm3.h ****   }
1559:Generated_Source\PSoC5/core_cm3.h **** }
1560:Generated_Source\PSoC5/core_cm3.h **** 
1561:Generated_Source\PSoC5/core_cm3.h **** 
1562:Generated_Source\PSoC5/core_cm3.h **** /**
1563:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Active Interrupt
1564:Generated_Source\PSoC5/core_cm3.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1565:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1566:Generated_Source\PSoC5/core_cm3.h ****   \return             0  Interrupt status is not active.
1567:Generated_Source\PSoC5/core_cm3.h ****   \return             1  Interrupt status is active.
1568:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1569:Generated_Source\PSoC5/core_cm3.h ****  */
1570:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 29


1571:Generated_Source\PSoC5/core_cm3.h **** {
1572:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1573:Generated_Source\PSoC5/core_cm3.h ****   {
1574:Generated_Source\PSoC5/core_cm3.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1575:Generated_Source\PSoC5/core_cm3.h ****   }
1576:Generated_Source\PSoC5/core_cm3.h ****   else
1577:Generated_Source\PSoC5/core_cm3.h ****   {
1578:Generated_Source\PSoC5/core_cm3.h ****     return(0U);
1579:Generated_Source\PSoC5/core_cm3.h ****   }
1580:Generated_Source\PSoC5/core_cm3.h **** }
1581:Generated_Source\PSoC5/core_cm3.h **** 
1582:Generated_Source\PSoC5/core_cm3.h **** 
1583:Generated_Source\PSoC5/core_cm3.h **** /**
1584:Generated_Source\PSoC5/core_cm3.h ****   \brief   Set Interrupt Priority
1585:Generated_Source\PSoC5/core_cm3.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1586:Generated_Source\PSoC5/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1587:Generated_Source\PSoC5/core_cm3.h ****            or negative to specify a processor exception.
1588:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1589:Generated_Source\PSoC5/core_cm3.h ****   \param [in]  priority  Priority to set.
1590:Generated_Source\PSoC5/core_cm3.h ****   \note    The priority cannot be set for every processor exception.
1591:Generated_Source\PSoC5/core_cm3.h ****  */
1592:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1593:Generated_Source\PSoC5/core_cm3.h **** {
  27              		.loc 1 1593 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              		.cfi_def_cfa_offset 16
  37 0004 00AF     		add	r7, sp, #0
  38              		.cfi_def_cfa_register 7
  39 0006 0346     		mov	r3, r0
  40 0008 3960     		str	r1, [r7]
  41 000a FB71     		strb	r3, [r7, #7]
1594:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
  42              		.loc 1 1594 0
  43 000c 97F90730 		ldrsb	r3, [r7, #7]
  44 0010 002B     		cmp	r3, #0
  45 0012 0ADB     		blt	.L2
1595:Generated_Source\PSoC5/core_cm3.h ****   {
1596:Generated_Source\PSoC5/core_cm3.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
  46              		.loc 1 1596 0
  47 0014 0D49     		ldr	r1, .L5
  48 0016 97F90730 		ldrsb	r3, [r7, #7]
  49 001a 3A68     		ldr	r2, [r7]
  50 001c D2B2     		uxtb	r2, r2
  51 001e 5201     		lsls	r2, r2, #5
  52 0020 D2B2     		uxtb	r2, r2
  53 0022 0B44     		add	r3, r3, r1
  54 0024 83F80023 		strb	r2, [r3, #768]
1597:Generated_Source\PSoC5/core_cm3.h ****   }
1598:Generated_Source\PSoC5/core_cm3.h ****   else
1599:Generated_Source\PSoC5/core_cm3.h ****   {
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 30


1600:Generated_Source\PSoC5/core_cm3.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1601:Generated_Source\PSoC5/core_cm3.h ****   }
1602:Generated_Source\PSoC5/core_cm3.h **** }
  55              		.loc 1 1602 0
  56 0028 0AE0     		b	.L4
  57              	.L2:
1600:Generated_Source\PSoC5/core_cm3.h ****   }
  58              		.loc 1 1600 0
  59 002a 0949     		ldr	r1, .L5+4
  60 002c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  61 002e 03F00F03 		and	r3, r3, #15
  62 0032 043B     		subs	r3, r3, #4
  63 0034 3A68     		ldr	r2, [r7]
  64 0036 D2B2     		uxtb	r2, r2
  65 0038 5201     		lsls	r2, r2, #5
  66 003a D2B2     		uxtb	r2, r2
  67 003c 0B44     		add	r3, r3, r1
  68 003e 1A76     		strb	r2, [r3, #24]
  69              	.L4:
  70              		.loc 1 1602 0
  71 0040 00BF     		nop
  72 0042 0C37     		adds	r7, r7, #12
  73              		.cfi_def_cfa_offset 4
  74 0044 BD46     		mov	sp, r7
  75              		.cfi_def_cfa_register 13
  76              		@ sp needed
  77 0046 80BC     		pop	{r7}
  78              		.cfi_restore 7
  79              		.cfi_def_cfa_offset 0
  80 0048 7047     		bx	lr
  81              	.L6:
  82 004a 00BF     		.align	2
  83              	.L5:
  84 004c 00E100E0 		.word	-536813312
  85 0050 00ED00E0 		.word	-536810240
  86              		.cfi_endproc
  87              	.LFE51:
  88              		.size	NVIC_SetPriority, .-NVIC_SetPriority
  89              		.section	.text.SysTick_Config,"ax",%progbits
  90              		.align	2
  91              		.thumb
  92              		.thumb_func
  93              		.type	SysTick_Config, %function
  94              	SysTick_Config:
  95              	.LFB59:
1603:Generated_Source\PSoC5/core_cm3.h **** 
1604:Generated_Source\PSoC5/core_cm3.h **** 
1605:Generated_Source\PSoC5/core_cm3.h **** /**
1606:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Interrupt Priority
1607:Generated_Source\PSoC5/core_cm3.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1608:Generated_Source\PSoC5/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1609:Generated_Source\PSoC5/core_cm3.h ****            or negative to specify a processor exception.
1610:Generated_Source\PSoC5/core_cm3.h ****   \param [in]   IRQn  Interrupt number.
1611:Generated_Source\PSoC5/core_cm3.h ****   \return             Interrupt Priority.
1612:Generated_Source\PSoC5/core_cm3.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1613:Generated_Source\PSoC5/core_cm3.h ****  */
1614:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 31


1615:Generated_Source\PSoC5/core_cm3.h **** {
1616:Generated_Source\PSoC5/core_cm3.h **** 
1617:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1618:Generated_Source\PSoC5/core_cm3.h ****   {
1619:Generated_Source\PSoC5/core_cm3.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
1620:Generated_Source\PSoC5/core_cm3.h ****   }
1621:Generated_Source\PSoC5/core_cm3.h ****   else
1622:Generated_Source\PSoC5/core_cm3.h ****   {
1623:Generated_Source\PSoC5/core_cm3.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1624:Generated_Source\PSoC5/core_cm3.h ****   }
1625:Generated_Source\PSoC5/core_cm3.h **** }
1626:Generated_Source\PSoC5/core_cm3.h **** 
1627:Generated_Source\PSoC5/core_cm3.h **** 
1628:Generated_Source\PSoC5/core_cm3.h **** /**
1629:Generated_Source\PSoC5/core_cm3.h ****   \brief   Encode Priority
1630:Generated_Source\PSoC5/core_cm3.h ****   \details Encodes the priority for an interrupt with the given priority group,
1631:Generated_Source\PSoC5/core_cm3.h ****            preemptive priority value, and subpriority value.
1632:Generated_Source\PSoC5/core_cm3.h ****            In case of a conflict between priority grouping and available
1633:Generated_Source\PSoC5/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1634:Generated_Source\PSoC5/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1635:Generated_Source\PSoC5/core_cm3.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1636:Generated_Source\PSoC5/core_cm3.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1637:Generated_Source\PSoC5/core_cm3.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1638:Generated_Source\PSoC5/core_cm3.h ****  */
1639:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1640:Generated_Source\PSoC5/core_cm3.h **** {
1641:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1642:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PreemptPriorityBits;
1643:Generated_Source\PSoC5/core_cm3.h ****   uint32_t SubPriorityBits;
1644:Generated_Source\PSoC5/core_cm3.h **** 
1645:Generated_Source\PSoC5/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1646:Generated_Source\PSoC5/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1647:Generated_Source\PSoC5/core_cm3.h **** 
1648:Generated_Source\PSoC5/core_cm3.h ****   return (
1649:Generated_Source\PSoC5/core_cm3.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1650:Generated_Source\PSoC5/core_cm3.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1651:Generated_Source\PSoC5/core_cm3.h ****          );
1652:Generated_Source\PSoC5/core_cm3.h **** }
1653:Generated_Source\PSoC5/core_cm3.h **** 
1654:Generated_Source\PSoC5/core_cm3.h **** 
1655:Generated_Source\PSoC5/core_cm3.h **** /**
1656:Generated_Source\PSoC5/core_cm3.h ****   \brief   Decode Priority
1657:Generated_Source\PSoC5/core_cm3.h ****   \details Decodes an interrupt priority value with a given priority group to
1658:Generated_Source\PSoC5/core_cm3.h ****            preemptive priority value and subpriority value.
1659:Generated_Source\PSoC5/core_cm3.h ****            In case of a conflict between priority grouping and available
1660:Generated_Source\PSoC5/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1661:Generated_Source\PSoC5/core_cm3.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1662:Generated_Source\PSoC5/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1663:Generated_Source\PSoC5/core_cm3.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1664:Generated_Source\PSoC5/core_cm3.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1665:Generated_Source\PSoC5/core_cm3.h ****  */
1666:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1667:Generated_Source\PSoC5/core_cm3.h **** {
1668:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1669:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PreemptPriorityBits;
1670:Generated_Source\PSoC5/core_cm3.h ****   uint32_t SubPriorityBits;
1671:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 32


1672:Generated_Source\PSoC5/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1673:Generated_Source\PSoC5/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1674:Generated_Source\PSoC5/core_cm3.h **** 
1675:Generated_Source\PSoC5/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1676:Generated_Source\PSoC5/core_cm3.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1677:Generated_Source\PSoC5/core_cm3.h **** }
1678:Generated_Source\PSoC5/core_cm3.h **** 
1679:Generated_Source\PSoC5/core_cm3.h **** 
1680:Generated_Source\PSoC5/core_cm3.h **** /**
1681:Generated_Source\PSoC5/core_cm3.h ****   \brief   Set Interrupt Vector
1682:Generated_Source\PSoC5/core_cm3.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1683:Generated_Source\PSoC5/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1684:Generated_Source\PSoC5/core_cm3.h ****            or negative to specify a processor exception.
1685:Generated_Source\PSoC5/core_cm3.h ****            VTOR must been relocated to SRAM before.
1686:Generated_Source\PSoC5/core_cm3.h ****   \param [in]   IRQn      Interrupt number
1687:Generated_Source\PSoC5/core_cm3.h ****   \param [in]   vector    Address of interrupt handler function
1688:Generated_Source\PSoC5/core_cm3.h ****  */
1689:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1690:Generated_Source\PSoC5/core_cm3.h **** {
1691:Generated_Source\PSoC5/core_cm3.h ****     uint32_t *vectors = (uint32_t *)SCB->VTOR;
1692:Generated_Source\PSoC5/core_cm3.h ****     vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1693:Generated_Source\PSoC5/core_cm3.h **** }
1694:Generated_Source\PSoC5/core_cm3.h **** 
1695:Generated_Source\PSoC5/core_cm3.h **** 
1696:Generated_Source\PSoC5/core_cm3.h **** /**
1697:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Interrupt Vector
1698:Generated_Source\PSoC5/core_cm3.h ****   \details Reads an interrupt vector from interrupt vector table.
1699:Generated_Source\PSoC5/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1700:Generated_Source\PSoC5/core_cm3.h ****            or negative to specify a processor exception.
1701:Generated_Source\PSoC5/core_cm3.h ****   \param [in]   IRQn      Interrupt number.
1702:Generated_Source\PSoC5/core_cm3.h ****   \return                 Address of interrupt handler function
1703:Generated_Source\PSoC5/core_cm3.h ****  */
1704:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetVector(IRQn_Type IRQn)
1705:Generated_Source\PSoC5/core_cm3.h **** {
1706:Generated_Source\PSoC5/core_cm3.h ****     uint32_t *vectors = (uint32_t *)SCB->VTOR;
1707:Generated_Source\PSoC5/core_cm3.h ****     return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1708:Generated_Source\PSoC5/core_cm3.h **** }
1709:Generated_Source\PSoC5/core_cm3.h **** 
1710:Generated_Source\PSoC5/core_cm3.h **** 
1711:Generated_Source\PSoC5/core_cm3.h **** /**
1712:Generated_Source\PSoC5/core_cm3.h ****   \brief   System Reset
1713:Generated_Source\PSoC5/core_cm3.h ****   \details Initiates a system reset request to reset the MCU.
1714:Generated_Source\PSoC5/core_cm3.h ****  */
1715:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SystemReset(void)
1716:Generated_Source\PSoC5/core_cm3.h **** {
1717:Generated_Source\PSoC5/core_cm3.h ****   __DSB();                                                          /* Ensure all outstanding memor
1718:Generated_Source\PSoC5/core_cm3.h ****                                                                        buffered write are completed
1719:Generated_Source\PSoC5/core_cm3.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1720:Generated_Source\PSoC5/core_cm3.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1721:Generated_Source\PSoC5/core_cm3.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1722:Generated_Source\PSoC5/core_cm3.h ****   __DSB();                                                          /* Ensure completion of memory 
1723:Generated_Source\PSoC5/core_cm3.h **** 
1724:Generated_Source\PSoC5/core_cm3.h ****   for(;;)                                                           /* wait until reset */
1725:Generated_Source\PSoC5/core_cm3.h ****   {
1726:Generated_Source\PSoC5/core_cm3.h ****     __NOP();
1727:Generated_Source\PSoC5/core_cm3.h ****   }
1728:Generated_Source\PSoC5/core_cm3.h **** }
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 33


1729:Generated_Source\PSoC5/core_cm3.h **** 
1730:Generated_Source\PSoC5/core_cm3.h **** /*@} end of CMSIS_Core_NVICFunctions */
1731:Generated_Source\PSoC5/core_cm3.h **** 
1732:Generated_Source\PSoC5/core_cm3.h **** 
1733:Generated_Source\PSoC5/core_cm3.h **** /* ##########################  FPU functions  #################################### */
1734:Generated_Source\PSoC5/core_cm3.h **** /**
1735:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1736:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1737:Generated_Source\PSoC5/core_cm3.h ****   \brief    Function that provides FPU type.
1738:Generated_Source\PSoC5/core_cm3.h ****   @{
1739:Generated_Source\PSoC5/core_cm3.h ****  */
1740:Generated_Source\PSoC5/core_cm3.h **** 
1741:Generated_Source\PSoC5/core_cm3.h **** /**
1742:Generated_Source\PSoC5/core_cm3.h ****   \brief   get FPU type
1743:Generated_Source\PSoC5/core_cm3.h ****   \details returns the FPU type
1744:Generated_Source\PSoC5/core_cm3.h ****   \returns
1745:Generated_Source\PSoC5/core_cm3.h ****    - \b  0: No FPU
1746:Generated_Source\PSoC5/core_cm3.h ****    - \b  1: Single precision FPU
1747:Generated_Source\PSoC5/core_cm3.h ****    - \b  2: Double + Single precision FPU
1748:Generated_Source\PSoC5/core_cm3.h ****  */
1749:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1750:Generated_Source\PSoC5/core_cm3.h **** {
1751:Generated_Source\PSoC5/core_cm3.h ****     return 0U;           /* No FPU */
1752:Generated_Source\PSoC5/core_cm3.h **** }
1753:Generated_Source\PSoC5/core_cm3.h **** 
1754:Generated_Source\PSoC5/core_cm3.h **** 
1755:Generated_Source\PSoC5/core_cm3.h **** /*@} end of CMSIS_Core_FpuFunctions */
1756:Generated_Source\PSoC5/core_cm3.h **** 
1757:Generated_Source\PSoC5/core_cm3.h **** 
1758:Generated_Source\PSoC5/core_cm3.h **** 
1759:Generated_Source\PSoC5/core_cm3.h **** /* ##################################    SysTick function  ########################################
1760:Generated_Source\PSoC5/core_cm3.h **** /**
1761:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1762:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1763:Generated_Source\PSoC5/core_cm3.h ****   \brief    Functions that configure the System.
1764:Generated_Source\PSoC5/core_cm3.h ****   @{
1765:Generated_Source\PSoC5/core_cm3.h ****  */
1766:Generated_Source\PSoC5/core_cm3.h **** 
1767:Generated_Source\PSoC5/core_cm3.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
1768:Generated_Source\PSoC5/core_cm3.h **** 
1769:Generated_Source\PSoC5/core_cm3.h **** /**
1770:Generated_Source\PSoC5/core_cm3.h ****   \brief   System Tick Configuration
1771:Generated_Source\PSoC5/core_cm3.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
1772:Generated_Source\PSoC5/core_cm3.h ****            Counter is in free running mode to generate periodic interrupts.
1773:Generated_Source\PSoC5/core_cm3.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1774:Generated_Source\PSoC5/core_cm3.h ****   \return          0  Function succeeded.
1775:Generated_Source\PSoC5/core_cm3.h ****   \return          1  Function failed.
1776:Generated_Source\PSoC5/core_cm3.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1777:Generated_Source\PSoC5/core_cm3.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1778:Generated_Source\PSoC5/core_cm3.h ****            must contain a vendor-specific implementation of this function.
1779:Generated_Source\PSoC5/core_cm3.h ****  */
1780:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1781:Generated_Source\PSoC5/core_cm3.h **** {
  96              		.loc 1 1781 0
  97              		.cfi_startproc
  98              		@ args = 0, pretend = 0, frame = 8
  99              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 34


 100 0000 80B5     		push	{r7, lr}
 101              		.cfi_def_cfa_offset 8
 102              		.cfi_offset 7, -8
 103              		.cfi_offset 14, -4
 104 0002 82B0     		sub	sp, sp, #8
 105              		.cfi_def_cfa_offset 16
 106 0004 00AF     		add	r7, sp, #0
 107              		.cfi_def_cfa_register 7
 108 0006 7860     		str	r0, [r7, #4]
1782:Generated_Source\PSoC5/core_cm3.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 109              		.loc 1 1782 0
 110 0008 7B68     		ldr	r3, [r7, #4]
 111 000a 013B     		subs	r3, r3, #1
 112 000c B3F1807F 		cmp	r3, #16777216
 113 0010 01D3     		bcc	.L8
1783:Generated_Source\PSoC5/core_cm3.h ****   {
1784:Generated_Source\PSoC5/core_cm3.h ****     return (1UL);                                                   /* Reload value impossible */
 114              		.loc 1 1784 0
 115 0012 0123     		movs	r3, #1
 116 0014 0FE0     		b	.L9
 117              	.L8:
1785:Generated_Source\PSoC5/core_cm3.h ****   }
1786:Generated_Source\PSoC5/core_cm3.h **** 
1787:Generated_Source\PSoC5/core_cm3.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 118              		.loc 1 1787 0
 119 0016 0A4A     		ldr	r2, .L10
 120 0018 7B68     		ldr	r3, [r7, #4]
 121 001a 013B     		subs	r3, r3, #1
 122 001c 5360     		str	r3, [r2, #4]
1788:Generated_Source\PSoC5/core_cm3.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
 123              		.loc 1 1788 0
 124 001e 0721     		movs	r1, #7
 125 0020 4FF0FF30 		mov	r0, #-1
 126 0024 FFF7FEFF 		bl	NVIC_SetPriority
1789:Generated_Source\PSoC5/core_cm3.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 127              		.loc 1 1789 0
 128 0028 054B     		ldr	r3, .L10
 129 002a 0022     		movs	r2, #0
 130 002c 9A60     		str	r2, [r3, #8]
1790:Generated_Source\PSoC5/core_cm3.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 131              		.loc 1 1790 0
 132 002e 044B     		ldr	r3, .L10
 133 0030 0722     		movs	r2, #7
 134 0032 1A60     		str	r2, [r3]
1791:Generated_Source\PSoC5/core_cm3.h ****                    SysTick_CTRL_TICKINT_Msk   |
1792:Generated_Source\PSoC5/core_cm3.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
1793:Generated_Source\PSoC5/core_cm3.h ****   return (0UL);                                                     /* Function successful */
 135              		.loc 1 1793 0
 136 0034 0023     		movs	r3, #0
 137              	.L9:
1794:Generated_Source\PSoC5/core_cm3.h **** }
 138              		.loc 1 1794 0
 139 0036 1846     		mov	r0, r3
 140 0038 0837     		adds	r7, r7, #8
 141              		.cfi_def_cfa_offset 8
 142 003a BD46     		mov	sp, r7
 143              		.cfi_def_cfa_register 13
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 35


 144              		@ sp needed
 145 003c 80BD     		pop	{r7, pc}
 146              	.L11:
 147 003e 00BF     		.align	2
 148              	.L10:
 149 0040 10E000E0 		.word	-536813552
 150              		.cfi_endproc
 151              	.LFE59:
 152              		.size	SysTick_Config, .-SysTick_Config
 153              		.bss
 154              		.align	2
 155              	counter:
 156 0000 00000000 		.space	4
 157              		.section	.text.TickISR,"ax",%progbits
 158              		.align	2
 159              		.global	TickISR
 160              		.thumb
 161              		.thumb_func
 162              		.type	TickISR, %function
 163              	TickISR:
 164              	.LFB63:
 165              		.file 2 "..\\..\\src\\time.c"
   1:..\..\src/time.c **** //	Copyright (C) 2014 Michael McMaster <michael@codesrc.com>
   2:..\..\src/time.c **** //
   3:..\..\src/time.c **** //	This file is part of SCSI2SD.
   4:..\..\src/time.c **** //
   5:..\..\src/time.c **** //	SCSI2SD is free software: you can redistribute it and/or modify
   6:..\..\src/time.c **** //	it under the terms of the GNU General Public License as published by
   7:..\..\src/time.c **** //	the Free Software Foundation, either version 3 of the License, or
   8:..\..\src/time.c **** //	(at your option) any later version.
   9:..\..\src/time.c **** //
  10:..\..\src/time.c **** //	SCSI2SD is distributed in the hope that it will be useful,
  11:..\..\src/time.c **** //	but WITHOUT ANY WARRANTY; without even the implied warranty of
  12:..\..\src/time.c **** //	MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  13:..\..\src/time.c **** //	GNU General Public License for more details.
  14:..\..\src/time.c **** //
  15:..\..\src/time.c **** //	You should have received a copy of the GNU General Public License
  16:..\..\src/time.c **** //	along with SCSI2SD.  If not, see <http://www.gnu.org/licenses/>.
  17:..\..\src/time.c **** 
  18:..\..\src/time.c **** #include "time.h"
  19:..\..\src/time.c **** #include "limits.h"
  20:..\..\src/time.c **** 
  21:..\..\src/time.c **** static volatile uint32_t counter = 0;
  22:..\..\src/time.c **** 
  23:..\..\src/time.c **** CY_ISR_PROTO(TickISR);
  24:..\..\src/time.c **** CY_ISR(TickISR)
  25:..\..\src/time.c **** {
 166              		.loc 2 25 0
 167              		.cfi_startproc
 168              		@ args = 0, pretend = 0, frame = 0
 169              		@ frame_needed = 1, uses_anonymous_args = 0
 170              		@ link register save eliminated.
 171 0000 80B4     		push	{r7}
 172              		.cfi_def_cfa_offset 4
 173              		.cfi_offset 7, -4
 174 0002 00AF     		add	r7, sp, #0
 175              		.cfi_def_cfa_register 7
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 36


  26:..\..\src/time.c **** 	// Should be atomic at 32bit word size. Limits runtime to 49 days.
  27:..\..\src/time.c **** 	++counter;
 176              		.loc 2 27 0
 177 0004 044B     		ldr	r3, .L13
 178 0006 1B68     		ldr	r3, [r3]
 179 0008 0133     		adds	r3, r3, #1
 180 000a 034A     		ldr	r2, .L13
 181 000c 1360     		str	r3, [r2]
  28:..\..\src/time.c **** }
 182              		.loc 2 28 0
 183 000e 00BF     		nop
 184 0010 BD46     		mov	sp, r7
 185              		.cfi_def_cfa_register 13
 186              		@ sp needed
 187 0012 80BC     		pop	{r7}
 188              		.cfi_restore 7
 189              		.cfi_def_cfa_offset 0
 190 0014 7047     		bx	lr
 191              	.L14:
 192 0016 00BF     		.align	2
 193              	.L13:
 194 0018 00000000 		.word	counter
 195              		.cfi_endproc
 196              	.LFE63:
 197              		.size	TickISR, .-TickISR
 198              		.section	.text.timeInit,"ax",%progbits
 199              		.align	2
 200              		.global	timeInit
 201              		.thumb
 202              		.thumb_func
 203              		.type	timeInit, %function
 204              	timeInit:
 205              	.LFB64:
  29:..\..\src/time.c **** 
  30:..\..\src/time.c **** void timeInit()
  31:..\..\src/time.c **** {
 206              		.loc 2 31 0
 207              		.cfi_startproc
 208              		@ args = 0, pretend = 0, frame = 0
 209              		@ frame_needed = 1, uses_anonymous_args = 0
 210 0000 80B5     		push	{r7, lr}
 211              		.cfi_def_cfa_offset 8
 212              		.cfi_offset 7, -8
 213              		.cfi_offset 14, -4
 214 0002 00AF     		add	r7, sp, #0
 215              		.cfi_def_cfa_register 7
  32:..\..\src/time.c **** 	// Interrupt 15. SysTick_IRQn is -1.
  33:..\..\src/time.c **** 	// The SysTick timer is integrated into the Arm Cortex M3
  34:..\..\src/time.c **** 	CyIntSetSysVector((SysTick_IRQn + 16), TickISR);
 216              		.loc 2 34 0
 217 0004 0449     		ldr	r1, .L16
 218 0006 0F20     		movs	r0, #15
 219 0008 FFF7FEFF 		bl	CyIntSetSysVector
  35:..\..\src/time.c **** 
  36:..\..\src/time.c **** 	// Ensure the cycle count is < 24bit.
  37:..\..\src/time.c **** 	// At 50MHz bus clock, counter is 50000.
  38:..\..\src/time.c **** 	SysTick_Config((BCLK__BUS_CLK__HZ + 999u) / 1000u);
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 37


 220              		.loc 2 38 0
 221 000c 4CF25030 		movw	r0, #50000
 222 0010 FFF7FEFF 		bl	SysTick_Config
  39:..\..\src/time.c **** }
 223              		.loc 2 39 0
 224 0014 00BF     		nop
 225 0016 80BD     		pop	{r7, pc}
 226              	.L17:
 227              		.align	2
 228              	.L16:
 229 0018 00000000 		.word	TickISR
 230              		.cfi_endproc
 231              	.LFE64:
 232              		.size	timeInit, .-timeInit
 233              		.section	.text.getTime_ms,"ax",%progbits
 234              		.align	2
 235              		.global	getTime_ms
 236              		.thumb
 237              		.thumb_func
 238              		.type	getTime_ms, %function
 239              	getTime_ms:
 240              	.LFB65:
  40:..\..\src/time.c **** 
  41:..\..\src/time.c **** uint32_t getTime_ms()
  42:..\..\src/time.c **** {
 241              		.loc 2 42 0
 242              		.cfi_startproc
 243              		@ args = 0, pretend = 0, frame = 0
 244              		@ frame_needed = 1, uses_anonymous_args = 0
 245              		@ link register save eliminated.
 246 0000 80B4     		push	{r7}
 247              		.cfi_def_cfa_offset 4
 248              		.cfi_offset 7, -4
 249 0002 00AF     		add	r7, sp, #0
 250              		.cfi_def_cfa_register 7
  43:..\..\src/time.c **** 	return counter;
 251              		.loc 2 43 0
 252 0004 024B     		ldr	r3, .L20
 253 0006 1B68     		ldr	r3, [r3]
  44:..\..\src/time.c **** }
 254              		.loc 2 44 0
 255 0008 1846     		mov	r0, r3
 256 000a BD46     		mov	sp, r7
 257              		.cfi_def_cfa_register 13
 258              		@ sp needed
 259 000c 80BC     		pop	{r7}
 260              		.cfi_restore 7
 261              		.cfi_def_cfa_offset 0
 262 000e 7047     		bx	lr
 263              	.L21:
 264              		.align	2
 265              	.L20:
 266 0010 00000000 		.word	counter
 267              		.cfi_endproc
 268              	.LFE65:
 269              		.size	getTime_ms, .-getTime_ms
 270              		.section	.text.diffTime_ms,"ax",%progbits
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 38


 271              		.align	2
 272              		.global	diffTime_ms
 273              		.thumb
 274              		.thumb_func
 275              		.type	diffTime_ms, %function
 276              	diffTime_ms:
 277              	.LFB66:
  45:..\..\src/time.c **** 
  46:..\..\src/time.c **** uint32_t diffTime_ms(uint32_t start, uint32_t end)
  47:..\..\src/time.c **** {
 278              		.loc 2 47 0
 279              		.cfi_startproc
 280              		@ args = 0, pretend = 0, frame = 8
 281              		@ frame_needed = 1, uses_anonymous_args = 0
 282              		@ link register save eliminated.
 283 0000 80B4     		push	{r7}
 284              		.cfi_def_cfa_offset 4
 285              		.cfi_offset 7, -4
 286 0002 83B0     		sub	sp, sp, #12
 287              		.cfi_def_cfa_offset 16
 288 0004 00AF     		add	r7, sp, #0
 289              		.cfi_def_cfa_register 7
 290 0006 7860     		str	r0, [r7, #4]
 291 0008 3960     		str	r1, [r7]
  48:..\..\src/time.c **** 	if (end >= start)
 292              		.loc 2 48 0
 293 000a 3A68     		ldr	r2, [r7]
 294 000c 7B68     		ldr	r3, [r7, #4]
 295 000e 9A42     		cmp	r2, r3
 296 0010 03D3     		bcc	.L23
  49:..\..\src/time.c **** 	{
  50:..\..\src/time.c **** 		return 	end - start;
 297              		.loc 2 50 0
 298 0012 3A68     		ldr	r2, [r7]
 299 0014 7B68     		ldr	r3, [r7, #4]
 300 0016 D31A     		subs	r3, r2, r3
 301 0018 03E0     		b	.L24
 302              	.L23:
  51:..\..\src/time.c **** 	}
  52:..\..\src/time.c **** 	else
  53:..\..\src/time.c **** 	{
  54:..\..\src/time.c **** 		return (UINT_MAX - start) + end;
 303              		.loc 2 54 0
 304 001a 3A68     		ldr	r2, [r7]
 305 001c 7B68     		ldr	r3, [r7, #4]
 306 001e D31A     		subs	r3, r2, r3
 307 0020 013B     		subs	r3, r3, #1
 308              	.L24:
  55:..\..\src/time.c **** 	}
  56:..\..\src/time.c **** }
 309              		.loc 2 56 0
 310 0022 1846     		mov	r0, r3
 311 0024 0C37     		adds	r7, r7, #12
 312              		.cfi_def_cfa_offset 4
 313 0026 BD46     		mov	sp, r7
 314              		.cfi_def_cfa_register 13
 315              		@ sp needed
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 39


 316 0028 80BC     		pop	{r7}
 317              		.cfi_restore 7
 318              		.cfi_def_cfa_offset 0
 319 002a 7047     		bx	lr
 320              		.cfi_endproc
 321              	.LFE66:
 322              		.size	diffTime_ms, .-diffTime_ms
 323              		.section	.text.elapsedTime_ms,"ax",%progbits
 324              		.align	2
 325              		.global	elapsedTime_ms
 326              		.thumb
 327              		.thumb_func
 328              		.type	elapsedTime_ms, %function
 329              	elapsedTime_ms:
 330              	.LFB67:
  57:..\..\src/time.c **** 
  58:..\..\src/time.c **** uint32_t elapsedTime_ms(uint32_t since)
  59:..\..\src/time.c **** {
 331              		.loc 2 59 0
 332              		.cfi_startproc
 333              		@ args = 0, pretend = 0, frame = 16
 334              		@ frame_needed = 1, uses_anonymous_args = 0
 335              		@ link register save eliminated.
 336 0000 80B4     		push	{r7}
 337              		.cfi_def_cfa_offset 4
 338              		.cfi_offset 7, -4
 339 0002 85B0     		sub	sp, sp, #20
 340              		.cfi_def_cfa_offset 24
 341 0004 00AF     		add	r7, sp, #0
 342              		.cfi_def_cfa_register 7
 343 0006 7860     		str	r0, [r7, #4]
  60:..\..\src/time.c **** 	uint32_t now = counter;
 344              		.loc 2 60 0
 345 0008 094B     		ldr	r3, .L28
 346 000a 1B68     		ldr	r3, [r3]
 347 000c FB60     		str	r3, [r7, #12]
  61:..\..\src/time.c **** 	if (now >= since)
 348              		.loc 2 61 0
 349 000e FA68     		ldr	r2, [r7, #12]
 350 0010 7B68     		ldr	r3, [r7, #4]
 351 0012 9A42     		cmp	r2, r3
 352 0014 03D3     		bcc	.L26
  62:..\..\src/time.c **** 	{
  63:..\..\src/time.c **** 		return now - since;
 353              		.loc 2 63 0
 354 0016 FA68     		ldr	r2, [r7, #12]
 355 0018 7B68     		ldr	r3, [r7, #4]
 356 001a D31A     		subs	r3, r2, r3
 357 001c 03E0     		b	.L27
 358              	.L26:
  64:..\..\src/time.c **** 	}
  65:..\..\src/time.c **** 	else
  66:..\..\src/time.c **** 	{
  67:..\..\src/time.c **** 		return (UINT_MAX - since) + now;
 359              		.loc 2 67 0
 360 001e FA68     		ldr	r2, [r7, #12]
 361 0020 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 40


 362 0022 D31A     		subs	r3, r2, r3
 363 0024 013B     		subs	r3, r3, #1
 364              	.L27:
  68:..\..\src/time.c **** 	}
  69:..\..\src/time.c **** }...
 365              		.loc 2 69 0
 366 0026 1846     		mov	r0, r3
 367 0028 1437     		adds	r7, r7, #20
 368              		.cfi_def_cfa_offset 4
 369 002a BD46     		mov	sp, r7
 370              		.cfi_def_cfa_register 13
 371              		@ sp needed
 372 002c 80BC     		pop	{r7}
 373              		.cfi_restore 7
 374              		.cfi_def_cfa_offset 0
 375 002e 7047     		bx	lr
 376              	.L29:
 377              		.align	2
 378              	.L28:
 379 0030 00000000 		.word	counter
 380              		.cfi_endproc
 381              	.LFE67:
 382              		.size	elapsedTime_ms, .-elapsedTime_ms
 383              		.text
 384              	.Letext0:
 385              		.file 3 "c:\\program files (x86)\\cypress\\psoc creator\\4.2\\psoc creator\\import\\gnu\\arm\\5.4.
 386              		.file 4 "c:\\program files (x86)\\cypress\\psoc creator\\4.2\\psoc creator\\import\\gnu\\arm\\5.4.
 387              		.file 5 "Generated_Source\\PSoC5/core_cm3_psoc5.h"
 388              		.section	.debug_info,"",%progbits
 389              	.Ldebug_info0:
 390 0000 6D050000 		.4byte	0x56d
 391 0004 0400     		.2byte	0x4
 392 0006 00000000 		.4byte	.Ldebug_abbrev0
 393 000a 04       		.byte	0x4
 394 000b 01       		.uleb128 0x1
 395 000c 4C000000 		.4byte	.LASF72
 396 0010 0C       		.byte	0xc
 397 0011 6C020000 		.4byte	.LASF73
 398 0015 BD010000 		.4byte	.LASF74
 399 0019 00000000 		.4byte	.Ldebug_ranges0+0
 400 001d 00000000 		.4byte	0
 401 0021 00000000 		.4byte	.Ldebug_line0
 402 0025 02       		.uleb128 0x2
 403 0026 01       		.byte	0x1
 404 0027 06       		.byte	0x6
 405 0028 40020000 		.4byte	.LASF0
 406 002c 03       		.uleb128 0x3
 407 002d 98010000 		.4byte	.LASF4
 408 0031 03       		.byte	0x3
 409 0032 1D       		.byte	0x1d
 410 0033 37000000 		.4byte	0x37
 411 0037 02       		.uleb128 0x2
 412 0038 01       		.byte	0x1
 413 0039 08       		.byte	0x8
 414 003a 02020000 		.4byte	.LASF1
 415 003e 02       		.uleb128 0x2
 416 003f 02       		.byte	0x2
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 41


 417 0040 05       		.byte	0x5
 418 0041 27000000 		.4byte	.LASF2
 419 0045 02       		.uleb128 0x2
 420 0046 02       		.byte	0x2
 421 0047 07       		.byte	0x7
 422 0048 C7020000 		.4byte	.LASF3
 423 004c 03       		.uleb128 0x3
 424 004d 8C030000 		.4byte	.LASF5
 425 0051 03       		.byte	0x3
 426 0052 3F       		.byte	0x3f
 427 0053 57000000 		.4byte	0x57
 428 0057 02       		.uleb128 0x2
 429 0058 04       		.byte	0x4
 430 0059 05       		.byte	0x5
 431 005a 86010000 		.4byte	.LASF6
 432 005e 03       		.uleb128 0x3
 433 005f B2010000 		.4byte	.LASF7
 434 0063 03       		.byte	0x3
 435 0064 41       		.byte	0x41
 436 0065 69000000 		.4byte	0x69
 437 0069 02       		.uleb128 0x2
 438 006a 04       		.byte	0x4
 439 006b 07       		.byte	0x7
 440 006c 43030000 		.4byte	.LASF8
 441 0070 02       		.uleb128 0x2
 442 0071 08       		.byte	0x8
 443 0072 05       		.byte	0x5
 444 0073 5C010000 		.4byte	.LASF9
 445 0077 02       		.uleb128 0x2
 446 0078 08       		.byte	0x8
 447 0079 07       		.byte	0x7
 448 007a 4C020000 		.4byte	.LASF10
 449 007e 04       		.uleb128 0x4
 450 007f 04       		.byte	0x4
 451 0080 05       		.byte	0x5
 452 0081 696E7400 		.ascii	"int\000"
 453 0085 02       		.uleb128 0x2
 454 0086 04       		.byte	0x4
 455 0087 07       		.byte	0x7
 456 0088 7D020000 		.4byte	.LASF11
 457 008c 03       		.uleb128 0x3
 458 008d 1C010000 		.4byte	.LASF12
 459 0091 04       		.byte	0x4
 460 0092 18       		.byte	0x18
 461 0093 2C000000 		.4byte	0x2c
 462 0097 03       		.uleb128 0x3
 463 0098 F0020000 		.4byte	.LASF13
 464 009c 04       		.byte	0x4
 465 009d 2C       		.byte	0x2c
 466 009e 4C000000 		.4byte	0x4c
 467 00a2 03       		.uleb128 0x3
 468 00a3 63020000 		.4byte	.LASF14
 469 00a7 04       		.byte	0x4
 470 00a8 30       		.byte	0x30
 471 00a9 5E000000 		.4byte	0x5e
 472 00ad 02       		.uleb128 0x2
 473 00ae 04       		.byte	0x4
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 42


 474 00af 04       		.byte	0x4
 475 00b0 48010000 		.4byte	.LASF15
 476 00b4 02       		.uleb128 0x2
 477 00b5 08       		.byte	0x8
 478 00b6 04       		.byte	0x4
 479 00b7 A5030000 		.4byte	.LASF16
 480 00bb 02       		.uleb128 0x2
 481 00bc 01       		.byte	0x1
 482 00bd 08       		.byte	0x8
 483 00be DA020000 		.4byte	.LASF17
 484 00c2 02       		.uleb128 0x2
 485 00c3 08       		.byte	0x8
 486 00c4 04       		.byte	0x4
 487 00c5 E9000000 		.4byte	.LASF18
 488 00c9 02       		.uleb128 0x2
 489 00ca 04       		.byte	0x4
 490 00cb 07       		.byte	0x7
 491 00cc 31000000 		.4byte	.LASF19
 492 00d0 05       		.uleb128 0x5
 493 00d1 F5000000 		.4byte	.LASF62
 494 00d5 01       		.byte	0x1
 495 00d6 25000000 		.4byte	0x25
 496 00da 05       		.byte	0x5
 497 00db 17       		.byte	0x17
 498 00dc 17010000 		.4byte	0x117
 499 00e0 06       		.uleb128 0x6
 500 00e1 78030000 		.4byte	.LASF20
 501 00e5 72       		.sleb128 -14
 502 00e6 06       		.uleb128 0x6
 503 00e7 DA000000 		.4byte	.LASF21
 504 00eb 73       		.sleb128 -13
 505 00ec 06       		.uleb128 0x6
 506 00ed 55030000 		.4byte	.LASF22
 507 00f1 74       		.sleb128 -12
 508 00f2 06       		.uleb128 0x6
 509 00f3 9F020000 		.4byte	.LASF23
 510 00f7 75       		.sleb128 -11
 511 00f8 06       		.uleb128 0x6
 512 00f9 38010000 		.4byte	.LASF24
 513 00fd 76       		.sleb128 -10
 514 00fe 06       		.uleb128 0x6
 515 00ff B5020000 		.4byte	.LASF25
 516 0103 7B       		.sleb128 -5
 517 0104 06       		.uleb128 0x6
 518 0105 3A000000 		.4byte	.LASF26
 519 0109 7C       		.sleb128 -4
 520 010a 06       		.uleb128 0x6
 521 010b 7A010000 		.4byte	.LASF27
 522 010f 7E       		.sleb128 -2
 523 0110 06       		.uleb128 0x6
 524 0111 1A000000 		.4byte	.LASF28
 525 0115 7F       		.sleb128 -1
 526 0116 00       		.byte	0
 527 0117 03       		.uleb128 0x3
 528 0118 27020000 		.4byte	.LASF29
 529 011c 05       		.byte	0x5
 530 011d 25       		.byte	0x25
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 43


 531 011e D0000000 		.4byte	0xd0
 532 0122 07       		.uleb128 0x7
 533 0123 040E     		.2byte	0xe04
 534 0125 01       		.byte	0x1
 535 0126 5201     		.2byte	0x152
 536 0128 DE010000 		.4byte	0x1de
 537 012c 08       		.uleb128 0x8
 538 012d 16030000 		.4byte	.LASF30
 539 0131 01       		.byte	0x1
 540 0132 5401     		.2byte	0x154
 541 0134 F3010000 		.4byte	0x1f3
 542 0138 00       		.byte	0
 543 0139 08       		.uleb128 0x8
 544 013a 12010000 		.4byte	.LASF31
 545 013e 01       		.byte	0x1
 546 013f 5501     		.2byte	0x155
 547 0141 F8010000 		.4byte	0x1f8
 548 0145 20       		.byte	0x20
 549 0146 08       		.uleb128 0x8
 550 0147 0C030000 		.4byte	.LASF32
 551 014b 01       		.byte	0x1
 552 014c 5601     		.2byte	0x156
 553 014e 08020000 		.4byte	0x208
 554 0152 80       		.byte	0x80
 555 0153 08       		.uleb128 0x8
 556 0154 53010000 		.4byte	.LASF33
 557 0158 01       		.byte	0x1
 558 0159 5701     		.2byte	0x157
 559 015b F8010000 		.4byte	0x1f8
 560 015f A0       		.byte	0xa0
 561 0160 09       		.uleb128 0x9
 562 0161 FD020000 		.4byte	.LASF34
 563 0165 01       		.byte	0x1
 564 0166 5801     		.2byte	0x158
 565 0168 0D020000 		.4byte	0x20d
 566 016c 0001     		.2byte	0x100
 567 016e 09       		.uleb128 0x9
 568 016f 1B030000 		.4byte	.LASF35
 569 0173 01       		.byte	0x1
 570 0174 5901     		.2byte	0x159
 571 0176 F8010000 		.4byte	0x1f8
 572 017a 2001     		.2byte	0x120
 573 017c 09       		.uleb128 0x9
 574 017d 3B020000 		.4byte	.LASF36
 575 0181 01       		.byte	0x1
 576 0182 5A01     		.2byte	0x15a
 577 0184 12020000 		.4byte	0x212
 578 0188 8001     		.2byte	0x180
 579 018a 09       		.uleb128 0x9
 580 018b 25030000 		.4byte	.LASF37
 581 018f 01       		.byte	0x1
 582 0190 5B01     		.2byte	0x15b
 583 0192 F8010000 		.4byte	0x1f8
 584 0196 A001     		.2byte	0x1a0
 585 0198 09       		.uleb128 0x9
 586 0199 06000000 		.4byte	.LASF38
 587 019d 01       		.byte	0x1
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 44


 588 019e 5C01     		.2byte	0x15c
 589 01a0 17020000 		.4byte	0x217
 590 01a4 0002     		.2byte	0x200
 591 01a6 09       		.uleb128 0x9
 592 01a7 2F030000 		.4byte	.LASF39
 593 01ab 01       		.byte	0x1
 594 01ac 5D01     		.2byte	0x15d
 595 01ae 1C020000 		.4byte	0x21c
 596 01b2 2002     		.2byte	0x220
 597 01b4 0A       		.uleb128 0xa
 598 01b5 495000   		.ascii	"IP\000"
 599 01b8 01       		.byte	0x1
 600 01b9 5E01     		.2byte	0x15e
 601 01bb 41020000 		.4byte	0x241
 602 01bf 0003     		.2byte	0x300
 603 01c1 09       		.uleb128 0x9
 604 01c2 39030000 		.4byte	.LASF40
 605 01c6 01       		.byte	0x1
 606 01c7 5F01     		.2byte	0x15f
 607 01c9 46020000 		.4byte	0x246
 608 01cd F003     		.2byte	0x3f0
 609 01cf 09       		.uleb128 0x9
 610 01d0 33010000 		.4byte	.LASF41
 611 01d4 01       		.byte	0x1
 612 01d5 6001     		.2byte	0x160
 613 01d7 EE010000 		.4byte	0x1ee
 614 01db 000E     		.2byte	0xe00
 615 01dd 00       		.byte	0
 616 01de 0B       		.uleb128 0xb
 617 01df EE010000 		.4byte	0x1ee
 618 01e3 EE010000 		.4byte	0x1ee
 619 01e7 0C       		.uleb128 0xc
 620 01e8 C9000000 		.4byte	0xc9
 621 01ec 07       		.byte	0x7
 622 01ed 00       		.byte	0
 623 01ee 0D       		.uleb128 0xd
 624 01ef A2000000 		.4byte	0xa2
 625 01f3 0D       		.uleb128 0xd
 626 01f4 DE010000 		.4byte	0x1de
 627 01f8 0B       		.uleb128 0xb
 628 01f9 A2000000 		.4byte	0xa2
 629 01fd 08020000 		.4byte	0x208
 630 0201 0C       		.uleb128 0xc
 631 0202 C9000000 		.4byte	0xc9
 632 0206 17       		.byte	0x17
 633 0207 00       		.byte	0
 634 0208 0D       		.uleb128 0xd
 635 0209 DE010000 		.4byte	0x1de
 636 020d 0D       		.uleb128 0xd
 637 020e DE010000 		.4byte	0x1de
 638 0212 0D       		.uleb128 0xd
 639 0213 DE010000 		.4byte	0x1de
 640 0217 0D       		.uleb128 0xd
 641 0218 DE010000 		.4byte	0x1de
 642 021c 0B       		.uleb128 0xb
 643 021d A2000000 		.4byte	0xa2
 644 0221 2C020000 		.4byte	0x22c
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 45


 645 0225 0C       		.uleb128 0xc
 646 0226 C9000000 		.4byte	0xc9
 647 022a 37       		.byte	0x37
 648 022b 00       		.byte	0
 649 022c 0B       		.uleb128 0xb
 650 022d 3C020000 		.4byte	0x23c
 651 0231 3C020000 		.4byte	0x23c
 652 0235 0C       		.uleb128 0xc
 653 0236 C9000000 		.4byte	0xc9
 654 023a EF       		.byte	0xef
 655 023b 00       		.byte	0
 656 023c 0D       		.uleb128 0xd
 657 023d 8C000000 		.4byte	0x8c
 658 0241 0D       		.uleb128 0xd
 659 0242 2C020000 		.4byte	0x22c
 660 0246 0B       		.uleb128 0xb
 661 0247 A2000000 		.4byte	0xa2
 662 024b 57020000 		.4byte	0x257
 663 024f 0E       		.uleb128 0xe
 664 0250 C9000000 		.4byte	0xc9
 665 0254 8302     		.2byte	0x283
 666 0256 00       		.byte	0
 667 0257 0F       		.uleb128 0xf
 668 0258 31020000 		.4byte	.LASF42
 669 025c 01       		.byte	0x1
 670 025d 6101     		.2byte	0x161
 671 025f 22010000 		.4byte	0x122
 672 0263 10       		.uleb128 0x10
 673 0264 8C       		.byte	0x8c
 674 0265 01       		.byte	0x1
 675 0266 7401     		.2byte	0x174
 676 0268 7E030000 		.4byte	0x37e
 677 026c 08       		.uleb128 0x8
 678 026d 00010000 		.4byte	.LASF43
 679 0271 01       		.byte	0x1
 680 0272 7601     		.2byte	0x176
 681 0274 7E030000 		.4byte	0x37e
 682 0278 00       		.byte	0
 683 0279 08       		.uleb128 0x8
 684 027a 4E010000 		.4byte	.LASF44
 685 027e 01       		.byte	0x1
 686 027f 7701     		.2byte	0x177
 687 0281 EE010000 		.4byte	0x1ee
 688 0285 04       		.byte	0x4
 689 0286 08       		.uleb128 0x8
 690 0287 70010000 		.4byte	.LASF45
 691 028b 01       		.byte	0x1
 692 028c 7801     		.2byte	0x178
 693 028e EE010000 		.4byte	0x1ee
 694 0292 08       		.byte	0x8
 695 0293 08       		.uleb128 0x8
 696 0294 10020000 		.4byte	.LASF46
 697 0298 01       		.byte	0x1
 698 0299 7901     		.2byte	0x179
 699 029b EE010000 		.4byte	0x1ee
 700 029f 0C       		.byte	0xc
 701 02a0 11       		.uleb128 0x11
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 46


 702 02a1 53435200 		.ascii	"SCR\000"
 703 02a5 01       		.byte	0x1
 704 02a6 7A01     		.2byte	0x17a
 705 02a8 EE010000 		.4byte	0x1ee
 706 02ac 10       		.byte	0x10
 707 02ad 11       		.uleb128 0x11
 708 02ae 43435200 		.ascii	"CCR\000"
 709 02b2 01       		.byte	0x1
 710 02b3 7B01     		.2byte	0x17b
 711 02b5 EE010000 		.4byte	0x1ee
 712 02b9 14       		.byte	0x14
 713 02ba 11       		.uleb128 0x11
 714 02bb 53485000 		.ascii	"SHP\000"
 715 02bf 01       		.byte	0x1
 716 02c0 7C01     		.2byte	0x17c
 717 02c2 93030000 		.4byte	0x393
 718 02c6 18       		.byte	0x18
 719 02c7 08       		.uleb128 0x8
 720 02c8 99020000 		.4byte	.LASF47
 721 02cc 01       		.byte	0x1
 722 02cd 7D01     		.2byte	0x17d
 723 02cf EE010000 		.4byte	0x1ee
 724 02d3 24       		.byte	0x24
 725 02d4 08       		.uleb128 0x8
 726 02d5 AD010000 		.4byte	.LASF48
 727 02d9 01       		.byte	0x1
 728 02da 7E01     		.2byte	0x17e
 729 02dc EE010000 		.4byte	0x1ee
 730 02e0 28       		.byte	0x28
 731 02e1 08       		.uleb128 0x8
 732 02e2 07030000 		.4byte	.LASF49
 733 02e6 01       		.byte	0x1
 734 02e7 7F01     		.2byte	0x17f
 735 02e9 EE010000 		.4byte	0x1ee
 736 02ed 2C       		.byte	0x2c
 737 02ee 08       		.uleb128 0x8
 738 02ef 02030000 		.4byte	.LASF50
 739 02f3 01       		.byte	0x1
 740 02f4 8001     		.2byte	0x180
 741 02f6 EE010000 		.4byte	0x1ee
 742 02fa 30       		.byte	0x30
 743 02fb 08       		.uleb128 0x8
 744 02fc 14000000 		.4byte	.LASF51
 745 0300 01       		.byte	0x1
 746 0301 8101     		.2byte	0x181
 747 0303 EE010000 		.4byte	0x1ee
 748 0307 34       		.byte	0x34
 749 0308 08       		.uleb128 0x8
 750 0309 75010000 		.4byte	.LASF52
 751 030d 01       		.byte	0x1
 752 030e 8201     		.2byte	0x182
 753 0310 EE010000 		.4byte	0x1ee
 754 0314 38       		.byte	0x38
 755 0315 08       		.uleb128 0x8
 756 0316 A0030000 		.4byte	.LASF53
 757 031a 01       		.byte	0x1
 758 031b 8301     		.2byte	0x183
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 47


 759 031d EE010000 		.4byte	0x1ee
 760 0321 3C       		.byte	0x3c
 761 0322 11       		.uleb128 0x11
 762 0323 50465200 		.ascii	"PFR\000"
 763 0327 01       		.byte	0x1
 764 0328 8401     		.2byte	0x184
 765 032a AD030000 		.4byte	0x3ad
 766 032e 40       		.byte	0x40
 767 032f 11       		.uleb128 0x11
 768 0330 44465200 		.ascii	"DFR\000"
 769 0334 01       		.byte	0x1
 770 0335 8501     		.2byte	0x185
 771 0337 7E030000 		.4byte	0x37e
 772 033b 48       		.byte	0x48
 773 033c 11       		.uleb128 0x11
 774 033d 41445200 		.ascii	"ADR\000"
 775 0341 01       		.byte	0x1
 776 0342 8601     		.2byte	0x186
 777 0344 7E030000 		.4byte	0x37e
 778 0348 4C       		.byte	0x4c
 779 0349 08       		.uleb128 0x8
 780 034a 11030000 		.4byte	.LASF54
 781 034e 01       		.byte	0x1
 782 034f 8701     		.2byte	0x187
 783 0351 C7030000 		.4byte	0x3c7
 784 0355 50       		.byte	0x50
 785 0356 08       		.uleb128 0x8
 786 0357 F8020000 		.4byte	.LASF55
 787 035b 01       		.byte	0x1
 788 035c 8801     		.2byte	0x188
 789 035e E1030000 		.4byte	0x3e1
 790 0362 60       		.byte	0x60
 791 0363 08       		.uleb128 0x8
 792 0364 12010000 		.4byte	.LASF31
 793 0368 01       		.byte	0x1
 794 0369 8901     		.2byte	0x189
 795 036b E6030000 		.4byte	0x3e6
 796 036f 74       		.byte	0x74
 797 0370 08       		.uleb128 0x8
 798 0371 B9030000 		.4byte	.LASF56
 799 0375 01       		.byte	0x1
 800 0376 8A01     		.2byte	0x18a
 801 0378 EE010000 		.4byte	0x1ee
 802 037c 88       		.byte	0x88
 803 037d 00       		.byte	0
 804 037e 12       		.uleb128 0x12
 805 037f EE010000 		.4byte	0x1ee
 806 0383 0B       		.uleb128 0xb
 807 0384 3C020000 		.4byte	0x23c
 808 0388 93030000 		.4byte	0x393
 809 038c 0C       		.uleb128 0xc
 810 038d C9000000 		.4byte	0xc9
 811 0391 0B       		.byte	0xb
 812 0392 00       		.byte	0
 813 0393 0D       		.uleb128 0xd
 814 0394 83030000 		.4byte	0x383
 815 0398 0B       		.uleb128 0xb
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 48


 816 0399 7E030000 		.4byte	0x37e
 817 039d A8030000 		.4byte	0x3a8
 818 03a1 0C       		.uleb128 0xc
 819 03a2 C9000000 		.4byte	0xc9
 820 03a6 01       		.byte	0x1
 821 03a7 00       		.byte	0
 822 03a8 0D       		.uleb128 0xd
 823 03a9 98030000 		.4byte	0x398
 824 03ad 12       		.uleb128 0x12
 825 03ae A8030000 		.4byte	0x3a8
 826 03b2 0B       		.uleb128 0xb
 827 03b3 7E030000 		.4byte	0x37e
 828 03b7 C2030000 		.4byte	0x3c2
 829 03bb 0C       		.uleb128 0xc
 830 03bc C9000000 		.4byte	0xc9
 831 03c0 03       		.byte	0x3
 832 03c1 00       		.byte	0
 833 03c2 0D       		.uleb128 0xd
 834 03c3 B2030000 		.4byte	0x3b2
 835 03c7 12       		.uleb128 0x12
 836 03c8 C2030000 		.4byte	0x3c2
 837 03cc 0B       		.uleb128 0xb
 838 03cd 7E030000 		.4byte	0x37e
 839 03d1 DC030000 		.4byte	0x3dc
 840 03d5 0C       		.uleb128 0xc
 841 03d6 C9000000 		.4byte	0xc9
 842 03da 04       		.byte	0x4
 843 03db 00       		.byte	0
 844 03dc 0D       		.uleb128 0xd
 845 03dd CC030000 		.4byte	0x3cc
 846 03e1 12       		.uleb128 0x12
 847 03e2 DC030000 		.4byte	0x3dc
 848 03e6 0B       		.uleb128 0xb
 849 03e7 A2000000 		.4byte	0xa2
 850 03eb F6030000 		.4byte	0x3f6
 851 03ef 0C       		.uleb128 0xc
 852 03f0 C9000000 		.4byte	0xc9
 853 03f4 04       		.byte	0x4
 854 03f5 00       		.byte	0
 855 03f6 0F       		.uleb128 0xf
 856 03f7 16020000 		.4byte	.LASF57
 857 03fb 01       		.byte	0x1
 858 03fc 8B01     		.2byte	0x18b
 859 03fe 63020000 		.4byte	0x263
 860 0402 10       		.uleb128 0x10
 861 0403 10       		.byte	0x10
 862 0404 01       		.byte	0x1
 863 0405 B402     		.2byte	0x2b4
 864 0407 40040000 		.4byte	0x440
 865 040b 08       		.uleb128 0x8
 866 040c 9B030000 		.4byte	.LASF58
 867 0410 01       		.byte	0x1
 868 0411 B602     		.2byte	0x2b6
 869 0413 EE010000 		.4byte	0x1ee
 870 0417 00       		.byte	0
 871 0418 08       		.uleb128 0x8
 872 0419 96030000 		.4byte	.LASF59
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 49


 873 041d 01       		.byte	0x1
 874 041e B702     		.2byte	0x2b7
 875 0420 EE010000 		.4byte	0x1ee
 876 0424 04       		.byte	0x4
 877 0425 11       		.uleb128 0x11
 878 0426 56414C00 		.ascii	"VAL\000"
 879 042a 01       		.byte	0x1
 880 042b B802     		.2byte	0x2b8
 881 042d EE010000 		.4byte	0x1ee
 882 0431 08       		.byte	0x8
 883 0432 08       		.uleb128 0x8
 884 0433 6A010000 		.4byte	.LASF60
 885 0437 01       		.byte	0x1
 886 0438 B902     		.2byte	0x2b9
 887 043a 7E030000 		.4byte	0x37e
 888 043e 0C       		.byte	0xc
 889 043f 00       		.byte	0
 890 0440 0F       		.uleb128 0xf
 891 0441 6B030000 		.4byte	.LASF61
 892 0445 01       		.byte	0x1
 893 0446 BA02     		.2byte	0x2ba
 894 0448 02040000 		.4byte	0x402
 895 044c 13       		.uleb128 0x13
 896 044d DF020000 		.4byte	.LASF75
 897 0451 01       		.byte	0x1
 898 0452 3806     		.2byte	0x638
 899 0454 00000000 		.4byte	.LFB51
 900 0458 54000000 		.4byte	.LFE51-.LFB51
 901 045c 01       		.uleb128 0x1
 902 045d 9C       		.byte	0x9c
 903 045e 81040000 		.4byte	0x481
 904 0462 14       		.uleb128 0x14
 905 0463 F5000000 		.4byte	.LASF62
 906 0467 01       		.byte	0x1
 907 0468 3806     		.2byte	0x638
 908 046a 17010000 		.4byte	0x117
 909 046e 02       		.uleb128 0x2
 910 046f 91       		.byte	0x91
 911 0470 77       		.sleb128 -9
 912 0471 14       		.uleb128 0x14
 913 0472 0B000000 		.4byte	.LASF63
 914 0476 01       		.byte	0x1
 915 0477 3806     		.2byte	0x638
 916 0479 A2000000 		.4byte	0xa2
 917 047d 02       		.uleb128 0x2
 918 047e 91       		.byte	0x91
 919 047f 70       		.sleb128 -16
 920 0480 00       		.byte	0
 921 0481 15       		.uleb128 0x15
 922 0482 24010000 		.4byte	.LASF76
 923 0486 01       		.byte	0x1
 924 0487 F406     		.2byte	0x6f4
 925 0489 A2000000 		.4byte	0xa2
 926 048d 00000000 		.4byte	.LFB59
 927 0491 44000000 		.4byte	.LFE59-.LFB59
 928 0495 01       		.uleb128 0x1
 929 0496 9C       		.byte	0x9c
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 50


 930 0497 AB040000 		.4byte	0x4ab
 931 049b 14       		.uleb128 0x14
 932 049c 00000000 		.4byte	.LASF64
 933 04a0 01       		.byte	0x1
 934 04a1 F406     		.2byte	0x6f4
 935 04a3 A2000000 		.4byte	0xa2
 936 04a7 02       		.uleb128 0x2
 937 04a8 91       		.byte	0x91
 938 04a9 74       		.sleb128 -12
 939 04aa 00       		.byte	0
 940 04ab 16       		.uleb128 0x16
 941 04ac AD020000 		.4byte	.LASF65
 942 04b0 02       		.byte	0x2
 943 04b1 18       		.byte	0x18
 944 04b2 00000000 		.4byte	.LFB63
 945 04b6 1C000000 		.4byte	.LFE63-.LFB63
 946 04ba 01       		.uleb128 0x1
 947 04bb 9C       		.byte	0x9c
 948 04bc 17       		.uleb128 0x17
 949 04bd 8F010000 		.4byte	.LASF66
 950 04c1 02       		.byte	0x2
 951 04c2 1E       		.byte	0x1e
 952 04c3 00000000 		.4byte	.LFB64
 953 04c7 1C000000 		.4byte	.LFE64-.LFB64
 954 04cb 01       		.uleb128 0x1
 955 04cc 9C       		.byte	0x9c
 956 04cd 18       		.uleb128 0x18
 957 04ce A2010000 		.4byte	.LASF77
 958 04d2 02       		.byte	0x2
 959 04d3 29       		.byte	0x29
 960 04d4 A2000000 		.4byte	0xa2
 961 04d8 00000000 		.4byte	.LFB65
 962 04dc 14000000 		.4byte	.LFE65-.LFB65
 963 04e0 01       		.uleb128 0x1
 964 04e1 9C       		.byte	0x9c
 965 04e2 19       		.uleb128 0x19
 966 04e3 06010000 		.4byte	.LASF68
 967 04e7 02       		.byte	0x2
 968 04e8 2E       		.byte	0x2e
 969 04e9 A2000000 		.4byte	0xa2
 970 04ed 00000000 		.4byte	.LFB66
 971 04f1 2C000000 		.4byte	.LFE66-.LFB66
 972 04f5 01       		.uleb128 0x1
 973 04f6 9C       		.byte	0x9c
 974 04f7 18050000 		.4byte	0x518
 975 04fb 1A       		.uleb128 0x1a
 976 04fc C1020000 		.4byte	.LASF67
 977 0500 02       		.byte	0x2
 978 0501 2E       		.byte	0x2e
 979 0502 A2000000 		.4byte	0xa2
 980 0506 02       		.uleb128 0x2
 981 0507 91       		.byte	0x91
 982 0508 74       		.sleb128 -12
 983 0509 1B       		.uleb128 0x1b
 984 050a 656E6400 		.ascii	"end\000"
 985 050e 02       		.byte	0x2
 986 050f 2E       		.byte	0x2e
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 51


 987 0510 A2000000 		.4byte	0xa2
 988 0514 02       		.uleb128 0x2
 989 0515 91       		.byte	0x91
 990 0516 70       		.sleb128 -16
 991 0517 00       		.byte	0
 992 0518 19       		.uleb128 0x19
 993 0519 8A020000 		.4byte	.LASF69
 994 051d 02       		.byte	0x2
 995 051e 3A       		.byte	0x3a
 996 051f A2000000 		.4byte	0xa2
 997 0523 00000000 		.4byte	.LFB67
 998 0527 34000000 		.4byte	.LFE67-.LFB67
 999 052b 01       		.uleb128 0x1
 1000 052c 9C       		.byte	0x9c
 1001 052d 4E050000 		.4byte	0x54e
 1002 0531 1A       		.uleb128 0x1a
 1003 0532 FA000000 		.4byte	.LASF70
 1004 0536 02       		.byte	0x2
 1005 0537 3A       		.byte	0x3a
 1006 0538 A2000000 		.4byte	0xa2
 1007 053c 02       		.uleb128 0x2
 1008 053d 91       		.byte	0x91
 1009 053e 6C       		.sleb128 -20
 1010 053f 1C       		.uleb128 0x1c
 1011 0540 6E6F7700 		.ascii	"now\000"
 1012 0544 02       		.byte	0x2
 1013 0545 3C       		.byte	0x3c
 1014 0546 A2000000 		.4byte	0xa2
 1015 054a 02       		.uleb128 0x2
 1016 054b 91       		.byte	0x91
 1017 054c 74       		.sleb128 -12
 1018 054d 00       		.byte	0
 1019 054e 1D       		.uleb128 0x1d
 1020 054f 1F020000 		.4byte	.LASF71
 1021 0553 02       		.byte	0x2
 1022 0554 15       		.byte	0x15
 1023 0555 EE010000 		.4byte	0x1ee
 1024 0559 05       		.uleb128 0x5
 1025 055a 03       		.byte	0x3
 1026 055b 00000000 		.4byte	counter
 1027 055f 1E       		.uleb128 0x1e
 1028 0560 AC030000 		.4byte	.LASF78
 1029 0564 01       		.byte	0x1
 1030 0565 1207     		.2byte	0x712
 1031 0567 6B050000 		.4byte	0x56b
 1032 056b 0D       		.uleb128 0xd
 1033 056c 97000000 		.4byte	0x97
 1034 0570 00       		.byte	0
 1035              		.section	.debug_abbrev,"",%progbits
 1036              	.Ldebug_abbrev0:
 1037 0000 01       		.uleb128 0x1
 1038 0001 11       		.uleb128 0x11
 1039 0002 01       		.byte	0x1
 1040 0003 25       		.uleb128 0x25
 1041 0004 0E       		.uleb128 0xe
 1042 0005 13       		.uleb128 0x13
 1043 0006 0B       		.uleb128 0xb
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 52


 1044 0007 03       		.uleb128 0x3
 1045 0008 0E       		.uleb128 0xe
 1046 0009 1B       		.uleb128 0x1b
 1047 000a 0E       		.uleb128 0xe
 1048 000b 55       		.uleb128 0x55
 1049 000c 17       		.uleb128 0x17
 1050 000d 11       		.uleb128 0x11
 1051 000e 01       		.uleb128 0x1
 1052 000f 10       		.uleb128 0x10
 1053 0010 17       		.uleb128 0x17
 1054 0011 00       		.byte	0
 1055 0012 00       		.byte	0
 1056 0013 02       		.uleb128 0x2
 1057 0014 24       		.uleb128 0x24
 1058 0015 00       		.byte	0
 1059 0016 0B       		.uleb128 0xb
 1060 0017 0B       		.uleb128 0xb
 1061 0018 3E       		.uleb128 0x3e
 1062 0019 0B       		.uleb128 0xb
 1063 001a 03       		.uleb128 0x3
 1064 001b 0E       		.uleb128 0xe
 1065 001c 00       		.byte	0
 1066 001d 00       		.byte	0
 1067 001e 03       		.uleb128 0x3
 1068 001f 16       		.uleb128 0x16
 1069 0020 00       		.byte	0
 1070 0021 03       		.uleb128 0x3
 1071 0022 0E       		.uleb128 0xe
 1072 0023 3A       		.uleb128 0x3a
 1073 0024 0B       		.uleb128 0xb
 1074 0025 3B       		.uleb128 0x3b
 1075 0026 0B       		.uleb128 0xb
 1076 0027 49       		.uleb128 0x49
 1077 0028 13       		.uleb128 0x13
 1078 0029 00       		.byte	0
 1079 002a 00       		.byte	0
 1080 002b 04       		.uleb128 0x4
 1081 002c 24       		.uleb128 0x24
 1082 002d 00       		.byte	0
 1083 002e 0B       		.uleb128 0xb
 1084 002f 0B       		.uleb128 0xb
 1085 0030 3E       		.uleb128 0x3e
 1086 0031 0B       		.uleb128 0xb
 1087 0032 03       		.uleb128 0x3
 1088 0033 08       		.uleb128 0x8
 1089 0034 00       		.byte	0
 1090 0035 00       		.byte	0
 1091 0036 05       		.uleb128 0x5
 1092 0037 04       		.uleb128 0x4
 1093 0038 01       		.byte	0x1
 1094 0039 03       		.uleb128 0x3
 1095 003a 0E       		.uleb128 0xe
 1096 003b 0B       		.uleb128 0xb
 1097 003c 0B       		.uleb128 0xb
 1098 003d 49       		.uleb128 0x49
 1099 003e 13       		.uleb128 0x13
 1100 003f 3A       		.uleb128 0x3a
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 53


 1101 0040 0B       		.uleb128 0xb
 1102 0041 3B       		.uleb128 0x3b
 1103 0042 0B       		.uleb128 0xb
 1104 0043 01       		.uleb128 0x1
 1105 0044 13       		.uleb128 0x13
 1106 0045 00       		.byte	0
 1107 0046 00       		.byte	0
 1108 0047 06       		.uleb128 0x6
 1109 0048 28       		.uleb128 0x28
 1110 0049 00       		.byte	0
 1111 004a 03       		.uleb128 0x3
 1112 004b 0E       		.uleb128 0xe
 1113 004c 1C       		.uleb128 0x1c
 1114 004d 0D       		.uleb128 0xd
 1115 004e 00       		.byte	0
 1116 004f 00       		.byte	0
 1117 0050 07       		.uleb128 0x7
 1118 0051 13       		.uleb128 0x13
 1119 0052 01       		.byte	0x1
 1120 0053 0B       		.uleb128 0xb
 1121 0054 05       		.uleb128 0x5
 1122 0055 3A       		.uleb128 0x3a
 1123 0056 0B       		.uleb128 0xb
 1124 0057 3B       		.uleb128 0x3b
 1125 0058 05       		.uleb128 0x5
 1126 0059 01       		.uleb128 0x1
 1127 005a 13       		.uleb128 0x13
 1128 005b 00       		.byte	0
 1129 005c 00       		.byte	0
 1130 005d 08       		.uleb128 0x8
 1131 005e 0D       		.uleb128 0xd
 1132 005f 00       		.byte	0
 1133 0060 03       		.uleb128 0x3
 1134 0061 0E       		.uleb128 0xe
 1135 0062 3A       		.uleb128 0x3a
 1136 0063 0B       		.uleb128 0xb
 1137 0064 3B       		.uleb128 0x3b
 1138 0065 05       		.uleb128 0x5
 1139 0066 49       		.uleb128 0x49
 1140 0067 13       		.uleb128 0x13
 1141 0068 38       		.uleb128 0x38
 1142 0069 0B       		.uleb128 0xb
 1143 006a 00       		.byte	0
 1144 006b 00       		.byte	0
 1145 006c 09       		.uleb128 0x9
 1146 006d 0D       		.uleb128 0xd
 1147 006e 00       		.byte	0
 1148 006f 03       		.uleb128 0x3
 1149 0070 0E       		.uleb128 0xe
 1150 0071 3A       		.uleb128 0x3a
 1151 0072 0B       		.uleb128 0xb
 1152 0073 3B       		.uleb128 0x3b
 1153 0074 05       		.uleb128 0x5
 1154 0075 49       		.uleb128 0x49
 1155 0076 13       		.uleb128 0x13
 1156 0077 38       		.uleb128 0x38
 1157 0078 05       		.uleb128 0x5
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 54


 1158 0079 00       		.byte	0
 1159 007a 00       		.byte	0
 1160 007b 0A       		.uleb128 0xa
 1161 007c 0D       		.uleb128 0xd
 1162 007d 00       		.byte	0
 1163 007e 03       		.uleb128 0x3
 1164 007f 08       		.uleb128 0x8
 1165 0080 3A       		.uleb128 0x3a
 1166 0081 0B       		.uleb128 0xb
 1167 0082 3B       		.uleb128 0x3b
 1168 0083 05       		.uleb128 0x5
 1169 0084 49       		.uleb128 0x49
 1170 0085 13       		.uleb128 0x13
 1171 0086 38       		.uleb128 0x38
 1172 0087 05       		.uleb128 0x5
 1173 0088 00       		.byte	0
 1174 0089 00       		.byte	0
 1175 008a 0B       		.uleb128 0xb
 1176 008b 01       		.uleb128 0x1
 1177 008c 01       		.byte	0x1
 1178 008d 49       		.uleb128 0x49
 1179 008e 13       		.uleb128 0x13
 1180 008f 01       		.uleb128 0x1
 1181 0090 13       		.uleb128 0x13
 1182 0091 00       		.byte	0
 1183 0092 00       		.byte	0
 1184 0093 0C       		.uleb128 0xc
 1185 0094 21       		.uleb128 0x21
 1186 0095 00       		.byte	0
 1187 0096 49       		.uleb128 0x49
 1188 0097 13       		.uleb128 0x13
 1189 0098 2F       		.uleb128 0x2f
 1190 0099 0B       		.uleb128 0xb
 1191 009a 00       		.byte	0
 1192 009b 00       		.byte	0
 1193 009c 0D       		.uleb128 0xd
 1194 009d 35       		.uleb128 0x35
 1195 009e 00       		.byte	0
 1196 009f 49       		.uleb128 0x49
 1197 00a0 13       		.uleb128 0x13
 1198 00a1 00       		.byte	0
 1199 00a2 00       		.byte	0
 1200 00a3 0E       		.uleb128 0xe
 1201 00a4 21       		.uleb128 0x21
 1202 00a5 00       		.byte	0
 1203 00a6 49       		.uleb128 0x49
 1204 00a7 13       		.uleb128 0x13
 1205 00a8 2F       		.uleb128 0x2f
 1206 00a9 05       		.uleb128 0x5
 1207 00aa 00       		.byte	0
 1208 00ab 00       		.byte	0
 1209 00ac 0F       		.uleb128 0xf
 1210 00ad 16       		.uleb128 0x16
 1211 00ae 00       		.byte	0
 1212 00af 03       		.uleb128 0x3
 1213 00b0 0E       		.uleb128 0xe
 1214 00b1 3A       		.uleb128 0x3a
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 55


 1215 00b2 0B       		.uleb128 0xb
 1216 00b3 3B       		.uleb128 0x3b
 1217 00b4 05       		.uleb128 0x5
 1218 00b5 49       		.uleb128 0x49
 1219 00b6 13       		.uleb128 0x13
 1220 00b7 00       		.byte	0
 1221 00b8 00       		.byte	0
 1222 00b9 10       		.uleb128 0x10
 1223 00ba 13       		.uleb128 0x13
 1224 00bb 01       		.byte	0x1
 1225 00bc 0B       		.uleb128 0xb
 1226 00bd 0B       		.uleb128 0xb
 1227 00be 3A       		.uleb128 0x3a
 1228 00bf 0B       		.uleb128 0xb
 1229 00c0 3B       		.uleb128 0x3b
 1230 00c1 05       		.uleb128 0x5
 1231 00c2 01       		.uleb128 0x1
 1232 00c3 13       		.uleb128 0x13
 1233 00c4 00       		.byte	0
 1234 00c5 00       		.byte	0
 1235 00c6 11       		.uleb128 0x11
 1236 00c7 0D       		.uleb128 0xd
 1237 00c8 00       		.byte	0
 1238 00c9 03       		.uleb128 0x3
 1239 00ca 08       		.uleb128 0x8
 1240 00cb 3A       		.uleb128 0x3a
 1241 00cc 0B       		.uleb128 0xb
 1242 00cd 3B       		.uleb128 0x3b
 1243 00ce 05       		.uleb128 0x5
 1244 00cf 49       		.uleb128 0x49
 1245 00d0 13       		.uleb128 0x13
 1246 00d1 38       		.uleb128 0x38
 1247 00d2 0B       		.uleb128 0xb
 1248 00d3 00       		.byte	0
 1249 00d4 00       		.byte	0
 1250 00d5 12       		.uleb128 0x12
 1251 00d6 26       		.uleb128 0x26
 1252 00d7 00       		.byte	0
 1253 00d8 49       		.uleb128 0x49
 1254 00d9 13       		.uleb128 0x13
 1255 00da 00       		.byte	0
 1256 00db 00       		.byte	0
 1257 00dc 13       		.uleb128 0x13
 1258 00dd 2E       		.uleb128 0x2e
 1259 00de 01       		.byte	0x1
 1260 00df 03       		.uleb128 0x3
 1261 00e0 0E       		.uleb128 0xe
 1262 00e1 3A       		.uleb128 0x3a
 1263 00e2 0B       		.uleb128 0xb
 1264 00e3 3B       		.uleb128 0x3b
 1265 00e4 05       		.uleb128 0x5
 1266 00e5 27       		.uleb128 0x27
 1267 00e6 19       		.uleb128 0x19
 1268 00e7 11       		.uleb128 0x11
 1269 00e8 01       		.uleb128 0x1
 1270 00e9 12       		.uleb128 0x12
 1271 00ea 06       		.uleb128 0x6
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 56


 1272 00eb 40       		.uleb128 0x40
 1273 00ec 18       		.uleb128 0x18
 1274 00ed 9742     		.uleb128 0x2117
 1275 00ef 19       		.uleb128 0x19
 1276 00f0 01       		.uleb128 0x1
 1277 00f1 13       		.uleb128 0x13
 1278 00f2 00       		.byte	0
 1279 00f3 00       		.byte	0
 1280 00f4 14       		.uleb128 0x14
 1281 00f5 05       		.uleb128 0x5
 1282 00f6 00       		.byte	0
 1283 00f7 03       		.uleb128 0x3
 1284 00f8 0E       		.uleb128 0xe
 1285 00f9 3A       		.uleb128 0x3a
 1286 00fa 0B       		.uleb128 0xb
 1287 00fb 3B       		.uleb128 0x3b
 1288 00fc 05       		.uleb128 0x5
 1289 00fd 49       		.uleb128 0x49
 1290 00fe 13       		.uleb128 0x13
 1291 00ff 02       		.uleb128 0x2
 1292 0100 18       		.uleb128 0x18
 1293 0101 00       		.byte	0
 1294 0102 00       		.byte	0
 1295 0103 15       		.uleb128 0x15
 1296 0104 2E       		.uleb128 0x2e
 1297 0105 01       		.byte	0x1
 1298 0106 03       		.uleb128 0x3
 1299 0107 0E       		.uleb128 0xe
 1300 0108 3A       		.uleb128 0x3a
 1301 0109 0B       		.uleb128 0xb
 1302 010a 3B       		.uleb128 0x3b
 1303 010b 05       		.uleb128 0x5
 1304 010c 27       		.uleb128 0x27
 1305 010d 19       		.uleb128 0x19
 1306 010e 49       		.uleb128 0x49
 1307 010f 13       		.uleb128 0x13
 1308 0110 11       		.uleb128 0x11
 1309 0111 01       		.uleb128 0x1
 1310 0112 12       		.uleb128 0x12
 1311 0113 06       		.uleb128 0x6
 1312 0114 40       		.uleb128 0x40
 1313 0115 18       		.uleb128 0x18
 1314 0116 9642     		.uleb128 0x2116
 1315 0118 19       		.uleb128 0x19
 1316 0119 01       		.uleb128 0x1
 1317 011a 13       		.uleb128 0x13
 1318 011b 00       		.byte	0
 1319 011c 00       		.byte	0
 1320 011d 16       		.uleb128 0x16
 1321 011e 2E       		.uleb128 0x2e
 1322 011f 00       		.byte	0
 1323 0120 3F       		.uleb128 0x3f
 1324 0121 19       		.uleb128 0x19
 1325 0122 03       		.uleb128 0x3
 1326 0123 0E       		.uleb128 0xe
 1327 0124 3A       		.uleb128 0x3a
 1328 0125 0B       		.uleb128 0xb
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 57


 1329 0126 3B       		.uleb128 0x3b
 1330 0127 0B       		.uleb128 0xb
 1331 0128 27       		.uleb128 0x27
 1332 0129 19       		.uleb128 0x19
 1333 012a 11       		.uleb128 0x11
 1334 012b 01       		.uleb128 0x1
 1335 012c 12       		.uleb128 0x12
 1336 012d 06       		.uleb128 0x6
 1337 012e 40       		.uleb128 0x40
 1338 012f 18       		.uleb128 0x18
 1339 0130 9742     		.uleb128 0x2117
 1340 0132 19       		.uleb128 0x19
 1341 0133 00       		.byte	0
 1342 0134 00       		.byte	0
 1343 0135 17       		.uleb128 0x17
 1344 0136 2E       		.uleb128 0x2e
 1345 0137 00       		.byte	0
 1346 0138 3F       		.uleb128 0x3f
 1347 0139 19       		.uleb128 0x19
 1348 013a 03       		.uleb128 0x3
 1349 013b 0E       		.uleb128 0xe
 1350 013c 3A       		.uleb128 0x3a
 1351 013d 0B       		.uleb128 0xb
 1352 013e 3B       		.uleb128 0x3b
 1353 013f 0B       		.uleb128 0xb
 1354 0140 27       		.uleb128 0x27
 1355 0141 19       		.uleb128 0x19
 1356 0142 11       		.uleb128 0x11
 1357 0143 01       		.uleb128 0x1
 1358 0144 12       		.uleb128 0x12
 1359 0145 06       		.uleb128 0x6
 1360 0146 40       		.uleb128 0x40
 1361 0147 18       		.uleb128 0x18
 1362 0148 9642     		.uleb128 0x2116
 1363 014a 19       		.uleb128 0x19
 1364 014b 00       		.byte	0
 1365 014c 00       		.byte	0
 1366 014d 18       		.uleb128 0x18
 1367 014e 2E       		.uleb128 0x2e
 1368 014f 00       		.byte	0
 1369 0150 3F       		.uleb128 0x3f
 1370 0151 19       		.uleb128 0x19
 1371 0152 03       		.uleb128 0x3
 1372 0153 0E       		.uleb128 0xe
 1373 0154 3A       		.uleb128 0x3a
 1374 0155 0B       		.uleb128 0xb
 1375 0156 3B       		.uleb128 0x3b
 1376 0157 0B       		.uleb128 0xb
 1377 0158 27       		.uleb128 0x27
 1378 0159 19       		.uleb128 0x19
 1379 015a 49       		.uleb128 0x49
 1380 015b 13       		.uleb128 0x13
 1381 015c 11       		.uleb128 0x11
 1382 015d 01       		.uleb128 0x1
 1383 015e 12       		.uleb128 0x12
 1384 015f 06       		.uleb128 0x6
 1385 0160 40       		.uleb128 0x40
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 58


 1386 0161 18       		.uleb128 0x18
 1387 0162 9742     		.uleb128 0x2117
 1388 0164 19       		.uleb128 0x19
 1389 0165 00       		.byte	0
 1390 0166 00       		.byte	0
 1391 0167 19       		.uleb128 0x19
 1392 0168 2E       		.uleb128 0x2e
 1393 0169 01       		.byte	0x1
 1394 016a 3F       		.uleb128 0x3f
 1395 016b 19       		.uleb128 0x19
 1396 016c 03       		.uleb128 0x3
 1397 016d 0E       		.uleb128 0xe
 1398 016e 3A       		.uleb128 0x3a
 1399 016f 0B       		.uleb128 0xb
 1400 0170 3B       		.uleb128 0x3b
 1401 0171 0B       		.uleb128 0xb
 1402 0172 27       		.uleb128 0x27
 1403 0173 19       		.uleb128 0x19
 1404 0174 49       		.uleb128 0x49
 1405 0175 13       		.uleb128 0x13
 1406 0176 11       		.uleb128 0x11
 1407 0177 01       		.uleb128 0x1
 1408 0178 12       		.uleb128 0x12
 1409 0179 06       		.uleb128 0x6
 1410 017a 40       		.uleb128 0x40
 1411 017b 18       		.uleb128 0x18
 1412 017c 9742     		.uleb128 0x2117
 1413 017e 19       		.uleb128 0x19
 1414 017f 01       		.uleb128 0x1
 1415 0180 13       		.uleb128 0x13
 1416 0181 00       		.byte	0
 1417 0182 00       		.byte	0
 1418 0183 1A       		.uleb128 0x1a
 1419 0184 05       		.uleb128 0x5
 1420 0185 00       		.byte	0
 1421 0186 03       		.uleb128 0x3
 1422 0187 0E       		.uleb128 0xe
 1423 0188 3A       		.uleb128 0x3a
 1424 0189 0B       		.uleb128 0xb
 1425 018a 3B       		.uleb128 0x3b
 1426 018b 0B       		.uleb128 0xb
 1427 018c 49       		.uleb128 0x49
 1428 018d 13       		.uleb128 0x13
 1429 018e 02       		.uleb128 0x2
 1430 018f 18       		.uleb128 0x18
 1431 0190 00       		.byte	0
 1432 0191 00       		.byte	0
 1433 0192 1B       		.uleb128 0x1b
 1434 0193 05       		.uleb128 0x5
 1435 0194 00       		.byte	0
 1436 0195 03       		.uleb128 0x3
 1437 0196 08       		.uleb128 0x8
 1438 0197 3A       		.uleb128 0x3a
 1439 0198 0B       		.uleb128 0xb
 1440 0199 3B       		.uleb128 0x3b
 1441 019a 0B       		.uleb128 0xb
 1442 019b 49       		.uleb128 0x49
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 59


 1443 019c 13       		.uleb128 0x13
 1444 019d 02       		.uleb128 0x2
 1445 019e 18       		.uleb128 0x18
 1446 019f 00       		.byte	0
 1447 01a0 00       		.byte	0
 1448 01a1 1C       		.uleb128 0x1c
 1449 01a2 34       		.uleb128 0x34
 1450 01a3 00       		.byte	0
 1451 01a4 03       		.uleb128 0x3
 1452 01a5 08       		.uleb128 0x8
 1453 01a6 3A       		.uleb128 0x3a
 1454 01a7 0B       		.uleb128 0xb
 1455 01a8 3B       		.uleb128 0x3b
 1456 01a9 0B       		.uleb128 0xb
 1457 01aa 49       		.uleb128 0x49
 1458 01ab 13       		.uleb128 0x13
 1459 01ac 02       		.uleb128 0x2
 1460 01ad 18       		.uleb128 0x18
 1461 01ae 00       		.byte	0
 1462 01af 00       		.byte	0
 1463 01b0 1D       		.uleb128 0x1d
 1464 01b1 34       		.uleb128 0x34
 1465 01b2 00       		.byte	0
 1466 01b3 03       		.uleb128 0x3
 1467 01b4 0E       		.uleb128 0xe
 1468 01b5 3A       		.uleb128 0x3a
 1469 01b6 0B       		.uleb128 0xb
 1470 01b7 3B       		.uleb128 0x3b
 1471 01b8 0B       		.uleb128 0xb
 1472 01b9 49       		.uleb128 0x49
 1473 01ba 13       		.uleb128 0x13
 1474 01bb 02       		.uleb128 0x2
 1475 01bc 18       		.uleb128 0x18
 1476 01bd 00       		.byte	0
 1477 01be 00       		.byte	0
 1478 01bf 1E       		.uleb128 0x1e
 1479 01c0 34       		.uleb128 0x34
 1480 01c1 00       		.byte	0
 1481 01c2 03       		.uleb128 0x3
 1482 01c3 0E       		.uleb128 0xe
 1483 01c4 3A       		.uleb128 0x3a
 1484 01c5 0B       		.uleb128 0xb
 1485 01c6 3B       		.uleb128 0x3b
 1486 01c7 05       		.uleb128 0x5
 1487 01c8 49       		.uleb128 0x49
 1488 01c9 13       		.uleb128 0x13
 1489 01ca 3F       		.uleb128 0x3f
 1490 01cb 19       		.uleb128 0x19
 1491 01cc 3C       		.uleb128 0x3c
 1492 01cd 19       		.uleb128 0x19
 1493 01ce 00       		.byte	0
 1494 01cf 00       		.byte	0
 1495 01d0 00       		.byte	0
 1496              		.section	.debug_aranges,"",%progbits
 1497 0000 4C000000 		.4byte	0x4c
 1498 0004 0200     		.2byte	0x2
 1499 0006 00000000 		.4byte	.Ldebug_info0
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 60


 1500 000a 04       		.byte	0x4
 1501 000b 00       		.byte	0
 1502 000c 0000     		.2byte	0
 1503 000e 0000     		.2byte	0
 1504 0010 00000000 		.4byte	.LFB51
 1505 0014 54000000 		.4byte	.LFE51-.LFB51
 1506 0018 00000000 		.4byte	.LFB59
 1507 001c 44000000 		.4byte	.LFE59-.LFB59
 1508 0020 00000000 		.4byte	.LFB63
 1509 0024 1C000000 		.4byte	.LFE63-.LFB63
 1510 0028 00000000 		.4byte	.LFB64
 1511 002c 1C000000 		.4byte	.LFE64-.LFB64
 1512 0030 00000000 		.4byte	.LFB65
 1513 0034 14000000 		.4byte	.LFE65-.LFB65
 1514 0038 00000000 		.4byte	.LFB66
 1515 003c 2C000000 		.4byte	.LFE66-.LFB66
 1516 0040 00000000 		.4byte	.LFB67
 1517 0044 34000000 		.4byte	.LFE67-.LFB67
 1518 0048 00000000 		.4byte	0
 1519 004c 00000000 		.4byte	0
 1520              		.section	.debug_ranges,"",%progbits
 1521              	.Ldebug_ranges0:
 1522 0000 00000000 		.4byte	.LFB51
 1523 0004 54000000 		.4byte	.LFE51
 1524 0008 00000000 		.4byte	.LFB59
 1525 000c 44000000 		.4byte	.LFE59
 1526 0010 00000000 		.4byte	.LFB63
 1527 0014 1C000000 		.4byte	.LFE63
 1528 0018 00000000 		.4byte	.LFB64
 1529 001c 1C000000 		.4byte	.LFE64
 1530 0020 00000000 		.4byte	.LFB65
 1531 0024 14000000 		.4byte	.LFE65
 1532 0028 00000000 		.4byte	.LFB66
 1533 002c 2C000000 		.4byte	.LFE66
 1534 0030 00000000 		.4byte	.LFB67
 1535 0034 34000000 		.4byte	.LFE67
 1536 0038 00000000 		.4byte	0
 1537 003c 00000000 		.4byte	0
 1538              		.section	.debug_line,"",%progbits
 1539              	.Ldebug_line0:
 1540 0000 F5010000 		.section	.debug_str,"MS",%progbits,1
 1540      02005D01 
 1540      00000201 
 1540      FB0E0D00 
 1540      01010101 
 1541              	.LASF64:
 1542 0000 7469636B 		.ascii	"ticks\000"
 1542      7300
 1543              	.LASF38:
 1544 0006 49414252 		.ascii	"IABR\000"
 1544      00
 1545              	.LASF63:
 1546 000b 7072696F 		.ascii	"priority\000"
 1546      72697479 
 1546      00
 1547              	.LASF51:
 1548 0014 4D4D4641 		.ascii	"MMFAR\000"
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 61


 1548      5200
 1549              	.LASF28:
 1550 001a 53797354 		.ascii	"SysTick_IRQn\000"
 1550      69636B5F 
 1550      4952516E 
 1550      00
 1551              	.LASF2:
 1552 0027 73686F72 		.ascii	"short int\000"
 1552      7420696E 
 1552      7400
 1553              	.LASF19:
 1554 0031 73697A65 		.ascii	"sizetype\000"
 1554      74797065 
 1554      00
 1555              	.LASF26:
 1556 003a 44656275 		.ascii	"DebugMonitor_IRQn\000"
 1556      674D6F6E 
 1556      69746F72 
 1556      5F495251 
 1556      6E00
 1557              	.LASF72:
 1558 004c 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 1558      43313120 
 1558      352E342E 
 1558      31203230 
 1558      31363036 
 1559 007f 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m3 -mthumb -g -O"
 1559      20726576 
 1559      6973696F 
 1559      6E203233 
 1559      37373135 
 1560 00b2 30202D66 		.ascii	"0 -ffunction-sections -ffat-lto-objects\000"
 1560      66756E63 
 1560      74696F6E 
 1560      2D736563 
 1560      74696F6E 
 1561              	.LASF21:
 1562 00da 48617264 		.ascii	"HardFault_IRQn\000"
 1562      4661756C 
 1562      745F4952 
 1562      516E00
 1563              	.LASF18:
 1564 00e9 6C6F6E67 		.ascii	"long double\000"
 1564      20646F75 
 1564      626C6500 
 1565              	.LASF62:
 1566 00f5 4952516E 		.ascii	"IRQn\000"
 1566      00
 1567              	.LASF70:
 1568 00fa 73696E63 		.ascii	"since\000"
 1568      6500
 1569              	.LASF43:
 1570 0100 43505549 		.ascii	"CPUID\000"
 1570      4400
 1571              	.LASF68:
 1572 0106 64696666 		.ascii	"diffTime_ms\000"
 1572      54696D65 
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 62


 1572      5F6D7300 
 1573              	.LASF31:
 1574 0112 52455345 		.ascii	"RESERVED0\000"
 1574      52564544 
 1574      3000
 1575              	.LASF12:
 1576 011c 75696E74 		.ascii	"uint8_t\000"
 1576      385F7400 
 1577              	.LASF76:
 1578 0124 53797354 		.ascii	"SysTick_Config\000"
 1578      69636B5F 
 1578      436F6E66 
 1578      696700
 1579              	.LASF41:
 1580 0133 53544952 		.ascii	"STIR\000"
 1580      00
 1581              	.LASF24:
 1582 0138 55736167 		.ascii	"UsageFault_IRQn\000"
 1582      65466175 
 1582      6C745F49 
 1582      52516E00 
 1583              	.LASF15:
 1584 0148 666C6F61 		.ascii	"float\000"
 1584      7400
 1585              	.LASF44:
 1586 014e 49435352 		.ascii	"ICSR\000"
 1586      00
 1587              	.LASF33:
 1588 0153 52534552 		.ascii	"RSERVED1\000"
 1588      56454431 
 1588      00
 1589              	.LASF9:
 1590 015c 6C6F6E67 		.ascii	"long long int\000"
 1590      206C6F6E 
 1590      6720696E 
 1590      7400
 1591              	.LASF60:
 1592 016a 43414C49 		.ascii	"CALIB\000"
 1592      4200
 1593              	.LASF45:
 1594 0170 56544F52 		.ascii	"VTOR\000"
 1594      00
 1595              	.LASF52:
 1596 0175 42464152 		.ascii	"BFAR\000"
 1596      00
 1597              	.LASF27:
 1598 017a 50656E64 		.ascii	"PendSV_IRQn\000"
 1598      53565F49 
 1598      52516E00 
 1599              	.LASF6:
 1600 0186 6C6F6E67 		.ascii	"long int\000"
 1600      20696E74 
 1600      00
 1601              	.LASF66:
 1602 018f 74696D65 		.ascii	"timeInit\000"
 1602      496E6974 
 1602      00
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 63


 1603              	.LASF4:
 1604 0198 5F5F7569 		.ascii	"__uint8_t\000"
 1604      6E74385F 
 1604      7400
 1605              	.LASF77:
 1606 01a2 67657454 		.ascii	"getTime_ms\000"
 1606      696D655F 
 1606      6D7300
 1607              	.LASF48:
 1608 01ad 43465352 		.ascii	"CFSR\000"
 1608      00
 1609              	.LASF7:
 1610 01b2 5F5F7569 		.ascii	"__uint32_t\000"
 1610      6E743332 
 1610      5F7400
 1611              	.LASF74:
 1612 01bd 433A5C55 		.ascii	"C:\\Users\\r\\Documents\\Data Sheets\\apple\\SCSI2S"
 1612      73657273 
 1612      5C725C44 
 1612      6F63756D 
 1612      656E7473 
 1613 01ea 445C5343 		.ascii	"D\\SCSI2SD_Copy_01.cydsn\000"
 1613      53493253 
 1613      445F436F 
 1613      70795F30 
 1613      312E6379 
 1614              	.LASF1:
 1615 0202 756E7369 		.ascii	"unsigned char\000"
 1615      676E6564 
 1615      20636861 
 1615      7200
 1616              	.LASF46:
 1617 0210 41495243 		.ascii	"AIRCR\000"
 1617      5200
 1618              	.LASF57:
 1619 0216 5343425F 		.ascii	"SCB_Type\000"
 1619      54797065 
 1619      00
 1620              	.LASF71:
 1621 021f 636F756E 		.ascii	"counter\000"
 1621      74657200 
 1622              	.LASF29:
 1623 0227 4952516E 		.ascii	"IRQn_Type\000"
 1623      5F547970 
 1623      6500
 1624              	.LASF42:
 1625 0231 4E564943 		.ascii	"NVIC_Type\000"
 1625      5F547970 
 1625      6500
 1626              	.LASF36:
 1627 023b 49435052 		.ascii	"ICPR\000"
 1627      00
 1628              	.LASF0:
 1629 0240 7369676E 		.ascii	"signed char\000"
 1629      65642063 
 1629      68617200 
 1630              	.LASF10:
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 64


 1631 024c 6C6F6E67 		.ascii	"long long unsigned int\000"
 1631      206C6F6E 
 1631      6720756E 
 1631      7369676E 
 1631      65642069 
 1632              	.LASF14:
 1633 0263 75696E74 		.ascii	"uint32_t\000"
 1633      33325F74 
 1633      00
 1634              	.LASF73:
 1635 026c 2E2E5C2E 		.ascii	"..\\..\\src\\time.c\000"
 1635      2E5C7372 
 1635      635C7469 
 1635      6D652E63 
 1635      00
 1636              	.LASF11:
 1637 027d 756E7369 		.ascii	"unsigned int\000"
 1637      676E6564 
 1637      20696E74 
 1637      00
 1638              	.LASF69:
 1639 028a 656C6170 		.ascii	"elapsedTime_ms\000"
 1639      73656454 
 1639      696D655F 
 1639      6D7300
 1640              	.LASF47:
 1641 0299 53484353 		.ascii	"SHCSR\000"
 1641      5200
 1642              	.LASF23:
 1643 029f 42757346 		.ascii	"BusFault_IRQn\000"
 1643      61756C74 
 1643      5F495251 
 1643      6E00
 1644              	.LASF65:
 1645 02ad 5469636B 		.ascii	"TickISR\000"
 1645      49535200 
 1646              	.LASF25:
 1647 02b5 53564361 		.ascii	"SVCall_IRQn\000"
 1647      6C6C5F49 
 1647      52516E00 
 1648              	.LASF67:
 1649 02c1 73746172 		.ascii	"start\000"
 1649      7400
 1650              	.LASF3:
 1651 02c7 73686F72 		.ascii	"short unsigned int\000"
 1651      7420756E 
 1651      7369676E 
 1651      65642069 
 1651      6E7400
 1652              	.LASF17:
 1653 02da 63686172 		.ascii	"char\000"
 1653      00
 1654              	.LASF75:
 1655 02df 4E564943 		.ascii	"NVIC_SetPriority\000"
 1655      5F536574 
 1655      5072696F 
 1655      72697479 
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 65


 1655      00
 1656              	.LASF13:
 1657 02f0 696E7433 		.ascii	"int32_t\000"
 1657      325F7400 
 1658              	.LASF55:
 1659 02f8 49534152 		.ascii	"ISAR\000"
 1659      00
 1660              	.LASF34:
 1661 02fd 49535052 		.ascii	"ISPR\000"
 1661      00
 1662              	.LASF50:
 1663 0302 44465352 		.ascii	"DFSR\000"
 1663      00
 1664              	.LASF49:
 1665 0307 48465352 		.ascii	"HFSR\000"
 1665      00
 1666              	.LASF32:
 1667 030c 49434552 		.ascii	"ICER\000"
 1667      00
 1668              	.LASF54:
 1669 0311 4D4D4652 		.ascii	"MMFR\000"
 1669      00
 1670              	.LASF30:
 1671 0316 49534552 		.ascii	"ISER\000"
 1671      00
 1672              	.LASF35:
 1673 031b 52455345 		.ascii	"RESERVED2\000"
 1673      52564544 
 1673      3200
 1674              	.LASF37:
 1675 0325 52455345 		.ascii	"RESERVED3\000"
 1675      52564544 
 1675      3300
 1676              	.LASF39:
 1677 032f 52455345 		.ascii	"RESERVED4\000"
 1677      52564544 
 1677      3400
 1678              	.LASF40:
 1679 0339 52455345 		.ascii	"RESERVED5\000"
 1679      52564544 
 1679      3500
 1680              	.LASF8:
 1681 0343 6C6F6E67 		.ascii	"long unsigned int\000"
 1681      20756E73 
 1681      69676E65 
 1681      6420696E 
 1681      7400
 1682              	.LASF22:
 1683 0355 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 1683      72794D61 
 1683      6E616765 
 1683      6D656E74 
 1683      5F495251 
 1684              	.LASF61:
 1685 036b 53797354 		.ascii	"SysTick_Type\000"
 1685      69636B5F 
 1685      54797065 
ARM GAS  C:\Users\r\AppData\Local\Temp\ccRP2MoY.s 			page 66


 1685      00
 1686              	.LASF20:
 1687 0378 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 1687      61736B61 
 1687      626C6549 
 1687      6E745F49 
 1687      52516E00 
 1688              	.LASF5:
 1689 038c 5F5F696E 		.ascii	"__int32_t\000"
 1689      7433325F 
 1689      7400
 1690              	.LASF59:
 1691 0396 4C4F4144 		.ascii	"LOAD\000"
 1691      00
 1692              	.LASF58:
 1693 039b 4354524C 		.ascii	"CTRL\000"
 1693      00
 1694              	.LASF53:
 1695 03a0 41465352 		.ascii	"AFSR\000"
 1695      00
 1696              	.LASF16:
 1697 03a5 646F7562 		.ascii	"double\000"
 1697      6C6500
 1698              	.LASF78:
 1699 03ac 49544D5F 		.ascii	"ITM_RxBuffer\000"
 1699      52784275 
 1699      66666572 
 1699      00
 1700              	.LASF56:
 1701 03b9 43504143 		.ascii	"CPACR\000"
 1701      5200
 1702              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
