    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; TILT_cy_m0s8_tcpwm_1
TILT_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
TILT_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
TILT_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
TILT_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
TILT_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
TILT_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
TILT_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
TILT_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
TILT_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
TILT_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
TILT_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
TILT_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
TILT_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
TILT_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
TILT_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
TILT_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
TILT_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
TILT_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
TILT_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
TILT_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
TILT_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
TILT_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
TILT_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
TILT_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
TILT_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
TILT_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
TILT_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
TILT_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
TILT_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
TILT_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

; PAN_cy_m0s8_tcpwm_1
PAN_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
PAN_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
PAN_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
PAN_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
PAN_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
PAN_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
PAN_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
PAN_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
PAN_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
PAN_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
PAN_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
PAN_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PAN_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PAN_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PAN_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PAN_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PAN_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PAN_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PAN_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PAN_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PAN_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PAN_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PAN_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PAN_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PAN_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PAN_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PAN_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PAN_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
PAN_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
PAN_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; I2CM_SCB_IRQ
I2CM_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2CM_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2CM_SCB_IRQ__INTC_MASK EQU 0x800
I2CM_SCB_IRQ__INTC_NUMBER EQU 11
I2CM_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
I2CM_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2CM_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2CM_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2CM_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; I2CM_SCBCLK
I2CM_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
I2CM_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
I2CM_SCBCLK__ENABLE_MASK EQU 0x80000000
I2CM_SCBCLK__MASK EQU 0x80000000
I2CM_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

; I2CM_SCB
I2CM_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
I2CM_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
I2CM_SCB__CTRL EQU CYREG_SCB1_CTRL
I2CM_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
I2CM_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
I2CM_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
I2CM_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
I2CM_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
I2CM_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
I2CM_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
I2CM_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
I2CM_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
I2CM_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
I2CM_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
I2CM_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
I2CM_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
I2CM_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
I2CM_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
I2CM_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
I2CM_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
I2CM_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
I2CM_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
I2CM_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
I2CM_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
I2CM_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
I2CM_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
I2CM_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
I2CM_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
I2CM_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
I2CM_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
I2CM_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
I2CM_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
I2CM_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
I2CM_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
I2CM_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
I2CM_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
I2CM_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
I2CM_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
I2CM_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
I2CM_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
I2CM_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
I2CM_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
I2CM_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
I2CM_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
I2CM_SCB__INTR_M EQU CYREG_SCB1_INTR_M
I2CM_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
I2CM_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
I2CM_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
I2CM_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
I2CM_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
I2CM_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
I2CM_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
I2CM_SCB__INTR_S EQU CYREG_SCB1_INTR_S
I2CM_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
I2CM_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
I2CM_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
I2CM_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
I2CM_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
I2CM_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
I2CM_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
I2CM_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
I2CM_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
I2CM_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
I2CM_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
I2CM_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
I2CM_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
I2CM_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
I2CM_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
I2CM_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
I2CM_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
I2CM_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
I2CM_SCB__STATUS EQU CYREG_SCB1_STATUS
I2CM_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
I2CM_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
I2CM_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
I2CM_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
I2CM_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
I2CM_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
I2CM_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
I2CM_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

; I2CM_scl
I2CM_scl__0__DM__MASK EQU 0x07
I2CM_scl__0__DM__SHIFT EQU 0
I2CM_scl__0__DR EQU CYREG_PRT3_DR
I2CM_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2CM_scl__0__HSIOM_MASK EQU 0x0000000F
I2CM_scl__0__HSIOM_SHIFT EQU 0
I2CM_scl__0__INTCFG EQU CYREG_PRT3_INTCFG
I2CM_scl__0__INTSTAT EQU CYREG_PRT3_INTSTAT
I2CM_scl__0__MASK EQU 0x01
I2CM_scl__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2CM_scl__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2CM_scl__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2CM_scl__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2CM_scl__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2CM_scl__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2CM_scl__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2CM_scl__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2CM_scl__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2CM_scl__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2CM_scl__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2CM_scl__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2CM_scl__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2CM_scl__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2CM_scl__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2CM_scl__0__PC EQU CYREG_PRT3_PC
I2CM_scl__0__PC2 EQU CYREG_PRT3_PC2
I2CM_scl__0__PORT EQU 3
I2CM_scl__0__PS EQU CYREG_PRT3_PS
I2CM_scl__0__SHIFT EQU 0
I2CM_scl__DR EQU CYREG_PRT3_DR
I2CM_scl__INTCFG EQU CYREG_PRT3_INTCFG
I2CM_scl__INTSTAT EQU CYREG_PRT3_INTSTAT
I2CM_scl__MASK EQU 0x01
I2CM_scl__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2CM_scl__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2CM_scl__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2CM_scl__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2CM_scl__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2CM_scl__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2CM_scl__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2CM_scl__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2CM_scl__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2CM_scl__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2CM_scl__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2CM_scl__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2CM_scl__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2CM_scl__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2CM_scl__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2CM_scl__PC EQU CYREG_PRT3_PC
I2CM_scl__PC2 EQU CYREG_PRT3_PC2
I2CM_scl__PORT EQU 3
I2CM_scl__PS EQU CYREG_PRT3_PS
I2CM_scl__SHIFT EQU 0

; I2CM_sda
I2CM_sda__0__DM__MASK EQU 0x38
I2CM_sda__0__DM__SHIFT EQU 3
I2CM_sda__0__DR EQU CYREG_PRT3_DR
I2CM_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2CM_sda__0__HSIOM_MASK EQU 0x000000F0
I2CM_sda__0__HSIOM_SHIFT EQU 4
I2CM_sda__0__INTCFG EQU CYREG_PRT3_INTCFG
I2CM_sda__0__INTSTAT EQU CYREG_PRT3_INTSTAT
I2CM_sda__0__MASK EQU 0x02
I2CM_sda__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2CM_sda__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2CM_sda__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2CM_sda__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2CM_sda__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2CM_sda__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2CM_sda__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2CM_sda__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2CM_sda__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2CM_sda__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2CM_sda__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2CM_sda__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2CM_sda__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2CM_sda__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2CM_sda__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2CM_sda__0__PC EQU CYREG_PRT3_PC
I2CM_sda__0__PC2 EQU CYREG_PRT3_PC2
I2CM_sda__0__PORT EQU 3
I2CM_sda__0__PS EQU CYREG_PRT3_PS
I2CM_sda__0__SHIFT EQU 1
I2CM_sda__DR EQU CYREG_PRT3_DR
I2CM_sda__INTCFG EQU CYREG_PRT3_INTCFG
I2CM_sda__INTSTAT EQU CYREG_PRT3_INTSTAT
I2CM_sda__MASK EQU 0x02
I2CM_sda__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2CM_sda__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2CM_sda__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2CM_sda__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2CM_sda__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2CM_sda__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2CM_sda__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2CM_sda__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2CM_sda__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2CM_sda__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2CM_sda__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2CM_sda__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2CM_sda__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2CM_sda__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2CM_sda__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2CM_sda__PC EQU CYREG_PRT3_PC
I2CM_sda__PC2 EQU CYREG_PRT3_PC2
I2CM_sda__PORT EQU 3
I2CM_sda__PS EQU CYREG_PRT3_PS
I2CM_sda__SHIFT EQU 1

; TILT_O
TILT_O__0__DM__MASK EQU 0x07
TILT_O__0__DM__SHIFT EQU 0
TILT_O__0__DR EQU CYREG_PRT1_DR
TILT_O__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
TILT_O__0__HSIOM_MASK EQU 0x0000000F
TILT_O__0__HSIOM_SHIFT EQU 0
TILT_O__0__INTCFG EQU CYREG_PRT1_INTCFG
TILT_O__0__INTSTAT EQU CYREG_PRT1_INTSTAT
TILT_O__0__MASK EQU 0x01
TILT_O__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
TILT_O__0__OUT_SEL_SHIFT EQU 0
TILT_O__0__OUT_SEL_VAL EQU 3
TILT_O__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
TILT_O__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
TILT_O__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
TILT_O__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
TILT_O__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
TILT_O__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
TILT_O__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
TILT_O__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
TILT_O__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
TILT_O__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
TILT_O__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
TILT_O__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
TILT_O__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
TILT_O__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
TILT_O__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
TILT_O__0__PC EQU CYREG_PRT1_PC
TILT_O__0__PC2 EQU CYREG_PRT1_PC2
TILT_O__0__PORT EQU 1
TILT_O__0__PS EQU CYREG_PRT1_PS
TILT_O__0__SHIFT EQU 0
TILT_O__DR EQU CYREG_PRT1_DR
TILT_O__INTCFG EQU CYREG_PRT1_INTCFG
TILT_O__INTSTAT EQU CYREG_PRT1_INTSTAT
TILT_O__MASK EQU 0x01
TILT_O__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
TILT_O__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
TILT_O__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
TILT_O__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
TILT_O__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
TILT_O__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
TILT_O__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
TILT_O__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
TILT_O__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
TILT_O__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
TILT_O__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
TILT_O__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
TILT_O__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
TILT_O__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
TILT_O__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
TILT_O__PC EQU CYREG_PRT1_PC
TILT_O__PC2 EQU CYREG_PRT1_PC2
TILT_O__PORT EQU 1
TILT_O__PS EQU CYREG_PRT1_PS
TILT_O__SHIFT EQU 0

; CLOCK
CLOCK__0__DM__MASK EQU 0xE00000
CLOCK__0__DM__SHIFT EQU 21
CLOCK__0__DR EQU CYREG_PRT2_DR
CLOCK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CLOCK__0__HSIOM_MASK EQU 0xF0000000
CLOCK__0__HSIOM_SHIFT EQU 28
CLOCK__0__INTCFG EQU CYREG_PRT2_INTCFG
CLOCK__0__INTSTAT EQU CYREG_PRT2_INTSTAT
CLOCK__0__MASK EQU 0x80
CLOCK__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
CLOCK__0__OUT_SEL_SHIFT EQU 14
CLOCK__0__OUT_SEL_VAL EQU 2
CLOCK__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CLOCK__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CLOCK__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CLOCK__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CLOCK__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CLOCK__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CLOCK__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CLOCK__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CLOCK__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CLOCK__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CLOCK__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CLOCK__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CLOCK__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CLOCK__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CLOCK__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CLOCK__0__PC EQU CYREG_PRT2_PC
CLOCK__0__PC2 EQU CYREG_PRT2_PC2
CLOCK__0__PORT EQU 2
CLOCK__0__PS EQU CYREG_PRT2_PS
CLOCK__0__SHIFT EQU 7
CLOCK__DR EQU CYREG_PRT2_DR
CLOCK__INTCFG EQU CYREG_PRT2_INTCFG
CLOCK__INTSTAT EQU CYREG_PRT2_INTSTAT
CLOCK__MASK EQU 0x80
CLOCK__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CLOCK__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CLOCK__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CLOCK__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CLOCK__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CLOCK__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CLOCK__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CLOCK__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CLOCK__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CLOCK__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CLOCK__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CLOCK__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CLOCK__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CLOCK__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CLOCK__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CLOCK__PC EQU CYREG_PRT2_PC
CLOCK__PC2 EQU CYREG_PRT2_PC2
CLOCK__PORT EQU 2
CLOCK__PS EQU CYREG_PRT2_PS
CLOCK__SHIFT EQU 7

; PAN_O
PAN_O__0__DM__MASK EQU 0x7000
PAN_O__0__DM__SHIFT EQU 12
PAN_O__0__DR EQU CYREG_PRT2_DR
PAN_O__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
PAN_O__0__HSIOM_MASK EQU 0x000F0000
PAN_O__0__HSIOM_SHIFT EQU 16
PAN_O__0__INTCFG EQU CYREG_PRT2_INTCFG
PAN_O__0__INTSTAT EQU CYREG_PRT2_INTSTAT
PAN_O__0__MASK EQU 0x10
PAN_O__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
PAN_O__0__OUT_SEL_SHIFT EQU 8
PAN_O__0__OUT_SEL_VAL EQU -1
PAN_O__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PAN_O__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PAN_O__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PAN_O__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PAN_O__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PAN_O__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PAN_O__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PAN_O__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PAN_O__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PAN_O__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PAN_O__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PAN_O__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PAN_O__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PAN_O__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PAN_O__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PAN_O__0__PC EQU CYREG_PRT2_PC
PAN_O__0__PC2 EQU CYREG_PRT2_PC2
PAN_O__0__PORT EQU 2
PAN_O__0__PS EQU CYREG_PRT2_PS
PAN_O__0__SHIFT EQU 4
PAN_O__DR EQU CYREG_PRT2_DR
PAN_O__INTCFG EQU CYREG_PRT2_INTCFG
PAN_O__INTSTAT EQU CYREG_PRT2_INTSTAT
PAN_O__MASK EQU 0x10
PAN_O__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PAN_O__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PAN_O__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PAN_O__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PAN_O__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PAN_O__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PAN_O__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PAN_O__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PAN_O__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PAN_O__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PAN_O__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PAN_O__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PAN_O__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PAN_O__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PAN_O__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PAN_O__PC EQU CYREG_PRT2_PC
PAN_O__PC2 EQU CYREG_PRT2_PC2
PAN_O__PORT EQU 2
PAN_O__PS EQU CYREG_PRT2_PS
PAN_O__SHIFT EQU 4

; RESET
RESET__0__DM__MASK EQU 0xE00
RESET__0__DM__SHIFT EQU 9
RESET__0__DR EQU CYREG_PRT1_DR
RESET__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
RESET__0__HSIOM_MASK EQU 0x0000F000
RESET__0__HSIOM_SHIFT EQU 12
RESET__0__INTCFG EQU CYREG_PRT1_INTCFG
RESET__0__INTSTAT EQU CYREG_PRT1_INTSTAT
RESET__0__MASK EQU 0x08
RESET__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
RESET__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
RESET__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
RESET__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
RESET__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
RESET__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
RESET__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
RESET__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
RESET__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
RESET__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
RESET__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
RESET__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
RESET__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
RESET__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
RESET__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
RESET__0__PC EQU CYREG_PRT1_PC
RESET__0__PC2 EQU CYREG_PRT1_PC2
RESET__0__PORT EQU 1
RESET__0__PS EQU CYREG_PRT1_PS
RESET__0__SHIFT EQU 3
RESET__DR EQU CYREG_PRT1_DR
RESET__INTCFG EQU CYREG_PRT1_INTCFG
RESET__INTSTAT EQU CYREG_PRT1_INTSTAT
RESET__MASK EQU 0x08
RESET__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
RESET__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
RESET__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
RESET__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
RESET__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
RESET__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
RESET__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
RESET__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
RESET__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
RESET__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
RESET__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
RESET__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
RESET__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
RESET__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
RESET__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
RESET__PC EQU CYREG_PRT1_PC
RESET__PC2 EQU CYREG_PRT1_PC2
RESET__PORT EQU 1
RESET__PS EQU CYREG_PRT1_PS
RESET__SHIFT EQU 3

; H100
H100__DIVIDER_MASK EQU 0x0000FFFF
H100__ENABLE EQU CYREG_CLK_DIVIDER_B00
H100__ENABLE_MASK EQU 0x80000000
H100__MASK EQU 0x80000000
H100__REGISTER EQU CYREG_CLK_DIVIDER_B00

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PSOC4A
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PSOC4A_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
