// Seed: 934701547
module module_0 (
    input wire id_0,
    input supply1 id_1,
    output tri1 id_2,
    input tri0 id_3
);
endmodule
module module_1 #(
    parameter id_7 = 32'd24
) (
    input  tri   id_0,
    input  wor   id_1,
    input  tri1  id_2,
    input  uwire id_3,
    output wor   id_4,
    input  wor   id_5
);
  supply0 _id_7 = -1'd0;
  wire [-1 'h0 -  -1 : id_7  +  1] id_8, id_9;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_4,
      id_0
  );
endmodule
module module_2 #(
    parameter id_0 = 32'd91
) (
    input supply1 _id_0,
    input tri1 id_1,
    input uwire id_2,
    output wor id_3,
    input wor id_4
);
  supply1  [  1  :  id_0  ]  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ;
  assign id_16 = -1;
  wire id_52, id_53, id_54;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_3,
      id_4
  );
  id_55 :
  assert property (@(posedge (-1)) -1)
  else $clog2(27);
  ;
endmodule
