

================================================================
== Vitis HLS Report for 'kernel'
================================================================
* Date:           Fri Jul 14 14:26:39 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        fpga
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_65_1  |        ?|        ?|      2040|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 53
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 46 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 10 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 54 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%e = alloca i32 1"   --->   Operation 55 'alloca' 'e' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%numIter_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %numIter"   --->   Operation 56 'read' 'numIter_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%convFPGA_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %convFPGA"   --->   Operation 57 'read' 'convFPGA_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%v_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %v"   --->   Operation 58 'read' 'v_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%w_5_loc = alloca i64 1"   --->   Operation 59 'alloca' 'w_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%w_1_loc = alloca i64 1"   --->   Operation 60 'alloca' 'w_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%w_3_loc = alloca i64 1"   --->   Operation 61 'alloca' 'w_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%e_2_loc = alloca i64 1"   --->   Operation 62 'alloca' 'e_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%vp = alloca i64 1" [fpga/kernel.cpp:56]   --->   Operation 63 'alloca' 'vp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %v_read, i32 3, i32 63" [fpga/kernel.cpp:27->fpga/kernel.cpp:60]   --->   Operation 64 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln65 = store i64 2e-05, i64 %e" [fpga/kernel.cpp:65]   --->   Operation 65 'store' 'store_ln65' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln65 = store i18 0, i18 %n" [fpga/kernel.cpp:65]   --->   Operation 66 'store' 'store_ln65' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i61 %trunc_ln" [fpga/kernel.cpp:27->fpga/kernel.cpp:60]   --->   Operation 67 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i64 %gmem0, i64 %sext_ln27" [fpga/kernel.cpp:27->fpga/kernel.cpp:60]   --->   Operation 68 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %gmem0_addr, i32 256" [fpga/kernel.cpp:27->fpga/kernel.cpp:60]   --->   Operation 69 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (0.00ns)   --->   "%call_ln27 = call void @kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2, i64 %gmem0, i61 %trunc_ln" [fpga/kernel.cpp:27->fpga/kernel.cpp:60]   --->   Operation 70 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 71 [1/2] (0.00ns)   --->   "%call_ln27 = call void @kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2, i64 %gmem0, i61 %trunc_ln" [fpga/kernel.cpp:27->fpga/kernel.cpp:60]   --->   Operation 71 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 72 [5/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [fpga/kernel.cpp:62]   --->   Operation 72 'writeresp' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 73 [4/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [fpga/kernel.cpp:62]   --->   Operation 73 'writeresp' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 74 [3/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [fpga/kernel.cpp:62]   --->   Operation 74 'writeresp' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 75 [2/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [fpga/kernel.cpp:62]   --->   Operation 75 'writeresp' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%spectopmodule_ln36 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [fpga/kernel.cpp:36]   --->   Operation 76 'spectopmodule' 'spectopmodule_ln36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 256, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem0"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 1, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %v, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %v, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %convFPGA, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %convFPGA, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %numIter, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %numIter, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [fpga/kernel.cpp:62]   --->   Operation 88 'writeresp' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 89 [1/1] (1.08ns)   --->   "%add_ln65 = add i64 %v_read, i64 1800" [fpga/kernel.cpp:65]   --->   Operation 89 'add' 'add_ln65' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (1.08ns)   --->   "%add_ln65_1 = add i64 %v_read, i64 136" [fpga/kernel.cpp:65]   --->   Operation 90 'add' 'add_ln65_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (1.08ns)   --->   "%add_ln65_2 = add i64 %v_read, i64 1928" [fpga/kernel.cpp:65]   --->   Operation 91 'add' 'add_ln65_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln65, i32 3, i32 63" [fpga/kernel.cpp:97]   --->   Operation 92 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln97_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln65_1, i32 3, i32 63" [fpga/kernel.cpp:97]   --->   Operation 93 'partselect' 'trunc_ln97_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln97_2 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln65_2, i32 3, i32 63" [fpga/kernel.cpp:97]   --->   Operation 94 'partselect' 'trunc_ln97_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln65 = br void %while.cond" [fpga/kernel.cpp:65]   --->   Operation 95 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.81>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%e_4 = load i64 %e" [fpga/kernel.cpp:121]   --->   Operation 96 'load' 'e_4' <Predicate = true> <Delay = 0.00>
ST_10 : [1/1] (0.47ns)   --->   Input mux for Operation 97 '%tmp_2 = fcmp_ogt  i64 %e_4, i64 1e-05'
ST_10 : Operation 97 [2/2] (2.34ns)   --->   "%tmp_2 = fcmp_ogt  i64 %e_4, i64 1e-05" [fpga/kernel.cpp:65]   --->   Operation 97 'dcmp' 'tmp_2' <Predicate = true> <Delay = 2.34> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.18>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%n_1 = load i18 %n" [fpga/kernel.cpp:117]   --->   Operation 98 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%bitcast_ln65 = bitcast i64 %e_4" [fpga/kernel.cpp:65]   --->   Operation 99 'bitcast' 'bitcast_ln65' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln65, i32 52, i32 62" [fpga/kernel.cpp:65]   --->   Operation 100 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i64 %bitcast_ln65" [fpga/kernel.cpp:65]   --->   Operation 101 'trunc' 'trunc_ln65' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.79ns)   --->   "%icmp_ln65_1 = icmp_ne  i11 %tmp_1, i11 2047" [fpga/kernel.cpp:65]   --->   Operation 102 'icmp' 'icmp_ln65_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 103 [1/1] (1.10ns)   --->   "%icmp_ln65_2 = icmp_eq  i52 %trunc_ln65, i52 0" [fpga/kernel.cpp:65]   --->   Operation 103 'icmp' 'icmp_ln65_2' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [1/1] (0.28ns)   --->   "%or_ln65 = or i1 %icmp_ln65_2, i1 %icmp_ln65_1" [fpga/kernel.cpp:65]   --->   Operation 104 'or' 'or_ln65' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [1/2] (2.81ns)   --->   "%tmp_2 = fcmp_ogt  i64 %e_4, i64 1e-05" [fpga/kernel.cpp:65]   --->   Operation 105 'dcmp' 'tmp_2' <Predicate = true> <Delay = 2.81> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln65)   --->   "%and_ln65_1 = and i1 %or_ln65, i1 %tmp_2" [fpga/kernel.cpp:65]   --->   Operation 106 'and' 'and_ln65_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [1/1] (0.87ns)   --->   "%icmp_ln65 = icmp_ult  i18 %n_1, i18 200000" [fpga/kernel.cpp:65]   --->   Operation 107 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 108 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln65 = and i1 %and_ln65_1, i1 %icmp_ln65" [fpga/kernel.cpp:65]   --->   Operation 108 'and' 'and_ln65' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 109 [1/1] (0.87ns)   --->   "%n_2 = add i18 %n_1, i18 1" [fpga/kernel.cpp:117]   --->   Operation 109 'add' 'n_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %and_ln65, void %while.end, void %VITIS_LOOP_69_2" [fpga/kernel.cpp:65]   --->   Operation 110 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [2/2] (1.08ns)   --->   "%call_ln0 = call void @kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3, i64 %gmem0, i64 %v_read, i64 %vp, i64 %e_2_loc, i64 %f"   --->   Operation 111 'call' 'call_ln0' <Predicate = (and_ln65)> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 112 [1/1] (0.42ns)   --->   "%store_ln65 = store i18 %n_2, i18 %n" [fpga/kernel.cpp:65]   --->   Operation 112 'store' 'store_ln65' <Predicate = (and_ln65)> <Delay = 0.42>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %numIter_read, i32 2, i32 63" [fpga/kernel.cpp:120]   --->   Operation 113 'partselect' 'trunc_ln3' <Predicate = (!and_ln65)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln120 = sext i62 %trunc_ln3" [fpga/kernel.cpp:120]   --->   Operation 114 'sext' 'sext_ln120' <Predicate = (!and_ln65)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln120" [fpga/kernel.cpp:120]   --->   Operation 115 'getelementptr' 'gmem1_addr' <Predicate = (!and_ln65)> <Delay = 0.00>
ST_11 : [1/1] (0.47ns)   --->   Input mux for Operation 116 '%tmp_4 = fcmp_olt  i64 %e_4, i64 1e-05'
ST_11 : Operation 116 [2/2] (2.34ns)   --->   "%tmp_4 = fcmp_olt  i64 %e_4, i64 1e-05" [fpga/kernel.cpp:121]   --->   Operation 116 'dcmp' 'tmp_4' <Predicate = (!and_ln65)> <Delay = 2.34> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i64 %convFPGA_read" [fpga/kernel.cpp:121]   --->   Operation 117 'trunc' 'trunc_ln121' <Predicate = (!and_ln65)> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln121_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %convFPGA_read, i32 2, i32 63" [fpga/kernel.cpp:121]   --->   Operation 118 'partselect' 'trunc_ln121_1' <Predicate = (!and_ln65)> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln121 = sext i62 %trunc_ln121_1" [fpga/kernel.cpp:121]   --->   Operation 119 'sext' 'sext_ln121' <Predicate = (!and_ln65)> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%gmem1_addr_1 = getelementptr i32 %gmem1, i64 %sext_ln121" [fpga/kernel.cpp:121]   --->   Operation 120 'getelementptr' 'gmem1_addr_1' <Predicate = (!and_ln65)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 121 [1/2] (0.00ns)   --->   "%call_ln0 = call void @kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3, i64 %gmem0, i64 %v_read, i64 %vp, i64 %e_2_loc, i64 %f"   --->   Operation 121 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 1.08>
ST_13 : Operation 122 [2/2] (1.08ns)   --->   "%call_ln0 = call void @kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5, i64 %gmem0, i64 %vp, i64 %v_read, i64 %w_3_loc"   --->   Operation 122 'call' 'call_ln0' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 123 [1/2] (0.00ns)   --->   "%call_ln0 = call void @kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5, i64 %gmem0, i64 %vp, i64 %v_read, i64 %w_3_loc"   --->   Operation 123 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 1.08>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "%w_3_loc_load = load i64 %w_3_loc"   --->   Operation 124 'load' 'w_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 125 [2/2] (1.08ns)   --->   "%call_ln97 = call void @kernel_Pipeline_VITIS_LOOP_97_6, i64 %w_3_loc_load, i64 %gmem0, i61 %trunc_ln1, i64 %v_read, i61 %trunc_ln97_1, i61 %trunc_ln97_2, i64 %w_1_loc" [fpga/kernel.cpp:97]   --->   Operation 125 'call' 'call_ln97' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 126 [1/2] (0.00ns)   --->   "%call_ln97 = call void @kernel_Pipeline_VITIS_LOOP_97_6, i64 %w_3_loc_load, i64 %gmem0, i61 %trunc_ln1, i64 %v_read, i61 %trunc_ln97_1, i61 %trunc_ln97_2, i64 %w_1_loc" [fpga/kernel.cpp:97]   --->   Operation 126 'call' 'call_ln97' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 1.08>
ST_17 : Operation 127 [1/1] (0.00ns)   --->   "%w_1_loc_load = load i64 %w_1_loc"   --->   Operation 127 'load' 'w_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 128 [2/2] (1.08ns)   --->   "%call_ln0 = call void @kernel_Pipeline_VITIS_LOOP_104_7, i64 %w_1_loc_load, i64 %gmem0, i64 %v_read, i64 %w_5_loc"   --->   Operation 128 'call' 'call_ln0' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 129 [1/2] (0.00ns)   --->   "%call_ln0 = call void @kernel_Pipeline_VITIS_LOOP_104_7, i64 %w_1_loc_load, i64 %gmem0, i64 %v_read, i64 %w_5_loc"   --->   Operation 129 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 7.04>
ST_19 : Operation 130 [1/1] (0.00ns)   --->   "%w_5_loc_load = load i64 %w_5_loc"   --->   Operation 130 'load' 'w_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.42ns)   --->   Input mux for Operation 131 '%w = dmul i64 %w_5_loc_load, i64 0.00390625'
ST_19 : Operation 131 [5/5] (6.61ns)   --->   "%w = dmul i64 %w_5_loc_load, i64 0.00390625" [fpga/kernel.cpp:111]   --->   Operation 131 'dmul' 'w' <Predicate = true> <Delay = 6.61> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.04>
ST_20 : Operation 132 [4/5] (7.04ns)   --->   "%w = dmul i64 %w_5_loc_load, i64 0.00390625" [fpga/kernel.cpp:111]   --->   Operation 132 'dmul' 'w' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.04>
ST_21 : Operation 133 [3/5] (7.04ns)   --->   "%w = dmul i64 %w_5_loc_load, i64 0.00390625" [fpga/kernel.cpp:111]   --->   Operation 133 'dmul' 'w' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.04>
ST_22 : Operation 134 [2/5] (7.04ns)   --->   "%w = dmul i64 %w_5_loc_load, i64 0.00390625" [fpga/kernel.cpp:111]   --->   Operation 134 'dmul' 'w' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.04>
ST_23 : Operation 135 [1/5] (7.04ns)   --->   "%w = dmul i64 %w_5_loc_load, i64 0.00390625" [fpga/kernel.cpp:111]   --->   Operation 135 'dmul' 'w' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.92>
ST_24 : Operation 136 [1/1] (0.00ns)   --->   "%e_2_loc_load = load i64 %e_2_loc"   --->   Operation 136 'load' 'e_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 137 [22/22] (5.92ns)   --->   "%e_3 = ddiv i64 %e_2_loc_load, i64 %w" [fpga/kernel.cpp:112]   --->   Operation 137 'ddiv' 'e_3' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.92>
ST_25 : Operation 138 [21/22] (5.92ns)   --->   "%e_3 = ddiv i64 %e_2_loc_load, i64 %w" [fpga/kernel.cpp:112]   --->   Operation 138 'ddiv' 'e_3' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.92>
ST_26 : Operation 139 [20/22] (5.92ns)   --->   "%e_3 = ddiv i64 %e_2_loc_load, i64 %w" [fpga/kernel.cpp:112]   --->   Operation 139 'ddiv' 'e_3' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.92>
ST_27 : Operation 140 [19/22] (5.92ns)   --->   "%e_3 = ddiv i64 %e_2_loc_load, i64 %w" [fpga/kernel.cpp:112]   --->   Operation 140 'ddiv' 'e_3' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.92>
ST_28 : Operation 141 [18/22] (5.92ns)   --->   "%e_3 = ddiv i64 %e_2_loc_load, i64 %w" [fpga/kernel.cpp:112]   --->   Operation 141 'ddiv' 'e_3' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.92>
ST_29 : Operation 142 [17/22] (5.92ns)   --->   "%e_3 = ddiv i64 %e_2_loc_load, i64 %w" [fpga/kernel.cpp:112]   --->   Operation 142 'ddiv' 'e_3' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.92>
ST_30 : Operation 143 [16/22] (5.92ns)   --->   "%e_3 = ddiv i64 %e_2_loc_load, i64 %w" [fpga/kernel.cpp:112]   --->   Operation 143 'ddiv' 'e_3' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.92>
ST_31 : Operation 144 [15/22] (5.92ns)   --->   "%e_3 = ddiv i64 %e_2_loc_load, i64 %w" [fpga/kernel.cpp:112]   --->   Operation 144 'ddiv' 'e_3' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.92>
ST_32 : Operation 145 [14/22] (5.92ns)   --->   "%e_3 = ddiv i64 %e_2_loc_load, i64 %w" [fpga/kernel.cpp:112]   --->   Operation 145 'ddiv' 'e_3' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.92>
ST_33 : Operation 146 [13/22] (5.92ns)   --->   "%e_3 = ddiv i64 %e_2_loc_load, i64 %w" [fpga/kernel.cpp:112]   --->   Operation 146 'ddiv' 'e_3' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.92>
ST_34 : Operation 147 [12/22] (5.92ns)   --->   "%e_3 = ddiv i64 %e_2_loc_load, i64 %w" [fpga/kernel.cpp:112]   --->   Operation 147 'ddiv' 'e_3' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.92>
ST_35 : Operation 148 [11/22] (5.92ns)   --->   "%e_3 = ddiv i64 %e_2_loc_load, i64 %w" [fpga/kernel.cpp:112]   --->   Operation 148 'ddiv' 'e_3' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.92>
ST_36 : Operation 149 [10/22] (5.92ns)   --->   "%e_3 = ddiv i64 %e_2_loc_load, i64 %w" [fpga/kernel.cpp:112]   --->   Operation 149 'ddiv' 'e_3' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.92>
ST_37 : Operation 150 [9/22] (5.92ns)   --->   "%e_3 = ddiv i64 %e_2_loc_load, i64 %w" [fpga/kernel.cpp:112]   --->   Operation 150 'ddiv' 'e_3' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.92>
ST_38 : Operation 151 [8/22] (5.92ns)   --->   "%e_3 = ddiv i64 %e_2_loc_load, i64 %w" [fpga/kernel.cpp:112]   --->   Operation 151 'ddiv' 'e_3' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.92>
ST_39 : Operation 152 [7/22] (5.92ns)   --->   "%e_3 = ddiv i64 %e_2_loc_load, i64 %w" [fpga/kernel.cpp:112]   --->   Operation 152 'ddiv' 'e_3' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.92>
ST_40 : Operation 153 [6/22] (5.92ns)   --->   "%e_3 = ddiv i64 %e_2_loc_load, i64 %w" [fpga/kernel.cpp:112]   --->   Operation 153 'ddiv' 'e_3' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.92>
ST_41 : Operation 154 [5/22] (5.92ns)   --->   "%e_3 = ddiv i64 %e_2_loc_load, i64 %w" [fpga/kernel.cpp:112]   --->   Operation 154 'ddiv' 'e_3' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.92>
ST_42 : Operation 155 [4/22] (5.92ns)   --->   "%e_3 = ddiv i64 %e_2_loc_load, i64 %w" [fpga/kernel.cpp:112]   --->   Operation 155 'ddiv' 'e_3' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.92>
ST_43 : Operation 156 [3/22] (5.92ns)   --->   "%e_3 = ddiv i64 %e_2_loc_load, i64 %w" [fpga/kernel.cpp:112]   --->   Operation 156 'ddiv' 'e_3' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.92>
ST_44 : Operation 157 [2/22] (5.92ns)   --->   "%e_3 = ddiv i64 %e_2_loc_load, i64 %w" [fpga/kernel.cpp:112]   --->   Operation 157 'ddiv' 'e_3' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.35>
ST_45 : Operation 158 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [fpga/kernel.cpp:65]   --->   Operation 158 'specloopname' 'specloopname_ln65' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 159 [1/22] (5.92ns)   --->   "%e_3 = ddiv i64 %e_2_loc_load, i64 %w" [fpga/kernel.cpp:112]   --->   Operation 159 'ddiv' 'e_3' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 160 [1/1] (0.42ns)   --->   "%store_ln65 = store i64 %e_3, i64 %e" [fpga/kernel.cpp:65]   --->   Operation 160 'store' 'store_ln65' <Predicate = true> <Delay = 0.42>
ST_45 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln65 = br void %while.cond" [fpga/kernel.cpp:65]   --->   Operation 161 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>

State 46 <SV = 11> <Delay = 7.30>
ST_46 : Operation 162 [1/1] (7.30ns)   --->   "%gmem1_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [fpga/kernel.cpp:120]   --->   Operation 162 'writereq' 'gmem1_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 163 [1/2] (2.81ns)   --->   "%tmp_4 = fcmp_olt  i64 %e_4, i64 1e-05" [fpga/kernel.cpp:121]   --->   Operation 163 'dcmp' 'tmp_4' <Predicate = true> <Delay = 2.81> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 12> <Delay = 7.30>
ST_47 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i18 %n_1" [fpga/kernel.cpp:62]   --->   Operation 164 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 165 [1/1] (7.30ns)   --->   "%write_ln120 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem1_addr, i32 %zext_ln62, i4 15" [fpga/kernel.cpp:120]   --->   Operation 165 'write' 'write_ln120' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node shl_ln121_2)   --->   "%and_ln121 = and i1 %or_ln65, i1 %tmp_4" [fpga/kernel.cpp:121]   --->   Operation 166 'and' 'and_ln121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node shl_ln121_2)   --->   "%zext_ln121 = zext i1 %and_ln121" [fpga/kernel.cpp:121]   --->   Operation 167 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln121_1 = zext i2 %trunc_ln121" [fpga/kernel.cpp:121]   --->   Operation 168 'zext' 'zext_ln121_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 169 [1/1] (0.51ns)   --->   "%shl_ln121 = shl i4 1, i4 %zext_ln121_1" [fpga/kernel.cpp:121]   --->   Operation 169 'shl' 'shl_ln121' <Predicate = true> <Delay = 0.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node shl_ln121_2)   --->   "%shl_ln121_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln121, i3 0" [fpga/kernel.cpp:121]   --->   Operation 170 'bitconcatenate' 'shl_ln121_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node shl_ln121_2)   --->   "%zext_ln121_2 = zext i5 %shl_ln121_1" [fpga/kernel.cpp:121]   --->   Operation 171 'zext' 'zext_ln121_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 172 [1/1] (0.68ns) (out node of the LUT)   --->   "%shl_ln121_2 = shl i25 %zext_ln121, i25 %zext_ln121_2" [fpga/kernel.cpp:121]   --->   Operation 172 'shl' 'shl_ln121_2' <Predicate = true> <Delay = 0.68> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 173 [1/1] (7.30ns)   --->   "%empty_26 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem1_addr_1, i32 1" [fpga/kernel.cpp:121]   --->   Operation 173 'writereq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 13> <Delay = 7.30>
ST_48 : Operation 174 [5/5] (7.30ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem1_addr" [fpga/kernel.cpp:120]   --->   Operation 174 'writeresp' 'gmem1_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln121_3 = zext i25 %shl_ln121_2" [fpga/kernel.cpp:121]   --->   Operation 175 'zext' 'zext_ln121_3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 176 [1/1] (7.30ns)   --->   "%write_ln121 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem1_addr_1, i32 %zext_ln121_3, i4 %shl_ln121" [fpga/kernel.cpp:121]   --->   Operation 176 'write' 'write_ln121' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 14> <Delay = 7.30>
ST_49 : Operation 177 [4/5] (7.30ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem1_addr" [fpga/kernel.cpp:120]   --->   Operation 177 'writeresp' 'gmem1_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 178 [5/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem1_addr_1" [fpga/kernel.cpp:121]   --->   Operation 178 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 15> <Delay = 7.30>
ST_50 : Operation 179 [3/5] (7.30ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem1_addr" [fpga/kernel.cpp:120]   --->   Operation 179 'writeresp' 'gmem1_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 180 [4/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem1_addr_1" [fpga/kernel.cpp:121]   --->   Operation 180 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 16> <Delay = 7.30>
ST_51 : Operation 181 [2/5] (7.30ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem1_addr" [fpga/kernel.cpp:120]   --->   Operation 181 'writeresp' 'gmem1_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 182 [3/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem1_addr_1" [fpga/kernel.cpp:121]   --->   Operation 182 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 17> <Delay = 7.30>
ST_52 : Operation 183 [1/5] (7.30ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem1_addr" [fpga/kernel.cpp:120]   --->   Operation 183 'writeresp' 'gmem1_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 184 [2/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem1_addr_1" [fpga/kernel.cpp:121]   --->   Operation 184 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 18> <Delay = 7.30>
ST_53 : Operation 185 [1/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem1_addr_1" [fpga/kernel.cpp:121]   --->   Operation 185 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 186 [1/1] (0.00ns)   --->   "%ret_ln123 = ret" [fpga/kernel.cpp:123]   --->   Operation 186 'ret' 'ret_ln123' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('numIter_read') on port 'numIter' [9]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr', fpga/kernel.cpp:27->fpga/kernel.cpp:60) [31]  (0.000 ns)
	bus request operation ('empty', fpga/kernel.cpp:27->fpga/kernel.cpp:60) on port 'gmem0' (fpga/kernel.cpp:27->fpga/kernel.cpp:60) [32]  (7.300 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_25', fpga/kernel.cpp:62) on port 'gmem0' (fpga/kernel.cpp:62) [34]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_25', fpga/kernel.cpp:62) on port 'gmem0' (fpga/kernel.cpp:62) [34]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_25', fpga/kernel.cpp:62) on port 'gmem0' (fpga/kernel.cpp:62) [34]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_25', fpga/kernel.cpp:62) on port 'gmem0' (fpga/kernel.cpp:62) [34]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_25', fpga/kernel.cpp:62) on port 'gmem0' (fpga/kernel.cpp:62) [34]  (7.300 ns)

 <State 10>: 2.816ns
The critical path consists of the following:
	'load' operation ('e', fpga/kernel.cpp:121) on local variable 'e' [46]  (0.000 ns)
	multiplexor before operation 'dcmp' with delay (0.476 ns)
'dcmp' operation ('tmp_2', fpga/kernel.cpp:65) [53]  (2.340 ns)

 <State 11>: 4.188ns
The critical path consists of the following:
	'dcmp' operation ('tmp_2', fpga/kernel.cpp:65) [53]  (2.816 ns)
	'and' operation ('and_ln65_1', fpga/kernel.cpp:65) [54]  (0.000 ns)
	'and' operation ('and_ln65', fpga/kernel.cpp:65) [56]  (0.287 ns)
	blocking operation 1.085 ns on control path)

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 1.085ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5' [63]  (1.085 ns)

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 1.089ns
The critical path consists of the following:
	'load' operation ('w_3_loc_load') on local variable 'w_3_loc' [64]  (0.000 ns)
	'call' operation ('call_ln97', fpga/kernel.cpp:97) to 'kernel_Pipeline_VITIS_LOOP_97_6' [65]  (1.089 ns)

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 1.085ns
The critical path consists of the following:
	'load' operation ('w_1_loc_load') on local variable 'w_1_loc' [66]  (0.000 ns)
	'call' operation ('call_ln0') to 'kernel_Pipeline_VITIS_LOOP_104_7' [67]  (1.085 ns)

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 7.042ns
The critical path consists of the following:
	'load' operation ('w_5_loc_load') on local variable 'w_5_loc' [68]  (0.000 ns)
	multiplexor before operation 'dmul' with delay (0.427 ns)
'dmul' operation ('w', fpga/kernel.cpp:111) [69]  (6.615 ns)

 <State 20>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('w', fpga/kernel.cpp:111) [69]  (7.042 ns)

 <State 21>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('w', fpga/kernel.cpp:111) [69]  (7.042 ns)

 <State 22>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('w', fpga/kernel.cpp:111) [69]  (7.042 ns)

 <State 23>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('w', fpga/kernel.cpp:111) [69]  (7.042 ns)

 <State 24>: 5.926ns
The critical path consists of the following:
	'load' operation ('e_2_loc_load') on local variable 'e_2_loc' [62]  (0.000 ns)
	'ddiv' operation ('e', fpga/kernel.cpp:112) [70]  (5.926 ns)

 <State 25>: 5.926ns
The critical path consists of the following:
	'ddiv' operation ('e', fpga/kernel.cpp:112) [70]  (5.926 ns)

 <State 26>: 5.926ns
The critical path consists of the following:
	'ddiv' operation ('e', fpga/kernel.cpp:112) [70]  (5.926 ns)

 <State 27>: 5.926ns
The critical path consists of the following:
	'ddiv' operation ('e', fpga/kernel.cpp:112) [70]  (5.926 ns)

 <State 28>: 5.926ns
The critical path consists of the following:
	'ddiv' operation ('e', fpga/kernel.cpp:112) [70]  (5.926 ns)

 <State 29>: 5.926ns
The critical path consists of the following:
	'ddiv' operation ('e', fpga/kernel.cpp:112) [70]  (5.926 ns)

 <State 30>: 5.926ns
The critical path consists of the following:
	'ddiv' operation ('e', fpga/kernel.cpp:112) [70]  (5.926 ns)

 <State 31>: 5.926ns
The critical path consists of the following:
	'ddiv' operation ('e', fpga/kernel.cpp:112) [70]  (5.926 ns)

 <State 32>: 5.926ns
The critical path consists of the following:
	'ddiv' operation ('e', fpga/kernel.cpp:112) [70]  (5.926 ns)

 <State 33>: 5.926ns
The critical path consists of the following:
	'ddiv' operation ('e', fpga/kernel.cpp:112) [70]  (5.926 ns)

 <State 34>: 5.926ns
The critical path consists of the following:
	'ddiv' operation ('e', fpga/kernel.cpp:112) [70]  (5.926 ns)

 <State 35>: 5.926ns
The critical path consists of the following:
	'ddiv' operation ('e', fpga/kernel.cpp:112) [70]  (5.926 ns)

 <State 36>: 5.926ns
The critical path consists of the following:
	'ddiv' operation ('e', fpga/kernel.cpp:112) [70]  (5.926 ns)

 <State 37>: 5.926ns
The critical path consists of the following:
	'ddiv' operation ('e', fpga/kernel.cpp:112) [70]  (5.926 ns)

 <State 38>: 5.926ns
The critical path consists of the following:
	'ddiv' operation ('e', fpga/kernel.cpp:112) [70]  (5.926 ns)

 <State 39>: 5.926ns
The critical path consists of the following:
	'ddiv' operation ('e', fpga/kernel.cpp:112) [70]  (5.926 ns)

 <State 40>: 5.926ns
The critical path consists of the following:
	'ddiv' operation ('e', fpga/kernel.cpp:112) [70]  (5.926 ns)

 <State 41>: 5.926ns
The critical path consists of the following:
	'ddiv' operation ('e', fpga/kernel.cpp:112) [70]  (5.926 ns)

 <State 42>: 5.926ns
The critical path consists of the following:
	'ddiv' operation ('e', fpga/kernel.cpp:112) [70]  (5.926 ns)

 <State 43>: 5.926ns
The critical path consists of the following:
	'ddiv' operation ('e', fpga/kernel.cpp:112) [70]  (5.926 ns)

 <State 44>: 5.926ns
The critical path consists of the following:
	'ddiv' operation ('e', fpga/kernel.cpp:112) [70]  (5.926 ns)

 <State 45>: 6.353ns
The critical path consists of the following:
	'ddiv' operation ('e', fpga/kernel.cpp:112) [70]  (5.926 ns)
	'store' operation ('store_ln65', fpga/kernel.cpp:65) of variable 'e', fpga/kernel.cpp:112 on local variable 'e' [71]  (0.427 ns)

 <State 46>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem1_addr_req', fpga/kernel.cpp:120) on port 'gmem1' (fpga/kernel.cpp:120) [79]  (7.300 ns)

 <State 47>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln120', fpga/kernel.cpp:120) on port 'gmem1' (fpga/kernel.cpp:120) [80]  (7.300 ns)

 <State 48>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_resp', fpga/kernel.cpp:120) on port 'gmem1' (fpga/kernel.cpp:120) [81]  (7.300 ns)

 <State 49>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_resp', fpga/kernel.cpp:120) on port 'gmem1' (fpga/kernel.cpp:120) [81]  (7.300 ns)

 <State 50>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_resp', fpga/kernel.cpp:120) on port 'gmem1' (fpga/kernel.cpp:120) [81]  (7.300 ns)

 <State 51>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_resp', fpga/kernel.cpp:120) on port 'gmem1' (fpga/kernel.cpp:120) [81]  (7.300 ns)

 <State 52>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_resp', fpga/kernel.cpp:120) on port 'gmem1' (fpga/kernel.cpp:120) [81]  (7.300 ns)

 <State 53>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_27', fpga/kernel.cpp:121) on port 'gmem1' (fpga/kernel.cpp:121) [97]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
