LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY dec_hex IS
	port (
		entrada : in std_logic_vector(3 downto 0);
		HEX0 : out std_logic_vector(7 downto 0)
	);
end dec_hex;

architecture arch_dec_hex of dec_hex is
	begin
	
	process(entrada)
	begin
		case entrada is
			when "0000" => HEX0 <= "11000000"; -- 0
			when "0001" => HEX0 <= "11111001"; -- 1
			when "0010" => HEX0 <= "10100100"; -- 2
			when "0011" => HEX0 <= "10110000"; -- 3
			when "0100" => HEX0 <= "10011001"; -- 4
			when "0101" => HEX0 <= "10010010"; -- 5
			when "0110" => HEX0 <= "10000010"; -- 6
			when "0111" => HEX0 <= "11111000"; -- 7
			when "1000" => HEX0 <= "10000000"; -- 8
			when "1001" => HEX0 <= "10010000"; -- 9
			when "1010" => HEX0 <= "10001000"; -- A
			when "1011" => HEX0 <= "10000011"; -- b
			when "1100" => HEX0 <= "11000110"; -- C
			when "1101" => HEX0 <= "10100001"; -- d
			when "1110" => HEX0 <= "10000110"; -- E
			when "1111" => HEX0 <= "10001110"; -- F
			when others => HEX0 <= "11111111";
		end case;
	end process;
end arch_dec_hex;
