<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<unit xmlns="http://www.srcML.org/srcML/src" xmlns:pos="http://www.srcML.org/srcML/position" revision="1.0.0" language="C" filename="dataset/ropgen/aug/1/24526.c" pos:tabs="8"><function pos:start="1:1" pos:end="35:1"><type pos:start="1:1" pos:end="1:11"><specifier pos:start="1:1" pos:end="1:6">static</specifier> <name pos:start="1:8" pos:end="1:11">void</name></type> <name pos:start="1:13" pos:end="1:19">gen_rsr</name><parameter_list pos:start="1:20" pos:end="1:62">(<parameter pos:start="1:21" pos:end="1:36"><decl pos:start="1:21" pos:end="1:36"><type pos:start="1:21" pos:end="1:36"><name pos:start="1:21" pos:end="1:32">DisasContext</name> <modifier pos:start="1:34" pos:end="1:34">*</modifier></type><name pos:start="1:35" pos:end="1:36">dc</name></decl></parameter>, <parameter pos:start="1:39" pos:end="1:48"><decl pos:start="1:39" pos:end="1:48"><type pos:start="1:39" pos:end="1:48"><name pos:start="1:39" pos:end="1:46">TCGv_i32</name></type> <name pos:start="1:48" pos:end="1:48">d</name></decl></parameter>, <parameter pos:start="1:51" pos:end="1:61"><decl pos:start="1:51" pos:end="1:61"><type pos:start="1:51" pos:end="1:61"><name pos:start="1:51" pos:end="1:58">uint32_t</name></type> <name pos:start="1:60" pos:end="1:61">sr</name></decl></parameter>)</parameter_list>

<block pos:start="3:1" pos:end="35:1">{<block_content pos:start="5:5" pos:end="33:5">

    <expr_stmt pos:start="5:5" pos:end="13:6"><expr pos:start="5:5" pos:end="13:5"><specifier pos:start="5:5" pos:end="5:10">static</specifier> <macro pos:start="5:12" pos:end="5:42"><name pos:start="5:12" pos:end="5:15">void</name> <argument_list pos:start="5:17" pos:end="5:42">(<argument pos:start="5:18" pos:end="5:41">* const rsr_handler[<literal type="number" pos:start="5:38" pos:end="5:40">256</literal>]</argument>)</argument_list></macro><operator pos:start="5:43" pos:end="5:43">(</operator><name pos:start="5:44" pos:end="5:55">DisasContext</name> <operator pos:start="5:57" pos:end="5:57">*</operator><name pos:start="5:58" pos:end="5:59">dc</name><operator pos:start="5:60" pos:end="5:60">,</operator>

            <name pos:start="7:13" pos:end="7:20">TCGv_i32</name> <name pos:start="7:22" pos:end="7:22">d</name><operator pos:start="7:23" pos:end="7:23">,</operator> <name pos:start="7:25" pos:end="7:32">uint32_t</name> <name pos:start="7:34" pos:end="7:35">sr</name><operator pos:start="7:36" pos:end="7:36">)</operator> <operator pos:start="7:38" pos:end="7:38">=</operator> <block pos:start="7:40" pos:end="13:5">{

        <expr pos:start="9:9" pos:end="9:33"><index pos:start="9:9" pos:end="9:16">[<expr pos:start="9:10" pos:end="9:15"><name pos:start="9:10" pos:end="9:15">CCOUNT</name></expr>]</index> <operator pos:start="9:18" pos:end="9:18">=</operator> <name pos:start="9:20" pos:end="9:33">gen_rsr_ccount</name></expr>,

        <expr pos:start="11:9" pos:end="11:37"><index pos:start="11:9" pos:end="11:18">[<expr pos:start="11:10" pos:end="11:17"><name pos:start="11:10" pos:end="11:17">PTEVADDR</name></expr>]</index> <operator pos:start="11:20" pos:end="11:20">=</operator> <name pos:start="11:22" pos:end="11:37">gen_rsr_ptevaddr</name></expr>,

    }</block></expr>;</expr_stmt>



    <if_stmt pos:start="17:5" pos:end="33:5"><if pos:start="17:5" pos:end="29:5">if <condition pos:start="17:8" pos:end="17:22">(<expr pos:start="17:9" pos:end="17:21"><name pos:start="17:9" pos:end="17:21"><name pos:start="17:9" pos:end="17:17">sregnames</name><index pos:start="17:18" pos:end="17:21">[<expr pos:start="17:19" pos:end="17:20"><name pos:start="17:19" pos:end="17:20">sr</name></expr>]</index></name></expr>)</condition> <block pos:start="17:24" pos:end="29:5">{<block_content pos:start="19:9" pos:end="27:9">

        <if_stmt pos:start="19:9" pos:end="27:9"><if pos:start="19:9" pos:end="23:9">if <condition pos:start="19:12" pos:end="19:28">(<expr pos:start="19:13" pos:end="19:27"><name pos:start="19:13" pos:end="19:27"><name pos:start="19:13" pos:end="19:23">rsr_handler</name><index pos:start="19:24" pos:end="19:27">[<expr pos:start="19:25" pos:end="19:26"><name pos:start="19:25" pos:end="19:26">sr</name></expr>]</index></name></expr>)</condition> <block pos:start="19:30" pos:end="23:9">{<block_content pos:start="21:13" pos:end="21:39">

            <expr_stmt pos:start="21:13" pos:end="21:39"><expr pos:start="21:13" pos:end="21:38"><name pos:start="21:13" pos:end="21:27"><name pos:start="21:13" pos:end="21:23">rsr_handler</name><index pos:start="21:24" pos:end="21:27">[<expr pos:start="21:25" pos:end="21:26"><name pos:start="21:25" pos:end="21:26">sr</name></expr>]</index></name><operator pos:start="21:28" pos:end="21:28">(</operator><name pos:start="21:29" pos:end="21:30">dc</name><operator pos:start="21:31" pos:end="21:31">,</operator> <name pos:start="21:33" pos:end="21:33">d</name><operator pos:start="21:34" pos:end="21:34">,</operator> <name pos:start="21:36" pos:end="21:37">sr</name><operator pos:start="21:38" pos:end="21:38">)</operator></expr>;</expr_stmt>

        </block_content>}</block></if> <else pos:start="23:11" pos:end="27:9">else <block pos:start="23:16" pos:end="27:9">{<block_content pos:start="25:13" pos:end="25:43">

            <expr_stmt pos:start="25:13" pos:end="25:43"><expr pos:start="25:13" pos:end="25:42"><call pos:start="25:13" pos:end="25:42"><name pos:start="25:13" pos:end="25:27">tcg_gen_mov_i32</name><argument_list pos:start="25:28" pos:end="25:42">(<argument pos:start="25:29" pos:end="25:29"><expr pos:start="25:29" pos:end="25:29"><name pos:start="25:29" pos:end="25:29">d</name></expr></argument>, <argument pos:start="25:32" pos:end="25:41"><expr pos:start="25:32" pos:end="25:41"><name pos:start="25:32" pos:end="25:41"><name pos:start="25:32" pos:end="25:37">cpu_SR</name><index pos:start="25:38" pos:end="25:41">[<expr pos:start="25:39" pos:end="25:40"><name pos:start="25:39" pos:end="25:40">sr</name></expr>]</index></name></expr></argument>)</argument_list></call></expr>;</expr_stmt>

        </block_content>}</block></else></if_stmt>

    </block_content>}</block></if> <else pos:start="29:7" pos:end="33:5">else <block pos:start="29:12" pos:end="33:5">{<block_content pos:start="31:9" pos:end="31:49">

        <expr_stmt pos:start="31:9" pos:end="31:49"><expr pos:start="31:9" pos:end="31:48"><call pos:start="31:9" pos:end="31:48"><name pos:start="31:9" pos:end="31:16">qemu_log</name><argument_list pos:start="31:17" pos:end="31:48">(<argument pos:start="31:18" pos:end="31:43"><expr pos:start="31:18" pos:end="31:43"><literal type="string" pos:start="31:18" pos:end="31:43">"RSR %d not implemented, "</literal></expr></argument>, <argument pos:start="31:46" pos:end="31:47"><expr pos:start="31:46" pos:end="31:47"><name pos:start="31:46" pos:end="31:47">sr</name></expr></argument>)</argument_list></call></expr>;</expr_stmt>

    </block_content>}</block></else></if_stmt>

</block_content>}</block></function>
</unit>
