CLK=4000000		-- 4.000000 MHz CLK
XTAL1=2457600		-- 2.457600 MHz XTAL1

IACK_L=1
RESET_L=0 #4
RESET_L=1 #4

#2 VR=0x40		-- Vector base 0x40 with SEI=0
#1 IMRA=0b00100000	-- Timer A mask enable
#1 IERA=0b00100000	-- Timer A enable
#1 TADR=192		-- Data counter 192 with prescale 64 is 200 Hz
#1 TACR=5		-- Control mode 5 is prescale 64, starting the timer

#19999 IRQ_L!1		-- assert that a timer A interrupt is requested
    #1 IRQ_L!0		-- after 64*192=12288 XTAL1 cycles = 20000 CLK cycles
IACK_L=0 #1 IACK_L=1	-- interrupt acknowledge

#19998 IRQ_L!1
    #1 IRQ_L!0
IACK_L=0 #1 IACK_L=1

#19998 IRQ_L!1
    #1 IRQ_L!0
IACK_L=0 #1 IACK_L=1

#19998 IRQ_L!1
    #1 IRQ_L!0
IACK_L=0 #1 IACK_L=1

#19998 IRQ_L!1
    #1 IRQ_L!0
IACK_L=0 #1 IACK_L=1

#19998 IRQ_L!1
    #1 IRQ_L!0
IACK_L=0 #1 IACK_L=1

#19998 IRQ_L!1
    #1 IRQ_L!0
IACK_L=0 #1 IACK_L=1

#19998 IRQ_L!1
    #1 IRQ_L!0
IACK_L=0 #1 IACK_L=1

-- ... the timer repeats indefinitely in 20000 CLK cycles ...
