{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 14 19:26:17 2015 " "Info: Processing started: Thu May 14 19:26:17 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SingleCycleCPU -c SingleCycleCPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SingleCycleCPU -c SingleCycleCPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst6\|D_Latch:Slave\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst6\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst2\|D_Latch:Slave\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst2\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst6\|D_Latch:Master\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst6\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst2\|D_Latch:Master\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst2\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst\|D_Latch:Slave\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst10\|D_Latch:Slave\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst10\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst3\|D_Latch:Slave\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst3\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst14\|D_Latch:Slave\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst14\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst7\|D_Latch:Slave\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst7\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst\|D_Latch:Master\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst9\|D_Latch:Slave\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst9\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst12\|D_Latch:Slave\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst12\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst10\|D_Latch:Master\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst10\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst3\|D_Latch:Master\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst3\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst14\|D_Latch:Master\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst14\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst7\|D_Latch:Master\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst7\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst9\|D_Latch:Master\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst9\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst13\|D_Latch:Slave\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst13\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst12\|D_Latch:Master\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst12\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst5\|D_Latch:Slave\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst5\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst8\|D_Latch:Slave\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst8\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst13\|D_Latch:Master\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst13\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst5\|D_Latch:Master\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst5\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst1\|D_Latch:Slave\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst1\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst8\|D_Latch:Master\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst8\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst1\|D_Latch:Master\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst1\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst4\|D_Latch:Slave\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst4\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst4\|D_Latch:Master\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst4\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Clock " "Info: Assuming node \"Clock\" is a latch enable. Will not compute fmax for this pin." {  } { { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 120 8 176 136 "Clock" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "WE " "Info: Assuming node \"WE\" is a latch enable. Will not compute fmax for this pin." {  } { { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 136 8 176 152 "WE" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "36 " "Warning: Found 36 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "instruction_register:inst8\|instruct_MSDFF:inst7\|D_Latch:Slave\|Q~1 " "Info: Detected ripple clock \"instruction_register:inst8\|instruct_MSDFF:inst7\|D_Latch:Slave\|Q~1\" as buffer" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction_register:inst8\|instruct_MSDFF:inst7\|D_Latch:Slave\|Q~1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "instruction_register:inst8\|instruct_MSDFF:inst14\|D_Latch:Slave\|Q~1 " "Info: Detected ripple clock \"instruction_register:inst8\|instruct_MSDFF:inst14\|D_Latch:Slave\|Q~1\" as buffer" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction_register:inst8\|instruct_MSDFF:inst14\|D_Latch:Slave\|Q~1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "instruction_register:inst8\|instruct_MSDFF:inst3\|D_Latch:Slave\|Q~1 " "Info: Detected ripple clock \"instruction_register:inst8\|instruct_MSDFF:inst3\|D_Latch:Slave\|Q~1\" as buffer" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction_register:inst8\|instruct_MSDFF:inst3\|D_Latch:Slave\|Q~1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "instruction_register:inst8\|instruct_MSDFF:inst10\|D_Latch:Slave\|Q~1 " "Info: Detected ripple clock \"instruction_register:inst8\|instruct_MSDFF:inst10\|D_Latch:Slave\|Q~1\" as buffer" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction_register:inst8\|instruct_MSDFF:inst10\|D_Latch:Slave\|Q~1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4to16:inst5\|Mux0~3 " "Info: Detected gated clock \"decode4to16:inst5\|Mux0~3\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4to16:inst5\|Mux0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4to16:inst5\|Mux0~1 " "Info: Detected gated clock \"decode4to16:inst5\|Mux0~1\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4to16:inst5\|Mux0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4to16:inst5\|Mux0~12 " "Info: Detected gated clock \"decode4to16:inst5\|Mux0~12\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4to16:inst5\|Mux0~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4to16:inst5\|Mux0~11 " "Info: Detected gated clock \"decode4to16:inst5\|Mux0~11\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4to16:inst5\|Mux0~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4to16:inst5\|Mux0~8 " "Info: Detected gated clock \"decode4to16:inst5\|Mux0~8\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4to16:inst5\|Mux0~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4to16:inst5\|Mux0~13 " "Info: Detected gated clock \"decode4to16:inst5\|Mux0~13\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4to16:inst5\|Mux0~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4to16:inst5\|Mux0~7 " "Info: Detected gated clock \"decode4to16:inst5\|Mux0~7\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4to16:inst5\|Mux0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell0\|comb~0 " "Info: Detected gated clock \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell0\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell0\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell0\|comb~0 " "Info: Detected gated clock \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell0\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_chip:inst1\|sram_register:inst\|sram_cell:cell0\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4to16:inst5\|Mux0~5 " "Info: Detected gated clock \"decode4to16:inst5\|Mux0~5\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4to16:inst5\|Mux0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4to16:inst5\|Mux0~14 " "Info: Detected gated clock \"decode4to16:inst5\|Mux0~14\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4to16:inst5\|Mux0~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell0\|comb~0 " "Info: Detected gated clock \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell0\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell0\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell0\|comb~0 " "Info: Detected gated clock \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell0\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell0\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4to16:inst5\|Mux0~9 " "Info: Detected gated clock \"decode4to16:inst5\|Mux0~9\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4to16:inst5\|Mux0~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4to16:inst5\|Mux0~10 " "Info: Detected gated clock \"decode4to16:inst5\|Mux0~10\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4to16:inst5\|Mux0~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell0\|comb~0 " "Info: Detected gated clock \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell0\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell0\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell0\|comb~0 " "Info: Detected gated clock \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell0\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell0\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4to16:inst5\|Mux0~15 " "Info: Detected gated clock \"decode4to16:inst5\|Mux0~15\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4to16:inst5\|Mux0~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell0\|comb~0 " "Info: Detected gated clock \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell0\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell0\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell0\|comb~0 " "Info: Detected gated clock \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell0\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell0\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4to16:inst5\|Mux0~6 " "Info: Detected gated clock \"decode4to16:inst5\|Mux0~6\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4to16:inst5\|Mux0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4to16:inst5\|Mux0~4 " "Info: Detected gated clock \"decode4to16:inst5\|Mux0~4\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4to16:inst5\|Mux0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell0\|comb~0 " "Info: Detected gated clock \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell0\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell0\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell0\|comb~0 " "Info: Detected gated clock \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell0\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell0\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell0\|comb~0 " "Info: Detected gated clock \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell0\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell0\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell0\|comb~0 " "Info: Detected gated clock \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell0\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell0\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell0\|comb~0 " "Info: Detected gated clock \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell0\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell0\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell0\|comb~0 " "Info: Detected gated clock \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell0\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell0\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4to16:inst5\|Mux0~2 " "Info: Detected gated clock \"decode4to16:inst5\|Mux0~2\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4to16:inst5\|Mux0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4to16:inst5\|Mux0~0 " "Info: Detected gated clock \"decode4to16:inst5\|Mux0~0\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4to16:inst5\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell0\|comb~0 " "Info: Detected gated clock \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell0\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell0\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell0\|comb~0 " "Info: Detected gated clock \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell0\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell0\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register sram_chip:inst1\|sram_register:inst7\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 register sram_chip:inst1\|sram_register:inst1\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 29.71 MHz 33.664 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 29.71 MHz between source register \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" and destination register \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" (period= 33.664 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.414 ns + Longest register register " "Info: + Longest register to register delay is 12.414 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram_chip:inst1\|sram_register:inst7\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 1 REG LCCOMB_X22_Y16_N8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y16_N8; Fanout = 3; REG Node = 'sram_chip:inst1\|sram_register:inst7\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.271 ns) 0.558 ns addsub16:inst\|xorGate:GX1\|f~0 2 COMB LCCOMB_X22_Y16_N26 2 " "Info: 2: + IC(0.287 ns) + CELL(0.271 ns) = 0.558 ns; Loc. = LCCOMB_X22_Y16_N26; Fanout = 2; COMB Node = 'addsub16:inst\|xorGate:GX1\|f~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 addsub16:inst|xorGate:GX1|f~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.275 ns) 1.592 ns addsub16:inst\|xorGate:GX1\|f~4 3 COMB LCCOMB_X22_Y19_N30 1 " "Info: 3: + IC(0.759 ns) + CELL(0.275 ns) = 1.592 ns; Loc. = LCCOMB_X22_Y19_N30; Fanout = 1; COMB Node = 'addsub16:inst\|xorGate:GX1\|f~4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { addsub16:inst|xorGate:GX1|f~0 addsub16:inst|xorGate:GX1|f~4 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 1.995 ns addsub16:inst\|xorGate:GX1\|f~5 4 COMB LCCOMB_X22_Y19_N2 1 " "Info: 4: + IC(0.253 ns) + CELL(0.150 ns) = 1.995 ns; Loc. = LCCOMB_X22_Y19_N2; Fanout = 1; COMB Node = 'addsub16:inst\|xorGate:GX1\|f~5'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { addsub16:inst|xorGate:GX1|f~4 addsub16:inst|xorGate:GX1|f~5 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 2.389 ns addsub16:inst\|xorGate:GX1\|f~6 5 COMB LCCOMB_X22_Y19_N12 2 " "Info: 5: + IC(0.244 ns) + CELL(0.150 ns) = 2.389 ns; Loc. = LCCOMB_X22_Y19_N12; Fanout = 2; COMB Node = 'addsub16:inst\|xorGate:GX1\|f~6'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { addsub16:inst|xorGate:GX1|f~5 addsub16:inst|xorGate:GX1|f~6 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.413 ns) 4.008 ns addsub16:inst\|full_adder:FA1\|cout~0 6 COMB LCCOMB_X33_Y19_N22 2 " "Info: 6: + IC(1.206 ns) + CELL(0.413 ns) = 4.008 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA1\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { addsub16:inst|xorGate:GX1|f~6 addsub16:inst|full_adder:FA1|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 4.410 ns addsub16:inst\|full_adder:FA2\|cout~0 7 COMB LCCOMB_X33_Y19_N24 2 " "Info: 7: + IC(0.252 ns) + CELL(0.150 ns) = 4.410 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA2\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { addsub16:inst|full_adder:FA1|cout~0 addsub16:inst|full_adder:FA2|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.271 ns) 4.938 ns addsub16:inst\|full_adder:FA3\|cout~0 8 COMB LCCOMB_X33_Y19_N18 2 " "Info: 8: + IC(0.257 ns) + CELL(0.271 ns) = 4.938 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA3\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { addsub16:inst|full_adder:FA2|cout~0 addsub16:inst|full_adder:FA3|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 5.342 ns addsub16:inst\|full_adder:FA4\|cout~0 9 COMB LCCOMB_X33_Y19_N28 2 " "Info: 9: + IC(0.254 ns) + CELL(0.150 ns) = 5.342 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA4\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { addsub16:inst|full_adder:FA3|cout~0 addsub16:inst|full_adder:FA4|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 5.750 ns addsub16:inst\|full_adder:FA5\|cout~0 10 COMB LCCOMB_X33_Y19_N30 2 " "Info: 10: + IC(0.258 ns) + CELL(0.150 ns) = 5.750 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA5\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { addsub16:inst|full_adder:FA4|cout~0 addsub16:inst|full_adder:FA5|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 6.159 ns addsub16:inst\|full_adder:FA6\|cout~0 11 COMB LCCOMB_X33_Y19_N0 2 " "Info: 11: + IC(0.259 ns) + CELL(0.150 ns) = 6.159 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA6\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { addsub16:inst|full_adder:FA5|cout~0 addsub16:inst|full_adder:FA6|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 6.562 ns addsub16:inst\|full_adder:FA7\|cout~0 12 COMB LCCOMB_X33_Y19_N10 2 " "Info: 12: + IC(0.253 ns) + CELL(0.150 ns) = 6.562 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA7\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { addsub16:inst|full_adder:FA6|cout~0 addsub16:inst|full_adder:FA7|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 6.965 ns addsub16:inst\|full_adder:FA8\|cout~0 13 COMB LCCOMB_X33_Y19_N12 2 " "Info: 13: + IC(0.253 ns) + CELL(0.150 ns) = 6.965 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA8\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { addsub16:inst|full_adder:FA7|cout~0 addsub16:inst|full_adder:FA8|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.150 ns) 8.341 ns addsub16:inst\|full_adder:FA9\|cout~0 14 COMB LCCOMB_X41_Y17_N18 2 " "Info: 14: + IC(1.226 ns) + CELL(0.150 ns) = 8.341 ns; Loc. = LCCOMB_X41_Y17_N18; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA9\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { addsub16:inst|full_adder:FA8|cout~0 addsub16:inst|full_adder:FA9|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 8.754 ns addsub16:inst\|full_adder:FA10\|cout~0 15 COMB LCCOMB_X41_Y17_N30 2 " "Info: 15: + IC(0.263 ns) + CELL(0.150 ns) = 8.754 ns; Loc. = LCCOMB_X41_Y17_N30; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA10\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { addsub16:inst|full_adder:FA9|cout~0 addsub16:inst|full_adder:FA10|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 9.156 ns addsub16:inst\|full_adder:FA11\|cout~0 16 COMB LCCOMB_X41_Y17_N2 2 " "Info: 16: + IC(0.252 ns) + CELL(0.150 ns) = 9.156 ns; Loc. = LCCOMB_X41_Y17_N2; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA11\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { addsub16:inst|full_adder:FA10|cout~0 addsub16:inst|full_adder:FA11|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 9.571 ns addsub16:inst\|full_adder:FA12\|cout~0 17 COMB LCCOMB_X41_Y17_N22 2 " "Info: 17: + IC(0.265 ns) + CELL(0.150 ns) = 9.571 ns; Loc. = LCCOMB_X41_Y17_N22; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA12\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { addsub16:inst|full_adder:FA11|cout~0 addsub16:inst|full_adder:FA12|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 9.984 ns addsub16:inst\|full_adder:FA13\|cout~0 18 COMB LCCOMB_X41_Y17_N10 3 " "Info: 18: + IC(0.263 ns) + CELL(0.150 ns) = 9.984 ns; Loc. = LCCOMB_X41_Y17_N10; Fanout = 3; COMB Node = 'addsub16:inst\|full_adder:FA13\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { addsub16:inst|full_adder:FA12|cout~0 addsub16:inst|full_adder:FA13|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 10.390 ns mux16:inst7\|Output\[14\]~22 19 COMB LCCOMB_X41_Y17_N6 16 " "Info: 19: + IC(0.256 ns) + CELL(0.150 ns) = 10.390 ns; Loc. = LCCOMB_X41_Y17_N6; Fanout = 16; COMB Node = 'mux16:inst7\|Output\[14\]~22'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { addsub16:inst|full_adder:FA13|cout~0 mux16:inst7|Output[14]~22 } "NODE_NAME" } } { "mux16.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/mux16.bdf" { { 208 720 896 224 "Output\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.271 ns) 12.414 ns sram_chip:inst1\|sram_register:inst1\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 20 REG LCCOMB_X24_Y19_N20 1 " "Info: 20: + IC(1.753 ns) + CELL(0.271 ns) = 12.414 ns; Loc. = LCCOMB_X24_Y19_N20; Fanout = 1; REG Node = 'sram_chip:inst1\|sram_register:inst1\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.024 ns" { mux16:inst7|Output[14]~22 sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.601 ns ( 29.01 % ) " "Info: Total cell delay = 3.601 ns ( 29.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.813 ns ( 70.99 % ) " "Info: Total interconnect delay = 8.813 ns ( 70.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.414 ns" { sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 addsub16:inst|xorGate:GX1|f~0 addsub16:inst|xorGate:GX1|f~4 addsub16:inst|xorGate:GX1|f~5 addsub16:inst|xorGate:GX1|f~6 addsub16:inst|full_adder:FA1|cout~0 addsub16:inst|full_adder:FA2|cout~0 addsub16:inst|full_adder:FA3|cout~0 addsub16:inst|full_adder:FA4|cout~0 addsub16:inst|full_adder:FA5|cout~0 addsub16:inst|full_adder:FA6|cout~0 addsub16:inst|full_adder:FA7|cout~0 addsub16:inst|full_adder:FA8|cout~0 addsub16:inst|full_adder:FA9|cout~0 addsub16:inst|full_adder:FA10|cout~0 addsub16:inst|full_adder:FA11|cout~0 addsub16:inst|full_adder:FA12|cout~0 addsub16:inst|full_adder:FA13|cout~0 mux16:inst7|Output[14]~22 sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "12.414 ns" { sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} addsub16:inst|xorGate:GX1|f~0 {} addsub16:inst|xorGate:GX1|f~4 {} addsub16:inst|xorGate:GX1|f~5 {} addsub16:inst|xorGate:GX1|f~6 {} addsub16:inst|full_adder:FA1|cout~0 {} addsub16:inst|full_adder:FA2|cout~0 {} addsub16:inst|full_adder:FA3|cout~0 {} addsub16:inst|full_adder:FA4|cout~0 {} addsub16:inst|full_adder:FA5|cout~0 {} addsub16:inst|full_adder:FA6|cout~0 {} addsub16:inst|full_adder:FA7|cout~0 {} addsub16:inst|full_adder:FA8|cout~0 {} addsub16:inst|full_adder:FA9|cout~0 {} addsub16:inst|full_adder:FA10|cout~0 {} addsub16:inst|full_adder:FA11|cout~0 {} addsub16:inst|full_adder:FA12|cout~0 {} addsub16:inst|full_adder:FA13|cout~0 {} mux16:inst7|Output[14]~22 {} sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.287ns 0.759ns 0.253ns 0.244ns 1.206ns 0.252ns 0.257ns 0.254ns 0.258ns 0.259ns 0.253ns 0.253ns 1.226ns 0.263ns 0.252ns 0.265ns 0.263ns 0.256ns 1.753ns } { 0.000ns 0.271ns 0.275ns 0.150ns 0.150ns 0.413ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.789 ns - Smallest " "Info: - Smallest clock skew is -2.789 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 6.273 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 6.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Clock 1 CLK PIN_V2 44 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 44; CLK Node = 'Clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 120 8 176 136 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.219 ns) + CELL(0.150 ns) 3.221 ns sram_chip:inst1\|sram_register:inst1\|sram_cell:cell0\|comb~0 2 COMB LCCOMB_X32_Y20_N8 1 " "Info: 2: + IC(2.219 ns) + CELL(0.150 ns) = 3.221 ns; Loc. = LCCOMB_X32_Y20_N8; Fanout = 1; COMB Node = 'sram_chip:inst1\|sram_register:inst1\|sram_cell:cell0\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { Clock sram_chip:inst1|sram_register:inst1|sram_cell:cell0|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.000 ns) 4.763 ns sram_chip:inst1\|sram_register:inst1\|sram_cell:cell0\|comb~0clkctrl 3 COMB CLKCTRL_G8 32 " "Info: 3: + IC(1.542 ns) + CELL(0.000 ns) = 4.763 ns; Loc. = CLKCTRL_G8; Fanout = 32; COMB Node = 'sram_chip:inst1\|sram_register:inst1\|sram_cell:cell0\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { sram_chip:inst1|sram_register:inst1|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst1|sram_cell:cell0|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.150 ns) 6.273 ns sram_chip:inst1\|sram_register:inst1\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 4 REG LCCOMB_X24_Y19_N20 1 " "Info: 4: + IC(1.360 ns) + CELL(0.150 ns) = 6.273 ns; Loc. = LCCOMB_X24_Y19_N20; Fanout = 1; REG Node = 'sram_chip:inst1\|sram_register:inst1\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { sram_chip:inst1|sram_register:inst1|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.152 ns ( 18.36 % ) " "Info: Total cell delay = 1.152 ns ( 18.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.121 ns ( 81.64 % ) " "Info: Total interconnect delay = 5.121 ns ( 81.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.273 ns" { Clock sram_chip:inst1|sram_register:inst1|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst1|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.273 ns" { Clock {} Clock~combout {} sram_chip:inst1|sram_register:inst1|sram_cell:cell0|comb~0 {} sram_chip:inst1|sram_register:inst1|sram_cell:cell0|comb~0clkctrl {} sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 2.219ns 1.542ns 1.360ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 9.062 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 9.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Clock 1 CLK PIN_V2 44 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 44; CLK Node = 'Clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 120 8 176 136 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.080 ns) + CELL(0.275 ns) 3.207 ns instruction_register:inst8\|instruct_MSDFF:inst14\|D_Latch:Slave\|Q~1 2 REG LCCOMB_X24_Y18_N0 16 " "Info: 2: + IC(2.080 ns) + CELL(0.275 ns) = 3.207 ns; Loc. = LCCOMB_X24_Y18_N0; Fanout = 16; REG Node = 'instruction_register:inst8\|instruct_MSDFF:inst14\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst14|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.398 ns) 4.137 ns decode4to16:inst5\|Mux0~2 3 COMB LCCOMB_X24_Y18_N18 17 " "Info: 3: + IC(0.532 ns) + CELL(0.398 ns) = 4.137 ns; Loc. = LCCOMB_X24_Y18_N18; Fanout = 17; COMB Node = 'decode4to16:inst5\|Mux0~2'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { instruction_register:inst8|instruct_MSDFF:inst14|D_Latch:Slave|Q~1 decode4to16:inst5|Mux0~2 } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(0.275 ns) 5.707 ns sram_chip:inst1\|sram_register:inst7\|sram_cell:cell0\|comb~0 4 COMB LCCOMB_X28_Y12_N0 1 " "Info: 4: + IC(1.295 ns) + CELL(0.275 ns) = 5.707 ns; Loc. = LCCOMB_X28_Y12_N0; Fanout = 1; COMB Node = 'sram_chip:inst1\|sram_register:inst7\|sram_cell:cell0\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { decode4to16:inst5|Mux0~2 sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.841 ns) + CELL(0.000 ns) 7.548 ns sram_chip:inst1\|sram_register:inst7\|sram_cell:cell0\|comb~0clkctrl 5 COMB CLKCTRL_G13 32 " "Info: 5: + IC(1.841 ns) + CELL(0.000 ns) = 7.548 ns; Loc. = CLKCTRL_G13; Fanout = 32; COMB Node = 'sram_chip:inst1\|sram_register:inst7\|sram_cell:cell0\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.150 ns) 9.062 ns sram_chip:inst1\|sram_register:inst7\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 6 REG LCCOMB_X22_Y16_N8 3 " "Info: 6: + IC(1.364 ns) + CELL(0.150 ns) = 9.062 ns; Loc. = LCCOMB_X22_Y16_N8; Fanout = 3; REG Node = 'sram_chip:inst1\|sram_register:inst7\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.950 ns ( 21.52 % ) " "Info: Total cell delay = 1.950 ns ( 21.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.112 ns ( 78.48 % ) " "Info: Total interconnect delay = 7.112 ns ( 78.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.062 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst14|D_Latch:Slave|Q~1 decode4to16:inst5|Mux0~2 sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.062 ns" { Clock {} Clock~combout {} instruction_register:inst8|instruct_MSDFF:inst14|D_Latch:Slave|Q~1 {} decode4to16:inst5|Mux0~2 {} sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0 {} sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0clkctrl {} sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 2.080ns 0.532ns 1.295ns 1.841ns 1.364ns } { 0.000ns 0.852ns 0.275ns 0.398ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.273 ns" { Clock sram_chip:inst1|sram_register:inst1|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst1|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.273 ns" { Clock {} Clock~combout {} sram_chip:inst1|sram_register:inst1|sram_cell:cell0|comb~0 {} sram_chip:inst1|sram_register:inst1|sram_cell:cell0|comb~0clkctrl {} sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 2.219ns 1.542ns 1.360ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.062 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst14|D_Latch:Slave|Q~1 decode4to16:inst5|Mux0~2 sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.062 ns" { Clock {} Clock~combout {} instruction_register:inst8|instruct_MSDFF:inst14|D_Latch:Slave|Q~1 {} decode4to16:inst5|Mux0~2 {} sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0 {} sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0clkctrl {} sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 2.080ns 0.532ns 1.295ns 1.841ns 1.364ns } { 0.000ns 0.852ns 0.275ns 0.398ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.629 ns + " "Info: + Micro setup delay of destination is 1.629 ns" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.414 ns" { sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 addsub16:inst|xorGate:GX1|f~0 addsub16:inst|xorGate:GX1|f~4 addsub16:inst|xorGate:GX1|f~5 addsub16:inst|xorGate:GX1|f~6 addsub16:inst|full_adder:FA1|cout~0 addsub16:inst|full_adder:FA2|cout~0 addsub16:inst|full_adder:FA3|cout~0 addsub16:inst|full_adder:FA4|cout~0 addsub16:inst|full_adder:FA5|cout~0 addsub16:inst|full_adder:FA6|cout~0 addsub16:inst|full_adder:FA7|cout~0 addsub16:inst|full_adder:FA8|cout~0 addsub16:inst|full_adder:FA9|cout~0 addsub16:inst|full_adder:FA10|cout~0 addsub16:inst|full_adder:FA11|cout~0 addsub16:inst|full_adder:FA12|cout~0 addsub16:inst|full_adder:FA13|cout~0 mux16:inst7|Output[14]~22 sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "12.414 ns" { sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} addsub16:inst|xorGate:GX1|f~0 {} addsub16:inst|xorGate:GX1|f~4 {} addsub16:inst|xorGate:GX1|f~5 {} addsub16:inst|xorGate:GX1|f~6 {} addsub16:inst|full_adder:FA1|cout~0 {} addsub16:inst|full_adder:FA2|cout~0 {} addsub16:inst|full_adder:FA3|cout~0 {} addsub16:inst|full_adder:FA4|cout~0 {} addsub16:inst|full_adder:FA5|cout~0 {} addsub16:inst|full_adder:FA6|cout~0 {} addsub16:inst|full_adder:FA7|cout~0 {} addsub16:inst|full_adder:FA8|cout~0 {} addsub16:inst|full_adder:FA9|cout~0 {} addsub16:inst|full_adder:FA10|cout~0 {} addsub16:inst|full_adder:FA11|cout~0 {} addsub16:inst|full_adder:FA12|cout~0 {} addsub16:inst|full_adder:FA13|cout~0 {} mux16:inst7|Output[14]~22 {} sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.287ns 0.759ns 0.253ns 0.244ns 1.206ns 0.252ns 0.257ns 0.254ns 0.258ns 0.259ns 0.253ns 0.253ns 1.226ns 0.263ns 0.252ns 0.265ns 0.263ns 0.256ns 1.753ns } { 0.000ns 0.271ns 0.275ns 0.150ns 0.150ns 0.413ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.273 ns" { Clock sram_chip:inst1|sram_register:inst1|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst1|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.273 ns" { Clock {} Clock~combout {} sram_chip:inst1|sram_register:inst1|sram_cell:cell0|comb~0 {} sram_chip:inst1|sram_register:inst1|sram_cell:cell0|comb~0clkctrl {} sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 2.219ns 1.542ns 1.360ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.062 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst14|D_Latch:Slave|Q~1 decode4to16:inst5|Mux0~2 sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.062 ns" { Clock {} Clock~combout {} instruction_register:inst8|instruct_MSDFF:inst14|D_Latch:Slave|Q~1 {} decode4to16:inst5|Mux0~2 {} sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0 {} sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0clkctrl {} sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 2.080ns 0.532ns 1.295ns 1.841ns 1.364ns } { 0.000ns 0.852ns 0.275ns 0.398ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "WE register sram_chip:inst1\|sram_register:inst13\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 register sram_chip:inst1\|sram_register:inst9\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 34.21 MHz 29.234 ns Internal " "Info: Clock \"WE\" has Internal fmax of 34.21 MHz between source register \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" and destination register \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" (period= 29.234 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.054 ns + Longest register register " "Info: + Longest register to register delay is 12.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram_chip:inst1\|sram_register:inst13\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 1 REG LCCOMB_X22_Y21_N16 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y21_N16; Fanout = 3; REG Node = 'sram_chip:inst1\|sram_register:inst13\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.419 ns) 1.170 ns addsub16:inst\|xorGate:GX1\|f~4 2 COMB LCCOMB_X22_Y19_N30 1 " "Info: 2: + IC(0.751 ns) + CELL(0.419 ns) = 1.170 ns; Loc. = LCCOMB_X22_Y19_N30; Fanout = 1; COMB Node = 'addsub16:inst\|xorGate:GX1\|f~4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.170 ns" { sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 addsub16:inst|xorGate:GX1|f~4 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 1.573 ns addsub16:inst\|xorGate:GX1\|f~5 3 COMB LCCOMB_X22_Y19_N2 1 " "Info: 3: + IC(0.253 ns) + CELL(0.150 ns) = 1.573 ns; Loc. = LCCOMB_X22_Y19_N2; Fanout = 1; COMB Node = 'addsub16:inst\|xorGate:GX1\|f~5'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { addsub16:inst|xorGate:GX1|f~4 addsub16:inst|xorGate:GX1|f~5 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 1.967 ns addsub16:inst\|xorGate:GX1\|f~6 4 COMB LCCOMB_X22_Y19_N12 2 " "Info: 4: + IC(0.244 ns) + CELL(0.150 ns) = 1.967 ns; Loc. = LCCOMB_X22_Y19_N12; Fanout = 2; COMB Node = 'addsub16:inst\|xorGate:GX1\|f~6'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { addsub16:inst|xorGate:GX1|f~5 addsub16:inst|xorGate:GX1|f~6 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.413 ns) 3.586 ns addsub16:inst\|full_adder:FA1\|cout~0 5 COMB LCCOMB_X33_Y19_N22 2 " "Info: 5: + IC(1.206 ns) + CELL(0.413 ns) = 3.586 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA1\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { addsub16:inst|xorGate:GX1|f~6 addsub16:inst|full_adder:FA1|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 3.988 ns addsub16:inst\|full_adder:FA2\|cout~0 6 COMB LCCOMB_X33_Y19_N24 2 " "Info: 6: + IC(0.252 ns) + CELL(0.150 ns) = 3.988 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA2\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { addsub16:inst|full_adder:FA1|cout~0 addsub16:inst|full_adder:FA2|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.271 ns) 4.516 ns addsub16:inst\|full_adder:FA3\|cout~0 7 COMB LCCOMB_X33_Y19_N18 2 " "Info: 7: + IC(0.257 ns) + CELL(0.271 ns) = 4.516 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA3\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { addsub16:inst|full_adder:FA2|cout~0 addsub16:inst|full_adder:FA3|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 4.920 ns addsub16:inst\|full_adder:FA4\|cout~0 8 COMB LCCOMB_X33_Y19_N28 2 " "Info: 8: + IC(0.254 ns) + CELL(0.150 ns) = 4.920 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA4\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { addsub16:inst|full_adder:FA3|cout~0 addsub16:inst|full_adder:FA4|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 5.328 ns addsub16:inst\|full_adder:FA5\|cout~0 9 COMB LCCOMB_X33_Y19_N30 2 " "Info: 9: + IC(0.258 ns) + CELL(0.150 ns) = 5.328 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA5\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { addsub16:inst|full_adder:FA4|cout~0 addsub16:inst|full_adder:FA5|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 5.737 ns addsub16:inst\|full_adder:FA6\|cout~0 10 COMB LCCOMB_X33_Y19_N0 2 " "Info: 10: + IC(0.259 ns) + CELL(0.150 ns) = 5.737 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA6\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { addsub16:inst|full_adder:FA5|cout~0 addsub16:inst|full_adder:FA6|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 6.140 ns addsub16:inst\|full_adder:FA7\|cout~0 11 COMB LCCOMB_X33_Y19_N10 2 " "Info: 11: + IC(0.253 ns) + CELL(0.150 ns) = 6.140 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA7\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { addsub16:inst|full_adder:FA6|cout~0 addsub16:inst|full_adder:FA7|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 6.543 ns addsub16:inst\|full_adder:FA8\|cout~0 12 COMB LCCOMB_X33_Y19_N12 2 " "Info: 12: + IC(0.253 ns) + CELL(0.150 ns) = 6.543 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA8\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { addsub16:inst|full_adder:FA7|cout~0 addsub16:inst|full_adder:FA8|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.150 ns) 7.919 ns addsub16:inst\|full_adder:FA9\|cout~0 13 COMB LCCOMB_X41_Y17_N18 2 " "Info: 13: + IC(1.226 ns) + CELL(0.150 ns) = 7.919 ns; Loc. = LCCOMB_X41_Y17_N18; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA9\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { addsub16:inst|full_adder:FA8|cout~0 addsub16:inst|full_adder:FA9|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 8.332 ns addsub16:inst\|full_adder:FA10\|cout~0 14 COMB LCCOMB_X41_Y17_N30 2 " "Info: 14: + IC(0.263 ns) + CELL(0.150 ns) = 8.332 ns; Loc. = LCCOMB_X41_Y17_N30; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA10\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { addsub16:inst|full_adder:FA9|cout~0 addsub16:inst|full_adder:FA10|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 8.734 ns addsub16:inst\|full_adder:FA11\|cout~0 15 COMB LCCOMB_X41_Y17_N2 2 " "Info: 15: + IC(0.252 ns) + CELL(0.150 ns) = 8.734 ns; Loc. = LCCOMB_X41_Y17_N2; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA11\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { addsub16:inst|full_adder:FA10|cout~0 addsub16:inst|full_adder:FA11|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 9.149 ns addsub16:inst\|full_adder:FA12\|cout~0 16 COMB LCCOMB_X41_Y17_N22 2 " "Info: 16: + IC(0.265 ns) + CELL(0.150 ns) = 9.149 ns; Loc. = LCCOMB_X41_Y17_N22; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA12\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { addsub16:inst|full_adder:FA11|cout~0 addsub16:inst|full_adder:FA12|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 9.562 ns addsub16:inst\|full_adder:FA13\|cout~0 17 COMB LCCOMB_X41_Y17_N10 3 " "Info: 17: + IC(0.263 ns) + CELL(0.150 ns) = 9.562 ns; Loc. = LCCOMB_X41_Y17_N10; Fanout = 3; COMB Node = 'addsub16:inst\|full_adder:FA13\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { addsub16:inst|full_adder:FA12|cout~0 addsub16:inst|full_adder:FA13|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 9.970 ns addsub16:inst\|full_adder:FA14\|cout~0 18 COMB LCCOMB_X41_Y17_N28 2 " "Info: 18: + IC(0.258 ns) + CELL(0.150 ns) = 9.970 ns; Loc. = LCCOMB_X41_Y17_N28; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA14\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { addsub16:inst|full_adder:FA13|cout~0 addsub16:inst|full_adder:FA14|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 10.375 ns mux16:inst7\|Output\[15\]~23 19 COMB LCCOMB_X41_Y17_N8 16 " "Info: 19: + IC(0.255 ns) + CELL(0.150 ns) = 10.375 ns; Loc. = LCCOMB_X41_Y17_N8; Fanout = 16; COMB Node = 'mux16:inst7\|Output\[15\]~23'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { addsub16:inst|full_adder:FA14|cout~0 mux16:inst7|Output[15]~23 } "NODE_NAME" } } { "mux16.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/mux16.bdf" { { 208 720 896 224 "Output\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.150 ns) 12.054 ns sram_chip:inst1\|sram_register:inst9\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 20 REG LCCOMB_X22_Y19_N26 1 " "Info: 20: + IC(1.529 ns) + CELL(0.150 ns) = 12.054 ns; Loc. = LCCOMB_X22_Y19_N26; Fanout = 1; REG Node = 'sram_chip:inst1\|sram_register:inst9\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.679 ns" { mux16:inst7|Output[15]~23 sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.503 ns ( 29.06 % ) " "Info: Total cell delay = 3.503 ns ( 29.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.551 ns ( 70.94 % ) " "Info: Total interconnect delay = 8.551 ns ( 70.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.054 ns" { sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 addsub16:inst|xorGate:GX1|f~4 addsub16:inst|xorGate:GX1|f~5 addsub16:inst|xorGate:GX1|f~6 addsub16:inst|full_adder:FA1|cout~0 addsub16:inst|full_adder:FA2|cout~0 addsub16:inst|full_adder:FA3|cout~0 addsub16:inst|full_adder:FA4|cout~0 addsub16:inst|full_adder:FA5|cout~0 addsub16:inst|full_adder:FA6|cout~0 addsub16:inst|full_adder:FA7|cout~0 addsub16:inst|full_adder:FA8|cout~0 addsub16:inst|full_adder:FA9|cout~0 addsub16:inst|full_adder:FA10|cout~0 addsub16:inst|full_adder:FA11|cout~0 addsub16:inst|full_adder:FA12|cout~0 addsub16:inst|full_adder:FA13|cout~0 addsub16:inst|full_adder:FA14|cout~0 mux16:inst7|Output[15]~23 sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "12.054 ns" { sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} addsub16:inst|xorGate:GX1|f~4 {} addsub16:inst|xorGate:GX1|f~5 {} addsub16:inst|xorGate:GX1|f~6 {} addsub16:inst|full_adder:FA1|cout~0 {} addsub16:inst|full_adder:FA2|cout~0 {} addsub16:inst|full_adder:FA3|cout~0 {} addsub16:inst|full_adder:FA4|cout~0 {} addsub16:inst|full_adder:FA5|cout~0 {} addsub16:inst|full_adder:FA6|cout~0 {} addsub16:inst|full_adder:FA7|cout~0 {} addsub16:inst|full_adder:FA8|cout~0 {} addsub16:inst|full_adder:FA9|cout~0 {} addsub16:inst|full_adder:FA10|cout~0 {} addsub16:inst|full_adder:FA11|cout~0 {} addsub16:inst|full_adder:FA12|cout~0 {} addsub16:inst|full_adder:FA13|cout~0 {} addsub16:inst|full_adder:FA14|cout~0 {} mux16:inst7|Output[15]~23 {} sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.751ns 0.253ns 0.244ns 1.206ns 0.252ns 0.257ns 0.254ns 0.258ns 0.259ns 0.253ns 0.253ns 1.226ns 0.263ns 0.252ns 0.265ns 0.263ns 0.258ns 0.255ns 1.529ns } { 0.000ns 0.419ns 0.150ns 0.150ns 0.413ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.722 ns - Smallest " "Info: - Smallest clock skew is -0.722 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WE destination 6.419 ns + Shortest register " "Info: + Shortest clock path from clock \"WE\" to destination register is 6.419 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns WE 1 CLK PIN_V1 16 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 16; CLK Node = 'WE'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 136 8 176 152 "WE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.150 ns) 2.468 ns sram_chip:inst1\|sram_register:inst9\|sram_cell:cell0\|comb~0 2 COMB LCCOMB_X23_Y13_N28 1 " "Info: 2: + IC(1.466 ns) + CELL(0.150 ns) = 2.468 ns; Loc. = LCCOMB_X23_Y13_N28; Fanout = 1; COMB Node = 'sram_chip:inst1\|sram_register:inst9\|sram_cell:cell0\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { WE sram_chip:inst1|sram_register:inst9|sram_cell:cell0|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.130 ns) + CELL(0.000 ns) 4.598 ns sram_chip:inst1\|sram_register:inst9\|sram_cell:cell0\|comb~0clkctrl 3 COMB CLKCTRL_G9 32 " "Info: 3: + IC(2.130 ns) + CELL(0.000 ns) = 4.598 ns; Loc. = CLKCTRL_G9; Fanout = 32; COMB Node = 'sram_chip:inst1\|sram_register:inst9\|sram_cell:cell0\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.130 ns" { sram_chip:inst1|sram_register:inst9|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst9|sram_cell:cell0|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.384 ns) + CELL(0.437 ns) 6.419 ns sram_chip:inst1\|sram_register:inst9\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 4 REG LCCOMB_X22_Y19_N26 1 " "Info: 4: + IC(1.384 ns) + CELL(0.437 ns) = 6.419 ns; Loc. = LCCOMB_X22_Y19_N26; Fanout = 1; REG Node = 'sram_chip:inst1\|sram_register:inst9\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { sram_chip:inst1|sram_register:inst9|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.439 ns ( 22.42 % ) " "Info: Total cell delay = 1.439 ns ( 22.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.980 ns ( 77.58 % ) " "Info: Total interconnect delay = 4.980 ns ( 77.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.419 ns" { WE sram_chip:inst1|sram_register:inst9|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst9|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.419 ns" { WE {} WE~combout {} sram_chip:inst1|sram_register:inst9|sram_cell:cell0|comb~0 {} sram_chip:inst1|sram_register:inst9|sram_cell:cell0|comb~0clkctrl {} sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.466ns 2.130ns 1.384ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.437ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WE source 7.141 ns - Longest register " "Info: - Longest clock path from clock \"WE\" to source register is 7.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns WE 1 CLK PIN_V1 16 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 16; CLK Node = 'WE'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 136 8 176 152 "WE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.584 ns) + CELL(0.413 ns) 3.849 ns sram_chip:inst1\|sram_register:inst13\|sram_cell:cell0\|comb~0 2 COMB LCCOMB_X37_Y22_N4 1 " "Info: 2: + IC(2.584 ns) + CELL(0.413 ns) = 3.849 ns; Loc. = LCCOMB_X37_Y22_N4; Fanout = 1; COMB Node = 'sram_chip:inst1\|sram_register:inst13\|sram_cell:cell0\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.997 ns" { WE sram_chip:inst1|sram_register:inst13|sram_cell:cell0|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.797 ns) + CELL(0.000 ns) 5.646 ns sram_chip:inst1\|sram_register:inst13\|sram_cell:cell0\|comb~0clkctrl 3 COMB CLKCTRL_G5 32 " "Info: 3: + IC(1.797 ns) + CELL(0.000 ns) = 5.646 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'sram_chip:inst1\|sram_register:inst13\|sram_cell:cell0\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { sram_chip:inst1|sram_register:inst13|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst13|sram_cell:cell0|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.150 ns) 7.141 ns sram_chip:inst1\|sram_register:inst13\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 4 REG LCCOMB_X22_Y21_N16 3 " "Info: 4: + IC(1.345 ns) + CELL(0.150 ns) = 7.141 ns; Loc. = LCCOMB_X22_Y21_N16; Fanout = 3; REG Node = 'sram_chip:inst1\|sram_register:inst13\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { sram_chip:inst1|sram_register:inst13|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.415 ns ( 19.82 % ) " "Info: Total cell delay = 1.415 ns ( 19.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.726 ns ( 80.18 % ) " "Info: Total interconnect delay = 5.726 ns ( 80.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.141 ns" { WE sram_chip:inst1|sram_register:inst13|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst13|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.141 ns" { WE {} WE~combout {} sram_chip:inst1|sram_register:inst13|sram_cell:cell0|comb~0 {} sram_chip:inst1|sram_register:inst13|sram_cell:cell0|comb~0clkctrl {} sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 2.584ns 1.797ns 1.345ns } { 0.000ns 0.852ns 0.413ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.419 ns" { WE sram_chip:inst1|sram_register:inst9|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst9|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.419 ns" { WE {} WE~combout {} sram_chip:inst1|sram_register:inst9|sram_cell:cell0|comb~0 {} sram_chip:inst1|sram_register:inst9|sram_cell:cell0|comb~0clkctrl {} sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.466ns 2.130ns 1.384ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.437ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.141 ns" { WE sram_chip:inst1|sram_register:inst13|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst13|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.141 ns" { WE {} WE~combout {} sram_chip:inst1|sram_register:inst13|sram_cell:cell0|comb~0 {} sram_chip:inst1|sram_register:inst13|sram_cell:cell0|comb~0clkctrl {} sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 2.584ns 1.797ns 1.345ns } { 0.000ns 0.852ns 0.413ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.841 ns + " "Info: + Micro setup delay of destination is 1.841 ns" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.054 ns" { sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 addsub16:inst|xorGate:GX1|f~4 addsub16:inst|xorGate:GX1|f~5 addsub16:inst|xorGate:GX1|f~6 addsub16:inst|full_adder:FA1|cout~0 addsub16:inst|full_adder:FA2|cout~0 addsub16:inst|full_adder:FA3|cout~0 addsub16:inst|full_adder:FA4|cout~0 addsub16:inst|full_adder:FA5|cout~0 addsub16:inst|full_adder:FA6|cout~0 addsub16:inst|full_adder:FA7|cout~0 addsub16:inst|full_adder:FA8|cout~0 addsub16:inst|full_adder:FA9|cout~0 addsub16:inst|full_adder:FA10|cout~0 addsub16:inst|full_adder:FA11|cout~0 addsub16:inst|full_adder:FA12|cout~0 addsub16:inst|full_adder:FA13|cout~0 addsub16:inst|full_adder:FA14|cout~0 mux16:inst7|Output[15]~23 sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "12.054 ns" { sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} addsub16:inst|xorGate:GX1|f~4 {} addsub16:inst|xorGate:GX1|f~5 {} addsub16:inst|xorGate:GX1|f~6 {} addsub16:inst|full_adder:FA1|cout~0 {} addsub16:inst|full_adder:FA2|cout~0 {} addsub16:inst|full_adder:FA3|cout~0 {} addsub16:inst|full_adder:FA4|cout~0 {} addsub16:inst|full_adder:FA5|cout~0 {} addsub16:inst|full_adder:FA6|cout~0 {} addsub16:inst|full_adder:FA7|cout~0 {} addsub16:inst|full_adder:FA8|cout~0 {} addsub16:inst|full_adder:FA9|cout~0 {} addsub16:inst|full_adder:FA10|cout~0 {} addsub16:inst|full_adder:FA11|cout~0 {} addsub16:inst|full_adder:FA12|cout~0 {} addsub16:inst|full_adder:FA13|cout~0 {} addsub16:inst|full_adder:FA14|cout~0 {} mux16:inst7|Output[15]~23 {} sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.751ns 0.253ns 0.244ns 1.206ns 0.252ns 0.257ns 0.254ns 0.258ns 0.259ns 0.253ns 0.253ns 1.226ns 0.263ns 0.252ns 0.265ns 0.263ns 0.258ns 0.255ns 1.529ns } { 0.000ns 0.419ns 0.150ns 0.150ns 0.413ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.419 ns" { WE sram_chip:inst1|sram_register:inst9|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst9|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.419 ns" { WE {} WE~combout {} sram_chip:inst1|sram_register:inst9|sram_cell:cell0|comb~0 {} sram_chip:inst1|sram_register:inst9|sram_cell:cell0|comb~0clkctrl {} sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.466ns 2.130ns 1.384ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.437ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.141 ns" { WE sram_chip:inst1|sram_register:inst13|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst13|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.141 ns" { WE {} WE~combout {} sram_chip:inst1|sram_register:inst13|sram_cell:cell0|comb~0 {} sram_chip:inst1|sram_register:inst13|sram_cell:cell0|comb~0clkctrl {} sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 2.584ns 1.797ns 1.345ns } { 0.000ns 0.852ns 0.413ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"Clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "instruction_register:inst8\|instruct_MSDFF:inst\|D_Latch:Master\|Q~1 instruction_register:inst8\|instruct_MSDFF:inst\|D_Latch:Slave\|Q~1 Clock 4.149 ns " "Info: Found hold time violation between source  pin or register \"instruction_register:inst8\|instruct_MSDFF:inst\|D_Latch:Master\|Q~1\" and destination pin or register \"instruction_register:inst8\|instruct_MSDFF:inst\|D_Latch:Slave\|Q~1\" for clock \"Clock\" (Hold time is 4.149 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.821 ns + Largest " "Info: + Largest clock skew is 4.821 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 7.711 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 7.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Clock 1 CLK PIN_V2 44 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 44; CLK Node = 'Clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 120 8 176 136 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.588 ns) + CELL(0.271 ns) 7.711 ns instruction_register:inst8\|instruct_MSDFF:inst\|D_Latch:Slave\|Q~1 2 REG LCCOMB_X28_Y16_N28 17 " "Info: 2: + IC(6.588 ns) + CELL(0.271 ns) = 7.711 ns; Loc. = LCCOMB_X28_Y16_N28; Fanout = 17; REG Node = 'instruction_register:inst8\|instruct_MSDFF:inst\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.859 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.123 ns ( 14.56 % ) " "Info: Total cell delay = 1.123 ns ( 14.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.588 ns ( 85.44 % ) " "Info: Total interconnect delay = 6.588 ns ( 85.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.711 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.711 ns" { Clock {} Clock~combout {} instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 6.588ns } { 0.000ns 0.852ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.890 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to source register is 2.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Clock 1 CLK PIN_V2 44 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 44; CLK Node = 'Clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 120 8 176 136 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.888 ns) + CELL(0.150 ns) 2.890 ns instruction_register:inst8\|instruct_MSDFF:inst\|D_Latch:Master\|Q~1 2 REG LCCOMB_X28_Y16_N14 1 " "Info: 2: + IC(1.888 ns) + CELL(0.150 ns) = 2.890 ns; Loc. = LCCOMB_X28_Y16_N14; Fanout = 1; REG Node = 'instruction_register:inst8\|instruct_MSDFF:inst\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.038 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.002 ns ( 34.67 % ) " "Info: Total cell delay = 1.002 ns ( 34.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.888 ns ( 65.33 % ) " "Info: Total interconnect delay = 1.888 ns ( 65.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.890 ns" { Clock {} Clock~combout {} instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.888ns } { 0.000ns 0.852ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.711 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.711 ns" { Clock {} Clock~combout {} instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 6.588ns } { 0.000ns 0.852ns 0.271ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.890 ns" { Clock {} Clock~combout {} instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.888ns } { 0.000ns 0.852ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.672 ns - Shortest register register " "Info: - Shortest register to register delay is 0.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns instruction_register:inst8\|instruct_MSDFF:inst\|D_Latch:Master\|Q~1 1 REG LCCOMB_X28_Y16_N14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X28_Y16_N14; Fanout = 1; REG Node = 'instruction_register:inst8\|instruct_MSDFF:inst\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.420 ns) 0.672 ns instruction_register:inst8\|instruct_MSDFF:inst\|D_Latch:Slave\|Q~1 2 REG LCCOMB_X28_Y16_N28 17 " "Info: 2: + IC(0.252 ns) + CELL(0.420 ns) = 0.672 ns; Loc. = LCCOMB_X28_Y16_N28; Fanout = 17; REG Node = 'instruction_register:inst8\|instruct_MSDFF:inst\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Master|Q~1 instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.420 ns ( 62.50 % ) " "Info: Total cell delay = 0.420 ns ( 62.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.252 ns ( 37.50 % ) " "Info: Total interconnect delay = 0.252 ns ( 37.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Master|Q~1 instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.672 ns" { instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Master|Q~1 {} instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Slave|Q~1 {} } { 0.000ns 0.252ns } { 0.000ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.711 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.711 ns" { Clock {} Clock~combout {} instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 6.588ns } { 0.000ns 0.852ns 0.271ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.890 ns" { Clock {} Clock~combout {} instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.888ns } { 0.000ns 0.852ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Master|Q~1 instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.672 ns" { instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Master|Q~1 {} instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Slave|Q~1 {} } { 0.000ns 0.252ns } { 0.000ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "instruction_register:inst8\|instruct_MSDFF:inst4\|D_Latch:Master\|Q~1 Instruction\[14\] Clock 4.797 ns register " "Info: tsu for register \"instruction_register:inst8\|instruct_MSDFF:inst4\|D_Latch:Master\|Q~1\" (data pin = \"Instruction\[14\]\", clock pin = \"Clock\") is 4.797 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.392 ns + Longest pin register " "Info: + Longest pin to register delay is 6.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Instruction\[14\] 1 PIN PIN_U3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 1; PIN Node = 'Instruction\[14\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction[14] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 248 8 176 264 "Instruction\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.130 ns) + CELL(0.420 ns) 6.392 ns instruction_register:inst8\|instruct_MSDFF:inst4\|D_Latch:Master\|Q~1 2 REG LCCOMB_X21_Y12_N12 1 " "Info: 2: + IC(5.130 ns) + CELL(0.420 ns) = 6.392 ns; Loc. = LCCOMB_X21_Y12_N12; Fanout = 1; REG Node = 'instruction_register:inst8\|instruct_MSDFF:inst4\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.550 ns" { Instruction[14] instruction_register:inst8|instruct_MSDFF:inst4|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.262 ns ( 19.74 % ) " "Info: Total cell delay = 1.262 ns ( 19.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.130 ns ( 80.26 % ) " "Info: Total interconnect delay = 5.130 ns ( 80.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.392 ns" { Instruction[14] instruction_register:inst8|instruct_MSDFF:inst4|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.392 ns" { Instruction[14] {} Instruction[14]~combout {} instruction_register:inst8|instruct_MSDFF:inst4|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 5.130ns } { 0.000ns 0.842ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.858 ns + " "Info: + Micro setup delay of destination is 0.858 ns" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.453 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Clock 1 CLK PIN_V2 44 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 44; CLK Node = 'Clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 120 8 176 136 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.451 ns) + CELL(0.150 ns) 2.453 ns instruction_register:inst8\|instruct_MSDFF:inst4\|D_Latch:Master\|Q~1 2 REG LCCOMB_X21_Y12_N12 1 " "Info: 2: + IC(1.451 ns) + CELL(0.150 ns) = 2.453 ns; Loc. = LCCOMB_X21_Y12_N12; Fanout = 1; REG Node = 'instruction_register:inst8\|instruct_MSDFF:inst4\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst4|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.002 ns ( 40.85 % ) " "Info: Total cell delay = 1.002 ns ( 40.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.451 ns ( 59.15 % ) " "Info: Total interconnect delay = 1.451 ns ( 59.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst4|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.453 ns" { Clock {} Clock~combout {} instruction_register:inst8|instruct_MSDFF:inst4|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.451ns } { 0.000ns 0.852ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.392 ns" { Instruction[14] instruction_register:inst8|instruct_MSDFF:inst4|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.392 ns" { Instruction[14] {} Instruction[14]~combout {} instruction_register:inst8|instruct_MSDFF:inst4|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 5.130ns } { 0.000ns 0.842ns 0.420ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst4|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.453 ns" { Clock {} Clock~combout {} instruction_register:inst8|instruct_MSDFF:inst4|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.451ns } { 0.000ns 0.852ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock Hex3\[0\] sram_chip:inst1\|sram_register:inst7\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 26.654 ns register " "Info: tco from clock \"Clock\" to destination pin \"Hex3\[0\]\" through register \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is 26.654 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 9.062 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 9.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Clock 1 CLK PIN_V2 44 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 44; CLK Node = 'Clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 120 8 176 136 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.080 ns) + CELL(0.275 ns) 3.207 ns instruction_register:inst8\|instruct_MSDFF:inst14\|D_Latch:Slave\|Q~1 2 REG LCCOMB_X24_Y18_N0 16 " "Info: 2: + IC(2.080 ns) + CELL(0.275 ns) = 3.207 ns; Loc. = LCCOMB_X24_Y18_N0; Fanout = 16; REG Node = 'instruction_register:inst8\|instruct_MSDFF:inst14\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst14|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.398 ns) 4.137 ns decode4to16:inst5\|Mux0~2 3 COMB LCCOMB_X24_Y18_N18 17 " "Info: 3: + IC(0.532 ns) + CELL(0.398 ns) = 4.137 ns; Loc. = LCCOMB_X24_Y18_N18; Fanout = 17; COMB Node = 'decode4to16:inst5\|Mux0~2'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { instruction_register:inst8|instruct_MSDFF:inst14|D_Latch:Slave|Q~1 decode4to16:inst5|Mux0~2 } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(0.275 ns) 5.707 ns sram_chip:inst1\|sram_register:inst7\|sram_cell:cell0\|comb~0 4 COMB LCCOMB_X28_Y12_N0 1 " "Info: 4: + IC(1.295 ns) + CELL(0.275 ns) = 5.707 ns; Loc. = LCCOMB_X28_Y12_N0; Fanout = 1; COMB Node = 'sram_chip:inst1\|sram_register:inst7\|sram_cell:cell0\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { decode4to16:inst5|Mux0~2 sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.841 ns) + CELL(0.000 ns) 7.548 ns sram_chip:inst1\|sram_register:inst7\|sram_cell:cell0\|comb~0clkctrl 5 COMB CLKCTRL_G13 32 " "Info: 5: + IC(1.841 ns) + CELL(0.000 ns) = 7.548 ns; Loc. = CLKCTRL_G13; Fanout = 32; COMB Node = 'sram_chip:inst1\|sram_register:inst7\|sram_cell:cell0\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.150 ns) 9.062 ns sram_chip:inst1\|sram_register:inst7\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 6 REG LCCOMB_X22_Y16_N8 3 " "Info: 6: + IC(1.364 ns) + CELL(0.150 ns) = 9.062 ns; Loc. = LCCOMB_X22_Y16_N8; Fanout = 3; REG Node = 'sram_chip:inst1\|sram_register:inst7\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.950 ns ( 21.52 % ) " "Info: Total cell delay = 1.950 ns ( 21.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.112 ns ( 78.48 % ) " "Info: Total interconnect delay = 7.112 ns ( 78.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.062 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst14|D_Latch:Slave|Q~1 decode4to16:inst5|Mux0~2 sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.062 ns" { Clock {} Clock~combout {} instruction_register:inst8|instruct_MSDFF:inst14|D_Latch:Slave|Q~1 {} decode4to16:inst5|Mux0~2 {} sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0 {} sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0clkctrl {} sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 2.080ns 0.532ns 1.295ns 1.841ns 1.364ns } { 0.000ns 0.852ns 0.275ns 0.398ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.592 ns + Longest register pin " "Info: + Longest register to pin delay is 17.592 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram_chip:inst1\|sram_register:inst7\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 1 REG LCCOMB_X22_Y16_N8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y16_N8; Fanout = 3; REG Node = 'sram_chip:inst1\|sram_register:inst7\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.271 ns) 0.558 ns addsub16:inst\|xorGate:GX1\|f~0 2 COMB LCCOMB_X22_Y16_N26 2 " "Info: 2: + IC(0.287 ns) + CELL(0.271 ns) = 0.558 ns; Loc. = LCCOMB_X22_Y16_N26; Fanout = 2; COMB Node = 'addsub16:inst\|xorGate:GX1\|f~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 addsub16:inst|xorGate:GX1|f~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.275 ns) 1.592 ns addsub16:inst\|xorGate:GX1\|f~4 3 COMB LCCOMB_X22_Y19_N30 1 " "Info: 3: + IC(0.759 ns) + CELL(0.275 ns) = 1.592 ns; Loc. = LCCOMB_X22_Y19_N30; Fanout = 1; COMB Node = 'addsub16:inst\|xorGate:GX1\|f~4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { addsub16:inst|xorGate:GX1|f~0 addsub16:inst|xorGate:GX1|f~4 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 1.995 ns addsub16:inst\|xorGate:GX1\|f~5 4 COMB LCCOMB_X22_Y19_N2 1 " "Info: 4: + IC(0.253 ns) + CELL(0.150 ns) = 1.995 ns; Loc. = LCCOMB_X22_Y19_N2; Fanout = 1; COMB Node = 'addsub16:inst\|xorGate:GX1\|f~5'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { addsub16:inst|xorGate:GX1|f~4 addsub16:inst|xorGate:GX1|f~5 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 2.389 ns addsub16:inst\|xorGate:GX1\|f~6 5 COMB LCCOMB_X22_Y19_N12 2 " "Info: 5: + IC(0.244 ns) + CELL(0.150 ns) = 2.389 ns; Loc. = LCCOMB_X22_Y19_N12; Fanout = 2; COMB Node = 'addsub16:inst\|xorGate:GX1\|f~6'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { addsub16:inst|xorGate:GX1|f~5 addsub16:inst|xorGate:GX1|f~6 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.413 ns) 4.008 ns addsub16:inst\|full_adder:FA1\|cout~0 6 COMB LCCOMB_X33_Y19_N22 2 " "Info: 6: + IC(1.206 ns) + CELL(0.413 ns) = 4.008 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA1\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { addsub16:inst|xorGate:GX1|f~6 addsub16:inst|full_adder:FA1|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 4.410 ns addsub16:inst\|full_adder:FA2\|cout~0 7 COMB LCCOMB_X33_Y19_N24 2 " "Info: 7: + IC(0.252 ns) + CELL(0.150 ns) = 4.410 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA2\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { addsub16:inst|full_adder:FA1|cout~0 addsub16:inst|full_adder:FA2|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.271 ns) 4.938 ns addsub16:inst\|full_adder:FA3\|cout~0 8 COMB LCCOMB_X33_Y19_N18 2 " "Info: 8: + IC(0.257 ns) + CELL(0.271 ns) = 4.938 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA3\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { addsub16:inst|full_adder:FA2|cout~0 addsub16:inst|full_adder:FA3|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 5.342 ns addsub16:inst\|full_adder:FA4\|cout~0 9 COMB LCCOMB_X33_Y19_N28 2 " "Info: 9: + IC(0.254 ns) + CELL(0.150 ns) = 5.342 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA4\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { addsub16:inst|full_adder:FA3|cout~0 addsub16:inst|full_adder:FA4|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 5.750 ns addsub16:inst\|full_adder:FA5\|cout~0 10 COMB LCCOMB_X33_Y19_N30 2 " "Info: 10: + IC(0.258 ns) + CELL(0.150 ns) = 5.750 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA5\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { addsub16:inst|full_adder:FA4|cout~0 addsub16:inst|full_adder:FA5|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 6.159 ns addsub16:inst\|full_adder:FA6\|cout~0 11 COMB LCCOMB_X33_Y19_N0 2 " "Info: 11: + IC(0.259 ns) + CELL(0.150 ns) = 6.159 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA6\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { addsub16:inst|full_adder:FA5|cout~0 addsub16:inst|full_adder:FA6|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 6.562 ns addsub16:inst\|full_adder:FA7\|cout~0 12 COMB LCCOMB_X33_Y19_N10 2 " "Info: 12: + IC(0.253 ns) + CELL(0.150 ns) = 6.562 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA7\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { addsub16:inst|full_adder:FA6|cout~0 addsub16:inst|full_adder:FA7|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 6.965 ns addsub16:inst\|full_adder:FA8\|cout~0 13 COMB LCCOMB_X33_Y19_N12 2 " "Info: 13: + IC(0.253 ns) + CELL(0.150 ns) = 6.965 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA8\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { addsub16:inst|full_adder:FA7|cout~0 addsub16:inst|full_adder:FA8|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.150 ns) 8.341 ns addsub16:inst\|full_adder:FA9\|cout~0 14 COMB LCCOMB_X41_Y17_N18 2 " "Info: 14: + IC(1.226 ns) + CELL(0.150 ns) = 8.341 ns; Loc. = LCCOMB_X41_Y17_N18; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA9\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { addsub16:inst|full_adder:FA8|cout~0 addsub16:inst|full_adder:FA9|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 8.754 ns addsub16:inst\|full_adder:FA10\|cout~0 15 COMB LCCOMB_X41_Y17_N30 2 " "Info: 15: + IC(0.263 ns) + CELL(0.150 ns) = 8.754 ns; Loc. = LCCOMB_X41_Y17_N30; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA10\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { addsub16:inst|full_adder:FA9|cout~0 addsub16:inst|full_adder:FA10|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 9.156 ns addsub16:inst\|full_adder:FA11\|cout~0 16 COMB LCCOMB_X41_Y17_N2 2 " "Info: 16: + IC(0.252 ns) + CELL(0.150 ns) = 9.156 ns; Loc. = LCCOMB_X41_Y17_N2; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA11\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { addsub16:inst|full_adder:FA10|cout~0 addsub16:inst|full_adder:FA11|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 9.571 ns addsub16:inst\|full_adder:FA12\|cout~0 17 COMB LCCOMB_X41_Y17_N22 2 " "Info: 17: + IC(0.265 ns) + CELL(0.150 ns) = 9.571 ns; Loc. = LCCOMB_X41_Y17_N22; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA12\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { addsub16:inst|full_adder:FA11|cout~0 addsub16:inst|full_adder:FA12|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 9.984 ns addsub16:inst\|full_adder:FA13\|cout~0 18 COMB LCCOMB_X41_Y17_N10 3 " "Info: 18: + IC(0.263 ns) + CELL(0.150 ns) = 9.984 ns; Loc. = LCCOMB_X41_Y17_N10; Fanout = 3; COMB Node = 'addsub16:inst\|full_adder:FA13\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { addsub16:inst|full_adder:FA12|cout~0 addsub16:inst|full_adder:FA13|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 10.392 ns addsub16:inst\|full_adder:FA14\|cout~0 19 COMB LCCOMB_X41_Y17_N28 2 " "Info: 19: + IC(0.258 ns) + CELL(0.150 ns) = 10.392 ns; Loc. = LCCOMB_X41_Y17_N28; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA14\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { addsub16:inst|full_adder:FA13|cout~0 addsub16:inst|full_adder:FA14|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.438 ns) 11.805 ns addsub16:inst\|full_adder:FA15\|sum~3 20 COMB LCCOMB_X41_Y15_N12 8 " "Info: 20: + IC(0.975 ns) + CELL(0.438 ns) = 11.805 ns; Loc. = LCCOMB_X41_Y15_N12; Fanout = 8; COMB Node = 'addsub16:inst\|full_adder:FA15\|sum~3'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.413 ns" { addsub16:inst|full_adder:FA14|cout~0 addsub16:inst|full_adder:FA15|sum~3 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.413 ns) 12.532 ns addsub16:inst\|convert:DISPLAY3\|Mux6~0 21 COMB LCCOMB_X41_Y15_N16 1 " "Info: 21: + IC(0.314 ns) + CELL(0.413 ns) = 12.532 ns; Loc. = LCCOMB_X41_Y15_N16; Fanout = 1; COMB Node = 'addsub16:inst\|convert:DISPLAY3\|Mux6~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { addsub16:inst|full_adder:FA15|sum~3 addsub16:inst|convert:DISPLAY3|Mux6~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.428 ns) + CELL(2.632 ns) 17.592 ns Hex3\[0\] 22 PIN PIN_Y23 0 " "Info: 22: + IC(2.428 ns) + CELL(2.632 ns) = 17.592 ns; Loc. = PIN_Y23; Fanout = 0; PIN Node = 'Hex3\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.060 ns" { addsub16:inst|convert:DISPLAY3|Mux6~0 Hex3[0] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 264 1192 1368 280 "Hex3\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.813 ns ( 38.73 % ) " "Info: Total cell delay = 6.813 ns ( 38.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.779 ns ( 61.27 % ) " "Info: Total interconnect delay = 10.779 ns ( 61.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.592 ns" { sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 addsub16:inst|xorGate:GX1|f~0 addsub16:inst|xorGate:GX1|f~4 addsub16:inst|xorGate:GX1|f~5 addsub16:inst|xorGate:GX1|f~6 addsub16:inst|full_adder:FA1|cout~0 addsub16:inst|full_adder:FA2|cout~0 addsub16:inst|full_adder:FA3|cout~0 addsub16:inst|full_adder:FA4|cout~0 addsub16:inst|full_adder:FA5|cout~0 addsub16:inst|full_adder:FA6|cout~0 addsub16:inst|full_adder:FA7|cout~0 addsub16:inst|full_adder:FA8|cout~0 addsub16:inst|full_adder:FA9|cout~0 addsub16:inst|full_adder:FA10|cout~0 addsub16:inst|full_adder:FA11|cout~0 addsub16:inst|full_adder:FA12|cout~0 addsub16:inst|full_adder:FA13|cout~0 addsub16:inst|full_adder:FA14|cout~0 addsub16:inst|full_adder:FA15|sum~3 addsub16:inst|convert:DISPLAY3|Mux6~0 Hex3[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "17.592 ns" { sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} addsub16:inst|xorGate:GX1|f~0 {} addsub16:inst|xorGate:GX1|f~4 {} addsub16:inst|xorGate:GX1|f~5 {} addsub16:inst|xorGate:GX1|f~6 {} addsub16:inst|full_adder:FA1|cout~0 {} addsub16:inst|full_adder:FA2|cout~0 {} addsub16:inst|full_adder:FA3|cout~0 {} addsub16:inst|full_adder:FA4|cout~0 {} addsub16:inst|full_adder:FA5|cout~0 {} addsub16:inst|full_adder:FA6|cout~0 {} addsub16:inst|full_adder:FA7|cout~0 {} addsub16:inst|full_adder:FA8|cout~0 {} addsub16:inst|full_adder:FA9|cout~0 {} addsub16:inst|full_adder:FA10|cout~0 {} addsub16:inst|full_adder:FA11|cout~0 {} addsub16:inst|full_adder:FA12|cout~0 {} addsub16:inst|full_adder:FA13|cout~0 {} addsub16:inst|full_adder:FA14|cout~0 {} addsub16:inst|full_adder:FA15|sum~3 {} addsub16:inst|convert:DISPLAY3|Mux6~0 {} Hex3[0] {} } { 0.000ns 0.287ns 0.759ns 0.253ns 0.244ns 1.206ns 0.252ns 0.257ns 0.254ns 0.258ns 0.259ns 0.253ns 0.253ns 1.226ns 0.263ns 0.252ns 0.265ns 0.263ns 0.258ns 0.975ns 0.314ns 2.428ns } { 0.000ns 0.271ns 0.275ns 0.150ns 0.150ns 0.413ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.438ns 0.413ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.062 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst14|D_Latch:Slave|Q~1 decode4to16:inst5|Mux0~2 sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.062 ns" { Clock {} Clock~combout {} instruction_register:inst8|instruct_MSDFF:inst14|D_Latch:Slave|Q~1 {} decode4to16:inst5|Mux0~2 {} sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0 {} sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0clkctrl {} sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 2.080ns 0.532ns 1.295ns 1.841ns 1.364ns } { 0.000ns 0.852ns 0.275ns 0.398ns 0.275ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.592 ns" { sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 addsub16:inst|xorGate:GX1|f~0 addsub16:inst|xorGate:GX1|f~4 addsub16:inst|xorGate:GX1|f~5 addsub16:inst|xorGate:GX1|f~6 addsub16:inst|full_adder:FA1|cout~0 addsub16:inst|full_adder:FA2|cout~0 addsub16:inst|full_adder:FA3|cout~0 addsub16:inst|full_adder:FA4|cout~0 addsub16:inst|full_adder:FA5|cout~0 addsub16:inst|full_adder:FA6|cout~0 addsub16:inst|full_adder:FA7|cout~0 addsub16:inst|full_adder:FA8|cout~0 addsub16:inst|full_adder:FA9|cout~0 addsub16:inst|full_adder:FA10|cout~0 addsub16:inst|full_adder:FA11|cout~0 addsub16:inst|full_adder:FA12|cout~0 addsub16:inst|full_adder:FA13|cout~0 addsub16:inst|full_adder:FA14|cout~0 addsub16:inst|full_adder:FA15|sum~3 addsub16:inst|convert:DISPLAY3|Mux6~0 Hex3[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "17.592 ns" { sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} addsub16:inst|xorGate:GX1|f~0 {} addsub16:inst|xorGate:GX1|f~4 {} addsub16:inst|xorGate:GX1|f~5 {} addsub16:inst|xorGate:GX1|f~6 {} addsub16:inst|full_adder:FA1|cout~0 {} addsub16:inst|full_adder:FA2|cout~0 {} addsub16:inst|full_adder:FA3|cout~0 {} addsub16:inst|full_adder:FA4|cout~0 {} addsub16:inst|full_adder:FA5|cout~0 {} addsub16:inst|full_adder:FA6|cout~0 {} addsub16:inst|full_adder:FA7|cout~0 {} addsub16:inst|full_adder:FA8|cout~0 {} addsub16:inst|full_adder:FA9|cout~0 {} addsub16:inst|full_adder:FA10|cout~0 {} addsub16:inst|full_adder:FA11|cout~0 {} addsub16:inst|full_adder:FA12|cout~0 {} addsub16:inst|full_adder:FA13|cout~0 {} addsub16:inst|full_adder:FA14|cout~0 {} addsub16:inst|full_adder:FA15|sum~3 {} addsub16:inst|convert:DISPLAY3|Mux6~0 {} Hex3[0] {} } { 0.000ns 0.287ns 0.759ns 0.253ns 0.244ns 1.206ns 0.252ns 0.257ns 0.254ns 0.258ns 0.259ns 0.253ns 0.253ns 1.226ns 0.263ns 0.252ns 0.265ns 0.263ns 0.258ns 0.975ns 0.314ns 2.428ns } { 0.000ns 0.271ns 0.275ns 0.150ns 0.150ns 0.413ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.438ns 0.413ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "instruction_register:inst8\|instruct_MSDFF:inst7\|D_Latch:Master\|Q~1 Instruction\[2\] Clock 0.357 ns register " "Info: th for register \"instruction_register:inst8\|instruct_MSDFF:inst7\|D_Latch:Master\|Q~1\" (data pin = \"Instruction\[2\]\", clock pin = \"Clock\") is 0.357 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 3.264 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 3.264 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Clock 1 CLK PIN_V2 44 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 44; CLK Node = 'Clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 120 8 176 136 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.262 ns) + CELL(0.150 ns) 3.264 ns instruction_register:inst8\|instruct_MSDFF:inst7\|D_Latch:Master\|Q~1 2 REG LCCOMB_X24_Y18_N12 1 " "Info: 2: + IC(2.262 ns) + CELL(0.150 ns) = 3.264 ns; Loc. = LCCOMB_X24_Y18_N12; Fanout = 1; REG Node = 'instruction_register:inst8\|instruct_MSDFF:inst7\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.412 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst7|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.002 ns ( 30.70 % ) " "Info: Total cell delay = 1.002 ns ( 30.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.262 ns ( 69.30 % ) " "Info: Total interconnect delay = 2.262 ns ( 69.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.264 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst7|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.264 ns" { Clock {} Clock~combout {} instruction_register:inst8|instruct_MSDFF:inst7|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 2.262ns } { 0.000ns 0.852ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.907 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Instruction\[2\] 1 PIN PIN_P25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 1; PIN Node = 'Instruction\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction[2] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 248 8 176 264 "Instruction\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.488 ns) + CELL(0.420 ns) 2.907 ns instruction_register:inst8\|instruct_MSDFF:inst7\|D_Latch:Master\|Q~1 2 REG LCCOMB_X24_Y18_N12 1 " "Info: 2: + IC(1.488 ns) + CELL(0.420 ns) = 2.907 ns; Loc. = LCCOMB_X24_Y18_N12; Fanout = 1; REG Node = 'instruction_register:inst8\|instruct_MSDFF:inst7\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.908 ns" { Instruction[2] instruction_register:inst8|instruct_MSDFF:inst7|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.419 ns ( 48.81 % ) " "Info: Total cell delay = 1.419 ns ( 48.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.488 ns ( 51.19 % ) " "Info: Total interconnect delay = 1.488 ns ( 51.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.907 ns" { Instruction[2] instruction_register:inst8|instruct_MSDFF:inst7|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.907 ns" { Instruction[2] {} Instruction[2]~combout {} instruction_register:inst8|instruct_MSDFF:inst7|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.488ns } { 0.000ns 0.999ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.264 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst7|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.264 ns" { Clock {} Clock~combout {} instruction_register:inst8|instruct_MSDFF:inst7|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 2.262ns } { 0.000ns 0.852ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.907 ns" { Instruction[2] instruction_register:inst8|instruct_MSDFF:inst7|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.907 ns" { Instruction[2] {} Instruction[2]~combout {} instruction_register:inst8|instruct_MSDFF:inst7|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.488ns } { 0.000ns 0.999ns 0.420ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 544 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 544 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 14 19:26:21 2015 " "Info: Processing ended: Thu May 14 19:26:21 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
