Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Wed Aug  5 16:01:41 2020
| Host             : ThinkPad running 64-bit major release  (build 9200)
| Command          : report_power -file EFIT_power_routed.rpt -pb EFIT_power_summary_routed.pb -rpx EFIT_power_routed.rpx
| Design           : EFIT
| Device           : xc7s15ftgb196-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.315        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.295        |
| Device Static (W)        | 0.020        |
| Effective TJA (C/W)      | 3.4          |
| Max Ambient (C)          | 83.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.008 |       15 |       --- |             --- |
| Slice Logic    |     0.002 |     1375 |       --- |             --- |
|   LUT as Logic |     0.002 |      675 |      8000 |            8.44 |
|   CARRY4       |    <0.001 |       99 |      2000 |            4.95 |
|   Register     |    <0.001 |      386 |     16000 |            2.41 |
|   BUFG         |    <0.001 |        1 |        16 |            6.25 |
|   F7/F8 Muxes  |    <0.001 |        8 |      8000 |            0.10 |
|   Others       |     0.000 |       69 |       --- |             --- |
| Signals        |     0.003 |     1035 |       --- |             --- |
| Block RAM      |     0.003 |        8 |        10 |           80.00 |
| MMCM           |     0.000 |        1 |         2 |           50.00 |
| PLL            |     0.137 |        1 |         2 |           50.00 |
| I/O            |     0.142 |       16 |       100 |           16.00 |
| Static Power   |     0.020 |          |           |                 |
| Total          |     0.315 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.037 |       0.034 |      0.004 |
| Vccaux    |       1.800 |     0.076 |       0.069 |      0.007 |
| Vcco33    |       3.300 |     0.043 |       0.042 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 15.4                     |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+-------------------------------------------------+-----------------+
| Clock                | Domain                                          | Constraint (ns) |
+----------------------+-------------------------------------------------+-----------------+
| CLKFBIN              | rgb2dvi/U0/ClockGenInternal.ClockGenX/CLKFBIN   |             6.7 |
| CLKFBIN_1            | rgb2dvi/U0/ClockGenInternal.ClockGenX/CLKFBIN   |             6.7 |
| PixelClkIO           | rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk  |             6.7 |
| PixelClkIO_1         | rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk  |             6.7 |
| SerialClkIO          | rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk |             1.3 |
| SerialClkIO_1        | rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk |             1.3 |
| clk                  | clk                                             |            10.0 |
| clk_out1_clk_wiz_0   | clk_10/inst/clk_out1_clk_wiz_0                  |             6.7 |
| clk_out1_clk_wiz_0_1 | clk_10/inst/clk_out1_clk_wiz_0                  |             6.7 |
| clkfbout_clk_wiz_0   | clk_10/inst/clkfbout_clk_wiz_0                  |            40.0 |
| clkfbout_clk_wiz_0_1 | clk_10/inst/clkfbout_clk_wiz_0                  |            40.0 |
| sys_clk_pin          | clk                                             |            10.0 |
+----------------------+-------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------+-----------+
| Name                                 | Power (W) |
+--------------------------------------+-----------+
| EFIT                                 |     0.295 |
|   get_data_from_esp32_0              |     0.003 |
|   rgb2dvi                            |     0.284 |
|     U0                               |     0.284 |
|       ClockGenInternal.ClockGenX     |     0.137 |
|       ClockSerializer                |     0.034 |
|       DataEncoders[0].DataSerializer |     0.037 |
|       DataEncoders[1].DataSerializer |     0.037 |
|       DataEncoders[2].DataSerializer |     0.037 |
|   u_blk_mem_gen_0                    |     0.003 |
|     U0                               |     0.003 |
|       inst_blk_mem_gen               |     0.003 |
|   u_qspi_slave                       |     0.003 |
+--------------------------------------+-----------+


