<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: I2sc Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_i2sc-members.xhtml">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">I2sc Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_g55___i2_s_c.xhtml">Inter-IC Sound Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> hardware registers.  
 <a href="struct_i2sc.xhtml#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="i2sc_8h_source.xhtml">i2sc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a808a4ae28255c92d21a06d96b40ed43a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2sc.xhtml#a808a4ae28255c92d21a06d96b40ed43a">I2SC_CR</a></td></tr>
<tr class="memdesc:a808a4ae28255c92d21a06d96b40ed43a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x00) Control Register  <a href="#a808a4ae28255c92d21a06d96b40ed43a">More...</a><br /></td></tr>
<tr class="separator:a808a4ae28255c92d21a06d96b40ed43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cbc3998e5f7744a9351c989128a85c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2sc.xhtml#a8cbc3998e5f7744a9351c989128a85c6">I2SC_MR</a></td></tr>
<tr class="memdesc:a8cbc3998e5f7744a9351c989128a85c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x04) Mode Register  <a href="#a8cbc3998e5f7744a9351c989128a85c6">More...</a><br /></td></tr>
<tr class="separator:a8cbc3998e5f7744a9351c989128a85c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eaff76170fe74aa63d9734d6bfbec29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2sc.xhtml#a5eaff76170fe74aa63d9734d6bfbec29">I2SC_SR</a></td></tr>
<tr class="memdesc:a5eaff76170fe74aa63d9734d6bfbec29"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x08) Status Register  <a href="#a5eaff76170fe74aa63d9734d6bfbec29">More...</a><br /></td></tr>
<tr class="separator:a5eaff76170fe74aa63d9734d6bfbec29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c89db8e72b396d06ca556aa7ffffb3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2sc.xhtml#a6c89db8e72b396d06ca556aa7ffffb3a">I2SC_SCR</a></td></tr>
<tr class="memdesc:a6c89db8e72b396d06ca556aa7ffffb3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x0C) Status Clear Register  <a href="#a6c89db8e72b396d06ca556aa7ffffb3a">More...</a><br /></td></tr>
<tr class="separator:a6c89db8e72b396d06ca556aa7ffffb3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd51a6f0c06fc1bea6d11ddd91374007"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2sc.xhtml#afd51a6f0c06fc1bea6d11ddd91374007">I2SC_SSR</a></td></tr>
<tr class="memdesc:afd51a6f0c06fc1bea6d11ddd91374007"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x10) Status Set Register  <a href="#afd51a6f0c06fc1bea6d11ddd91374007">More...</a><br /></td></tr>
<tr class="separator:afd51a6f0c06fc1bea6d11ddd91374007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf042c9124fc26b6fbe661ce445e7558"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2sc.xhtml#adf042c9124fc26b6fbe661ce445e7558">I2SC_IER</a></td></tr>
<tr class="memdesc:adf042c9124fc26b6fbe661ce445e7558"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x14) Interrupt Enable Register  <a href="#adf042c9124fc26b6fbe661ce445e7558">More...</a><br /></td></tr>
<tr class="separator:adf042c9124fc26b6fbe661ce445e7558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ee6287bcff370727d950653dda8af91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2sc.xhtml#a3ee6287bcff370727d950653dda8af91">I2SC_IDR</a></td></tr>
<tr class="memdesc:a3ee6287bcff370727d950653dda8af91"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x18) Interrupt Disable Register  <a href="#a3ee6287bcff370727d950653dda8af91">More...</a><br /></td></tr>
<tr class="separator:a3ee6287bcff370727d950653dda8af91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7d5c0b61b035652b58b8ed093a1748f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2sc.xhtml#ae7d5c0b61b035652b58b8ed093a1748f">I2SC_IMR</a></td></tr>
<tr class="memdesc:ae7d5c0b61b035652b58b8ed093a1748f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x1C) Interrupt Mask Register  <a href="#ae7d5c0b61b035652b58b8ed093a1748f">More...</a><br /></td></tr>
<tr class="separator:ae7d5c0b61b035652b58b8ed093a1748f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c8b7d7f20a0e90390268fa5661c5a19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2sc.xhtml#a2c8b7d7f20a0e90390268fa5661c5a19">I2SC_RHR</a></td></tr>
<tr class="memdesc:a2c8b7d7f20a0e90390268fa5661c5a19"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x20) Receiver Holding Register  <a href="#a2c8b7d7f20a0e90390268fa5661c5a19">More...</a><br /></td></tr>
<tr class="separator:a2c8b7d7f20a0e90390268fa5661c5a19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10909105bffa37b5b65c52d2ed0820b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2sc.xhtml#a10909105bffa37b5b65c52d2ed0820b5">I2SC_THR</a></td></tr>
<tr class="memdesc:a10909105bffa37b5b65c52d2ed0820b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x24) Transmitter Holding Register  <a href="#a10909105bffa37b5b65c52d2ed0820b5">More...</a><br /></td></tr>
<tr class="separator:a10909105bffa37b5b65c52d2ed0820b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46da2ba437de5f85a04c1f85620d5a5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2sc.xhtml#a46da2ba437de5f85a04c1f85620d5a5e">Reserved1</a> [54]</td></tr>
<tr class="separator:a46da2ba437de5f85a04c1f85620d5a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a442da2b123bd074d7d7508f471a74ff3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2sc.xhtml#a442da2b123bd074d7d7508f471a74ff3">I2SC_RPR</a></td></tr>
<tr class="memdesc:a442da2b123bd074d7d7508f471a74ff3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x100) Receive Pointer Register  <a href="#a442da2b123bd074d7d7508f471a74ff3">More...</a><br /></td></tr>
<tr class="separator:a442da2b123bd074d7d7508f471a74ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaabf8351c666764b0ecaf430528c2db6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2sc.xhtml#aaabf8351c666764b0ecaf430528c2db6">I2SC_RCR</a></td></tr>
<tr class="memdesc:aaabf8351c666764b0ecaf430528c2db6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x104) Receive Counter Register  <a href="#aaabf8351c666764b0ecaf430528c2db6">More...</a><br /></td></tr>
<tr class="separator:aaabf8351c666764b0ecaf430528c2db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ae910957c388b4caff92459458893b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2sc.xhtml#a5ae910957c388b4caff92459458893b6">I2SC_TPR</a></td></tr>
<tr class="memdesc:a5ae910957c388b4caff92459458893b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x108) Transmit Pointer Register  <a href="#a5ae910957c388b4caff92459458893b6">More...</a><br /></td></tr>
<tr class="separator:a5ae910957c388b4caff92459458893b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af04e45317c2c5d9eefb660289ec7e008"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2sc.xhtml#af04e45317c2c5d9eefb660289ec7e008">I2SC_TCR</a></td></tr>
<tr class="memdesc:af04e45317c2c5d9eefb660289ec7e008"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x10C) Transmit Counter Register  <a href="#af04e45317c2c5d9eefb660289ec7e008">More...</a><br /></td></tr>
<tr class="separator:af04e45317c2c5d9eefb660289ec7e008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addb4198dfa0f17bcec530f2eeefa82ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2sc.xhtml#addb4198dfa0f17bcec530f2eeefa82ff">I2SC_RNPR</a></td></tr>
<tr class="memdesc:addb4198dfa0f17bcec530f2eeefa82ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x110) Receive Next Pointer Register  <a href="#addb4198dfa0f17bcec530f2eeefa82ff">More...</a><br /></td></tr>
<tr class="separator:addb4198dfa0f17bcec530f2eeefa82ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a116e24ad8e3521bcc39def56ff9272be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2sc.xhtml#a116e24ad8e3521bcc39def56ff9272be">I2SC_RNCR</a></td></tr>
<tr class="memdesc:a116e24ad8e3521bcc39def56ff9272be"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x114) Receive Next Counter Register  <a href="#a116e24ad8e3521bcc39def56ff9272be">More...</a><br /></td></tr>
<tr class="separator:a116e24ad8e3521bcc39def56ff9272be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaf924b82fdb9e215caef2cbb86711fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2sc.xhtml#aaaf924b82fdb9e215caef2cbb86711fe">I2SC_TNPR</a></td></tr>
<tr class="memdesc:aaaf924b82fdb9e215caef2cbb86711fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x118) Transmit Next Pointer Register  <a href="#aaaf924b82fdb9e215caef2cbb86711fe">More...</a><br /></td></tr>
<tr class="separator:aaaf924b82fdb9e215caef2cbb86711fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad43b488f1f0dd24371418045932b2747"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2sc.xhtml#ad43b488f1f0dd24371418045932b2747">I2SC_TNCR</a></td></tr>
<tr class="memdesc:ad43b488f1f0dd24371418045932b2747"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x11C) Transmit Next Counter Register  <a href="#ad43b488f1f0dd24371418045932b2747">More...</a><br /></td></tr>
<tr class="separator:ad43b488f1f0dd24371418045932b2747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a66a39054ed571acc2c7d08f0dfcae4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2sc.xhtml#a1a66a39054ed571acc2c7d08f0dfcae4">I2SC_PTCR</a></td></tr>
<tr class="memdesc:a1a66a39054ed571acc2c7d08f0dfcae4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x120) Transfer Control Register  <a href="#a1a66a39054ed571acc2c7d08f0dfcae4">More...</a><br /></td></tr>
<tr class="separator:a1a66a39054ed571acc2c7d08f0dfcae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7699ca3c535f8612dcc196babd74650"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2sc.xhtml#af7699ca3c535f8612dcc196babd74650">I2SC_PTSR</a></td></tr>
<tr class="memdesc:af7699ca3c535f8612dcc196babd74650"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x124) Transfer Status Register  <a href="#af7699ca3c535f8612dcc196babd74650">More...</a><br /></td></tr>
<tr class="separator:af7699ca3c535f8612dcc196babd74650"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> hardware registers. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a808a4ae28255c92d21a06d96b40ed43a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a808a4ae28255c92d21a06d96b40ed43a">&sect;&nbsp;</a></span>I2SC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t I2sc::I2SC_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x00) Control Register </p>

</div>
</div>
<a id="a3ee6287bcff370727d950653dda8af91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ee6287bcff370727d950653dda8af91">&sect;&nbsp;</a></span>I2SC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t I2sc::I2SC_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x18) Interrupt Disable Register </p>

</div>
</div>
<a id="adf042c9124fc26b6fbe661ce445e7558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf042c9124fc26b6fbe661ce445e7558">&sect;&nbsp;</a></span>I2SC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t I2sc::I2SC_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x14) Interrupt Enable Register </p>

</div>
</div>
<a id="ae7d5c0b61b035652b58b8ed093a1748f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7d5c0b61b035652b58b8ed093a1748f">&sect;&nbsp;</a></span>I2SC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t I2sc::I2SC_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x1C) Interrupt Mask Register </p>

</div>
</div>
<a id="a8cbc3998e5f7744a9351c989128a85c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cbc3998e5f7744a9351c989128a85c6">&sect;&nbsp;</a></span>I2SC_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2sc::I2SC_MR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x04) Mode Register </p>

</div>
</div>
<a id="a1a66a39054ed571acc2c7d08f0dfcae4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a66a39054ed571acc2c7d08f0dfcae4">&sect;&nbsp;</a></span>I2SC_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t I2sc::I2SC_PTCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x120) Transfer Control Register </p>

</div>
</div>
<a id="af7699ca3c535f8612dcc196babd74650"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7699ca3c535f8612dcc196babd74650">&sect;&nbsp;</a></span>I2SC_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t I2sc::I2SC_PTSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x124) Transfer Status Register </p>

</div>
</div>
<a id="aaabf8351c666764b0ecaf430528c2db6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaabf8351c666764b0ecaf430528c2db6">&sect;&nbsp;</a></span>I2SC_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2sc::I2SC_RCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x104) Receive Counter Register </p>

</div>
</div>
<a id="a2c8b7d7f20a0e90390268fa5661c5a19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c8b7d7f20a0e90390268fa5661c5a19">&sect;&nbsp;</a></span>I2SC_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t I2sc::I2SC_RHR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x20) Receiver Holding Register </p>

</div>
</div>
<a id="a116e24ad8e3521bcc39def56ff9272be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a116e24ad8e3521bcc39def56ff9272be">&sect;&nbsp;</a></span>I2SC_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2sc::I2SC_RNCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x114) Receive Next Counter Register </p>

</div>
</div>
<a id="addb4198dfa0f17bcec530f2eeefa82ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addb4198dfa0f17bcec530f2eeefa82ff">&sect;&nbsp;</a></span>I2SC_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2sc::I2SC_RNPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x110) Receive Next Pointer Register </p>

</div>
</div>
<a id="a442da2b123bd074d7d7508f471a74ff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a442da2b123bd074d7d7508f471a74ff3">&sect;&nbsp;</a></span>I2SC_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2sc::I2SC_RPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x100) Receive Pointer Register </p>

</div>
</div>
<a id="a6c89db8e72b396d06ca556aa7ffffb3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c89db8e72b396d06ca556aa7ffffb3a">&sect;&nbsp;</a></span>I2SC_SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t I2sc::I2SC_SCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x0C) Status Clear Register </p>

</div>
</div>
<a id="a5eaff76170fe74aa63d9734d6bfbec29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eaff76170fe74aa63d9734d6bfbec29">&sect;&nbsp;</a></span>I2SC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t I2sc::I2SC_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x08) Status Register </p>

</div>
</div>
<a id="afd51a6f0c06fc1bea6d11ddd91374007"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd51a6f0c06fc1bea6d11ddd91374007">&sect;&nbsp;</a></span>I2SC_SSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t I2sc::I2SC_SSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x10) Status Set Register </p>

</div>
</div>
<a id="af04e45317c2c5d9eefb660289ec7e008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af04e45317c2c5d9eefb660289ec7e008">&sect;&nbsp;</a></span>I2SC_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2sc::I2SC_TCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x10C) Transmit Counter Register </p>

</div>
</div>
<a id="a10909105bffa37b5b65c52d2ed0820b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10909105bffa37b5b65c52d2ed0820b5">&sect;&nbsp;</a></span>I2SC_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t I2sc::I2SC_THR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x24) Transmitter Holding Register </p>

</div>
</div>
<a id="ad43b488f1f0dd24371418045932b2747"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad43b488f1f0dd24371418045932b2747">&sect;&nbsp;</a></span>I2SC_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2sc::I2SC_TNCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x11C) Transmit Next Counter Register </p>

</div>
</div>
<a id="aaaf924b82fdb9e215caef2cbb86711fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaf924b82fdb9e215caef2cbb86711fe">&sect;&nbsp;</a></span>I2SC_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2sc::I2SC_TNPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x118) Transmit Next Pointer Register </p>

</div>
</div>
<a id="a5ae910957c388b4caff92459458893b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ae910957c388b4caff92459458893b6">&sect;&nbsp;</a></span>I2SC_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2sc::I2SC_TPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_i2sc.xhtml" title="I2sc hardware registers. ">I2sc</a> Offset: 0x108) Transmit Pointer Register </p>

</div>
</div>
<a id="a46da2ba437de5f85a04c1f85620d5a5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46da2ba437de5f85a04c1f85620d5a5e">&sect;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t I2sc::Reserved1[54]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/component/<a class="el" href="i2sc_8h_source.xhtml">i2sc.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
