<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\Gowin_V1.9.11.03_x64\IDE\ipcore\SPINorFlash\data\spi_nor_flash_interface_top.v<br>
C:\Gowin\Gowin_V1.9.11.03_x64\IDE\ipcore\SPINorFlash\data\spinorflash.vp<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2ANR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2ANR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Oct 22 18:45:08 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>SPI_Nor_Flash_Interface_Top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.13s, Peak memory usage = 84.758MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.009s, Peak memory usage = 84.758MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.027s, Peak memory usage = 84.758MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.012s, Peak memory usage = 84.758MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.029s, Peak memory usage = 84.758MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.013s, Peak memory usage = 84.758MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 84.758MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 84.758MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 84.758MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.035s, Peak memory usage = 84.758MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 84.758MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 84.758MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 114.891MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.143s, Peak memory usage = 114.891MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.056s, Peak memory usage = 114.891MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 114.891MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>108</td>
</tr>
<tr>
<td class="label"><b>Embedded Port </b></td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>84</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>45</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>38</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>451</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>170</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>254</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDL</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDLN</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>798</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>78</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>196</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>524</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>90</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>90</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>6</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>2</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>894(804 LUT, 90 ALU) / 20736</td>
<td>5%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>451 / 15762</td>
<td>3%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>2 / 15762</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>449 / 15762</td>
<td>3%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>2 / 46</td>
<td>5%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>I_hclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>I_hclk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>I_spi_clock</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>I_spi_clock_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>spinorflash_inst/u_spi_spiif/O_flash_ck_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>spinorflash_inst/u_spi_spiif/O_flash_ck_d_s/F </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I_hclk</td>
<td>100.000(MHz)</td>
<td>96.393(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>I_spi_clock</td>
<td>100.000(MHz)</td>
<td>65.138(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>spinorflash_inst/u_spi_reg/reg_spiif_timing_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spinorflash_inst/u_spi_fifo/u_spi_txfifo/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_hclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_spi_clock[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_hclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_hclk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>261</td>
<td>I_hclk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spinorflash_inst/u_spi_reg/reg_spiif_timing_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>spinorflash_inst/u_spi_reg/reg_spiif_timing_r_0_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_spiif/n147_s16/I1</td>
</tr>
<tr>
<td>1.636</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/n147_s16/COUT</td>
</tr>
<tr>
<td>1.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spinorflash_inst/u_spi_spiif/n147_s17/CIN</td>
</tr>
<tr>
<td>1.671</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/n147_s17/COUT</td>
</tr>
<tr>
<td>1.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_spiif/n147_s18/CIN</td>
</tr>
<tr>
<td>1.706</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/n147_s18/COUT</td>
</tr>
<tr>
<td>1.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_spiif/n147_s19/CIN</td>
</tr>
<tr>
<td>1.742</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/n147_s19/COUT</td>
</tr>
<tr>
<td>1.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_spiif/n147_s20/CIN</td>
</tr>
<tr>
<td>1.777</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/n147_s20/COUT</td>
</tr>
<tr>
<td>1.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_spiif/n147_s21/CIN</td>
</tr>
<tr>
<td>1.812</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/n147_s21/COUT</td>
</tr>
<tr>
<td>1.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_spiif/n147_s22/CIN</td>
</tr>
<tr>
<td>1.847</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/n147_s22/COUT</td>
</tr>
<tr>
<td>2.321</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/period_cnt_r_7_s6/I1</td>
</tr>
<tr>
<td>2.876</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>spinorflash_inst/u_spi_spiif/period_cnt_r_7_s6/F</td>
</tr>
<tr>
<td>3.350</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/spi_ns_2_s12/I2</td>
</tr>
<tr>
<td>3.803</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>spinorflash_inst/u_spi_spiif/spi_ns_2_s12/F</td>
</tr>
<tr>
<td>4.277</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/spi_ns_2_s10/I0</td>
</tr>
<tr>
<td>4.794</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>spinorflash_inst/u_spi_spiif/spi_ns_2_s10/F</td>
</tr>
<tr>
<td>5.268</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/spi_txdata_rd_Z_s12/I0</td>
</tr>
<tr>
<td>5.785</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>spinorflash_inst/u_spi_spiif/spi_txdata_rd_Z_s12/F</td>
</tr>
<tr>
<td>6.259</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n245_s23/I1</td>
</tr>
<tr>
<td>6.814</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>spinorflash_inst/u_spi_ctrl/n245_s23/F</td>
</tr>
<tr>
<td>7.288</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n244_s26/I1</td>
</tr>
<tr>
<td>7.843</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n244_s26/F</td>
</tr>
<tr>
<td>8.317</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n244_s21/I1</td>
</tr>
<tr>
<td>8.872</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n244_s21/F</td>
</tr>
<tr>
<td>9.346</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n244_s18/I2</td>
</tr>
<tr>
<td>9.799</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>spinorflash_inst/u_spi_ctrl/n244_s18/F</td>
</tr>
<tr>
<td>10.273</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/txf_rd_Z_s/I1</td>
</tr>
<tr>
<td>10.828</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>60</td>
<td>spinorflash_inst/u_spi_ctrl/txf_rd_Z_s/F</td>
</tr>
<tr>
<td>11.302</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_fifo/u_spi_txfifo/rgraynext_0_s0/I1</td>
</tr>
<tr>
<td>11.857</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_fifo/u_spi_txfifo/rgraynext_0_s0/F</td>
</tr>
<tr>
<td>12.331</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_fifo/u_spi_txfifo/n191_s0/I0</td>
</tr>
<tr>
<td>12.880</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>spinorflash_inst/u_spi_fifo/u_spi_txfifo/n191_s0/COUT</td>
</tr>
<tr>
<td>12.880</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spinorflash_inst/u_spi_fifo/u_spi_txfifo/n192_s0/CIN</td>
</tr>
<tr>
<td>12.915</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_fifo/u_spi_txfifo/n192_s0/COUT</td>
</tr>
<tr>
<td>12.915</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_fifo/u_spi_txfifo/n193_s0/CIN</td>
</tr>
<tr>
<td>12.951</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_fifo/u_spi_txfifo/n193_s0/COUT</td>
</tr>
<tr>
<td>12.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_fifo/u_spi_txfifo/n194_s0/CIN</td>
</tr>
<tr>
<td>12.986</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_fifo/u_spi_txfifo/n194_s0/COUT</td>
</tr>
<tr>
<td>12.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_fifo/u_spi_txfifo/n195_s0/CIN</td>
</tr>
<tr>
<td>13.021</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_fifo/u_spi_txfifo/n195_s0/COUT</td>
</tr>
<tr>
<td>13.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_fifo/u_spi_txfifo/n196_s0/CIN</td>
</tr>
<tr>
<td>13.056</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_fifo/u_spi_txfifo/n196_s0/COUT</td>
</tr>
<tr>
<td>13.530</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_fifo/u_spi_txfifo/rempty_val_s1/I0</td>
</tr>
<tr>
<td>14.047</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_fifo/u_spi_txfifo/rempty_val_s1/F</td>
</tr>
<tr>
<td>14.521</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_fifo/u_spi_txfifo/Empty_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_spi_clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_spi_clock_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>194</td>
<td>I_spi_clock_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spinorflash_inst/u_spi_fifo/u_spi_txfifo/Empty_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>spinorflash_inst/u_spi_fifo/u_spi_txfifo/Empty_s0</td>
</tr>
<tr>
<td>10.290</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>spinorflash_inst/u_spi_fifo/u_spi_txfifo/Empty_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.293, 51.502%; route: 6.636, 46.860%; tC2Q: 0.232, 1.638%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>spinorflash_inst/u_spi_reg/reg_spiif_timing_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spinorflash_inst/u_spi_ctrl/rx_mask_cnt_r_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_hclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_spi_clock[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_hclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_hclk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>261</td>
<td>I_hclk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spinorflash_inst/u_spi_reg/reg_spiif_timing_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>spinorflash_inst/u_spi_reg/reg_spiif_timing_r_0_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_spiif/n147_s16/I1</td>
</tr>
<tr>
<td>1.636</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/n147_s16/COUT</td>
</tr>
<tr>
<td>1.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spinorflash_inst/u_spi_spiif/n147_s17/CIN</td>
</tr>
<tr>
<td>1.671</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/n147_s17/COUT</td>
</tr>
<tr>
<td>1.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_spiif/n147_s18/CIN</td>
</tr>
<tr>
<td>1.706</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/n147_s18/COUT</td>
</tr>
<tr>
<td>1.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_spiif/n147_s19/CIN</td>
</tr>
<tr>
<td>1.742</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/n147_s19/COUT</td>
</tr>
<tr>
<td>1.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_spiif/n147_s20/CIN</td>
</tr>
<tr>
<td>1.777</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/n147_s20/COUT</td>
</tr>
<tr>
<td>1.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_spiif/n147_s21/CIN</td>
</tr>
<tr>
<td>1.812</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/n147_s21/COUT</td>
</tr>
<tr>
<td>1.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_spiif/n147_s22/CIN</td>
</tr>
<tr>
<td>1.847</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/n147_s22/COUT</td>
</tr>
<tr>
<td>2.321</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/period_cnt_r_7_s6/I1</td>
</tr>
<tr>
<td>2.876</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>spinorflash_inst/u_spi_spiif/period_cnt_r_7_s6/F</td>
</tr>
<tr>
<td>3.350</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/spi_ns_2_s12/I2</td>
</tr>
<tr>
<td>3.803</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>spinorflash_inst/u_spi_spiif/spi_ns_2_s12/F</td>
</tr>
<tr>
<td>4.277</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/spi_ns_2_s10/I0</td>
</tr>
<tr>
<td>4.794</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>spinorflash_inst/u_spi_spiif/spi_ns_2_s10/F</td>
</tr>
<tr>
<td>5.268</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/spi_txdata_rd_Z_s12/I0</td>
</tr>
<tr>
<td>5.785</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>spinorflash_inst/u_spi_spiif/spi_txdata_rd_Z_s12/F</td>
</tr>
<tr>
<td>6.259</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n245_s23/I1</td>
</tr>
<tr>
<td>6.814</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>spinorflash_inst/u_spi_ctrl/n245_s23/F</td>
</tr>
<tr>
<td>7.288</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n244_s26/I1</td>
</tr>
<tr>
<td>7.843</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n244_s26/F</td>
</tr>
<tr>
<td>8.317</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n244_s21/I1</td>
</tr>
<tr>
<td>8.872</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n244_s21/F</td>
</tr>
<tr>
<td>9.346</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n244_s18/I2</td>
</tr>
<tr>
<td>9.799</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>spinorflash_inst/u_spi_ctrl/n244_s18/F</td>
</tr>
<tr>
<td>10.273</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_ctrl/n15_s0/I1</td>
</tr>
<tr>
<td>10.843</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n15_s0/COUT</td>
</tr>
<tr>
<td>10.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spinorflash_inst/u_spi_ctrl/n16_s0/CIN</td>
</tr>
<tr>
<td>10.878</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n16_s0/COUT</td>
</tr>
<tr>
<td>10.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_ctrl/n17_s0/CIN</td>
</tr>
<tr>
<td>10.914</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>spinorflash_inst/u_spi_ctrl/n17_s0/COUT</td>
</tr>
<tr>
<td>11.388</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n522_s5/I1</td>
</tr>
<tr>
<td>11.943</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n522_s5/F</td>
</tr>
<tr>
<td>12.417</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n522_s3/I1</td>
</tr>
<tr>
<td>12.972</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n522_s3/F</td>
</tr>
<tr>
<td>13.446</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/rx_mask_cnt_r_0_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_spi_clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_spi_clock_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>194</td>
<td>I_spi_clock_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/rx_mask_cnt_r_0_s1/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>spinorflash_inst/u_spi_ctrl/rx_mask_cnt_r_0_s1</td>
</tr>
<tr>
<td>10.290</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/rx_mask_cnt_r_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.692, 51.137%; route: 6.162, 47.090%; tC2Q: 0.232, 1.773%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>spinorflash_inst/u_spi_reg/reg_spiif_timing_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spinorflash_inst/u_spi_ctrl/rx_mask_cnt_r_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_hclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_spi_clock[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_hclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_hclk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>261</td>
<td>I_hclk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spinorflash_inst/u_spi_reg/reg_spiif_timing_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>spinorflash_inst/u_spi_reg/reg_spiif_timing_r_0_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_spiif/n147_s16/I1</td>
</tr>
<tr>
<td>1.636</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/n147_s16/COUT</td>
</tr>
<tr>
<td>1.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spinorflash_inst/u_spi_spiif/n147_s17/CIN</td>
</tr>
<tr>
<td>1.671</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/n147_s17/COUT</td>
</tr>
<tr>
<td>1.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_spiif/n147_s18/CIN</td>
</tr>
<tr>
<td>1.706</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/n147_s18/COUT</td>
</tr>
<tr>
<td>1.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_spiif/n147_s19/CIN</td>
</tr>
<tr>
<td>1.742</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/n147_s19/COUT</td>
</tr>
<tr>
<td>1.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_spiif/n147_s20/CIN</td>
</tr>
<tr>
<td>1.777</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/n147_s20/COUT</td>
</tr>
<tr>
<td>1.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_spiif/n147_s21/CIN</td>
</tr>
<tr>
<td>1.812</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/n147_s21/COUT</td>
</tr>
<tr>
<td>1.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_spiif/n147_s22/CIN</td>
</tr>
<tr>
<td>1.847</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/n147_s22/COUT</td>
</tr>
<tr>
<td>2.321</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/period_cnt_r_7_s6/I1</td>
</tr>
<tr>
<td>2.876</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>spinorflash_inst/u_spi_spiif/period_cnt_r_7_s6/F</td>
</tr>
<tr>
<td>3.350</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/spi_ns_2_s12/I2</td>
</tr>
<tr>
<td>3.803</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>spinorflash_inst/u_spi_spiif/spi_ns_2_s12/F</td>
</tr>
<tr>
<td>4.277</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/spi_ns_2_s10/I0</td>
</tr>
<tr>
<td>4.794</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>spinorflash_inst/u_spi_spiif/spi_ns_2_s10/F</td>
</tr>
<tr>
<td>5.268</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/spi_txdata_rd_Z_s12/I0</td>
</tr>
<tr>
<td>5.785</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>spinorflash_inst/u_spi_spiif/spi_txdata_rd_Z_s12/F</td>
</tr>
<tr>
<td>6.259</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n245_s23/I1</td>
</tr>
<tr>
<td>6.814</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>spinorflash_inst/u_spi_ctrl/n245_s23/F</td>
</tr>
<tr>
<td>7.288</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n244_s26/I1</td>
</tr>
<tr>
<td>7.843</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n244_s26/F</td>
</tr>
<tr>
<td>8.317</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n244_s21/I1</td>
</tr>
<tr>
<td>8.872</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n244_s21/F</td>
</tr>
<tr>
<td>9.346</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n244_s18/I2</td>
</tr>
<tr>
<td>9.799</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>spinorflash_inst/u_spi_ctrl/n244_s18/F</td>
</tr>
<tr>
<td>10.273</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_ctrl/n15_s0/I1</td>
</tr>
<tr>
<td>10.843</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n15_s0/COUT</td>
</tr>
<tr>
<td>10.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spinorflash_inst/u_spi_ctrl/n16_s0/CIN</td>
</tr>
<tr>
<td>10.878</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n16_s0/COUT</td>
</tr>
<tr>
<td>10.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_ctrl/n17_s0/CIN</td>
</tr>
<tr>
<td>10.914</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>spinorflash_inst/u_spi_ctrl/n17_s0/COUT</td>
</tr>
<tr>
<td>11.388</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n521_s5/I1</td>
</tr>
<tr>
<td>11.943</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n521_s5/F</td>
</tr>
<tr>
<td>12.417</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n521_s4/I1</td>
</tr>
<tr>
<td>12.972</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n521_s4/F</td>
</tr>
<tr>
<td>13.446</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/rx_mask_cnt_r_1_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_spi_clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_spi_clock_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>194</td>
<td>I_spi_clock_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/rx_mask_cnt_r_1_s1/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>spinorflash_inst/u_spi_ctrl/rx_mask_cnt_r_1_s1</td>
</tr>
<tr>
<td>10.290</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/rx_mask_cnt_r_1_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.692, 51.137%; route: 6.162, 47.090%; tC2Q: 0.232, 1.773%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>spinorflash_inst/u_spi_reg/reg_spiif_timing_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spinorflash_inst/u_spi_ctrl/tx_bit_cnt_r_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_hclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_spi_clock[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_hclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_hclk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>261</td>
<td>I_hclk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spinorflash_inst/u_spi_reg/reg_spiif_timing_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>spinorflash_inst/u_spi_reg/reg_spiif_timing_r_0_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_spiif/n147_s16/I1</td>
</tr>
<tr>
<td>1.636</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/n147_s16/COUT</td>
</tr>
<tr>
<td>1.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spinorflash_inst/u_spi_spiif/n147_s17/CIN</td>
</tr>
<tr>
<td>1.671</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/n147_s17/COUT</td>
</tr>
<tr>
<td>1.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_spiif/n147_s18/CIN</td>
</tr>
<tr>
<td>1.706</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/n147_s18/COUT</td>
</tr>
<tr>
<td>1.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_spiif/n147_s19/CIN</td>
</tr>
<tr>
<td>1.742</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/n147_s19/COUT</td>
</tr>
<tr>
<td>1.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_spiif/n147_s20/CIN</td>
</tr>
<tr>
<td>1.777</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/n147_s20/COUT</td>
</tr>
<tr>
<td>1.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_spiif/n147_s21/CIN</td>
</tr>
<tr>
<td>1.812</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/n147_s21/COUT</td>
</tr>
<tr>
<td>1.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_spiif/n147_s22/CIN</td>
</tr>
<tr>
<td>1.847</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/n147_s22/COUT</td>
</tr>
<tr>
<td>2.321</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/period_cnt_r_7_s6/I1</td>
</tr>
<tr>
<td>2.876</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>spinorflash_inst/u_spi_spiif/period_cnt_r_7_s6/F</td>
</tr>
<tr>
<td>3.350</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/spi_ns_2_s12/I2</td>
</tr>
<tr>
<td>3.803</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>spinorflash_inst/u_spi_spiif/spi_ns_2_s12/F</td>
</tr>
<tr>
<td>4.277</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/spi_ns_2_s10/I0</td>
</tr>
<tr>
<td>4.794</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>spinorflash_inst/u_spi_spiif/spi_ns_2_s10/F</td>
</tr>
<tr>
<td>5.268</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/spi_txdata_rd_Z_s12/I0</td>
</tr>
<tr>
<td>5.785</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>spinorflash_inst/u_spi_spiif/spi_txdata_rd_Z_s12/F</td>
</tr>
<tr>
<td>6.259</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n245_s23/I1</td>
</tr>
<tr>
<td>6.814</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>spinorflash_inst/u_spi_ctrl/n245_s23/F</td>
</tr>
<tr>
<td>7.288</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n244_s26/I1</td>
</tr>
<tr>
<td>7.843</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n244_s26/F</td>
</tr>
<tr>
<td>8.317</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n244_s21/I1</td>
</tr>
<tr>
<td>8.872</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n244_s21/F</td>
</tr>
<tr>
<td>9.346</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n244_s18/I2</td>
</tr>
<tr>
<td>9.799</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>spinorflash_inst/u_spi_ctrl/n244_s18/F</td>
</tr>
<tr>
<td>10.273</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_ctrl/n15_s0/I1</td>
</tr>
<tr>
<td>10.843</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n15_s0/COUT</td>
</tr>
<tr>
<td>10.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spinorflash_inst/u_spi_ctrl/n16_s0/CIN</td>
</tr>
<tr>
<td>10.878</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n16_s0/COUT</td>
</tr>
<tr>
<td>10.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_ctrl/n17_s0/CIN</td>
</tr>
<tr>
<td>10.914</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>spinorflash_inst/u_spi_ctrl/n17_s0/COUT</td>
</tr>
<tr>
<td>11.388</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n455_s4/I3</td>
</tr>
<tr>
<td>11.759</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>spinorflash_inst/u_spi_ctrl/n455_s4/F</td>
</tr>
<tr>
<td>12.233</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n455_s2/I1</td>
</tr>
<tr>
<td>12.788</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n455_s2/F</td>
</tr>
<tr>
<td>13.262</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/tx_bit_cnt_r_0_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_spi_clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_spi_clock_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>194</td>
<td>I_spi_clock_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/tx_bit_cnt_r_0_s1/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>spinorflash_inst/u_spi_ctrl/tx_bit_cnt_r_0_s1</td>
</tr>
<tr>
<td>10.290</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/tx_bit_cnt_r_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.508, 50.440%; route: 6.162, 47.762%; tC2Q: 0.232, 1.798%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>spinorflash_inst/u_spi_reg/reg_spiif_timing_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spinorflash_inst/u_spi_ctrl/data_cnt_r_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_hclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_spi_clock[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_hclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_hclk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>261</td>
<td>I_hclk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spinorflash_inst/u_spi_reg/reg_spiif_timing_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>spinorflash_inst/u_spi_reg/reg_spiif_timing_r_0_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_spiif/n147_s16/I1</td>
</tr>
<tr>
<td>1.636</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/n147_s16/COUT</td>
</tr>
<tr>
<td>1.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spinorflash_inst/u_spi_spiif/n147_s17/CIN</td>
</tr>
<tr>
<td>1.671</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/n147_s17/COUT</td>
</tr>
<tr>
<td>1.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_spiif/n147_s18/CIN</td>
</tr>
<tr>
<td>1.706</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/n147_s18/COUT</td>
</tr>
<tr>
<td>1.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_spiif/n147_s19/CIN</td>
</tr>
<tr>
<td>1.742</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/n147_s19/COUT</td>
</tr>
<tr>
<td>1.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_spiif/n147_s20/CIN</td>
</tr>
<tr>
<td>1.777</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/n147_s20/COUT</td>
</tr>
<tr>
<td>1.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_spiif/n147_s21/CIN</td>
</tr>
<tr>
<td>1.812</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/n147_s21/COUT</td>
</tr>
<tr>
<td>1.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_spiif/n147_s22/CIN</td>
</tr>
<tr>
<td>1.847</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/n147_s22/COUT</td>
</tr>
<tr>
<td>2.321</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/period_cnt_r_7_s6/I1</td>
</tr>
<tr>
<td>2.876</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>spinorflash_inst/u_spi_spiif/period_cnt_r_7_s6/F</td>
</tr>
<tr>
<td>3.350</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/spi_ns_2_s12/I2</td>
</tr>
<tr>
<td>3.803</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>spinorflash_inst/u_spi_spiif/spi_ns_2_s12/F</td>
</tr>
<tr>
<td>4.277</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/spi_ns_2_s10/I0</td>
</tr>
<tr>
<td>4.794</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>spinorflash_inst/u_spi_spiif/spi_ns_2_s10/F</td>
</tr>
<tr>
<td>5.268</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_spiif/spi_txdata_rd_Z_s12/I0</td>
</tr>
<tr>
<td>5.785</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>spinorflash_inst/u_spi_spiif/spi_txdata_rd_Z_s12/F</td>
</tr>
<tr>
<td>6.259</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n245_s23/I1</td>
</tr>
<tr>
<td>6.814</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>spinorflash_inst/u_spi_ctrl/n245_s23/F</td>
</tr>
<tr>
<td>7.288</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n244_s26/I1</td>
</tr>
<tr>
<td>7.843</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n244_s26/F</td>
</tr>
<tr>
<td>8.317</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n244_s21/I1</td>
</tr>
<tr>
<td>8.872</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n244_s21/F</td>
</tr>
<tr>
<td>9.346</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n244_s18/I2</td>
</tr>
<tr>
<td>9.799</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>spinorflash_inst/u_spi_ctrl/n244_s18/F</td>
</tr>
<tr>
<td>10.273</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_ctrl/n15_s0/I1</td>
</tr>
<tr>
<td>10.843</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n15_s0/COUT</td>
</tr>
<tr>
<td>10.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spinorflash_inst/u_spi_ctrl/n16_s0/CIN</td>
</tr>
<tr>
<td>10.878</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n16_s0/COUT</td>
</tr>
<tr>
<td>10.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spinorflash_inst/u_spi_ctrl/n17_s0/CIN</td>
</tr>
<tr>
<td>10.914</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>spinorflash_inst/u_spi_ctrl/n17_s0/COUT</td>
</tr>
<tr>
<td>11.388</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/data_cnt_r_8_s7/I2</td>
</tr>
<tr>
<td>11.841</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>spinorflash_inst/u_spi_ctrl/data_cnt_r_8_s7/F</td>
</tr>
<tr>
<td>12.315</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n354_s2/I2</td>
</tr>
<tr>
<td>12.768</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/n354_s2/F</td>
</tr>
<tr>
<td>13.242</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/data_cnt_r_1_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_spi_clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_spi_clock_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>194</td>
<td>I_spi_clock_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/data_cnt_r_1_s1/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>spinorflash_inst/u_spi_ctrl/data_cnt_r_1_s1</td>
</tr>
<tr>
<td>10.290</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>spinorflash_inst/u_spi_ctrl/data_cnt_r_1_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.488, 50.363%; route: 6.162, 47.836%; tC2Q: 0.232, 1.801%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
