NDSearch.OnPrefixDataLoaded("mem",["Variable","Module","Class"],[["mem",,[["Memory",,,,0,"File6:sc/LT_simple_cs/initiator/src/target.h:Memory.mem","CClass:Memory:mem"]]],["mem_addr",,[["Target",,,,0,"File6:sc/LT_simple_sv/target/src/Target.sv:Target.mem_addr","SystemVerilogModule:Target:mem_addr"]]],["mem_byte_enable",,[["Target",,,,0,"File6:sc/LT_simple_sv/target/src/Target.sv:Target.mem_byte_enable","SystemVerilogModule:Target:mem_byte_enable"]]],["mem_data",,[["Target",,,,0,"File6:sc/LT_simple_sv/target/src/Target.sv:Target.mem_data","SystemVerilogModule:Target:mem_data"]]],["mem_q",,[["Target",,,,0,"File6:sc/LT_simple_sv/target/src/Target.sv:Target.mem_q","SystemVerilogModule:Target:mem_q"]]],["mem_we",,[["Target",,,,0,"File6:sc/LT_simple_sv/target/src/Target.sv:Target.mem_we","SystemVerilogModule:Target:mem_we"]]],["Memory",,[[,"memory",,,1,"File6:sc/LT_simple_sv/target/src/Target.sv:memory","SystemVerilogModule:memory"],[,,,,2,"File6:sc/LT_simple_cs/initiator/src/target.h:Memory","CClass:Memory"],["Top","memory",,,0,"File6:sc/LT_simple_cs/initiator/src/top.h:Top.memory","CClass:Top:memory"]]]]);