schema: rfnoc_modtool_args
module_name: axi_ram_fifo
version: "1.0"
rfnoc_version: "1.0"
chdr_width: 64
noc_id: 0xF1F00000

parameters:
  NUM_PORTS: 4
  MEM_DATA_W: 64
  MEM_ADDR_W: 32
  FIFO_ADDR_BASE: "{32'hC0000000, 32'h80000000, 32'h40000000, 32'h00000000}"
  FIFO_ADDR_MASK: "{32'h3FFFFFFF, 32'h3FFFFFFF, 32'h3FFFFFFF, 32'h3FFFFFFF}"
  MEM_CLK_RATE: "300e6"

clocks:
  - name: rfnoc_chdr
    freq: "[]"
  - name: rfnoc_ctrl
    freq: "[]"
  - name: mem
    freq: "[]"

control:
  sw_iface: nocscript
  fpga_iface: ctrlport
  interface_direction: slave
  fifo_depth: 32
  clk_domain: mem
  ctrlport:
    byte_mode: False
    timed: False
    has_status: False

data:
  fpga_iface: axis_chdr
  clk_domain: mem
  inputs:
    in_0:
      item_width: 32
      nipc: 2
      format: int32
      mdata_sig: ~
    in_1:
      item_width: 32
      nipc: 2
      format: int32
      mdata_sig: ~
    in_2:
      item_width: 32
      nipc: 2
      format: int32
      mdata_sig: ~
    in_3:
      item_width: 32
      nipc: 2
      format: int32
      mdata_sig: ~
  outputs:
    out_0:
      item_width: 32
      nipc: 2
      format: int32
      mdata_sig: ~
    out_1:
      item_width: 32
      nipc: 2
      format: int32
      mdata_sig: ~
    out_2:
      item_width: 32
      nipc: 2
      format: int32
      mdata_sig: ~
    out_3:
      item_width: 32
      nipc: 2
      format: int32
      mdata_sig: ~

io_ports:
  axi_ram:
    type: axi4_mm_4x64_4g
    drive: master

registers:

properties:
