Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/DAVIDE/ASE/Esercizi/ISE/DCM_7_segmenti/display_top_level_testbench_isim_beh.exe -prj C:/DAVIDE/ASE/Esercizi/ISE/DCM_7_segmenti/display_top_level_testbench_beh.prj work.display_top_level_testbench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "C:/DAVIDE/ASE/Esercizi/ISE/DCM_7_segmenti/muxn_1.vhd" into library work
Parsing VHDL file "C:/DAVIDE/ASE/Esercizi/ISE/DCM_7_segmenti/demux1_n.vhd" into library work
Parsing VHDL file "C:/DAVIDE/ASE/Esercizi/ISE/DCM_7_segmenti/cathode_encoder.vhd" into library work
Parsing VHDL file "C:/DAVIDE/ASE/Esercizi/ISE/DCM_7_segmenti/edge_triggered_d_n.vhd" into library work
Parsing VHDL file "C:/DAVIDE/ASE/Esercizi/ISE/DCM_7_segmenti/counter_mod_2n.vhd" into library work
Parsing VHDL file "C:/DAVIDE/ASE/Esercizi/ISE/DCM_7_segmenti/cathode_manager.vhd" into library work
Parsing VHDL file "C:/DAVIDE/ASE/Esercizi/ISE/DCM_7_segmenti/anodes_manager.vhd" into library work
Parsing VHDL file "C:/DAVIDE/ASE/Esercizi/ISE/DCM_7_segmenti/dcm.vhd" into library work
Parsing VHDL file "C:/DAVIDE/ASE/Esercizi/ISE/DCM_7_segmenti/display_on_board.vhd" into library work
Parsing VHDL file "C:/DAVIDE/ASE/Esercizi/ISE/DCM_7_segmenti/display.vhd" into library work
Parsing VHDL file "C:/DAVIDE/ASE/Esercizi/ISE/DCM_7_segmenti/display_top_level.vhd" into library work
Parsing VHDL file "C:/DAVIDE/ASE/Esercizi/ISE/DCM_7_segmenti/display_top_level_testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture ibufg_v of entity IBUFG [\IBUFG("DONT_CARE","0",true,"DEF...]
Compiling architecture dcm_sp_clock_divide_by_2_v of entity dcm_sp_clock_divide_by_2 [dcm_sp_clock_divide_by_2_default]
Compiling architecture dcm_sp_maximum_period_check_v of entity dcm_sp_maximum_period_check [\dcm_sp_maximum_period_check("*"...]
Compiling architecture dcm_sp_maximum_period_check_v of entity dcm_sp_maximum_period_check [\dcm_sp_maximum_period_check("*"...]
Compiling architecture dcm_sp_clock_lost_v of entity dcm_sp_clock_lost [dcm_sp_clock_lost_default]
Compiling architecture dcm_sp_v of entity DCM_SP [\DCM_SP(true,"*",true,false,2.0,...]
Compiling architecture behavioral of entity dcm [dcm_default]
Compiling architecture behavioral of entity edge_triggered_d_n [\edge_triggered_d_n(16)\]
Compiling architecture behavioral of entity edge_triggered_d_n [\edge_triggered_d_n(4)\]
Compiling architecture structural of entity display_on_board [display_on_board_default]
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity counter_mod_2n [\counter_mod_2n(2)\]
Compiling architecture dataflow of entity muxn_1 [\muxn_1(2)\]
Compiling architecture behavioral of entity cathode_encoder [cathode_encoder_default]
Compiling architecture structural of entity cathode_manager [cathode_manager_default]
Compiling architecture dataflow of entity demux1_n [\demux1_n(2)\]
Compiling architecture structural of entity anodes_manager [anodes_manager_default]
Compiling architecture structural of entity display [display_default]
Compiling architecture structural of entity display_top_level [display_top_level_default]
Compiling architecture behavior of entity display_top_level_testbench
Time Resolution for simulation is 1ps.
Compiled 49 VHDL Units
Built simulation executable C:/DAVIDE/ASE/Esercizi/ISE/DCM_7_segmenti/display_top_level_testbench_isim_beh.exe
Fuse Memory Usage: 55336 KB
Fuse CPU Usage: 966 ms
