/home/mason/Desktop/work/verilog-parser/cmake-build-debug/src/parser -I /home/mason/Desktop/work/verilog-parser/tests/cod19grp5/Commented/thinpad_top.srcs/sources_1/new/cpu /home/mason/Desktop/work/verilog-parser/tests/cod19grp5/Commented/thinpad_top.srcs/sources_1/new -c /home/mason/Desktop/work/verilog-parser/tests/cod19grp5/Commented/thinpad_top.srcs/sources_1/new/openmips.sv /home/mason/Desktop/work/verilog-parser/tests/cod19grp5/Commented/thinpad_top.srcs/sources_1/new/cpu/if_id.sv /home/mason/Desktop/work/verilog-parser/tests/cod19grp5/Commented/thinpad_top.srcs/sources_1/new/cpu/id.sv /home/mason/Desktop/work/verilog-parser/tests/cod19grp5/Commented/thinpad_top.srcs/sources_1/new/cpu/id_ex.sv /home/mason/Desktop/work/verilog-parser/tests/cod19grp5/Commented/thinpad_top.srcs/sources_1/new/cpu/ex.sv /home/mason/Desktop/work/verilog-parser/tests/cod19grp5/Commented/thinpad_top.srcs/sources_1/new/cpu/ex_mem.sv /home/mason/Desktop/work/verilog-parser/tests/cod19grp5/Commented/thinpad_top.srcs/sources_1/new/cpu/mem.sv /home/mason/Desktop/work/verilog-parser/tests/cod19grp5/Commented/thinpad_top.srcs/sources_1/new/cpu/mem_wb.sv
looking for header files in /home/mason/Desktop/work/verilog-parser/tests/cod19grp5/Commented/thinpad_top.srcs/sources_1/new/cpu/home/mason/Desktop/work/verilog-parser/tests/cod19grp5/Commented/thinpad_top.srcs/sources_1/new
INFO > Parsing /home/mason/Desktop/work/verilog-parser/tests/cod19grp5/Commented/thinpad_top.srcs/sources_1/new/openmips.sv 
INFO> Module openmips has comment this 
source _Text - Parse successful
INFO > Parsing /home/mason/Desktop/work/verilog-parser/tests/cod19grp5/Commented/thinpad_top.srcs/sources_1/new/cpu/if_id.sv 
INFO> Module if_id has comment this.if_id 
source _Text - Parse successful
INFO > Parsing /home/mason/Desktop/work/verilog-parser/tests/cod19grp5/Commented/thinpad_top.srcs/sources_1/new/cpu/id.sv 
INFO> Module id has comment this.id 
source _Text - Parse successful
INFO > Parsing /home/mason/Desktop/work/verilog-parser/tests/cod19grp5/Commented/thinpad_top.srcs/sources_1/new/cpu/id_ex.sv 
INFO> Module id_ex has comment this.id 
source _Text - Parse successful
INFO > Parsing /home/mason/Desktop/work/verilog-parser/tests/cod19grp5/Commented/thinpad_top.srcs/sources_1/new/cpu/ex.sv 
INFO> Module ex has comment this.ex 
source _Text - Parse successful
INFO > Parsing /home/mason/Desktop/work/verilog-parser/tests/cod19grp5/Commented/thinpad_top.srcs/sources_1/new/cpu/ex_mem.sv 
INFO> Module ex_mem has comment this.ex 
source _Text - Parse successful
INFO > Parsing /home/mason/Desktop/work/verilog-parser/tests/cod19grp5/Commented/thinpad_top.srcs/sources_1/new/cpu/mem.sv 
INFO> Module mem has comment this.mem 
source _Text - Parse successful
INFO > Parsing /home/mason/Desktop/work/verilog-parser/tests/cod19grp5/Commented/thinpad_top.srcs/sources_1/new/cpu/mem_wb.sv 
INFO> Module mem_wb has comment this.mem 
source _Text - Parse successful
INFO> openmips signal list:
pc INTERNAL Wire, Dependency: 

virtual_pc INTERNAL Wire, Dependency: 

physical_pc INTERNAL Wire, Dependency: 

virtual_addr INTERNAL Wire, Dependency: 

physical_addr INTERNAL Wire, Dependency: 

id_pc_i INTERNAL Wire, Dependency: 

id_inst_i INTERNAL Wire, Dependency: 

if_excepttype_o INTERNAL Wire, Dependency: 

id_excepttype_i INTERNAL Wire, Dependency: 

tlb_hit INTERNAL Wire, Dependency: 

mem_tlb_hit INTERNAL Wire, Dependency: 

id_aluop_o INTERNAL Wire, Dependency: 

id_alusel_o INTERNAL Wire, Dependency: 

id_reg1_o INTERNAL Wire, Dependency: 

id_reg2_o INTERNAL Wire, Dependency: 

id_wreg_o INTERNAL Wire, Dependency: 

id_wd_o INTERNAL Wire, Dependency: 

id_is_in_delayslot_o INTERNAL Wire, Dependency: 

id_link_address_o INTERNAL Wire, Dependency: 

id_inst_o INTERNAL Wire, Dependency: 

id_excepttype_o INTERNAL Wire, Dependency: 

id_current_inst_address_o INTERNAL Wire, Dependency: 

ex_aluop_i INTERNAL Wire, Dependency: 

ex_alusel_i INTERNAL Wire, Dependency: 

ex_reg1_i INTERNAL Wire, Dependency: 

ex_reg2_i INTERNAL Wire, Dependency: 

ex_wreg_i INTERNAL Wire, Dependency: 

ex_wd_i INTERNAL Wire, Dependency: 

ex_is_in_delayslot_i INTERNAL Wire, Dependency: 

ex_link_address_i INTERNAL Wire, Dependency: 

ex_inst_i INTERNAL Wire, Dependency: 

ex_excepttype_i INTERNAL Wire, Dependency: 

ex_current_inst_address_i INTERNAL Wire, Dependency: 

ex_inst_o INTERNAL Wire, Dependency: 

ex_wreg_o INTERNAL Wire, Dependency: 

ex_wd_o INTERNAL Wire, Dependency: 

ex_wdata_o INTERNAL Wire, Dependency: 

ex_hi_o INTERNAL Wire, Dependency: 

ex_lo_o INTERNAL Wire, Dependency: 

ex_whilo_o INTERNAL Wire, Dependency: 

ex_aluop_o INTERNAL Wire, Dependency: 

ex_mem_addr_o INTERNAL Wire, Dependency: 

ex_reg1_o INTERNAL Wire, Dependency: 

ex_reg2_o INTERNAL Wire, Dependency: 

ex_cp0_reg_we_o INTERNAL Wire, Dependency: 

ex_cp0_reg_write_addr_o INTERNAL Wire, Dependency: 

ex_cp0_reg_data_o INTERNAL Wire, Dependency: 

ex_excepttype_o INTERNAL Wire, Dependency: 

ex_current_inst_address_o INTERNAL Wire, Dependency: 

ex_is_in_delayslot_o INTERNAL Wire, Dependency: 

mem_inst_i INTERNAL Wire, Dependency: 

mem_wreg_i INTERNAL Wire, Dependency: 

mem_wd_i INTERNAL Wire, Dependency: 

mem_wdata_i INTERNAL Wire, Dependency: 

mem_hi_i INTERNAL Wire, Dependency: 

mem_lo_i INTERNAL Wire, Dependency: 

mem_whilo_i INTERNAL Wire, Dependency: 

mem_aluop_i INTERNAL Wire, Dependency: 

mem_mem_addr_i INTERNAL Wire, Dependency: 

mem_reg1_i INTERNAL Wire, Dependency: 

mem_reg2_i INTERNAL Wire, Dependency: 

mem_cp0_reg_we_i INTERNAL Wire, Dependency: 

mem_cp0_reg_write_addr_i INTERNAL Wire, Dependency: 

mem_cp0_reg_data_i INTERNAL Wire, Dependency: 

mem_excepttype_i INTERNAL Wire, Dependency: 

mem_is_in_delayslot_i INTERNAL Wire, Dependency: 

mem_current_inst_address_i INTERNAL Wire, Dependency: 

mem_inst_o INTERNAL Wire, Dependency: 

mem_wreg_o INTERNAL Wire, Dependency: 

mem_wd_o INTERNAL Wire, Dependency: 

mem_wdata_o INTERNAL Wire, Dependency: 

mem_hi_o INTERNAL Wire, Dependency: 

mem_lo_o INTERNAL Wire, Dependency: 

mem_whilo_o INTERNAL Wire, Dependency: 

mem_LLbit_value_o INTERNAL Wire, Dependency: 

mem_LLbit_we_o INTERNAL Wire, Dependency: 

mem_cp0_reg_we_o INTERNAL Wire, Dependency: 

mem_cp0_reg_write_addr_o INTERNAL Wire, Dependency: 

mem_cp0_reg_data_o INTERNAL Wire, Dependency: 

mem_excepttype_o INTERNAL Wire, Dependency: 

mem_is_in_delayslot_o INTERNAL Wire, Dependency: 

mem_current_inst_address_o INTERNAL Wire, Dependency: 

wb_inst_i INTERNAL Wire, Dependency: 

wb_wreg_i INTERNAL Wire, Dependency: 

wb_wd_i INTERNAL Wire, Dependency: 

wb_wdata_i INTERNAL Wire, Dependency: 

wb_hi_i INTERNAL Wire, Dependency: 

wb_lo_i INTERNAL Wire, Dependency: 

wb_whilo_i INTERNAL Wire, Dependency: 

wb_LLbit_value_i INTERNAL Wire, Dependency: 

wb_LLbit_we_i INTERNAL Wire, Dependency: 

wb_cp0_reg_we_i INTERNAL Wire, Dependency: 

wb_cp0_reg_write_addr_i INTERNAL Wire, Dependency: 

wb_cp0_reg_data_i INTERNAL Wire, Dependency: 

wb_excepttype_i INTERNAL Wire, Dependency: 

wb_is_in_delayslot_i INTERNAL Wire, Dependency: 

wb_current_inst_address_i INTERNAL Wire, Dependency: 

reg1_read INTERNAL Wire, Dependency: 

reg2_read INTERNAL Wire, Dependency: 

reg1_data INTERNAL Wire, Dependency: 

reg2_data INTERNAL Wire, Dependency: 

reg1_addr INTERNAL Wire, Dependency: 

reg2_addr INTERNAL Wire, Dependency: 

hi INTERNAL Wire, Dependency: 

lo INTERNAL Wire, Dependency: 

hilo_temp_o INTERNAL Wire, Dependency: 

cnt_o INTERNAL Wire, Dependency: 

hilo_temp_i INTERNAL Wire, Dependency: 

cnt_i INTERNAL Wire, Dependency: 

div_result INTERNAL Wire, Dependency: 

div_ready INTERNAL Wire, Dependency: 

div_opdata1 INTERNAL Wire, Dependency: 

div_opdata2 INTERNAL Wire, Dependency: 

div_start INTERNAL Wire, Dependency: 

div_annul INTERNAL Wire, Dependency: 

signed_div INTERNAL Wire, Dependency: 

is_in_delayslot_i INTERNAL Wire, Dependency: 

is_in_delayslot_o INTERNAL Wire, Dependency: 

next_inst_in_delayslot_o INTERNAL Wire, Dependency: 

id_branch_flag_o INTERNAL Wire, Dependency: 

branch_target_address INTERNAL Wire, Dependency: 

stall INTERNAL Wire, Dependency: 

stallreq_from_id INTERNAL Wire, Dependency: 

stallreq_from_ex INTERNAL Wire, Dependency: 

stallreq_from_mem INTERNAL Wire, Dependency: 

LLbit_o INTERNAL Wire, Dependency: 

cp0_data_o INTERNAL Wire, Dependency: 

cp0_raddr_i INTERNAL Wire, Dependency: 

flush INTERNAL Wire, Dependency: 

new_pc INTERNAL Wire, Dependency: 

cp0_count INTERNAL Wire, Dependency: 

cp0_compare INTERNAL Wire, Dependency: 

cp0_status INTERNAL Wire, Dependency: 

cp0_cause INTERNAL Wire, Dependency: 

cp0_epc INTERNAL Wire, Dependency: 

cp0_config INTERNAL Wire, Dependency: 

cp0_ebase INTERNAL Wire, Dependency: 

cp0_index INTERNAL Wire, Dependency: 

cp0_entrylo0 INTERNAL Wire, Dependency: 

cp0_entrylo1 INTERNAL Wire, Dependency: 

cp0_badvaddr INTERNAL Wire, Dependency: 

cp0_entryhi INTERNAL Wire, Dependency: 

cp0_random INTERNAL Wire, Dependency: 

cp0_pagemask INTERNAL Wire, Dependency: 

bad_address INTERNAL Wire, Dependency: 

latest_epc INTERNAL Wire, Dependency: 

we_from_mem INTERNAL Wire, Dependency: 

ex_is_load INTERNAL Wire, Dependency: 

clk INPUT Wire, Dependency: 

rst INPUT Wire, Dependency: 

int_i INPUT Wire, Dependency: 

if_data_i INPUT Wire, Dependency: 

if_addr_o OUTPUT Wire, Dependency: 0 pc, 

if_sram_ce_o OUTPUT Wire, Dependency: 

if_flash_ce_o OUTPUT Wire, Dependency: 

if_rom_ce_o OUTPUT Wire, Dependency: 

if_serial_ce_o OUTPUT Wire, Dependency: 

if_vga_ce_o OUTPUT Wire, Dependency: 

if_rram_ce_o OUTPUT Wire, Dependency: 

if_ce_o OUTPUT Wire, Dependency: 

mem_data_i INPUT Wire, Dependency: 

mem_addr_o OUTPUT Wire, Dependency: 

mem_data_o OUTPUT Wire, Dependency: 

mem_we_o OUTPUT Wire, Dependency: 

mem_sel_o OUTPUT Wire, Dependency: 

mem_sram_ce_o OUTPUT Wire, Dependency: 

mem_flash_ce_o OUTPUT Wire, Dependency: 

mem_rom_ce_o OUTPUT Wire, Dependency: 

mem_serial_ce_o OUTPUT Wire, Dependency: 

mem_vga_ce_o OUTPUT Wire, Dependency: 

mem_rram_ce_o OUTPUT Wire, Dependency: 

mem_ce_o OUTPUT Wire, Dependency: 

timer_int_o OUTPUT Wire, Dependency: 

reg4 OUTPUT Wire, Dependency: 

reg19 OUTPUT Wire, Dependency: 

externel_mem_stall INPUT Wire, Dependency: 

INFO> if_id signal list:
clk INPUT Wire, Comment: clock, Dependency: 

rst INPUT Wire, Comment: reset, Dependency: 

stall INPUT Wire, Dependency: 

flush INPUT Wire, Dependency: 

if_excepttype INPUT Wire, Dependency: 

id_excepttype OUTPUT Reg, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 if_excepttype, 

if_pc INPUT Wire, Dependency: 

if_inst INPUT Wire, Dependency: 

id_pc OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 if_pc, 

id_inst OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 if_inst, 0 id_excepttype, 

INFO> id signal list:
op INTERNAL Wire, Dependency: 0 inst_i, 

op2 INTERNAL Wire, Dependency: 0 inst_i, 

op3 INTERNAL Wire, Dependency: 0 inst_i, 

op4 INTERNAL Wire, Dependency: 0 inst_i, 

pc_plus_8 INTERNAL Wire, Dependency: 0 pc_i, 

pc_plus_4 INTERNAL Wire, Dependency: 0 pc_i, 

imm_sll2_signedext INTERNAL Wire, Dependency: 0 inst_i, 

pre_inst_is_load INTERNAL Wire, Dependency: 0 ex_aluop_i, 

imm INTERNAL Reg, Dependency: 0 rst, 0 inst_i, 0 op, 0 op4, 0 op3, 

instvalid INTERNAL Reg, Dependency: 0 rst, 0 op, 0 op2, 0 op3, 0 inst_i, 0 op4, 

stallreq_for_reg1_loadrelate INTERNAL Reg, Dependency: 0 rst, 0 pre_inst_is_load, 0 ex_wd_i, 0 reg1_addr_o, 0 reg1_read_o, 

stallreq_for_reg2_loadrelate INTERNAL Reg, Dependency: 0 rst, 0 pre_inst_is_load, 0 ex_wd_i, 0 reg2_addr_o, 0 reg2_read_o, 

excepttype_is_syscall INTERNAL Reg, Dependency: 0 rst, 0 op, 0 op3, 

excepttype_is_eret INTERNAL Reg, Dependency: 0 rst, 0 inst_i, 

rst INPUT Wire, Dependency: 

pc_i INPUT Wire, Comment: in_signal, Dependency: 

inst_i INPUT Wire, Comment: in_signal, Dependency: 

ex_aluop_i INPUT Wire, Comment: back this.ex, Dependency: 

ex_wreg_i INPUT Wire, Comment: back this.ex, Dependency: 

ex_wdata_i INPUT Wire, Comment: back this.ex, Dependency: 

ex_wd_i INPUT Wire, Comment: back this.ex, Dependency: 

mem_wreg_i INPUT Wire, Comment: back this.mem, Dependency: 

mem_wdata_i INPUT Wire, Comment: back this.mem, Dependency: 

mem_wd_i INPUT Wire, Comment: back this.mem, Dependency: 

reg1_data_i INPUT Wire, Dependency: 

reg2_data_i INPUT Wire, Dependency: 

is_in_delayslot_i INPUT Wire, Comment: back this.id, Dependency: 

excepttype_i INPUT Wire, Dependency: 

reg1_read_o OUTPUT Reg, Dependency: 0 rst, 0 op, 0 op2, 0 op3, 0 op4, 0 inst_i, 

reg2_read_o OUTPUT Reg, Dependency: 0 rst, 0 op, 0 op2, 0 op3, 0 op4, 0 inst_i, 

reg1_addr_o OUTPUT Reg, Dependency: 0 rst, 0 inst_i, 

reg2_addr_o OUTPUT Reg, Dependency: 0 rst, 0 inst_i, 

aluop_o OUTPUT Reg, Dependency: 0 rst, 0 op, 0 op2, 0 op3, 0 op4, 0 inst_i, 

alusel_o OUTPUT Reg, Dependency: 0 rst, 0 op, 0 op2, 0 op3, 0 op4, 0 inst_i, 

reg1_o OUTPUT Reg, Dependency: 0 rst, 0 ex_wdata_i, 0 pre_inst_is_load, 0 ex_wd_i, 0 reg1_addr_o, 0 reg1_read_o, 0 ex_wreg_i, 0 mem_wdata_i, 0 mem_wreg_i, 0 mem_wd_i, 0 reg1_data_i, 0 imm, 

reg2_o OUTPUT Reg, Dependency: 0 rst, 0 ex_wdata_i, 0 pre_inst_is_load, 0 ex_wd_i, 0 reg2_addr_o, 0 reg2_read_o, 0 ex_wreg_i, 0 mem_wdata_i, 0 mem_wreg_i, 0 mem_wd_i, 0 reg2_data_i, 0 imm, 

wd_o OUTPUT Reg, Dependency: 0 rst, 0 inst_i, 0 op, 0 op2, 0 op3, 0 op4, 

wreg_o OUTPUT Reg, Dependency: 0 rst, 0 op, 0 op2, 0 op3, 0 reg2_o, 0 op4, 0 inst_i, 

inst_o OUTPUT Wire, Dependency: 0 inst_i, 

next_inst_in_delayslot_o OUTPUT Reg, Dependency: 0 rst, 0 op, 0 op2, 0 op3, 0 op4, 0 reg1_o, 

branch_flag_o OUTPUT Reg, Dependency: 0 rst, 0 op, 0 op2, 0 op3, 0 reg1_o, 0 reg2_o, 0 op4, 

branch_target_address_o OUTPUT Reg, Dependency: 0 rst, 0 reg1_o, 0 op, 0 op2, 0 op3, 0 pc_plus_4, 0 inst_i, 0 imm_sll2_signedext, 0 reg2_o, 0 op4, 

link_addr_o OUTPUT Reg, Dependency: 0 rst, 0 op, 0 op2, 0 op3, 0 pc_plus_8, 0 op4, 

is_in_delayslot_o OUTPUT Reg, Dependency: 0 rst, 0 is_in_delayslot_i, 

excepttype_o OUTPUT Wire, Dependency: 0 excepttype_is_eret, 0 instvalid, 0 excepttype_is_syscall, 

current_inst_address_o OUTPUT Wire, Dependency: 0 pc_i, 

stallreq OUTPUT Wire, Dependency: 0 stallreq_for_reg1_loadrelate, 0 stallreq_for_reg2_loadrelate, 

INFO> id_ex signal list:
clk INPUT Wire, Comment: clock, Dependency: 

rst INPUT Wire, Comment: reset, Dependency: 

stall INPUT Wire, Dependency: 

flush INPUT Wire, Dependency: 

id_aluop INPUT Wire, Dependency: 

id_alusel INPUT Wire, Dependency: 

id_reg1 INPUT Wire, Dependency: 

id_reg2 INPUT Wire, Dependency: 

id_wd INPUT Wire, Dependency: 

id_wreg INPUT Wire, Dependency: 

id_link_address INPUT Wire, Dependency: 

id_is_in_delayslot INPUT Wire, Dependency: 

next_inst_in_delayslot_i INPUT Wire, Dependency: 

id_inst INPUT Wire, Dependency: 

id_current_inst_address INPUT Wire, Dependency: 

id_excepttype INPUT Wire, Dependency: 

ex_aluop OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 id_aluop, 

ex_alusel OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 id_alusel, 

ex_reg1 OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 id_reg1, 

ex_reg2 OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 id_reg2, 

ex_wd OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 id_wd, 

ex_wreg OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 id_wreg, 

ex_link_address OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 id_link_address, 

ex_is_in_delayslot OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 id_is_in_delayslot, 

is_in_delayslot_o OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 next_inst_in_delayslot_i, 0 stall, 

ex_inst OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 id_inst, 

ex_excepttype OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 id_excepttype, 

ex_current_inst_address OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 id_current_inst_address, 

INFO> ex signal list:
reg2_i_mux INTERNAL Wire, Dependency: 0 reg2_i, 0 aluop_i, 

reg1_i_not INTERNAL Wire, Dependency: 0 reg1_i, 

result_sum INTERNAL Wire, Dependency: 0 reg1_i, 0 reg2_i_mux, 

ov_sum INTERNAL Wire, Dependency: 0 reg1_i, 0 reg2_i_mux, 0 result_sum, 

reg1_eq_reg2 INTERNAL Wire, Dependency: 

reg1_lt_reg2 INTERNAL Wire, Dependency: 0 reg1_i, 0 reg2_i, 0 result_sum, 0 aluop_i, 

opdata1_mult INTERNAL Wire, Dependency: 0 reg1_i, 0 aluop_i, 

opdata2_mult INTERNAL Wire, Dependency: 0 reg2_i, 0 aluop_i, 

hilo_temp INTERNAL Wire, Dependency: 0 opdata1_mult, 0 opdata2_mult, 

logicout INTERNAL Reg, Dependency: 0 rst, 0 reg1_i, 0 reg2_i, 0 aluop_i, 

shiftres INTERNAL Reg, Dependency: 0 rst, 0 reg2_i, 0 reg1_i, 0 aluop_i, 

moveres INTERNAL Reg, Dependency: 0 rst, 0 HI, 0 aluop_i, 0 LO, 0 reg1_i, 0 cp0_reg_data_i, 0 mem_cp0_reg_data, 0 mem_cp0_reg_we, 0 mem_cp0_reg_write_addr, 0 inst_i, 0 wb_cp0_reg_data, 0 wb_cp0_reg_we, 0 wb_cp0_reg_write_addr, 

arithmeticres INTERNAL Reg, Dependency: 0 rst, 0 reg1_lt_reg2, 0 aluop_i, 0 result_sum, 0 reg1_i, 0 reg1_i_not, 

mulres INTERNAL Reg, Dependency: 0 rst, 0 hilo_temp, 0 aluop_i, 0 reg1_i, 0 reg2_i, 

HI INTERNAL Reg, Dependency: 0 rst, 0 mem_hi_i, 0 mem_lo_i, 0 mem_whilo_i, 0 wb_hi_i, 0 wb_lo_i, 0 wb_whilo_i, 0 hi_i, 0 lo_i, 

LO INTERNAL Reg, Dependency: 0 rst, 0 mem_hi_i, 0 mem_lo_i, 0 mem_whilo_i, 0 wb_hi_i, 0 wb_lo_i, 0 wb_whilo_i, 0 hi_i, 0 lo_i, 

hilo_temp1 INTERNAL Reg, Dependency: 0 rst, 0 aluop_i, 0 cnt_i, 0 hilo_temp_i, 0 HI, 0 LO, 

stallreq_for_madd_msub INTERNAL Reg, Dependency: 0 rst, 0 aluop_i, 0 cnt_i, 

stallreq_for_div INTERNAL Reg, Dependency: 0 rst, 0 aluop_i, 0 div_ready_i, 

trapassert INTERNAL Reg, Dependency: 0 rst, 0 aluop_i, 0 reg1_i, 0 reg2_i, 0 reg1_lt_reg2, 

ovassert INTERNAL Reg, Dependency: 0 aluop_i, 0 ov_sum, 

rst INPUT Wire, Dependency: 

aluop_i INPUT Wire, Comment: in_signal, Dependency: 

alusel_i INPUT Wire, Comment: in_signal, Dependency: 

reg1_i INPUT Wire, Comment: in_signal, Dependency: 

reg2_i INPUT Wire, Comment: in_signal, Dependency: 

wd_i INPUT Wire, Comment: in_signal, Dependency: 

wreg_i INPUT Wire, Comment: in_signal, Dependency: 

inst_i INPUT Wire, Comment: in_signal, Dependency: 

excepttype_i INPUT Wire, Comment: in_signal, Dependency: 

current_inst_address_i INPUT Wire, Comment: in_signal, Dependency: 

hi_i INPUT Wire, Dependency: 

lo_i INPUT Wire, Dependency: 

wb_hi_i INPUT Wire, Comment: back this.mem, Dependency: 

wb_lo_i INPUT Wire, Comment: back this.mem, Dependency: 

wb_whilo_i INPUT Wire, Comment: back this.mem, Dependency: 

mem_hi_i INPUT Wire, Comment: back this.mem, Dependency: 

mem_lo_i INPUT Wire, Comment: back this.mem, Dependency: 

mem_whilo_i INPUT Wire, Comment: back this.mem, Dependency: 

hilo_temp_i INPUT Wire, Dependency: 

cnt_i INPUT Wire, Dependency: 

div_result_i INPUT Wire, Dependency: 

div_ready_i INPUT Wire, Dependency: 

link_address_i INPUT Wire, Comment: in_signal, Dependency: 

is_in_delayslot_i INPUT Wire, Comment: in_signal, Dependency: 

mem_cp0_reg_we INPUT Wire, Comment: back this.mem, Dependency: 

mem_cp0_reg_write_addr INPUT Wire, Comment: back this.mem, Dependency: 

mem_cp0_reg_data INPUT Wire, Comment: back this.mem, Dependency: 

wb_cp0_reg_we INPUT Wire, Comment: back this.mem, Dependency: 

wb_cp0_reg_write_addr INPUT Wire, Comment: back this.mem, Dependency: 

wb_cp0_reg_data INPUT Wire, Comment: back this.mem, Dependency: 

cp0_reg_data_i INPUT Wire, Dependency: 

cp0_reg_read_addr_o OUTPUT Reg, Dependency: 0 inst_i, 0 rst, 0 aluop_i, 

cp0_reg_we_o OUTPUT Reg, Dependency: 0 rst, 0 aluop_i, 

cp0_reg_write_addr_o OUTPUT Reg, Dependency: 0 rst, 0 inst_i, 0 aluop_i, 

cp0_reg_data_o OUTPUT Reg, Dependency: 0 rst, 0 reg1_i, 0 aluop_i, 

inst_o OUTPUT Wire, Dependency: 0 inst_i, 

wd_o OUTPUT Reg, Dependency: 0 wd_i, 

wreg_o OUTPUT Reg, Dependency: 0 aluop_i, 0 ov_sum, 0 wreg_i, 

wdata_o OUTPUT Reg, Dependency: 0 logicout, 0 alusel_i, 0 shiftres, 0 moveres, 0 arithmeticres, 0 mulres, 0 link_address_i, 

hi_o OUTPUT Reg, Dependency: 0 rst, 0 mulres, 0 aluop_i, 0 hilo_temp1, 0 div_result_i, 0 reg1_i, 0 HI, 

lo_o OUTPUT Reg, Dependency: 0 rst, 0 mulres, 0 aluop_i, 0 hilo_temp1, 0 div_result_i, 0 LO, 0 reg1_i, 

whilo_o OUTPUT Reg, Dependency: 0 rst, 0 aluop_i, 

hilo_temp_o OUTPUT Reg, Dependency: 0 rst, 0 mulres, 0 aluop_i, 0 cnt_i, 

cnt_o OUTPUT Reg, Dependency: 0 rst, 0 aluop_i, 0 cnt_i, 

div_opdata1_o OUTPUT Reg, Dependency: 0 rst, 0 reg1_i, 0 aluop_i, 0 div_ready_i, 

div_opdata2_o OUTPUT Reg, Dependency: 0 rst, 0 reg2_i, 0 aluop_i, 0 div_ready_i, 

div_start_o OUTPUT Reg, Dependency: 0 rst, 0 aluop_i, 0 div_ready_i, 

signed_div_o OUTPUT Reg, Dependency: 0 rst, 0 aluop_i, 0 div_ready_i, 

is_load_o OUTPUT Wire, Dependency: 0 aluop_i, 

aluop_o OUTPUT Wire, Dependency: 0 aluop_i, 

mem_addr_o OUTPUT Wire, Dependency: 0 reg1_i, 0 inst_i, 

reg2_o OUTPUT Wire, Dependency: 0 reg2_i, 

excepttype_o OUTPUT Wire, Dependency: 0 excepttype_i, 0 ovassert, 0 trapassert, 

is_in_delayslot_o OUTPUT Wire, Dependency: 0 is_in_delayslot_i, 

current_inst_address_o OUTPUT Wire, Dependency: 0 current_inst_address_i, 

stallreq OUTPUT Reg, Dependency: 0 stallreq_for_madd_msub, 0 stallreq_for_div, 

INFO> ex_mem signal list:
clk INPUT Wire, Comment: clock, Dependency: 

rst INPUT Wire, Comment: reset, Dependency: 

stall INPUT Wire, Dependency: 

flush INPUT Wire, Dependency: 

ex_wd INPUT Wire, Dependency: 

ex_wreg INPUT Wire, Dependency: 

ex_wdata INPUT Wire, Dependency: 

ex_hi INPUT Wire, Dependency: 

ex_lo INPUT Wire, Dependency: 

ex_whilo INPUT Wire, Dependency: 

ex_aluop INPUT Wire, Dependency: 

ex_mem_addr INPUT Wire, Dependency: 

ex_reg2 INPUT Wire, Dependency: 

hilo_i INPUT Wire, Dependency: 

cnt_i INPUT Wire, Dependency: 

ex_cp0_reg_we INPUT Wire, Dependency: 

ex_cp0_reg_write_addr INPUT Wire, Dependency: 

ex_cp0_reg_data INPUT Wire, Dependency: 

ex_excepttype INPUT Wire, Dependency: 

ex_is_in_delayslot INPUT Wire, Dependency: 

ex_current_inst_address INPUT Wire, Dependency: 

mem_wd OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 ex_wd, 

mem_wreg OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 ex_wreg, 

mem_wdata OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 ex_wdata, 

mem_hi OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 ex_hi, 

mem_lo OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 ex_lo, 

mem_whilo OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 ex_whilo, 

mem_aluop OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 ex_aluop, 

mem_mem_addr OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 ex_mem_addr, 

mem_reg2 OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 ex_reg2, 

mem_cp0_reg_we OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 ex_cp0_reg_we, 

mem_cp0_reg_write_addr OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 ex_cp0_reg_write_addr, 

mem_cp0_reg_data OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 ex_cp0_reg_data, 

mem_excepttype OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 ex_excepttype, 

mem_is_in_delayslot OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 ex_is_in_delayslot, 

mem_current_inst_address OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 ex_current_inst_address, 

hilo_o OUTPUT Reg, Dependency: 1 clk, 0 rst, 0 flush, 0 hilo_i, 0 stall, 

cnt_o OUTPUT Reg, Dependency: 1 clk, 0 rst, 0 flush, 0 cnt_i, 0 stall, 

ex_inst INPUT Wire, Dependency: 

mem_inst OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 ex_inst, 

INFO> mem signal list:
zero32 INTERNAL Wire, Dependency: 

LLbit INTERNAL Reg, Dependency: 0 rst, 0 wb_LLbit_value_i, 0 wb_LLbit_we_i, 0 LLbit_i, 

cp0_status INTERNAL Reg, Dependency: 0 rst, 0 wb_cp0_reg_data, 0 wb_cp0_reg_we, 0 wb_cp0_reg_write_addr, 0 cp0_status_i, 

cp0_cause INTERNAL Reg, Dependency: 0 rst, 0 wb_cp0_reg_data, 0 wb_cp0_reg_we, 0 wb_cp0_reg_write_addr, 0 cp0_cause_i, 

cp0_epc INTERNAL Reg, Dependency: 0 rst, 0 wb_cp0_reg_we, 0 wb_cp0_reg_write_addr, 0 wb_cp0_reg_data, 0 excepttype_i, 0 cp0_epc_i, 

mem_we INTERNAL Reg, Dependency: 0 rst, 0 aluop_i, 0 LLbit, 

eret_err INTERNAL Reg, Dependency: 0 rst, 0 wb_cp0_reg_we, 0 wb_cp0_reg_write_addr, 0 wb_cp0_reg_data, 0 excepttype_i, 0 cp0_epc_i, 

load_alignment_error INTERNAL Reg, Dependency: 0 rst, 0 aluop_i, 0 physical_addr, 

store_alignment_error INTERNAL Reg, Dependency: 0 rst, 0 aluop_i, 0 physical_addr, 0 LLbit, 

rst INPUT Wire, Dependency: 

wd_i INPUT Wire, Comment: in_signal, Dependency: 

wreg_i INPUT Wire, Comment: in_signal, Dependency: 

wdata_i INPUT Wire, Comment: in_signal, Dependency: 

hi_i INPUT Wire, Comment: in_signal, Dependency: 

lo_i INPUT Wire, Comment: in_signal, Dependency: 

whilo_i INPUT Wire, Comment: in_signal, Dependency: 

aluop_i INPUT Wire, Comment: in_signal, Dependency: 

mem_addr_i INPUT Wire, Comment: in_signal, Dependency: 

reg2_i INPUT Wire, Comment: in_signal, Dependency: 

mem_data_i INPUT Wire, Comment: in_signal, Dependency: 

LLbit_i INPUT Wire, Dependency: 

wb_LLbit_we_i INPUT Wire, Comment: back this.mem, Dependency: 

wb_LLbit_value_i INPUT Wire, Comment: back this.mem, Dependency: 

cp0_reg_we_i INPUT Wire, Comment: in_signal, Dependency: 

cp0_reg_write_addr_i INPUT Wire, Comment: in_signal, Dependency: 

cp0_reg_data_i INPUT Wire, Comment: in_signal, Dependency: 

excepttype_i INPUT Wire, Comment: in_signal, Dependency: 

is_in_delayslot_i INPUT Wire, Comment: in_signal, Dependency: 

current_inst_address_i INPUT Wire, Comment: in_signal, Dependency: 

cp0_status_i INPUT Wire, Dependency: 

cp0_cause_i INPUT Wire, Dependency: 

cp0_epc_i INPUT Wire, Dependency: 

wb_cp0_reg_we INPUT Wire, Comment: back this.mem, Dependency: 

wb_cp0_reg_write_addr INPUT Wire, Comment: back this.mem, Dependency: 

wb_cp0_reg_data INPUT Wire, Comment: back this.mem, Dependency: 

inst_i INPUT Wire, Comment: in_signal, Dependency: 

wd_o OUTPUT Reg, Dependency: 0 rst, 0 wd_i, 

wreg_o OUTPUT Reg, Dependency: 0 rst, 0 wreg_i, 

wdata_o OUTPUT Reg, Dependency: 0 rst, 0 wdata_i, 0 mem_data_i, 0 aluop_i, 0 physical_addr, 0 reg2_i, 0 LLbit, 

hi_o OUTPUT Reg, Dependency: 0 rst, 0 hi_i, 

lo_o OUTPUT Reg, Dependency: 0 rst, 0 lo_i, 

whilo_o OUTPUT Reg, Dependency: 0 rst, 0 whilo_i, 

LLbit_we_o OUTPUT Reg, Dependency: 0 rst, 0 aluop_i, 0 LLbit, 

LLbit_value_o OUTPUT Reg, Dependency: 0 rst, 0 aluop_i, 0 LLbit, 

cp0_reg_we_o OUTPUT Reg, Dependency: 0 rst, 0 cp0_reg_we_i, 

cp0_reg_write_addr_o OUTPUT Reg, Dependency: 0 rst, 0 cp0_reg_write_addr_i, 

cp0_reg_data_o OUTPUT Reg, Dependency: 0 rst, 0 cp0_reg_data_i, 

mem_addr_o OUTPUT Reg, Dependency: 0 rst, 0 physical_addr, 0 aluop_i, 0 LLbit, 

mem_we_o OUTPUT Wire, Dependency: 0 mem_we, 0 excepttype_o, 

mem_sel_o OUTPUT Reg, Dependency: 0 rst, 0 aluop_i, 0 physical_addr, 0 LLbit, 

mem_data_o OUTPUT Reg, Dependency: 0 rst, 0 reg2_i, 0 aluop_i, 0 zero32, 0 physical_addr, 0 LLbit, 

mem_ce_o OUTPUT Reg, Dependency: 0 rst, 0 aluop_i, 0 physical_addr, 0 LLbit, 

excepttype_o OUTPUT Reg, Dependency: 0 rst, 0 current_inst_address_i, 0 cp0_cause, 0 cp0_status, 0 excepttype_i, 0 eret_err, 0 load_alignment_error, 0 store_alignment_error, 0 tlb_hit, 0 mem_ce_o, 0 mem_we, 

cp0_epc_o OUTPUT Wire, Dependency: 0 cp0_epc, 

is_in_delayslot_o OUTPUT Wire, Dependency: 0 is_in_delayslot_i, 

current_inst_address_o OUTPUT Wire, Dependency: 0 current_inst_address_i, 

bad_address OUTPUT Reg, Dependency: 0 rst, 0 wb_cp0_reg_data, 0 current_inst_address_i, 0 cp0_cause, 0 cp0_status, 0 excepttype_i, 0 eret_err, 0 cp0_epc_i, 0 mem_addr_i, 0 load_alignment_error, 0 store_alignment_error, 0 tlb_hit, 0 mem_ce_o, 0 mem_we, 

inst_o OUTPUT Wire, Dependency: 0 inst_i, 

virtual_addr OUTPUT Wire, Dependency: 0 mem_addr_i, 

tlb_hit INPUT Wire, Dependency: 

physical_addr INPUT Wire, Dependency: 

INFO> mem_wb signal list:
clk INPUT Wire, Comment: clock, Dependency: 

rst INPUT Wire, Comment: reset, Dependency: 

stall INPUT Wire, Dependency: 

flush INPUT Wire, Dependency: 

mem_wd INPUT Wire, Dependency: 

mem_wreg INPUT Wire, Dependency: 

mem_wdata INPUT Wire, Dependency: 

mem_hi INPUT Wire, Dependency: 

mem_lo INPUT Wire, Dependency: 

mem_whilo INPUT Wire, Dependency: 

mem_LLbit_we INPUT Wire, Dependency: 

mem_LLbit_value INPUT Wire, Dependency: 

mem_cp0_reg_we INPUT Wire, Dependency: 

mem_cp0_reg_write_addr INPUT Wire, Dependency: 

mem_cp0_reg_data INPUT Wire, Dependency: 

wb_wd OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 mem_wd, 

wb_wreg OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 mem_wreg, 

wb_wdata OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 mem_wdata, 

wb_hi OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 mem_hi, 

wb_lo OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 mem_lo, 

wb_whilo OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 mem_whilo, 

wb_LLbit_we OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 mem_LLbit_we, 

wb_LLbit_value OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 mem_LLbit_value, 

wb_cp0_reg_we OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 mem_cp0_reg_we, 

wb_cp0_reg_write_addr OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 mem_cp0_reg_write_addr, 

wb_cp0_reg_data OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 mem_cp0_reg_data, 

mem_inst INPUT Wire, Dependency: 

wb_inst OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 mem_inst, 

INFO> can't solve module pc_reg
INFO> can't solve module mmu_tlb
INFO> can't solve module regfile
INFO> can't solve module mmu_tlb
INFO> can't solve module hilo_reg
INFO> can't solve module ctrl
INFO> can't solve module div
INFO> can't solve module LLbit_reg
INFO> can't solve module cp0_reg
INFO> start analysing pipeline structure
this
INFO>id.pc_i has right dependency
INFO>id.inst_i has right dependency
INFO>id.ex_aluop_i has right dependency
INFO>id.ex_wreg_i has right dependency
INFO>id.ex_wdata_i has right dependency
INFO>id.ex_wd_i has right dependency
INFO>id.mem_wreg_i has right dependency
INFO>id.mem_wdata_i has right dependency
INFO>id.mem_wd_i has right dependency
INFO>id.is_in_delayslot_i has right dependency
INFO>ex.aluop_i has right dependency
INFO>ex.alusel_i has right dependency
INFO>ex.reg1_i has right dependency
INFO>ex.reg2_i has right dependency
INFO>ex.wd_i has right dependency
INFO>ex.wreg_i has right dependency
INFO>ex.inst_i has right dependency
INFO>ex.excepttype_i has right dependency
INFO>ex.current_inst_address_i has right dependency
INFO>ex.wb_hi_i has right dependency
INFO>ex.wb_lo_i has right dependency
INFO>ex.wb_whilo_i has right dependency
INFO>ex.mem_hi_i has right dependency
INFO>ex.mem_lo_i has right dependency
INFO>ex.mem_whilo_i has right dependency
INFO>ex.link_address_i has right dependency
INFO>ex.is_in_delayslot_i has right dependency
INFO>ex.mem_cp0_reg_we has right dependency
INFO>ex.mem_cp0_reg_write_addr has right dependency
INFO>ex.mem_cp0_reg_data has right dependency
INFO>ex.wb_cp0_reg_we has right dependency
INFO>ex.wb_cp0_reg_write_addr has right dependency
INFO>ex.wb_cp0_reg_data has right dependency
INFO>mem.wd_i has right dependency
INFO>mem.wreg_i has right dependency
INFO>mem.wdata_i has right dependency
INFO>mem.hi_i has right dependency
INFO>mem.lo_i has right dependency
INFO>mem.whilo_i has right dependency
INFO>mem.aluop_i has right dependency
INFO>mem.mem_addr_i has right dependency
INFO>mem.reg2_i has right dependency
Error>mem.mem_data_i has wrong dependency
INFO>mem.wb_LLbit_we_i has right dependency
INFO>mem.wb_LLbit_value_i has right dependency
INFO>mem.cp0_reg_we_i has right dependency
INFO>mem.cp0_reg_write_addr_i has right dependency
INFO>mem.cp0_reg_data_i has right dependency
INFO>mem.excepttype_i has right dependency
INFO>mem.is_in_delayslot_i has right dependency
INFO>mem.current_inst_address_i has right dependency
INFO>mem.wb_cp0_reg_we has right dependency
INFO>mem.wb_cp0_reg_write_addr has right dependency
INFO>mem.wb_cp0_reg_data has right dependency
INFO>mem.inst_i has right dependency
leaf node : this.if_id
INFO>if_id.id_pc has right dependency
INFO>if_id.id_inst has right dependency
leaf node : this.id
INFO>id_ex.ex_aluop has right dependency
INFO>id_ex.ex_alusel has right dependency
INFO>id_ex.ex_reg1 has right dependency
INFO>id_ex.ex_reg2 has right dependency
INFO>id_ex.ex_wd has right dependency
INFO>id_ex.ex_wreg has right dependency
INFO>id_ex.ex_link_address has right dependency
INFO>id_ex.ex_is_in_delayslot has right dependency
INFO>id_ex.is_in_delayslot_o has right dependency
INFO>id_ex.ex_inst has right dependency
INFO>id_ex.ex_excepttype has right dependency
INFO>id_ex.ex_current_inst_address has right dependency
leaf node : this.ex
INFO>ex_mem.mem_wd has right dependency
INFO>ex_mem.mem_wreg has right dependency
INFO>ex_mem.mem_wdata has right dependency
INFO>ex_mem.mem_hi has right dependency
INFO>ex_mem.mem_lo has right dependency
INFO>ex_mem.mem_whilo has right dependency
INFO>ex_mem.mem_aluop has right dependency
INFO>ex_mem.mem_mem_addr has right dependency
INFO>ex_mem.mem_reg2 has right dependency
INFO>ex_mem.mem_cp0_reg_we has right dependency
INFO>ex_mem.mem_cp0_reg_write_addr has right dependency
INFO>ex_mem.mem_cp0_reg_data has right dependency
INFO>ex_mem.mem_excepttype has right dependency
INFO>ex_mem.mem_is_in_delayslot has right dependency
INFO>ex_mem.mem_current_inst_address has right dependency
INFO>ex_mem.mem_inst has right dependency
leaf node : this.mem
INFO>mem_wb.wb_wd has right dependency
INFO>mem_wb.wb_wreg has right dependency
INFO>mem_wb.wb_wdata has right dependency
INFO>mem_wb.wb_hi has right dependency
INFO>mem_wb.wb_lo has right dependency
INFO>mem_wb.wb_whilo has right dependency
INFO>mem_wb.wb_LLbit_we has right dependency
INFO>mem_wb.wb_LLbit_value has right dependency
INFO>mem_wb.wb_cp0_reg_we has right dependency
INFO>mem_wb.wb_cp0_reg_write_addr has right dependency
INFO>mem_wb.wb_cp0_reg_data has right dependency
INFO>mem_wb.wb_inst has right dependency
INFO> start check verilog syntaxs
INFO> start check verilog signal assignment
INFO> Pass signal assignment check 
INFO> start check verilog sequential assignment
INFO> Pass sequential trigger check 
INFO> start check verilog condition case statement syntaxs
Error> Case statement(end at line 841) in id(/home/mason/Desktop/work/verilog-parser/tests/cod19grp5/Commented/thinpad_top.srcs/sources_1/new/cpu/id.sv) should provide assignment to a same set of signals in every case branch
branch1: wreg_o aluop_o alusel_o reg1_read_o reg2_read_o instvalid next_inst_in_delayslot_o branch_target_address_o branch_flag_o
branch5: wreg_o aluop_o alusel_o reg1_read_o reg2_read_o imm instvalid
Error> Conditional statement(end at line 997) in id(/home/mason/Desktop/work/verilog-parser/tests/cod19grp5/Commented/thinpad_top.srcs/sources_1/new/cpu/id.sv) should provide assignment to a same set of signals in every branch
branch1: reg1_o
branch1: stallreq_for_reg1_loadrelate
Error> Conditional statement(end at line 1019) in id(/home/mason/Desktop/work/verilog-parser/tests/cod19grp5/Commented/thinpad_top.srcs/sources_1/new/cpu/id.sv) should provide assignment to a same set of signals in every branch
branch1: reg2_o
branch1: stallreq_for_reg2_loadrelate

Process finished with exit code 0

