###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID en4192789rl)
#  Generated on:      Sat Mar 30 17:47:05 2024
#  Design:            mult16
#  Command:           report_ccopt_skew_groups -filename ./cts/skew_groups.rpt
###############################################################

Skew Group Structure:
=====================

------------------------------------------------------------------------
Skew Group           Sources    Constrained Sinks    Unconstrained Sinks
------------------------------------------------------------------------
mult16_clk/common       1              17                     0
------------------------------------------------------------------------

Skew Group Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                   Skew Group           ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew    Skew window occupancy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
delayCorner_slow:setup.early    mult16_clk/common        -         6.9       13.1      11.8         1.6        ignored                  -         6.2               -
delayCorner_slow:setup.late     mult16_clk/common    none          7.8       15.2      13.6         1.9        auto computed        28.5          7.4     100% {7.8, 15.2}
delayCorner_fast:hold.early     mult16_clk/common        -         6.9       13.1      11.8         1.6        ignored                  -         6.2               -
delayCorner_fast:hold.late      mult16_clk/common        -         7.8       15.2      13.6         1.9        ignored                  -         7.4               -
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

-----------------------------------------------------------------------------------------
Timing Corner                   Skew Group           Min ID    PathID    Max ID    PathID
-----------------------------------------------------------------------------------------
delayCorner_slow:setup.early    mult16_clk/common     6.9        1        13.1       2
-    min out_ready_reg/CLK
-    max Z_reg_3_0/CLK
delayCorner_slow:setup.late     mult16_clk/common     7.8        3        15.2       4
-    min out_ready_reg/CLK
-    max Z_reg_3_0/CLK
delayCorner_fast:hold.early     mult16_clk/common     6.9        5        13.1       6
-    min out_ready_reg/CLK
-    max Z_reg_3_0/CLK
delayCorner_fast:hold.late      mult16_clk/common     7.8        7        15.2       8
-    min out_ready_reg/CLK
-    max Z_reg_3_0/CLK
-----------------------------------------------------------------------------------------

Timing for timing corner delayCorner_slow:setup.early, min clock_path:
======================================================================

PathID    : 1
Path type : skew group mult16_clk/common (path 1 of 1)
Start     : clk
End       : out_ready_reg/CLK
Delay     : 6.9

--------------------------------------------------------------------------------------------------------
Name  Lib cell              Event  Incr  Arrival  Slew  Cap    Location         Distance  Fanout  Status
                                   (ns)  (ns)     (ns)  (pF)                    (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
clk
-     -                     rise   -       0.0    27.8  9.587  (0.144,83.232)   -           17    
out_ready_reg/CLK
-     DFFHQNx1_ASAP7_75t_R  rise   6.9     6.9    37.5  -      (57.456,62.460)   78.084   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner delayCorner_slow:setup.early, max clock_path:
======================================================================

PathID    :  2
Path type : skew group mult16_clk/common (path 1 of 1)
Start     : clk
End       : Z_reg_2_0/CLK
Delay     : 13.1

--------------------------------------------------------------------------------------------------------
Name  Lib cell              Event  Incr  Arrival  Slew  Cap    Location         Distance  Fanout  Status
                                   (ns)  (ns)     (ns)  (pF)                    (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
clk
-     -                     rise   -       0.0    27.8  9.587  (0.144,83.232)   -           17    
Z_reg_2_0/CLK
-     DFFHQNx1_ASAP7_75t_R  rise   13.1   13.1    40.4  -      (58.536,23.580)  118.044   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner delayCorner_slow:setup.late, min clock_path:
=====================================================================

PathID    : 3
Path type : skew group mult16_clk/common (path 1 of 1)
Start     : clk
End       : out_ready_reg/CLK
Delay     : 7.8

--------------------------------------------------------------------------------------------------------
Name  Lib cell              Event  Incr  Arrival  Slew  Cap    Location         Distance  Fanout  Status
                                   (ns)  (ns)     (ns)  (pF)                    (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
clk
-     -                     rise   -       0.0    31.6  9.587  (0.144,83.232)   -           17    
out_ready_reg/CLK
-     DFFHQNx1_ASAP7_75t_R  rise   7.8     7.8    43.0  -      (57.456,62.460)   78.084   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner delayCorner_slow:setup.late, max clock_path:
=====================================================================

PathID    :  4
Path type : skew group mult16_clk/common (path 1 of 1)
Start     : clk
End       : Z_reg_3_0/CLK
Delay     : 15.2

--------------------------------------------------------------------------------------------------------
Name  Lib cell              Event  Incr  Arrival  Slew  Cap    Location         Distance  Fanout  Status
                                   (ns)  (ns)     (ns)  (pF)                    (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
clk
-     -                     rise   -       0.0    31.6  9.587  (0.144,83.232)   -           17    
Z_reg_3_0/CLK
-     DFFHQNx1_ASAP7_75t_R  rise   15.2   15.2    46.6  -      (58.752,27.252)  114.588   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner delayCorner_fast:hold.early, min clock_path:
=====================================================================

PathID    : 5
Path type : skew group mult16_clk/common (path 1 of 1)
Start     : clk
End       : out_ready_reg/CLK
Delay     : 6.9

--------------------------------------------------------------------------------------------------------
Name  Lib cell              Event  Incr  Arrival  Slew  Cap    Location         Distance  Fanout  Status
                                   (ns)  (ns)     (ns)  (pF)                    (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
clk
-     -                     rise   -       0.0    27.8  9.587  (0.144,83.232)   -           17    
out_ready_reg/CLK
-     DFFHQNx1_ASAP7_75t_R  rise   6.9     6.9    37.5  -      (57.456,62.460)   78.084   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner delayCorner_fast:hold.early, max clock_path:
=====================================================================

PathID    :  6
Path type : skew group mult16_clk/common (path 1 of 1)
Start     : clk
End       : Z_reg_2_0/CLK
Delay     : 13.1

--------------------------------------------------------------------------------------------------------
Name  Lib cell              Event  Incr  Arrival  Slew  Cap    Location         Distance  Fanout  Status
                                   (ns)  (ns)     (ns)  (pF)                    (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
clk
-     -                     rise   -       0.0    27.8  9.587  (0.144,83.232)   -           17    
Z_reg_2_0/CLK
-     DFFHQNx1_ASAP7_75t_R  rise   13.1   13.1    40.4  -      (58.536,23.580)  118.044   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner delayCorner_fast:hold.late, min clock_path:
====================================================================

PathID    : 7
Path type : skew group mult16_clk/common (path 1 of 1)
Start     : clk
End       : out_ready_reg/CLK
Delay     : 7.8

--------------------------------------------------------------------------------------------------------
Name  Lib cell              Event  Incr  Arrival  Slew  Cap    Location         Distance  Fanout  Status
                                   (ns)  (ns)     (ns)  (pF)                    (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
clk
-     -                     rise   -       0.0    31.6  9.587  (0.144,83.232)   -           17    
out_ready_reg/CLK
-     DFFHQNx1_ASAP7_75t_R  rise   7.8     7.8    43.0  -      (57.456,62.460)   78.084   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner delayCorner_fast:hold.late, max clock_path:
====================================================================

PathID    :  8
Path type : skew group mult16_clk/common (path 1 of 1)
Start     : clk
End       : Z_reg_3_0/CLK
Delay     : 15.2

--------------------------------------------------------------------------------------------------------
Name  Lib cell              Event  Incr  Arrival  Slew  Cap    Location         Distance  Fanout  Status
                                   (ns)  (ns)     (ns)  (pF)                    (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
clk
-     -                     rise   -       0.0    31.6  9.587  (0.144,83.232)   -           17    
Z_reg_3_0/CLK
-     DFFHQNx1_ASAP7_75t_R  rise   15.2   15.2    46.6  -      (58.752,27.252)  114.588   -       
--------------------------------------------------------------------------------------------------------

