$date
	Sat Oct 22 18:57:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#781382
b10100 &
b10100 %
1$
b10100 !
1"
#781383
0"
#781386
b1010 &
b1010 %
#781390
b101 &
b101 %
#781394
b10000 &
b10000 %
#781398
b1000 &
b1000 %
#781402
b100 &
b100 %
#781406
b10 &
b10 %
#781410
b1 &
b1 %
1#
#781414
b0 &
0#
b0 %
0$
#1777301
b11001 !
1"
#1777302
b11001 &
b11001 %
1$
#1777303
0"
#1777306
b1001100 &
b1001100 %
#1777310
b100110 &
b100110 %
#1777314
b10011 &
b10011 %
#1777318
b111010 &
b111010 %
#1777322
b11101 &
b11101 %
#1777326
b1011000 &
b1011000 %
#1777330
b101100 &
b101100 %
#1777334
b10110 &
b10110 %
#1777338
b1011 &
b1011 %
#1777342
b100010 &
b100010 %
#1777346
b10001 &
b10001 %
#1777350
b110100 &
b110100 %
#1777354
b11010 &
b11010 %
#1777358
b1101 &
b1101 %
#1777362
b101000 &
b101000 %
#1777366
b10100 &
b10100 %
#1777370
b1010 &
b1010 %
#1777374
b101 &
b101 %
#1777378
b10000 &
b10000 %
#1777382
b1000 &
b1000 %
#1777386
b100 &
b100 %
#1777390
b10 &
b10 %
#1777394
b1 &
b1 %
1#
#1777398
b0 &
0#
b0 %
0$
#2827960
b100 !
1"
#2827962
b100 &
b100 %
1$
#2827963
0"
#2827966
b10 &
b10 %
#2827970
b1 &
b1 %
1#
#2827974
b0 &
0#
b0 %
0$
#4500012
