
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.61

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: counter_reg[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[2]$_SDFFE_PN0P_/CK (DFF_X1)
     5    5.44    0.01    0.09    0.09 v counter_reg[2]$_SDFFE_PN0P_/Q (DFF_X1)
                                         count[2] (net)
                  0.01    0.00    0.09 v _50_/A (INV_X1)
     1    3.50    0.01    0.02    0.10 ^ _50_/ZN (INV_X1)
                                         _22_ (net)
                  0.01    0.00    0.10 ^ _51_/C2 (AOI221_X2)
     1    1.06    0.01    0.01    0.12 v _51_/ZN (AOI221_X2)
                                         _02_ (net)
                  0.01    0.00    0.12 v counter_reg[2]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_reg[2]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: counter_reg[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.40    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _33_/A (BUF_X4)
     5   12.15    0.01    0.02    0.22 ^ _33_/Z (BUF_X4)
                                         _07_ (net)
                  0.01    0.00    0.22 ^ _38_/A (INV_X4)
     3    6.47    0.00    0.01    0.23 v _38_/ZN (INV_X4)
                                         _12_ (net)
                  0.00    0.00    0.23 v _43_/A4 (OR4_X4)
     1    2.95    0.01    0.10    0.33 v _43_/ZN (OR4_X4)
                                         _16_ (net)
                  0.01    0.00    0.33 v _44_/B2 (AOI21_X2)
     1    1.14    0.02    0.03    0.36 ^ _44_/ZN (AOI21_X2)
                                         _01_ (net)
                  0.02    0.00    0.36 ^ counter_reg[1]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.36   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter_reg[1]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.61   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: counter_reg[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.40    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _33_/A (BUF_X4)
     5   12.15    0.01    0.02    0.22 ^ _33_/Z (BUF_X4)
                                         _07_ (net)
                  0.01    0.00    0.22 ^ _38_/A (INV_X4)
     3    6.47    0.00    0.01    0.23 v _38_/ZN (INV_X4)
                                         _12_ (net)
                  0.00    0.00    0.23 v _43_/A4 (OR4_X4)
     1    2.95    0.01    0.10    0.33 v _43_/ZN (OR4_X4)
                                         _16_ (net)
                  0.01    0.00    0.33 v _44_/B2 (AOI21_X2)
     1    1.14    0.02    0.03    0.36 ^ _44_/ZN (AOI21_X2)
                                         _01_ (net)
                  0.02    0.00    0.36 ^ counter_reg[1]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.36   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter_reg[1]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.61   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.69e-05   6.64e-07   3.08e-07   2.79e-05  67.1%
Combinational          7.36e-06   5.22e-06   1.08e-06   1.37e-05  32.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.43e-05   5.88e-06   1.39e-06   4.16e-05 100.0%
                          82.5%      14.1%       3.3%
