{"name":"MSB","timePeriod":500,"clockEnabled":true,"projectId":"vWCFrLniyRCUkYXCFzgF","focussedCircuit":41395166708,"orderedTabs":["41395166708"],"scopes":[{"layout":{"width":100,"height":60,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":-10,"y":0,"type":0,"bitWidth":4,"label":"","connections":[5]},{"x":20,"y":0,"type":1,"bitWidth":4,"label":"","connections":[4]},{"x":20,"y":20,"type":1,"bitWidth":1,"label":"","connections":[3]},{"x":10,"y":0,"type":0,"bitWidth":1,"label":"","connections":[2]},{"x":40,"y":0,"type":0,"bitWidth":4,"label":"","connections":[1]},{"x":40,"y":0,"type":1,"bitWidth":4,"label":"","connections":[0]}],"id":41395166708,"name":"MSB","Input":[{"x":650,"y":350,"objectType":"Input","label":"InputA","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":0,"customData":{"nodes":{"output1":5},"values":{"state":8},"constructorParamaters":["RIGHT",4,{"x":0,"y":20,"id":"Ac5LugV4feRvaIgs3RBC"}]}}],"Output":[{"x":820,"y":370,"objectType":"Output","label":"OutputB","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":3},"constructorParamaters":["LEFT",1,{"x":100,"y":20,"id":"KsoyGsLzPFd6Fzz6FKaI"}]}},{"x":850,"y":350,"objectType":"Output","label":"OutputA","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":4},"constructorParamaters":["LEFT",4,{"x":100,"y":40,"id":"rn6n97Dvzi8XCxriAG96"}]}}],"MSB":[{"x":750,"y":350,"objectType":"MSB","label":"","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":10,"customData":{"nodes":{"inp1":0,"output1":1,"enable":2},"constructorParamaters":["RIGHT",4]}}],"restrictedCircuitElementsUsed":[],"nodes":[]}]}