# Risc-V Single Cycle and 3-stage Pineline in Verilog
Computer Architecture Assignment

## Datapath Diagram
![pipeline 3-stage](diagram.jpg)
