BDW_HLS_CONFIG=BASIC BDW_CYNTH_CONFIG=BASIC \
BDW_VRTL_FILE=bdw_work/modules/Filter/BASIC/Filter_rtl.v BDW_CRTL_FILE=bdw_work/modules/Filter/BASIC/Filter_rtl.cpp BDW_MODULE=Filter BDW_CYNTH_CONFIG=BASIC BDW_CYNTH_CONFIG_DIR=bdw_work/modules/Filter/BASIC BDW_HLS_CONFIG=BASIC BDW_HLS_CONFIG_DIR=bdw_work/modules/Filter/BASIC \
stratus_hls --logfile=stratus_hls.log -I. -Ibdw_work/wrappers -I/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include --c++14  --tl=/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib --clock_period=10.000 --message_detail=3 -DBASIC=1 -DBDW_RTL_Filter_BASIC=1  \
	-d bdw_work/modules/Filter/BASIC -o Filter_rtl.cpp \
	--hls_module=Filter --hls_config=BASIC --project=project.tcl \
	 \
	 \
	 \
	 \
	 \
	 ../Filter.cpp

stratus_hls 21.20-p100  (96289.240513)
Copyright (c) 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

        00481: -D is set to "__x86_64__, STRATUS=1, STRATUS_HLS=1, CYNTHESIZER,
        00481.   CYNTHHL, BASIC=1, BDW_RTL_Filter_BASIC=1".
        00481: -I is set to "., bdw_work/wrappers,
        00481.   /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include,
        00481.   /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include,
        00481.   /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/stratus/systemc/2.3.3/include".
        00481: -U is not set.
        00481: --abort_level is set to "FATAL".
        00481: --allow_pipeline_loop_expansion is set to "on".
        00481: --attrib_value is not set.
        00481: --balance_expr is set to "off".
        00481: --cachelib is set to "on".
        00481: --cachelib_dir is not set.
        00481: --cap_table_file is not set.
        00481: --characterize_with_driver is not set.
        00481: --clock_gating_module is not set.
        00481: --clock_period is set to "10.000".
        00481: --comm_subexp_elim is set to "off".
        00481: --constrain_multiport_mem_distance is set to "on".
        00481: --cycle_slack is set to "0.000".
        00481: --default_input_delay is not set.
        00481: --default_preserve_io is set to "off".
        00481: --default_protocol is set to "off".
        00481: --default_stable_input_delay is not set.
        00481: --dont_ungroup_name is not set.
        00481: --dont_ungroup_type is set to "none".
        00481: --dpopt_auto is set to "off".
        00481: --dpopt_effort is set to "normal".
        00481: --dpopt_with_enable is set to "off".
        00481: --eco_baseline is not set.
        00481: --eco_sharing is set to "off".
        00481: --fail_level is set to "ERROR".
        00481: --fixed_reset is set to "off".
        00481: --flatten_arrays is set to "none".
        00481: --fpga_dsp_latency is set to "2".
        00481: --fpga_dsp_min_widths is set to "12,12".
        00481: --fpga_part is not set.
        00481: --fpga_tool is not set.
        00481: --fpga_use_dsp is set to "off".
        00481: --fuse_loops is set to "on".
        00481: --global_state_encoding is set to "binary".
        00481: --help is not set.
        00481: --hls_config is set to "BASIC".
        00481: --hls_module is set to "Filter".
        00481: --ignore_cells is not set.
        00481: --ignore_scan_cells is set to "off".
        00481: --inline_partial_constants is set to "off".
        00481: --interconnect_mode is set to "wireload".
        00481: --lef_library is not set.
        00481: --logfile is set to "bdw_work/modules/Filter/BASIC/stratus_hls.log".
        00481: --lsb_trimming is set to "off".
        00481: --message_detail is set to "3".
        00481: --message_level is not set.
        00481: --message_suppress is not set.
        00481: --method_processing is set to "synthesize".
        00481: --mux_pushing is set to "on".
        00481: --number_of_routing_layers is not set.
        00481: --output is set to "Filter_rtl.cpp".
        00481: --output_dir is set to "bdw_work/modules/Filter/BASIC".
        00481: --output_style_fp_rtl_same_arch is set to "off".
        00481: --output_style_fsm_increment is set to "on".
        00481: --output_style_mem is set to "array".
        00481: --output_style_mux is set to "impl_case".
        00481: --output_style_parts is set to "rtl".
        00481: --output_style_pipelined_parts is set to "generic".
        00481: --output_style_reset_all is set to "off".
        00481: --output_style_reset_all_async is set to "off".
        00481: --output_style_reset_all_sync is set to "off".
        00481: --output_style_separate_behaviors is set to "off".
        00481: --output_style_separate_debug is set to "off".
        00481: --output_style_separate_memories is set to "off".
        00481: --output_style_starc is set to "S2.2.2.2,S2.2.3.1,S2.3.1.1".
        00481: --output_style_structure_only is set to "off".
        00481: --output_style_two_part_fsm is set to "on".
        00481: --output_style_ungroup_parts is set to "on".
        00481: --output_style_verbose_names is set to "off".
        00481: --parts_effort is set to "high".
        00481: --parts_lib is not set.
        00481: --parts_lib_path is not set.
        00481: --path_delay_limit is set to "off".
        00481: --path_delay_limit_unshare_regs is set to "on".
        00481: --pipelined_parts is set to "on".
        00481: --port_conns is set to "named".
        00481: --power is set to "off".
        00481: --power_clock_gating is set to "off".
        00481: --power_fsm is set to "off".
        00481: --power_memory is set to "off".
        00481: --prints is set to "off".
        00481: --project is set to "project.tcl".
        00481: --qrc_tech_file is not set.
        00481: --register_fsm_mux_selects is set to "on".
        00481: --relax_timing is set to "off".
        00481: --require_pipeline_boundary_wait is set to "on".
        00481: --rtl_annotation is set to "off".
        00481: --run_through is set to "rtl".
        00481: --scale_of_cap_per_unit_len is not set.
        00481: --scale_of_res_per_unit_len is not set.
        00481: --sched_analysis is set to "on_failure".
        00481: --sched_asap is set to "off".
        00481: --sched_effort is set to "medium".
        00481: --sched_optim_slack is set to "none".
        00481: --sharing_effort_parts is set to "high".
        00481: --sharing_effort_regs is set to "high".
        00481: --shift_trimming is set to "standard".
        00481: --simple_index_mapping is set to "off".
        00481: --split_add is set to "0".
        00481: --split_multiply is set to "0".
        00481: --src_file is set to "../Filter.cpp".
        00481: --summary_level is set to "WARNING".
        00481: --switch_optimizer is set to "on".
        00481: --synthesize_asserts is set to "off".
        00481: --tech_lib is set to "/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib".
        00481: --undef_func is set to "warn".
        00481: --unroll_loops is set to "off".
        00481: --unsupported_lib_func is set to "error".
        00481: --verilog_dialect is set to "1995".
        00481: --wireload is not set.
   NOTE 03065: Control flow zipping is enabled
   NOTE 01483: Using cmdesigner 21.05.01.8348 (09020908).
   NOTE 01727: Using Genus 19.16-s111_1.

        01425: Loading design and library files:
        01279:   All time values are in "ns".
   NOTE 01277:   Using a clock period of 10.000ns.
        01824:     Physical estimation options:
        01825:       interconnect_mode .......... wireload
        01825:       techlib ....................
        01825.         /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib
        00967:   Processing library
   NOTE 02776:     Obtaining register metrics for techlib...

   NOTE 03280: A specified technology library contains scan flip flops which
   NOTE 03280.   may be used in timing estimation.

   NOTE 00171: No wireload models present in technology library,
   NOTE 00171.   /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib.

   NOTE 00198: No wire load model is being used.

        01472:       Register Metrics:
        01440:          Register Type          Area              Delay (ns)
        01440.         --------------   -------------------   ---------------
        01440.         EN SS SC AS AC   Total   Comb    Seq     Prop    Setup
        01440.         -- -- -- -- --   -----  -----  -----   ------   ------
        01438:          0  0  0  0  0     5.5    0.0    5.5    0.114    0.066
        01438:          0  0  0  0  1     6.2    0.0    6.2    0.131    0.067
        01438:          0  0  0  1  0     6.5    0.0    6.5    0.127    0.067
        01438:          0  0  0  1  1    12.0    0.7   11.3    0.141    0.098
        01438:          0  0  1  0  0     6.8    1.4    5.5    0.114    0.123
        01438:          0  0  1  0  1     7.5    1.4    6.2    0.131    0.125
        01438:          0  0  1  1  0     7.9    1.0    6.8    0.161    0.089
        01438:          0  0  1  1  1    12.3    1.0   11.3    0.141    0.106
        01438:          0  1  0  0  0     6.8    1.4    5.5    0.114    0.104
        01438:          0  1  0  0  1     7.5    1.4    6.2    0.131    0.105
        01438:          0  1  0  1  0     7.9    1.0    6.8    0.161    0.100
        01438:          0  1  0  1  1    12.3    1.0   11.3    0.141    0.115
        01438:          0  1  1  0  0     7.5    2.1    5.5    0.114    0.147
        01438:          0  1  1  0  1     8.2    2.1    6.2    0.131    0.149
        01438:          0  1  1  1  0     8.6    1.7    6.8    0.161    0.111
        01438:          0  1  1  1  1    13.0    1.7   11.3    0.141    0.127
        01438:          1  0  0  0  0     7.5    0.0    7.5    0.112    0.122
        01438:          1  0  0  0  1     8.2    0.0    8.2    0.134    0.110
        01438:          1  0  0  1  0     8.9    2.4    6.5    0.129    0.143
        01438:          1  0  0  1  1    13.7    2.4   11.3    0.143    0.133
        01438:          1  0  1  0  0     8.9    1.4    7.5    0.112    0.177
        01438:          1  0  1  0  1     9.6    1.4    8.2    0.134    0.169
        01438:          1  0  1  1  0     9.9    1.7    8.2    0.153    0.131
        01438:          1  0  1  1  1    14.4    1.7   12.7    0.149    0.164
        01438:          1  1  0  0  0     8.9    1.4    7.5    0.112    0.158
        01438:          1  1  0  0  1     9.6    1.4    8.2    0.134    0.150
        01438:          1  1  0  1  0     9.9    1.7    8.2    0.153    0.145
        01438:          1  1  0  1  1    14.4    1.7   12.7    0.149    0.175
        01438:          1  1  1  0  0     9.6    2.1    7.5    0.112    0.202
        01438:          1  1  1  0  1    10.3    2.1    8.2    0.134    0.192
        01438:          1  1  1  1  0    10.6    2.4    8.2    0.153    0.156
        01438:          1  1  1  1  1    15.0    2.4   12.7    0.149    0.187
   NOTE 01037:     Characterizing multiplexors up to 1 bits by 33 inputs.
   NOTE 02776:     Obtaining mux metrics for techlib...
        01429:       Binary Multiplexor Metrics:
        01431:         Bitwidth    Num Inputs      Area    Delay (ns)
        01430:     1            2          2.86      0.061
        01430:     1            3          4.78      0.120
        01430:     1            4          7.23      0.120
        01430:     1            5          9.69      0.178
        01430:     1            8         17.06      0.178
        01430:     1            9         19.52      0.237
        01430:     1           16         36.72      0.237
        01430:     1           17         39.18      0.295
        01430:     1           32         76.04      0.295
        01430:     1           33         78.50      0.354
        01429:       Onehot Multiplexor Metrics:
        01431:         Bitwidth    Num Inputs      Area    Delay (ns)
        01430:     1            2          3.10      0.061
        01430:     1            3          4.15      0.095
        01430:     1            4          5.57      0.095
        01430:     1            5          7.00      0.133
        01430:     1            8         11.27      0.133
        01430:     1            9         12.70      0.172
        01430:     1           16         22.67      0.172
        01430:     1           17         24.09      0.210
        01430:     1           32         45.46      0.210
        01430:     1           33         46.88      0.249

        00148: Normalization and optimization:
   NOTE 00860:   Long int data types are being implemented with 64 bits.
        02923:   Dissolving function boundaries.
        02924:   Dissolved 367 function calls.
   NOTE 03499: at ../Filter.cpp line 104
   NOTE 03499.   Call to function void std::sort<sc_dt::sc_uint<(int)8>
   NOTE 03499.   *>(sc_dt::sc_uint<(int)8> *, sc_dt::sc_uint<(int)8> *) has
   NOTE 03499.   been converted into a sorting network of 63 nodes with depth
   NOTE 03499.   9.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1501 (in reset())
   NOTE 00491.     called from ../Filter.cpp line 34
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   ../Filter.cpp line 33.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 5103 (in reset())
   NOTE 00491.     called from ../Filter.cpp line 35
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   ../Filter.cpp line 33.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_comm_util.h
   NOTE 00491.   line 1391 (in reset())
   NOTE 00491.     called from /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 5106 (in reset())
   NOTE 00491.     called from ../Filter.cpp line 35
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   ../Filter.cpp line 33.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1444 (in get())
   NOTE 00491.     called from ../Filter.cpp line 55
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   ../Filter.cpp line 54.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1585 (in get_start())
   NOTE 00491.     called from line 1450 (in get())
   NOTE 00491.     called from ../Filter.cpp line 55
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   ../Filter.cpp line 54.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1620 (in set_use_stall_reg())
   NOTE 00491.     called from line 1607 (in get_start())
   NOTE 00491.     called from line 1450 (in get())
   NOTE 00491.     called from ../Filter.cpp line 55
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   ../Filter.cpp line 54.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1573 (in nb_can_get())
   NOTE 00491.     called from line 1471 (in get())
   NOTE 00491.     called from ../Filter.cpp line 55
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   ../Filter.cpp line 54.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1613 (in get_end())
   NOTE 00491.     called from line 1473 (in get())
   NOTE 00491.     called from ../Filter.cpp line 55
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   ../Filter.cpp line 54.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1532 (in nb_get())
   NOTE 00491.     called from line 1476 (in get())
   NOTE 00491.     called from ../Filter.cpp line 55
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   ../Filter.cpp line 54.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1573 (in nb_can_get())
   NOTE 00491.     called from line 1555 (in nb_get())
   NOTE 00491.     called from line 1476 (in get())
   NOTE 00491.     called from ../Filter.cpp line 55
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   ../Filter.cpp line 54.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 5043 (in put())
   NOTE 00491.     called from ../Filter.cpp line 131
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   ../Filter.cpp line 130.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 5298 (in nb_put_work())
   NOTE 00491.     called from line 5077 (in put())
   NOTE 00491.     called from ../Filter.cpp line 131
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   ../Filter.cpp line 130.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_comm_util.h
   NOTE 00491.   line 1380 (in trig())
   NOTE 00491.     called from /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 5315 (in nb_put_work())
   NOTE 00491.     called from line 5077 (in put())
   NOTE 00491.     called from ../Filter.cpp line 131
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   ../Filter.cpp line 130.
   NOTE 01446:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
   NOTE 01446.     line 1791
   NOTE 01446.     The clocked SC_METHOD 'i_rgb_gen_unvalidated_req' does not
   NOTE 01446.     have a 'dont_initialize()' invocation. This may lead to a
   NOTE 01446.     mismatch between the SystemC and Verilog simulation models.
   NOTE 01446:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
   NOTE 01446.     line 1814
   NOTE 01446.     The clocked SC_METHOD 'i_rgb_gen_do_stall_reg' does not have
   NOTE 01446.     a 'dont_initialize()' invocation. This may lead to a
   NOTE 01446.     mismatch between the SystemC and Verilog simulation models.
   NOTE 01446:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
   NOTE 01446.     line 1834
   NOTE 01446.     The clocked SC_METHOD 'i_rgb_gen_do_stall_reg_full' does not
   NOTE 01446.     have a 'dont_initialize()' invocation. This may lead to a
   NOTE 01446.     mismatch between the SystemC and Verilog simulation models.
   NOTE 01446:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
   NOTE 01446.     line 1854
   NOTE 01446.     The clocked SC_METHOD 'i_rgb_gen_do_reg_data' does not have
   NOTE 01446.     a 'dont_initialize()' invocation. This may lead to a
   NOTE 01446.     mismatch between the SystemC and Verilog simulation models.
   NOTE 01446:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
   NOTE 01446.     line 1872
   NOTE 01446.     The clocked SC_METHOD 'i_rgb_gen_do_reg_vld' does not have a
   NOTE 01446.     'dont_initialize()' invocation. This may lead to a mismatch
   NOTE 01446.     between the SystemC and Verilog simulation models.
   NOTE 01446:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_comm_util.h
   NOTE 01446.     line 1439
   NOTE 01446.     The clocked SC_METHOD 'o_result_m_req_gen_prev_trig_reg'
   NOTE 01446.     does not have a 'dont_initialize()' invocation. This may
   NOTE 01446.     lead to a mismatch between the SystemC and Verilog
   NOTE 01446.     simulation models.
   NOTE 01446:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_comm_util.h
   NOTE 01446.     line 1454
   NOTE 01446.     The clocked SC_METHOD 'o_result_m_req_gen_next_trig_req_reg'
   NOTE 01446.     does not have a 'dont_initialize()' invocation. This may
   NOTE 01446.     lead to a mismatch between the SystemC and Verilog
   NOTE 01446.     simulation models.
   NOTE 01446:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
   NOTE 01446.     line 5186
   NOTE 01446.     The clocked SC_METHOD 'o_result_gen_unacked_req' does not
   NOTE 01446.     have a 'dont_initialize()' invocation. This may lead to a
   NOTE 01446.     mismatch between the SystemC and Verilog simulation models.
        01351:   at ../Filter.cpp line 30
        01351.     Preprocessing thread Filter::do_filter
        00116:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        00116.     line 1728
        00116.     Optimizing method Filter::i_rgb_gen_busy
        00116:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        00116.     line 1791
        00116.     Optimizing method Filter::i_rgb_gen_unvalidated_req
        00116:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        00116.     line 1896
        00116.     Optimizing method Filter::i_rgb_gen_local_busy
        00116:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        00116.     line 1814
        00116.     Optimizing method Filter::i_rgb_gen_do_stall_reg
        00116:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        00116.     line 1834
        00116.     Optimizing method Filter::i_rgb_gen_do_stall_reg_full
        00116:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        00116.     line 1854
        00116.     Optimizing method Filter::i_rgb_gen_do_reg_data
        00116:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        00116.     line 1872
        00116.     Optimizing method Filter::i_rgb_gen_do_reg_vld
        00116:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        00116.     line 5175
        00116.     Optimizing method Filter::o_result_gen_vld
        00116:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        00116.     line 5186
        00116.     Optimizing method Filter::o_result_gen_unacked_req
        00116:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        00116.     line 5202
        00116.     Optimizing method Filter::o_result_gen_stalling
        00116:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        00116.     line 5215
        00116.     Optimizing method Filter::o_result_gen_out_busy
        00116:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_comm_util.h
        00116.     line 1427
        00116.     Optimizing method Filter::o_result_m_req_gen_active
        00116:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_comm_util.h
        00116.     line 1439
        00116.     Optimizing method Filter::o_result_m_req_gen_prev_trig_reg
        00116:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_comm_util.h
        00116.     line 1454
        00116.     Optimizing method Filter::o_result_m_req_gen_next_trig_req_reg
        00116:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_comm_util.h
        00116.     line 1469
        00116.     Optimizing method Filter::o_result_m_req_gen_next_trig_reg
        00116:   at ../Filter.cpp line 30
        00116.     Optimizing thread Filter::do_filter
        00305:     1729 nodes
        00306:     Optimize: pass 1.
        00305:     1859 nodes
        00306:     Optimize: pass 2..
        00305:     1673 nodes
        00306:     Optimize: pass 3.
        00305:     1418 nodes
        00306:     Optimize: pass 4.
   NOTE 00300:       at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
   NOTE 00300.         line 5090 (in put())
   NOTE 00300.           called from ../Filter.cpp line 131
   NOTE 00300.         Detected stall condition: (o_result_m_stalling == 1ULL)
   NOTE 00300:       at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
   NOTE 00300.         line 1459 (in get())
   NOTE 00300.           called from ../Filter.cpp line 55
   NOTE 00300.         Detected stall condition: (i_rgb_m_data_is_invalid ==
   NOTE 00300.         1ULL)
        00305:     1414 nodes
        00306:     Optimize: pass 5..
        00305:     1410 nodes
        00306:     Optimize: pass 6.
        00305:     1415 nodes
        00306:     Optimize: pass 7..
        00305:     1412 nodes
        00306:     Optimize: pass 8.
   NOTE 00453: Fusing loop at ../Filter.cpp line 48 with loop at ../Filter.cpp
   NOTE 00453.   line 43 because --fuse_loops=on
        00305:     1407 nodes
        00306:     Optimize: pass 9..
        00305:     1388 nodes
        00306:     Optimize: pass 10.
        00305:     1392 nodes
        00306:     Optimize: pass 11...
        00305:     1369 nodes
        00306:     Optimize: pass 12.
        00305:     1369 nodes
        00306:     Optimize: pass 13.
        00305:     1369 nodes
        00306:     Optimize: pass 14.
        02831:       at ../Filter.cpp line 73
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        02831:       at ../Filter.cpp line 112
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     1400 nodes
        00306:     Optimize: pass 15...
        00305:     1394 nodes
        00306:     Optimize: pass 16.
        02831:       at ../Filter.cpp line 62
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     1405 nodes
        00306:     Optimize: pass 17...
        00305:     1392 nodes
        00306:     Optimize: pass 18.
        00305:     1387 nodes
        00306:     Optimize: pass 19.
        00305:     1378 nodes
        00306:     Optimize: pass 20..
        00305:     1374 nodes
        00306:     Optimize: pass 21.
        00305:     1374 nodes
        00306:     Optimize: pass 22.
        00259:       at ../Filter.cpp line 61
        00259.         Array color, 3 words x 8 bits (24 total bits), has NOT
        00259.         been flattened because the --flatten_array level does
        00259.         not allow flattening of arrays with variable reads.
        00261:       at ../Filter.cpp line 75
        00261.         This is the first of 2 variable reads from color.
        00259:       at ../Filter.h line 33
        00259.         Array result, 3 words x 12 bits (36 total bits), has NOT
        00259.         been flattened because the --flatten_array level does
        00259.         not allow flattening of arrays with variable writes.
   NOTE 00260:       at ../Filter.cpp line 44
   NOTE 00260.         This is the first of 2 variable writes to result.
        00261:       at ../Filter.cpp line 113
        00261.           called from line 113
        00261.           called from line 115
        00261.           called from line 119
        00261.           called from line 120
        00261.         This is the first of 1 variable reads from result.
        00259:       at ../Filter.h line 32
        00259.         Array center, 3 words x 8 bits (24 total bits), has NOT
        00259.         been flattened because the --flatten_array level does
        00259.         not allow flattening of arrays with variable writes.
   NOTE 00260:       at ../Filter.cpp line 103
   NOTE 00260.         This is the first of 1 variable writes to center.
        00261:       at ../Filter.cpp line 119
        00261.         This is the first of 1 variable reads from center.
        00259:       at ../Filter.h line 30
        00259.         Array data_buffer, 3x6 words x 8 bits (144 total bits),
        00259.         has NOT been flattened because the --flatten_array level
        00259.         does not allow flattening of arrays with variable
        00259.         writes.
   NOTE 00260:       at ../Filter.cpp line 92
   NOTE 00260.         This is the first of 6 variable writes to data_buffer.
        00261:       at ../Filter.cpp line 79
        00261.         This is the first of 1 variable reads from data_buffer.
        00259:       at ../Filter.h line 31
        00259.         Array box, 3x9 words x 8 bits (216 total bits), has NOT
        00259.         been flattened because the --flatten_array level does
        00259.         not allow flattening of arrays with variable writes.
   NOTE 00260:       at ../Filter.cpp line 75
   NOTE 00260.         This is the first of 12 variable writes to box.
        00261:       at ../Filter.cpp line 92
        00261.         This is the first of 17 variable reads from box.
        00289:       at ../Filter.cpp line 64
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../Filter.cpp line 50
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../Filter.cpp line 72
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../Filter.cpp line 70
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../Filter.cpp line 43
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../Filter.cpp line 90
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../Filter.cpp line 101
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../Filter.cpp line 110
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../Filter.cpp line 108
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../Filter.cpp line 41
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        02835:       at ../Filter.cpp line 62
        02835.         Not converting control branching to datapath elements
        02835.         because the wait statements are not balanced.
        00116:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        00116.     line 1728
        00116.     Optimizing method Filter::i_rgb_gen_busy
        00305:     168 nodes
        00306:     Optimize: pass 1.
        00305:     150 nodes
        00306:     Optimize: pass 2.
        00305:     174 nodes
        00306:     Optimize: pass 3...
        00305:     153 nodes
        00306:     Optimize: pass 4.
        00305:     153 nodes
        00306:     Optimize: pass 5.
        00305:     153 nodes
        00306:     Optimize: pass 6.
        00305:     171 nodes
        00306:     Optimize: pass 7..
        00305:     165 nodes
        00306:     Optimize: pass 8.
        00305:     165 nodes
        00306:     Optimize: pass 9.
        00116:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        00116.     line 1791
        00116.     Optimizing method Filter::i_rgb_gen_unvalidated_req
        00305:     349 nodes
        00306:     Optimize: pass 1..
        00305:     166 nodes
        00306:     Optimize: pass 2.
        00305:     185 nodes
        00306:     Optimize: pass 3.
        00305:     185 nodes
        00306:     Optimize: pass 4.
        00305:     185 nodes
        00306:     Optimize: pass 5.
        02831:       at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        02831.         line 1801
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     165 nodes
        00306:     Optimize: pass 6..
        00305:     162 nodes
        00306:     Optimize: pass 7.
        00305:     161 nodes
        00306:     Optimize: pass 8..
        00305:     160 nodes
        00306:     Optimize: pass 9.
        00305:     159 nodes
        00306:     Optimize: pass 10.
        00116:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        00116.     line 1896
        00116.     Optimizing method Filter::i_rgb_gen_local_busy
        00305:     44 nodes
        00306:     Optimize: pass 1.
        00305:     50 nodes
        00306:     Optimize: pass 2..
        00305:     44 nodes
        00306:     Optimize: pass 3.
        00305:     44 nodes
        00306:     Optimize: pass 4.
        00305:     44 nodes
        00306:     Optimize: pass 5.
        00305:     44 nodes
        00306:     Optimize: pass 6.
        00116:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        00116.     line 1814
        00116.     Optimizing method Filter::i_rgb_gen_do_stall_reg
        00305:     142 nodes
        00306:     Optimize: pass 1.
        00305:     114 nodes
        00306:     Optimize: pass 2.
        00305:     133 nodes
        00306:     Optimize: pass 3.
        00305:     133 nodes
        00306:     Optimize: pass 4.
        00305:     133 nodes
        00306:     Optimize: pass 5.
   NOTE 00472: at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
   NOTE 00472.   line 1821
   NOTE 00472.   Not converting control into datapath due to HLS_REMOVE_CONTROL
   NOTE 00472.   directive.
        00305:     142 nodes
        00306:     Optimize: pass 6.
        00305:     142 nodes
        00306:     Optimize: pass 7.
        02835:       at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        02835.         line 1819
        02835.         Not converting control branching to datapath elements
        02835.         because a statement has side effects (i.e. printf()).
        00116:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        00116.     line 1834
        00116.     Optimizing method Filter::i_rgb_gen_do_stall_reg_full
        00305:     286 nodes
        00306:     Optimize: pass 1..
        00305:     130 nodes
        00306:     Optimize: pass 2.
        00305:     136 nodes
        00306:     Optimize: pass 3..
        00305:     133 nodes
        00306:     Optimize: pass 4.
        00305:     133 nodes
        00306:     Optimize: pass 5.
        00305:     133 nodes
        00306:     Optimize: pass 6.
        00305:     139 nodes
        00306:     Optimize: pass 7..
        00305:     136 nodes
        00306:     Optimize: pass 8.
        00305:     136 nodes
        00306:     Optimize: pass 9.
        00116:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        00116.     line 1854
        00116.     Optimizing method Filter::i_rgb_gen_do_reg_data
        00305:     135 nodes
        00306:     Optimize: pass 1.
        00305:     106 nodes
        00306:     Optimize: pass 2.
        00305:     125 nodes
        00306:     Optimize: pass 3.
        00305:     125 nodes
        00306:     Optimize: pass 4.
        00305:     125 nodes
        00306:     Optimize: pass 5.
   NOTE 00472: at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
   NOTE 00472.   line 1860
   NOTE 00472.   Not converting control into datapath due to HLS_REMOVE_CONTROL
   NOTE 00472.   directive.
        00305:     128 nodes
        00306:     Optimize: pass 6.
        00305:     128 nodes
        00306:     Optimize: pass 7.
        02835:       at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        02835.         line 1858
        02835.         Not converting control branching to datapath elements
        02835.         because a statement has side effects (i.e. printf()).
        00116:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        00116.     line 1872
        00116.     Optimizing method Filter::i_rgb_gen_do_reg_vld
        00305:     343 nodes
        00306:     Optimize: pass 1..
        00305:     163 nodes
        00306:     Optimize: pass 2.
        00305:     182 nodes
        00306:     Optimize: pass 3.
        00305:     182 nodes
        00306:     Optimize: pass 4.
        00305:     182 nodes
        00306:     Optimize: pass 5.
        02831:       at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        02831.         line 1881
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     162 nodes
        00306:     Optimize: pass 6.
        00305:     161 nodes
        00306:     Optimize: pass 7..
        00305:     160 nodes
        00306:     Optimize: pass 8.
        00305:     162 nodes
        00306:     Optimize: pass 9..
        00305:     159 nodes
        00306:     Optimize: pass 10.
        00305:     159 nodes
        00306:     Optimize: pass 11.
        00116:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        00116.     line 5175
        00116.     Optimizing method Filter::o_result_gen_vld
        00305:     46 nodes
        00306:     Optimize: pass 1.
        00305:     52 nodes
        00306:     Optimize: pass 2..
        00305:     49 nodes
        00306:     Optimize: pass 3.
        00305:     49 nodes
        00306:     Optimize: pass 4.
        00305:     49 nodes
        00306:     Optimize: pass 5.
        00305:     55 nodes
        00306:     Optimize: pass 6..
        00305:     52 nodes
        00306:     Optimize: pass 7.
        00305:     52 nodes
        00306:     Optimize: pass 8.
        00116:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        00116.     line 5186
        00116.     Optimizing method Filter::o_result_gen_unacked_req
        00305:     282 nodes
        00306:     Optimize: pass 1..
        00305:     128 nodes
        00306:     Optimize: pass 2.
        00305:     134 nodes
        00306:     Optimize: pass 3..
        00305:     131 nodes
        00306:     Optimize: pass 4.
        00305:     131 nodes
        00306:     Optimize: pass 5.
        00305:     131 nodes
        00306:     Optimize: pass 6.
        00305:     131 nodes
        00306:     Optimize: pass 7.
        00116:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        00116.     line 5202
        00116.     Optimizing method Filter::o_result_gen_stalling
        00305:     67 nodes
        00306:     Optimize: pass 1.
        00305:     61 nodes
        00306:     Optimize: pass 2.
        00305:     70 nodes
        00306:     Optimize: pass 3..
        00305:     67 nodes
        00306:     Optimize: pass 4.
        00305:     67 nodes
        00306:     Optimize: pass 5.
        00305:     67 nodes
        00306:     Optimize: pass 6.
        00305:     70 nodes
        00306:     Optimize: pass 7..
        00305:     67 nodes
        00306:     Optimize: pass 8.
        00305:     67 nodes
        00306:     Optimize: pass 9.
        00116:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        00116.     line 5215
        00116.     Optimizing method Filter::o_result_gen_out_busy
        00305:     62 nodes
        00306:     Optimize: pass 1.
        00305:     56 nodes
        00306:     Optimize: pass 2.
        00305:     56 nodes
        00306:     Optimize: pass 3.
        00305:     56 nodes
        00306:     Optimize: pass 4.
        00305:     56 nodes
        00306:     Optimize: pass 5.
        00116:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_comm_util.h
        00116.     line 1427
        00116.     Optimizing method Filter::o_result_m_req_gen_active
        00305:     46 nodes
        00306:     Optimize: pass 1.
        00305:     52 nodes
        00306:     Optimize: pass 2..
        00305:     49 nodes
        00306:     Optimize: pass 3.
        00305:     49 nodes
        00306:     Optimize: pass 4.
        00305:     49 nodes
        00306:     Optimize: pass 5.
        00305:     55 nodes
        00306:     Optimize: pass 6..
        00305:     52 nodes
        00306:     Optimize: pass 7.
        00305:     52 nodes
        00306:     Optimize: pass 8.
        00116:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_comm_util.h
        00116.     line 1439
        00116.     Optimizing method Filter::o_result_m_req_gen_prev_trig_reg
        00305:     282 nodes
        00306:     Optimize: pass 1..
        00305:     128 nodes
        00306:     Optimize: pass 2.
        00305:     134 nodes
        00306:     Optimize: pass 3..
        00305:     131 nodes
        00306:     Optimize: pass 4.
        00305:     131 nodes
        00306:     Optimize: pass 5.
        00305:     131 nodes
        00306:     Optimize: pass 6.
        00305:     131 nodes
        00306:     Optimize: pass 7.
        00116:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_comm_util.h
        00116.     line 1454
        00116.     Optimizing method Filter::o_result_m_req_gen_next_trig_req_reg
        00305:     282 nodes
        00306:     Optimize: pass 1..
        00305:     128 nodes
        00306:     Optimize: pass 2.
        00305:     134 nodes
        00306:     Optimize: pass 3..
        00305:     131 nodes
        00306:     Optimize: pass 4.
        00305:     131 nodes
        00306:     Optimize: pass 5.
        00305:     131 nodes
        00306:     Optimize: pass 6.
        00305:     131 nodes
        00306:     Optimize: pass 7.
        00116:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_comm_util.h
        00116.     line 1469
        00116.     Optimizing method Filter::o_result_m_req_gen_next_trig_reg
        00305:     45 nodes
        00306:     Optimize: pass 1.
        00305:     51 nodes
        00306:     Optimize: pass 2..
        00305:     48 nodes
        00306:     Optimize: pass 3.
        00305:     48 nodes
        00306:     Optimize: pass 4.
        00305:     48 nodes
        00306:     Optimize: pass 5.
        00305:     51 nodes
        00306:     Optimize: pass 6..
        00305:     48 nodes
        00306:     Optimize: pass 7.
        00305:     48 nodes
        00306:     Optimize: pass 8.
        00116:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        00116.     line 1728
        00116.     Optimizing method Filter::i_rgb_gen_busy
        00305:     139 nodes
        00306:     Optimize: pass 1...
        00305:     107 nodes
        00306:     Optimize: pass 2.
        00305:     131 nodes
        00306:     Optimize: pass 3..
        00305:     107 nodes
        00306:     Optimize: pass 4.
        00305:     107 nodes
        00306:     Optimize: pass 5.
        00305:     107 nodes
        00306:     Optimize: pass 6.
        00305:     107 nodes
        00306:     Optimize: pass 7.
        01352:   at ../Filter.cpp line 30
        01352.     Postprocessing thread Filter::do_filter

WARNING 01433: at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
WARNING 01433.   line 4304
WARNING 01433.   In thread "do_filter" output signal "o_result.data" is not
WARNING 01433.   initialized in the reset state. Consider using
WARNING 01433.   --output_style_reset_all=on.

        01352:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        01352.     line 1728
        01352.     Postprocessing method Filter::i_rgb_gen_busy
   NOTE 00494:       at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
   NOTE 00494.         line 1734
   NOTE 00494.         Created dpopt part for "gen_busy_r".
        01352:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        01352.     line 1791
        01352.     Postprocessing method Filter::i_rgb_gen_unvalidated_req
        01352:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        01352.     line 1896
        01352.     Postprocessing method Filter::i_rgb_gen_local_busy
        01352:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        01352.     line 1814
        01352.     Postprocessing method Filter::i_rgb_gen_do_stall_reg
        01352:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        01352.     line 1834
        01352.     Postprocessing method Filter::i_rgb_gen_do_stall_reg_full
        01352:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        01352.     line 1854
        01352.     Postprocessing method Filter::i_rgb_gen_do_reg_data
        01352:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        01352.     line 1872
        01352.     Postprocessing method Filter::i_rgb_gen_do_reg_vld
        01352:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        01352.     line 5175
        01352.     Postprocessing method Filter::o_result_gen_vld
        01352:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        01352.     line 5186
        01352.     Postprocessing method Filter::o_result_gen_unacked_req
        01352:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        01352.     line 5202
        01352.     Postprocessing method Filter::o_result_gen_stalling
        01352:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        01352.     line 5215
        01352.     Postprocessing method Filter::o_result_gen_out_busy
        01352:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_comm_util.h
        01352.     line 1427
        01352.     Postprocessing method Filter::o_result_m_req_gen_active
        01352:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_comm_util.h
        01352.     line 1439
        01352.     Postprocessing method
        01352.     Filter::o_result_m_req_gen_prev_trig_reg
        01352:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_comm_util.h
        01352.     line 1454
        01352.     Postprocessing method
        01352.     Filter::o_result_m_req_gen_next_trig_req_reg
        01352:   at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_comm_util.h
        01352.     line 1469
        01352.     Postprocessing method
        01352.     Filter::o_result_m_req_gen_next_trig_reg

        00182: Initial resource mapping:
   NOTE 01037:     Characterizing multiplexors up to 32 bits by 64 inputs.
   NOTE 02776:     Obtaining mux metrics for techlib...
        01429:       Binary Multiplexor Metrics:
        01431:         Bitwidth    Num Inputs      Area    Delay (ns)
        01430:     1            2          2.86      0.061
        01430:     1            3          4.78      0.120
        01430:     1            4          7.23      0.120
        01430:     1            5          9.69      0.178
        01430:     1            8         17.06      0.178
        01430:     1            9         19.52      0.237
        01430:     1           16         36.72      0.237
        01430:     1           17         39.18      0.295
        01430:     1           32         76.04      0.295
        01430:     1           33         78.50      0.354
        01430:     1           64        154.68      0.354
        01430:     2            2          5.72      0.061
        01430:     2            3          8.36      0.129
        01430:     2            4         12.66      0.129
        01430:     2            5         16.96      0.188
        01430:     2            8         29.86      0.188
        01430:     2            9         34.16      0.246
        01430:     2           16         64.27      0.246
        01430:     2           17         68.57      0.305
        01430:     2           32        133.08      0.305
        01430:     2           33        137.38      0.363
        01430:     2           64        270.70      0.363
        01430:     4            2         11.45      0.061
        01430:     4            3         16.72      0.139
        01430:     4            4         25.32      0.139
        01430:     4            5         33.92      0.197
        01430:     4            8         59.72      0.197
        01430:     4            9         68.32      0.256
        01430:     4           16        128.53      0.256
        01430:     4           17        137.13      0.314
        01430:     4           32        266.15      0.314
        01430:     4           33        274.75      0.373
        01430:     4           64        541.39      0.373
        01430:     8            2         22.89      0.061
        01430:     8            3         31.04      0.148
        01430:     8            4         47.02      0.148
        01430:     8            5         62.99      0.207
        01430:     8            8        110.91      0.207
        01430:     8            9        126.89      0.265
        01430:     8           16        238.70      0.265
        01430:     8           17        254.68      0.324
        01430:     8           32        494.28      0.324
        01430:     8           33        510.26      0.382
        01430:     8           64       1005.45      0.382
        01430:    16            2         45.79      0.061
        01430:    16            3         59.70      0.158
        01430:    16            4         90.42      0.158
        01430:    16            5        121.14      0.216
        01430:    16            8        213.29      0.216
        01430:    16            9        244.01      0.274
        01430:    16           16        459.04      0.274
        01430:    16           17        489.76      0.333
        01430:    16           32        950.55      0.333
        01430:    16           33        981.26      0.391
        01430:    16           64       1933.55      0.391
        01430:    32            2         91.57      0.061
        01430:    32            3        117.01      0.167
        01430:    32            4        177.22      0.167
        01430:    32            5        237.43      0.225
        01430:    32            8        418.05      0.225
        01430:    32            9        478.26      0.284
        01430:    32           16        899.73      0.284
        01430:    32           17        959.93      0.342
        01430:    32           32       1863.07      0.342
        01430:    32           33       1923.28      0.401
        01430:    32           64       3789.76      0.401
        01429:       Onehot Multiplexor Metrics:
        01431:         Bitwidth    Num Inputs      Area    Delay (ns)
        01430:     1            2          3.10      0.061
        01430:     1            3          4.15      0.095
        01430:     1            4          5.57      0.095
        01430:     1            5          7.00      0.133
        01430:     1            8         11.27      0.133
        01430:     1            9         12.70      0.172
        01430:     1           16         22.67      0.172
        01430:     1           17         24.09      0.210
        01430:     1           32         45.46      0.210
        01430:     1           33         46.88      0.249
        01430:     1           64         91.04      0.249
        01430:     2            2          6.21      0.061
        01430:     2            3          7.26      0.095
        01430:     2            4          9.76      0.095
        01430:     2            5         12.25      0.133
        01430:     2            8         19.73      0.133
        01430:     2            9         22.22      0.172
        01430:     2           16         39.67      0.172
        01430:     2           17         42.16      0.210
        01430:     2           32         79.55      0.210
        01430:     2           33         82.04      0.249
        01430:     2           64        159.32      0.249
        01430:     4            2         12.42      0.061
        01430:     4            3         14.53      0.095
        01430:     4            4         19.51      0.095
        01430:     4            5         24.50      0.133
        01430:     4            8         39.45      0.133
        01430:     4            9         44.44      0.172
        01430:     4           16         79.34      0.172
        01430:     4           17         84.32      0.210
        01430:     4           32        159.10      0.210
        01430:     4           33        164.09      0.249
        01430:     4           64        318.63      0.249
        01430:     8            2         24.84      0.061
        01430:     8            3         26.98      0.095
        01430:     8            4         36.23      0.095
        01430:     8            5         45.49      0.133
        01430:     8            8         73.27      0.133
        01430:     8            9         82.53      0.172
        01430:     8           16        147.34      0.172
        01430:     8           17        156.60      0.210
        01430:     8           32        295.48      0.210
        01430:     8           33        304.73      0.249
        01430:     8           64        591.75      0.249
        01430:    16            2         49.67      0.061
        01430:    16            3         51.88      0.095
        01430:    16            4         69.68      0.095
        01430:    16            5         87.49      0.133
        01430:    16            8        140.90      0.133
        01430:    16            9        158.71      0.172
        01430:    16           16        283.34      0.172
        01430:    16           17        301.15      0.210
        01430:    16           32        568.22      0.210
        01430:    16           33        586.03      0.249
        01430:    16           64       1137.98      0.249
        01430:    32            2         99.34      0.061
        01430:    32            3        101.68      0.095
        01430:    32            4        136.58      0.095
        01430:    32            5        171.47      0.133
        01430:    32            8        276.17      0.133
        01430:    32            9        311.07      0.172
        01430:    32           16        555.35      0.172
        01430:    32           17        590.25      0.210
        01430:    32           32       1113.72      0.210
        01430:    32           33       1148.61      0.249
        01430:    32           64       2230.44      0.249
        00968:   Matching resources
   NOTE 00852:     at ../Filter.cpp line 75
   NOTE 00852.       Created memory wrapper Filter_RAM_3X8_1
        02791:         Area =     0.00  Latency = 1  Setup =    0.066ns
        02791.                                       Delay =    0.114ns
   NOTE 00852:     at ../Filter.cpp line 79
   NOTE 00852.       Created memory wrapper Filter_RAM_18X8_2
        02791:         Area =     0.00  Latency = 1  Setup =    0.066ns
        02791.                                       Delay =    0.114ns
   NOTE 00852:     at ../Filter.cpp line 92
   NOTE 00852.       Created memory wrapper Filter_RAM_27X8_3
        02791:         Area =     0.00  Latency = 1  Setup =    0.066ns
        02791.                                       Delay =    0.114ns
   NOTE 00852:     at ../Filter.cpp line 115
   NOTE 00852.       Created memory wrapper Filter_RAM_3X12_4
        02791:         Area =     0.00  Latency = 1  Setup =    0.066ns
        02791.                                       Delay =    0.114ns
        02723:       Synthesizing Filter_Not_1U_1U_4...
        02790:         Area =     0.68  Latency = 0  Delay =    0.029ns
        02723:       Synthesizing Filter_Xor_1Ux1U_1U_4...
        02790:         Area =     2.74  Latency = 0  Delay =    0.107ns
        02723:       Synthesizing Filter_Or_1Ux1U_1U_4...
        02790:         Area =     1.37  Latency = 0  Delay =    0.070ns
        02723:       Synthesizing Filter_And_1Ux1U_1U_4...
        02790:         Area =     1.37  Latency = 0  Delay =    0.071ns
        02723:       Synthesizing Filter_N_Muxb_1_2_2_4...
        02790:         Area =     2.39  Latency = 0  Delay =    0.090ns
        02723:       Synthesizing Filter_gen_busy_r_4...
        02790:         Area =     4.10  Latency = 0  Delay =    0.165ns
        02723:       Synthesizing Filter_Div_11Ux3U_11U_4...
        02790:         Area =   242.82  Latency = 0  Delay =    3.749ns
        02723:       Synthesizing Filter_Sub_12Ux8U_12U_4...
        02790:         Area =    82.08  Latency = 0  Delay =    0.640ns
        02723:       Synthesizing Filter_LessThan_4Ux4U_1U_4...
        02790:         Area =    13.34  Latency = 0  Delay =    0.216ns
        02723:       Synthesizing Filter_Add_4Ux2U_4U_4...
        02790:         Area =    15.05  Latency = 0  Delay =    0.314ns
        02723:       Synthesizing Filter_Add_4Ux1U_4U_4...
        02790:         Area =    13.68  Latency = 0  Delay =    0.257ns
        02723:       Synthesizing Filter_Add_12Ux9U_12U_4...
        02790:         Area =    82.76  Latency = 0  Delay =    0.708ns
        02723:       Synthesizing Filter_N_Mux_9_2_1_4...
        02790:         Area =    20.52  Latency = 0  Delay =    0.090ns
        02723:       Synthesizing Filter_NotEQ_4Ux3U_1U_4...
        02790:         Area =     9.58  Latency = 0  Delay =    0.210ns
        02723:       Synthesizing Filter_Equal_4Ux3U_1U_4...
        02790:         Area =     9.92  Latency = 0  Delay =    0.194ns
        02723:       Synthesizing Filter_N_Mux_8_2_0_4...
        02790:         Area =    19.15  Latency = 0  Delay =    0.090ns
        02723:       Synthesizing Filter_LessThan_8Ux8U_1U_4...
        02790:         Area =    29.75  Latency = 0  Delay =    0.328ns
        02723:       Synthesizing Filter_Add_5Ux3U_5U_4...
        02790:         Area =    24.62  Latency = 0  Delay =    0.397ns
        02723:       Synthesizing Filter_Add_5Ux2U_5U_4...
        02790:         Area =    19.15  Latency = 0  Delay =    0.353ns
        02723:       Synthesizing Filter_Add_5Ux1U_5U_4...
        02790:         Area =    17.78  Latency = 0  Delay =    0.301ns
        02723:       Synthesizing Filter_LessThan_2Ux2U_1U_4...
        02790:         Area =     5.47  Latency = 0  Delay =    0.119ns
        02723:       Synthesizing Filter_Add_2Ux1U_2U_4...
        02790:         Area =     6.16  Latency = 0  Delay =    0.135ns
        02723:       Synthesizing Filter_Add_5Ux4U_5U_4...
        02790:         Area =    28.39  Latency = 0  Delay =    0.395ns
        02723:       Synthesizing Filter_Mul_3Ux2U_5U_4...
        02790:         Area =    23.60  Latency = 0  Delay =    0.237ns
        02723:       Synthesizing Filter_Add_3Ux2U_4U_4...
        02790:         Area =    12.65  Latency = 0  Delay =    0.273ns
        02723:       Synthesizing Filter_NotEQ_2Ux2U_1U_4...
        02790:         Area =     6.16  Latency = 0  Delay =    0.197ns
        02723:       Synthesizing Filter_Add_5Ux5U_5U_4...
        02790:         Area =    30.44  Latency = 0  Delay =    0.386ns
        02723:       Synthesizing Filter_Mul_4Ux2U_5U_4...
        02790:         Area =    31.12  Latency = 0  Delay =    0.289ns
        02723:       Synthesizing Filter_Add_4Ux2U_5U_4...
        02790:         Area =    17.10  Latency = 0  Delay =    0.316ns
        02723:       Synthesizing Filter_Mul_2Ux2U_4U_4...
        02790:         Area =    10.94  Latency = 0  Delay =    0.182ns
        02723:       Synthesizing Filter_Equal_2Ux2U_1U_4...
        02790:         Area =     6.16  Latency = 0  Delay =    0.172ns
        02723:       Synthesizing Filter_Not_1U_1U_1...
        02790:         Area =     4.10  Latency = 0  Delay =    0.019ns
        02723:       Synthesizing Filter_Xor_1Ux1U_1U_1...
        02790:         Area =     4.45  Latency = 0  Delay =    0.071ns
        02723:       Synthesizing Filter_Or_1Ux1U_1U_1...
        02790:         Area =     4.45  Latency = 0  Delay =    0.051ns
        02723:       Synthesizing Filter_And_1Ux1U_1U_1...
        02790:         Area =     8.89  Latency = 0  Delay =    0.046ns
        02723:       Synthesizing Filter_N_Muxb_1_2_2_1...
        02790:         Area =    11.75  Latency = 0  Delay =    0.060ns
        02723:       Synthesizing Filter_gen_busy_r_1...
        02790:         Area =    18.47  Latency = 0  Delay =    0.101ns
        02723:       Synthesizing Filter_Div_11Ux3U_11U_1...
        02790:         Area =   885.30  Latency = 0  Delay =    1.893ns
        02723:       Synthesizing Filter_Sub_12Ux8U_12U_1...
        02790:         Area =   135.98  Latency = 0  Delay =    0.333ns
        02723:       Synthesizing Filter_LessThan_4Ux4U_1U_1...
        02790:         Area =    17.44  Latency = 0  Delay =    0.159ns
        02723:       Synthesizing Filter_Add_4Ux2U_4U_1...
        02790:         Area =    28.16  Latency = 0  Delay =    0.193ns
        02723:       Synthesizing Filter_Add_4Ux1U_4U_1...
        02790:         Area =    24.06  Latency = 0  Delay =    0.177ns
        02723:       Synthesizing Filter_Add_12Ux9U_12U_1...
        02790:         Area =   131.86  Latency = 0  Delay =    0.328ns
        02723:       Synthesizing Filter_N_Mux_9_2_1_1...
        02790:         Area =    96.72  Latency = 0  Delay =    0.060ns
        02723:       Synthesizing Filter_NotEQ_4Ux3U_1U_1...
        02790:         Area =    42.07  Latency = 0  Delay =    0.132ns
        02723:       Synthesizing Filter_Equal_4Ux3U_1U_1...
        02790:         Area =    22.91  Latency = 0  Delay =    0.142ns
        02723:       Synthesizing Filter_N_Mux_8_2_0_1...
        02790:         Area =    93.98  Latency = 0  Delay =    0.060ns
        02723:       Synthesizing Filter_LessThan_8Ux8U_1U_1...
        02790:         Area =    45.55  Latency = 0  Delay =    0.194ns
        02723:       Synthesizing Filter_Add_5Ux3U_5U_1...
        02790:         Area =    45.61  Latency = 0  Delay =    0.201ns
        02723:       Synthesizing Filter_Add_5Ux2U_5U_1...
        02790:         Area =    36.71  Latency = 0  Delay =    0.193ns
        02723:       Synthesizing Filter_Add_5Ux1U_5U_1...
        02790:         Area =    29.19  Latency = 0  Delay =    0.175ns
        02723:       Synthesizing Filter_LessThan_2Ux2U_1U_1...
        02790:         Area =     5.81  Latency = 0  Delay =    0.107ns
        02723:       Synthesizing Filter_Add_2Ux1U_2U_1...
        02790:         Area =    11.75  Latency = 0  Delay =    0.096ns
        02723:       Synthesizing Filter_Add_5Ux4U_5U_1...
        02790:         Area =    43.09  Latency = 0  Delay =    0.219ns
        02723:       Synthesizing Filter_Mul_3Ux2U_5U_1...
        02790:         Area =    40.12  Latency = 0  Delay =    0.200ns
        02723:       Synthesizing Filter_Add_3Ux2U_4U_1...
        02790:         Area =    29.99  Latency = 0  Delay =    0.143ns
        02723:       Synthesizing Filter_NotEQ_2Ux2U_1U_1...
        02790:         Area =    16.07  Latency = 0  Delay =    0.109ns
        02723:       Synthesizing Filter_Add_5Ux5U_5U_1...
        02790:         Area =    54.16  Latency = 0  Delay =    0.201ns
        02723:       Synthesizing Filter_Mul_4Ux2U_5U_1...
        02790:         Area =    59.46  Latency = 0  Delay =    0.232ns
        02723:       Synthesizing Filter_Add_4Ux2U_5U_1...
        02790:         Area =    31.58  Latency = 0  Delay =    0.192ns
        02723:       Synthesizing Filter_Mul_2Ux2U_4U_1...
        02790:         Area =    24.52  Latency = 0  Delay =    0.144ns
        02723:       Synthesizing Filter_Equal_2Ux2U_1U_1...
        02790:         Area =    25.65  Latency = 0  Delay =    0.097ns
        00813:     Array bindings:
        00814:       Array result, 3 words x 12 bits (36 total bits), has been
        00814.         mapped to a Filter_RAM_3X12_4 memory having 3 words x 12
        00814.         bits (36 total bits).
        00814:       Array color, 3 words x 8 bits (24 total bits), has been
        00814.         mapped to a Filter_RAM_3X8_1 memory having 3 words x 8
        00814.         bits (24 total bits).
        00814:       Array color, 3 words x 8 bits (24 total bits), has been
        00814.         mapped to a Filter_RAM_3X8_1 memory having 3 words x 8
        00814.         bits (24 total bits).
        00814:       Array box, 27 words x 8 bits (216 total bits), has been
        00814.         mapped to a Filter_RAM_27X8_3 memory having 27 words x 8
        00814.         bits (216 total bits).
        00814:       Array data_buffer, 18 words x 8 bits (144 total bits), has
        00814.         been mapped to a Filter_RAM_18X8_2 memory having 18
        00814.         words x 8 bits (144 total bits).
        00814:       Array box, 27 words x 8 bits (216 total bits), has been
        00814.         mapped to a Filter_RAM_27X8_3 memory having 27 words x 8
        00814.         bits (216 total bits).
        00814:       Array data_buffer, 18 words x 8 bits (144 total bits), has
        00814.         been mapped to a Filter_RAM_18X8_2 memory having 18
        00814.         words x 8 bits (144 total bits).
        00814:       Array center, 3 words x 8 bits (24 total bits), has been
        00814.         mapped to a Filter_RAM_3X8_1 memory having 3 words x 8
        00814.         bits (24 total bits).
        00814:       Array result, 3 words x 12 bits (36 total bits), has been
        00814.         mapped to a Filter_RAM_3X12_4 memory having 3 words x 12
        00814.         bits (36 total bits).
        00814:       Array center, 3 words x 8 bits (24 total bits), has been
        00814.         mapped to a Filter_RAM_3X8_1 memory having 3 words x 8
        00814.         bits (24 total bits).

        00969: Scheduling:

WARNING 02588: at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
WARNING 02588.   line 1696
WARNING 02588.   The HLS_SET_OUTPUT_OPTIONS directive has been applied to
WARNING 02588.   non-output 'i_rgb.m_use_stall_reg_ip' and will be ignored.

WARNING 00847: at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
WARNING 00847.   line 494
WARNING 00847.   An input delay was not specified for "i_rgb.data". A value of
WARNING 00847.   0.114ns ( Clk->Q ), will be used as the input delay.

WARNING 00847: at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
WARNING 00847.   line 493
WARNING 00847.   An input delay was not specified for "i_rgb.vld". A value of
WARNING 00847.   0.114ns ( Clk->Q ), will be used as the input delay.

WARNING 00847: at ../Filter.h line 16
WARNING 00847.   An input delay was not specified for "i_rst". A value of
WARNING 00847.   0.114ns ( Clk->Q ), will be used as the input delay.

WARNING 00847: at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
WARNING 00847.   line 4302
WARNING 00847.   An input delay was not specified for "o_result.busy". A value
WARNING 00847.   of 0.114ns ( Clk->Q ), will be used as the input delay.

               .
        01171:   Scheduling method Filter::o_result_m_req_gen_prev_trig_reg
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02080:       sched_optim_slack     none    
        02080:       timing_analysis       on      
        02098:     Total op count: 3
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 3
        01166:     Estimated intrinsic mux area: 0
        01158:     Checking feasibility of constraints
        01159:     Constraint Check Complete
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        02974:     Generated 0 gate enable expressions for 0 operations
        02973:     Optimize clock gating - process completed
        01218:     Scheduling Resources:
        01463:       No scheduled resources (functional units) are needed.
               .
        01171:   Scheduling method Filter::o_result_m_req_gen_active
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02080:       sched_optim_slack     none    
        02080:       timing_analysis       on      
        02098:     Total op count: 4
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 4
        01166:     Estimated intrinsic mux area: 0
        01158:     Checking feasibility of constraints
        01159:     Constraint Check Complete
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.

        00970: Allocation & binding:
        02974:     Generated 0 gate enable expressions for 0 operations
        02973:     Optimize clock gating - process completed
        01218:     Scheduling Resources:
        01219:                    Resource Quantity
        01220:       Filter_Xor_1Ux1U_1U_1        1
               .
        01171:   Scheduling method Filter::o_result_gen_vld
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02080:       sched_optim_slack     none    
        02080:       timing_analysis       on      
        02098:     Total op count: 4
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 4
        01166:     Estimated intrinsic mux area: 0
        01158:     Checking feasibility of constraints
        01159:     Constraint Check Complete
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.

        00970: Allocation & binding:
        02974:     Generated 0 gate enable expressions for 0 operations
        02973:     Optimize clock gating - process completed
        01218:     Scheduling Resources:
        01219:                   Resource Quantity
        01220:       Filter_Or_1Ux1U_1U_1        1
               .
        01171:   Scheduling method Filter::o_result_m_req_gen_next_trig_reg
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02080:       sched_optim_slack     none    
        02080:       timing_analysis       on      
        02098:     Total op count: 3
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 3
        01166:     Estimated intrinsic mux area: 0
        01158:     Checking feasibility of constraints
        01159:     Constraint Check Complete
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.

        00970: Allocation & binding:
        02974:     Generated 0 gate enable expressions for 0 operations
        02973:     Optimize clock gating - process completed
        01218:     Scheduling Resources:
        01219:                 Resource Quantity
        01220:       Filter_Not_1U_1U_1        1
               .
        01171:   Scheduling method Filter::i_rgb_gen_unvalidated_req
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02080:       sched_optim_slack     none    
        02080:       timing_analysis       on      
        02098:     Total op count: 7
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 7
        01166:     Estimated intrinsic mux area: 11
        01167:     at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        01167.       line 1802 estimated mux area: 11
        01168:     Symbol:i_rgb.m_unvalidated_req Mux inputs: 2 Width: 1 Mux
        01168.       area: 11
        01158:     Checking feasibility of constraints
        01159:     Constraint Check Complete
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1..
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        02974:     Generated 0 gate enable expressions for 0 operations
        02973:     Optimize clock gating - process completed
        01218:     Scheduling Resources:
        01219:                    Resource Quantity
        01220:       Filter_N_Muxb_1_2_2_4        1
               .
        01171:   Scheduling method Filter::i_rgb_gen_do_stall_reg_full
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02080:       sched_optim_slack     none    
        02080:       timing_analysis       on      
        02098:     Total op count: 5
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 5
        01166:     Estimated intrinsic mux area: 0
        01158:     Checking feasibility of constraints
        01159:     Constraint Check Complete
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1..
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        02974:     Generated 0 gate enable expressions for 0 operations
        02973:     Optimize clock gating - process completed
        01218:     Scheduling Resources:
        01219:                    Resource Quantity
        01220:       Filter_And_1Ux1U_1U_4        1
               .
        01171:   Scheduling thread Filter::do_filter
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02080:       sched_optim_slack     none    
        02080:       timing_analysis       on      
        00907: ....................................................................
        00907: . Loop carried dependencies report for loop:     Filter.cpp:41,2   .
        00907: .                                                                  .
        00907: . <No loop carried dependencies found>                             .
        00907: ....................................................................
        00907: ....................................................................
        00907: . Loop carried dependencies report for loop:     Filter.cpp:43,3   .
        00907: .                                                                  .
        00907: . Loop carried variables                                           .
        00907: . -------------------------                                        .
        00907: . v                                                                .
        00907: .                                                                  .
        00907: . Total loop carried dependencies: 1                               .
        00907: ....................................................................
        00907: ....................................................................
        00907: . Loop carried dependencies report for loop:     Filter.cpp:50,4   .
        00907: .                                                                  .
        00907: . Loop carried variables                                           .
        00907: . -------------------------                                        .
        00907: . u                                                                .
        00907: .                                                                  .
        00907: . Total loop carried dependencies: 1                               .
        00907: ....................................................................
        00907: ....................................................................
        00907: . Loop carried dependencies report for loop:     Filter.cpp:64,6   .
        00907: .                                                                  .
        00907: . Loop carried variables                                           .
        00907: . -------------------------                                        .
        00907: . i                                                                .
        00907: .                                                                  .
        00907: . Total loop carried dependencies: 1                               .
        00907: ....................................................................
        00907: ....................................................................
        00907: . Loop carried dependencies report for loop:     Filter.cpp:70,6   .
        00907: .                                                                  .
        00907: . Loop carried variables                                           .
        00907: . -------------------------                                        .
        00907: . k                                                                .
        00907: .                                                                  .
        00907: . Total loop carried dependencies: 1                               .
        00907: ....................................................................
        00907: ....................................................................
        00907: . Loop carried dependencies report for loop:     Filter.cpp:72,7   .
        00907: .                                                                  .
        00907: . Loop carried variables                                           .
        00907: . -------------------------                                        .
        00907: . i                                                                .
        00907: .                                                                  .
        00907: . Total loop carried dependencies: 1                               .
        00907: ....................................................................
        00907: ....................................................................
        00907: . Loop carried dependencies report for loop:     Filter.cpp:90,3   .
        00907: .                                                                  .
        00907: . Loop carried variables                                           .
        00907: . -------------------------                                        .
        00907: . i                                                                .
        00907: .                                                                  .
        00907: . Total loop carried dependencies: 1                               .
        00907: ....................................................................
        00907: .....................................................................
        00907: . Loop carried dependencies report for loop:     Filter.cpp:101,3   .
        00907: .                                                                   .
        00907: . Loop carried variables                                            .
        00907: . -------------------------                                         .
        00907: . i                                                                 .
        00907: .                                                                   .
        00907: . Total loop carried dependencies: 1                                .
        00907: .....................................................................
        00907: .....................................................................
        00907: . Loop carried dependencies report for loop:     Filter.cpp:108,3   .
        00907: .                                                                   .
        00907: . Loop carried variables                                            .
        00907: . -------------------------                                         .
        00907: . i                                                                 .
        00907: .                                                                   .
        00907: . Total loop carried dependencies: 1                                .
        00907: .....................................................................
        00907: .....................................................................
        00907: . Loop carried dependencies report for loop:     Filter.cpp:110,4   .
        00907: .                                                                   .
        00907: . Loop carried variables                                            .
        00907: . -------------------------                                         .
        00907: . j                                                                 .
        00907: . result_i                                                          .
        00907: .                                                                   .
        00907: . Total loop carried dependencies: 2                                .
        00907: .....................................................................
        02098:     Total op count: 308
        03257:     Sharable op count: 127
        01170:     Unsharable op count: 181
        01166:     Estimated intrinsic mux area: 5304
        01167:     at ../Filter.cpp line 112 estimated mux area: 96
        01168:     Symbol:CynTemp_124 Mux inputs: 2 Width: 9 Mux area: 96
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_0_004 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_1_004 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_2_004 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_3_004 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_0_006 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_2_006 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_1_006 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_3_006 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_1_008 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_2_008 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_4_004 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_5_004 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_6_004 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_7_004 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_4_006 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_6_006 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_5_006 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_7_006 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_5_008 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_6_008 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_0_008 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_4_008 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_2_010 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_6_010 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_2_012 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_4_010 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_1_010 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_5_010 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_3_008 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_7_008 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_3_010 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_5_012 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_1_012 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_2_014 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_3_012 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_4_012 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_5_014 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_6_012 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_8_004 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_4_014 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_8_006 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_2_016 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_4_016 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_6_014 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_8_008 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_3_014 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:sort_5_016 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:CynTemp_105 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:CynTemp_107 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:CynTemp_109 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:CynTemp_111 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:CynTemp_113 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:CynTemp_115 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:CynTemp_117 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:CynTemp_119 Mux inputs: 2 Width: 8 Mux area: 93
        01167:     at ../Filter.cpp line 104 estimated mux area: 93
        01168:     Symbol:CynTemp_121 Mux inputs: 2 Width: 8 Mux area: 93
        01158:     Checking feasibility of constraints
        01159:     Constraint Check Complete
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1....
        01230:     Optimize: pass 2.

        00970: Allocation & binding:
        02974:     Generated 0 gate enable expressions for 0 operations
        02973:     Optimize clock gating - process completed
        01218:     Scheduling Resources:
        01219:                         Resource Quantity
        01220:             Filter_N_Mux_8_2_0_4       56
        01220:       Filter_LessThan_8Ux8U_1U_4       28
        01220:            Filter_Add_2Ux1U_2U_1        8
        01220:       Filter_LessThan_2Ux2U_1U_1        5
        01220:          Filter_Equal_2Ux2U_1U_1        3
        01220:          Filter_NotEQ_2Ux2U_1U_1        3
        01220:          Filter_Equal_4Ux3U_1U_1        2
        01220:                 Filter_RAM_3X8_1        2
        01220:          Filter_Add_12Ux9U_12U_1        1
        01220:          Filter_Div_11Ux3U_11U_4        1
        01220:       Filter_LessThan_4Ux4U_1U_1        1
        01220:            Filter_Mul_4Ux2U_5U_1        1
        01220:             Filter_N_Mux_9_2_1_1        1
        01220:          Filter_NotEQ_4Ux3U_1U_1        1
        01220:                Filter_RAM_18X8_2        1
        01220:                Filter_RAM_27X8_3        1
        01220:                Filter_RAM_3X12_4        1
        01220:          Filter_Sub_12Ux8U_12U_1        1
               .
        01171:   Scheduling method Filter::o_result_gen_stalling
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02080:       sched_optim_slack     none    
        02080:       timing_analysis       on      
        02098:     Total op count: 4
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 4
        01166:     Estimated intrinsic mux area: 0
        01158:     Checking feasibility of constraints
        01159:     Constraint Check Complete
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1..
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        02974:     Generated 0 gate enable expressions for 0 operations
        02973:     Optimize clock gating - process completed
        01218:     Scheduling Resources:
        01219:                    Resource Quantity
        01220:       Filter_And_1Ux1U_1U_4        1
               .
        01171:   Scheduling method Filter::o_result_gen_unacked_req
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02080:       sched_optim_slack     none    
        02080:       timing_analysis       on      
        02098:     Total op count: 3
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 3
        01166:     Estimated intrinsic mux area: 0
        01158:     Checking feasibility of constraints
        01159:     Constraint Check Complete
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        02974:     Generated 0 gate enable expressions for 0 operations
        02973:     Optimize clock gating - process completed
        01218:     Scheduling Resources:
        01463:       No scheduled resources (functional units) are needed.
               .
        01171:   Scheduling method Filter::i_rgb_gen_do_reg_vld
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02080:       sched_optim_slack     none    
        02080:       timing_analysis       on      
        02098:     Total op count: 7
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 7
        01166:     Estimated intrinsic mux area: 11
        01167:     at /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include/cynw_p2p.h
        01167.       line 1882 estimated mux area: 11
        01168:     Symbol:i_rgb.m_vld_reg Mux inputs: 2 Width: 1 Mux area: 11
        01158:     Checking feasibility of constraints
        01159:     Constraint Check Complete
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1..
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        02974:     Generated 0 gate enable expressions for 0 operations
        02973:     Optimize clock gating - process completed
        01218:     Scheduling Resources:
        01219:                    Resource Quantity
        01220:       Filter_N_Muxb_1_2_2_4        1
               .
        01171:   Scheduling method Filter::i_rgb_gen_busy
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02080:       sched_optim_slack     none    
        02080:       timing_analysis       on      
        02098:     Total op count: 11
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 11
        01166:     Estimated intrinsic mux area: 0
        01158:     Checking feasibility of constraints
        01159:     Constraint Check Complete
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.

        00970: Allocation & binding:
        02974:     Generated 0 gate enable expressions for 0 operations
        02973:     Optimize clock gating - process completed
        01218:     Scheduling Resources:
        01219:                  Resource Quantity
        01220:       Filter_gen_busy_r_1        1

        02918: RTL Generation & Optimization:
        02917:   Preparing method Filter::o_result_m_req_gen_prev_trig_reg for
        02917.     final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ............................................................
               .                                                          .
        00802: . Allocation Report for method "o_result_m_req_gen_prev_trig_reg": .
        00805: .                              Area/Instance               .
        00805: .                        ------------------------    Total .
        00805: .       Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . --------------  -----  ----------  ------  ----  ------- .
        00810: . implicit muxes                                       2.9 .
        00808: .      registers      1                                    .
        00809: .  register bits      1    5.5(1)       0.0            5.5 .
        00811: . -------------------------------------------------------- .
        00812: .     Total Area           5.5(1)       2.9   0.0      8.3 .
               .                                                          .
               ............................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method Filter::o_result_m_req_gen_active for final
        02917.     RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ...................................................................
               .                                                                 .
        00802: . Allocation Report for method "o_result_m_req_gen_active":       .
        00805: .                                     Area/Instance               .
        00805: .                               ------------------------    Total .
        00805: .              Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . ---------------------  -----  ----------  ------  ----  ------- .
        00807: . Filter_Xor_1Ux1U_1U_1      1                 4.4            4.4 .
        00810: .        implicit muxes                                       0.0 .
        00808: .             registers      0                                    .
        00809: .         register bits      0    5.5(1)       0.0            0.0 .
        00811: . --------------------------------------------------------------- .
        00812: .            Total Area           0.0(0)       4.4   0.0      4.4 .
               .                                                                 .
               ...................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method Filter::o_result_gen_vld for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ..................................................................
               .                                                                .
        00802: . Allocation Report for method "o_result_gen_vld":               .
        00805: .                                    Area/Instance               .
        00805: .                              ------------------------    Total .
        00805: .             Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . --------------------  -----  ----------  ------  ----  ------- .
        00807: . Filter_Or_1Ux1U_1U_4      1                 1.4            1.4 .
        00810: .       implicit muxes                                       0.0 .
        00808: .            registers      0                                    .
        00809: .        register bits      0    5.5(1)       0.0            0.0 .
        00811: . -------------------------------------------------------------- .
        00812: .           Total Area           0.0(0)       1.4   0.0      1.4 .
               .                                                                .
               ..................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method Filter::o_result_m_req_gen_next_trig_reg for
        02917.     final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ................................................................
               .                                                              .
        00802: . Allocation Report for method "o_result_m_req_gen_next_trig_reg": .
        00805: .                                  Area/Instance               .
        00805: .                            ------------------------    Total .
        00805: .           Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . ------------------  -----  ----------  ------  ----  ------- .
        00807: . Filter_Not_1U_1U_1      1                 4.1            4.1 .
        00810: .     implicit muxes                                       0.0 .
        00808: .          registers      0                                    .
        00809: .      register bits      0    5.5(1)       0.0            0.0 .
        00811: . ------------------------------------------------------------ .
        00812: .         Total Area           0.0(0)       4.1   0.0      4.1 .
               .                                                              .
               ................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method Filter::i_rgb_gen_unvalidated_req for final
        02917.     RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ...................................................................
               .                                                                 .
        00802: . Allocation Report for method "i_rgb_gen_unvalidated_req":       .
        00805: .                                     Area/Instance               .
        00805: .                               ------------------------    Total .
        00805: .              Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . ---------------------  -----  ----------  ------  ----  ------- .
        00807: . Filter_N_Muxb_1_2_2_4      1                 2.4            2.4 .
        00810: .        implicit muxes                                       2.9 .
        00808: .             registers      1                                    .
        00809: .         register bits      1    5.5(1)       0.0            5.5 .
        00811: . --------------------------------------------------------------- .
        00812: .            Total Area           5.5(1)       5.3   0.0     10.7 .
               .                                                                 .
               ...................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method Filter::i_rgb_gen_do_stall_reg_full for final
        02917.     RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ...................................................................
               .                                                                 .
        00802: . Allocation Report for method "i_rgb_gen_do_stall_reg_full":     .
        00805: .                                     Area/Instance               .
        00805: .                               ------------------------    Total .
        00805: .              Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . ---------------------  -----  ----------  ------  ----  ------- .
        00807: . Filter_And_1Ux1U_1U_4      1                 1.4            1.4 .
        00810: .        implicit muxes                                       2.9 .
        00808: .             registers      1                                    .
        00809: .         register bits      1    5.5(1)       0.0            5.5 .
        00811: . --------------------------------------------------------------- .
        00812: .            Total Area           5.5(1)       4.2   0.0      9.7 .
               .                                                                 .
               ...................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing thread Filter::do_filter for final RTL output
        01006:     States: 53
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ........................................................................
               .                                                                      .
        00802: . Allocation Report for thread "do_filter":                            .
        00805: .                                          Area/Instance               .
        00805: .                                    ------------------------    Total .
        00805: .                   Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . --------------------------  -----  ----------  ------  ----  ------- .
        00807: .       Filter_N_Mux_8_2_0_4     56                19.2         1072.5 .
        00807: . Filter_LessThan_8Ux8U_1U_4     28                29.8          833.1 .
        00807: .    Filter_Div_11Ux3U_11U_4      1               242.8          242.8 .
        00807: .      Filter_Add_5Ux5U_5U_4      3                30.4           91.3 .
        00807: .    Filter_Add_12Ux9U_12U_4      1                82.8           82.8 .
        00807: .    Filter_Sub_12Ux8U_12U_4      1                82.1           82.1 .
        00807: .      Filter_Add_4Ux2U_5U_4      3                17.1           51.3 .
        00807: .      Filter_Add_2Ux1U_2U_4      8                 6.2           49.2 .
        00807: .      Filter_Mul_4Ux2U_5U_4      1                31.1           31.1 .
        00807: . Filter_LessThan_2Ux2U_1U_4      5                 5.5           27.4 .
        00807: .       Filter_N_Mux_9_2_1_4      1                20.5           20.5 .
        00807: .    Filter_Equal_4Ux3U_1U_4      2                 9.9           19.8 .
        00807: .      Filter_Add_5Ux1U_5U_4      1                17.8           17.8 .
        00807: . Filter_LessThan_4Ux4U_1U_4      1                13.3           13.3 .
        00807: .      Filter_Add_3Ux2U_4U_4      1                12.7           12.7 .
        00807: .    Filter_Equal_2Ux2U_1U_4      2                 6.2           12.3 .
        00807: .      Filter_Mul_2Ux2U_4U_4      1                10.9           10.9 .
        00807: .    Filter_NotEQ_4Ux3U_1U_4      1                 9.6            9.6 .
        00807: .    Filter_NotEQ_2Ux2U_1U_4      1                 6.2            6.2 .
        00807: .          Filter_RAM_3X12_4      1                         ?        ? .
        00807: .          Filter_RAM_18X8_2      1                         ?        ? .
        00807: .           Filter_RAM_3X8_1      2                         ?        ? .
        00807: .          Filter_RAM_27X8_3      1                         ?        ? .
        00810: .             implicit muxes                                    1103.2 .
        00808: .                  registers     21                                    .
        00809: .              register bits    149    5.5(1)       0.0          815.3 .
        00811: . -------------------------------------------------------------------- .
        00812: .                 Total Area         810.3(149)  3785.0   0.0   4605.3 .
               .                                                                      .
               ........................................................................


        00813:     Array bindings:
        00814:       Array box, 27 words x 8 bits (216 total bits), has been
        00814.         mapped to a Filter_RAM_27X8_3 memory having 27 words x 8
        00814.         bits (216 total bits).
        00814:       Array center, 3 words x 8 bits (24 total bits), has been
        00814.         mapped to a Filter_RAM_3X8_1 memory having 3 words x 8
        00814.         bits (24 total bits).
        00814:       Array color, 3 words x 8 bits (24 total bits), has been
        00814.         mapped to a Filter_RAM_3X8_1 memory having 3 words x 8
        00814.         bits (24 total bits).
        00814:       Array data_buffer, 18 words x 8 bits (144 total bits), has
        00814.         been mapped to a Filter_RAM_18X8_2 memory having 18
        00814.         words x 8 bits (144 total bits).
        00814:       Array result, 3 words x 12 bits (36 total bits), has been
        00814.         mapped to a Filter_RAM_3X12_4 memory having 3 words x 12
        00814.         bits (36 total bits).
        01677:     Building RTL structures, pass 3
        02917:   Preparing method Filter::o_result_gen_stalling for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ...................................................................
               .                                                                 .
        00802: . Allocation Report for method "o_result_gen_stalling":           .
        00805: .                                     Area/Instance               .
        00805: .                               ------------------------    Total .
        00805: .              Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . ---------------------  -----  ----------  ------  ----  ------- .
        00807: . Filter_And_1Ux1U_1U_4      1                 1.4            1.4 .
        00810: .        implicit muxes                                       0.0 .
        00808: .             registers      0                                    .
        00809: .         register bits      0    5.5(1)       0.0            0.0 .
        00811: . --------------------------------------------------------------- .
        00812: .            Total Area           0.0(0)       1.4   0.0      1.4 .
               .                                                                 .
               ...................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method Filter::o_result_gen_unacked_req for final
        02917.     RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ............................................................
               .                                                          .
        00802: . Allocation Report for method "o_result_gen_unacked_req": .
        00805: .                              Area/Instance               .
        00805: .                        ------------------------    Total .
        00805: .       Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . --------------  -----  ----------  ------  ----  ------- .
        00810: . implicit muxes                                       2.9 .
        00808: .      registers      1                                    .
        00809: .  register bits      1    5.5(1)       0.0            5.5 .
        00811: . -------------------------------------------------------- .
        00812: .     Total Area           5.5(1)       2.9   0.0      8.3 .
               .                                                          .
               ............................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method Filter::i_rgb_gen_do_reg_vld for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ...................................................................
               .                                                                 .
        00802: . Allocation Report for method "i_rgb_gen_do_reg_vld":            .
        00805: .                                     Area/Instance               .
        00805: .                               ------------------------    Total .
        00805: .              Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . ---------------------  -----  ----------  ------  ----  ------- .
        00807: . Filter_N_Muxb_1_2_2_4      1                 2.4            2.4 .
        00810: .        implicit muxes                                       2.9 .
        00808: .             registers      1                                    .
        00809: .         register bits      1    5.5(1)       0.0            5.5 .
        00811: . --------------------------------------------------------------- .
        00812: .            Total Area           5.5(1)       5.3   0.0     10.7 .
               .                                                                 .
               ...................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method Filter::i_rgb_gen_busy for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               .................................................................
               .                                                               .
        00802: . Allocation Report for method "i_rgb_gen_busy":                .
        00805: .                                   Area/Instance               .
        00805: .                             ------------------------    Total .
        00805: .            Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . -------------------  -----  ----------  ------  ----  ------- .
        00807: . Filter_gen_busy_r_4      1                 4.1            4.1 .
        00810: .      implicit muxes                                       0.0 .
        00808: .           registers      0                                    .
        00809: .       register bits      0    5.5(1)       0.0            0.0 .
        00811: . ------------------------------------------------------------- .
        00812: .          Total Area           0.0(0)       4.1   0.0      4.1 .
               .                                                               .
               .................................................................


        01677:     Building RTL structures, pass 3
        00971:   Cleaning up
        00144:     Global optimizations...............................................................
        00144:     Global optimizations.....................
        02723:       Synthesizing Filter_Add_6U_3_4...
        02790:         Area =    18.47  Latency = 0  Delay =    0.310ns

               +-----------------------------------------------------------------------+
               |                                                                       |
        00803: | Allocation Report for all threads:                                    |
        00805: |                                          Area/Instance                |
        00805: |                                    -------------------------    Total |
        00805: |                   Resource  Count     Seq(#FF)    Comb    BB     Area |
        00805: | --------------------------  -----  -----------  ------  ----  ------- |
        00807: |       Filter_N_Mux_8_2_0_4     56                 19.2         1072.5 |
        00807: | Filter_LessThan_8Ux8U_1U_4     28                 29.8          833.1 |
        00807: |    Filter_Div_11Ux3U_11U_4      1                242.8          242.8 |
        00807: |                mux_8bx3i0c      5                 27.0          134.9 |
        00807: |               mux_8bx11i0c      1                101.0          101.0 |
        00807: |      Filter_Add_5Ux5U_5U_4      3                 30.4           91.3 |
        00807: |                mux_8bx5i0c      2                 45.5           91.0 |
        00807: |    Filter_Add_12Ux9U_12U_4      1                 82.8           82.8 |
        00807: |    Filter_Sub_12Ux8U_12U_4      1                 82.1           82.1 |
        00807: |               mux_12bx6i0c      1                 80.0           80.0 |
        00807: |                mux_8bx6i0c      1                 54.8           54.8 |
        00807: |               mux_6bx10i9c      1                 54.7           54.7 |
        00807: |                mux_5bx9i0c      1                 54.0           54.0 |
        00807: |               mux_5bx11i9c      1                 52.6           52.6 |
        00807: |      Filter_Add_4Ux2U_5U_4      3                 17.1           51.3 |
        00807: |                mux_3bx6i6c      3                 16.6           49.8 |
        00807: |      Filter_Add_2Ux1U_2U_4      8                  6.2           49.2 |
        00807: |              mux_4bx12i12c      1                 44.5           44.5 |
        00807: |                mux_1bx2i2c     18                  2.3           41.9 |
        00807: |                mux_3bx5i5c      3                 13.8           41.3 |
        00807: |              mux_4bx11i11c      1                 40.8           40.8 |
        00807: |              mux_4bx10i10c      1                 37.1           37.1 |
        00807: |                mux_5bx6i1c      1                 34.3           34.3 |
        00807: |               mux_12bx2i1c      1                 32.6           32.6 |
        00807: |      Filter_Mul_4Ux2U_5U_4      1                 31.1           31.1 |
        00807: |                mux_9bx3i0c      1                 30.1           30.1 |
        00807: | Filter_LessThan_2Ux2U_1U_4      5                  5.5           27.4 |
        00807: |                mux_3bx8i8c      1                 22.2           22.2 |
        00807: |                mux_2bx5i3c      2                 10.4           20.8 |
        00807: |       Filter_N_Mux_9_2_1_4      1                 20.5           20.5 |
        00807: |    Filter_Equal_4Ux3U_1U_4      2                  9.9           19.8 |
        00807: |      Filter_Add_5Ux1U_5U_4      1                 17.8           17.8 |
        00807: |                mux_5bx3i0c      1                 17.6           17.6 |
        00807: |                mux_2bx3i3c      3                  5.4           16.3 |
        00807: |                mux_2bx2i1c      3                  5.4           16.3 |
        00807: |                mux_5bx2i0c      1                 15.5           15.5 |
        00807: |                mux_2bx4i4c      2                  7.3           14.6 |
        00807: |                mux_2bx6i1c      1                 14.1           14.1 |
        00807: | Filter_LessThan_4Ux4U_1U_4      1                 13.3           13.3 |
        00807: |                mux_2bx3i1c      2                  6.7           13.3 |
        00807: |      Filter_Add_3Ux2U_4U_4      1                 12.7           12.7 |
        00807: |    Filter_Equal_2Ux2U_1U_4      2                  6.2           12.3 |
        00807: |                mux_2bx5i1c      1                 11.6           11.6 |
        00807: |      Filter_Mul_2Ux2U_4U_4      1                 10.9           10.9 |
        00807: |                mux_4bx2i1c      1                 10.9           10.9 |
        00807: |                mux_1bx4i2c      2                  4.9            9.8 |
        00807: |    Filter_NotEQ_4Ux3U_1U_4      1                  9.6            9.6 |
        00807: |                mux_4bx2i2c      1                  9.3            9.3 |
        00807: |    Filter_NotEQ_2Ux2U_1U_4      1                  6.2            6.2 |
        00807: |      Filter_Xor_1Ux1U_1U_1      1                  4.4            4.4 |
        00807: |         Filter_Not_1U_1U_1      1                  4.1            4.1 |
        00807: |        Filter_gen_busy_r_4      1                  4.1            4.1 |
        00807: |                mux_1bx3i1c      1                  3.8            3.8 |
        00807: |                mux_1bx2i0c      1                  3.1            3.1 |
        00807: |      Filter_N_Muxb_1_2_2_4      1                  2.4            2.4 |
        00807: |      Filter_And_1Ux1U_1U_4      1                  1.4            1.4 |
        00807: |       Filter_Or_1Ux1U_1U_4      1                  1.4            1.4 |
        00807: |           Filter_RAM_3X8_1      2                          ?        ? |
        00807: |          Filter_RAM_27X8_3      1                          ?        ? |
        00807: |          Filter_RAM_18X8_2      1                          ?        ? |
        00807: |          Filter_RAM_3X12_4      1                          ?        ? |
        00808: |                  registers     49                                     |
        01442: |          Reg bits by type:                                            |
        01442. |             EN SS SC AS AC                                            |
        00809: |              0  0  1  0  0      2     5.5(1)       1.4                |
        00809: |              0  1  0  0  0      1     5.5(1)       1.4                |
        00809: |              1  0  0  0  0    146     7.5(1)       0.0                |
        00809: |              1  0  1  0  0     57     7.5(1)       1.4                |
        00809: |              1  1  0  0  0      3     7.5(1)       1.4                |
        00809: |          all register bits    209     7.5(1)       0.4         1652.5 |
        02604: |            estimated cntrl      1                359.5          359.5 |
        00811: | --------------------------------------------------------------------- |
        00812: |                 Total Area         1566.4(209)  4324.9   0.0   5891.2 |
               |                                                                       |
               +-----------------------------------------------------------------------+


        00813:     Array bindings:
        00814:       Array box, 27 words x 8 bits (216 total bits), has been
        00814.         mapped to a Filter_RAM_27X8_3 memory having 27 words x 8
        00814.         bits (216 total bits).
        00814:       Array center, 3 words x 8 bits (24 total bits), has been
        00814.         mapped to a Filter_RAM_3X8_1 memory having 3 words x 8
        00814.         bits (24 total bits).
        00814:       Array color, 3 words x 8 bits (24 total bits), has been
        00814.         mapped to a Filter_RAM_3X8_1 memory having 3 words x 8
        00814.         bits (24 total bits).
        00814:       Array data_buffer, 18 words x 8 bits (144 total bits), has
        00814.         been mapped to a Filter_RAM_18X8_2 memory having 18
        00814.         words x 8 bits (144 total bits).
        00814:       Array result, 3 words x 12 bits (36 total bits), has been
        00814.         mapped to a Filter_RAM_3X12_4 memory having 3 words x 12
        00814.         bits (36 total bits).

        00195: Writing RTL files:
        01766:   bdw_work/modules/Filter/BASIC/c_parts/Filter_RAM_3X12_4.h
        01767:   bdw_work/modules/Filter/BASIC/c_parts/Filter_RAM_3X12_4.cpp
        01766:   bdw_work/modules/Filter/BASIC/c_parts/Filter_RAM_18X8_2.h
        01767:   bdw_work/modules/Filter/BASIC/c_parts/Filter_RAM_18X8_2.cpp
        01766:   bdw_work/modules/Filter/BASIC/c_parts/Filter_RAM_3X8_1.h
        01767:   bdw_work/modules/Filter/BASIC/c_parts/Filter_RAM_3X8_1.cpp
        01766:   bdw_work/modules/Filter/BASIC/c_parts/Filter_RAM_27X8_3.h
        01767:   bdw_work/modules/Filter/BASIC/c_parts/Filter_RAM_27X8_3.cpp
        01766:   bdw_work/modules/Filter/BASIC/Filter_rtl.h
        01767:   bdw_work/modules/Filter/BASIC/Filter_rtl.cpp
        01768:   bdw_work/modules/Filter/BASIC/v_rtl/Filter_RAM_3X12_4.v
        01768:   bdw_work/modules/Filter/BASIC/v_rtl/Filter_RAM_18X8_2.v
        01768:   bdw_work/modules/Filter/BASIC/v_rtl/Filter_RAM_3X8_1.v
        01768:   bdw_work/modules/Filter/BASIC/v_rtl/Filter_RAM_27X8_3.v
        01768:   bdw_work/modules/Filter/BASIC/Filter_rtl.v

        01445: Summary of messages of severity WARNING or greater:
        01193:   SEVERITY MSGID CNT
        01198:    WARNING 00847   4
        01198:    WARNING 01433   1
        01198:    WARNING 02588   1

stratus_hls succeeded with 0 errors and 6 warnings.

make[5]: `bdw_work/modules/Filter/BASIC/Filter_rtl.v' is up to date.
make[5]: `bdw_work/modules/Filter/BASIC/stratus_hls.bdr' is up to date.
