Info Session started: Sat Nov 11 20:12:24 2023

Info PROGRAM /home/hassan/imperas-riscv-tests/riscv-ovpsim-plus/bin/Linux64/riscvOVPsimPlus.exe
Info ------------- ENVIRONMENT -------------
Info --------------------------------------
Info -------- FLAGS (from command line)
Info --variant            RV32IMC
Info --override           riscvOVPsim/cpu/tval_ii_code=F
Info --program            /home/hassan/imperas-riscv-tests/work/rv32i_m/C/C-ADDI16SP-01.elf
Info --signaturedump     
Info --customcontrol     
Info --startcover         rvtest_code_begin
Info --finishcover        rvtest_code_end
Info --cover              basic
Info --extensions         C
Info --outputfile         /home/hassan/imperas-riscv-tests/work/rv32i_m/C/C-ADDI16SP-01.basic.coverage.yaml
Info --override           riscvOVPsim/cpu/sigdump/SignatureFile=/home/hassan/imperas-riscv-tests/work/rv32i_m/C/C-ADDI16SP-01.signature.output
Info --override           riscvOVPsim/cpu/sigdump/SignatureGranularity=4
Info --override           riscvOVPsim/cpu/simulateexceptions=T
Info --override           riscvOVPsim/cpu/defaultsemihost=F
Info --logfile            /home/hassan/imperas-riscv-tests/work/rv32i_m/C/C-ADDI16SP-01.log
Info --override           riscvOVPsim/cpu/user_version=2.3
Imperas riscvOVPsimPlus


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Copyright (c) 2005-2023 Imperas Software Ltd.  Contains Imperas Proprietary Information.
Licensed Software, All Rights Reserved.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

riscvOVPsimPlus started: Sat Nov 11 20:12:24 2023


Info (OR_OF) Target 'riscvOVPsim/cpu' has object file read from '/home/hassan/imperas-riscv-tests/work/rv32i_m/C/C-ADDI16SP-01.elf'
Info (OR_PH) Program Headers:
Info (OR_PH) Type           Offset     VirtAddr   PhysAddr   FileSiz    MemSiz     Flags Align
Info (OR_PD) PROC           0x00003404 0x00000000 0x00000000 0x00000028 0x00000000 R--   1
Info (OR_PD) LOAD           0x00001000 0x80000000 0x80000000 0x000007f6 0x000007f6 R-E   1000
Info (OR_PD) LOAD           0x00002000 0x80001000 0x80001000 0x00001404 0x00001404 RW-   1000
Info (SIGNATURE_DUMP_FSB) Found Symbol 'begin_signature' in application at 0x80002010
Info (SIGNATURE_DUMP_FSE) Found Symbol 'end_signature' in application at 0x800022c0
Info (SIGNATURE_DUMP_EN) Signature File enabled, file '/home/hassan/imperas-riscv-tests/work/rv32i_m/C/C-ADDI16SP-01.signature.output'.
Info (SIGNATURE_DUMP_ES) Extracting signature from 0x80002010 size 688 bytes
Info (SIGNATURE_DUMP_SB) Symbol 'begin_signature' at 0x80002010
Info (SIGNATURE_DUMP_SE) Symbol 'end_signature' at 0x800022c0
Info (ICV_PVSN) parameter 'user_version' is '2.3'
Info (ICV_ALI) Pseudo instructions will be translated
Info (ICV_ST) Starting coverage at 0x80000178
Info (SIGNATURE_DUMP_SFW) Signature Write 1 0x80002010 bytes 4 0xf0
Info (ICV_FN) Finishing coverage at 0x800007d0
Info (ICV_WCF) Writing coverage file /home/hassan/imperas-riscv-tests/work/rv32i_m/C/C-ADDI16SP-01.basic.coverage.yaml
Info (ICV_FIN) Instruction Coverage finished
Info ---------------------------------------------------
Info TOTAL INSTRUCTION COVERAGE : C
Info   Threshold             : 1
Info   Instructions counted  : 336
Info   Unique instructions   : 2/25 :   8.00%
Info   Coverage points hit   : 4/546 :   0.73%
Info ---------------------------------------------------
Info (SIGNATURE_DUMP_WTH) Intercept 'write_tohost'. Generate Signature file
000000f0
00000070
000001d0
00000110
000001d0
00000050
000000f0
00000040
000001a0
000001e0
000001b0
000001f0
00000070
00000070
000001f0
00000110
00000140
00000140
00000190
00000010
00000120
000001e0
00000050
000000e0
000001d0
00000100
00000150
00000110
00000100
00000180
00000010
000001f0
000001f0
000001f0
00000010
000001f0
000001f0
00000010
00000010
000001f0
00000010
00000020
00000040
00000080
00000100
000001e0
000001d0
000001b0
00000170
000000f0
000001e0
000001d0
000001b0
00000170
000000f0
000001e0
000001d0
000001b0
00000170
000000f0
000001e0
000001d0
000001b0
00000170
000000f0
000001e0
000001d0
000001b0
00000170
000000f0
000001e0
000001d0
000001b0
00000170
000000f0
000001e0
000001d0
000001b0
00000170
000000f0
000001e0
000001d0
000001b0
00000170
000000f0
000001e0
000001d0
000001b0
00000170
000000f0
000001e0
000001d0
000001b0
00000170
000000f0
000001e0
000001d0
000001b0
00000170
000000f0
000001e0
000001d0
000001b0
00000170
00000010
00000020
00000040
00000080
00000100
000001e0
000001d0
000001b0
00000170
000000f0
000001e0
000001d0
000001b0
00000170
000000f0
000001e0
000001d0
000001b0
00000170
000000f0
000001e0
000001d0
000001b0
00000170
000000f0
000001e0
000001d0
000001b0
00000170
000000f0
000001e0
000001d0
000001b0
00000170
000000f0
000001e0
000001d0
000001b0
00000170
000000f0
000001e0
000001d0
000001b0
00000170
000000f0
000001e0
000001d0
000001b0
00000170
000000f0
000001e0
000001d0
000001b0
00000170
000000f0
000001e0
000001d0
000001b0
00000170
000000f0
000001e0
000001d0
000001b0
00000170
deadbeef
deadbeef
00000000
00000000
Info 
Info ---------------------------------------------------
Info CPU 'riscvOVPsim/cpu' STATISTICS
Info   Type                  : riscv (RV32IMC)
Info   Nominal MIPS          : 100
Info   Final program counter : 0x80000034
Info   Simulated instructions: 658
Info   Simulated MIPS        : run too short for meaningful result
Info ---------------------------------------------------
Info 
Info ---------------------------------------------------
Info SIMULATION TIME STATISTICS
Info   Simulated time        : 0.00 seconds
Info   User time             : 0.02 seconds
Info   System time           : 0.01 seconds
Info   Elapsed time          : 0.04 seconds
Info ---------------------------------------------------

riscvOVPsimPlus finished: Sat Nov 11 20:12:24 2023


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

Info Session ended: Sat Nov 11 20:12:24 2023

