# Reading C:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do top_module_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/Workspace/GIT/IC-Design/hdlbits/hdl_proj {D:/Workspace/GIT/IC-Design/hdlbits/hdl_proj/top_module.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module top_module
# 
# Top level modules:
# 	top_module
# 
vsim work.top_module
# vsim work.top_module 
# Loading work.top_module
add wave  \
sim:/top_module/x1 \
sim:/top_module/x2 \
sim:/top_module/x3 \
sim:/top_module/y
add wave  \
sim:/top_module/x1 \
sim:/top_module/x2 \
sim:/top_module/x3 \
sim:/top_module/y
add wave  \
sim:/top_module/x1 \
sim:/top_module/x2 \
sim:/top_module/x3 \
sim:/top_module/y
force -freeze sim:/top_module/x1 1 0, 0 {50 ps} -r 100
force -freeze sim:/top_module/x2 1 0, 0 {100 ps} -r 200
force -freeze sim:/top_module/x3 1 0, 0 {200 ps} -r 400
run
run
run
run
run
run
run
run
run
