// Seed: 3480826881
module module_0 (
    output wor id_0,
    output tri0 id_1,
    output supply1 id_2,
    input tri module_0,
    input supply1 id_4,
    output uwire id_5
);
  logic id_7;
  ;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    output supply1 id_2,
    input supply0 id_3,
    input wand id_4,
    input tri id_5,
    input tri0 id_6,
    input supply1 id_7,
    input wire id_8,
    output tri id_9,
    output tri id_10,
    output wor id_11,
    input supply0 id_12,
    inout supply0 id_13,
    input supply0 id_14,
    input supply1 id_15,
    input supply1 id_16,
    input tri0 id_17,
    input supply0 id_18
);
  logic [7:0] id_20 = id_20[-1];
  module_0 modCall_1 (
      id_2,
      id_11,
      id_11,
      id_4,
      id_6,
      id_2
  );
  assign modCall_1.id_5 = 0;
endmodule
