Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Oct 28 10:40:30 2024
| Host         : XoiXoi running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/FC_CIF_0_2_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|                                   Instance                                   |                                           Module                                           | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| bd_0_wrapper                                                                 |                                                                                      (top) |       3368 |       3364 |       0 |    4 | 2720 |      0 |     16 |         26 |
|   bd_0_i                                                                     |                                                                                       bd_0 |       3368 |       3364 |       0 |    4 | 2720 |      0 |     16 |         26 |
|     hls_inst                                                                 |                                                                            bd_0_hls_inst_0 |       3368 |       3364 |       0 |    4 | 2720 |      0 |     16 |         26 |
|       inst                                                                   |                                                                 bd_0_hls_inst_0_FC_CIF_0_2 |       3368 |       3364 |       0 |    4 | 2720 |      0 |     16 |         26 |
|         (inst)                                                               |                                                                 bd_0_hls_inst_0_FC_CIF_0_2 |        175 |        175 |       0 |    0 | 1890 |      0 |      0 |          0 |
|         FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_U                  |    bd_0_hls_inst_0_FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_U                  |  bd_0_hls_inst_0_FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_0 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_U                  |  bd_0_hls_inst_0_FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_1 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_U                  |  bd_0_hls_inst_0_FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_2 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_U                  |  bd_0_hls_inst_0_FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_3 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_U                  |  bd_0_hls_inst_0_FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_4 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_U                  |  bd_0_hls_inst_0_FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_5 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_U                  |  bd_0_hls_inst_0_FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_6 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_U                  |  bd_0_hls_inst_0_FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_7 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_U                     |  bd_0_hls_inst_0_FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_8 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403                                 |                                       bd_0_hls_inst_0_FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3 |        527 |        523 |       0 |    4 |  290 |      0 |      0 |         16 |
|           (grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403)                             |                                       bd_0_hls_inst_0_FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3 |        264 |        260 |       0 |    4 |  288 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                           |                       bd_0_hls_inst_0_FC_CIF_0_2_flow_control_loop_pipe_sequential_init_21 |          6 |          6 |       0 |    0 |    2 |      0 |      0 |          0 |
|           mac_muladd_16s_16s_32s_32_4_1_U91                                  |                                   bd_0_hls_inst_0_FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|             FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                        bd_0_hls_inst_0_FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_50 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U92                                  |                                bd_0_hls_inst_0_FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_22 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|             FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                        bd_0_hls_inst_0_FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_49 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U93                                  |                                bd_0_hls_inst_0_FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_23 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          2 |
|             FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                        bd_0_hls_inst_0_FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_48 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U94                                  |                                bd_0_hls_inst_0_FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_24 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|             FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                        bd_0_hls_inst_0_FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_47 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U95                                  |                                bd_0_hls_inst_0_FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_25 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|             FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                        bd_0_hls_inst_0_FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_46 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U96                                  |                                bd_0_hls_inst_0_FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_26 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|             FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                        bd_0_hls_inst_0_FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_45 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U97                                  |                                bd_0_hls_inst_0_FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_27 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|             FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                        bd_0_hls_inst_0_FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_44 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U98                                  |                                bd_0_hls_inst_0_FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_28 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|             FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                           bd_0_hls_inst_0_FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mux_4_2_16_1_1_U67                                                 |                                                  bd_0_hls_inst_0_FC_CIF_0_2_mux_4_2_16_1_1 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|           mux_4_2_16_1_1_U68                                                 |                                               bd_0_hls_inst_0_FC_CIF_0_2_mux_4_2_16_1_1_29 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|           mux_4_2_16_1_1_U69                                                 |                                               bd_0_hls_inst_0_FC_CIF_0_2_mux_4_2_16_1_1_30 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|           mux_4_2_16_1_1_U70                                                 |                                               bd_0_hls_inst_0_FC_CIF_0_2_mux_4_2_16_1_1_31 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|           mux_4_2_16_1_1_U71                                                 |                                               bd_0_hls_inst_0_FC_CIF_0_2_mux_4_2_16_1_1_32 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|           mux_4_2_16_1_1_U72                                                 |                                               bd_0_hls_inst_0_FC_CIF_0_2_mux_4_2_16_1_1_33 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|           mux_4_2_16_1_1_U73                                                 |                                               bd_0_hls_inst_0_FC_CIF_0_2_mux_4_2_16_1_1_34 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|           mux_4_2_16_1_1_U74                                                 |                                               bd_0_hls_inst_0_FC_CIF_0_2_mux_4_2_16_1_1_35 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|           mux_4_2_16_1_1_U75                                                 |                                               bd_0_hls_inst_0_FC_CIF_0_2_mux_4_2_16_1_1_36 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|           mux_4_2_16_1_1_U76                                                 |                                               bd_0_hls_inst_0_FC_CIF_0_2_mux_4_2_16_1_1_37 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|           mux_4_2_16_1_1_U77                                                 |                                               bd_0_hls_inst_0_FC_CIF_0_2_mux_4_2_16_1_1_38 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|           mux_4_2_16_1_1_U78                                                 |                                               bd_0_hls_inst_0_FC_CIF_0_2_mux_4_2_16_1_1_39 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|           mux_4_2_16_1_1_U79                                                 |                                               bd_0_hls_inst_0_FC_CIF_0_2_mux_4_2_16_1_1_40 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|           mux_4_2_16_1_1_U80                                                 |                                               bd_0_hls_inst_0_FC_CIF_0_2_mux_4_2_16_1_1_41 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|           mux_4_2_16_1_1_U81                                                 |                                               bd_0_hls_inst_0_FC_CIF_0_2_mux_4_2_16_1_1_42 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|           mux_4_2_16_1_1_U82                                                 |                                               bd_0_hls_inst_0_FC_CIF_0_2_mux_4_2_16_1_1_43 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|         grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572     |           bd_0_hls_inst_0_FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 |        184 |        184 |       0 |    0 |  100 |      0 |      0 |          0 |
|           (grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572) |           bd_0_hls_inst_0_FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 |         41 |         41 |       0 |    0 |   98 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                           |                       bd_0_hls_inst_0_FC_CIF_0_2_flow_control_loop_pipe_sequential_init_20 |        143 |        143 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268                      |                            bd_0_hls_inst_0_FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 |        151 |        151 |       0 |    0 |    9 |      0 |      0 |          0 |
|           (grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268)                  |                            bd_0_hls_inst_0_FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 |          3 |          3 |       0 |    0 |    7 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                           |                       bd_0_hls_inst_0_FC_CIF_0_2_flow_control_loop_pipe_sequential_init_19 |        148 |        148 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616                      |                            bd_0_hls_inst_0_FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7 |        109 |        109 |       0 |    0 |   99 |      0 |      0 |          0 |
|           (grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616)                  |                            bd_0_hls_inst_0_FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7 |          0 |          0 |       0 |    0 |   97 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                           |                          bd_0_hls_inst_0_FC_CIF_0_2_flow_control_loop_pipe_sequential_init |        109 |        109 |       0 |    0 |    2 |      0 |      0 |          0 |
|         mul_32ns_32ns_64_2_1_U211                                            |                                            bd_0_hls_inst_0_FC_CIF_0_2_mul_32ns_32ns_64_2_1 |         48 |         48 |       0 |    0 |   34 |      0 |      0 |          4 |
|         mul_32s_32s_32_1_1_U214                                              |                                              bd_0_hls_inst_0_FC_CIF_0_2_mul_32s_32s_32_1_1 |        629 |        629 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mul_32s_32s_32_1_1_U215                                              |                                            bd_0_hls_inst_0_FC_CIF_0_2_mul_32s_32s_32_1_1_9 |        629 |        629 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mul_32s_32s_32_1_1_U216                                              |                                           bd_0_hls_inst_0_FC_CIF_0_2_mul_32s_32s_32_1_1_10 |        629 |        629 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mul_32s_32s_32_2_1_U212                                              |                                              bd_0_hls_inst_0_FC_CIF_0_2_mul_32s_32s_32_2_1 |         79 |         79 |       0 |    0 |   17 |      0 |      0 |          3 |
|         mul_32s_32s_32_2_1_U213                                              |                                           bd_0_hls_inst_0_FC_CIF_0_2_mul_32s_32s_32_2_1_11 |         15 |         15 |       0 |    0 |   17 |      0 |      0 |          3 |
|         p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_U              | bd_0_hls_inst_0_FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_12 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_U              | bd_0_hls_inst_0_FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_13 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_U              | bd_0_hls_inst_0_FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_14 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_U              | bd_0_hls_inst_0_FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_15 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_U              | bd_0_hls_inst_0_FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_16 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_U              | bd_0_hls_inst_0_FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_17 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         regslice_both_in_stream_a_U                                          |                                                   bd_0_hls_inst_0_FC_CIF_0_2_regslice_both |         59 |         59 |       0 |    0 |  132 |      0 |      0 |          0 |
|         regslice_both_out_stream_U                                           |                                                bd_0_hls_inst_0_FC_CIF_0_2_regslice_both_18 |        134 |        134 |       0 |    0 |  132 |      0 |      0 |          0 |
+------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+


