INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my-projects/verilog/riscv-single-cycle-processor/riscv-single-cycle-processor.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hello
