$date
	Sun Oct 23 07:40:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#719501
b10011 !
1"
#719502
b10011 &
b10011 %
1$
#719503
0"
#719506
b111010 &
b111010 %
#719510
b11101 &
b11101 %
#719514
b1011000 &
b1011000 %
#719518
b101100 &
b101100 %
#719522
b10110 &
b10110 %
#719526
b1011 &
b1011 %
#719530
b100010 &
b100010 %
#719534
b10001 &
b10001 %
#719538
b110100 &
b110100 %
#719542
b11010 &
b11010 %
#719546
b1101 &
b1101 %
#719550
b101000 &
b101000 %
#719554
b10100 &
b10100 %
#719558
b1010 &
b1010 %
#719562
b101 &
b101 %
#719566
b10000 &
b10000 %
#719570
b1000 &
b1000 %
#719574
b100 &
b100 %
#719578
b10 &
b10 %
#719582
b1 &
1#
b1 %
#719586
b0 &
b0 %
0#
0$
#1673524
b1100 !
1"
#1673526
b1100 &
b1100 %
1$
#1673527
0"
#1673530
b110 &
b110 %
#1673534
b11 &
b11 %
#1673538
b1010 &
b1010 %
#1673542
b101 &
b101 %
#1673546
b10000 &
b10000 %
#1673550
b1000 &
b1000 %
#1673554
b100 &
b100 %
#1673558
b10 &
b10 %
#1673562
b1 &
b1 %
1#
#1673566
b0 &
0#
b0 %
0$
#2678831
b101 !
1"
#2678834
b101 &
b101 %
1$
#2678835
0"
#2678838
b10000 &
b10000 %
#2678842
b1000 &
b1000 %
#2678846
b100 &
b100 %
#2678850
b10 &
b10 %
#2678854
b1 &
1#
b1 %
#2678858
b0 &
b0 %
0#
0$
#4500012
