{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 16 11:15:30 2019 " "Info: Processing started: Sat Nov 16 11:15:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off USBupload_top -c USBupload_top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off USBupload_top -c USBupload_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "USBupload.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file USBupload.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 USBupload-BEHAVIOR " "Info: Found design unit 1: USBupload-BEHAVIOR" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 USBupload " "Info: Found entity 1: USBupload" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "USBupload_top.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file USBupload_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 USBupload_top " "Info: Found entity 1: USBupload_top" {  } { { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "USBupload_top " "Info: Elaborating entity \"USBupload_top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USBupload USBupload:inst4 " "Info: Elaborating entity \"USBupload\" for hierarchy \"USBupload:inst4\"" {  } { { "USBupload_top.bdf" "inst4" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 184 320 464 312 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din USBupload.vhd(95) " "Warning (10492): VHDL Process Statement warning at USBupload.vhd(95): signal \"din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp USBupload.vhd(109) " "Warning (10492): VHDL Process Statement warning at USBupload.vhd(109): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp USBupload.vhd(49) " "Warning (10631): VHDL Process Statement warning at USBupload.vhd(49): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout USBupload.vhd(49) " "Warning (10631): VHDL Process Statement warning at USBupload.vhd(49): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] USBupload.vhd(49) " "Info (10041): Inferred latch for \"dout\[0\]\" at USBupload.vhd(49)" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] USBupload.vhd(49) " "Info (10041): Inferred latch for \"dout\[1\]\" at USBupload.vhd(49)" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] USBupload.vhd(49) " "Info (10041): Inferred latch for \"dout\[2\]\" at USBupload.vhd(49)" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] USBupload.vhd(49) " "Info (10041): Inferred latch for \"dout\[3\]\" at USBupload.vhd(49)" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] USBupload.vhd(49) " "Info (10041): Inferred latch for \"dout\[4\]\" at USBupload.vhd(49)" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] USBupload.vhd(49) " "Info (10041): Inferred latch for \"dout\[5\]\" at USBupload.vhd(49)" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] USBupload.vhd(49) " "Info (10041): Inferred latch for \"dout\[6\]\" at USBupload.vhd(49)" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[7\] USBupload.vhd(49) " "Info (10041): Inferred latch for \"dout\[7\]\" at USBupload.vhd(49)" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] USBupload.vhd(49) " "Info (10041): Inferred latch for \"temp\[0\]\" at USBupload.vhd(49)" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] USBupload.vhd(49) " "Info (10041): Inferred latch for \"temp\[1\]\" at USBupload.vhd(49)" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] USBupload.vhd(49) " "Info (10041): Inferred latch for \"temp\[2\]\" at USBupload.vhd(49)" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] USBupload.vhd(49) " "Info (10041): Inferred latch for \"temp\[3\]\" at USBupload.vhd(49)" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] USBupload.vhd(49) " "Info (10041): Inferred latch for \"temp\[4\]\" at USBupload.vhd(49)" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] USBupload.vhd(49) " "Info (10041): Inferred latch for \"temp\[5\]\" at USBupload.vhd(49)" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] USBupload.vhd(49) " "Info (10041): Inferred latch for \"temp\[6\]\" at USBupload.vhd(49)" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] USBupload.vhd(49) " "Info (10041): Inferred latch for \"temp\[7\]\" at USBupload.vhd(49)" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst2\[7\] USBupload:inst4\|temp\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"inst2\[7\]\" to the node \"USBupload:inst4\|temp\[7\]\" into an OR gate" {  } { { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 352 304 352 384 "inst2" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst2\[6\] USBupload:inst4\|temp\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"inst2\[6\]\" to the node \"USBupload:inst4\|temp\[6\]\" into an OR gate" {  } { { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 352 304 352 384 "inst2" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst2\[5\] USBupload:inst4\|temp\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"inst2\[5\]\" to the node \"USBupload:inst4\|temp\[5\]\" into an OR gate" {  } { { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 352 304 352 384 "inst2" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst2\[4\] USBupload:inst4\|temp\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"inst2\[4\]\" to the node \"USBupload:inst4\|temp\[4\]\" into an OR gate" {  } { { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 352 304 352 384 "inst2" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst2\[3\] USBupload:inst4\|temp\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"inst2\[3\]\" to the node \"USBupload:inst4\|temp\[3\]\" into an OR gate" {  } { { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 352 304 352 384 "inst2" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst2\[2\] USBupload:inst4\|temp\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"inst2\[2\]\" to the node \"USBupload:inst4\|temp\[2\]\" into an OR gate" {  } { { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 352 304 352 384 "inst2" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst2\[1\] USBupload:inst4\|temp\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"inst2\[1\]\" to the node \"USBupload:inst4\|temp\[1\]\" into an OR gate" {  } { { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 352 304 352 384 "inst2" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst2\[0\] USBupload:inst4\|temp\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"inst2\[0\]\" to the node \"USBupload:inst4\|temp\[0\]\" into an OR gate" {  } { { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 352 304 352 384 "inst2" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45 " "Info: Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Info: Implemented 32 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Info: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 16 11:15:33 2019 " "Info: Processing ended: Sat Nov 16 11:15:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 16 11:15:34 2019 " "Info: Processing started: Sat Nov 16 11:15:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off USBupload_top -c USBupload_top " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off USBupload_top -c USBupload_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "USBupload_top EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"USBupload_top\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 91 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node clk (placed in PIN 91 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBupload:inst4\|fstate.latch_data_from_host " "Info: Destination node USBupload:inst4\|fstate.latch_data_from_host" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBupload:inst4|fstate.latch_data_from_host } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBupload:inst4\|fstate.send_data_host " "Info: Destination node USBupload:inst4\|fstate.send_data_host" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBupload:inst4|fstate.send_data_host } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { clk } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 208 72 240 224 "clk" "" } { 200 240 320 216 "clk" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "USBupload:inst4\|fstate.latch_data_from_host  " "Info: Automatically promoted node USBupload:inst4\|fstate.latch_data_from_host " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBupload:inst4\|nrd~0 " "Info: Destination node USBupload:inst4\|nrd~0" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 28 -1 0 } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBupload:inst4|nrd~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBupload:inst4\|Selector1~0 " "Info: Destination node USBupload:inst4\|Selector1~0" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 54 -1 0 } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBupload:inst4|Selector1~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst5 " "Info: Destination node inst5" {  } { { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 416 408 472 464 "inst5" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBupload:inst4|fstate.latch_data_from_host } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "USBupload:inst4\|fstate.send_data_host  " "Info: Automatically promoted node USBupload:inst4\|fstate.send_data_host " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBupload:inst4\|Selector0~0 " "Info: Destination node USBupload:inst4\|Selector0~0" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 54 -1 0 } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBupload:inst4|Selector0~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBupload:inst4|fstate.send_data_host } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register USBupload:inst4\|temp\[7\] register USBupload:inst4\|dout\[7\] -1.975 ns " "Info: Slack time is -1.975 ns between source register \"USBupload:inst4\|temp\[7\]\" and destination register \"USBupload:inst4\|dout\[7\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-1.164 ns + Largest register register " "Info: + Largest register to register requirement is -1.164 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.556 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 7.556 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 208 72 240 224 "clk" "" } { 200 240 320 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.087 ns) + CELL(0.970 ns) 3.911 ns USBupload:inst4\|fstate.send_data_host 2 REG Unassigned 2 " "Info: 2: + IC(2.087 ns) + CELL(0.970 ns) = 3.911 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'USBupload:inst4\|fstate.send_data_host'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "3.057 ns" { clk USBupload:inst4|fstate.send_data_host } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.772 ns) + CELL(0.000 ns) 5.683 ns USBupload:inst4\|fstate.send_data_host~clkctrl 3 COMB Unassigned 8 " "Info: 3: + IC(1.772 ns) + CELL(0.000 ns) = 5.683 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'USBupload:inst4\|fstate.send_data_host~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.772 ns" { USBupload:inst4|fstate.send_data_host USBupload:inst4|fstate.send_data_host~clkctrl } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.667 ns) + CELL(0.206 ns) 7.556 ns USBupload:inst4\|dout\[7\] 4 REG Unassigned 1 " "Info: 4: + IC(1.667 ns) + CELL(0.206 ns) = 7.556 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'USBupload:inst4\|dout\[7\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { USBupload:inst4|fstate.send_data_host~clkctrl USBupload:inst4|dout[7] } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.030 ns ( 26.87 % ) " "Info: Total cell delay = 2.030 ns ( 26.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.526 ns ( 73.13 % ) " "Info: Total interconnect delay = 5.526 ns ( 73.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 208 72 240 224 "clk" "" } { 200 240 320 216 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.556 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 7.556 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 208 72 240 224 "clk" "" } { 200 240 320 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.087 ns) + CELL(0.970 ns) 3.911 ns USBupload:inst4\|fstate.send_data_host 2 REG Unassigned 2 " "Info: 2: + IC(2.087 ns) + CELL(0.970 ns) = 3.911 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'USBupload:inst4\|fstate.send_data_host'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "3.057 ns" { clk USBupload:inst4|fstate.send_data_host } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.772 ns) + CELL(0.000 ns) 5.683 ns USBupload:inst4\|fstate.send_data_host~clkctrl 3 COMB Unassigned 8 " "Info: 3: + IC(1.772 ns) + CELL(0.000 ns) = 5.683 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'USBupload:inst4\|fstate.send_data_host~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.772 ns" { USBupload:inst4|fstate.send_data_host USBupload:inst4|fstate.send_data_host~clkctrl } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.667 ns) + CELL(0.206 ns) 7.556 ns USBupload:inst4\|dout\[7\] 4 REG Unassigned 1 " "Info: 4: + IC(1.667 ns) + CELL(0.206 ns) = 7.556 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'USBupload:inst4\|dout\[7\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { USBupload:inst4|fstate.send_data_host~clkctrl USBupload:inst4|dout[7] } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.030 ns ( 26.87 % ) " "Info: Total cell delay = 2.030 ns ( 26.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.526 ns ( 73.13 % ) " "Info: Total interconnect delay = 5.526 ns ( 73.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 208 72 240 224 "clk" "" } { 200 240 320 216 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.344 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 8.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 208 72 240 224 "clk" "" } { 200 240 320 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.087 ns) + CELL(0.970 ns) 3.911 ns USBupload:inst4\|fstate.latch_data_from_host 2 REG Unassigned 4 " "Info: 2: + IC(2.087 ns) + CELL(0.970 ns) = 3.911 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'USBupload:inst4\|fstate.latch_data_from_host'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "3.057 ns" { clk USBupload:inst4|fstate.latch_data_from_host } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.560 ns) + CELL(0.000 ns) 6.471 ns USBupload:inst4\|fstate.latch_data_from_host~clkctrl 3 COMB Unassigned 8 " "Info: 3: + IC(2.560 ns) + CELL(0.000 ns) = 6.471 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'USBupload:inst4\|fstate.latch_data_from_host~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.560 ns" { USBupload:inst4|fstate.latch_data_from_host USBupload:inst4|fstate.latch_data_from_host~clkctrl } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.667 ns) + CELL(0.206 ns) 8.344 ns USBupload:inst4\|temp\[7\] 4 REG Unassigned 1 " "Info: 4: + IC(1.667 ns) + CELL(0.206 ns) = 8.344 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'USBupload:inst4\|temp\[7\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { USBupload:inst4|fstate.latch_data_from_host~clkctrl USBupload:inst4|temp[7] } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.030 ns ( 24.33 % ) " "Info: Total cell delay = 2.030 ns ( 24.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.314 ns ( 75.67 % ) " "Info: Total interconnect delay = 6.314 ns ( 75.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 208 72 240 224 "clk" "" } { 200 240 320 216 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.344 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 8.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 208 72 240 224 "clk" "" } { 200 240 320 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.087 ns) + CELL(0.970 ns) 3.911 ns USBupload:inst4\|fstate.latch_data_from_host 2 REG Unassigned 4 " "Info: 2: + IC(2.087 ns) + CELL(0.970 ns) = 3.911 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'USBupload:inst4\|fstate.latch_data_from_host'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "3.057 ns" { clk USBupload:inst4|fstate.latch_data_from_host } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.560 ns) + CELL(0.000 ns) 6.471 ns USBupload:inst4\|fstate.latch_data_from_host~clkctrl 3 COMB Unassigned 8 " "Info: 3: + IC(2.560 ns) + CELL(0.000 ns) = 6.471 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'USBupload:inst4\|fstate.latch_data_from_host~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.560 ns" { USBupload:inst4|fstate.latch_data_from_host USBupload:inst4|fstate.latch_data_from_host~clkctrl } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.667 ns) + CELL(0.206 ns) 8.344 ns USBupload:inst4\|temp\[7\] 4 REG Unassigned 1 " "Info: 4: + IC(1.667 ns) + CELL(0.206 ns) = 8.344 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'USBupload:inst4\|temp\[7\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { USBupload:inst4|fstate.latch_data_from_host~clkctrl USBupload:inst4|temp[7] } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.030 ns ( 24.33 % ) " "Info: Total cell delay = 2.030 ns ( 24.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.314 ns ( 75.67 % ) " "Info: Total interconnect delay = 6.314 ns ( 75.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 208 72 240 224 "clk" "" } { 200 240 320 216 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns   " "Info:   Micro clock to output delay of source is 0.000 ns" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.376 ns   " "Info:   Micro setup delay of destination is 1.376 ns" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.811 ns - Longest register register " "Info: - Longest register to register delay is 0.811 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns USBupload:inst4\|temp\[7\] 1 REG Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'USBupload:inst4\|temp\[7\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBupload:inst4|temp[7] } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 0.811 ns USBupload:inst4\|dout\[7\] 2 REG Unassigned 1 " "Info: 2: + IC(0.187 ns) + CELL(0.624 ns) = 0.811 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'USBupload:inst4\|dout\[7\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { USBupload:inst4|temp[7] USBupload:inst4|dout[7] } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.624 ns ( 76.94 % ) " "Info: Total cell delay = 0.624 ns ( 76.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.187 ns ( 23.06 % ) " "Info: Total interconnect delay = 0.187 ns ( 23.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { USBupload:inst4|temp[7] USBupload:inst4|dout[7] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { USBupload:inst4|temp[7] USBupload:inst4|dout[7] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.811 ns register register " "Info: Estimated most critical path is register to register delay of 0.811 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns USBupload:inst4\|temp\[7\] 1 REG LAB_X2_Y4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X2_Y4; Fanout = 1; REG Node = 'USBupload:inst4\|temp\[7\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBupload:inst4|temp[7] } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 0.811 ns USBupload:inst4\|dout\[7\] 2 REG LAB_X2_Y4 1 " "Info: 2: + IC(0.187 ns) + CELL(0.624 ns) = 0.811 ns; Loc. = LAB_X2_Y4; Fanout = 1; REG Node = 'USBupload:inst4\|dout\[7\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { USBupload:inst4|temp[7] USBupload:inst4|dout[7] } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.624 ns ( 76.94 % ) " "Info: Total cell delay = 0.624 ns ( 76.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.187 ns ( 23.06 % ) " "Info: Total interconnect delay = 0.187 ns ( 23.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { USBupload:inst4|temp[7] USBupload:inst4|dout[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "10 " "Warning: Found 10 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[7\] 0 " "Info: Pin \"d\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[6\] 0 " "Info: Pin \"d\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[5\] 0 " "Info: Pin \"d\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[4\] 0 " "Info: Pin \"d\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[3\] 0 " "Info: Pin \"d\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[2\] 0 " "Info: Pin \"d\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[1\] 0 " "Info: Pin \"d\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[0\] 0 " "Info: Pin \"d\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nrd 0 " "Info: Pin \"nrd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nwr 0 " "Info: Pin \"nwr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "inst5 " "Info: Following pins have the same output enable: inst5" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { d[7] } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "d\[7\]" } } } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 392 72 248 408 "d\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { d[6] } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "d\[6\]" } } } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 392 72 248 408 "d\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { d[5] } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "d\[5\]" } } } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 392 72 248 408 "d\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { d[4] } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "d\[4\]" } } } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 392 72 248 408 "d\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { d[3] } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "d\[3\]" } } } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 392 72 248 408 "d\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { d[2] } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "d\[2\]" } } } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 392 72 248 408 "d\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { d[1] } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "d\[1\]" } } } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 392 72 248 408 "d\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { d[0] } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "d\[0\]" } } } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 392 72 248 408 "d\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "272 " "Info: Peak virtual memory: 272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 16 11:15:37 2019 " "Info: Processing ended: Sat Nov 16 11:15:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 16 11:15:39 2019 " "Info: Processing started: Sat Nov 16 11:15:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off USBupload_top -c USBupload_top " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off USBupload_top -c USBupload_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "218 " "Info: Peak virtual memory: 218 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 16 11:15:40 2019 " "Info: Processing ended: Sat Nov 16 11:15:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 16 11:15:41 2019 " "Info: Processing started: Sat Nov 16 11:15:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off USBupload_top -c USBupload_top --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off USBupload_top -c USBupload_top --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "USBupload:inst4\|dout\[7\] " "Warning: Node \"USBupload:inst4\|dout\[7\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "USBupload:inst4\|temp\[7\] " "Warning: Node \"USBupload:inst4\|temp\[7\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "USBupload:inst4\|dout\[6\] " "Warning: Node \"USBupload:inst4\|dout\[6\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "USBupload:inst4\|temp\[6\] " "Warning: Node \"USBupload:inst4\|temp\[6\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "USBupload:inst4\|dout\[5\] " "Warning: Node \"USBupload:inst4\|dout\[5\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "USBupload:inst4\|temp\[5\] " "Warning: Node \"USBupload:inst4\|temp\[5\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "USBupload:inst4\|dout\[4\] " "Warning: Node \"USBupload:inst4\|dout\[4\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "USBupload:inst4\|temp\[4\] " "Warning: Node \"USBupload:inst4\|temp\[4\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "USBupload:inst4\|dout\[3\] " "Warning: Node \"USBupload:inst4\|dout\[3\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "USBupload:inst4\|temp\[3\] " "Warning: Node \"USBupload:inst4\|temp\[3\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "USBupload:inst4\|dout\[2\] " "Warning: Node \"USBupload:inst4\|dout\[2\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "USBupload:inst4\|temp\[2\] " "Warning: Node \"USBupload:inst4\|temp\[2\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "USBupload:inst4\|dout\[1\] " "Warning: Node \"USBupload:inst4\|dout\[1\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "USBupload:inst4\|temp\[1\] " "Warning: Node \"USBupload:inst4\|temp\[1\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "USBupload:inst4\|dout\[0\] " "Warning: Node \"USBupload:inst4\|dout\[0\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "USBupload:inst4\|temp\[0\] " "Warning: Node \"USBupload:inst4\|temp\[0\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 208 72 240 224 "clk" "" } { 200 240 320 216 "clk" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "USBupload:inst4\|fstate.latch_data_from_host " "Info: Detected ripple clock \"USBupload:inst4\|fstate.latch_data_from_host\" as buffer" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "USBupload:inst4\|fstate.latch_data_from_host" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "USBupload:inst4\|fstate.send_data_host " "Info: Detected ripple clock \"USBupload:inst4\|fstate.send_data_host\" as buffer" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "USBupload:inst4\|fstate.send_data_host" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register USBupload:inst4\|fstate.latch_data_from_host USBupload:inst4\|fstate.wait_nTXE_low 340.02 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 340.02 MHz between source register \"USBupload:inst4\|fstate.latch_data_from_host\" and destination register \"USBupload:inst4\|fstate.wait_nTXE_low\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.763 ns + Longest register register " "Info: + Longest register to register delay is 0.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns USBupload:inst4\|fstate.latch_data_from_host 1 REG LCFF_X2_Y4_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y4_N1; Fanout = 4; REG Node = 'USBupload:inst4\|fstate.latch_data_from_host'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBupload:inst4|fstate.latch_data_from_host } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.206 ns) 0.655 ns USBupload:inst4\|Selector1~0 2 COMB LCCOMB_X2_Y4_N26 1 " "Info: 2: + IC(0.449 ns) + CELL(0.206 ns) = 0.655 ns; Loc. = LCCOMB_X2_Y4_N26; Fanout = 1; COMB Node = 'USBupload:inst4\|Selector1~0'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.655 ns" { USBupload:inst4|fstate.latch_data_from_host USBupload:inst4|Selector1~0 } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.763 ns USBupload:inst4\|fstate.wait_nTXE_low 3 REG LCFF_X2_Y4_N27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.763 ns; Loc. = LCFF_X2_Y4_N27; Fanout = 2; REG Node = 'USBupload:inst4\|fstate.wait_nTXE_low'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { USBupload:inst4|Selector1~0 USBupload:inst4|fstate.wait_nTXE_low } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 41.15 % ) " "Info: Total cell delay = 0.314 ns ( 41.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.449 ns ( 58.85 % ) " "Info: Total interconnect delay = 0.449 ns ( 58.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { USBupload:inst4|fstate.latch_data_from_host USBupload:inst4|Selector1~0 USBupload:inst4|fstate.wait_nTXE_low } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "0.763 ns" { USBupload:inst4|fstate.latch_data_from_host {} USBupload:inst4|Selector1~0 {} USBupload:inst4|fstate.wait_nTXE_low {} } { 0.000ns 0.449ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.283 ns - Smallest " "Info: - Smallest clock skew is -1.283 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.749 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 208 72 240 224 "clk" "" } { 200 240 320 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 4 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 208 72 240 224 "clk" "" } { 200 240 320 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 2.749 ns USBupload:inst4\|fstate.wait_nTXE_low 3 REG LCFF_X2_Y4_N27 2 " "Info: 3: + IC(0.830 ns) + CELL(0.666 ns) = 2.749 ns; Loc. = LCFF_X2_Y4_N27; Fanout = 2; REG Node = 'USBupload:inst4\|fstate.wait_nTXE_low'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { clk~clkctrl USBupload:inst4|fstate.wait_nTXE_low } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.61 % ) " "Info: Total cell delay = 1.776 ns ( 64.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.973 ns ( 35.39 % ) " "Info: Total interconnect delay = 0.973 ns ( 35.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk clk~clkctrl USBupload:inst4|fstate.wait_nTXE_low } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk {} clk~combout {} clk~clkctrl {} USBupload:inst4|fstate.wait_nTXE_low {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.032 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 4.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 208 72 240 224 "clk" "" } { 200 240 320 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.256 ns) + CELL(0.666 ns) 4.032 ns USBupload:inst4\|fstate.latch_data_from_host 2 REG LCFF_X2_Y4_N1 4 " "Info: 2: + IC(2.256 ns) + CELL(0.666 ns) = 4.032 ns; Loc. = LCFF_X2_Y4_N1; Fanout = 4; REG Node = 'USBupload:inst4\|fstate.latch_data_from_host'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.922 ns" { clk USBupload:inst4|fstate.latch_data_from_host } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 44.05 % ) " "Info: Total cell delay = 1.776 ns ( 44.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.256 ns ( 55.95 % ) " "Info: Total interconnect delay = 2.256 ns ( 55.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.032 ns" { clk USBupload:inst4|fstate.latch_data_from_host } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "4.032 ns" { clk {} clk~combout {} USBupload:inst4|fstate.latch_data_from_host {} } { 0.000ns 0.000ns 2.256ns } { 0.000ns 1.110ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk clk~clkctrl USBupload:inst4|fstate.wait_nTXE_low } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk {} clk~combout {} clk~clkctrl {} USBupload:inst4|fstate.wait_nTXE_low {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.032 ns" { clk USBupload:inst4|fstate.latch_data_from_host } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "4.032 ns" { clk {} clk~combout {} USBupload:inst4|fstate.latch_data_from_host {} } { 0.000ns 0.000ns 2.256ns } { 0.000ns 1.110ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { USBupload:inst4|fstate.latch_data_from_host USBupload:inst4|Selector1~0 USBupload:inst4|fstate.wait_nTXE_low } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "0.763 ns" { USBupload:inst4|fstate.latch_data_from_host {} USBupload:inst4|Selector1~0 {} USBupload:inst4|fstate.wait_nTXE_low {} } { 0.000ns 0.449ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk clk~clkctrl USBupload:inst4|fstate.wait_nTXE_low } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk {} clk~combout {} clk~clkctrl {} USBupload:inst4|fstate.wait_nTXE_low {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.032 ns" { clk USBupload:inst4|fstate.latch_data_from_host } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "4.032 ns" { clk {} clk~combout {} USBupload:inst4|fstate.latch_data_from_host {} } { 0.000ns 0.000ns 2.256ns } { 0.000ns 1.110ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBupload:inst4|fstate.wait_nTXE_low } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { USBupload:inst4|fstate.wait_nTXE_low {} } {  } {  } "" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 10 " "Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "USBupload:inst4\|fstate.set_WR_high USBupload:inst4\|temp\[5\] clk 4.013 ns " "Info: Found hold time violation between source  pin or register \"USBupload:inst4\|fstate.set_WR_high\" and destination pin or register \"USBupload:inst4\|temp\[5\]\" for clock \"clk\" (Hold time is 4.013 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.739 ns + Largest " "Info: + Largest clock skew is 5.739 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.488 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 208 72 240 224 "clk" "" } { 200 240 320 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.256 ns) + CELL(0.970 ns) 4.336 ns USBupload:inst4\|fstate.latch_data_from_host 2 REG LCFF_X2_Y4_N1 4 " "Info: 2: + IC(2.256 ns) + CELL(0.970 ns) = 4.336 ns; Loc. = LCFF_X2_Y4_N1; Fanout = 4; REG Node = 'USBupload:inst4\|fstate.latch_data_from_host'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "3.226 ns" { clk USBupload:inst4|fstate.latch_data_from_host } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.605 ns) + CELL(0.000 ns) 6.941 ns USBupload:inst4\|fstate.latch_data_from_host~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(2.605 ns) + CELL(0.000 ns) = 6.941 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'USBupload:inst4\|fstate.latch_data_from_host~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { USBupload:inst4|fstate.latch_data_from_host USBupload:inst4|fstate.latch_data_from_host~clkctrl } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.206 ns) 8.488 ns USBupload:inst4\|temp\[5\] 4 REG LCCOMB_X2_Y4_N18 1 " "Info: 4: + IC(1.341 ns) + CELL(0.206 ns) = 8.488 ns; Loc. = LCCOMB_X2_Y4_N18; Fanout = 1; REG Node = 'USBupload:inst4\|temp\[5\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { USBupload:inst4|fstate.latch_data_from_host~clkctrl USBupload:inst4|temp[5] } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.286 ns ( 26.93 % ) " "Info: Total cell delay = 2.286 ns ( 26.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.202 ns ( 73.07 % ) " "Info: Total interconnect delay = 6.202 ns ( 73.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.488 ns" { clk USBupload:inst4|fstate.latch_data_from_host USBupload:inst4|fstate.latch_data_from_host~clkctrl USBupload:inst4|temp[5] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.488 ns" { clk {} clk~combout {} USBupload:inst4|fstate.latch_data_from_host {} USBupload:inst4|fstate.latch_data_from_host~clkctrl {} USBupload:inst4|temp[5] {} } { 0.000ns 0.000ns 2.256ns 2.605ns 1.341ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.749 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 208 72 240 224 "clk" "" } { 200 240 320 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 4 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 208 72 240 224 "clk" "" } { 200 240 320 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 2.749 ns USBupload:inst4\|fstate.set_WR_high 3 REG LCFF_X2_Y4_N31 11 " "Info: 3: + IC(0.830 ns) + CELL(0.666 ns) = 2.749 ns; Loc. = LCFF_X2_Y4_N31; Fanout = 11; REG Node = 'USBupload:inst4\|fstate.set_WR_high'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { clk~clkctrl USBupload:inst4|fstate.set_WR_high } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.61 % ) " "Info: Total cell delay = 1.776 ns ( 64.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.973 ns ( 35.39 % ) " "Info: Total interconnect delay = 0.973 ns ( 35.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk clk~clkctrl USBupload:inst4|fstate.set_WR_high } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk {} clk~combout {} clk~clkctrl {} USBupload:inst4|fstate.set_WR_high {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.488 ns" { clk USBupload:inst4|fstate.latch_data_from_host USBupload:inst4|fstate.latch_data_from_host~clkctrl USBupload:inst4|temp[5] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.488 ns" { clk {} clk~combout {} USBupload:inst4|fstate.latch_data_from_host {} USBupload:inst4|fstate.latch_data_from_host~clkctrl {} USBupload:inst4|temp[5] {} } { 0.000ns 0.000ns 2.256ns 2.605ns 1.341ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.206ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk clk~clkctrl USBupload:inst4|fstate.set_WR_high } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk {} clk~combout {} clk~clkctrl {} USBupload:inst4|fstate.set_WR_high {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.422 ns - Shortest register register " "Info: - Shortest register to register delay is 1.422 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns USBupload:inst4\|fstate.set_WR_high 1 REG LCFF_X2_Y4_N31 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y4_N31; Fanout = 11; REG Node = 'USBupload:inst4\|fstate.set_WR_high'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBupload:inst4|fstate.set_WR_high } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.479 ns) + CELL(0.206 ns) 0.685 ns inst2\[5\]~2 2 COMB LCCOMB_X2_Y4_N14 1 " "Info: 2: + IC(0.479 ns) + CELL(0.206 ns) = 0.685 ns; Loc. = LCCOMB_X2_Y4_N14; Fanout = 1; COMB Node = 'inst2\[5\]~2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { USBupload:inst4|fstate.set_WR_high inst2[5]~2 } "NODE_NAME" } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 352 304 352 384 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.366 ns) 1.422 ns USBupload:inst4\|temp\[5\] 3 REG LCCOMB_X2_Y4_N18 1 " "Info: 3: + IC(0.371 ns) + CELL(0.366 ns) = 1.422 ns; Loc. = LCCOMB_X2_Y4_N18; Fanout = 1; REG Node = 'USBupload:inst4\|temp\[5\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { inst2[5]~2 USBupload:inst4|temp[5] } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.572 ns ( 40.23 % ) " "Info: Total cell delay = 0.572 ns ( 40.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.850 ns ( 59.77 % ) " "Info: Total interconnect delay = 0.850 ns ( 59.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { USBupload:inst4|fstate.set_WR_high inst2[5]~2 USBupload:inst4|temp[5] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "1.422 ns" { USBupload:inst4|fstate.set_WR_high {} inst2[5]~2 {} USBupload:inst4|temp[5] {} } { 0.000ns 0.479ns 0.371ns } { 0.000ns 0.206ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 38 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.488 ns" { clk USBupload:inst4|fstate.latch_data_from_host USBupload:inst4|fstate.latch_data_from_host~clkctrl USBupload:inst4|temp[5] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.488 ns" { clk {} clk~combout {} USBupload:inst4|fstate.latch_data_from_host {} USBupload:inst4|fstate.latch_data_from_host~clkctrl {} USBupload:inst4|temp[5] {} } { 0.000ns 0.000ns 2.256ns 2.605ns 1.341ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.206ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk clk~clkctrl USBupload:inst4|fstate.set_WR_high } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk {} clk~combout {} clk~clkctrl {} USBupload:inst4|fstate.set_WR_high {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { USBupload:inst4|fstate.set_WR_high inst2[5]~2 USBupload:inst4|temp[5] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "1.422 ns" { USBupload:inst4|fstate.set_WR_high {} inst2[5]~2 {} USBupload:inst4|temp[5] {} } { 0.000ns 0.479ns 0.371ns } { 0.000ns 0.206ns 0.366ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "USBupload:inst4\|fstate.wait_nTXE_low ntxe clk 5.674 ns register " "Info: tsu for register \"USBupload:inst4\|fstate.wait_nTXE_low\" (data pin = \"ntxe\", clock pin = \"clk\") is 5.674 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.463 ns + Longest pin register " "Info: + Longest pin to register delay is 8.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns ntxe 1 PIN PIN_4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_4; Fanout = 2; PIN Node = 'ntxe'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ntxe } "NODE_NAME" } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 256 96 264 272 "ntxe" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.749 ns) + CELL(0.651 ns) 8.355 ns USBupload:inst4\|Selector1~0 2 COMB LCCOMB_X2_Y4_N26 1 " "Info: 2: + IC(6.749 ns) + CELL(0.651 ns) = 8.355 ns; Loc. = LCCOMB_X2_Y4_N26; Fanout = 1; COMB Node = 'USBupload:inst4\|Selector1~0'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { ntxe USBupload:inst4|Selector1~0 } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.463 ns USBupload:inst4\|fstate.wait_nTXE_low 3 REG LCFF_X2_Y4_N27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.463 ns; Loc. = LCFF_X2_Y4_N27; Fanout = 2; REG Node = 'USBupload:inst4\|fstate.wait_nTXE_low'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { USBupload:inst4|Selector1~0 USBupload:inst4|fstate.wait_nTXE_low } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.714 ns ( 20.25 % ) " "Info: Total cell delay = 1.714 ns ( 20.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.749 ns ( 79.75 % ) " "Info: Total interconnect delay = 6.749 ns ( 79.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.463 ns" { ntxe USBupload:inst4|Selector1~0 USBupload:inst4|fstate.wait_nTXE_low } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.463 ns" { ntxe {} ntxe~combout {} USBupload:inst4|Selector1~0 {} USBupload:inst4|fstate.wait_nTXE_low {} } { 0.000ns 0.000ns 6.749ns 0.000ns } { 0.000ns 0.955ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.749 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 208 72 240 224 "clk" "" } { 200 240 320 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 4 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 208 72 240 224 "clk" "" } { 200 240 320 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 2.749 ns USBupload:inst4\|fstate.wait_nTXE_low 3 REG LCFF_X2_Y4_N27 2 " "Info: 3: + IC(0.830 ns) + CELL(0.666 ns) = 2.749 ns; Loc. = LCFF_X2_Y4_N27; Fanout = 2; REG Node = 'USBupload:inst4\|fstate.wait_nTXE_low'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { clk~clkctrl USBupload:inst4|fstate.wait_nTXE_low } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.61 % ) " "Info: Total cell delay = 1.776 ns ( 64.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.973 ns ( 35.39 % ) " "Info: Total interconnect delay = 0.973 ns ( 35.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk clk~clkctrl USBupload:inst4|fstate.wait_nTXE_low } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk {} clk~combout {} clk~clkctrl {} USBupload:inst4|fstate.wait_nTXE_low {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.463 ns" { ntxe USBupload:inst4|Selector1~0 USBupload:inst4|fstate.wait_nTXE_low } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.463 ns" { ntxe {} ntxe~combout {} USBupload:inst4|Selector1~0 {} USBupload:inst4|fstate.wait_nTXE_low {} } { 0.000ns 0.000ns 6.749ns 0.000ns } { 0.000ns 0.955ns 0.651ns 0.108ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk clk~clkctrl USBupload:inst4|fstate.wait_nTXE_low } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk {} clk~combout {} clk~clkctrl {} USBupload:inst4|fstate.wait_nTXE_low {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk d\[1\] USBupload:inst4\|dout\[1\] 13.502 ns register " "Info: tco from clock \"clk\" to destination pin \"d\[1\]\" through register \"USBupload:inst4\|dout\[1\]\" is 13.502 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.757 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 208 72 240 224 "clk" "" } { 200 240 320 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.256 ns) + CELL(0.970 ns) 4.336 ns USBupload:inst4\|fstate.send_data_host 2 REG LCFF_X2_Y4_N7 2 " "Info: 2: + IC(2.256 ns) + CELL(0.970 ns) = 4.336 ns; Loc. = LCFF_X2_Y4_N7; Fanout = 2; REG Node = 'USBupload:inst4\|fstate.send_data_host'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "3.226 ns" { clk USBupload:inst4|fstate.send_data_host } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.705 ns) + CELL(0.000 ns) 7.041 ns USBupload:inst4\|fstate.send_data_host~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(2.705 ns) + CELL(0.000 ns) = 7.041 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'USBupload:inst4\|fstate.send_data_host~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.705 ns" { USBupload:inst4|fstate.send_data_host USBupload:inst4|fstate.send_data_host~clkctrl } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(0.366 ns) 8.757 ns USBupload:inst4\|dout\[1\] 4 REG LCCOMB_X2_Y6_N24 1 " "Info: 4: + IC(1.350 ns) + CELL(0.366 ns) = 8.757 ns; Loc. = LCCOMB_X2_Y6_N24; Fanout = 1; REG Node = 'USBupload:inst4\|dout\[1\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { USBupload:inst4|fstate.send_data_host~clkctrl USBupload:inst4|dout[1] } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.446 ns ( 27.93 % ) " "Info: Total cell delay = 2.446 ns ( 27.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.311 ns ( 72.07 % ) " "Info: Total interconnect delay = 6.311 ns ( 72.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.757 ns" { clk USBupload:inst4|fstate.send_data_host USBupload:inst4|fstate.send_data_host~clkctrl USBupload:inst4|dout[1] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.757 ns" { clk {} clk~combout {} USBupload:inst4|fstate.send_data_host {} USBupload:inst4|fstate.send_data_host~clkctrl {} USBupload:inst4|dout[1] {} } { 0.000ns 0.000ns 2.256ns 2.705ns 1.350ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.745 ns + Longest register pin " "Info: + Longest register to pin delay is 4.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns USBupload:inst4\|dout\[1\] 1 REG LCCOMB_X2_Y6_N24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y6_N24; Fanout = 1; REG Node = 'USBupload:inst4\|dout\[1\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBupload:inst4|dout[1] } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(3.056 ns) 4.745 ns d\[1\] 2 PIN PIN_8 0 " "Info: 2: + IC(1.689 ns) + CELL(3.056 ns) = 4.745 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'd\[1\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.745 ns" { USBupload:inst4|dout[1] d[1] } "NODE_NAME" } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 392 72 248 408 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 64.40 % ) " "Info: Total cell delay = 3.056 ns ( 64.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.689 ns ( 35.60 % ) " "Info: Total interconnect delay = 1.689 ns ( 35.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.745 ns" { USBupload:inst4|dout[1] d[1] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "4.745 ns" { USBupload:inst4|dout[1] {} d[1] {} } { 0.000ns 1.689ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.757 ns" { clk USBupload:inst4|fstate.send_data_host USBupload:inst4|fstate.send_data_host~clkctrl USBupload:inst4|dout[1] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.757 ns" { clk {} clk~combout {} USBupload:inst4|fstate.send_data_host {} USBupload:inst4|fstate.send_data_host~clkctrl {} USBupload:inst4|dout[1] {} } { 0.000ns 0.000ns 2.256ns 2.705ns 1.350ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.366ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.745 ns" { USBupload:inst4|dout[1] d[1] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "4.745 ns" { USBupload:inst4|dout[1] {} d[1] {} } { 0.000ns 1.689ns } { 0.000ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "USBupload:inst4\|temp\[5\] d\[5\] clk 0.460 ns register " "Info: th for register \"USBupload:inst4\|temp\[5\]\" (data pin = \"d\[5\]\", clock pin = \"clk\") is 0.460 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.488 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 208 72 240 224 "clk" "" } { 200 240 320 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.256 ns) + CELL(0.970 ns) 4.336 ns USBupload:inst4\|fstate.latch_data_from_host 2 REG LCFF_X2_Y4_N1 4 " "Info: 2: + IC(2.256 ns) + CELL(0.970 ns) = 4.336 ns; Loc. = LCFF_X2_Y4_N1; Fanout = 4; REG Node = 'USBupload:inst4\|fstate.latch_data_from_host'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "3.226 ns" { clk USBupload:inst4|fstate.latch_data_from_host } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.605 ns) + CELL(0.000 ns) 6.941 ns USBupload:inst4\|fstate.latch_data_from_host~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(2.605 ns) + CELL(0.000 ns) = 6.941 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'USBupload:inst4\|fstate.latch_data_from_host~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { USBupload:inst4|fstate.latch_data_from_host USBupload:inst4|fstate.latch_data_from_host~clkctrl } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.206 ns) 8.488 ns USBupload:inst4\|temp\[5\] 4 REG LCCOMB_X2_Y4_N18 1 " "Info: 4: + IC(1.341 ns) + CELL(0.206 ns) = 8.488 ns; Loc. = LCCOMB_X2_Y4_N18; Fanout = 1; REG Node = 'USBupload:inst4\|temp\[5\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { USBupload:inst4|fstate.latch_data_from_host~clkctrl USBupload:inst4|temp[5] } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.286 ns ( 26.93 % ) " "Info: Total cell delay = 2.286 ns ( 26.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.202 ns ( 73.07 % ) " "Info: Total interconnect delay = 6.202 ns ( 73.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.488 ns" { clk USBupload:inst4|fstate.latch_data_from_host USBupload:inst4|fstate.latch_data_from_host~clkctrl USBupload:inst4|temp[5] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.488 ns" { clk {} clk~combout {} USBupload:inst4|fstate.latch_data_from_host {} USBupload:inst4|fstate.latch_data_from_host~clkctrl {} USBupload:inst4|temp[5] {} } { 0.000ns 0.000ns 2.256ns 2.605ns 1.341ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.028 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns d\[5\] 1 PIN PIN_26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_26; Fanout = 1; PIN Node = 'd\[5\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[5] } "NODE_NAME" } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 392 72 248 408 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns d~2 2 COMB IOC_X0_Y5_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = IOC_X0_Y5_N2; Fanout = 1; COMB Node = 'd~2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { d[5] d~2 } "NODE_NAME" } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 392 72 248 408 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.017 ns) + CELL(0.319 ns) 7.291 ns inst2\[5\]~2 3 COMB LCCOMB_X2_Y4_N14 1 " "Info: 3: + IC(6.017 ns) + CELL(0.319 ns) = 7.291 ns; Loc. = LCCOMB_X2_Y4_N14; Fanout = 1; COMB Node = 'inst2\[5\]~2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.336 ns" { d~2 inst2[5]~2 } "NODE_NAME" } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 352 304 352 384 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.366 ns) 8.028 ns USBupload:inst4\|temp\[5\] 4 REG LCCOMB_X2_Y4_N18 1 " "Info: 4: + IC(0.371 ns) + CELL(0.366 ns) = 8.028 ns; Loc. = LCCOMB_X2_Y4_N18; Fanout = 1; REG Node = 'USBupload:inst4\|temp\[5\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { inst2[5]~2 USBupload:inst4|temp[5] } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.640 ns ( 20.43 % ) " "Info: Total cell delay = 1.640 ns ( 20.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.388 ns ( 79.57 % ) " "Info: Total interconnect delay = 6.388 ns ( 79.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.028 ns" { d[5] d~2 inst2[5]~2 USBupload:inst4|temp[5] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.028 ns" { d[5] {} d~2 {} inst2[5]~2 {} USBupload:inst4|temp[5] {} } { 0.000ns 0.000ns 6.017ns 0.371ns } { 0.000ns 0.955ns 0.319ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.488 ns" { clk USBupload:inst4|fstate.latch_data_from_host USBupload:inst4|fstate.latch_data_from_host~clkctrl USBupload:inst4|temp[5] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.488 ns" { clk {} clk~combout {} USBupload:inst4|fstate.latch_data_from_host {} USBupload:inst4|fstate.latch_data_from_host~clkctrl {} USBupload:inst4|temp[5] {} } { 0.000ns 0.000ns 2.256ns 2.605ns 1.341ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.206ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.028 ns" { d[5] d~2 inst2[5]~2 USBupload:inst4|temp[5] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.028 ns" { d[5] {} d~2 {} inst2[5]~2 {} USBupload:inst4|temp[5] {} } { 0.000ns 0.000ns 6.017ns 0.371ns } { 0.000ns 0.955ns 0.319ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 20 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 16 11:15:41 2019 " "Info: Processing ended: Sat Nov 16 11:15:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 35 s " "Info: Quartus II Full Compilation was successful. 0 errors, 35 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
