INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/Multiplier/Multiplier.srcs/sources_1/new/FlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/Multiplier/Multiplier.srcs/sources_1/new/Parrallel Buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ParallelBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/CrossBar/CrossBar.srcs/sources_1/imports/new/XBar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/Multiplier/Multiplier.srcs/sources_1/new/dataSplit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataSplit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/Multiplier/Multiplier.srcs/sources_1/new/integercomputeBlockPynq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integercomputeBlockPynq
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/Multiplier/Multiplier.srcs/sources_1/new/integercomputeBlockPynq.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/Multiplier/Multiplier.srcs/sources_1/new/multiplyComputePynq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyComputePynq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/CrossBar/CrossBar.srcs/sim_1/new/multiplyXbar_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyXBar_tb
