{
    "nl": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/34-openroad-resizertimingpostcts/pm32.nl.v",
    "pnl": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/34-openroad-resizertimingpostcts/pm32.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/36-openroad-globalrouting/pm32.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/36-openroad-globalrouting/pm32.odb",
    "sdc": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/34-openroad-resizertimingpostcts/pm32.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/11-openroad-staprepnr/nom_tt_025C_1v80/pm32__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/11-openroad-staprepnr/nom_ss_100C_1v60/pm32__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/11-openroad-staprepnr/nom_ff_n40C_1v95/pm32__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/05-yosys-jsonheader/pm32.h.json",
    "vh": "/Users/chukwufumnanyaogbogu/Documents/GitHub/openlane2/my_designs/pm32/runs/RUN_2024-05-30_13-44-48/27-odb-writeverilogheader/pm32.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 442,
        "design__inferred_latch__count": 0,
        "design__instance__count": 1290,
        "design__instance__area": 10487.6,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 8,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.000582132,
        "power__switching__total": 0.000221134,
        "power__leakage__total": 5.74077e-09,
        "power__total": 0.000803271,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.020616,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.020616,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.307922,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 18.3199,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.307922,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 22.983,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 329,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 7,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 3,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.0,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.0,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.639013,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 16.443739,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.639013,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 22.145041,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 296,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 7,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 1,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.0,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.0,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.0397,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 18.697655,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.0397,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 23.997465,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 8,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0.020616,
        "clock__skew__worst_setup": 0.020616,
        "timing__hold__ws": 0.307922,
        "timing__setup__ws": 18.3199,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.307922,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 22.983,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 138.125 148.845",
        "design__core__bbox": "5.52 10.88 132.48 136.0",
        "flow__warnings__count": 0,
        "flow__errors__count": 0,
        "design__io": 134,
        "design__die__area": 20559.2,
        "design__core__area": 15885.2,
        "design__instance__count__stdcell": 1290,
        "design__instance__area__stdcell": 10487.6,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.660208,
        "design__instance__utilization__stdcell": 0.660208,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 132,
        "design__io__hpwl": 6900980,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 3846.89,
        "design__instance__displacement__mean": 2.783,
        "design__instance__displacement__max": 58.88,
        "route__wirelength__estimated": 19483.7,
        "design__violations": 0,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 193,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0
    }
}