{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 27 22:27:43 2011 " "Info: Processing started: Tue Sep 27 22:27:43 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SDRAM_TOP -c SDRAM_TOP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SDRAM_TOP -c SDRAM_TOP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sys_clk " "Info: Assuming node \"sys_clk\" is an undefined clock" {  } { { "RTL/sdr_tb.v" "" { Text "D:/2.3/SDRAM/RTL/sdr_tb.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sys_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "BFM:BFM_U0\|sys_CLK " "Info: Detected ripple clock \"BFM:BFM_U0\|sys_CLK\" as buffer" {  } { { "RTL/BFM.v" "" { Text "D:/2.3/SDRAM/RTL/BFM.v" 18 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "BFM:BFM_U0\|sys_CLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sys_clk register BFM:BFM_U0\|wr_rd_cnt\[2\] register sdr_top:UUT\|sdr_ctrl:U1\|cState\[1\] 84.95 MHz 11.772 ns Internal " "Info: Clock \"sys_clk\" has Internal fmax of 84.95 MHz between source register \"BFM:BFM_U0\|wr_rd_cnt\[2\]\" and destination register \"sdr_top:UUT\|sdr_ctrl:U1\|cState\[1\]\" (period= 11.772 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.623 ns + Longest register register " "Info: + Longest register to register delay is 5.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BFM:BFM_U0\|wr_rd_cnt\[2\] 1 REG LCFF_X21_Y5_N9 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y5_N9; Fanout = 16; REG Node = 'BFM:BFM_U0\|wr_rd_cnt\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { BFM:BFM_U0|wr_rd_cnt[2] } "NODE_NAME" } } { "RTL/BFM.v" "" { Text "D:/2.3/SDRAM/RTL/BFM.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.616 ns) 1.732 ns sdr_top:UUT\|sdr_ctrl:U1\|always4~99 2 COMB LCCOMB_X22_Y5_N20 1 " "Info: 2: + IC(1.116 ns) + CELL(0.616 ns) = 1.732 ns; Loc. = LCCOMB_X22_Y5_N20; Fanout = 1; COMB Node = 'sdr_top:UUT\|sdr_ctrl:U1\|always4~99'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.732 ns" { BFM:BFM_U0|wr_rd_cnt[2] sdr_top:UUT|sdr_ctrl:U1|always4~99 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.370 ns) 2.489 ns sdr_top:UUT\|sdr_ctrl:U1\|always4~101 3 COMB LCCOMB_X22_Y5_N4 1 " "Info: 3: + IC(0.387 ns) + CELL(0.370 ns) = 2.489 ns; Loc. = LCCOMB_X22_Y5_N4; Fanout = 1; COMB Node = 'sdr_top:UUT\|sdr_ctrl:U1\|always4~101'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { sdr_top:UUT|sdr_ctrl:U1|always4~99 sdr_top:UUT|sdr_ctrl:U1|always4~101 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.319 ns) 3.194 ns sdr_top:UUT\|sdr_ctrl:U1\|always4~106 4 COMB LCCOMB_X22_Y5_N26 2 " "Info: 4: + IC(0.386 ns) + CELL(0.319 ns) = 3.194 ns; Loc. = LCCOMB_X22_Y5_N26; Fanout = 2; COMB Node = 'sdr_top:UUT\|sdr_ctrl:U1\|always4~106'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { sdr_top:UUT|sdr_ctrl:U1|always4~101 sdr_top:UUT|sdr_ctrl:U1|always4~106 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 3.778 ns sdr_top:UUT\|sdr_ctrl:U1\|cState\[0\]~2238 5 COMB LCCOMB_X22_Y5_N22 2 " "Info: 5: + IC(0.378 ns) + CELL(0.206 ns) = 3.778 ns; Loc. = LCCOMB_X22_Y5_N22; Fanout = 2; COMB Node = 'sdr_top:UUT\|sdr_ctrl:U1\|cState\[0\]~2238'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { sdr_top:UUT|sdr_ctrl:U1|always4~106 sdr_top:UUT|sdr_ctrl:U1|cState[0]~2238 } "NODE_NAME" } } { "RTL/sdr_ctrl.v" "" { Text "D:/2.3/SDRAM/RTL/sdr_ctrl.v" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 4.358 ns sdr_top:UUT\|sdr_ctrl:U1\|cState\[0\]~2239 6 COMB LCCOMB_X22_Y5_N12 1 " "Info: 6: + IC(0.374 ns) + CELL(0.206 ns) = 4.358 ns; Loc. = LCCOMB_X22_Y5_N12; Fanout = 1; COMB Node = 'sdr_top:UUT\|sdr_ctrl:U1\|cState\[0\]~2239'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { sdr_top:UUT|sdr_ctrl:U1|cState[0]~2238 sdr_top:UUT|sdr_ctrl:U1|cState[0]~2239 } "NODE_NAME" } } { "RTL/sdr_ctrl.v" "" { Text "D:/2.3/SDRAM/RTL/sdr_ctrl.v" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 4.929 ns sdr_top:UUT\|sdr_ctrl:U1\|cState\[0\]~2240 7 COMB LCCOMB_X22_Y5_N28 2 " "Info: 7: + IC(0.365 ns) + CELL(0.206 ns) = 4.929 ns; Loc. = LCCOMB_X22_Y5_N28; Fanout = 2; COMB Node = 'sdr_top:UUT\|sdr_ctrl:U1\|cState\[0\]~2240'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { sdr_top:UUT|sdr_ctrl:U1|cState[0]~2239 sdr_top:UUT|sdr_ctrl:U1|cState[0]~2240 } "NODE_NAME" } } { "RTL/sdr_ctrl.v" "" { Text "D:/2.3/SDRAM/RTL/sdr_ctrl.v" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 5.515 ns sdr_top:UUT\|sdr_ctrl:U1\|cState\[1\]~2245 8 COMB LCCOMB_X22_Y5_N8 1 " "Info: 8: + IC(0.380 ns) + CELL(0.206 ns) = 5.515 ns; Loc. = LCCOMB_X22_Y5_N8; Fanout = 1; COMB Node = 'sdr_top:UUT\|sdr_ctrl:U1\|cState\[1\]~2245'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { sdr_top:UUT|sdr_ctrl:U1|cState[0]~2240 sdr_top:UUT|sdr_ctrl:U1|cState[1]~2245 } "NODE_NAME" } } { "RTL/sdr_ctrl.v" "" { Text "D:/2.3/SDRAM/RTL/sdr_ctrl.v" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.623 ns sdr_top:UUT\|sdr_ctrl:U1\|cState\[1\] 9 REG LCFF_X22_Y5_N9 20 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 5.623 ns; Loc. = LCFF_X22_Y5_N9; Fanout = 20; REG Node = 'sdr_top:UUT\|sdr_ctrl:U1\|cState\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sdr_top:UUT|sdr_ctrl:U1|cState[1]~2245 sdr_top:UUT|sdr_ctrl:U1|cState[1] } "NODE_NAME" } } { "RTL/sdr_ctrl.v" "" { Text "D:/2.3/SDRAM/RTL/sdr_ctrl.v" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.237 ns ( 39.78 % ) " "Info: Total cell delay = 2.237 ns ( 39.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.386 ns ( 60.22 % ) " "Info: Total interconnect delay = 3.386 ns ( 60.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.623 ns" { BFM:BFM_U0|wr_rd_cnt[2] sdr_top:UUT|sdr_ctrl:U1|always4~99 sdr_top:UUT|sdr_ctrl:U1|always4~101 sdr_top:UUT|sdr_ctrl:U1|always4~106 sdr_top:UUT|sdr_ctrl:U1|cState[0]~2238 sdr_top:UUT|sdr_ctrl:U1|cState[0]~2239 sdr_top:UUT|sdr_ctrl:U1|cState[0]~2240 sdr_top:UUT|sdr_ctrl:U1|cState[1]~2245 sdr_top:UUT|sdr_ctrl:U1|cState[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.623 ns" { BFM:BFM_U0|wr_rd_cnt[2] {} sdr_top:UUT|sdr_ctrl:U1|always4~99 {} sdr_top:UUT|sdr_ctrl:U1|always4~101 {} sdr_top:UUT|sdr_ctrl:U1|always4~106 {} sdr_top:UUT|sdr_ctrl:U1|cState[0]~2238 {} sdr_top:UUT|sdr_ctrl:U1|cState[0]~2239 {} sdr_top:UUT|sdr_ctrl:U1|cState[0]~2240 {} sdr_top:UUT|sdr_ctrl:U1|cState[1]~2245 {} sdr_top:UUT|sdr_ctrl:U1|cState[1] {} } { 0.000ns 1.116ns 0.387ns 0.386ns 0.378ns 0.374ns 0.365ns 0.380ns 0.000ns } { 0.000ns 0.616ns 0.370ns 0.319ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 6.652 ns + Shortest register " "Info: + Shortest clock path from clock \"sys_clk\" to destination register is 6.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/sdr_tb.v" "" { Text "D:/2.3/SDRAM/RTL/sdr_tb.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.845 ns) + CELL(0.970 ns) 3.915 ns BFM:BFM_U0\|sys_CLK 2 REG LCFF_X27_Y6_N1 4 " "Info: 2: + IC(1.845 ns) + CELL(0.970 ns) = 3.915 ns; Loc. = LCFF_X27_Y6_N1; Fanout = 4; REG Node = 'BFM:BFM_U0\|sys_CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { sys_clk BFM:BFM_U0|sys_CLK } "NODE_NAME" } } { "RTL/BFM.v" "" { Text "D:/2.3/SDRAM/RTL/BFM.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.000 ns) 5.147 ns BFM:BFM_U0\|sys_CLK~clkctrl 3 COMB CLKCTRL_G6 680 " "Info: 3: + IC(1.232 ns) + CELL(0.000 ns) = 5.147 ns; Loc. = CLKCTRL_G6; Fanout = 680; COMB Node = 'BFM:BFM_U0\|sys_CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { BFM:BFM_U0|sys_CLK BFM:BFM_U0|sys_CLK~clkctrl } "NODE_NAME" } } { "RTL/BFM.v" "" { Text "D:/2.3/SDRAM/RTL/BFM.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 6.652 ns sdr_top:UUT\|sdr_ctrl:U1\|cState\[1\] 4 REG LCFF_X22_Y5_N9 20 " "Info: 4: + IC(0.839 ns) + CELL(0.666 ns) = 6.652 ns; Loc. = LCFF_X22_Y5_N9; Fanout = 20; REG Node = 'sdr_top:UUT\|sdr_ctrl:U1\|cState\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { BFM:BFM_U0|sys_CLK~clkctrl sdr_top:UUT|sdr_ctrl:U1|cState[1] } "NODE_NAME" } } { "RTL/sdr_ctrl.v" "" { Text "D:/2.3/SDRAM/RTL/sdr_ctrl.v" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 41.13 % ) " "Info: Total cell delay = 2.736 ns ( 41.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.916 ns ( 58.87 % ) " "Info: Total interconnect delay = 3.916 ns ( 58.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.652 ns" { sys_clk BFM:BFM_U0|sys_CLK BFM:BFM_U0|sys_CLK~clkctrl sdr_top:UUT|sdr_ctrl:U1|cState[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.652 ns" { sys_clk {} sys_clk~combout {} BFM:BFM_U0|sys_CLK {} BFM:BFM_U0|sys_CLK~clkctrl {} sdr_top:UUT|sdr_ctrl:U1|cState[1] {} } { 0.000ns 0.000ns 1.845ns 1.232ns 0.839ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 6.651 ns - Longest register " "Info: - Longest clock path from clock \"sys_clk\" to source register is 6.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/sdr_tb.v" "" { Text "D:/2.3/SDRAM/RTL/sdr_tb.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.845 ns) + CELL(0.970 ns) 3.915 ns BFM:BFM_U0\|sys_CLK 2 REG LCFF_X27_Y6_N1 4 " "Info: 2: + IC(1.845 ns) + CELL(0.970 ns) = 3.915 ns; Loc. = LCFF_X27_Y6_N1; Fanout = 4; REG Node = 'BFM:BFM_U0\|sys_CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { sys_clk BFM:BFM_U0|sys_CLK } "NODE_NAME" } } { "RTL/BFM.v" "" { Text "D:/2.3/SDRAM/RTL/BFM.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.000 ns) 5.147 ns BFM:BFM_U0\|sys_CLK~clkctrl 3 COMB CLKCTRL_G6 680 " "Info: 3: + IC(1.232 ns) + CELL(0.000 ns) = 5.147 ns; Loc. = CLKCTRL_G6; Fanout = 680; COMB Node = 'BFM:BFM_U0\|sys_CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { BFM:BFM_U0|sys_CLK BFM:BFM_U0|sys_CLK~clkctrl } "NODE_NAME" } } { "RTL/BFM.v" "" { Text "D:/2.3/SDRAM/RTL/BFM.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 6.651 ns BFM:BFM_U0\|wr_rd_cnt\[2\] 4 REG LCFF_X21_Y5_N9 16 " "Info: 4: + IC(0.838 ns) + CELL(0.666 ns) = 6.651 ns; Loc. = LCFF_X21_Y5_N9; Fanout = 16; REG Node = 'BFM:BFM_U0\|wr_rd_cnt\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { BFM:BFM_U0|sys_CLK~clkctrl BFM:BFM_U0|wr_rd_cnt[2] } "NODE_NAME" } } { "RTL/BFM.v" "" { Text "D:/2.3/SDRAM/RTL/BFM.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 41.14 % ) " "Info: Total cell delay = 2.736 ns ( 41.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.915 ns ( 58.86 % ) " "Info: Total interconnect delay = 3.915 ns ( 58.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.651 ns" { sys_clk BFM:BFM_U0|sys_CLK BFM:BFM_U0|sys_CLK~clkctrl BFM:BFM_U0|wr_rd_cnt[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.651 ns" { sys_clk {} sys_clk~combout {} BFM:BFM_U0|sys_CLK {} BFM:BFM_U0|sys_CLK~clkctrl {} BFM:BFM_U0|wr_rd_cnt[2] {} } { 0.000ns 0.000ns 1.845ns 1.232ns 0.838ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.652 ns" { sys_clk BFM:BFM_U0|sys_CLK BFM:BFM_U0|sys_CLK~clkctrl sdr_top:UUT|sdr_ctrl:U1|cState[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.652 ns" { sys_clk {} sys_clk~combout {} BFM:BFM_U0|sys_CLK {} BFM:BFM_U0|sys_CLK~clkctrl {} sdr_top:UUT|sdr_ctrl:U1|cState[1] {} } { 0.000ns 0.000ns 1.845ns 1.232ns 0.839ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.651 ns" { sys_clk BFM:BFM_U0|sys_CLK BFM:BFM_U0|sys_CLK~clkctrl BFM:BFM_U0|wr_rd_cnt[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.651 ns" { sys_clk {} sys_clk~combout {} BFM:BFM_U0|sys_CLK {} BFM:BFM_U0|sys_CLK~clkctrl {} BFM:BFM_U0|wr_rd_cnt[2] {} } { 0.000ns 0.000ns 1.845ns 1.232ns 0.838ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "RTL/BFM.v" "" { Text "D:/2.3/SDRAM/RTL/BFM.v" 94 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "RTL/sdr_ctrl.v" "" { Text "D:/2.3/SDRAM/RTL/sdr_ctrl.v" 164 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "RTL/BFM.v" "" { Text "D:/2.3/SDRAM/RTL/BFM.v" 94 -1 0 } } { "RTL/sdr_ctrl.v" "" { Text "D:/2.3/SDRAM/RTL/sdr_ctrl.v" 164 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.623 ns" { BFM:BFM_U0|wr_rd_cnt[2] sdr_top:UUT|sdr_ctrl:U1|always4~99 sdr_top:UUT|sdr_ctrl:U1|always4~101 sdr_top:UUT|sdr_ctrl:U1|always4~106 sdr_top:UUT|sdr_ctrl:U1|cState[0]~2238 sdr_top:UUT|sdr_ctrl:U1|cState[0]~2239 sdr_top:UUT|sdr_ctrl:U1|cState[0]~2240 sdr_top:UUT|sdr_ctrl:U1|cState[1]~2245 sdr_top:UUT|sdr_ctrl:U1|cState[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.623 ns" { BFM:BFM_U0|wr_rd_cnt[2] {} sdr_top:UUT|sdr_ctrl:U1|always4~99 {} sdr_top:UUT|sdr_ctrl:U1|always4~101 {} sdr_top:UUT|sdr_ctrl:U1|always4~106 {} sdr_top:UUT|sdr_ctrl:U1|cState[0]~2238 {} sdr_top:UUT|sdr_ctrl:U1|cState[0]~2239 {} sdr_top:UUT|sdr_ctrl:U1|cState[0]~2240 {} sdr_top:UUT|sdr_ctrl:U1|cState[1]~2245 {} sdr_top:UUT|sdr_ctrl:U1|cState[1] {} } { 0.000ns 1.116ns 0.387ns 0.386ns 0.378ns 0.374ns 0.365ns 0.380ns 0.000ns } { 0.000ns 0.616ns 0.370ns 0.319ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.652 ns" { sys_clk BFM:BFM_U0|sys_CLK BFM:BFM_U0|sys_CLK~clkctrl sdr_top:UUT|sdr_ctrl:U1|cState[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.652 ns" { sys_clk {} sys_clk~combout {} BFM:BFM_U0|sys_CLK {} BFM:BFM_U0|sys_CLK~clkctrl {} sdr_top:UUT|sdr_ctrl:U1|cState[1] {} } { 0.000ns 0.000ns 1.845ns 1.232ns 0.839ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.651 ns" { sys_clk BFM:BFM_U0|sys_CLK BFM:BFM_U0|sys_CLK~clkctrl BFM:BFM_U0|wr_rd_cnt[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.651 ns" { sys_clk {} sys_clk~combout {} BFM:BFM_U0|sys_CLK {} BFM:BFM_U0|sys_CLK~clkctrl {} BFM:BFM_U0|wr_rd_cnt[2] {} } { 0.000ns 0.000ns 1.845ns 1.232ns 0.838ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|jtag_debug_mode register sld_hub:sld_hub_inst\|hub_tdo_reg 95.51 MHz 10.47 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 95.51 MHz between source register \"sld_hub:sld_hub_inst\|jtag_debug_mode\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo_reg\" (period= 10.47 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.972 ns + Longest register register " "Info: + Longest register to register delay is 4.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|jtag_debug_mode 1 REG LCFF_X8_Y5_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y5_N31; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_debug_mode'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|jtag_debug_mode } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 394 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.624 ns) 1.065 ns sld_hub:sld_hub_inst\|node_ena~10 2 COMB LCCOMB_X8_Y5_N12 6 " "Info: 2: + IC(0.441 ns) + CELL(0.624 ns) = 1.065 ns; Loc. = LCCOMB_X8_Y5_N12; Fanout = 6; COMB Node = 'sld_hub:sld_hub_inst\|node_ena~10'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { sld_hub:sld_hub_inst|jtag_debug_mode sld_hub:sld_hub_inst|node_ena~10 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.206 ns) 1.963 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~31 3 COMB LCCOMB_X9_Y5_N12 4 " "Info: 3: + IC(0.692 ns) + CELL(0.206 ns) = 1.963 ns; Loc. = LCCOMB_X9_Y5_N12; Fanout = 4; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~31'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { sld_hub:sld_hub_inst|node_ena~10 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 803 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 2.560 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~55 4 COMB LCCOMB_X9_Y5_N30 18 " "Info: 4: + IC(0.391 ns) + CELL(0.206 ns) = 2.560 ns; Loc. = LCCOMB_X9_Y5_N30; Fanout = 18; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~55'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 3.143 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~425 5 COMB LCCOMB_X9_Y5_N10 1 " "Info: 5: + IC(0.377 ns) + CELL(0.206 ns) = 3.143 ns; Loc. = LCCOMB_X9_Y5_N10; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~425'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 512 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 3.730 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~428 6 COMB LCCOMB_X9_Y5_N26 1 " "Info: 6: + IC(0.381 ns) + CELL(0.206 ns) = 3.730 ns; Loc. = LCCOMB_X9_Y5_N26; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~428'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 512 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 4.295 ns sld_hub:sld_hub_inst\|hub_tdo_reg~294 7 COMB LCCOMB_X9_Y5_N18 1 " "Info: 7: + IC(0.359 ns) + CELL(0.206 ns) = 4.295 ns; Loc. = LCCOMB_X9_Y5_N18; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~294'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 sld_hub:sld_hub_inst|hub_tdo_reg~294 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 4.864 ns sld_hub:sld_hub_inst\|hub_tdo_reg~295 8 COMB LCCOMB_X9_Y5_N4 1 " "Info: 8: + IC(0.363 ns) + CELL(0.206 ns) = 4.864 ns; Loc. = LCCOMB_X9_Y5_N4; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~295'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.972 ns sld_hub:sld_hub_inst\|hub_tdo_reg 9 REG LCFF_X9_Y5_N5 2 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 4.972 ns; Loc. = LCFF_X9_Y5_N5; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.968 ns ( 39.58 % ) " "Info: Total cell delay = 1.968 ns ( 39.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.004 ns ( 60.42 % ) " "Info: Total interconnect delay = 3.004 ns ( 60.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.972 ns" { sld_hub:sld_hub_inst|jtag_debug_mode sld_hub:sld_hub_inst|node_ena~10 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.972 ns" { sld_hub:sld_hub_inst|jtag_debug_mode {} sld_hub:sld_hub_inst|node_ena~10 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 {} sld_hub:sld_hub_inst|hub_tdo_reg~294 {} sld_hub:sld_hub_inst|hub_tdo_reg~295 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.441ns 0.692ns 0.391ns 0.377ns 0.381ns 0.359ns 0.363ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.307 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.307 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.811 ns) + CELL(0.000 ns) 3.811 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 540 " "Info: 2: + IC(3.811 ns) + CELL(0.000 ns) = 3.811 ns; Loc. = CLKCTRL_G3; Fanout = 540; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.811 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 5.307 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X9_Y5_N5 2 " "Info: 3: + IC(0.830 ns) + CELL(0.666 ns) = 5.307 ns; Loc. = LCFF_X9_Y5_N5; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.55 % ) " "Info: Total cell delay = 0.666 ns ( 12.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.641 ns ( 87.45 % ) " "Info: Total interconnect delay = 4.641 ns ( 87.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.307 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.307 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 3.811ns 0.830ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 5.306 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 5.306 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.811 ns) + CELL(0.000 ns) 3.811 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 540 " "Info: 2: + IC(3.811 ns) + CELL(0.000 ns) = 3.811 ns; Loc. = CLKCTRL_G3; Fanout = 540; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.811 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 5.306 ns sld_hub:sld_hub_inst\|jtag_debug_mode 3 REG LCFF_X8_Y5_N31 2 " "Info: 3: + IC(0.829 ns) + CELL(0.666 ns) = 5.306 ns; Loc. = LCFF_X8_Y5_N31; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_debug_mode'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 394 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.55 % ) " "Info: Total cell delay = 0.666 ns ( 12.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.640 ns ( 87.45 % ) " "Info: Total interconnect delay = 4.640 ns ( 87.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.306 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.306 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_debug_mode {} } { 0.000ns 3.811ns 0.829ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.307 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.307 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 3.811ns 0.830ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.306 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.306 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_debug_mode {} } { 0.000ns 3.811ns 0.829ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 394 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 394 -1 0 } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.972 ns" { sld_hub:sld_hub_inst|jtag_debug_mode sld_hub:sld_hub_inst|node_ena~10 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.972 ns" { sld_hub:sld_hub_inst|jtag_debug_mode {} sld_hub:sld_hub_inst|node_ena~10 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 {} sld_hub:sld_hub_inst|hub_tdo_reg~294 {} sld_hub:sld_hub_inst|hub_tdo_reg~295 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.441ns 0.692ns 0.391ns 0.377ns 0.381ns 0.359ns 0.363ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.307 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.307 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 3.811ns 0.830ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.306 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.306 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_debug_mode {} } { 0.000ns 3.811ns 0.829ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "sys_clk 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"sys_clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "BFM:BFM_U0\|sys_DLY_100US sdr_top:UUT\|sdr_ctrl:U1\|iState\[0\] sys_clk 38 ps " "Info: Found hold time violation between source  pin or register \"BFM:BFM_U0\|sys_DLY_100US\" and destination pin or register \"sdr_top:UUT\|sdr_ctrl:U1\|iState\[0\]\" for clock \"sys_clk\" (Hold time is 38 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.890 ns + Largest " "Info: + Largest clock skew is 3.890 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 6.643 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to destination register is 6.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/sdr_tb.v" "" { Text "D:/2.3/SDRAM/RTL/sdr_tb.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.845 ns) + CELL(0.970 ns) 3.915 ns BFM:BFM_U0\|sys_CLK 2 REG LCFF_X27_Y6_N1 4 " "Info: 2: + IC(1.845 ns) + CELL(0.970 ns) = 3.915 ns; Loc. = LCFF_X27_Y6_N1; Fanout = 4; REG Node = 'BFM:BFM_U0\|sys_CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { sys_clk BFM:BFM_U0|sys_CLK } "NODE_NAME" } } { "RTL/BFM.v" "" { Text "D:/2.3/SDRAM/RTL/BFM.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.000 ns) 5.147 ns BFM:BFM_U0\|sys_CLK~clkctrl 3 COMB CLKCTRL_G6 680 " "Info: 3: + IC(1.232 ns) + CELL(0.000 ns) = 5.147 ns; Loc. = CLKCTRL_G6; Fanout = 680; COMB Node = 'BFM:BFM_U0\|sys_CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { BFM:BFM_U0|sys_CLK BFM:BFM_U0|sys_CLK~clkctrl } "NODE_NAME" } } { "RTL/BFM.v" "" { Text "D:/2.3/SDRAM/RTL/BFM.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 6.643 ns sdr_top:UUT\|sdr_ctrl:U1\|iState\[0\] 4 REG LCFF_X22_Y7_N11 13 " "Info: 4: + IC(0.830 ns) + CELL(0.666 ns) = 6.643 ns; Loc. = LCFF_X22_Y7_N11; Fanout = 13; REG Node = 'sdr_top:UUT\|sdr_ctrl:U1\|iState\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { BFM:BFM_U0|sys_CLK~clkctrl sdr_top:UUT|sdr_ctrl:U1|iState[0] } "NODE_NAME" } } { "RTL/sdr_ctrl.v" "" { Text "D:/2.3/SDRAM/RTL/sdr_ctrl.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 41.19 % ) " "Info: Total cell delay = 2.736 ns ( 41.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.907 ns ( 58.81 % ) " "Info: Total interconnect delay = 3.907 ns ( 58.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.643 ns" { sys_clk BFM:BFM_U0|sys_CLK BFM:BFM_U0|sys_CLK~clkctrl sdr_top:UUT|sdr_ctrl:U1|iState[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.643 ns" { sys_clk {} sys_clk~combout {} BFM:BFM_U0|sys_CLK {} BFM:BFM_U0|sys_CLK~clkctrl {} sdr_top:UUT|sdr_ctrl:U1|iState[0] {} } { 0.000ns 0.000ns 1.845ns 1.232ns 0.830ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 2.753 ns - Shortest register " "Info: - Shortest clock path from clock \"sys_clk\" to source register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/sdr_tb.v" "" { Text "D:/2.3/SDRAM/RTL/sdr_tb.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns sys_clk~clkctrl 2 COMB CLKCTRL_G2 18 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 18; COMB Node = 'sys_clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { sys_clk sys_clk~clkctrl } "NODE_NAME" } } { "RTL/sdr_tb.v" "" { Text "D:/2.3/SDRAM/RTL/sdr_tb.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.666 ns) 2.753 ns BFM:BFM_U0\|sys_DLY_100US 3 REG LCFF_X4_Y12_N17 2 " "Info: 3: + IC(0.844 ns) + CELL(0.666 ns) = 2.753 ns; Loc. = LCFF_X4_Y12_N17; Fanout = 2; REG Node = 'BFM:BFM_U0\|sys_DLY_100US'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { sys_clk~clkctrl BFM:BFM_U0|sys_DLY_100US } "NODE_NAME" } } { "RTL/BFM.v" "" { Text "D:/2.3/SDRAM/RTL/BFM.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.15 % ) " "Info: Total cell delay = 1.766 ns ( 64.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 35.85 % ) " "Info: Total interconnect delay = 0.987 ns ( 35.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { sys_clk sys_clk~clkctrl BFM:BFM_U0|sys_DLY_100US } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} BFM:BFM_U0|sys_DLY_100US {} } { 0.000ns 0.000ns 0.143ns 0.844ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.643 ns" { sys_clk BFM:BFM_U0|sys_CLK BFM:BFM_U0|sys_CLK~clkctrl sdr_top:UUT|sdr_ctrl:U1|iState[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.643 ns" { sys_clk {} sys_clk~combout {} BFM:BFM_U0|sys_CLK {} BFM:BFM_U0|sys_CLK~clkctrl {} sdr_top:UUT|sdr_ctrl:U1|iState[0] {} } { 0.000ns 0.000ns 1.845ns 1.232ns 0.830ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { sys_clk sys_clk~clkctrl BFM:BFM_U0|sys_DLY_100US } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} BFM:BFM_U0|sys_DLY_100US {} } { 0.000ns 0.000ns 0.143ns 0.844ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "RTL/BFM.v" "" { Text "D:/2.3/SDRAM/RTL/BFM.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.854 ns - Shortest register register " "Info: - Shortest register to register delay is 3.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BFM:BFM_U0\|sys_DLY_100US 1 REG LCFF_X4_Y12_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y12_N17; Fanout = 2; REG Node = 'BFM:BFM_U0\|sys_DLY_100US'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { BFM:BFM_U0|sys_DLY_100US } "NODE_NAME" } } { "RTL/BFM.v" "" { Text "D:/2.3/SDRAM/RTL/BFM.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.969 ns) + CELL(0.206 ns) 3.175 ns sdr_top:UUT\|sdr_ctrl:U1\|iState\[0\]~832 2 COMB LCCOMB_X22_Y7_N2 1 " "Info: 2: + IC(2.969 ns) + CELL(0.206 ns) = 3.175 ns; Loc. = LCCOMB_X22_Y7_N2; Fanout = 1; COMB Node = 'sdr_top:UUT\|sdr_ctrl:U1\|iState\[0\]~832'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { BFM:BFM_U0|sys_DLY_100US sdr_top:UUT|sdr_ctrl:U1|iState[0]~832 } "NODE_NAME" } } { "RTL/sdr_ctrl.v" "" { Text "D:/2.3/SDRAM/RTL/sdr_ctrl.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 3.746 ns sdr_top:UUT\|sdr_ctrl:U1\|iState\[0\]~833 3 COMB LCCOMB_X22_Y7_N10 1 " "Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 3.746 ns; Loc. = LCCOMB_X22_Y7_N10; Fanout = 1; COMB Node = 'sdr_top:UUT\|sdr_ctrl:U1\|iState\[0\]~833'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { sdr_top:UUT|sdr_ctrl:U1|iState[0]~832 sdr_top:UUT|sdr_ctrl:U1|iState[0]~833 } "NODE_NAME" } } { "RTL/sdr_ctrl.v" "" { Text "D:/2.3/SDRAM/RTL/sdr_ctrl.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.854 ns sdr_top:UUT\|sdr_ctrl:U1\|iState\[0\] 4 REG LCFF_X22_Y7_N11 13 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.854 ns; Loc. = LCFF_X22_Y7_N11; Fanout = 13; REG Node = 'sdr_top:UUT\|sdr_ctrl:U1\|iState\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sdr_top:UUT|sdr_ctrl:U1|iState[0]~833 sdr_top:UUT|sdr_ctrl:U1|iState[0] } "NODE_NAME" } } { "RTL/sdr_ctrl.v" "" { Text "D:/2.3/SDRAM/RTL/sdr_ctrl.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 13.49 % ) " "Info: Total cell delay = 0.520 ns ( 13.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.334 ns ( 86.51 % ) " "Info: Total interconnect delay = 3.334 ns ( 86.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.854 ns" { BFM:BFM_U0|sys_DLY_100US sdr_top:UUT|sdr_ctrl:U1|iState[0]~832 sdr_top:UUT|sdr_ctrl:U1|iState[0]~833 sdr_top:UUT|sdr_ctrl:U1|iState[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.854 ns" { BFM:BFM_U0|sys_DLY_100US {} sdr_top:UUT|sdr_ctrl:U1|iState[0]~832 {} sdr_top:UUT|sdr_ctrl:U1|iState[0]~833 {} sdr_top:UUT|sdr_ctrl:U1|iState[0] {} } { 0.000ns 2.969ns 0.365ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "RTL/sdr_ctrl.v" "" { Text "D:/2.3/SDRAM/RTL/sdr_ctrl.v" 120 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.643 ns" { sys_clk BFM:BFM_U0|sys_CLK BFM:BFM_U0|sys_CLK~clkctrl sdr_top:UUT|sdr_ctrl:U1|iState[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.643 ns" { sys_clk {} sys_clk~combout {} BFM:BFM_U0|sys_CLK {} BFM:BFM_U0|sys_CLK~clkctrl {} sdr_top:UUT|sdr_ctrl:U1|iState[0] {} } { 0.000ns 0.000ns 1.845ns 1.232ns 0.830ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { sys_clk sys_clk~clkctrl BFM:BFM_U0|sys_DLY_100US } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} BFM:BFM_U0|sys_DLY_100US {} } { 0.000ns 0.000ns 0.143ns 0.844ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.854 ns" { BFM:BFM_U0|sys_DLY_100US sdr_top:UUT|sdr_ctrl:U1|iState[0]~832 sdr_top:UUT|sdr_ctrl:U1|iState[0]~833 sdr_top:UUT|sdr_ctrl:U1|iState[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.854 ns" { BFM:BFM_U0|sys_DLY_100US {} sdr_top:UUT|sdr_ctrl:U1|iState[0]~832 {} sdr_top:UUT|sdr_ctrl:U1|iState[0]~833 {} sdr_top:UUT|sdr_ctrl:U1|iState[0] {} } { 0.000ns 2.969ns 0.365ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[32\] sys_rst_n sys_clk 2.466 ns register " "Info: tsu for register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[32\]\" (data pin = \"sys_rst_n\", clock pin = \"sys_clk\") is 2.466 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.165 ns + Longest pin register " "Info: + Longest pin to register delay is 9.165 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns sys_rst_n 1 PIN PIN_8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_8; Fanout = 4; PIN Node = 'sys_rst_n'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_rst_n } "NODE_NAME" } } { "RTL/sdr_tb.v" "" { Text "D:/2.3/SDRAM/RTL/sdr_tb.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.760 ns) + CELL(0.460 ns) 9.165 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[32\] 2 REG LCFF_X20_Y3_N19 3 " "Info: 2: + IC(7.760 ns) + CELL(0.460 ns) = 9.165 ns; Loc. = LCFF_X20_Y3_N19; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[32\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.220 ns" { sys_rst_n sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[32] } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 15.33 % ) " "Info: Total cell delay = 1.405 ns ( 15.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.760 ns ( 84.67 % ) " "Info: Total interconnect delay = 7.760 ns ( 84.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.165 ns" { sys_rst_n sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[32] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.165 ns" { sys_rst_n {} sys_rst_n~combout {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[32] {} } { 0.000ns 0.000ns 7.760ns } { 0.000ns 0.945ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 6.659 ns - Shortest register " "Info: - Shortest clock path from clock \"sys_clk\" to destination register is 6.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/sdr_tb.v" "" { Text "D:/2.3/SDRAM/RTL/sdr_tb.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.845 ns) + CELL(0.970 ns) 3.915 ns BFM:BFM_U0\|sys_CLK 2 REG LCFF_X27_Y6_N1 4 " "Info: 2: + IC(1.845 ns) + CELL(0.970 ns) = 3.915 ns; Loc. = LCFF_X27_Y6_N1; Fanout = 4; REG Node = 'BFM:BFM_U0\|sys_CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { sys_clk BFM:BFM_U0|sys_CLK } "NODE_NAME" } } { "RTL/BFM.v" "" { Text "D:/2.3/SDRAM/RTL/BFM.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.000 ns) 5.147 ns BFM:BFM_U0\|sys_CLK~clkctrl 3 COMB CLKCTRL_G6 680 " "Info: 3: + IC(1.232 ns) + CELL(0.000 ns) = 5.147 ns; Loc. = CLKCTRL_G6; Fanout = 680; COMB Node = 'BFM:BFM_U0\|sys_CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { BFM:BFM_U0|sys_CLK BFM:BFM_U0|sys_CLK~clkctrl } "NODE_NAME" } } { "RTL/BFM.v" "" { Text "D:/2.3/SDRAM/RTL/BFM.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.666 ns) 6.659 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[32\] 4 REG LCFF_X20_Y3_N19 3 " "Info: 4: + IC(0.846 ns) + CELL(0.666 ns) = 6.659 ns; Loc. = LCFF_X20_Y3_N19; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[32\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { BFM:BFM_U0|sys_CLK~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[32] } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 41.09 % ) " "Info: Total cell delay = 2.736 ns ( 41.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.923 ns ( 58.91 % ) " "Info: Total interconnect delay = 3.923 ns ( 58.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.659 ns" { sys_clk BFM:BFM_U0|sys_CLK BFM:BFM_U0|sys_CLK~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[32] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.659 ns" { sys_clk {} sys_clk~combout {} BFM:BFM_U0|sys_CLK {} BFM:BFM_U0|sys_CLK~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[32] {} } { 0.000ns 0.000ns 1.845ns 1.232ns 0.846ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.165 ns" { sys_rst_n sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[32] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.165 ns" { sys_rst_n {} sys_rst_n~combout {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[32] {} } { 0.000ns 0.000ns 7.760ns } { 0.000ns 0.945ns 0.460ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.659 ns" { sys_clk BFM:BFM_U0|sys_CLK BFM:BFM_U0|sys_CLK~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[32] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.659 ns" { sys_clk {} sys_clk~combout {} BFM:BFM_U0|sys_CLK {} BFM:BFM_U0|sys_CLK~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[32] {} } { 0.000ns 0.000ns 1.845ns 1.232ns 0.846ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "sys_clk sdr_A\[0\] sdr_top:UUT\|sdr_sig:U2\|sdr_A\[0\] 14.835 ns register " "Info: tco from clock \"sys_clk\" to destination pin \"sdr_A\[0\]\" through register \"sdr_top:UUT\|sdr_sig:U2\|sdr_A\[0\]\" is 14.835 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 6.641 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to source register is 6.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/sdr_tb.v" "" { Text "D:/2.3/SDRAM/RTL/sdr_tb.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.845 ns) + CELL(0.970 ns) 3.915 ns BFM:BFM_U0\|sys_CLK 2 REG LCFF_X27_Y6_N1 4 " "Info: 2: + IC(1.845 ns) + CELL(0.970 ns) = 3.915 ns; Loc. = LCFF_X27_Y6_N1; Fanout = 4; REG Node = 'BFM:BFM_U0\|sys_CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { sys_clk BFM:BFM_U0|sys_CLK } "NODE_NAME" } } { "RTL/BFM.v" "" { Text "D:/2.3/SDRAM/RTL/BFM.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.000 ns) 5.147 ns BFM:BFM_U0\|sys_CLK~clkctrl 3 COMB CLKCTRL_G6 680 " "Info: 3: + IC(1.232 ns) + CELL(0.000 ns) = 5.147 ns; Loc. = CLKCTRL_G6; Fanout = 680; COMB Node = 'BFM:BFM_U0\|sys_CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { BFM:BFM_U0|sys_CLK BFM:BFM_U0|sys_CLK~clkctrl } "NODE_NAME" } } { "RTL/BFM.v" "" { Text "D:/2.3/SDRAM/RTL/BFM.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 6.641 ns sdr_top:UUT\|sdr_sig:U2\|sdr_A\[0\] 4 REG LCFF_X20_Y7_N23 14 " "Info: 4: + IC(0.828 ns) + CELL(0.666 ns) = 6.641 ns; Loc. = LCFF_X20_Y7_N23; Fanout = 14; REG Node = 'sdr_top:UUT\|sdr_sig:U2\|sdr_A\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { BFM:BFM_U0|sys_CLK~clkctrl sdr_top:UUT|sdr_sig:U2|sdr_A[0] } "NODE_NAME" } } { "RTL/sdr_sig.v" "" { Text "D:/2.3/SDRAM/RTL/sdr_sig.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 41.20 % ) " "Info: Total cell delay = 2.736 ns ( 41.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.905 ns ( 58.80 % ) " "Info: Total interconnect delay = 3.905 ns ( 58.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.641 ns" { sys_clk BFM:BFM_U0|sys_CLK BFM:BFM_U0|sys_CLK~clkctrl sdr_top:UUT|sdr_sig:U2|sdr_A[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.641 ns" { sys_clk {} sys_clk~combout {} BFM:BFM_U0|sys_CLK {} BFM:BFM_U0|sys_CLK~clkctrl {} sdr_top:UUT|sdr_sig:U2|sdr_A[0] {} } { 0.000ns 0.000ns 1.845ns 1.232ns 0.828ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "RTL/sdr_sig.v" "" { Text "D:/2.3/SDRAM/RTL/sdr_sig.v" 109 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.890 ns + Longest register pin " "Info: + Longest register to pin delay is 7.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdr_top:UUT\|sdr_sig:U2\|sdr_A\[0\] 1 REG LCFF_X20_Y7_N23 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y7_N23; Fanout = 14; REG Node = 'sdr_top:UUT\|sdr_sig:U2\|sdr_A\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_top:UUT|sdr_sig:U2|sdr_A[0] } "NODE_NAME" } } { "RTL/sdr_sig.v" "" { Text "D:/2.3/SDRAM/RTL/sdr_sig.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.654 ns) + CELL(3.236 ns) 7.890 ns sdr_A\[0\] 2 PIN PIN_51 0 " "Info: 2: + IC(4.654 ns) + CELL(3.236 ns) = 7.890 ns; Loc. = PIN_51; Fanout = 0; PIN Node = 'sdr_A\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.890 ns" { sdr_top:UUT|sdr_sig:U2|sdr_A[0] sdr_A[0] } "NODE_NAME" } } { "RTL/sdr_tb.v" "" { Text "D:/2.3/SDRAM/RTL/sdr_tb.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 41.01 % ) " "Info: Total cell delay = 3.236 ns ( 41.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.654 ns ( 58.99 % ) " "Info: Total interconnect delay = 4.654 ns ( 58.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.890 ns" { sdr_top:UUT|sdr_sig:U2|sdr_A[0] sdr_A[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.890 ns" { sdr_top:UUT|sdr_sig:U2|sdr_A[0] {} sdr_A[0] {} } { 0.000ns 4.654ns } { 0.000ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.641 ns" { sys_clk BFM:BFM_U0|sys_CLK BFM:BFM_U0|sys_CLK~clkctrl sdr_top:UUT|sdr_sig:U2|sdr_A[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.641 ns" { sys_clk {} sys_clk~combout {} BFM:BFM_U0|sys_CLK {} BFM:BFM_U0|sys_CLK~clkctrl {} sdr_top:UUT|sdr_sig:U2|sdr_A[0] {} } { 0.000ns 0.000ns 1.845ns 1.232ns 0.828ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.890 ns" { sdr_top:UUT|sdr_sig:U2|sdr_A[0] sdr_A[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.890 ns" { sdr_top:UUT|sdr_sig:U2|sdr_A[0] {} sdr_A[0] {} } { 0.000ns 4.654ns } { 0.000ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "sdr_DQ\[0\] altera_auto_signaltap_0_sdr_DQ\[0\]_ae 9.722 ns Longest " "Info: Longest tpd from source pin \"sdr_DQ\[0\]\" to destination pin \"altera_auto_signaltap_0_sdr_DQ\[0\]_ae\" is 9.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdr_DQ\[0\] 1 PIN PIN_67 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_67; Fanout = 1; PIN Node = 'sdr_DQ\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_DQ[0] } "NODE_NAME" } } { "RTL/sdr_tb.v" "" { Text "D:/2.3/SDRAM/RTL/sdr_tb.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns sdr_DQ\[0\]~7 2 COMB IOC_X24_Y0_N0 4 " "Info: 2: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = IOC_X24_Y0_N0; Fanout = 4; COMB Node = 'sdr_DQ\[0\]~7'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { sdr_DQ[0] sdr_DQ[0]~7 } "NODE_NAME" } } { "RTL/sdr_tb.v" "" { Text "D:/2.3/SDRAM/RTL/sdr_tb.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.094 ns) + CELL(0.206 ns) 8.234 ns altera_auto_signaltap_0_sdr_DQ\[0\]_signaltap_lcell 3 COMB LCCOMB_X13_Y6_N20 1 " "Info: 3: + IC(7.094 ns) + CELL(0.206 ns) = 8.234 ns; Loc. = LCCOMB_X13_Y6_N20; Fanout = 1; COMB Node = 'altera_auto_signaltap_0_sdr_DQ\[0\]_signaltap_lcell'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { sdr_DQ[0]~7 altera_auto_signaltap_0_sdr_DQ[0]_signaltap_lcell } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.488 ns) + CELL(0.000 ns) 9.722 ns altera_auto_signaltap_0_sdr_DQ\[0\]_ae 4 PIN LCCOMB_X9_Y3_N0 0 " "Info: 4: + IC(1.488 ns) + CELL(0.000 ns) = 9.722 ns; Loc. = LCCOMB_X9_Y3_N0; Fanout = 0; PIN Node = 'altera_auto_signaltap_0_sdr_DQ\[0\]_ae'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { altera_auto_signaltap_0_sdr_DQ[0]_signaltap_lcell altera_auto_signaltap_0_sdr_DQ[0]_ae } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.140 ns ( 11.73 % ) " "Info: Total cell delay = 1.140 ns ( 11.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.582 ns ( 88.27 % ) " "Info: Total interconnect delay = 8.582 ns ( 88.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.722 ns" { sdr_DQ[0] sdr_DQ[0]~7 altera_auto_signaltap_0_sdr_DQ[0]_signaltap_lcell altera_auto_signaltap_0_sdr_DQ[0]_ae } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.722 ns" { sdr_DQ[0] {} sdr_DQ[0]~7 {} altera_auto_signaltap_0_sdr_DQ[0]_signaltap_lcell {} altera_auto_signaltap_0_sdr_DQ[0]_ae {} } { 0.000ns 0.000ns 7.094ns 1.488ns } { 0.000ns 0.934ns 0.206ns 0.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[9\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 3.479 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[9\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 3.479 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.302 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.811 ns) + CELL(0.000 ns) 3.811 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 540 " "Info: 2: + IC(3.811 ns) + CELL(0.000 ns) = 3.811 ns; Loc. = CLKCTRL_G3; Fanout = 540; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.811 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.666 ns) 5.302 ns sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[9\] 3 REG LCFF_X6_Y5_N31 2 " "Info: 3: + IC(0.825 ns) + CELL(0.666 ns) = 5.302 ns; Loc. = LCFF_X6_Y5_N31; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[9\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.56 % ) " "Info: Total cell delay = 0.666 ns ( 12.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.636 ns ( 87.44 % ) " "Info: Total interconnect delay = 4.636 ns ( 87.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.302 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.302 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] {} } { 0.000ns 3.811ns 0.825ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.129 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y7_N0 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 11; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.815 ns) + CELL(0.206 ns) 2.021 ns sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[9\]~feeder 2 COMB LCCOMB_X6_Y5_N30 1 " "Info: 2: + IC(1.815 ns) + CELL(0.206 ns) = 2.021 ns; Loc. = LCCOMB_X6_Y5_N30; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[9\]~feeder'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.021 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]~feeder } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.129 ns sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[9\] 3 REG LCFF_X6_Y5_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.129 ns; Loc. = LCFF_X6_Y5_N31; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[9\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]~feeder sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 14.75 % ) " "Info: Total cell delay = 0.314 ns ( 14.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.815 ns ( 85.25 % ) " "Info: Total interconnect delay = 1.815 ns ( 85.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.129 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]~feeder sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.129 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]~feeder {} sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] {} } { 0.000ns 1.815ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.302 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.302 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] {} } { 0.000ns 3.811ns 0.825ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.129 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]~feeder sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.129 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]~feeder {} sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] {} } { 0.000ns 1.815ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "122 " "Info: Allocated 122 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 27 22:27:44 2011 " "Info: Processing ended: Tue Sep 27 22:27:44 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
