{
  "Top": "compute_corr",
  "RtlTop": "compute_corr",
  "RtlPrefix": "",
  "RtlSubPrefix": "compute_corr_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu11p",
    "Package": "-flga2577",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "syndrome": {
      "index": "0",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "syndrome_address0",
          "name": "syndrome_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "syndrome_ce0",
          "name": "syndrome_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "syndrome_q0",
          "name": "syndrome_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "corrections": {
      "index": "1",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "corrections_address0",
          "name": "corrections_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "corrections_ce0",
          "name": "corrections_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "corrections_we0",
          "name": "corrections_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "corrections_d0",
          "name": "corrections_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top compute_corr -name compute_corr"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "compute_corr"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "28",
    "Latency": "27"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "compute_corr",
    "Version": "1.0",
    "DisplayName": "Compute_corr",
    "Revision": "2113538451",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_compute_corr_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/kernel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/compute_corr_compute_corr_Pipeline_compute.vhd",
      "impl\/vhdl\/compute_corr_compute_corr_Pipeline_write_and_reset.vhd",
      "impl\/vhdl\/compute_corr_corr_internal_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/compute_corr_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/compute_corr.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/compute_corr_compute_corr_Pipeline_compute.v",
      "impl\/verilog\/compute_corr_compute_corr_Pipeline_write_and_reset.v",
      "impl\/verilog\/compute_corr_corr_internal_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/compute_corr_corr_internal_RAM_AUTO_1R1W.v",
      "impl\/verilog\/compute_corr_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/compute_corr.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/compute_corr.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "syndrome_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"syndrome_address0": "DATA"},
      "ports": ["syndrome_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "syndrome"
        }]
    },
    "syndrome_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"syndrome_q0": "DATA"},
      "ports": ["syndrome_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "syndrome"
        }]
    },
    "corrections_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"corrections_address0": "DATA"},
      "ports": ["corrections_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "corrections"
        }]
    },
    "corrections_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"corrections_d0": "DATA"},
      "ports": ["corrections_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "corrections"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "syndrome_address0": {
      "dir": "out",
      "width": "4"
    },
    "syndrome_ce0": {
      "dir": "out",
      "width": "1"
    },
    "syndrome_q0": {
      "dir": "in",
      "width": "32"
    },
    "corrections_address0": {
      "dir": "out",
      "width": "4"
    },
    "corrections_ce0": {
      "dir": "out",
      "width": "1"
    },
    "corrections_we0": {
      "dir": "out",
      "width": "1"
    },
    "corrections_d0": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "compute_corr",
      "Instances": [
        {
          "ModuleName": "compute_corr_Pipeline_compute",
          "InstanceName": "grp_compute_corr_Pipeline_compute_fu_26"
        },
        {
          "ModuleName": "compute_corr_Pipeline_write_and_reset",
          "InstanceName": "grp_compute_corr_Pipeline_write_and_reset_fu_34"
        }
      ]
    },
    "Info": {
      "compute_corr_Pipeline_compute": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_corr_Pipeline_write_and_reset": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_corr": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "compute_corr_Pipeline_compute": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "12",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.602"
        },
        "Loops": [{
            "Name": "compute",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "98",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "compute_corr_Pipeline_write_and_reset": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "12",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.460"
        },
        "Loops": [{
            "Name": "write_and_reset",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "59",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "compute_corr": {
        "Latency": {
          "LatencyBest": "27",
          "LatencyAvg": "27",
          "LatencyWorst": "27",
          "PipelineII": "28",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.602"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "FF": "60",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "225",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-05-01 11:51:57 CEST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2.2"
  }
}
