Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Sun Jun 19 18:56:28 2016
| Host         : ubuntu running 64-bit Ubuntu 16.04 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.441        0.000                      0                 1846        0.016        0.000                      0                 1846        3.000        0.000                       0                   859  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_fpga_0            {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clk_out3_clk_wiz_0  {0.000 15.000}     30.000          33.333          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                  4.441        0.000                      0                 1701        0.016        0.000                      0                 1701        3.000        0.000                       0                   757  
  clk_out2_clk_wiz_0       17.540        0.000                      0                   24        0.252        0.000                      0                   24        9.500        0.000                       0                    26  
  clk_out3_clk_wiz_0       24.706        0.000                      0                  121        0.093        0.000                      0                  121       14.500        0.000                       0                    73  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.441ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 3.064ns (55.834%)  route 2.424ns (44.166%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.682     2.990    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X8Y47          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.478     3.468 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=13, routed)          1.000     4.468    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47]_0[14]
    SLICE_X10Y48         LUT3 (Prop_lut3_I1_O)        0.295     4.763 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.464     5.226    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.124     5.350 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          0.606     5.956    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[0]_rep
    SLICE_X9Y44          LUT6 (Prop_lut6_I3_O)        0.124     6.080 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     6.080    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.630 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.630    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.964 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[1]
                         net (fo=1, routed)           0.355     7.319    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][1]
    SLICE_X8Y45          LUT3 (Prop_lut3_I0_O)        0.303     7.622 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4/O
                         net (fo=1, routed)           0.000     7.622    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.155 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.155    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.478 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.478    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_6
    SLICE_X8Y46          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.507    12.699    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y46          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.264    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X8Y46          FDRE (Setup_fdre_C_D)        0.109    12.919    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  4.441    

Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 3.056ns (55.769%)  route 2.424ns (44.231%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.682     2.990    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X8Y47          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.478     3.468 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=13, routed)          1.000     4.468    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47]_0[14]
    SLICE_X10Y48         LUT3 (Prop_lut3_I1_O)        0.295     4.763 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.464     5.226    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.124     5.350 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          0.606     5.956    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[0]_rep
    SLICE_X9Y44          LUT6 (Prop_lut6_I3_O)        0.124     6.080 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     6.080    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.630 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.630    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.964 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[1]
                         net (fo=1, routed)           0.355     7.319    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][1]
    SLICE_X8Y45          LUT3 (Prop_lut3_I0_O)        0.303     7.622 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4/O
                         net (fo=1, routed)           0.000     7.622    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.155 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.155    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.470 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.470    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_4
    SLICE_X8Y46          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.507    12.699    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y46          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.264    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X8Y46          FDRE (Setup_fdre_C_D)        0.109    12.919    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                          -8.470    
  -------------------------------------------------------------------
                         slack                                  4.449    

Slack (MET) :             4.525ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 2.980ns (55.147%)  route 2.424ns (44.853%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.682     2.990    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X8Y47          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.478     3.468 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=13, routed)          1.000     4.468    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47]_0[14]
    SLICE_X10Y48         LUT3 (Prop_lut3_I1_O)        0.295     4.763 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.464     5.226    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.124     5.350 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          0.606     5.956    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[0]_rep
    SLICE_X9Y44          LUT6 (Prop_lut6_I3_O)        0.124     6.080 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     6.080    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.630 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.630    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.964 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[1]
                         net (fo=1, routed)           0.355     7.319    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][1]
    SLICE_X8Y45          LUT3 (Prop_lut3_I0_O)        0.303     7.622 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4/O
                         net (fo=1, routed)           0.000     7.622    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.155 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.155    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.394 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.394    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_5
    SLICE_X8Y46          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.507    12.699    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y46          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.264    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X8Y46          FDRE (Setup_fdre_C_D)        0.109    12.919    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                          -8.394    
  -------------------------------------------------------------------
                         slack                                  4.525    

Slack (MET) :             4.540ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 1.014ns (21.336%)  route 3.739ns (78.664%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.682     2.990    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X8Y47          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.478     3.468 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=13, routed)          1.000     4.468    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47]_0[14]
    SLICE_X10Y48         LUT3 (Prop_lut3_I1_O)        0.295     4.763 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.464     5.226    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.124     5.350 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          0.808     6.158    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2
    SLICE_X6Y46          LUT2 (Prop_lut2_I0_O)        0.117     6.275 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=34, routed)          1.468     7.743    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/E[0]
    SLICE_X2Y53          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.541    12.733    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y53          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[51]/C
                         clock pessimism              0.116    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X2Y53          FDRE (Setup_fdre_C_CE)      -0.412    12.283    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[51]
  -------------------------------------------------------------------
                         required time                         12.283    
                         arrival time                          -7.743    
  -------------------------------------------------------------------
                         slack                                  4.540    

Slack (MET) :             4.540ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 1.014ns (21.336%)  route 3.739ns (78.664%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.682     2.990    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X8Y47          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.478     3.468 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=13, routed)          1.000     4.468    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47]_0[14]
    SLICE_X10Y48         LUT3 (Prop_lut3_I1_O)        0.295     4.763 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.464     5.226    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.124     5.350 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          0.808     6.158    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2
    SLICE_X6Y46          LUT2 (Prop_lut2_I0_O)        0.117     6.275 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=34, routed)          1.468     7.743    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/E[0]
    SLICE_X2Y53          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.541    12.733    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y53          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]/C
                         clock pessimism              0.116    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X2Y53          FDRE (Setup_fdre_C_CE)      -0.412    12.283    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]
  -------------------------------------------------------------------
                         required time                         12.283    
                         arrival time                          -7.743    
  -------------------------------------------------------------------
                         slack                                  4.540    

Slack (MET) :             4.540ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 1.014ns (21.336%)  route 3.739ns (78.664%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.682     2.990    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X8Y47          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.478     3.468 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=13, routed)          1.000     4.468    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47]_0[14]
    SLICE_X10Y48         LUT3 (Prop_lut3_I1_O)        0.295     4.763 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.464     5.226    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.124     5.350 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          0.808     6.158    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2
    SLICE_X6Y46          LUT2 (Prop_lut2_I0_O)        0.117     6.275 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=34, routed)          1.468     7.743    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/E[0]
    SLICE_X2Y53          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.541    12.733    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y53          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/C
                         clock pessimism              0.116    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X2Y53          FDRE (Setup_fdre_C_CE)      -0.412    12.283    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]
  -------------------------------------------------------------------
                         required time                         12.283    
                         arrival time                          -7.743    
  -------------------------------------------------------------------
                         slack                                  4.540    

Slack (MET) :             4.540ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 1.014ns (21.336%)  route 3.739ns (78.664%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.682     2.990    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X8Y47          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.478     3.468 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=13, routed)          1.000     4.468    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47]_0[14]
    SLICE_X10Y48         LUT3 (Prop_lut3_I1_O)        0.295     4.763 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.464     5.226    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.124     5.350 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          0.808     6.158    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2
    SLICE_X6Y46          LUT2 (Prop_lut2_I0_O)        0.117     6.275 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=34, routed)          1.468     7.743    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/E[0]
    SLICE_X2Y53          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.541    12.733    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y53          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[59]/C
                         clock pessimism              0.116    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X2Y53          FDRE (Setup_fdre_C_CE)      -0.412    12.283    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[59]
  -------------------------------------------------------------------
                         required time                         12.283    
                         arrival time                          -7.743    
  -------------------------------------------------------------------
                         slack                                  4.540    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.384ns  (logic 2.960ns (54.980%)  route 2.424ns (45.020%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.682     2.990    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X8Y47          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.478     3.468 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=13, routed)          1.000     4.468    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47]_0[14]
    SLICE_X10Y48         LUT3 (Prop_lut3_I1_O)        0.295     4.763 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.464     5.226    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.124     5.350 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          0.606     5.956    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[0]_rep
    SLICE_X9Y44          LUT6 (Prop_lut6_I3_O)        0.124     6.080 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     6.080    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.630 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.630    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.964 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[1]
                         net (fo=1, routed)           0.355     7.319    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][1]
    SLICE_X8Y45          LUT3 (Prop_lut3_I0_O)        0.303     7.622 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4/O
                         net (fo=1, routed)           0.000     7.622    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.155 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.155    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.374 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.374    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_7
    SLICE_X8Y46          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.507    12.699    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y46          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.264    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X8Y46          FDRE (Setup_fdre_C_D)        0.109    12.919    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.592ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.337ns  (logic 2.606ns (48.833%)  route 2.731ns (51.167%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.682     2.990    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X8Y47          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.478     3.468 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=13, routed)          1.000     4.468    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47]_0[14]
    SLICE_X10Y48         LUT3 (Prop_lut3_I1_O)        0.295     4.763 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.464     5.226    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.124     5.350 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          0.606     5.956    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[0]_rep
    SLICE_X9Y44          LUT6 (Prop_lut6_I3_O)        0.124     6.080 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     6.080    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.660 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/O[2]
                         net (fo=1, routed)           0.662     7.322    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/C[2]
    SLICE_X8Y44          LUT5 (Prop_lut5_I4_O)        0.302     7.624 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_8/O
                         net (fo=1, routed)           0.000     7.624    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_8_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.004 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.004    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/CO[0]
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.327 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.327    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_6
    SLICE_X8Y45          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.507    12.699    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y45          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.264    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)        0.109    12.919    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                  4.592    

Slack (MET) :             4.600ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.329ns  (logic 2.598ns (48.756%)  route 2.731ns (51.244%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.682     2.990    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X8Y47          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.478     3.468 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=13, routed)          1.000     4.468    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47]_0[14]
    SLICE_X10Y48         LUT3 (Prop_lut3_I1_O)        0.295     4.763 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.464     5.226    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.124     5.350 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          0.606     5.956    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[0]_rep
    SLICE_X9Y44          LUT6 (Prop_lut6_I3_O)        0.124     6.080 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     6.080    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.660 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/O[2]
                         net (fo=1, routed)           0.662     7.322    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/C[2]
    SLICE_X8Y44          LUT5 (Prop_lut5_I4_O)        0.302     7.624 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_8/O
                         net (fo=1, routed)           0.000     7.624    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_8_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.004 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.004    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/CO[0]
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.319 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.319    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_4
    SLICE_X8Y45          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.507    12.699    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y45          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.264    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)        0.109    12.919    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                  4.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/slv_reg2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.227ns (60.515%)  route 0.148ns (39.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.584     0.925    design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/slv_reg2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/slv_reg2_reg[28]/Q
                         net (fo=1, routed)           0.148     1.201    design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/slv_reg2[28]
    SLICE_X1Y50          LUT6 (Prop_lut6_I2_O)        0.099     1.300 r  design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     1.300    design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X1Y50          FDRE                                         r  design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.851     1.221    design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.092     1.284    design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.673%)  route 0.224ns (61.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.582     0.923    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.224     1.287    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.583     0.924    design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y39          FDRE                                         r  design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/axi_rdata_reg[1]/Q
                         net (fo=1, routed)           0.056     1.120    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X4Y39          SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.851     1.221    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y39          SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.285     0.937    
    SLICE_X4Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.054    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.231ns (52.804%)  route 0.206ns (47.196%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.565     0.906    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X7Y50          FDSE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDSE (Prop_fdse_C_Q)         0.141     1.047 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep__0/Q
                         net (fo=8, routed)           0.155     1.202    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep__0_0
    SLICE_X9Y49          LUT2 (Prop_lut2_I1_O)        0.045     1.247 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/state[0]_i_2/O
                         net (fo=1, routed)           0.051     1.298    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[1]_rep__1
    SLICE_X9Y49          LUT6 (Prop_lut6_I3_O)        0.045     1.343 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state[0]_i_1/O
                         net (fo=2, routed)           0.000     1.343    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_state[0]
    SLICE_X9Y49          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.835     1.205    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X9Y49          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.091     1.267    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/slv_reg2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.414%)  route 0.253ns (57.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.584     0.925    design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/slv_reg2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/slv_reg2_reg[24]/Q
                         net (fo=1, routed)           0.253     1.318    design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/slv_reg2[24]
    SLICE_X1Y50          LUT6 (Prop_lut6_I2_O)        0.045     1.363 r  design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     1.363    design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X1Y50          FDRE                                         r  design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.851     1.221    design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.091     1.283    design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.681%)  route 0.249ns (60.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.567     0.908    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X8Y47          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[46]/Q
                         net (fo=9, routed)           0.249     1.321    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[17]
    SLICE_X8Y50          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.834     1.204    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X8Y50          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.063     1.238    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.955%)  route 0.251ns (64.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.584     0.925    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.251     1.317    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.772%)  route 0.259ns (58.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.584     0.925    design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/slv_reg0_reg[25]/Q
                         net (fo=1, routed)           0.259     1.325    design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/slv_reg0[25]
    SLICE_X2Y49          LUT6 (Prop_lut6_I4_O)        0.045     1.370 r  design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     1.370    design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X2Y49          FDRE                                         r  design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.854     1.224    design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y49          FDRE                                         r  design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.091     1.286    design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/slv_reg1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.209ns (42.665%)  route 0.281ns (57.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.582     0.923    design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X0Y50          FDRE                                         r  design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/slv_reg1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/slv_reg1_reg[27]/Q
                         net (fo=1, routed)           0.281     1.367    design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/slv_reg1[27]
    SLICE_X0Y49          LUT6 (Prop_lut6_I1_O)        0.045     1.412 r  design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     1.412    design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X0Y49          FDRE                                         r  design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.852     1.222    design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X0Y49          FDRE                                         r  design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.120     1.313    design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.107%)  route 0.272ns (65.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.582     0.923    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.272     1.336    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7      design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8      design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y38      design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y38      design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y38      design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y46      design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y46      design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y43      design_1_i/panel_axi_0/inst/panel_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y46      design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y46      design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X4Y50      design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X4Y50      design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y41     design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y51      design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X4Y49      design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X4Y49      design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y40      design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y40      design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y40      design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y42      design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y42      design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X0Y39      design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X0Y39      design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X0Y39      design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.540ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 22.701 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.680     2.988    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y42         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDCE (Prop_fdce_C_Q)         0.456     3.444 r  design_1_i/panel_test_0/inst/counter50_reg[1]/Q
                         net (fo=1, routed)           0.480     3.924    design_1_i/panel_test_0/inst/counter50_reg_n_0_[1]
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.598 r  design_1_i/panel_test_0/inst/counter50_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.598    design_1_i/panel_test_0/inst/counter50_reg[0]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.712 r  design_1_i/panel_test_0/inst/counter50_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.712    design_1_i/panel_test_0/inst/counter50_reg[4]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.826 r  design_1_i/panel_test_0/inst/counter50_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.826    design_1_i/panel_test_0/inst/counter50_reg[8]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.940 r  design_1_i/panel_test_0/inst/counter50_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/panel_test_0/inst/counter50_reg[12]_i_1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/panel_test_0/inst/counter50_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/panel_test_0/inst/counter50_reg[16]_i_1_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.388 r  design_1_i/panel_test_0/inst/counter50_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.388    design_1_i/panel_test_0/inst/counter50_reg[23]_i_1_n_6
    SLICE_X11Y47         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.487    22.680    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    19.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    21.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.508    22.701    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y47         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[21]/C
                         clock pessimism              0.265    22.965    
                         clock uncertainty           -0.098    22.867    
    SLICE_X11Y47         FDCE (Setup_fdce_C_D)        0.062    22.929    design_1_i/panel_test_0/inst/counter50_reg[21]
  -------------------------------------------------------------------
                         required time                         22.929    
                         arrival time                          -5.388    
  -------------------------------------------------------------------
                         slack                                 17.540    

Slack (MET) :             17.561ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 22.701 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.680     2.988    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y42         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDCE (Prop_fdce_C_Q)         0.456     3.444 r  design_1_i/panel_test_0/inst/counter50_reg[1]/Q
                         net (fo=1, routed)           0.480     3.924    design_1_i/panel_test_0/inst/counter50_reg_n_0_[1]
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.598 r  design_1_i/panel_test_0/inst/counter50_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.598    design_1_i/panel_test_0/inst/counter50_reg[0]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.712 r  design_1_i/panel_test_0/inst/counter50_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.712    design_1_i/panel_test_0/inst/counter50_reg[4]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.826 r  design_1_i/panel_test_0/inst/counter50_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.826    design_1_i/panel_test_0/inst/counter50_reg[8]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.940 r  design_1_i/panel_test_0/inst/counter50_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/panel_test_0/inst/counter50_reg[12]_i_1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/panel_test_0/inst/counter50_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/panel_test_0/inst/counter50_reg[16]_i_1_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.367 r  design_1_i/panel_test_0/inst/counter50_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.367    design_1_i/panel_test_0/inst/counter50_reg[23]_i_1_n_4
    SLICE_X11Y47         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.487    22.680    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    19.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    21.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.508    22.701    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y47         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[23]/C
                         clock pessimism              0.265    22.965    
                         clock uncertainty           -0.098    22.867    
    SLICE_X11Y47         FDCE (Setup_fdce_C_D)        0.062    22.929    design_1_i/panel_test_0/inst/counter50_reg[23]
  -------------------------------------------------------------------
                         required time                         22.929    
                         arrival time                          -5.367    
  -------------------------------------------------------------------
                         slack                                 17.561    

Slack (MET) :             17.635ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 22.701 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.680     2.988    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y42         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDCE (Prop_fdce_C_Q)         0.456     3.444 r  design_1_i/panel_test_0/inst/counter50_reg[1]/Q
                         net (fo=1, routed)           0.480     3.924    design_1_i/panel_test_0/inst/counter50_reg_n_0_[1]
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.598 r  design_1_i/panel_test_0/inst/counter50_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.598    design_1_i/panel_test_0/inst/counter50_reg[0]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.712 r  design_1_i/panel_test_0/inst/counter50_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.712    design_1_i/panel_test_0/inst/counter50_reg[4]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.826 r  design_1_i/panel_test_0/inst/counter50_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.826    design_1_i/panel_test_0/inst/counter50_reg[8]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.940 r  design_1_i/panel_test_0/inst/counter50_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/panel_test_0/inst/counter50_reg[12]_i_1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/panel_test_0/inst/counter50_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/panel_test_0/inst/counter50_reg[16]_i_1_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.293 r  design_1_i/panel_test_0/inst/counter50_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.293    design_1_i/panel_test_0/inst/counter50_reg[23]_i_1_n_5
    SLICE_X11Y47         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.487    22.680    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    19.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    21.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.508    22.701    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y47         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[22]/C
                         clock pessimism              0.265    22.965    
                         clock uncertainty           -0.098    22.867    
    SLICE_X11Y47         FDCE (Setup_fdce_C_D)        0.062    22.929    design_1_i/panel_test_0/inst/counter50_reg[22]
  -------------------------------------------------------------------
                         required time                         22.929    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                 17.635    

Slack (MET) :             17.651ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 22.701 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.680     2.988    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y42         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDCE (Prop_fdce_C_Q)         0.456     3.444 r  design_1_i/panel_test_0/inst/counter50_reg[1]/Q
                         net (fo=1, routed)           0.480     3.924    design_1_i/panel_test_0/inst/counter50_reg_n_0_[1]
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.598 r  design_1_i/panel_test_0/inst/counter50_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.598    design_1_i/panel_test_0/inst/counter50_reg[0]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.712 r  design_1_i/panel_test_0/inst/counter50_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.712    design_1_i/panel_test_0/inst/counter50_reg[4]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.826 r  design_1_i/panel_test_0/inst/counter50_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.826    design_1_i/panel_test_0/inst/counter50_reg[8]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.940 r  design_1_i/panel_test_0/inst/counter50_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/panel_test_0/inst/counter50_reg[12]_i_1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/panel_test_0/inst/counter50_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/panel_test_0/inst/counter50_reg[16]_i_1_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.277 r  design_1_i/panel_test_0/inst/counter50_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.277    design_1_i/panel_test_0/inst/counter50_reg[23]_i_1_n_7
    SLICE_X11Y47         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.487    22.680    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    19.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    21.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.508    22.701    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y47         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[20]/C
                         clock pessimism              0.265    22.965    
                         clock uncertainty           -0.098    22.867    
    SLICE_X11Y47         FDCE (Setup_fdce_C_D)        0.062    22.929    design_1_i/panel_test_0/inst/counter50_reg[20]
  -------------------------------------------------------------------
                         required time                         22.929    
                         arrival time                          -5.277    
  -------------------------------------------------------------------
                         slack                                 17.651    

Slack (MET) :             17.653ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.680     2.988    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y42         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDCE (Prop_fdce_C_Q)         0.456     3.444 r  design_1_i/panel_test_0/inst/counter50_reg[1]/Q
                         net (fo=1, routed)           0.480     3.924    design_1_i/panel_test_0/inst/counter50_reg_n_0_[1]
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.598 r  design_1_i/panel_test_0/inst/counter50_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.598    design_1_i/panel_test_0/inst/counter50_reg[0]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.712 r  design_1_i/panel_test_0/inst/counter50_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.712    design_1_i/panel_test_0/inst/counter50_reg[4]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.826 r  design_1_i/panel_test_0/inst/counter50_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.826    design_1_i/panel_test_0/inst/counter50_reg[8]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.940 r  design_1_i/panel_test_0/inst/counter50_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/panel_test_0/inst/counter50_reg[12]_i_1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.274 r  design_1_i/panel_test_0/inst/counter50_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.274    design_1_i/panel_test_0/inst/counter50_reg[16]_i_1_n_6
    SLICE_X11Y46         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.487    22.680    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    19.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    21.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.507    22.700    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y46         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[17]/C
                         clock pessimism              0.265    22.964    
                         clock uncertainty           -0.098    22.866    
    SLICE_X11Y46         FDCE (Setup_fdce_C_D)        0.062    22.928    design_1_i/panel_test_0/inst/counter50_reg[17]
  -------------------------------------------------------------------
                         required time                         22.928    
                         arrival time                          -5.274    
  -------------------------------------------------------------------
                         slack                                 17.653    

Slack (MET) :             17.674ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.680     2.988    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y42         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDCE (Prop_fdce_C_Q)         0.456     3.444 r  design_1_i/panel_test_0/inst/counter50_reg[1]/Q
                         net (fo=1, routed)           0.480     3.924    design_1_i/panel_test_0/inst/counter50_reg_n_0_[1]
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.598 r  design_1_i/panel_test_0/inst/counter50_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.598    design_1_i/panel_test_0/inst/counter50_reg[0]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.712 r  design_1_i/panel_test_0/inst/counter50_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.712    design_1_i/panel_test_0/inst/counter50_reg[4]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.826 r  design_1_i/panel_test_0/inst/counter50_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.826    design_1_i/panel_test_0/inst/counter50_reg[8]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.940 r  design_1_i/panel_test_0/inst/counter50_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/panel_test_0/inst/counter50_reg[12]_i_1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.253 r  design_1_i/panel_test_0/inst/counter50_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.253    design_1_i/panel_test_0/inst/counter50_reg[16]_i_1_n_4
    SLICE_X11Y46         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.487    22.680    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    19.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    21.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.507    22.700    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y46         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[19]/C
                         clock pessimism              0.265    22.964    
                         clock uncertainty           -0.098    22.866    
    SLICE_X11Y46         FDCE (Setup_fdce_C_D)        0.062    22.928    design_1_i/panel_test_0/inst/counter50_reg[19]
  -------------------------------------------------------------------
                         required time                         22.928    
                         arrival time                          -5.253    
  -------------------------------------------------------------------
                         slack                                 17.674    

Slack (MET) :             17.748ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.680     2.988    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y42         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDCE (Prop_fdce_C_Q)         0.456     3.444 r  design_1_i/panel_test_0/inst/counter50_reg[1]/Q
                         net (fo=1, routed)           0.480     3.924    design_1_i/panel_test_0/inst/counter50_reg_n_0_[1]
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.598 r  design_1_i/panel_test_0/inst/counter50_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.598    design_1_i/panel_test_0/inst/counter50_reg[0]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.712 r  design_1_i/panel_test_0/inst/counter50_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.712    design_1_i/panel_test_0/inst/counter50_reg[4]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.826 r  design_1_i/panel_test_0/inst/counter50_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.826    design_1_i/panel_test_0/inst/counter50_reg[8]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.940 r  design_1_i/panel_test_0/inst/counter50_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/panel_test_0/inst/counter50_reg[12]_i_1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.179 r  design_1_i/panel_test_0/inst/counter50_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.179    design_1_i/panel_test_0/inst/counter50_reg[16]_i_1_n_5
    SLICE_X11Y46         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.487    22.680    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    19.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    21.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.507    22.700    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y46         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[18]/C
                         clock pessimism              0.265    22.964    
                         clock uncertainty           -0.098    22.866    
    SLICE_X11Y46         FDCE (Setup_fdce_C_D)        0.062    22.928    design_1_i/panel_test_0/inst/counter50_reg[18]
  -------------------------------------------------------------------
                         required time                         22.928    
                         arrival time                          -5.179    
  -------------------------------------------------------------------
                         slack                                 17.748    

Slack (MET) :             17.764ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.680     2.988    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y42         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDCE (Prop_fdce_C_Q)         0.456     3.444 r  design_1_i/panel_test_0/inst/counter50_reg[1]/Q
                         net (fo=1, routed)           0.480     3.924    design_1_i/panel_test_0/inst/counter50_reg_n_0_[1]
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.598 r  design_1_i/panel_test_0/inst/counter50_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.598    design_1_i/panel_test_0/inst/counter50_reg[0]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.712 r  design_1_i/panel_test_0/inst/counter50_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.712    design_1_i/panel_test_0/inst/counter50_reg[4]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.826 r  design_1_i/panel_test_0/inst/counter50_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.826    design_1_i/panel_test_0/inst/counter50_reg[8]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.940 r  design_1_i/panel_test_0/inst/counter50_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/panel_test_0/inst/counter50_reg[12]_i_1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.163 r  design_1_i/panel_test_0/inst/counter50_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.163    design_1_i/panel_test_0/inst/counter50_reg[16]_i_1_n_7
    SLICE_X11Y46         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.487    22.680    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    19.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    21.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.507    22.700    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y46         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[16]/C
                         clock pessimism              0.265    22.964    
                         clock uncertainty           -0.098    22.866    
    SLICE_X11Y46         FDCE (Setup_fdce_C_D)        0.062    22.928    design_1_i/panel_test_0/inst/counter50_reg[16]
  -------------------------------------------------------------------
                         required time                         22.928    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                 17.764    

Slack (MET) :             17.767ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.680     2.988    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y42         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDCE (Prop_fdce_C_Q)         0.456     3.444 r  design_1_i/panel_test_0/inst/counter50_reg[1]/Q
                         net (fo=1, routed)           0.480     3.924    design_1_i/panel_test_0/inst/counter50_reg_n_0_[1]
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.598 r  design_1_i/panel_test_0/inst/counter50_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.598    design_1_i/panel_test_0/inst/counter50_reg[0]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.712 r  design_1_i/panel_test_0/inst/counter50_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.712    design_1_i/panel_test_0/inst/counter50_reg[4]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.826 r  design_1_i/panel_test_0/inst/counter50_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.826    design_1_i/panel_test_0/inst/counter50_reg[8]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.160 r  design_1_i/panel_test_0/inst/counter50_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.160    design_1_i/panel_test_0/inst/counter50_reg[12]_i_1_n_6
    SLICE_X11Y45         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.487    22.680    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    19.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    21.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.507    22.700    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y45         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[13]/C
                         clock pessimism              0.265    22.964    
                         clock uncertainty           -0.098    22.866    
    SLICE_X11Y45         FDCE (Setup_fdce_C_D)        0.062    22.928    design_1_i/panel_test_0/inst/counter50_reg[13]
  -------------------------------------------------------------------
                         required time                         22.928    
                         arrival time                          -5.160    
  -------------------------------------------------------------------
                         slack                                 17.767    

Slack (MET) :             17.788ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.680     2.988    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y42         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDCE (Prop_fdce_C_Q)         0.456     3.444 r  design_1_i/panel_test_0/inst/counter50_reg[1]/Q
                         net (fo=1, routed)           0.480     3.924    design_1_i/panel_test_0/inst/counter50_reg_n_0_[1]
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.598 r  design_1_i/panel_test_0/inst/counter50_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.598    design_1_i/panel_test_0/inst/counter50_reg[0]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.712 r  design_1_i/panel_test_0/inst/counter50_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.712    design_1_i/panel_test_0/inst/counter50_reg[4]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.826 r  design_1_i/panel_test_0/inst/counter50_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.826    design_1_i/panel_test_0/inst/counter50_reg[8]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.139 r  design_1_i/panel_test_0/inst/counter50_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.139    design_1_i/panel_test_0/inst/counter50_reg[12]_i_1_n_4
    SLICE_X11Y45         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.487    22.680    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    19.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    21.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.507    22.700    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y45         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[15]/C
                         clock pessimism              0.265    22.964    
                         clock uncertainty           -0.098    22.866    
    SLICE_X11Y45         FDCE (Setup_fdce_C_D)        0.062    22.928    design_1_i/panel_test_0/inst/counter50_reg[15]
  -------------------------------------------------------------------
                         required time                         22.928    
                         arrival time                          -5.139    
  -------------------------------------------------------------------
                         slack                                 17.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.566     0.907    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y44         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDCE (Prop_fdce_C_Q)         0.141     1.048 r  design_1_i/panel_test_0/inst/counter50_reg[11]/Q
                         net (fo=1, routed)           0.108     1.156    design_1_i/panel_test_0/inst/counter50_reg_n_0_[11]
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.264 r  design_1_i/panel_test_0/inst/counter50_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.264    design_1_i/panel_test_0/inst/counter50_reg[8]_i_1_n_4
    SLICE_X11Y44         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.834     1.204    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y44         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[11]/C
                         clock pessimism             -0.297     0.907    
    SLICE_X11Y44         FDCE (Hold_fdce_C_D)         0.105     1.012    design_1_i/panel_test_0/inst/counter50_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.566     0.907    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y45         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.141     1.048 r  design_1_i/panel_test_0/inst/counter50_reg[15]/Q
                         net (fo=1, routed)           0.108     1.156    design_1_i/panel_test_0/inst/counter50_reg_n_0_[15]
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.264 r  design_1_i/panel_test_0/inst/counter50_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.264    design_1_i/panel_test_0/inst/counter50_reg[12]_i_1_n_4
    SLICE_X11Y45         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.834     1.204    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y45         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[15]/C
                         clock pessimism             -0.297     0.907    
    SLICE_X11Y45         FDCE (Hold_fdce_C_D)         0.105     1.012    design_1_i/panel_test_0/inst/counter50_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.566     0.907    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y46         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDCE (Prop_fdce_C_Q)         0.141     1.048 r  design_1_i/panel_test_0/inst/counter50_reg[19]/Q
                         net (fo=1, routed)           0.108     1.156    design_1_i/panel_test_0/inst/counter50_reg_n_0_[19]
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.264 r  design_1_i/panel_test_0/inst/counter50_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.264    design_1_i/panel_test_0/inst/counter50_reg[16]_i_1_n_4
    SLICE_X11Y46         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.834     1.204    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y46         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[19]/C
                         clock pessimism             -0.297     0.907    
    SLICE_X11Y46         FDCE (Hold_fdce_C_D)         0.105     1.012    design_1_i/panel_test_0/inst/counter50_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.566     0.907    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y43         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDCE (Prop_fdce_C_Q)         0.141     1.048 r  design_1_i/panel_test_0/inst/counter50_reg[7]/Q
                         net (fo=1, routed)           0.108     1.156    design_1_i/panel_test_0/inst/counter50_reg_n_0_[7]
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.264 r  design_1_i/panel_test_0/inst/counter50_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.264    design_1_i/panel_test_0/inst/counter50_reg[4]_i_1_n_4
    SLICE_X11Y43         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.834     1.204    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y43         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[7]/C
                         clock pessimism             -0.297     0.907    
    SLICE_X11Y43         FDCE (Hold_fdce_C_D)         0.105     1.012    design_1_i/panel_test_0/inst/counter50_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.565     0.906    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y42         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDCE (Prop_fdce_C_Q)         0.141     1.047 r  design_1_i/panel_test_0/inst/counter50_reg[3]/Q
                         net (fo=1, routed)           0.108     1.155    design_1_i/panel_test_0/inst/counter50_reg_n_0_[3]
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.263 r  design_1_i/panel_test_0/inst/counter50_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.263    design_1_i/panel_test_0/inst/counter50_reg[0]_i_1_n_4
    SLICE_X11Y42         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.833     1.203    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y42         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[3]/C
                         clock pessimism             -0.297     0.906    
    SLICE_X11Y42         FDCE (Hold_fdce_C_D)         0.105     1.011    design_1_i/panel_test_0/inst/counter50_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.566     0.907    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y45         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.141     1.048 r  design_1_i/panel_test_0/inst/counter50_reg[12]/Q
                         net (fo=1, routed)           0.105     1.153    design_1_i/panel_test_0/inst/counter50_reg_n_0_[12]
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.268 r  design_1_i/panel_test_0/inst/counter50_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.268    design_1_i/panel_test_0/inst/counter50_reg[12]_i_1_n_7
    SLICE_X11Y45         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.834     1.204    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y45         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[12]/C
                         clock pessimism             -0.297     0.907    
    SLICE_X11Y45         FDCE (Hold_fdce_C_D)         0.105     1.012    design_1_i/panel_test_0/inst/counter50_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.566     0.907    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y46         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDCE (Prop_fdce_C_Q)         0.141     1.048 r  design_1_i/panel_test_0/inst/counter50_reg[16]/Q
                         net (fo=1, routed)           0.105     1.153    design_1_i/panel_test_0/inst/counter50_reg_n_0_[16]
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.268 r  design_1_i/panel_test_0/inst/counter50_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.268    design_1_i/panel_test_0/inst/counter50_reg[16]_i_1_n_7
    SLICE_X11Y46         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.834     1.204    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y46         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[16]/C
                         clock pessimism             -0.297     0.907    
    SLICE_X11Y46         FDCE (Hold_fdce_C_D)         0.105     1.012    design_1_i/panel_test_0/inst/counter50_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.567     0.908    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y47         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDCE (Prop_fdce_C_Q)         0.141     1.049 r  design_1_i/panel_test_0/inst/counter50_reg[20]/Q
                         net (fo=1, routed)           0.105     1.154    design_1_i/panel_test_0/inst/counter50_reg_n_0_[20]
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.269 r  design_1_i/panel_test_0/inst/counter50_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.269    design_1_i/panel_test_0/inst/counter50_reg[23]_i_1_n_7
    SLICE_X11Y47         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835     1.205    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y47         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[20]/C
                         clock pessimism             -0.297     0.908    
    SLICE_X11Y47         FDCE (Hold_fdce_C_D)         0.105     1.013    design_1_i/panel_test_0/inst/counter50_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.566     0.907    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y43         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDCE (Prop_fdce_C_Q)         0.141     1.048 r  design_1_i/panel_test_0/inst/counter50_reg[4]/Q
                         net (fo=1, routed)           0.105     1.153    design_1_i/panel_test_0/inst/counter50_reg_n_0_[4]
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.268 r  design_1_i/panel_test_0/inst/counter50_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.268    design_1_i/panel_test_0/inst/counter50_reg[4]_i_1_n_7
    SLICE_X11Y43         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.834     1.204    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y43         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[4]/C
                         clock pessimism             -0.297     0.907    
    SLICE_X11Y43         FDCE (Hold_fdce_C_D)         0.105     1.012    design_1_i/panel_test_0/inst/counter50_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.566     0.907    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y44         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDCE (Prop_fdce_C_Q)         0.141     1.048 r  design_1_i/panel_test_0/inst/counter50_reg[8]/Q
                         net (fo=1, routed)           0.105     1.153    design_1_i/panel_test_0/inst/counter50_reg_n_0_[8]
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.268 r  design_1_i/panel_test_0/inst/counter50_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.268    design_1_i/panel_test_0/inst/counter50_reg[8]_i_1_n_7
    SLICE_X11Y44         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.834     1.204    design_1_i/panel_test_0/inst/clk50
    SLICE_X11Y44         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[8]/C
                         clock pessimism             -0.297     0.907    
    SLICE_X11Y44         FDCE (Hold_fdce_C_D)         0.105     1.012    design_1_i/panel_test_0/inst/counter50_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X11Y46     design_1_i/panel_test_0/inst/counter50_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X11Y46     design_1_i/panel_test_0/inst/counter50_reg[19]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X11Y42     design_1_i/panel_test_0/inst/counter50_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X11Y47     design_1_i/panel_test_0/inst/counter50_reg[20]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X11Y47     design_1_i/panel_test_0/inst/counter50_reg[21]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X11Y47     design_1_i/panel_test_0/inst/counter50_reg[22]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X11Y47     design_1_i/panel_test_0/inst/counter50_reg[23]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X11Y42     design_1_i/panel_test_0/inst/counter50_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X11Y46     design_1_i/panel_test_0/inst/counter50_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X11Y46     design_1_i/panel_test_0/inst/counter50_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X11Y42     design_1_i/panel_test_0/inst/counter50_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X11Y42     design_1_i/panel_test_0/inst/counter50_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X11Y47     design_1_i/panel_test_0/inst/counter50_reg[20]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X11Y47     design_1_i/panel_test_0/inst/counter50_reg[21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X11Y47     design_1_i/panel_test_0/inst/counter50_reg[22]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X11Y47     design_1_i/panel_test_0/inst/counter50_reg[23]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X11Y42     design_1_i/panel_test_0/inst/counter50_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X11Y42     design_1_i/panel_test_0/inst/counter50_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X11Y46     design_1_i/panel_test_0/inst/counter50_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X11Y46     design_1_i/panel_test_0/inst/counter50_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X11Y46     design_1_i/panel_test_0/inst/counter50_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X11Y46     design_1_i/panel_test_0/inst/counter50_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X11Y42     design_1_i/panel_test_0/inst/counter50_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X11Y42     design_1_i/panel_test_0/inst/counter50_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X11Y47     design_1_i/panel_test_0/inst/counter50_reg[20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X11Y47     design_1_i/panel_test_0/inst/counter50_reg[21]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X11Y47     design_1_i/panel_test_0/inst/counter50_reg[22]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X11Y47     design_1_i/panel_test_0/inst/counter50_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       24.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.706ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/matrix/timer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out3_clk_wiz_0 rise@30.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.151ns (23.990%)  route 3.647ns (76.010%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 32.730 - 30.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          1.677     2.985    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X8Y37          FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDCE (Prop_fdce_C_Q)         0.478     3.463 r  design_1_i/panel_test_0/inst/matrix/timer_reg[1]/Q
                         net (fo=3, routed)           0.700     4.163    design_1_i/panel_test_0/inst/matrix/timer_reg_n_0_[1]
    SLICE_X8Y37          LUT4 (Prop_lut4_I3_O)        0.301     4.464 r  design_1_i/panel_test_0/inst/matrix/blank_i_4/O
                         net (fo=2, routed)           1.100     5.564    design_1_i/panel_test_0/inst/matrix/blank_i_4_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I4_O)        0.124     5.688 f  design_1_i/panel_test_0/inst/matrix/blank_i_3/O
                         net (fo=15, routed)          0.847     6.535    design_1_i/panel_test_0/inst/matrix/blank_i_3_n_0
    SLICE_X6Y34          LUT4 (Prop_lut4_I0_O)        0.124     6.659 f  design_1_i/panel_test_0/inst/matrix/FSM_sequential_state[2]_i_1/O
                         net (fo=2, routed)           0.299     6.958    design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_2
    SLICE_X6Y34          LUT3 (Prop_lut3_I0_O)        0.124     7.082 r  design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_1/O
                         net (fo=2, routed)           0.701     7.783    design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    31.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.487    32.679    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    29.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    31.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          1.538    32.730    design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.231    32.960    
                         clock uncertainty           -0.112    32.848    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    32.488    design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         32.488    
                         arrival time                          -7.783    
  -------------------------------------------------------------------
                         slack                                 24.706    

Slack (MET) :             24.721ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/matrix/timer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out3_clk_wiz_0 rise@30.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 1.151ns (24.052%)  route 3.634ns (75.948%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 32.733 - 30.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          1.677     2.985    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X8Y37          FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDCE (Prop_fdce_C_Q)         0.478     3.463 r  design_1_i/panel_test_0/inst/matrix/timer_reg[1]/Q
                         net (fo=3, routed)           0.700     4.163    design_1_i/panel_test_0/inst/matrix/timer_reg_n_0_[1]
    SLICE_X8Y37          LUT4 (Prop_lut4_I3_O)        0.301     4.464 r  design_1_i/panel_test_0/inst/matrix/blank_i_4/O
                         net (fo=2, routed)           1.100     5.564    design_1_i/panel_test_0/inst/matrix/blank_i_4_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I4_O)        0.124     5.688 f  design_1_i/panel_test_0/inst/matrix/blank_i_3/O
                         net (fo=15, routed)          0.847     6.535    design_1_i/panel_test_0/inst/matrix/blank_i_3_n_0
    SLICE_X6Y34          LUT4 (Prop_lut4_I0_O)        0.124     6.659 f  design_1_i/panel_test_0/inst/matrix/FSM_sequential_state[2]_i_1/O
                         net (fo=2, routed)           0.299     6.958    design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_2
    SLICE_X6Y34          LUT3 (Prop_lut3_I0_O)        0.124     7.082 r  design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_1/O
                         net (fo=2, routed)           0.689     7.770    design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_1
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    31.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.487    32.679    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    29.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    31.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          1.541    32.733    design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.231    32.963    
                         clock uncertainty           -0.112    32.851    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    32.491    design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         32.491    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                 24.721    

Slack (MET) :             24.982ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/matrix/timer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/delay_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out3_clk_wiz_0 rise@30.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.672ns  (logic 1.027ns (21.981%)  route 3.645ns (78.019%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 32.691 - 30.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          1.677     2.985    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X8Y37          FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDCE (Prop_fdce_C_Q)         0.478     3.463 f  design_1_i/panel_test_0/inst/matrix/timer_reg[1]/Q
                         net (fo=3, routed)           0.700     4.163    design_1_i/panel_test_0/inst/matrix/timer_reg_n_0_[1]
    SLICE_X8Y37          LUT4 (Prop_lut4_I3_O)        0.301     4.464 f  design_1_i/panel_test_0/inst/matrix/blank_i_4/O
                         net (fo=2, routed)           1.100     5.564    design_1_i/panel_test_0/inst/matrix/blank_i_4_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I4_O)        0.124     5.688 r  design_1_i/panel_test_0/inst/matrix/blank_i_3/O
                         net (fo=15, routed)          1.504     7.192    design_1_i/panel_test_0/inst/matrix/blank_i_3_n_0
    SLICE_X8Y33          LUT5 (Prop_lut5_I0_O)        0.124     7.316 r  design_1_i/panel_test_0/inst/matrix/delay[3]_i_1/O
                         net (fo=4, routed)           0.341     7.657    design_1_i/panel_test_0/inst/matrix/delay[3]_i_1_n_0
    SLICE_X9Y32          FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    31.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.487    32.679    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    29.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    31.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          1.499    32.691    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X9Y32          FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[0]/C
                         clock pessimism              0.265    32.956    
                         clock uncertainty           -0.112    32.844    
    SLICE_X9Y32          FDCE (Setup_fdce_C_CE)      -0.205    32.639    design_1_i/panel_test_0/inst/matrix/delay_reg[0]
  -------------------------------------------------------------------
                         required time                         32.639    
                         arrival time                          -7.657    
  -------------------------------------------------------------------
                         slack                                 24.982    

Slack (MET) :             24.982ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/matrix/timer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/delay_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out3_clk_wiz_0 rise@30.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.672ns  (logic 1.027ns (21.981%)  route 3.645ns (78.019%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 32.691 - 30.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          1.677     2.985    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X8Y37          FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDCE (Prop_fdce_C_Q)         0.478     3.463 f  design_1_i/panel_test_0/inst/matrix/timer_reg[1]/Q
                         net (fo=3, routed)           0.700     4.163    design_1_i/panel_test_0/inst/matrix/timer_reg_n_0_[1]
    SLICE_X8Y37          LUT4 (Prop_lut4_I3_O)        0.301     4.464 f  design_1_i/panel_test_0/inst/matrix/blank_i_4/O
                         net (fo=2, routed)           1.100     5.564    design_1_i/panel_test_0/inst/matrix/blank_i_4_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I4_O)        0.124     5.688 r  design_1_i/panel_test_0/inst/matrix/blank_i_3/O
                         net (fo=15, routed)          1.504     7.192    design_1_i/panel_test_0/inst/matrix/blank_i_3_n_0
    SLICE_X8Y33          LUT5 (Prop_lut5_I0_O)        0.124     7.316 r  design_1_i/panel_test_0/inst/matrix/delay[3]_i_1/O
                         net (fo=4, routed)           0.341     7.657    design_1_i/panel_test_0/inst/matrix/delay[3]_i_1_n_0
    SLICE_X9Y32          FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    31.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.487    32.679    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    29.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    31.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          1.499    32.691    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X9Y32          FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[1]/C
                         clock pessimism              0.265    32.956    
                         clock uncertainty           -0.112    32.844    
    SLICE_X9Y32          FDCE (Setup_fdce_C_CE)      -0.205    32.639    design_1_i/panel_test_0/inst/matrix/delay_reg[1]
  -------------------------------------------------------------------
                         required time                         32.639    
                         arrival time                          -7.657    
  -------------------------------------------------------------------
                         slack                                 24.982    

Slack (MET) :             24.982ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/matrix/timer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/delay_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out3_clk_wiz_0 rise@30.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.672ns  (logic 1.027ns (21.981%)  route 3.645ns (78.019%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 32.691 - 30.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          1.677     2.985    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X8Y37          FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDCE (Prop_fdce_C_Q)         0.478     3.463 f  design_1_i/panel_test_0/inst/matrix/timer_reg[1]/Q
                         net (fo=3, routed)           0.700     4.163    design_1_i/panel_test_0/inst/matrix/timer_reg_n_0_[1]
    SLICE_X8Y37          LUT4 (Prop_lut4_I3_O)        0.301     4.464 f  design_1_i/panel_test_0/inst/matrix/blank_i_4/O
                         net (fo=2, routed)           1.100     5.564    design_1_i/panel_test_0/inst/matrix/blank_i_4_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I4_O)        0.124     5.688 r  design_1_i/panel_test_0/inst/matrix/blank_i_3/O
                         net (fo=15, routed)          1.504     7.192    design_1_i/panel_test_0/inst/matrix/blank_i_3_n_0
    SLICE_X8Y33          LUT5 (Prop_lut5_I0_O)        0.124     7.316 r  design_1_i/panel_test_0/inst/matrix/delay[3]_i_1/O
                         net (fo=4, routed)           0.341     7.657    design_1_i/panel_test_0/inst/matrix/delay[3]_i_1_n_0
    SLICE_X9Y32          FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    31.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.487    32.679    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    29.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    31.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          1.499    32.691    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X9Y32          FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[2]/C
                         clock pessimism              0.265    32.956    
                         clock uncertainty           -0.112    32.844    
    SLICE_X9Y32          FDCE (Setup_fdce_C_CE)      -0.205    32.639    design_1_i/panel_test_0/inst/matrix/delay_reg[2]
  -------------------------------------------------------------------
                         required time                         32.639    
                         arrival time                          -7.657    
  -------------------------------------------------------------------
                         slack                                 24.982    

Slack (MET) :             24.983ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/matrix/timer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/blank_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out3_clk_wiz_0 rise@30.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 1.027ns (22.152%)  route 3.609ns (77.848%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 32.690 - 30.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          1.677     2.985    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X8Y37          FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDCE (Prop_fdce_C_Q)         0.478     3.463 f  design_1_i/panel_test_0/inst/matrix/timer_reg[1]/Q
                         net (fo=3, routed)           0.700     4.163    design_1_i/panel_test_0/inst/matrix/timer_reg_n_0_[1]
    SLICE_X8Y37          LUT4 (Prop_lut4_I3_O)        0.301     4.464 f  design_1_i/panel_test_0/inst/matrix/blank_i_4/O
                         net (fo=2, routed)           1.100     5.564    design_1_i/panel_test_0/inst/matrix/blank_i_4_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I4_O)        0.124     5.688 r  design_1_i/panel_test_0/inst/matrix/blank_i_3/O
                         net (fo=15, routed)          1.478     7.166    design_1_i/panel_test_0/inst/matrix/blank_i_3_n_0
    SLICE_X7Y33          LUT5 (Prop_lut5_I0_O)        0.124     7.290 r  design_1_i/panel_test_0/inst/matrix/blank_i_1/O
                         net (fo=1, routed)           0.331     7.621    design_1_i/panel_test_0/inst/matrix/blank_i_1_n_0
    SLICE_X7Y32          FDPE                                         r  design_1_i/panel_test_0/inst/matrix/blank_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    31.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.487    32.679    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    29.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    31.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          1.498    32.690    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X7Y32          FDPE                                         r  design_1_i/panel_test_0/inst/matrix/blank_reg/C
                         clock pessimism              0.231    32.921    
                         clock uncertainty           -0.112    32.809    
    SLICE_X7Y32          FDPE (Setup_fdpe_C_CE)      -0.205    32.604    design_1_i/panel_test_0/inst/matrix/blank_reg
  -------------------------------------------------------------------
                         required time                         32.604    
                         arrival time                          -7.621    
  -------------------------------------------------------------------
                         slack                                 24.983    

Slack (MET) :             25.018ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/matrix/timer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/delay_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out3_clk_wiz_0 rise@30.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.672ns  (logic 1.027ns (21.981%)  route 3.645ns (78.019%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 32.691 - 30.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          1.677     2.985    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X8Y37          FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDCE (Prop_fdce_C_Q)         0.478     3.463 f  design_1_i/panel_test_0/inst/matrix/timer_reg[1]/Q
                         net (fo=3, routed)           0.700     4.163    design_1_i/panel_test_0/inst/matrix/timer_reg_n_0_[1]
    SLICE_X8Y37          LUT4 (Prop_lut4_I3_O)        0.301     4.464 f  design_1_i/panel_test_0/inst/matrix/blank_i_4/O
                         net (fo=2, routed)           1.100     5.564    design_1_i/panel_test_0/inst/matrix/blank_i_4_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I4_O)        0.124     5.688 r  design_1_i/panel_test_0/inst/matrix/blank_i_3/O
                         net (fo=15, routed)          1.504     7.192    design_1_i/panel_test_0/inst/matrix/blank_i_3_n_0
    SLICE_X8Y33          LUT5 (Prop_lut5_I0_O)        0.124     7.316 r  design_1_i/panel_test_0/inst/matrix/delay[3]_i_1/O
                         net (fo=4, routed)           0.341     7.657    design_1_i/panel_test_0/inst/matrix/delay[3]_i_1_n_0
    SLICE_X8Y32          FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    31.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.487    32.679    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    29.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    31.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          1.499    32.691    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X8Y32          FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[3]/C
                         clock pessimism              0.265    32.956    
                         clock uncertainty           -0.112    32.844    
    SLICE_X8Y32          FDCE (Setup_fdce_C_CE)      -0.169    32.675    design_1_i/panel_test_0/inst/matrix/delay_reg[3]
  -------------------------------------------------------------------
                         required time                         32.675    
                         arrival time                          -7.657    
  -------------------------------------------------------------------
                         slack                                 25.018    

Slack (MET) :             25.782ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/matrix/timer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out3_clk_wiz_0 rise@30.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 1.027ns (25.569%)  route 2.990ns (74.431%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 32.692 - 30.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          1.677     2.985    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X8Y37          FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDCE (Prop_fdce_C_Q)         0.478     3.463 f  design_1_i/panel_test_0/inst/matrix/timer_reg[1]/Q
                         net (fo=3, routed)           0.700     4.163    design_1_i/panel_test_0/inst/matrix/timer_reg_n_0_[1]
    SLICE_X8Y37          LUT4 (Prop_lut4_I3_O)        0.301     4.464 f  design_1_i/panel_test_0/inst/matrix/blank_i_4/O
                         net (fo=2, routed)           1.100     5.564    design_1_i/panel_test_0/inst/matrix/blank_i_4_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I4_O)        0.124     5.688 r  design_1_i/panel_test_0/inst/matrix/blank_i_3/O
                         net (fo=15, routed)          0.847     6.535    design_1_i/panel_test_0/inst/matrix/blank_i_3_n_0
    SLICE_X6Y34          LUT4 (Prop_lut4_I0_O)        0.124     6.659 r  design_1_i/panel_test_0/inst/matrix/FSM_sequential_state[2]_i_1/O
                         net (fo=2, routed)           0.343     7.002    design_1_i/panel_test_0/inst/matrix/FSM_sequential_state[2]_i_1_n_0
    SLICE_X6Y34          FDCE                                         r  design_1_i/panel_test_0/inst/matrix/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    31.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.487    32.679    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    29.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    31.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          1.500    32.692    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X6Y34          FDCE                                         r  design_1_i/panel_test_0/inst/matrix/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.231    32.923    
                         clock uncertainty           -0.112    32.811    
    SLICE_X6Y34          FDCE (Setup_fdce_C_D)       -0.028    32.783    design_1_i/panel_test_0/inst/matrix/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         32.783    
                         arrival time                          -7.002    
  -------------------------------------------------------------------
                         slack                                 25.782    

Slack (MET) :             26.112ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/matrix/timer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/timer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out3_clk_wiz_0 rise@30.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 1.049ns (27.117%)  route 2.819ns (72.882%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 32.695 - 30.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          1.677     2.985    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X8Y37          FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDCE (Prop_fdce_C_Q)         0.478     3.463 r  design_1_i/panel_test_0/inst/matrix/timer_reg[1]/Q
                         net (fo=3, routed)           0.700     4.163    design_1_i/panel_test_0/inst/matrix/timer_reg_n_0_[1]
    SLICE_X8Y37          LUT4 (Prop_lut4_I3_O)        0.301     4.464 r  design_1_i/panel_test_0/inst/matrix/blank_i_4/O
                         net (fo=2, routed)           1.100     5.564    design_1_i/panel_test_0/inst/matrix/blank_i_4_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I4_O)        0.124     5.688 f  design_1_i/panel_test_0/inst/matrix/blank_i_3/O
                         net (fo=15, routed)          1.019     6.707    design_1_i/panel_test_0/inst/matrix/blank_i_3_n_0
    SLICE_X8Y37          LUT2 (Prop_lut2_I1_O)        0.146     6.853 r  design_1_i/panel_test_0/inst/matrix/timer[0]_i_1/O
                         net (fo=1, routed)           0.000     6.853    design_1_i/panel_test_0/inst/matrix/timer[0]_i_1_n_0
    SLICE_X8Y37          FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    31.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.487    32.679    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    29.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    31.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          1.503    32.695    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X8Y37          FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[0]/C
                         clock pessimism              0.289    32.985    
                         clock uncertainty           -0.112    32.873    
    SLICE_X8Y37          FDCE (Setup_fdce_C_D)        0.092    32.965    design_1_i/panel_test_0/inst/matrix/timer_reg[0]
  -------------------------------------------------------------------
                         required time                         32.965    
                         arrival time                          -6.853    
  -------------------------------------------------------------------
                         slack                                 26.112    

Slack (MET) :             26.131ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/matrix/timer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/timer_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out3_clk_wiz_0 rise@30.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 1.027ns (26.756%)  route 2.811ns (73.244%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 32.695 - 30.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          1.677     2.985    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X8Y37          FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDCE (Prop_fdce_C_Q)         0.478     3.463 f  design_1_i/panel_test_0/inst/matrix/timer_reg[1]/Q
                         net (fo=3, routed)           0.700     4.163    design_1_i/panel_test_0/inst/matrix/timer_reg_n_0_[1]
    SLICE_X8Y37          LUT4 (Prop_lut4_I3_O)        0.301     4.464 f  design_1_i/panel_test_0/inst/matrix/blank_i_4/O
                         net (fo=2, routed)           1.100     5.564    design_1_i/panel_test_0/inst/matrix/blank_i_4_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I4_O)        0.124     5.688 r  design_1_i/panel_test_0/inst/matrix/blank_i_3/O
                         net (fo=15, routed)          1.011     6.699    design_1_i/panel_test_0/inst/matrix/blank_i_3_n_0
    SLICE_X8Y37          LUT4 (Prop_lut4_I2_O)        0.124     6.823 r  design_1_i/panel_test_0/inst/matrix/timer[11]_i_1/O
                         net (fo=1, routed)           0.000     6.823    design_1_i/panel_test_0/inst/matrix/timer[11]
    SLICE_X8Y37          FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    31.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         1.487    32.679    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    29.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    31.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          1.503    32.695    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X8Y37          FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[11]/C
                         clock pessimism              0.289    32.985    
                         clock uncertainty           -0.112    32.873    
    SLICE_X8Y37          FDCE (Setup_fdce_C_D)        0.081    32.954    design_1_i/panel_test_0/inst/matrix/timer_reg[11]
  -------------------------------------------------------------------
                         required time                         32.954    
                         arrival time                          -6.823    
  -------------------------------------------------------------------
                         slack                                 26.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/matrix/rd_row_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.455%)  route 0.191ns (57.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          0.563     0.904    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X7Y37          FDCE                                         r  design_1_i/panel_test_0/inst/matrix/rd_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.141     1.045 r  design_1_i/panel_test_0/inst/matrix/rd_row_reg[0]/Q
                         net (fo=7, routed)           0.191     1.236    design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          0.871     1.241    design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.960    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.143    design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/matrix/rd_col_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.539%)  route 0.204ns (55.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          0.562     0.903    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X6Y36          FDCE                                         r  design_1_i/panel_test_0/inst/matrix/rd_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDCE (Prop_fdce_C_Q)         0.164     1.067 r  design_1_i/panel_test_0/inst/matrix/rd_col_reg[4]/Q
                         net (fo=7, routed)           0.204     1.271    design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          0.871     1.241    design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.960    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.143    design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/matrix/rd_row_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.959%)  route 0.192ns (60.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          0.563     0.904    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X7Y37          FDCE                                         r  design_1_i/panel_test_0/inst/matrix/rd_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.128     1.032 r  design_1_i/panel_test_0/inst/matrix/rd_row_reg[3]/Q
                         net (fo=4, routed)           0.192     1.224    design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          0.871     1.241    design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.960    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.130     1.090    design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/matrix/rd_row_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.747%)  route 0.243ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          0.563     0.904    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X7Y37          FDCE                                         r  design_1_i/panel_test_0/inst/matrix/rd_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.141     1.045 r  design_1_i/panel_test_0/inst/matrix/rd_row_reg[2]/Q
                         net (fo=5, routed)           0.243     1.287    design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          0.871     1.241    design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.960    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.143    design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/matrix/rd_col_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.915%)  route 0.237ns (59.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          0.562     0.903    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X6Y36          FDCE                                         r  design_1_i/panel_test_0/inst/matrix/rd_col_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDCE (Prop_fdce_C_Q)         0.164     1.067 r  design_1_i/panel_test_0/inst/matrix/rd_col_reg[6]/Q
                         net (fo=4, routed)           0.237     1.303    design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          0.871     1.241    design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.960    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.143    design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/matrix/rd_row_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.183%)  route 0.297ns (67.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          0.563     0.904    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X7Y37          FDCE                                         r  design_1_i/panel_test_0/inst/matrix/rd_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.141     1.045 r  design_1_i/panel_test_0/inst/matrix/rd_row_reg[0]/Q
                         net (fo=7, routed)           0.297     1.342    design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          0.875     1.245    design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.964    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.147    design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/matrix/delay_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/delay_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.133%)  route 0.093ns (30.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          0.560     0.901    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X8Y32          FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.164     1.065 r  design_1_i/panel_test_0/inst/matrix/delay_reg[3]/Q
                         net (fo=7, routed)           0.093     1.158    design_1_i/panel_test_0/inst/matrix/delay_reg_n_0_[3]
    SLICE_X9Y32          LUT6 (Prop_lut6_I0_O)        0.045     1.203 r  design_1_i/panel_test_0/inst/matrix/delay[0]_i_1/O
                         net (fo=1, routed)           0.000     1.203    design_1_i/panel_test_0/inst/matrix/delay[0]
    SLICE_X9Y32          FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          0.826     1.196    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X9Y32          FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[0]/C
                         clock pessimism             -0.282     0.914    
    SLICE_X9Y32          FDCE (Hold_fdce_C_D)         0.092     1.006    design_1_i/panel_test_0/inst/matrix/delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/matrix/rd_col_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.092%)  route 0.278ns (62.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          0.562     0.903    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X6Y36          FDCE                                         r  design_1_i/panel_test_0/inst/matrix/rd_col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDCE (Prop_fdce_C_Q)         0.164     1.067 r  design_1_i/panel_test_0/inst/matrix/rd_col_reg[2]/Q
                         net (fo=9, routed)           0.278     1.345    design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          0.871     1.241    design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.960    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.143    design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/matrix/rd_row_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.638%)  route 0.277ns (68.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          0.563     0.904    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X7Y37          FDCE                                         r  design_1_i/panel_test_0/inst/matrix/rd_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.128     1.032 r  design_1_i/panel_test_0/inst/matrix/rd_row_reg[1]/Q
                         net (fo=6, routed)           0.277     1.308    design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          0.875     1.245    design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.964    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.129     1.093    design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/matrix/rd_col_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.499%)  route 0.298ns (64.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          0.562     0.903    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X6Y36          FDCE                                         r  design_1_i/panel_test_0/inst/matrix/rd_col_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDCE (Prop_fdce_C_Q)         0.164     1.067 r  design_1_i/panel_test_0/inst/matrix/rd_col_reg[5]/Q
                         net (fo=5, routed)           0.298     1.364    design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=757, routed)         0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=71, routed)          0.871     1.241    design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.960    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.143    design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         30.000      27.424     RAMB36_X0Y7      design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         30.000      27.424     RAMB36_X0Y8      design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         30.000      27.845     BUFGCTRL_X0Y1    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         30.000      28.751     MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         30.000      29.000     SLICE_X9Y32      design_1_i/panel_test_0/inst/matrix/delay_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         30.000      29.000     SLICE_X9Y32      design_1_i/panel_test_0/inst/matrix/delay_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         30.000      29.000     SLICE_X9Y32      design_1_i/panel_test_0/inst/matrix/delay_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         30.000      29.000     SLICE_X8Y32      design_1_i/panel_test_0/inst/matrix/delay_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         30.000      29.000     SLICE_X6Y37      design_1_i/panel_test_0/inst/matrix/g0_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         30.000      29.000     SLICE_X7Y41      design_1_i/panel_test_0/inst/matrix/g1_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       30.000      183.360    MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X9Y32      design_1_i/panel_test_0/inst/matrix/delay_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X9Y32      design_1_i/panel_test_0/inst/matrix/delay_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X9Y32      design_1_i/panel_test_0/inst/matrix/delay_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X8Y32      design_1_i/panel_test_0/inst/matrix/delay_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X6Y34      design_1_i/panel_test_0/inst/matrix/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X6Y34      design_1_i/panel_test_0/inst/matrix/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X6Y34      design_1_i/panel_test_0/inst/matrix/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         15.000      14.500     SLICE_X7Y32      design_1_i/panel_test_0/inst/matrix/blank_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X6Y37      design_1_i/panel_test_0/inst/matrix/g0_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X9Y31      design_1_i/panel_test_0/inst/matrix/latch_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X9Y32      design_1_i/panel_test_0/inst/matrix/delay_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X9Y32      design_1_i/panel_test_0/inst/matrix/delay_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X9Y32      design_1_i/panel_test_0/inst/matrix/delay_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X8Y32      design_1_i/panel_test_0/inst/matrix/delay_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X6Y37      design_1_i/panel_test_0/inst/matrix/g0_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X7Y41      design_1_i/panel_test_0/inst/matrix/g1_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X9Y31      design_1_i/panel_test_0/inst/matrix/latch_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X6Y34      design_1_i/panel_test_0/inst/matrix/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X6Y34      design_1_i/panel_test_0/inst/matrix/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X6Y34      design_1_i/panel_test_0/inst/matrix/FSM_sequential_state_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



