 
****************************************
Report : area
Design : cv32e40p_top
Version: O-2018.06-SP1
Date   : Tue Apr 29 20:02:07 2025
****************************************

Library(s) Used:

    saed14hvt_ss0p6v125c (File: /mnt/hgfs/saed14_pdk/SAED14nm_EDK_CORE_HVT_v_062020/stdcell_hvt/db_ccs/saed14hvt_ss0p6v125c.db)

Number of ports:                        11951
Number of nets:                         46115
Number of cells:                        34981
Number of combinational cells:          32649
Number of sequential cells:              2258
Number of macros/black boxes:               0
Number of buf/inv:                      14878
Number of references:                       2

Combinational area:              11183.782702
Buf/Inv area:                     3462.889207
Noncombinational area:            2407.989685
Macro/Black Box area:                0.000000
Net Interconnect area:           20316.845665

Total cell area:                 13591.772387
Total area:                      33908.618052

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cv32e40p_top                      13591.7724    100.0      0.4884     0.0000  0.0000  cv32e40p_top
core_i                            13591.2840    100.0    154.1124     0.0000  0.0000  cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1
core_i/cs_registers_i              1607.4576     11.8    969.9180   492.4848  0.0000  cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1
core_i/cs_registers_i/add_1387       41.9136      0.3     41.9136     0.0000  0.0000  cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_2
core_i/cs_registers_i/add_1387_G3    41.9136      0.3     41.9136     0.0000  0.0000  cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_1
core_i/cs_registers_i/add_1387_G4    41.9136      0.3     41.9136     0.0000  0.0000  cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_0
core_i/cs_registers_i/eq_1307        19.3140      0.1     19.3140     0.0000  0.0000  cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_cmp6_0
core_i/ex_stage_i                  4984.0775     36.7     88.3560     7.4592  0.0000  cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
core_i/ex_stage_i/alu_i            1865.7768     13.7   1013.9184     0.0000  0.0000  cv32e40p_alu
core_i/ex_stage_i/alu_i/add_168      35.8752      0.3     35.8752     0.0000  0.0000  cv32e40p_alu_DW01_add_2
core_i/ex_stage_i/alu_i/add_186      31.8348      0.2     31.8348     0.0000  0.0000  cv32e40p_alu_DW01_add_1
core_i/ex_stage_i/alu_i/alu_div_i   442.8456      3.3    195.8928   114.0192  0.0000  cv32e40p_alu_div
core_i/ex_stage_i/alu_i/alu_div_i/add_109
                                     32.4120      0.2     32.4120     0.0000  0.0000  cv32e40p_alu_div_DW01_add_0
core_i/ex_stage_i/alu_i/alu_div_i/r76
                                     33.3000      0.2     33.3000     0.0000  0.0000  cv32e40p_alu_div_DW01_cmp6_0
core_i/ex_stage_i/alu_i/alu_div_i/sub_102
                                     29.0376      0.2     29.0376     0.0000  0.0000  cv32e40p_alu_div_DW01_sub_1
core_i/ex_stage_i/alu_i/alu_div_i/sub_109
                                     38.1840      0.3     38.1840     0.0000  0.0000  cv32e40p_alu_div_DW01_sub_0
core_i/ex_stage_i/alu_i/eq_343       19.3140      0.1     19.3140     0.0000  0.0000  cv32e40p_alu_DW01_cmp6_4
core_i/ex_stage_i/alu_i/ff_one_i     17.2716      0.1     17.2716     0.0000  0.0000  cv32e40p_ff_one
core_i/ex_stage_i/alu_i/popcnt_i     57.5868      0.4     57.5868     0.0000  0.0000  cv32e40p_popcnt
core_i/ex_stage_i/alu_i/sll_812      22.2888      0.2     22.2888     0.0000  0.0000  cv32e40p_alu_DW01_ash_1
core_i/ex_stage_i/alu_i/sll_813      73.9260      0.5     73.9260     0.0000  0.0000  cv32e40p_alu_DW01_ash_0
core_i/ex_stage_i/alu_i/srl_300     150.9156      1.1    150.9156     0.0000  0.0000  cv32e40p_alu_DW_rash_0
core_i/ex_stage_i/mult_i           3022.4855     22.2    234.0324     4.4844  0.0000  cv32e40p_mult
core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2
                                     34.4544      0.3     34.4544     0.0000  0.0000  cv32e40p_mult_DW01_add_15
core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2
                                     32.4120      0.2     32.4120     0.0000  0.0000  cv32e40p_mult_DW01_add_8
core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_271_4
                                     32.4120      0.2     32.4120     0.0000  0.0000  cv32e40p_mult_DW01_add_0
core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_305_2
                                     32.4120      0.2     32.4120     0.0000  0.0000  cv32e40p_mult_DW01_add_11
core_i/ex_stage_i/mult_i/add_1_root_add_0_root_add_111_2
                                     33.3444      0.2     33.3444     0.0000  0.0000  cv32e40p_mult_DW01_add_17
core_i/ex_stage_i/mult_i/add_1_root_add_0_root_add_224_2
                                     32.4120      0.2     32.4120     0.0000  0.0000  cv32e40p_mult_DW01_add_10
core_i/ex_stage_i/mult_i/add_1_root_add_0_root_add_271_4
                                     32.4120      0.2     32.4120     0.0000  0.0000  cv32e40p_mult_DW01_add_1
core_i/ex_stage_i/mult_i/add_1_root_add_0_root_add_305_2
                                     32.4120      0.2     32.4120     0.0000  0.0000  cv32e40p_mult_DW01_add_12
core_i/ex_stage_i/mult_i/add_2_root_add_271_4
                                     20.1576      0.1     20.1576     0.0000  0.0000  cv32e40p_mult_DW01_add_3
core_i/ex_stage_i/mult_i/add_3_root_add_271_4
                                     19.1364      0.1     19.1364     0.0000  0.0000  cv32e40p_mult_DW01_add_2
core_i/ex_stage_i/mult_i/mult_110   399.8220      2.9    370.8288     0.0000  0.0000  cv32e40p_mult_DW02_mult_7
core_i/ex_stage_i/mult_i/mult_110/FS_1
                                     28.9932      0.2     28.9932     0.0000  0.0000  cv32e40p_mult_DW01_add_16
core_i/ex_stage_i/mult_i/mult_224   701.1648      5.2    701.1648     0.0000  0.0000  cv32e40p_mult_DW02_mult_4
core_i/ex_stage_i/mult_i/mult_266   116.1060      0.9    101.6760     0.0000  0.0000  cv32e40p_mult_DW02_mult_0
core_i/ex_stage_i/mult_i/mult_266/FS_1
                                     14.4300      0.1     14.4300     0.0000  0.0000  cv32e40p_mult_DW01_add_4
core_i/ex_stage_i/mult_i/mult_267   116.3724      0.9    101.9424     0.0000  0.0000  cv32e40p_mult_DW02_mult_1
core_i/ex_stage_i/mult_i/mult_267/FS_1
                                     14.4300      0.1     14.4300     0.0000  0.0000  cv32e40p_mult_DW01_add_5
core_i/ex_stage_i/mult_i/mult_268   116.7276      0.9    102.2976     0.0000  0.0000  cv32e40p_mult_DW02_mult_2
core_i/ex_stage_i/mult_i/mult_268/FS_1
                                     14.4300      0.1     14.4300     0.0000  0.0000  cv32e40p_mult_DW01_add_6
core_i/ex_stage_i/mult_i/mult_269   116.9940      0.9    102.5640     0.0000  0.0000  cv32e40p_mult_DW02_mult_3
core_i/ex_stage_i/mult_i/mult_269/FS_1
                                     14.4300      0.1     14.4300     0.0000  0.0000  cv32e40p_mult_DW01_add_7
core_i/ex_stage_i/mult_i/mult_299   396.0924      2.9    370.2072     0.0000  0.0000  cv32e40p_mult_DW02_mult_5
core_i/ex_stage_i/mult_i/mult_299/FS_1
                                     25.8852      0.2     25.8852     0.0000  0.0000  cv32e40p_mult_DW01_add_13
core_i/ex_stage_i/mult_i/mult_300   396.8916      2.9    371.0064     0.0000  0.0000  cv32e40p_mult_DW02_mult_6
core_i/ex_stage_i/mult_i/mult_300/FS_1
                                     25.8852      0.2     25.8852     0.0000  0.0000  cv32e40p_mult_DW01_add_14
core_i/ex_stage_i/mult_i/sll_98      21.0012      0.2     21.0012     0.0000  0.0000  cv32e40p_mult_DW01_ash_0
core_i/ex_stage_i/mult_i/sra_114    101.2320      0.7    101.2320     0.0000  0.0000  cv32e40p_mult_DW_rash_1
core_i/id_stage_i                  5208.5641     38.3    717.2820   294.0168  0.0000  cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1
core_i/id_stage_i/add_575            86.5356      0.6     86.5356     0.0000  0.0000  cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_6
core_i/id_stage_i/add_576            98.0796      0.7     98.0796     0.0000  0.0000  cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_8
core_i/id_stage_i/controller_i      165.2568      1.2    150.0720    15.1848  0.0000  cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0
core_i/id_stage_i/decoder_i         148.5180      1.1    148.5180     0.0000  0.0000  cv32e40p_decoder_COREV_PULP0_COREV_CLUSTER0_A_EXTENSION0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_PULP_SECURE0_USE_PMP0_APU_WOP_CPU6_DEBUG_TRIGGER_EN1
core_i/id_stage_i/int_controller_i
                                     52.9248      0.4     31.6128    21.3120  0.0000  cv32e40p_int_controller_PULP_SECURE0
core_i/id_stage_i/r153               73.5264      0.5     73.5264     0.0000  0.0000  cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_4
core_i/id_stage_i/register_file_i  3572.4240     26.3   2515.3488  1057.0752  0.0000  cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0
core_i/if_stage_i                  1260.7380      9.3    215.4288    71.3952  0.0000  cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0
core_i/if_stage_i/add_167            34.6764      0.3     34.6764     0.0000  0.0000  cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_DW01_add_2
core_i/if_stage_i/aligner_i         316.7052      2.3    182.1288    89.5104  0.0000  cv32e40p_aligner
core_i/if_stage_i/aligner_i/add_63
                                     22.7772      0.2     22.7772     0.0000  0.0000  cv32e40p_aligner_DW01_add_1
core_i/if_stage_i/aligner_i/add_64
                                     22.2888      0.2     22.2888     0.0000  0.0000  cv32e40p_aligner_DW01_add_0
core_i/if_stage_i/compressed_decoder_i
                                     92.3076      0.7     92.3076     0.0000  0.0000  cv32e40p_compressed_decoder_FPU0_ZFINX0
core_i/if_stage_i/prefetch_buffer_i
                                    530.2248      3.9     23.3544     0.0000  0.0000  cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0
core_i/if_stage_i/prefetch_buffer_i/fifo_i
                                    149.0064      1.1     76.5456    72.4608  0.0000  cv32e40p_fifo_0_32_2
core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i
                                    194.9604      1.4    113.7528    81.2076  0.0000  cv32e40p_obi_interface_TRANS_STABLE0
core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i
                                    162.9036      1.2     86.0916    39.6492  0.0000  cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2
core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/add_138
                                     37.1628      0.3     37.1628     0.0000  0.0000  cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_DW01_add_2
core_i/load_store_unit_i            370.7400      2.7    194.0280    44.7552  0.0000  cv32e40p_load_store_unit_PULP_OBI0
core_i/load_store_unit_i/add_346_aco
                                     89.7768      0.7     89.7768     0.0000  0.0000  cv32e40p_load_store_unit_PULP_OBI0_DW01_add_2
core_i/load_store_unit_i/data_obi_i
                                     29.5704      0.2     29.5704     0.0000  0.0000  cv32e40p_obi_interface_TRANS_STABLE1
core_i/load_store_unit_i/mult_add_346_aco
                                     12.6096      0.1     12.6096     0.0000  0.0000  cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0
core_i/sleep_unit_i                   5.5944      0.0      2.3088     2.1312  0.0000  cv32e40p_sleep_unit_COREV_CLUSTER0
core_i/sleep_unit_i/core_clock_gate_i
                                      1.1544      0.0      0.3108     0.8436  0.0000  cv32e40p_clock_gate
--------------------------------  ----------  -------  ----------  ---------  ------  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Total                                                  11183.7827  2407.9897  0.0000

1
