// Seed: 2418761377
module module_0 (
    output wor id_0,
    input supply0 id_1,
    input supply1 id_2,
    input wire id_3,
    input supply0 id_4,
    output wor id_5,
    input tri0 id_6,
    output tri1 id_7,
    input tri id_8,
    output supply1 id_9,
    input wor id_10
);
  assign id_7 = id_10 - 1;
endmodule
module module_1 (
    input tri0 id_0,
    output logic id_1,
    output uwire id_2,
    input logic id_3,
    input wor id_4,
    input wor id_5,
    input supply1 id_6
);
  assign id_2 = 1;
  module_0(
      id_2, id_5, id_6, id_0, id_5, id_2, id_5, id_2, id_0, id_2, id_0
  );
  logic id_8;
  assign id_1 = id_8;
  initial begin
    id_1 <= id_3;
  end
endmodule
