Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : AntiLog2
Version: L-2016.03-SP5-5
Date   : Thu Jun 28 20:56:05 2018
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.04
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                445
  Buf/Inv Cell Count:              58
  Buf Cell Count:                   0
  Inv Cell Count:                  58
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       394
  Sequential Cell Count:           51
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      273.360002
  Noncombinational Area:   116.524803
  Buf/Inv Area:             18.931201
  Total Buffer Area:             0.00
  Total Inverter Area:          18.93
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               389.884805
  Design Area:             389.884805


  Design Rules
  -----------------------------------
  Total Number of Nets:           456
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: phoebe.pem.embedded.ufcg.edu.br

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:               13.29
  Overall Compile Wall Clock Time:    11.66

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
