<h2 id="Ncore3.6.4FSYS:2024w38:-Highlights:">Highlights: </h2><h3 id="Ncore3.6.4FSYS:2024w38:-Naveen:">Naveen:</h3><h3 id="Ncore3.6.4FSYS:2024w38:-Urvish:">Urvish :</h3><ul><li><p>Regression triage - <a class="external-link" href="http://dev.arteris.com/dv_reg_ncore/regression/2024_09_13_181641/regression_report_2024_09_13_181641.html" rel="nofollow">regression_report_2024_09_13_181641.html</a></p></li><li><p>Opened/Debugged/Resolved <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15443" rel="nofollow">CONC-15443</a> : [Concerto_Error_test] FSC_SCMFX2 reg value mismatch. Act 'h00000008 Exp 'h00000000</p><ul><li><p>It seems that FSC register mapping is changed as done in <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12816" rel="nofollow">CONC-12816</a>  </p></li><li><p>Worked on DV updates. Found design issue, updated jira  <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12816" rel="nofollow">CONC-12816</a>  </p></li></ul></li><li><p>Worked on <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-14944" rel="nofollow">CONC-14944</a> : Specification update needed to clarify DVM Support </p></li><li><p>Worked on/Resolved <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-13961" rel="nofollow">CONC-13961</a>  : hw_cfg_32 : compile error</p></li><li><p>Opened <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15452" rel="nofollow">CONC-15452</a> : DV/RTL generation fails for configurations - hw_config_semidynamics, hw_cfg_04_grouping</p></li><li><p>Opened <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15453" rel="nofollow">CONC-15453</a>  : m_ioaiu0_ccp_scb[0] [ioaiu0:CCP-SCB] Evict Mismatch</p></li><li><p>Opened  <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15454" rel="nofollow">CONC-15454</a> : Config - hw_cfg_rvsilicon_mpf, test - aiu_random_dce_fix_index: [ACE BFM SEQ AIU 0] TB Error: Infinite loop possibility in read seq do-while loop</p></li><li><p>Working on <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15367" rel="nofollow">CONC-15367</a> : Failure with Config - hw_cfg_ventana_mesh8x3_mpf &amp; Test - aiu_random_pcie_order_reduce_addr_area_aius : TB Error: fn:give_addr_for_ace_req_noncoh_write unable to find addr even after 10000 iterat</p></li><li><p>Reopened/Worked on <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15397" rel="nofollow">CONC-15397</a>  : hw_cfg_2_slow_sram : OVL_FATAL : ASSERT_NEVER : VIOLATION : Test expression is not FALSE</p></li><li><p>Opened/Worked on/Resolved <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15444" rel="nofollow">CONC-15444</a> : configuration - hw_cfg_10_e, test - aiu_random_sys_event_en_dis : [HBFAIL] Heart Beat Failure Objection</p></li><li><p>Verified <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15400" rel="nofollow">CONC-15400</a> </p></li></ul>