vendor_name = ModelSim
source_file = 1, /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v
source_file = 1, /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v
source_file = 1, /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v
source_file = 1, /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /onehot.v
source_file = 1, /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_adapter.v
source_file = 1, /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_address_translator.v
source_file = 1, /s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /s/appspace/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /s/appspace/quartus/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /s/appspace/quartus/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /s/appspace/quartus/quartus/libraries/megafunctions/aglobal170.inc
source_file = 1, /s/appspace/quartus/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /s/appspace/quartus/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /s/appspace/quartus/quartus/libraries/megafunctions/altram.inc
source_file = 1, /s/appspace/quartus/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /s/appspace/quartus/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m6m1.tdf
source_file = 1, /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /black.mif
source_file = 1, /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/decode_7la.tdf
source_file = 1, /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/decode_01a.tdf
source_file = 1, /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/mux_ifb.tdf
source_file = 1, /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_pll.v
source_file = 1, /s/appspace/quartus/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, /s/appspace/quartus/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, /s/appspace/quartus/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, /s/appspace/quartus/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altpll_80u.tdf
source_file = 1, /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_controller.v
source_file = 1, /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v
source_file = 1, /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf
source_file = 1, 258/proj/lab7_part2/lab7_part2/white.mif
source_file = 1, /s/appspace/quartus/quartus/libraries/megafunctions/lpm_decode.tdf
source_file = 1, /s/appspace/quartus/quartus/libraries/megafunctions/declut.inc
source_file = 1, /s/appspace/quartus/quartus/libraries/megafunctions/altshift.inc
source_file = 1, /s/appspace/quartus/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, /s/appspace/quartus/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/decode_l5f.tdf
design_name = part2
instance = comp, \VGA_CLK~output , VGA_CLK~output, part2, 1
instance = comp, \VGA_HS~output , VGA_HS~output, part2, 1
instance = comp, \VGA_VS~output , VGA_VS~output, part2, 1
instance = comp, \VGA_BLANK_N~output , VGA_BLANK_N~output, part2, 1
instance = comp, \VGA_SYNC_N~output , VGA_SYNC_N~output, part2, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, part2, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, part2, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, part2, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, part2, 1
instance = comp, \VGA_R[4]~output , VGA_R[4]~output, part2, 1
instance = comp, \VGA_R[5]~output , VGA_R[5]~output, part2, 1
instance = comp, \VGA_R[6]~output , VGA_R[6]~output, part2, 1
instance = comp, \VGA_R[7]~output , VGA_R[7]~output, part2, 1
instance = comp, \VGA_R[8]~output , VGA_R[8]~output, part2, 1
instance = comp, \VGA_R[9]~output , VGA_R[9]~output, part2, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, part2, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, part2, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, part2, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, part2, 1
instance = comp, \VGA_G[4]~output , VGA_G[4]~output, part2, 1
instance = comp, \VGA_G[5]~output , VGA_G[5]~output, part2, 1
instance = comp, \VGA_G[6]~output , VGA_G[6]~output, part2, 1
instance = comp, \VGA_G[7]~output , VGA_G[7]~output, part2, 1
instance = comp, \VGA_G[8]~output , VGA_G[8]~output, part2, 1
instance = comp, \VGA_G[9]~output , VGA_G[9]~output, part2, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, part2, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, part2, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, part2, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, part2, 1
instance = comp, \VGA_B[4]~output , VGA_B[4]~output, part2, 1
instance = comp, \VGA_B[5]~output , VGA_B[5]~output, part2, 1
instance = comp, \VGA_B[6]~output , VGA_B[6]~output, part2, 1
instance = comp, \VGA_B[7]~output , VGA_B[7]~output, part2, 1
instance = comp, \VGA_B[8]~output , VGA_B[8]~output, part2, 1
instance = comp, \VGA_B[9]~output , VGA_B[9]~output, part2, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, part2, 1
instance = comp, \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT , VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT, part2, 1
instance = comp, \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL , VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL, part2, 1
instance = comp, \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG , VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG, part2, 1
instance = comp, \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER , VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER, part2, 1
instance = comp, \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 , VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0, part2, 1
instance = comp, \VGA|controller|Add0~33 , VGA|controller|Add0~33, part2, 1
instance = comp, \KEY[1]~input , KEY[1]~input, part2, 1
instance = comp, \VGA|controller|Add0~37 , VGA|controller|Add0~37, part2, 1
instance = comp, \VGA|controller|xCounter[1] , VGA|controller|xCounter[1], part2, 1
instance = comp, \VGA|controller|Add0~1 , VGA|controller|Add0~1, part2, 1
instance = comp, \VGA|controller|xCounter[2] , VGA|controller|xCounter[2], part2, 1
instance = comp, \VGA|controller|Add0~5 , VGA|controller|Add0~5, part2, 1
instance = comp, \VGA|controller|xCounter[3] , VGA|controller|xCounter[3], part2, 1
instance = comp, \VGA|controller|Add0~9 , VGA|controller|Add0~9, part2, 1
instance = comp, \VGA|controller|xCounter[4] , VGA|controller|xCounter[4], part2, 1
instance = comp, \VGA|controller|Add0~13 , VGA|controller|Add0~13, part2, 1
instance = comp, \VGA|controller|xCounter[5] , VGA|controller|xCounter[5], part2, 1
instance = comp, \VGA|controller|Add0~17 , VGA|controller|Add0~17, part2, 1
instance = comp, \VGA|controller|xCounter[6] , VGA|controller|xCounter[6], part2, 1
instance = comp, \VGA|controller|Equal0~1 , VGA|controller|Equal0~1, part2, 1
instance = comp, \VGA|controller|xCounter[7] , VGA|controller|xCounter[7], part2, 1
instance = comp, \VGA|controller|Add0~29 , VGA|controller|Add0~29, part2, 1
instance = comp, \VGA|controller|xCounter[7]~DUPLICATE , VGA|controller|xCounter[7]~DUPLICATE, part2, 1
instance = comp, \VGA|controller|Add0~25 , VGA|controller|Add0~25, part2, 1
instance = comp, \VGA|controller|xCounter[8] , VGA|controller|xCounter[8], part2, 1
instance = comp, \VGA|controller|Add0~21 , VGA|controller|Add0~21, part2, 1
instance = comp, \VGA|controller|xCounter[9] , VGA|controller|xCounter[9], part2, 1
instance = comp, \VGA|controller|xCounter[3]~DUPLICATE , VGA|controller|xCounter[3]~DUPLICATE, part2, 1
instance = comp, \VGA|controller|Equal0~0 , VGA|controller|Equal0~0, part2, 1
instance = comp, \VGA|controller|Equal0~2 , VGA|controller|Equal0~2, part2, 1
instance = comp, \VGA|controller|xCounter[0] , VGA|controller|xCounter[0], part2, 1
instance = comp, \VGA|controller|VGA_HS1~0 , VGA|controller|VGA_HS1~0, part2, 1
instance = comp, \VGA|controller|VGA_HS1~1 , VGA|controller|VGA_HS1~1, part2, 1
instance = comp, \VGA|controller|VGA_HS1 , VGA|controller|VGA_HS1, part2, 1
instance = comp, \VGA|controller|VGA_HS , VGA|controller|VGA_HS, part2, 1
instance = comp, \VGA|controller|Add1~5 , VGA|controller|Add1~5, part2, 1
instance = comp, \VGA|controller|yCounter[7]~DUPLICATE , VGA|controller|yCounter[7]~DUPLICATE, part2, 1
instance = comp, \VGA|controller|always1~1 , VGA|controller|always1~1, part2, 1
instance = comp, \VGA|controller|always1~2 , VGA|controller|always1~2, part2, 1
instance = comp, \VGA|controller|always1~3 , VGA|controller|always1~3, part2, 1
instance = comp, \VGA|controller|yCounter[0] , VGA|controller|yCounter[0], part2, 1
instance = comp, \VGA|controller|Add1~9 , VGA|controller|Add1~9, part2, 1
instance = comp, \VGA|controller|yCounter[1] , VGA|controller|yCounter[1], part2, 1
instance = comp, \VGA|controller|Add1~37 , VGA|controller|Add1~37, part2, 1
instance = comp, \VGA|controller|yCounter[2] , VGA|controller|yCounter[2], part2, 1
instance = comp, \VGA|controller|Add1~33 , VGA|controller|Add1~33, part2, 1
instance = comp, \VGA|controller|yCounter[3] , VGA|controller|yCounter[3], part2, 1
instance = comp, \VGA|controller|Add1~29 , VGA|controller|Add1~29, part2, 1
instance = comp, \VGA|controller|yCounter[4] , VGA|controller|yCounter[4], part2, 1
instance = comp, \VGA|controller|Add1~25 , VGA|controller|Add1~25, part2, 1
instance = comp, \VGA|controller|yCounter[5] , VGA|controller|yCounter[5], part2, 1
instance = comp, \VGA|controller|Add1~21 , VGA|controller|Add1~21, part2, 1
instance = comp, \VGA|controller|yCounter[6] , VGA|controller|yCounter[6], part2, 1
instance = comp, \VGA|controller|Add1~17 , VGA|controller|Add1~17, part2, 1
instance = comp, \VGA|controller|yCounter[7] , VGA|controller|yCounter[7], part2, 1
instance = comp, \VGA|controller|Add1~13 , VGA|controller|Add1~13, part2, 1
instance = comp, \VGA|controller|yCounter[8] , VGA|controller|yCounter[8], part2, 1
instance = comp, \VGA|controller|Add1~1 , VGA|controller|Add1~1, part2, 1
instance = comp, \VGA|controller|yCounter[9] , VGA|controller|yCounter[9], part2, 1
instance = comp, \VGA|controller|always1~0 , VGA|controller|always1~0, part2, 1
instance = comp, \VGA|controller|VGA_VS1~0 , VGA|controller|VGA_VS1~0, part2, 1
instance = comp, \VGA|controller|VGA_VS1~1 , VGA|controller|VGA_VS1~1, part2, 1
instance = comp, \VGA|controller|VGA_VS1 , VGA|controller|VGA_VS1, part2, 1
instance = comp, \VGA|controller|VGA_VS , VGA|controller|VGA_VS, part2, 1
instance = comp, \VGA|controller|VGA_BLANK1~0 , VGA|controller|VGA_BLANK1~0, part2, 1
instance = comp, \VGA|controller|VGA_BLANK1 , VGA|controller|VGA_BLANK1, part2, 1
instance = comp, \VGA|controller|VGA_BLANK , VGA|controller|VGA_BLANK, part2, 1
instance = comp, \CLOCK_50~inputCLKENA0 , CLOCK_50~inputCLKENA0, part2, 1
instance = comp, \c0|c0|out[2] , c0|c0|out[2], part2, 1
instance = comp, \c0|c0|out~2 , c0|c0|out~2, part2, 1
instance = comp, \c0|c0|out[0] , c0|c0|out[0], part2, 1
instance = comp, \c0|c0|out~1 , c0|c0|out~1, part2, 1
instance = comp, \c0|c0|out[2]~DUPLICATE , c0|c0|out[2]~DUPLICATE, part2, 1
instance = comp, \c0|c0|out~0 , c0|c0|out~0, part2, 1
instance = comp, \c0|c0|out[3] , c0|c0|out[3], part2, 1
instance = comp, \c0|current_state~10 , c0|current_state~10, part2, 1
instance = comp, \KEY[2]~input , KEY[2]~input, part2, 1
instance = comp, \KEY[3]~input , KEY[3]~input, part2, 1
instance = comp, \SW[2]~input , SW[2]~input, part2, 1
instance = comp, \SW[3]~input , SW[3]~input, part2, 1
instance = comp, \SW[0]~input , SW[0]~input, part2, 1
instance = comp, \SW[1]~input , SW[1]~input, part2, 1
instance = comp, \c0|set , c0|set, part2, 1
instance = comp, \c0|w0|out~1 , c0|w0|out~1, part2, 1
instance = comp, \c0|w0|out[1] , c0|w0|out[1], part2, 1
instance = comp, \c0|w0|out~2 , c0|w0|out~2, part2, 1
instance = comp, \c0|w0|out[4] , c0|w0|out[4], part2, 1
instance = comp, \c0|w0|out~3 , c0|w0|out~3, part2, 1
instance = comp, \c0|w0|out[2] , c0|w0|out[2], part2, 1
instance = comp, \c0|w0|out~4 , c0|w0|out~4, part2, 1
instance = comp, \c0|w0|out[3] , c0|w0|out[3], part2, 1
instance = comp, \c0|w0|out~0 , c0|w0|out~0, part2, 1
instance = comp, \c0|w0|out[0] , c0|w0|out[0], part2, 1
instance = comp, \c0|Equal0~0 , c0|Equal0~0, part2, 1
instance = comp, \KEY[0]~input , KEY[0]~input, part2, 1
instance = comp, \c0|Selector2~0 , c0|Selector2~0, part2, 1
instance = comp, \c0|Selector2~1 , c0|Selector2~1, part2, 1
instance = comp, \c0|current_state.S_LOAD_PRESET , c0|current_state.S_LOAD_PRESET, part2, 1
instance = comp, \c0|WideOr18~0 , c0|WideOr18~0, part2, 1
instance = comp, \c0|check_set , c0|check_set, part2, 1
instance = comp, \c0|current_state~16 , c0|current_state~16, part2, 1
instance = comp, \c0|current_state.S_LOGIC , c0|current_state.S_LOGIC, part2, 1
instance = comp, \c0|logic_1|out~0 , c0|logic_1|out~0, part2, 1
instance = comp, \c0|current_state~18 , c0|current_state~18, part2, 1
instance = comp, \c0|current_state.S_LOAD_REG_WAIT , c0|current_state.S_LOAD_REG_WAIT, part2, 1
instance = comp, \c0|current_state~13 , c0|current_state~13, part2, 1
instance = comp, \c0|c1|out[1]~DUPLICATE , c0|c1|out[1]~DUPLICATE, part2, 1
instance = comp, \c0|c1|out[4] , c0|c1|out[4], part2, 1
instance = comp, \c0|c1|out~0 , c0|c1|out~0, part2, 1
instance = comp, \c0|c1|out[4]~DUPLICATE , c0|c1|out[4]~DUPLICATE, part2, 1
instance = comp, \c0|current_state~12 , c0|current_state~12, part2, 1
instance = comp, \c0|current_state~14 , c0|current_state~14, part2, 1
instance = comp, \c0|current_state.S_LOAD_XYC , c0|current_state.S_LOAD_XYC, part2, 1
instance = comp, \c0|WideOr19 , c0|WideOr19, part2, 1
instance = comp, \c0|logic_1|out[0] , c0|logic_1|out[0], part2, 1
instance = comp, \c0|logic_1|out~1 , c0|logic_1|out~1, part2, 1
instance = comp, \c0|logic_1|out[1] , c0|logic_1|out[1], part2, 1
instance = comp, \c0|logic_1|out~2 , c0|logic_1|out~2, part2, 1
instance = comp, \c0|logic_1|out[2] , c0|logic_1|out[2], part2, 1
instance = comp, \c0|logic_1|out~3 , c0|logic_1|out~3, part2, 1
instance = comp, \c0|logic_1|out[3] , c0|logic_1|out[3], part2, 1
instance = comp, \c0|Equal2~0 , c0|Equal2~0, part2, 1
instance = comp, \c0|current_state~11 , c0|current_state~11, part2, 1
instance = comp, \c0|current_state.S_CYCLE_0 , c0|current_state.S_CYCLE_0, part2, 1
instance = comp, \c0|c0|out~3 , c0|c0|out~3, part2, 1
instance = comp, \c0|c0|out[1] , c0|c0|out[1], part2, 1
instance = comp, \c0|c2|out[1]~1 , c0|c2|out[1]~1, part2, 1
instance = comp, \c0|c2|out[0] , c0|c2|out[0], part2, 1
instance = comp, \c0|c2|out~5 , c0|c2|out~5, part2, 1
instance = comp, \c0|c2|out[0]~DUPLICATE , c0|c2|out[0]~DUPLICATE, part2, 1
instance = comp, \c0|c2|out~6 , c0|c2|out~6, part2, 1
instance = comp, \c0|c2|out[1] , c0|c2|out[1], part2, 1
instance = comp, \c0|c2|out[2] , c0|c2|out[2], part2, 1
instance = comp, \c0|c2|out~4 , c0|c2|out~4, part2, 1
instance = comp, \c0|c2|out[2]~DUPLICATE , c0|c2|out[2]~DUPLICATE, part2, 1
instance = comp, \c0|c2|Equal0~0 , c0|c2|Equal0~0, part2, 1
instance = comp, \c0|c2|out~3 , c0|c2|out~3, part2, 1
instance = comp, \c0|c2|out[3] , c0|c2|out[3], part2, 1
instance = comp, \c0|c2|out~2 , c0|c2|out~2, part2, 1
instance = comp, \c0|c2|out[4] , c0|c2|out[4], part2, 1
instance = comp, \c0|c2|out~0 , c0|c2|out~0, part2, 1
instance = comp, \c0|c2|out[5] , c0|c2|out[5], part2, 1
instance = comp, \c0|c2|Equal0~1 , c0|c2|Equal0~1, part2, 1
instance = comp, \c0|Equal10~0 , c0|Equal10~0, part2, 1
instance = comp, \c0|c1|out[0]~1 , c0|c1|out[0]~1, part2, 1
instance = comp, \c0|c1|out[0] , c0|c1|out[0], part2, 1
instance = comp, \c0|c1|out~4 , c0|c1|out~4, part2, 1
instance = comp, \c0|c1|out[1] , c0|c1|out[1], part2, 1
instance = comp, \c0|c1|out~5 , c0|c1|out~5, part2, 1
instance = comp, \c0|c1|out[0]~DUPLICATE , c0|c1|out[0]~DUPLICATE, part2, 1
instance = comp, \c0|current_state~15 , c0|current_state~15, part2, 1
instance = comp, \c0|current_state~17 , c0|current_state~17, part2, 1
instance = comp, \c0|current_state.S_LOAD_REG , c0|current_state.S_LOAD_REG, part2, 1
instance = comp, \c0|c1|out~2 , c0|c1|out~2, part2, 1
instance = comp, \c0|c1|out[3] , c0|c1|out[3], part2, 1
instance = comp, \c0|c1|out~3 , c0|c1|out~3, part2, 1
instance = comp, \c0|c1|out[2] , c0|c1|out[2], part2, 1
instance = comp, \d0|y[4]~0 , d0|y[4]~0, part2, 1
instance = comp, \d0|y[4] , d0|y[4], part2, 1
instance = comp, \d0|y[5] , d0|y[5], part2, 1
instance = comp, \d0|y[3] , d0|y[3], part2, 1
instance = comp, \d0|y[6] , d0|y[6], part2, 1
instance = comp, \VGA|LessThan3~0 , VGA|LessThan3~0, part2, 1
instance = comp, \d0|x[5] , d0|x[5], part2, 1
instance = comp, \c0|c2|out[4]~DUPLICATE , c0|c2|out[4]~DUPLICATE, part2, 1
instance = comp, \d0|x[6] , d0|x[6], part2, 1
instance = comp, \c0|c2|out[5]~DUPLICATE , c0|c2|out[5]~DUPLICATE, part2, 1
instance = comp, \d0|x[7] , d0|x[7], part2, 1
instance = comp, \VGA|writeEn~0 , VGA|writeEn~0, part2, 1
instance = comp, \d0|y[2] , d0|y[2], part2, 1
instance = comp, \d0|c0|out~3 , d0|c0|out~3, part2, 1
instance = comp, \d0|c0|out[0]~1 , d0|c0|out[0]~1, part2, 1
instance = comp, \d0|c0|out[2] , d0|c0|out[2], part2, 1
instance = comp, \d0|c0|Add0~0 , d0|c0|Add0~0, part2, 1
instance = comp, \d0|c0|Equal0~0 , d0|c0|Equal0~0, part2, 1
instance = comp, \d0|c0|out~2 , d0|c0|out~2, part2, 1
instance = comp, \d0|c0|out[4] , d0|c0|out[4], part2, 1
instance = comp, \d0|c0|out~0 , d0|c0|out~0, part2, 1
instance = comp, \d0|c0|out[0] , d0|c0|out[0], part2, 1
instance = comp, \d0|c0|out~5 , d0|c0|out~5, part2, 1
instance = comp, \d0|c0|out[1] , d0|c0|out[1], part2, 1
instance = comp, \d0|c0|out~4 , d0|c0|out~4, part2, 1
instance = comp, \d0|c0|out[3] , d0|c0|out[3], part2, 1
instance = comp, \VGA|user_input_translator|Add0~9 , VGA|user_input_translator|Add0~9, part2, 1
instance = comp, \VGA|user_input_translator|Add0~13 , VGA|user_input_translator|Add0~13, part2, 1
instance = comp, \VGA|user_input_translator|Add0~17 , VGA|user_input_translator|Add0~17, part2, 1
instance = comp, \VGA|user_input_translator|Add0~21 , VGA|user_input_translator|Add0~21, part2, 1
instance = comp, \VGA|user_input_translator|Add0~25 , VGA|user_input_translator|Add0~25, part2, 1
instance = comp, \VGA|user_input_translator|Add0~29 , VGA|user_input_translator|Add0~29, part2, 1
instance = comp, \VGA|user_input_translator|Add0~5 , VGA|user_input_translator|Add0~5, part2, 1
instance = comp, \VGA|user_input_translator|Add1~9 , VGA|user_input_translator|Add1~9, part2, 1
instance = comp, \VGA|user_input_translator|Add1~13 , VGA|user_input_translator|Add1~13, part2, 1
instance = comp, \VGA|user_input_translator|Add1~17 , VGA|user_input_translator|Add1~17, part2, 1
instance = comp, \VGA|user_input_translator|Add1~21 , VGA|user_input_translator|Add1~21, part2, 1
instance = comp, \VGA|user_input_translator|Add1~25 , VGA|user_input_translator|Add1~25, part2, 1
instance = comp, \VGA|user_input_translator|Add1~29 , VGA|user_input_translator|Add1~29, part2, 1
instance = comp, \VGA|user_input_translator|Add1~33 , VGA|user_input_translator|Add1~33, part2, 1
instance = comp, \VGA|user_input_translator|Add1~37 , VGA|user_input_translator|Add1~37, part2, 1
instance = comp, \VGA|user_input_translator|Add1~5 , VGA|user_input_translator|Add1~5, part2, 1
instance = comp, \VGA|user_input_translator|Add0~1 , VGA|user_input_translator|Add0~1, part2, 1
instance = comp, \VGA|user_input_translator|Add1~1 , VGA|user_input_translator|Add1~1, part2, 1
instance = comp, \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] , VGA|VideoMemory|auto_generated|decode2|w_anode105w[2], part2, 1
instance = comp, \VGA|controller|controller_translator|Add1~9 , VGA|controller|controller_translator|Add1~9, part2, 1
instance = comp, \VGA|controller|controller_translator|Add1~13 , VGA|controller|controller_translator|Add1~13, part2, 1
instance = comp, \VGA|controller|controller_translator|Add1~17 , VGA|controller|controller_translator|Add1~17, part2, 1
instance = comp, \VGA|controller|controller_translator|Add1~21 , VGA|controller|controller_translator|Add1~21, part2, 1
instance = comp, \VGA|controller|controller_translator|Add1~25 , VGA|controller|controller_translator|Add1~25, part2, 1
instance = comp, \VGA|controller|controller_translator|Add1~29 , VGA|controller|controller_translator|Add1~29, part2, 1
instance = comp, \VGA|controller|controller_translator|Add1~33 , VGA|controller|controller_translator|Add1~33, part2, 1
instance = comp, \VGA|controller|controller_translator|Add1~37 , VGA|controller|controller_translator|Add1~37, part2, 1
instance = comp, \VGA|controller|controller_translator|Add1~1 , VGA|controller|controller_translator|Add1~1, part2, 1
instance = comp, \VGA|controller|controller_translator|Add1~5 , VGA|controller|controller_translator|Add1~5, part2, 1
instance = comp, \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] , VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2], part2, 1
instance = comp, \c0|Selector13~0 , c0|Selector13~0, part2, 1
instance = comp, \c0|Selector13~1 , c0|Selector13~1, part2, 1
instance = comp, \c0|c3|out~2 , c0|c3|out~2, part2, 1
instance = comp, \c0|c3|out[1]~0 , c0|c3|out[1]~0, part2, 1
instance = comp, \c0|c3|out[0] , c0|c3|out[0], part2, 1
instance = comp, \c0|c3|out~5 , c0|c3|out~5, part2, 1
instance = comp, \c0|c3|out[1] , c0|c3|out[1], part2, 1
instance = comp, \c0|c3|out~6 , c0|c3|out~6, part2, 1
instance = comp, \c0|c3|out[2] , c0|c3|out[2], part2, 1
instance = comp, \c0|c3|Equal0~1 , c0|c3|Equal0~1, part2, 1
instance = comp, \c0|Add8~1 , c0|Add8~1, part2, 1
instance = comp, \c0|c3|out~1 , c0|c3|out~1, part2, 1
instance = comp, \c0|c3|out[3] , c0|c3|out[3], part2, 1
instance = comp, \c0|c3|Equal0~0 , c0|c3|Equal0~0, part2, 1
instance = comp, \c0|Add8~0 , c0|Add8~0, part2, 1
instance = comp, \c0|c3|out~3 , c0|c3|out~3, part2, 1
instance = comp, \c0|c3|out[4] , c0|c3|out[4], part2, 1
instance = comp, \c0|c3|out~4 , c0|c3|out~4, part2, 1
instance = comp, \c0|c3|out[5] , c0|c3|out[5], part2, 1
instance = comp, \c0|Mux8~2 , c0|Mux8~2, part2, 1
instance = comp, \c0|c30l|out~0 , c0|c30l|out~0, part2, 1
instance = comp, \c0|Decoder6~1 , c0|Decoder6~1, part2, 1
instance = comp, \c0|c30l|out[1]~1 , c0|c30l|out[1]~1, part2, 1
instance = comp, \c0|c30l|out[0] , c0|c30l|out[0], part2, 1
instance = comp, \c0|c30l|out~5 , c0|c30l|out~5, part2, 1
instance = comp, \c0|c30l|out[3] , c0|c30l|out[3], part2, 1
instance = comp, \c0|c30l|out~3 , c0|c30l|out~3, part2, 1
instance = comp, \c0|c30l|out[1] , c0|c30l|out[1], part2, 1
instance = comp, \c0|c30l|out~4 , c0|c30l|out~4, part2, 1
instance = comp, \c0|c30l|out[2] , c0|c30l|out[2], part2, 1
instance = comp, \c0|c30l|out~2 , c0|c30l|out~2, part2, 1
instance = comp, \c0|c30l|out[4] , c0|c30l|out[4], part2, 1
instance = comp, \c0|LessThan7~0 , c0|LessThan7~0, part2, 1
instance = comp, \c0|LessThan3~0 , c0|LessThan3~0, part2, 1
instance = comp, \c0|Decoder6~0 , c0|Decoder6~0, part2, 1
instance = comp, \c0|address[4]~0 , c0|address[4]~0, part2, 1
instance = comp, \c0|address[0]~1 , c0|address[0]~1, part2, 1
instance = comp, \c0|LessThan2~0 , c0|LessThan2~0, part2, 1
instance = comp, \c0|register_logic[3]~0 , c0|register_logic[3]~0, part2, 1
instance = comp, \c0|register_logic[3]~1 , c0|register_logic[3]~1, part2, 1
instance = comp, \c0|Mux10~0 , c0|Mux10~0, part2, 1
instance = comp, \c0|register_logic[0] , c0|register_logic[0], part2, 1
instance = comp, \c0|address[0]~2 , c0|address[0]~2, part2, 1
instance = comp, \c0|address[0]~3 , c0|address[0]~3, part2, 1
instance = comp, \c0|Mux13~0 , c0|Mux13~0, part2, 1
instance = comp, \c0|register_logic[1] , c0|register_logic[1], part2, 1
instance = comp, \c0|address[1]~4 , c0|address[1]~4, part2, 1
instance = comp, \c0|Mux12~0 , c0|Mux12~0, part2, 1
instance = comp, \c0|register_logic[2] , c0|register_logic[2], part2, 1
instance = comp, \c0|address[2]~5 , c0|address[2]~5, part2, 1
instance = comp, \c0|Mux11~0 , c0|Mux11~0, part2, 1
instance = comp, \c0|register_logic[3] , c0|register_logic[3], part2, 1
instance = comp, \c0|address[3]~6 , c0|address[3]~6, part2, 1
instance = comp, \c0|address[4]~7 , c0|address[4]~7, part2, 1
instance = comp, \c0|LessThan4~0 , c0|LessThan4~0, part2, 1
instance = comp, \c0|preset_state.P_TUMBLE~0 , c0|preset_state.P_TUMBLE~0, part2, 1
instance = comp, \c0|comb~0 , c0|comb~0, part2, 1
instance = comp, \c0|preset_state.P_TUMBLE_2574 , c0|preset_state.P_TUMBLE_2574, part2, 1
instance = comp, \c0|WideOr6~0 , c0|WideOr6~0, part2, 1
instance = comp, \c0|Selector19~0 , c0|Selector19~0, part2, 1
instance = comp, \c0|adj_score~0 , c0|adj_score~0, part2, 1
instance = comp, \c0|comb~2 , c0|comb~2, part2, 1
instance = comp, \c0|comb~3 , c0|comb~3, part2, 1
instance = comp, \c0|preset_state.P_SPACE_2561 , c0|preset_state.P_SPACE_2561, part2, 1
instance = comp, \c0|data_write~31 , c0|data_write~31, part2, 1
instance = comp, \c0|Selector17~0 , c0|Selector17~0, part2, 1
instance = comp, \c0|Selector17~1 , c0|Selector17~1, part2, 1
instance = comp, \c0|data_write[39]~30 , c0|data_write[39]~30, part2, 1
instance = comp, \c0|r0|altsyncram_component|auto_generated|ram_block1a0 , c0|r0|altsyncram_component|auto_generated|ram_block1a0, part2, 1
instance = comp, \c0|data_write~34 , c0|data_write~34, part2, 1
instance = comp, \c0|comb~4 , c0|comb~4, part2, 1
instance = comp, \c0|preset_state.P_GLIDE_2600 , c0|preset_state.P_GLIDE_2600, part2, 1
instance = comp, \c0|Selector14~0 , c0|Selector14~0, part2, 1
instance = comp, \c0|Selector14~1 , c0|Selector14~1, part2, 1
instance = comp, \c0|Selector14~2 , c0|Selector14~2, part2, 1
instance = comp, \c0|data_write~32 , c0|data_write~32, part2, 1
instance = comp, \c0|Selector15~0 , c0|Selector15~0, part2, 1
instance = comp, \c0|Selector15~1 , c0|Selector15~1, part2, 1
instance = comp, \c0|Selector15~2 , c0|Selector15~2, part2, 1
instance = comp, \c0|Selector16~0 , c0|Selector16~0, part2, 1
instance = comp, \c0|Selector16~1 , c0|Selector16~1, part2, 1
instance = comp, \c0|Selector16~2 , c0|Selector16~2, part2, 1
instance = comp, \c0|WideOr12~0 , c0|WideOr12~0, part2, 1
instance = comp, \c0|Selector18~0 , c0|Selector18~0, part2, 1
instance = comp, \c0|Selector18~1 , c0|Selector18~1, part2, 1
instance = comp, \c0|data_write[33]~33 , c0|data_write[33]~33, part2, 1
instance = comp, \c0|data_write[32]~35 , c0|data_write[32]~35, part2, 1
instance = comp, \c0|data_write[15]~22 , c0|data_write[15]~22, part2, 1
instance = comp, \c0|data_write[14]~23 , c0|data_write[14]~23, part2, 1
instance = comp, \c0|data_write[13]~24 , c0|data_write[13]~24, part2, 1
instance = comp, \c0|data_write[12]~25 , c0|data_write[12]~25, part2, 1
instance = comp, \c0|data_write[11]~26 , c0|data_write[11]~26, part2, 1
instance = comp, \c0|data_write[10]~27 , c0|data_write[10]~27, part2, 1
instance = comp, \c0|data_write[9]~28 , c0|data_write[9]~28, part2, 1
instance = comp, \c0|WideOr7~0 , c0|WideOr7~0, part2, 1
instance = comp, \c0|Selector21~0 , c0|Selector21~0, part2, 1
instance = comp, \c0|Selector21~1 , c0|Selector21~1, part2, 1
instance = comp, \c0|data_write~9 , c0|data_write~9, part2, 1
instance = comp, \c0|comb~1 , c0|comb~1, part2, 1
instance = comp, \c0|preset_state.P_EXPLODE~0 , c0|preset_state.P_EXPLODE~0, part2, 1
instance = comp, \c0|preset_state.P_EXPLODE_2587 , c0|preset_state.P_EXPLODE_2587, part2, 1
instance = comp, \c0|Selector22~0 , c0|Selector22~0, part2, 1
instance = comp, \c0|Selector22~1 , c0|Selector22~1, part2, 1
instance = comp, \c0|data_write[24]~12 , c0|data_write[24]~12, part2, 1
instance = comp, \c0|data_write[31]~3 , c0|data_write[31]~3, part2, 1
instance = comp, \c0|r0|altsyncram_component|auto_generated|ram_block1a4 , c0|r0|altsyncram_component|auto_generated|ram_block1a4, part2, 1
instance = comp, \c0|data_write[30]~5 , c0|data_write[30]~5, part2, 1
instance = comp, \c0|data_write[29]~7 , c0|data_write[29]~7, part2, 1
instance = comp, \c0|data_write[28]~11 , c0|data_write[28]~11, part2, 1
instance = comp, \c0|data_write[27]~4 , c0|data_write[27]~4, part2, 1
instance = comp, \c0|data_write[26]~6 , c0|data_write[26]~6, part2, 1
instance = comp, \c0|data_write[25]~8 , c0|data_write[25]~8, part2, 1
instance = comp, \c0|Selector19~1 , c0|Selector19~1, part2, 1
instance = comp, \c0|Selector20~0 , c0|Selector20~0, part2, 1
instance = comp, \c0|Selector20~1 , c0|Selector20~1, part2, 1
instance = comp, \c0|Selector20~2 , c0|Selector20~2, part2, 1
instance = comp, \c0|Selector21~2 , c0|Selector21~2, part2, 1
instance = comp, \c0|Selector23~0 , c0|Selector23~0, part2, 1
instance = comp, \c0|Mux3~10 , c0|Mux3~10, part2, 1
instance = comp, \c0|Mux3~1 , c0|Mux3~1, part2, 1
instance = comp, \c0|Mux3~9 , c0|Mux3~9, part2, 1
instance = comp, \c0|Mux3~11 , c0|Mux3~11, part2, 1
instance = comp, \c0|Mux3~12 , c0|Mux3~12, part2, 1
instance = comp, \c0|Mux5~11 , c0|Mux5~11, part2, 1
instance = comp, \c0|Mux5~12 , c0|Mux5~12, part2, 1
instance = comp, \c0|Mux3~4 , c0|Mux3~4, part2, 1
instance = comp, \c0|Mux3~13 , c0|Mux3~13, part2, 1
instance = comp, \c0|Mux3~14 , c0|Mux3~14, part2, 1
instance = comp, \c0|Mux3~15 , c0|Mux3~15, part2, 1
instance = comp, \c0|Mux3~5 , c0|Mux3~5, part2, 1
instance = comp, \c0|Mux3~16 , c0|Mux3~16, part2, 1
instance = comp, \c0|Mux3~17 , c0|Mux3~17, part2, 1
instance = comp, \c0|adj_score~2 , c0|adj_score~2, part2, 1
instance = comp, \c0|Mux3~2 , c0|Mux3~2, part2, 1
instance = comp, \c0|Mux7~11 , c0|Mux7~11, part2, 1
instance = comp, \c0|Mux4~5 , c0|Mux4~5, part2, 1
instance = comp, \c0|Mux4~2 , c0|Mux4~2, part2, 1
instance = comp, \c0|Mux4~1 , c0|Mux4~1, part2, 1
instance = comp, \c0|Mux3~3 , c0|Mux3~3, part2, 1
instance = comp, \c0|Mux3~6 , c0|Mux3~6, part2, 1
instance = comp, \c0|Mux4~3 , c0|Mux4~3, part2, 1
instance = comp, \c0|Mux7~9 , c0|Mux7~9, part2, 1
instance = comp, \c0|Mux3~0 , c0|Mux3~0, part2, 1
instance = comp, \c0|Mux7~4 , c0|Mux7~4, part2, 1
instance = comp, \c0|Mux7~5 , c0|Mux7~5, part2, 1
instance = comp, \c0|Mux4~4 , c0|Mux4~4, part2, 1
instance = comp, \c0|Mux7~8 , c0|Mux7~8, part2, 1
instance = comp, \c0|Mux3~7 , c0|Mux3~7, part2, 1
instance = comp, \c0|Mux4~6 , c0|Mux4~6, part2, 1
instance = comp, \c0|Mux7~12 , c0|Mux7~12, part2, 1
instance = comp, \c0|Mux4~0 , c0|Mux4~0, part2, 1
instance = comp, \c0|Mux4~7 , c0|Mux4~7, part2, 1
instance = comp, \c0|Decoder6~2 , c0|Decoder6~2, part2, 1
instance = comp, \c0|reg_above[5] , c0|reg_above[5], part2, 1
instance = comp, \c0|reg_above[7] , c0|reg_above[7], part2, 1
instance = comp, \c0|reg_above[3] , c0|reg_above[3], part2, 1
instance = comp, \c0|reg_above[1] , c0|reg_above[1], part2, 1
instance = comp, \c0|Mux0~0 , c0|Mux0~0, part2, 1
instance = comp, \c0|reg_above[0] , c0|reg_above[0], part2, 1
instance = comp, \c0|reg_above[27] , c0|reg_above[27], part2, 1
instance = comp, \c0|reg_above[25] , c0|reg_above[25], part2, 1
instance = comp, \c0|reg_above[29] , c0|reg_above[29], part2, 1
instance = comp, \c0|reg_above[31] , c0|reg_above[31], part2, 1
instance = comp, \c0|Mux0~4 , c0|Mux0~4, part2, 1
instance = comp, \c0|reg_above[32] , c0|reg_above[32], part2, 1
instance = comp, \c0|reg_above[30] , c0|reg_above[30], part2, 1
instance = comp, \c0|reg_above[26] , c0|reg_above[26], part2, 1
instance = comp, \c0|reg_above[28] , c0|reg_above[28], part2, 1
instance = comp, \c0|Mux2~5 , c0|Mux2~5, part2, 1
instance = comp, \c0|reg_above[36] , c0|reg_above[36], part2, 1
instance = comp, \c0|reg_above[34] , c0|reg_above[34], part2, 1
instance = comp, \c0|reg_above[38] , c0|reg_above[38], part2, 1
instance = comp, \c0|reg_above[33] , c0|reg_above[33], part2, 1
instance = comp, \c0|reg_above[39] , c0|reg_above[39], part2, 1
instance = comp, \c0|reg_above[35] , c0|reg_above[35], part2, 1
instance = comp, \c0|reg_above[37] , c0|reg_above[37], part2, 1
instance = comp, \c0|Mux0~3 , c0|Mux0~3, part2, 1
instance = comp, \c0|Mux2~4 , c0|Mux2~4, part2, 1
instance = comp, \c0|reg_above[17] , c0|reg_above[17], part2, 1
instance = comp, \c0|reg_above[23] , c0|reg_above[23], part2, 1
instance = comp, \c0|reg_above[21] , c0|reg_above[21], part2, 1
instance = comp, \c0|reg_above[19] , c0|reg_above[19], part2, 1
instance = comp, \c0|Mux0~1 , c0|Mux0~1, part2, 1
instance = comp, \c0|reg_above[11] , c0|reg_above[11], part2, 1
instance = comp, \c0|reg_above[15] , c0|reg_above[15], part2, 1
instance = comp, \c0|reg_above[9] , c0|reg_above[9], part2, 1
instance = comp, \c0|reg_above[13] , c0|reg_above[13], part2, 1
instance = comp, \c0|Mux0~2 , c0|Mux0~2, part2, 1
instance = comp, \c0|reg_above[18] , c0|reg_above[18], part2, 1
instance = comp, \c0|reg_above[20] , c0|reg_above[20], part2, 1
instance = comp, \c0|reg_above[22] , c0|reg_above[22], part2, 1
instance = comp, \c0|reg_above[24] , c0|reg_above[24], part2, 1
instance = comp, \c0|Mux2~1 , c0|Mux2~1, part2, 1
instance = comp, \c0|reg_above[12] , c0|reg_above[12], part2, 1
instance = comp, \c0|reg_above[10] , c0|reg_above[10], part2, 1
instance = comp, \c0|reg_above[14] , c0|reg_above[14], part2, 1
instance = comp, \c0|reg_above[16] , c0|reg_above[16], part2, 1
instance = comp, \c0|Mux2~2 , c0|Mux2~2, part2, 1
instance = comp, \c0|Mux2~3 , c0|Mux2~3, part2, 1
instance = comp, \c0|Mux2~6 , c0|Mux2~6, part2, 1
instance = comp, \c0|reg_above[6] , c0|reg_above[6], part2, 1
instance = comp, \c0|reg_above[8] , c0|reg_above[8], part2, 1
instance = comp, \c0|reg_above[4] , c0|reg_above[4], part2, 1
instance = comp, \c0|reg_above[2] , c0|reg_above[2], part2, 1
instance = comp, \c0|Mux2~0 , c0|Mux2~0, part2, 1
instance = comp, \c0|Mux2~7 , c0|Mux2~7, part2, 1
instance = comp, \c0|Add6~0 , c0|Add6~0, part2, 1
instance = comp, \c0|Mux0~5 , c0|Mux0~5, part2, 1
instance = comp, \c0|Mux0~13 , c0|Mux0~13, part2, 1
instance = comp, \c0|Mux0~6 , c0|Mux0~6, part2, 1
instance = comp, \c0|Mux1~1 , c0|Mux1~1, part2, 1
instance = comp, \c0|Mux0~10 , c0|Mux0~10, part2, 1
instance = comp, \c0|Mux0~14 , c0|Mux0~14, part2, 1
instance = comp, \c0|Mux1~0 , c0|Mux1~0, part2, 1
instance = comp, \c0|Mux1~2 , c0|Mux1~2, part2, 1
instance = comp, \c0|Mux0~18 , c0|Mux0~18, part2, 1
instance = comp, \c0|Mux0~11 , c0|Mux0~11, part2, 1
instance = comp, \c0|Mux0~12 , c0|Mux0~12, part2, 1
instance = comp, \c0|Mux0~15 , c0|Mux0~15, part2, 1
instance = comp, \c0|Mux0~16 , c0|Mux0~16, part2, 1
instance = comp, \c0|Mux0~17 , c0|Mux0~17, part2, 1
instance = comp, \c0|Mux0~7 , c0|Mux0~7, part2, 1
instance = comp, \c0|Mux0~8 , c0|Mux0~8, part2, 1
instance = comp, \c0|Mux0~9 , c0|Mux0~9, part2, 1
instance = comp, \c0|Mux0~19 , c0|Mux0~19, part2, 1
instance = comp, \c0|adj_score~3 , c0|adj_score~3, part2, 1
instance = comp, \c0|adj_score~4 , c0|adj_score~4, part2, 1
instance = comp, \c0|data_write[7]~0 , c0|data_write[7]~0, part2, 1
instance = comp, \c0|Selector24~0 , c0|Selector24~0, part2, 1
instance = comp, \c0|Selector25~0 , c0|Selector25~0, part2, 1
instance = comp, \c0|data_write[16]~10 , c0|data_write[16]~10, part2, 1
instance = comp, \c0|data_write[7]~13 , c0|data_write[7]~13, part2, 1
instance = comp, \c0|data_write[6]~14 , c0|data_write[6]~14, part2, 1
instance = comp, \c0|data_write[5]~15 , c0|data_write[5]~15, part2, 1
instance = comp, \c0|reg_below[24] , c0|reg_below[24], part2, 1
instance = comp, \c0|reg_below[26] , c0|reg_below[26], part2, 1
instance = comp, \c0|reg_below[28] , c0|reg_below[28], part2, 1
instance = comp, \c0|reg_below[30] , c0|reg_below[30], part2, 1
instance = comp, \c0|Mux5~6 , c0|Mux5~6, part2, 1
instance = comp, \c0|reg_below[18] , c0|reg_below[18], part2, 1
instance = comp, \c0|reg_below[20] , c0|reg_below[20], part2, 1
instance = comp, \c0|reg_below[22] , c0|reg_below[22], part2, 1
instance = comp, \c0|reg_below[16] , c0|reg_below[16], part2, 1
instance = comp, \c0|Mux5~14 , c0|Mux5~14, part2, 1
instance = comp, \c0|reg_below[31] , c0|reg_below[31], part2, 1
instance = comp, \c0|reg_below[27] , c0|reg_below[27], part2, 1
instance = comp, \c0|reg_below[25] , c0|reg_below[25], part2, 1
instance = comp, \c0|reg_below[29] , c0|reg_below[29], part2, 1
instance = comp, \c0|Mux5~4 , c0|Mux5~4, part2, 1
instance = comp, \c0|reg_below[17] , c0|reg_below[17], part2, 1
instance = comp, \c0|reg_below[23] , c0|reg_below[23], part2, 1
instance = comp, \c0|reg_below[19] , c0|reg_below[19], part2, 1
instance = comp, \c0|reg_below[21] , c0|reg_below[21], part2, 1
instance = comp, \c0|Mux5~1 , c0|Mux5~1, part2, 1
instance = comp, \c0|Mux6~1 , c0|Mux6~1, part2, 1
instance = comp, \c0|reg_below[35] , c0|reg_below[35], part2, 1
instance = comp, \c0|reg_below[33] , c0|reg_below[33], part2, 1
instance = comp, \c0|reg_below[37] , c0|reg_below[37], part2, 1
instance = comp, \c0|Mux5~3 , c0|Mux5~3, part2, 1
instance = comp, \c0|reg_below[32] , c0|reg_below[32], part2, 1
instance = comp, \c0|reg_below[36] , c0|reg_below[36], part2, 1
instance = comp, \c0|reg_below[34] , c0|reg_below[34], part2, 1
instance = comp, \c0|reg_below[38] , c0|reg_below[38], part2, 1
instance = comp, \c0|Mux5~5 , c0|Mux5~5, part2, 1
instance = comp, \c0|reg_below[15] , c0|reg_below[15], part2, 1
instance = comp, \c0|reg_below[13] , c0|reg_below[13], part2, 1
instance = comp, \c0|reg_below[11] , c0|reg_below[11], part2, 1
instance = comp, \c0|reg_below[9] , c0|reg_below[9], part2, 1
instance = comp, \c0|Mux5~2 , c0|Mux5~2, part2, 1
instance = comp, \c0|reg_below[12] , c0|reg_below[12], part2, 1
instance = comp, \c0|reg_below[10] , c0|reg_below[10], part2, 1
instance = comp, \c0|reg_below[14] , c0|reg_below[14], part2, 1
instance = comp, \c0|reg_below[8] , c0|reg_below[8], part2, 1
instance = comp, \c0|Mux5~15 , c0|Mux5~15, part2, 1
instance = comp, \c0|reg_below[2] , c0|reg_below[2], part2, 1
instance = comp, \c0|reg_below[6] , c0|reg_below[6], part2, 1
instance = comp, \c0|reg_below[4] , c0|reg_below[4], part2, 1
instance = comp, \c0|Mux5~10 , c0|Mux5~10, part2, 1
instance = comp, \c0|reg_below[7] , c0|reg_below[7], part2, 1
instance = comp, \c0|reg_below[1] , c0|reg_below[1], part2, 1
instance = comp, \c0|reg_below[3] , c0|reg_below[3], part2, 1
instance = comp, \c0|reg_below[5] , c0|reg_below[5], part2, 1
instance = comp, \c0|Mux5~0 , c0|Mux5~0, part2, 1
instance = comp, \c0|Mux6~0 , c0|Mux6~0, part2, 1
instance = comp, \c0|Mux6~2 , c0|Mux6~2, part2, 1
instance = comp, \c0|adj_score~12 , c0|adj_score~12, part2, 1
instance = comp, \c0|adj_score~9 , c0|adj_score~9, part2, 1
instance = comp, \c0|adj_score~6 , c0|adj_score~6, part2, 1
instance = comp, \c0|adj_score~10 , c0|adj_score~10, part2, 1
instance = comp, \c0|adj_score~11 , c0|adj_score~11, part2, 1
instance = comp, \c0|adj_score~5 , c0|adj_score~5, part2, 1
instance = comp, \c0|adj_score~7 , c0|adj_score~7, part2, 1
instance = comp, \c0|adj_score~8 , c0|adj_score~8, part2, 1
instance = comp, \c0|adj_score~13 , c0|adj_score~13, part2, 1
instance = comp, \c0|data_write[8]~29 , c0|data_write[8]~29, part2, 1
instance = comp, \c0|data_write[3]~17 , c0|data_write[3]~17, part2, 1
instance = comp, \c0|data_write[2]~18 , c0|data_write[2]~18, part2, 1
instance = comp, \c0|reg_below[0] , c0|reg_below[0], part2, 1
instance = comp, \c0|Mux7~0 , c0|Mux7~0, part2, 1
instance = comp, \c0|Mux7~7 , c0|Mux7~7, part2, 1
instance = comp, \c0|Mux7~2 , c0|Mux7~2, part2, 1
instance = comp, \c0|Mux7~1 , c0|Mux7~1, part2, 1
instance = comp, \c0|Mux7~3 , c0|Mux7~3, part2, 1
instance = comp, \c0|Mux7~6 , c0|Mux7~6, part2, 1
instance = comp, \c0|Mux7~10 , c0|Mux7~10, part2, 1
instance = comp, \c0|Mux7~13 , c0|Mux7~13, part2, 1
instance = comp, \c0|adj_score~16 , c0|adj_score~16, part2, 1
instance = comp, \c0|data_write[0]~1 , c0|data_write[0]~1, part2, 1
instance = comp, \c0|Add26~0 , c0|Add26~0, part2, 1
instance = comp, \c0|adj_score~15 , c0|adj_score~15, part2, 1
instance = comp, \c0|data_write[0]~2 , c0|data_write[0]~2, part2, 1
instance = comp, \c0|data_write[1]~19 , c0|data_write[1]~19, part2, 1
instance = comp, \c0|reg_below[39] , c0|reg_below[39], part2, 1
instance = comp, \c0|Mux5~7 , c0|Mux5~7, part2, 1
instance = comp, \c0|Mux5~8 , c0|Mux5~8, part2, 1
instance = comp, \c0|Mux5~9 , c0|Mux5~9, part2, 1
instance = comp, \c0|Mux5~13 , c0|Mux5~13, part2, 1
instance = comp, \c0|Mux5~16 , c0|Mux5~16, part2, 1
instance = comp, \c0|Mux5~17 , c0|Mux5~17, part2, 1
instance = comp, \c0|Mux5~18 , c0|Mux5~18, part2, 1
instance = comp, \c0|Mux5~19 , c0|Mux5~19, part2, 1
instance = comp, \c0|adj_score~1 , c0|adj_score~1, part2, 1
instance = comp, \c0|adj_score~14 , c0|adj_score~14, part2, 1
instance = comp, \c0|data_write[4]~16 , c0|data_write[4]~16, part2, 1
instance = comp, \c0|Mux3~8 , c0|Mux3~8, part2, 1
instance = comp, \c0|Mux8~1 , c0|Mux8~1, part2, 1
instance = comp, \c0|Mux8~0 , c0|Mux8~0, part2, 1
instance = comp, \c0|Mux8~3 , c0|Mux8~3, part2, 1
instance = comp, \c0|data_write[0]~20 , c0|data_write[0]~20, part2, 1
instance = comp, \c0|adj_score~17 , c0|adj_score~17, part2, 1
instance = comp, \c0|data_write[0]~21 , c0|data_write[0]~21, part2, 1
instance = comp, \d0|Mux0~8 , d0|Mux0~8, part2, 1
instance = comp, \d0|Mux0~5 , d0|Mux0~5, part2, 1
instance = comp, \d0|Mux0~6 , d0|Mux0~6, part2, 1
instance = comp, \d0|Mux0~7 , d0|Mux0~7, part2, 1
instance = comp, \d0|Mux0~9 , d0|Mux0~9, part2, 1
instance = comp, \d0|Mux0~14 , d0|Mux0~14, part2, 1
instance = comp, \d0|Mux0~10 , d0|Mux0~10, part2, 1
instance = comp, \d0|Mux0~0 , d0|Mux0~0, part2, 1
instance = comp, \d0|Mux0~3 , d0|Mux0~3, part2, 1
instance = comp, \d0|Mux0~2 , d0|Mux0~2, part2, 1
instance = comp, \d0|Mux0~1 , d0|Mux0~1, part2, 1
instance = comp, \d0|Mux0~4 , d0|Mux0~4, part2, 1
instance = comp, \d0|c~0 , d0|c~0, part2, 1
instance = comp, \d0|c~1 , d0|c~1, part2, 1
instance = comp, \d0|c[0] , d0|c[0], part2, 1
instance = comp, \d0|x[2]~feeder , d0|x[2]~feeder, part2, 1
instance = comp, \d0|x[2] , d0|x[2], part2, 1
instance = comp, \d0|x[3]~feeder , d0|x[3]~feeder, part2, 1
instance = comp, \d0|x[3] , d0|x[3], part2, 1
instance = comp, \d0|x[4]~feeder , d0|x[4]~feeder, part2, 1
instance = comp, \d0|x[4] , d0|x[4], part2, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a2 , VGA|VideoMemory|auto_generated|ram_block1a2, part2, 1
instance = comp, \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] , VGA|VideoMemory|auto_generated|decode2|w_anode126w[2], part2, 1
instance = comp, \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] , VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2], part2, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a7 , VGA|VideoMemory|auto_generated|ram_block1a7, part2, 1
instance = comp, \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] , VGA|VideoMemory|auto_generated|decode2|w_anode118w[2], part2, 1
instance = comp, \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] , VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2], part2, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a5 , VGA|VideoMemory|auto_generated|ram_block1a5, part2, 1
instance = comp, \VGA|VideoMemory|auto_generated|address_reg_b[1] , VGA|VideoMemory|auto_generated|address_reg_b[1], part2, 1
instance = comp, \VGA|VideoMemory|auto_generated|out_address_reg_b[1] , VGA|VideoMemory|auto_generated|out_address_reg_b[1], part2, 1
instance = comp, \VGA|VideoMemory|auto_generated|address_reg_b[0] , VGA|VideoMemory|auto_generated|address_reg_b[0], part2, 1
instance = comp, \VGA|VideoMemory|auto_generated|out_address_reg_b[0] , VGA|VideoMemory|auto_generated|out_address_reg_b[0], part2, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 , VGA|VideoMemory|auto_generated|mux3|result_node[2]~0, part2, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a1 , VGA|VideoMemory|auto_generated|ram_block1a1, part2, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a4 , VGA|VideoMemory|auto_generated|ram_block1a4, part2, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 , VGA|VideoMemory|auto_generated|mux3|result_node[1]~1, part2, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a0 , VGA|VideoMemory|auto_generated|ram_block1a0, part2, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a6 , VGA|VideoMemory|auto_generated|ram_block1a6, part2, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a3 , VGA|VideoMemory|auto_generated|ram_block1a3, part2, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 , VGA|VideoMemory|auto_generated|mux3|result_node[0]~2, part2, 1
instance = comp, \SW[4]~input , SW[4]~input, part2, 1
instance = comp, \SW[5]~input , SW[5]~input, part2, 1
instance = comp, \SW[6]~input , SW[6]~input, part2, 1
instance = comp, \SW[7]~input , SW[7]~input, part2, 1
instance = comp, \SW[8]~input , SW[8]~input, part2, 1
instance = comp, \SW[9]~input , SW[9]~input, part2, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, part2, 1
