{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1539549030669 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1539549030669 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 15 09:30:30 2018 " "Processing started: Mon Oct 15 09:30:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1539549030669 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1539549030669 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mecheng371P2 -c Mecheng371P2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mecheng371P2 -c Mecheng371P2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1539549030669 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1539549031200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputmanager.v 1 1 " "Found 1 design units, including 1 entities, in source file inputmanager.v" { { "Info" "ISGN_ENTITY_NAME" "1 inputManager " "Found entity 1: inputManager" {  } { { "inputManager.v" "" { Text "D:/crap/miniProj-3.0/inputManager.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549031240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549031240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "clockDivider.v" "" { Text "D:/crap/miniProj-3.0/clockDivider.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549031240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549031240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixringcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file matrixringcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrixRingCounter " "Found entity 1: matrixRingCounter" {  } { { "matrixRingCounter.v" "" { Text "D:/crap/miniProj-3.0/matrixRingCounter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549031240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549031240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "D:/crap/miniProj-3.0/decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549031250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549031250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsedebouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file pulsedebouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulseDebouncer " "Found entity 1: pulseDebouncer" {  } { { "pulseDebouncer.v" "" { Text "D:/crap/miniProj-3.0/pulseDebouncer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549031250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549031250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonpressdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file buttonpressdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 buttonPressDecoder " "Found entity 1: buttonPressDecoder" {  } { { "buttonPressDecoder.v" "" { Text "D:/crap/miniProj-3.0/buttonPressDecoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549031250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549031250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storebcd.v 1 1 " "Found 1 design units, including 1 entities, in source file storebcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 storeBCD " "Found entity 1: storeBCD" {  } { { "storeBCD.v" "" { Text "D:/crap/miniProj-3.0/storeBCD.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549031250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549031250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayoperand.v 1 1 " "Found 1 design units, including 1 entities, in source file displayoperand.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayOperand " "Found entity 1: displayOperand" {  } { { "displayOperand.v" "" { Text "D:/crap/miniProj-3.0/displayOperand.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549031250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549031250 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" TOP.v(49) " "Verilog HDL syntax error at TOP.v(49) near text \";\";  expecting \")\"" {  } { { "TOP.v" "" { Text "D:/crap/miniProj-3.0/TOP.v" 49 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1539549031260 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "TOP TOP.v(1) " "Ignored design unit \"TOP\" at TOP.v(1) due to previous errors" {  } { { "TOP.v" "" { Text "D:/crap/miniProj-3.0/TOP.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1 1539549031260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 0 0 " "Found 0 design units, including 0 entities, in source file top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549031260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "D:/crap/miniProj-3.0/FSM.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549031260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549031260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaymanager.v 1 1 " "Found 1 design units, including 1 entities, in source file displaymanager.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayManager " "Found entity 1: displayManager" {  } { { "displayManager.v" "" { Text "D:/crap/miniProj-3.0/displayManager.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549031260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549031260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcddecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file bcddecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcdDecoder " "Found entity 1: bcdDecoder" {  } { { "bcdDecoder.v" "" { Text "D:/crap/miniProj-3.0/bcdDecoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549031260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549031260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcdEncoder " "Found entity 1: bcdEncoder" {  } { { "bcdEncoder.v" "" { Text "D:/crap/miniProj-3.0/bcdEncoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549031270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549031270 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registerTransfer.v(15) " "Verilog HDL information at registerTransfer.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.0/registerTransfer.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1539549031270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registertransfer.v 1 1 " "Found 1 design units, including 1 entities, in source file registertransfer.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerTransfer " "Found entity 1: registerTransfer" {  } { { "registerTransfer.v" "" { Text "D:/crap/miniProj-3.0/registerTransfer.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549031270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549031270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorymanagement.v 1 1 " "Found 1 design units, including 1 entities, in source file memorymanagement.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoryManagement " "Found entity 1: memoryManagement" {  } { { "memoryManagement.v" "" { Text "D:/crap/miniProj-3.0/memoryManagement.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549031270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549031270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "D:/crap/miniProj-3.0/debouncer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549031270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549031270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsesignal.v 1 1 " "Found 1 design units, including 1 entities, in source file pulsesignal.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulseSignal " "Found entity 1: pulseSignal" {  } { { "pulseSignal.v" "" { Text "D:/crap/miniProj-3.0/pulseSignal.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549031270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549031270 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "ALU ALU.v(4) " "Verilog Module Declaration warning at ALU.v(4): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"ALU\"" {  } { { "ALU.v" "" { Text "D:/crap/miniProj-3.0/ALU.v" 4 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1 1539549031270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/crap/miniProj-3.0/ALU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549031280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549031280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaymux.v 1 1 " "Found 1 design units, including 1 entities, in source file displaymux.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayMUX " "Found entity 1: displayMUX" {  } { { "displayMUX.v" "" { Text "D:/crap/miniProj-3.0/displayMUX.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549031280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549031280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negativeswitchdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file negativeswitchdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 negativeSwitchDecoder " "Found entity 1: negativeSwitchDecoder" {  } { { "negativeSwitchDecoder.v" "" { Text "D:/crap/miniProj-3.0/negativeSwitchDecoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549031280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549031280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storeoperator.v 1 1 " "Found 1 design units, including 1 entities, in source file storeoperator.v" { { "Info" "ISGN_ENTITY_NAME" "1 storeOperator " "Found entity 1: storeOperator" {  } { { "storeOperator.v" "" { Text "D:/crap/miniProj-3.0/storeOperator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549031280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549031280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recall.v 1 1 " "Found 1 design units, including 1 entities, in source file recall.v" { { "Info" "ISGN_ENTITY_NAME" "1 recall " "Found entity 1: recall" {  } { { "recall.v" "" { Text "D:/crap/miniProj-3.0/recall.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549031280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549031280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoclockpulse.v 1 1 " "Found 1 design units, including 1 entities, in source file twoclockpulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoClockPulse " "Found entity 1: twoClockPulse" {  } { { "twoClockPulse.v" "" { Text "D:/crap/miniProj-3.0/twoClockPulse.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549031280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549031280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toggle.v 1 1 " "Found 1 design units, including 1 entities, in source file toggle.v" { { "Info" "ISGN_ENTITY_NAME" "1 toggle " "Found entity 1: toggle" {  } { { "toggle.v" "" { Text "D:/crap/miniProj-3.0/toggle.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539549031290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539549031290 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/crap/miniProj-3.0/Mecheng371P2.map.smsg " "Generated suppressed messages file D:/crap/miniProj-3.0/Mecheng371P2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1539549031310 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "487 " "Peak virtual memory: 487 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1539549031410 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 15 09:30:31 2018 " "Processing ended: Mon Oct 15 09:30:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1539549031410 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1539549031410 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1539549031410 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1539549031410 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1539549031971 ""}
