reduces as the frequency increases, limiting the maximum shift frequency to typically 10 MHz for a 256-bit
register. The CCD register is structurally a very simple device and large storage arrays are possible. Devices are
available operating from two-, three- and four-phase clocks.