
*** Running vivado
    with args -log siren.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source siren.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source siren.tcl -notrace
Command: synth_design -top siren -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 34452 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 718.008 ; gain = 178.563
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'siren' [C:/Users/Trevor/VivadoProjects/Final_Project/Final_Project.srcs/sources_1/new/siren.vhd:19]
INFO: [Synth 8-3491] module 'leddec16' declared at 'C:/Users/Trevor/VivadoProjects/Final_Project/Final_Project.srcs/sources_1/new/leddec16.vhd:4' bound to instance 'led1' of component 'leddec16' [C:/Users/Trevor/VivadoProjects/Final_Project/Final_Project.srcs/sources_1/new/siren.vhd:73]
INFO: [Synth 8-638] synthesizing module 'leddec16' [C:/Users/Trevor/VivadoProjects/Final_Project/Final_Project.srcs/sources_1/new/leddec16.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'leddec16' (1#1) [C:/Users/Trevor/VivadoProjects/Final_Project/Final_Project.srcs/sources_1/new/leddec16.vhd:12]
INFO: [Synth 8-3491] module 'dac_if' declared at 'C:/Users/Trevor/VivadoProjects/Final_Project/Final_Project.srcs/sources_1/new/dac_if.vhd:5' bound to instance 'dac' of component 'dac_if' [C:/Users/Trevor/VivadoProjects/Final_Project/Final_Project.srcs/sources_1/new/siren.vhd:109]
INFO: [Synth 8-638] synthesizing module 'dac_if' [C:/Users/Trevor/VivadoProjects/Final_Project/Final_Project.srcs/sources_1/new/dac_if.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'dac_if' (2#1) [C:/Users/Trevor/VivadoProjects/Final_Project/Final_Project.srcs/sources_1/new/dac_if.vhd:15]
INFO: [Synth 8-3491] module 'wail' declared at 'C:/Users/Trevor/VivadoProjects/Final_Project/Final_Project.srcs/sources_1/new/wail.vhd:8' bound to instance 'w1' of component 'wail' [C:/Users/Trevor/VivadoProjects/Final_Project/Final_Project.srcs/sources_1/new/siren.vhd:118]
INFO: [Synth 8-638] synthesizing module 'wail' [C:/Users/Trevor/VivadoProjects/Final_Project/Final_Project.srcs/sources_1/new/wail.vhd:20]
INFO: [Synth 8-3491] module 'tone' declared at 'C:/Users/Trevor/VivadoProjects/Final_Project/Final_Project.srcs/sources_1/new/tone.vhd:8' bound to instance 'tgen' of component 'tone' [C:/Users/Trevor/VivadoProjects/Final_Project/Final_Project.srcs/sources_1/new/wail.vhd:50]
INFO: [Synth 8-638] synthesizing module 'tone' [C:/Users/Trevor/VivadoProjects/Final_Project/Final_Project.srcs/sources_1/new/tone.vhd:17]
WARNING: [Synth 8-5825] expecting unsigned expression [C:/Users/Trevor/VivadoProjects/Final_Project/Final_Project.srcs/sources_1/new/tone.vhd:49]
WARNING: [Synth 8-5825] expecting unsigned expression [C:/Users/Trevor/VivadoProjects/Final_Project/Final_Project.srcs/sources_1/new/tone.vhd:51]
WARNING: [Synth 8-5825] expecting unsigned expression [C:/Users/Trevor/VivadoProjects/Final_Project/Final_Project.srcs/sources_1/new/tone.vhd:63]
WARNING: [Synth 8-5825] expecting unsigned expression [C:/Users/Trevor/VivadoProjects/Final_Project/Final_Project.srcs/sources_1/new/tone.vhd:64]
WARNING: [Synth 8-5825] expecting unsigned expression [C:/Users/Trevor/VivadoProjects/Final_Project/Final_Project.srcs/sources_1/new/tone.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'tone' (3#1) [C:/Users/Trevor/VivadoProjects/Final_Project/Final_Project.srcs/sources_1/new/tone.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'wail' (4#1) [C:/Users/Trevor/VivadoProjects/Final_Project/Final_Project.srcs/sources_1/new/wail.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'siren' (5#1) [C:/Users/Trevor/VivadoProjects/Final_Project/Final_Project.srcs/sources_1/new/siren.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 782.629 ; gain = 243.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 782.629 ; gain = 243.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 782.629 ; gain = 243.184
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Trevor/VivadoProjects/Final_Project/Final_Project.srcs/constrs_1/new/input.xdc]
Finished Parsing XDC File [C:/Users/Trevor/VivadoProjects/Final_Project/Final_Project.srcs/constrs_1/new/input.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Trevor/VivadoProjects/Final_Project/Final_Project.srcs/constrs_1/new/input.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/siren_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/siren_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 903.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 903.668 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 903.668 ; gain = 364.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 903.668 ; gain = 364.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 903.668 ; gain = 364.223
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "data" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Trevor/VivadoProjects/Final_Project/Final_Project.srcs/sources_1/new/wail.vhd:39]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 903.668 ; gain = 364.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module siren 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module leddec16 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module dac_if 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module tone 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module wail 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w1/curr_pitch_reg[0] )
INFO: [Synth 8-3886] merging instance 'w1/tgen/data_reg[14]' (FDE) to 'w1/tgen/data_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\w1/tgen/count_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 903.668 ; gain = 364.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 903.668 ; gain = 364.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 903.773 ; gain = 364.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 905.438 ; gain = 365.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 911.242 ; gain = 371.797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 911.242 ; gain = 371.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 911.242 ; gain = 371.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 911.242 ; gain = 371.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 911.242 ; gain = 371.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 911.242 ; gain = 371.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    21|
|3     |LUT1   |    16|
|4     |LUT2   |    22|
|5     |LUT3   |     6|
|6     |LUT4   |    31|
|7     |LUT5   |     5|
|8     |LUT6   |    31|
|9     |FDRE   |   106|
|10    |IBUF   |     5|
|11    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   260|
|2     |  dac    |dac_if |    32|
|3     |  w1     |wail   |   126|
|4     |    tgen |tone   |    88|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 911.242 ; gain = 371.797
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 911.242 ; gain = 250.758
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 911.242 ; gain = 371.797
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 923.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 923.012 ; gain = 627.063
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 923.012 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Trevor/VivadoProjects/Final_Project/Final_Project.runs/synth_1/siren.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file siren_utilization_synth.rpt -pb siren_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 26 13:49:05 2019...
