/*
 * IMX6UL Pin Function Defines
 *
 * File Name:   imx6ul_pinfunc.h
 * Author:      Yang Yujun (Copy from "Linux Kernel" --> "arch/arm/boot/dts")
 * E-mail:      <yujiantianhu@163.com>
 * Created on:  2023.09.30
 *
 * Copyright (c) 2023   Yang Yujun <yujiantianhu@163.com>
 *
 */

#ifndef __IMX6UL_PINFUNC_H
#define __IMX6UL_PINFUNC_H

/*
 * The pin function ID is a tuple of
 * <mux_reg conf_reg input_reg mux_mode input_val>
 * for example: 
 *                                                              <mux_reg conf_reg input_reg mux_mode input_val>
 * #define MX6UL_PAD_GPIO1_IO03_GPIO1_IO03                       0x0068  0x02F4   0x0000    0x5        0x0
 *
 * mux_reg  : IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO03, address = 20E_0000h base +  68h offset = 20E_0068h
 * conf_reg : IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03, address = 20E_0000h base + 2F4h offset = 20E_02F4h
 * input_reg: none, there is no input register for IMX6ULl
 * mux_mode : the value of <mux_reg>, 0x5 (ALT 0101), it means MUX to GPIO1_IO03
 * input_val: the value of <input_reg>, it does not need to be set, because input_reg is empty
 *
 * for pinctrl, the defined value is used to fill <conf_reg>, including pull-up, rate, etc.
 */
#define IMX6UL_MUX_CONF_SIZE                                        (6)

#define IMX6UL_MUX_BOOT_MODE0_GPIO5_IO10                            0x0014, 0x02A0, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_BOOT_MODE1_GPIO5_IO11                            0x0018, 0x02A4, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_SNVS_TAMPER0_GPIO5_IO00                          0x001C, 0x02A8, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_SNVS_TAMPER1_GPIO5_IO01                          0x0020, 0x02AC, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_SNVS_TAMPER2_GPIO5_IO02                          0x0024, 0x02B0, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_SNVS_TAMPER3_GPIO5_IO03                          0x0028, 0x02B4, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_SNVS_TAMPER4_GPIO5_IO04                          0x002C, 0x02B8, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_SNVS_TAMPER5_GPIO5_IO05                          0x0030, 0x02BC, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_SNVS_TAMPER6_GPIO5_IO06                          0x0034, 0x02C0, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_SNVS_TAMPER7_GPIO5_IO07                          0x0038, 0x02C4, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_SNVS_TAMPER8_GPIO5_IO08                          0x003C, 0x02C8, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_SNVS_TAMPER9_GPIO5_IO09                          0x0040, 0x02CC, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_JTAG_MOD_SJC_MOD                                 0x0044, 0x02D0, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_JTAG_MOD_GPT2_CLK                                0x0044, 0x02D0, 0x05A0, 0x1, 0x0
#define IMX6UL_MUX_JTAG_MOD_SPDIF_OUT                               0x0044, 0x02D0, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_JTAG_MOD_ENET1_REF_CLK_25M                       0x0044, 0x02D0, 0x0000, 0x3, 0x0
#define IMX6UL_MUX_JTAG_MOD_CCM_PMIC_RDY                            0x0044, 0x02D0, 0x04C0, 0x4, 0x0
#define IMX6UL_MUX_JTAG_MOD_GPIO1_IO10                              0x0044, 0x02D0, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_JTAG_MOD_SDMA_EXT_EVENT00                        0x0044, 0x02D0, 0x0610, 0x6, 0x0
#define IMX6UL_MUX_JTAG_TMS_SJC_TMS                                 0x0048, 0x02D4, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_JTAG_TMS_GPT2_CAPTURE1                           0x0048, 0x02D4, 0x0598, 0x1, 0x0
#define IMX6UL_MUX_JTAG_TMS_SAI2_MCLK                               0x0048, 0x02D4, 0x05F0, 0x2, 0x0
#define IMX6UL_MUX_JTAG_TMS_CCM_CLKO1                               0x0048, 0x02D4, 0x0000, 0x3, 0x0
#define IMX6UL_MUX_JTAG_TMS_CCM_WAIT                                0x0048, 0x02D4, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_JTAG_TMS_GPIO1_IO11                              0x0048, 0x02D4, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_JTAG_TMS_SDMA_EXT_EVENT01                        0x0048, 0x02D4, 0x0614, 0x6, 0x0
#define IMX6UL_MUX_JTAG_TMS_EPIT1_OUT                               0x0048, 0x02D4, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_JTAG_TDO_SJC_TDO                                 0x004C, 0x02D8, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_JTAG_TDO_GPT2_CAPTURE2                           0x004C, 0x02D8, 0x059C, 0x1, 0x0
#define IMX6UL_MUX_JTAG_TDO_SAI2_TX_SYNC                            0x004C, 0x02D8, 0x05FC, 0x2, 0x0
#define IMX6UL_MUX_JTAG_TDO_CCM_CLKO2                               0x004C, 0x02D8, 0x0000, 0x3, 0x0
#define IMX6UL_MUX_JTAG_TDO_CCM_STOP                                0x004C, 0x02D8, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_JTAG_TDO_GPIO1_IO12                              0x004C, 0x02D8, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_JTAG_TDO_MQS_RIGHT                               0x004C, 0x02D8, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_JTAG_TDO_EPIT2_OUT                               0x004C, 0x02D8, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_JTAG_TDI_SJC_TDI                                 0x0050, 0x02DC, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_JTAG_TDI_GPT2_COMPARE1                           0x0050, 0x02DC, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_JTAG_TDI_SAI2_TX_BCLK                            0x0050, 0x02DC, 0x05F8, 0x2, 0x0
#define IMX6UL_MUX_JTAG_TDI_PWM6_OUT                                0x0050, 0x02DC, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_JTAG_TDI_GPIO1_IO13                              0x0050, 0x02DC, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_JTAG_TDI_MQS_LEFT                                0x0050, 0x02DC, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_JTAG_TDI_SIM1_POWER_FAIL                         0x0050, 0x02DC, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_JTAG_TCK_SJC_TCK                                 0x0054, 0x02E0, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_JTAG_TCK_GPT2_COMPARE2                           0x0054, 0x02E0, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_JTAG_TCK_SAI2_RX_DATA                            0x0054, 0x02E0, 0x05F4, 0x2, 0x0
#define IMX6UL_MUX_JTAG_TCK_PWM7_OUT                                0x0054, 0x02E0, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_JTAG_TCK_GPIO1_IO14                              0x0054, 0x02E0, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_JTAG_TCK_REF_CLK_32K                             0x0054, 0x02E0, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_JTAG_TCK_SIM2_POWER_FAIL                         0x0054, 0x02E0, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_JTAG_TRST_B_SJC_TRSTB                            0x0058, 0x02E4, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_JTAG_TRST_B_GPT2_COMPARE3                        0x0058, 0x02E4, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_JTAG_TRST_B_SAI2_TX_DATA                         0x0058, 0x02E4, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_JTAG_TRST_B_PWM8_OUT                             0x0058, 0x02E4, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_JTAG_TRST_B_GPIO1_IO15                           0x0058, 0x02E4, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_JTAG_TRST_B_REF_CLK_24M                          0x0058, 0x02E4, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_JTAG_TRST_B_CAAM_RNG_OSC_OBS                     0x0058, 0x02E4, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_GPIO1_IO00_I2C2_SCL                              0x005C, 0x02E8, 0x05AC, 0x0, 0x1
#define IMX6UL_MUX_GPIO1_IO00_GPT1_CAPTURE1                         0x005C, 0x02E8, 0x058C, 0x1, 0x0
#define IMX6UL_MUX_GPIO1_IO00_ANATOP_OTG1_ID                        0x005C, 0x02E8, 0x04B8, 0x2, 0x0
#define IMX6UL_MUX_GPIO1_IO00_ENET1_REF_CLK1                        0x005C, 0x02E8, 0x0574, 0x3, 0x0
#define IMX6UL_MUX_GPIO1_IO00_MQS_RIGHT                             0x005C, 0x02E8, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_GPIO1_IO00_GPIO1_IO00                            0x005C, 0x02E8, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_GPIO1_IO00_ENET1_1588_EVENT0_IN                  0x005C, 0x02E8, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_GPIO1_IO00_SRC_SYSTEM_RESET                      0x005C, 0x02E8, 0x0000, 0x7, 0x0
#define IMX6UL_MUX_GPIO1_IO00_WDOG3_WDOG_B                          0x005C, 0x02E8, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_GPIO1_IO01_I2C2_SDA                              0x0060, 0x02EC, 0x05B0, 0x0, 0x1
#define IMX6UL_MUX_GPIO1_IO01_GPT1_COMPARE1                         0x0060, 0x02EC, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_GPIO1_IO01_USB_OTG1_OC                           0x0060, 0x02EC, 0x0664, 0x2, 0x0
#define IMX6UL_MUX_GPIO1_IO01_ENET2_REF_CLK2                        0x0060, 0x02EC, 0x057C, 0x3, 0x0
#define IMX6UL_MUX_GPIO1_IO01_MQS_LEFT                              0x0060, 0x02EC, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_GPIO1_IO01_GPIO1_IO01                            0x0060, 0x02EC, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_GPIO1_IO01_ENET1_1588_EVENT0_OUT                 0x0060, 0x02EC, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_GPIO1_IO01_SRC_EARLY_RESET                       0x0060, 0x02EC, 0x0000, 0x7, 0x0
#define IMX6UL_MUX_GPIO1_IO01_WDOG1_WDOG_B                          0x0060, 0x02EC, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_GPIO1_IO02_I2C1_SCL                              0x0064, 0x02F0, 0x05A4, 0x0, 0x0
#define IMX6UL_MUX_GPIO1_IO02_GPT1_COMPARE2                         0x0064, 0x02F0, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_GPIO1_IO02_USB_OTG2_PWR                          0x0064, 0x02F0, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_GPIO1_IO02_ENET1_REF_CLK_25M                     0x0064, 0x02F0, 0x0000, 0x3, 0x0
#define IMX6UL_MUX_GPIO1_IO02_USDHC1_WP                             0x0064, 0x02F0, 0x066C, 0x4, 0x0
#define IMX6UL_MUX_GPIO1_IO02_GPIO1_IO02                            0x0064, 0x02F0, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_GPIO1_IO02_SDMA_EXT_EVENT00                      0x0064, 0x02F0, 0x0610, 0x6, 0x1
#define IMX6UL_MUX_GPIO1_IO02_SRC_ANY_PU_RESET                      0x0064, 0x02F0, 0x0000, 0x7, 0x0
#define IMX6UL_MUX_GPIO1_IO02_UART1_DCE_TX                          0x0064, 0x02F0, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_GPIO1_IO02_UART1_DTE_RX                          0x0064, 0x02F0, 0x0624, 0x8, 0x0
#define IMX6UL_MUX_GPIO1_IO03_I2C1_SDA                              0x0068, 0x02F4, 0x05A8, 0x0, 0x1
#define IMX6UL_MUX_GPIO1_IO03_GPT1_COMPARE3                         0x0068, 0x02F4, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_GPIO1_IO03_USB_OTG2_OC                           0x0068, 0x02F4, 0x0660, 0x2, 0x0
#define IMX6UL_MUX_GPIO1_IO03_REF_CLK_32K                           0x0068, 0x02F4, 0x0000, 0x3, 0x0
#define IMX6UL_MUX_GPIO1_IO03_USDHC1_CD_B                           0x0068, 0x02F4, 0x0668, 0x4, 0x0
#define IMX6UL_MUX_GPIO1_IO03_GPIO1_IO03                            0x0068, 0x02F4, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_GPIO1_IO03_CCM_DI0_EXT_CLK                       0x0068, 0x02F4, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_GPIO1_IO03_SRC_TESTER_ACK                        0x0068, 0x02F4, 0x0000, 0x7, 0x0
#define IMX6UL_MUX_GPIO1_IO03_UART1_DCE_RX                          0x0068, 0x02F4, 0x0624, 0x8, 0x1
#define IMX6UL_MUX_GPIO1_IO03_UART1_DTE_TX                          0x0068, 0x02F4, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_GPIO1_IO04_ENET1_REF_CLK1                        0x006C, 0x02F8, 0x0574, 0x0, 0x1
#define IMX6UL_MUX_GPIO1_IO04_PWM3_OUT                              0x006C, 0x02F8, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_GPIO1_IO04_USB_OTG1_PWR                          0x006C, 0x02F8, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_GPIO1_IO04_REF_CLK_24M                           0x006C, 0x02F8, 0x0000, 0x3, 0x0
#define IMX6UL_MUX_GPIO1_IO04_USDHC1_RESET_B                        0x006C, 0x02F8, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_GPIO1_IO04_GPIO1_IO04                            0x006C, 0x02F8, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_GPIO1_IO04_ENET2_1588_EVENT0_IN                  0x006C, 0x02F8, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_GPIO1_IO04_UART5_DCE_TX                          0x006C, 0x02F8, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_GPIO1_IO04_UART5_DTE_RX                          0x006C, 0x02F8, 0x0644, 0x8, 0x2
#define IMX6UL_MUX_GPIO1_IO05_ENET2_REF_CLK2                        0x0070, 0x02FC, 0x057C, 0x0, 0x1
#define IMX6UL_MUX_GPIO1_IO05_PWM4_OUT                              0x0070, 0x02FC, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_GPIO1_IO05_ANATOP_OTG2_ID                        0x0070, 0x02FC, 0x04BC, 0x2, 0x0
#define IMX6UL_MUX_GPIO1_IO05_CSI_FIELD                             0x0070, 0x02FC, 0x0530, 0x3, 0x0
#define IMX6UL_MUX_GPIO1_IO05_USDHC1_VSELECT                        0x0070, 0x02FC, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_GPIO1_IO05_GPIO1_IO05                            0x0070, 0x02FC, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_GPIO1_IO05_ENET2_1588_EVENT0_OUT                 0x0070, 0x02FC, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_GPIO1_IO05_UART5_DCE_RX                          0x0070, 0x02FC, 0x0644, 0x8, 0x3
#define IMX6UL_MUX_GPIO1_IO05_UART5_DTE_TX                          0x0070, 0x02FC, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_GPIO1_IO06_ENET1_MDIO                            0x0074, 0x0300, 0x0578, 0x0, 0x0
#define IMX6UL_MUX_GPIO1_IO06_ENET2_MDIO                            0x0074, 0x0300, 0x0580, 0x1, 0x0
#define IMX6UL_MUX_GPIO1_IO06_USB_OTG_PWR_WAKE                      0x0074, 0x0300, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_GPIO1_IO06_CSI_MCLK                              0x0074, 0x0300, 0x0000, 0x3, 0x0
#define IMX6UL_MUX_GPIO1_IO06_USDHC2_WP                             0x0074, 0x0300, 0x069C, 0x4, 0x0
#define IMX6UL_MUX_GPIO1_IO06_GPIO1_IO06                            0x0074, 0x0300, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_GPIO1_IO06_CCM_WAIT                              0x0074, 0x0300, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_GPIO1_IO06_CCM_REF_EN_B                          0x0074, 0x0300, 0x0000, 0x7, 0x0
#define IMX6UL_MUX_GPIO1_IO06_UART1_DCE_CTS                         0x0074, 0x0300, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_GPIO1_IO06_UART1_DTE_RTS                         0x0074, 0x0300, 0x0620, 0x8, 0x0
#define IMX6UL_MUX_GPIO1_IO07_ENET1_MDC                             0x0078, 0x0304, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_GPIO1_IO07_ENET2_MDC                             0x0078, 0x0304, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_GPIO1_IO07_USB_OTG_HOST_MODE                     0x0078, 0x0304, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_GPIO1_IO07_CSI_PIXCLK                            0x0078, 0x0304, 0x0528, 0x3, 0x0
#define IMX6UL_MUX_GPIO1_IO07_USDHC2_CD_B                           0x0078, 0x0304, 0x0674, 0x4, 0x1
#define IMX6UL_MUX_GPIO1_IO07_GPIO1_IO07                            0x0078, 0x0304, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_GPIO1_IO07_CCM_STOP                              0x0078, 0x0304, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_GPIO1_IO07_UART1_DCE_RTS                         0x0078, 0x0304, 0x0620, 0x8, 0x1
#define IMX6UL_MUX_GPIO1_IO07_UART1_DTE_CTS                         0x0078, 0x0304, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_GPIO1_IO08_PWM1_OUT                              0x007C, 0x0308, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_GPIO1_IO08_WDOG1_WDOG_B                          0x007C, 0x0308, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_GPIO1_IO08_SPDIF_OUT                             0x007C, 0x0308, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_GPIO1_IO08_CSI_VSYNC                             0x007C, 0x0308, 0x052C, 0x3, 0x1
#define IMX6UL_MUX_GPIO1_IO08_USDHC2_VSELECT                        0x007C, 0x0308, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_GPIO1_IO08_GPIO1_IO08                            0x007C, 0x0308, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_GPIO1_IO08_CCM_PMIC_RDY                          0x007C, 0x0308, 0x04C0, 0x6, 0x1
#define IMX6UL_MUX_GPIO1_IO08_UART5_DCE_RTS                         0x007C, 0x0308, 0x0640, 0x8, 0x1
#define IMX6UL_MUX_GPIO1_IO08_UART5_DTE_CTS                         0x007C, 0x0308, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_GPIO1_IO09_PWM2_OUT                              0x0080, 0x030C, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_GPIO1_IO09_WDOG1_WDOG_ANY                        0x0080, 0x030C, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_GPIO1_IO09_SPDIF_IN                              0x0080, 0x030C, 0x0618, 0x2, 0x0
#define IMX6UL_MUX_GPIO1_IO09_CSI_HSYNC                             0x0080, 0x030C, 0x0524, 0x3, 0x1
#define IMX6UL_MUX_GPIO1_IO09_USDHC2_RESET_B                        0x0080, 0x030C, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_GPIO1_IO09_GPIO1_IO09                            0x0080, 0x030C, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_GPIO1_IO09_USDHC1_RESET_B                        0x0080, 0x030C, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_GPIO1_IO09_UART5_DCE_CTS                         0x0080, 0x030C, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_GPIO1_IO09_UART5_DTE_RTS                         0x0080, 0x030C, 0x0640, 0x8, 0x2
#define IMX6UL_MUX_UART1_TX_DATA_UART1_DCE_TX                       0x0084, 0x0310, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_UART1_TX_DATA_UART1_DTE_RX                       0x0084, 0x0310, 0x0624, 0x0, 0x2
#define IMX6UL_MUX_UART1_TX_DATA_ENET1_RDATA02                      0x0084, 0x0310, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_UART1_TX_DATA_I2C3_SCL                           0x0084, 0x0310, 0x05B4, 0x2, 0x0
#define IMX6UL_MUX_UART1_TX_DATA_CSI_DATA02                         0x0084, 0x0310, 0x04C4, 0x3, 0x1
#define IMX6UL_MUX_UART1_TX_DATA_GPT1_COMPARE1                      0x0084, 0x0310, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_UART1_TX_DATA_GPIO1_IO16                         0x0084, 0x0310, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_UART1_TX_DATA_SPDIF_OUT                          0x0084, 0x0310, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_UART1_RX_DATA_UART1_DCE_RX                       0x0088, 0x0314, 0x0624, 0x0, 0x3
#define IMX6UL_MUX_UART1_RX_DATA_UART1_DTE_TX                       0x0088, 0x0314, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_UART1_RX_DATA_ENET1_RDATA03                      0x0088, 0x0314, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_UART1_RX_DATA_I2C3_SDA                           0x0088, 0x0314, 0x05B8, 0x2, 0x0
#define IMX6UL_MUX_UART1_RX_DATA_CSI_DATA03                         0x0088, 0x0314, 0x04C8, 0x3, 0x1
#define IMX6UL_MUX_UART1_RX_DATA_GPT1_CLK                           0x0088, 0x0314, 0x0594, 0x4, 0x0
#define IMX6UL_MUX_UART1_RX_DATA_GPIO1_IO17                         0x0088, 0x0314, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_UART1_RX_DATA_SPDIF_IN                           0x0088, 0x0314, 0x0618, 0x8, 0x1
#define IMX6UL_MUX_UART1_CTS_B_UART1_DCE_CTS                        0x008C, 0x0318, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_UART1_CTS_B_UART1_DTE_RTS                        0x008C, 0x0318, 0x0620, 0x0, 0x2
#define IMX6UL_MUX_UART1_CTS_B_ENET1_RX_CLK                         0x008C, 0x0318, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_UART1_CTS_B_USDHC1_WP                            0x008C, 0x0318, 0x066C, 0x2, 0x1
#define IMX6UL_MUX_UART1_CTS_B_CSI_DATA04                           0x008C, 0x0318, 0x04D8, 0x3, 0x0
#define IMX6UL_MUX_UART1_CTS_B_ENET2_1588_EVENT1_IN                 0x008C, 0x0318, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_UART1_CTS_B_GPIO1_IO18                           0x008C, 0x0318, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_UART1_CTS_B_USDHC2_WP                            0x008C, 0x0318, 0x069C, 0x8, 0x1
#define IMX6UL_MUX_UART1_RTS_B_UART1_DCE_RTS                        0x0090, 0x031C, 0x0620, 0x0, 0x3
#define IMX6UL_MUX_UART1_RTS_B_UART1_DTE_CTS                        0x0090, 0x031C, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_UART1_RTS_B_ENET1_TX_ER                          0x0090, 0x031C, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_UART1_RTS_B_USDHC1_CD_B                          0x0090, 0x031C, 0x0668, 0x2, 0x1
#define IMX6UL_MUX_UART1_RTS_B_CSI_DATA05                           0x0090, 0x031C, 0x04CC, 0x3, 0x1
#define IMX6UL_MUX_UART1_RTS_B_ENET2_1588_EVENT1_OUT                0x0090, 0x031C, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_UART1_RTS_B_GPIO1_IO19                           0x0090, 0x031C, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_UART1_RTS_B_USDHC2_CD_B                          0x0090, 0x031C, 0x0674, 0x8, 0x2
#define IMX6UL_MUX_UART2_TX_DATA_UART2_DCE_TX                       0x0094, 0x0320, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_UART2_TX_DATA_UART2_DTE_RX                       0x0094, 0x0320, 0x062C, 0x0, 0x0
#define IMX6UL_MUX_UART2_TX_DATA_ENET1_TDATA02                      0x0094, 0x0320, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_UART2_TX_DATA_I2C4_SCL                           0x0094, 0x0320, 0x05BC, 0x2, 0x0
#define IMX6UL_MUX_UART2_TX_DATA_CSI_DATA06                         0x0094, 0x0320, 0x04DC, 0x3, 0x0
#define IMX6UL_MUX_UART2_TX_DATA_GPT1_CAPTURE1                      0x0094, 0x0320, 0x058C, 0x4, 0x1
#define IMX6UL_MUX_UART2_TX_DATA_GPIO1_IO20                         0x0094, 0x0320, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_UART2_TX_DATA_ECSPI3_SS0                         0x0094, 0x0320, 0x0560, 0x8, 0x0
#define IMX6UL_MUX_UART2_RX_DATA_UART2_DCE_RX                       0x0098, 0x0324, 0x062C, 0x0, 0x1
#define IMX6UL_MUX_UART2_RX_DATA_UART2_DTE_TX                       0x0098, 0x0324, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_UART2_RX_DATA_ENET1_TDATA03                      0x0098, 0x0324, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_UART2_RX_DATA_I2C4_SDA                           0x0098, 0x0324, 0x05C0, 0x2, 0x0
#define IMX6UL_MUX_UART2_RX_DATA_CSI_DATA07                         0x0098, 0x0324, 0x04E0, 0x3, 0x0
#define IMX6UL_MUX_UART2_RX_DATA_GPT1_CAPTURE2                      0x0098, 0x0324, 0x0590, 0x4, 0x0
#define IMX6UL_MUX_UART2_RX_DATA_GPIO1_IO21                         0x0098, 0x0324, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_UART2_RX_DATA_SJC_DONE                           0x0098, 0x0324, 0x0000, 0x7, 0x0
#define IMX6UL_MUX_UART2_RX_DATA_ECSPI3_SCLK                        0x0098, 0x0324, 0x0554, 0x8, 0x0
#define IMX6UL_MUX_UART2_CTS_B_UART2_DCE_CTS                        0x009C, 0x0328, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_UART2_CTS_B_UART2_DTE_RTS                        0x009C, 0x0328, 0x0628, 0x0, 0x0
#define IMX6UL_MUX_UART2_CTS_B_ENET1_CRS                            0x009C, 0x0328, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_UART2_CTS_B_FLEXCAN2_TX                          0x009C, 0x0328, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_UART2_CTS_B_CSI_DATA08                           0x009C, 0x0328, 0x04E4, 0x3, 0x0
#define IMX6UL_MUX_UART2_CTS_B_GPT1_COMPARE2                        0x009C, 0x0328, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_UART2_CTS_B_GPIO1_IO22                           0x009C, 0x0328, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_UART2_CTS_B_SJC_DE_B                             0x009C, 0x0328, 0x0000, 0x7, 0x0
#define IMX6UL_MUX_UART2_CTS_B_ECSPI3_MOSI                          0x009C, 0x0328, 0x055C, 0x8, 0x0
#define IMX6UL_MUX_UART2_RTS_B_UART2_DCE_RTS                        0x00A0, 0x032C, 0x0628, 0x0, 0x1
#define IMX6UL_MUX_UART2_RTS_B_UART2_DTE_CTS                        0x00A0, 0x032C, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_UART2_RTS_B_ENET1_COL                            0x00A0, 0x032C, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_UART2_RTS_B_FLEXCAN2_RX                          0x00A0, 0x032C, 0x0588, 0x2, 0x0
#define IMX6UL_MUX_UART2_RTS_B_CSI_DATA09                           0x00A0, 0x032C, 0x04E8, 0x3, 0x0
#define IMX6UL_MUX_UART2_RTS_B_GPT1_COMPARE3                        0x00A0, 0x032C, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_UART2_RTS_B_GPIO1_IO23                           0x00A0, 0x032C, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_UART2_RTS_B_SJC_FAIL                             0x00A0, 0x032C, 0x0000, 0x7, 0x0
#define IMX6UL_MUX_UART2_RTS_B_ECSPI3_MISO                          0x00A0, 0x032C, 0x0558, 0x8, 0x0
#define IMX6UL_MUX_UART3_TX_DATA_UART3_DCE_TX                       0x00A4, 0x0330, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_UART3_TX_DATA_UART3_DTE_RX                       0x00A4, 0x0330, 0x0634, 0x0, 0x0
#define IMX6UL_MUX_UART3_TX_DATA_ENET2_RDATA02                      0x00A4, 0x0330, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_UART3_TX_DATA_SIM1_PORT0_PD                      0x00A4, 0x0330, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_UART3_TX_DATA_CSI_DATA01                         0x00A4, 0x0330, 0x04D4, 0x3, 0x0
#define IMX6UL_MUX_UART3_TX_DATA_UART2_DCE_CTS                      0x00A4, 0x0330, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_UART3_TX_DATA_UART2_DTE_RTS                      0x00A4, 0x0330, 0x0628, 0x4, 0x2
#define IMX6UL_MUX_UART3_TX_DATA_GPIO1_IO24                         0x00A4, 0x0330, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_UART3_TX_DATA_SJC_JTAG_ACT                       0x00A4, 0x0330, 0x0000, 0x7, 0x0
#define IMX6UL_MUX_UART3_TX_DATA_ANATOP_OTG1_ID                     0x00A4, 0x0330, 0x04B8, 0x8, 0x1
#define IMX6UL_MUX_UART3_RX_DATA_UART3_DCE_RX                       0x00A8, 0x0334, 0x0634, 0x0, 0x1
#define IMX6UL_MUX_UART3_RX_DATA_UART3_DTE_TX                       0x00A8, 0x0334, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_UART3_RX_DATA_ENET2_RDATA03                      0x00A8, 0x0334, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_UART3_RX_DATA_SIM2_PORT0_PD                      0x00A8, 0x0334, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_UART3_RX_DATA_CSI_DATA00                         0x00A8, 0x0334, 0x04D0, 0x3, 0x0
#define IMX6UL_MUX_UART3_RX_DATA_UART2_DCE_RTS                      0x00A8, 0x0334, 0x0628, 0x4, 0x3
#define IMX6UL_MUX_UART3_RX_DATA_UART2_DTE_CTS                      0x00A8, 0x0334, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_UART3_RX_DATA_GPIO1_IO25                         0x00A8, 0x0334, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_UART3_RX_DATA_EPIT1_OUT                          0x00A8, 0x0334, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_UART3_CTS_B_UART3_DCE_CTS                        0x00AC, 0x0338, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_UART3_CTS_B_UART3_DTE_RTS                        0x00AC, 0x0338, 0x0630, 0x0, 0x0
#define IMX6UL_MUX_UART3_CTS_B_ENET2_RX_CLK                         0x00AC, 0x0338, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_UART3_CTS_B_FLEXCAN1_TX                          0x00AC, 0x0338, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_UART3_CTS_B_CSI_DATA10                           0x00AC, 0x0338, 0x04EC, 0x3, 0x0
#define IMX6UL_MUX_UART3_CTS_B_ENET1_1588_EVENT1_IN                 0x00AC, 0x0338, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_UART3_CTS_B_GPIO1_IO26                           0x00AC, 0x0338, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_UART3_CTS_B_EPIT2_OUT                            0x00AC, 0x0338, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_UART3_RTS_B_UART3_DCE_RTS                        0x00B0, 0x033C, 0x0630, 0x0, 0x1
#define IMX6UL_MUX_UART3_RTS_B_UART3_DTE_CTS                        0x00B0, 0x033C, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_UART3_RTS_B_ENET2_TX_ER                          0x00B0, 0x033C, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_UART3_RTS_B_FLEXCAN1_RX                          0x00B0, 0x033C, 0x0584, 0x2, 0x0
#define IMX6UL_MUX_UART3_RTS_B_CSI_DATA11                           0x00B0, 0x033C, 0x04F0, 0x3, 0x0
#define IMX6UL_MUX_UART3_RTS_B_ENET1_1588_EVENT1_OUT                0x00B0, 0x033C, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_UART3_RTS_B_GPIO1_IO27                           0x00B0, 0x033C, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_UART3_RTS_B_WDOG1_WDOG_B                         0x00B0, 0x033C, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_UART4_TX_DATA_UART4_DCE_TX                       0x00B4, 0x0340, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_UART4_TX_DATA_UART4_DTE_RX                       0x00B4, 0x0340, 0x063C, 0x0, 0x0
#define IMX6UL_MUX_UART4_TX_DATA_ENET2_TDATA02                      0x00B4, 0x0340, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_UART4_TX_DATA_I2C1_SCL                           0x00B4, 0x0340, 0x05A4, 0x2, 0x1
#define IMX6UL_MUX_UART4_TX_DATA_CSI_DATA12                         0x00B4, 0x0340, 0x04F4, 0x3, 0x0
#define IMX6UL_MUX_UART4_TX_DATA_CSU_CSU_ALARM_AUT02                0x00B4, 0x0340, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_UART4_TX_DATA_GPIO1_IO28                         0x00B4, 0x0340, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_UART4_TX_DATA_ECSPI2_SCLK                        0x00B4, 0x0340, 0x0544, 0x8, 0x1
#define IMX6UL_MUX_UART4_RX_DATA_UART4_DCE_RX                       0x00B8, 0x0344, 0x063C, 0x0, 0x1
#define IMX6UL_MUX_UART4_RX_DATA_UART4_DTE_TX                       0x00B8, 0x0344, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_UART4_RX_DATA_ENET2_TDATA03                      0x00B8, 0x0344, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_UART4_RX_DATA_I2C1_SDA                           0x00B8, 0x0344, 0x05A8, 0x2, 0x2
#define IMX6UL_MUX_UART4_RX_DATA_CSI_DATA13                         0x00B8, 0x0344, 0x04F8, 0x3, 0x0
#define IMX6UL_MUX_UART4_RX_DATA_CSU_CSU_ALARM_AUT01                0x00B8, 0x0344, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_UART4_RX_DATA_GPIO1_IO29                         0x00B8, 0x0344, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_UART4_RX_DATA_ECSPI2_SS0                         0x00B8, 0x0344, 0x0550, 0x8, 0x1
#define IMX6UL_MUX_UART5_TX_DATA_GPIO1_IO30                         0x00BC, 0x0348, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_UART5_TX_DATA_ECSPI2_MOSI                        0x00BC, 0x0348, 0x054C, 0x8, 0x0
#define IMX6UL_MUX_UART5_TX_DATA_UART5_DCE_TX                       0x00BC, 0x0348, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_UART5_TX_DATA_UART5_DTE_RX                       0x00BC, 0x0348, 0x0644, 0x0, 0x4
#define IMX6UL_MUX_UART5_TX_DATA_ENET2_CRS                          0x00BC, 0x0348, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_UART5_TX_DATA_I2C2_SCL                           0x00BC, 0x0348, 0x05AC, 0x2, 0x2
#define IMX6UL_MUX_UART5_TX_DATA_CSI_DATA14                         0x00BC, 0x0348, 0x04FC, 0x3, 0x0
#define IMX6UL_MUX_UART5_TX_DATA_CSU_CSU_ALARM_AUT00                0x00BC, 0x0348, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_UART5_RX_DATA_UART5_DCE_RX                       0x00C0, 0x034C, 0x0644, 0x0, 0x5
#define IMX6UL_MUX_UART5_RX_DATA_UART5_DTE_TX                       0x00C0, 0x034C, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_UART5_RX_DATA_ENET2_COL                          0x00C0, 0x034C, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_UART5_RX_DATA_I2C2_SDA                           0x00C0, 0x034C, 0x05B0, 0x2, 0x2
#define IMX6UL_MUX_UART5_RX_DATA_CSI_DATA15                         0x00C0, 0x034C, 0x0500, 0x3, 0x0
#define IMX6UL_MUX_UART5_RX_DATA_CSU_CSU_INT_DEB                    0x00C0, 0x034C, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_UART5_RX_DATA_GPIO1_IO31                         0x00C0, 0x034C, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_UART5_RX_DATA_ECSPI2_MISO                        0x00C0, 0x034C, 0x0548, 0x8, 0x1
#define IMX6UL_MUX_ENET1_RX_DATA0_ENET1_RDATA00                     0x00C4, 0x0350, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_ENET1_RX_DATA0_UART4_DCE_RTS                     0x00C4, 0x0350, 0x0638, 0x1, 0x0
#define IMX6UL_MUX_ENET1_RX_DATA0_UART4_DTE_CTS                     0x00C4, 0x0350, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_ENET1_RX_DATA0_PWM1_OUT                          0x00C4, 0x0350, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_ENET1_RX_DATA0_CSI_DATA16                        0x00C4, 0x0350, 0x0504, 0x3, 0x0
#define IMX6UL_MUX_ENET1_RX_DATA0_FLEXCAN1_TX                       0x00C4, 0x0350, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_ENET1_RX_DATA0_GPIO2_IO00                        0x00C4, 0x0350, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_ENET1_RX_DATA0_KPP_ROW00                         0x00C4, 0x0350, 0x05D0, 0x6, 0x0
#define IMX6UL_MUX_ENET1_RX_DATA0_USDHC1_LCTL                       0x00C4, 0x0350, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_ENET1_RX_DATA1_ENET1_RDATA01                     0x00C8, 0x0354, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_ENET1_RX_DATA1_UART4_DCE_CTS                     0x00C8, 0x0354, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_ENET1_RX_DATA1_UART4_DTE_RTS                     0x00C8, 0x0354, 0x0638, 0x1, 0x1
#define IMX6UL_MUX_ENET1_RX_DATA1_PWM2_OUT                          0x00C8, 0x0354, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_ENET1_RX_DATA1_CSI_DATA17                        0x00C8, 0x0354, 0x0508, 0x3, 0x0
#define IMX6UL_MUX_ENET1_RX_DATA1_FLEXCAN1_RX                       0x00C8, 0x0354, 0x0584, 0x4, 0x1
#define IMX6UL_MUX_ENET1_RX_DATA1_GPIO2_IO01                        0x00C8, 0x0354, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_ENET1_RX_DATA1_KPP_COL00                         0x00C8, 0x0354, 0x05C4, 0x6, 0x0
#define IMX6UL_MUX_ENET1_RX_DATA1_USDHC2_LCTL                       0x00C8, 0x0354, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_ENET1_RX_EN_ENET1_RX_EN                          0x00CC, 0x0358, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_ENET1_RX_EN_UART5_DCE_RTS                        0x00CC, 0x0358, 0x0640, 0x1, 0x3
#define IMX6UL_MUX_ENET1_RX_EN_UART5_DTE_CTS                        0x00CC, 0x0358, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_ENET1_RX_EN_REF_CLK_32K                          0x00CC, 0x0358, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_ENET1_RX_EN_CSI_DATA18                           0x00CC, 0x0358, 0x050C, 0x3, 0x0
#define IMX6UL_MUX_ENET1_RX_EN_FLEXCAN2_TX                          0x00CC, 0x0358, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_ENET1_RX_EN_GPIO2_IO02                           0x00CC, 0x0358, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_ENET1_RX_EN_KPP_ROW01                            0x00CC, 0x0358, 0x05D4, 0x6, 0x0
#define IMX6UL_MUX_ENET1_RX_EN_USDHC1_VSELECT                       0x00CC, 0x0358, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_ENET1_TX_DATA0_ENET1_TDATA00                     0x00D0, 0x035C, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_ENET1_TX_DATA0_UART5_DCE_CTS                     0x00D0, 0x035C, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_ENET1_TX_DATA0_UART5_DTE_RTS                     0x00D0, 0x035C, 0x0640, 0x1, 0x4
#define IMX6UL_MUX_ENET1_TX_DATA0_REF_CLK_24M                       0x00D0, 0x035C, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_ENET1_TX_DATA0_CSI_DATA19                        0x00D0, 0x035C, 0x0510, 0x3, 0x0
#define IMX6UL_MUX_ENET1_TX_DATA0_FLEXCAN2_RX                       0x00D0, 0x035C, 0x0588, 0x4, 0x1
#define IMX6UL_MUX_ENET1_TX_DATA0_GPIO2_IO03                        0x00D0, 0x035C, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_ENET1_TX_DATA0_KPP_COL01                         0x00D0, 0x035C, 0x05C8, 0x6, 0x0
#define IMX6UL_MUX_ENET1_TX_DATA0_USDHC2_VSELECT                    0x00D0, 0x035C, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_ENET1_TX_DATA1_ENET1_TDATA01                     0x00D4, 0x0360, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_ENET1_TX_DATA1_UART6_DCE_CTS                     0x00D4, 0x0360, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_ENET1_TX_DATA1_UART6_DTE_RTS                     0x00D4, 0x0360, 0x0648, 0x1, 0x2
#define IMX6UL_MUX_ENET1_TX_DATA1_PWM5_OUT                          0x00D4, 0x0360, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_ENET1_TX_DATA1_CSI_DATA20                        0x00D4, 0x0360, 0x0514, 0x3, 0x0
#define IMX6UL_MUX_ENET1_TX_DATA1_ENET2_MDIO                        0x00D4, 0x0360, 0x0580, 0x4, 0x1
#define IMX6UL_MUX_ENET1_TX_DATA1_GPIO2_IO04                        0x00D4, 0x0360, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_ENET1_TX_DATA1_KPP_ROW02                         0x00D4, 0x0360, 0x05D8, 0x6, 0x0
#define IMX6UL_MUX_ENET1_TX_DATA1_WDOG1_WDOG_RST_B_DEB              0x00D4, 0x0360, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_ENET1_TX_EN_ENET1_TX_EN                          0x00D8, 0x0364, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_ENET1_TX_EN_UART6_DCE_RTS                        0x00D8, 0x0364, 0x0648, 0x1, 0x3
#define IMX6UL_MUX_ENET1_TX_EN_UART6_DTE_CTS                        0x00D8, 0x0364, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_ENET1_TX_EN_PWM6_OUT                             0x00D8, 0x0364, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_ENET1_TX_EN_CSI_DATA21                           0x00D8, 0x0364, 0x0518, 0x3, 0x0
#define IMX6UL_MUX_ENET1_TX_EN_ENET2_MDC                            0x00D8, 0x0364, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_ENET1_TX_EN_GPIO2_IO05                           0x00D8, 0x0364, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_ENET1_TX_EN_KPP_COL02                            0x00D8, 0x0364, 0x05CC, 0x6, 0x0
#define IMX6UL_MUX_ENET1_TX_EN_WDOG2_WDOG_RST_B_DEB                 0x00D8, 0x0364, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_ENET1_TX_CLK_ENET1_TX_CLK                        0x00DC, 0x0368, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_ENET1_TX_CLK_UART7_DCE_CTS                       0x00DC, 0x0368, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_ENET1_TX_CLK_UART7_DTE_RTS                       0x00DC, 0x0368, 0x0650, 0x1, 0x0
#define IMX6UL_MUX_ENET1_TX_CLK_PWM7_OUT                            0x00DC, 0x0368, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_ENET1_TX_CLK_CSI_DATA22                          0x00DC, 0x0368, 0x051C, 0x3, 0x0
#define IMX6UL_MUX_ENET1_TX_CLK_ENET1_REF_CLK1                      0x00DC, 0x0368, 0x0574, 0x4, 0x2
#define IMX6UL_MUX_ENET1_TX_CLK_GPIO2_IO06                          0x00DC, 0x0368, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_ENET1_TX_CLK_KPP_ROW03                           0x00DC, 0x0368, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_ENET1_TX_CLK_GPT1_CLK                            0x00DC, 0x0368, 0x0594, 0x8, 0x1
#define IMX6UL_MUX_ENET1_RX_ER_ENET1_RX_ER                          0x00E0, 0x036C, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_ENET1_RX_ER_UART7_DCE_RTS                        0x00E0, 0x036C, 0x0650, 0x1, 0x1
#define IMX6UL_MUX_ENET1_RX_ER_UART7_DTE_CTS                        0x00E0, 0x036C, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_ENET1_RX_ER_PWM8_OUT                             0x00E0, 0x036C, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_ENET1_RX_ER_CSI_DATA23                           0x00E0, 0x036C, 0x0520, 0x3, 0x0
#define IMX6UL_MUX_ENET1_RX_ER_EIM_CRE                              0x00E0, 0x036C, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_ENET1_RX_ER_GPIO2_IO07                           0x00E0, 0x036C, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_ENET1_RX_ER_KPP_COL03                            0x00E0, 0x036C, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_ENET1_RX_ER_GPT1_CAPTURE2                        0x00E0, 0x036C, 0x0590, 0x8, 0x1
#define IMX6UL_MUX_ENET2_RX_DATA0_ENET2_RDATA00                     0x00E4, 0x0370, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_ENET2_RX_DATA0_UART6_DCE_TX                      0x00E4, 0x0370, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_ENET2_RX_DATA0_UART6_DTE_RX                      0x00E4, 0x0370, 0x064C, 0x1, 0x1
#define IMX6UL_MUX_ENET2_RX_DATA0_SIM1_PORT0_TRXD                   0x00E4, 0x0370, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_ENET2_RX_DATA0_I2C3_SCL                          0x00E4, 0x0370, 0x05B4, 0x3, 0x1
#define IMX6UL_MUX_ENET2_RX_DATA0_ENET1_MDIO                        0x00E4, 0x0370, 0x0578, 0x4, 0x1
#define IMX6UL_MUX_ENET2_RX_DATA0_GPIO2_IO08                        0x00E4, 0x0370, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_ENET2_RX_DATA0_KPP_ROW04                         0x00E4, 0x0370, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_ENET2_RX_DATA0_USB_OTG1_PWR                      0x00E4, 0x0370, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_ENET2_RX_DATA1_ENET2_RDATA01                     0x00E8, 0x0374, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_ENET2_RX_DATA1_UART6_DCE_RX                      0x00E8, 0x0374, 0x064C, 0x1, 0x2
#define IMX6UL_MUX_ENET2_RX_DATA1_UART6_DTE_TX                      0x00E8, 0x0374, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_ENET2_RX_DATA1_SIM1_PORT0_CLK                    0x00E8, 0x0374, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_ENET2_RX_DATA1_I2C3_SDA                          0x00E8, 0x0374, 0x05B8, 0x3, 0x1
#define IMX6UL_MUX_ENET2_RX_DATA1_ENET1_MDC                         0x00E8, 0x0374, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_ENET2_RX_DATA1_GPIO2_IO09                        0x00E8, 0x0374, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_ENET2_RX_DATA1_KPP_COL04                         0x00E8, 0x0374, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_ENET2_RX_DATA1_USB_OTG1_OC                       0x00E8, 0x0374, 0x0664, 0x8, 0x1
#define IMX6UL_MUX_ENET2_RX_EN_ENET2_RX_EN                          0x00EC, 0x0378, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_ENET2_RX_EN_UART7_DCE_TX                         0x00EC, 0x0378, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_ENET2_RX_EN_UART7_DTE_RX                         0x00EC, 0x0378, 0x0654, 0x1, 0x0
#define IMX6UL_MUX_ENET2_RX_EN_SIM1_PORT0_RST_B                     0x00EC, 0x0378, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_ENET2_RX_EN_I2C4_SCL                             0x00EC, 0x0378, 0x05BC, 0x3, 0x1
#define IMX6UL_MUX_ENET2_RX_EN_EIM_ADDR26                           0x00EC, 0x0378, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_ENET2_RX_EN_GPIO2_IO10                           0x00EC, 0x0378, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_ENET2_RX_EN_KPP_ROW05                            0x00EC, 0x0378, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_ENET2_RX_EN_ENET1_REF_CLK_25M                    0x00EC, 0x0378, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_ENET2_TX_DATA0_ENET2_TDATA00                     0x00F0, 0x037C, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_ENET2_TX_DATA0_UART7_DCE_RX                      0x00F0, 0x037C, 0x0654, 0x1, 0x1
#define IMX6UL_MUX_ENET2_TX_DATA0_UART7_DTE_TX                      0x00F0, 0x037C, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_ENET2_TX_DATA0_SIM1_PORT0_SVEN                   0x00F0, 0x037C, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_ENET2_TX_DATA0_I2C4_SDA                          0x00F0, 0x037C, 0x05C0, 0x3, 0x1
#define IMX6UL_MUX_ENET2_TX_DATA0_EIM_EB_B02                        0x00F0, 0x037C, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_ENET2_TX_DATA0_GPIO2_IO11                        0x00F0, 0x037C, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_ENET2_TX_DATA0_KPP_COL05                         0x00F0, 0x037C, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_ENET2_TX_DATA0_REF_CLK_24M                       0x00F0, 0x037C, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_ENET2_TX_DATA1_ENET2_TDATA01                     0x00F4, 0x0380, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_ENET2_TX_DATA1_UART8_DCE_TX                      0x00F4, 0x0380, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_ENET2_TX_DATA1_UART8_DTE_RX                      0x00F4, 0x0380, 0x065C, 0x1, 0x0
#define IMX6UL_MUX_ENET2_TX_DATA1_SIM2_PORT0_TRXD                   0x00F4, 0x0380, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_ENET2_TX_DATA1_ECSPI4_SCLK                       0x00F4, 0x0380, 0x0564, 0x3, 0x0
#define IMX6UL_MUX_ENET2_TX_DATA1_EIM_EB_B03                        0x00F4, 0x0380, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_ENET2_TX_DATA1_GPIO2_IO12                        0x00F4, 0x0380, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_ENET2_TX_DATA1_KPP_ROW06                         0x00F4, 0x0380, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_ENET2_TX_DATA1_USB_OTG2_PWR                      0x00F4, 0x0380, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_ENET2_TX_EN_ENET2_TX_EN                          0x00F8, 0x0384, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_ENET2_TX_EN_UART8_DCE_RX                         0x00F8, 0x0384, 0x065C, 0x1, 0x1
#define IMX6UL_MUX_ENET2_TX_EN_UART8_DTE_TX                         0x00F8, 0x0384, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_ENET2_TX_EN_SIM2_PORT0_CLK                       0x00F8, 0x0384, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_ENET2_TX_EN_ECSPI4_MOSI                          0x00F8, 0x0384, 0x056C, 0x3, 0x0
#define IMX6UL_MUX_ENET2_TX_EN_EIM_ACLK_FREERUN                     0x00F8, 0x0384, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_ENET2_TX_EN_GPIO2_IO13                           0x00F8, 0x0384, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_ENET2_TX_EN_KPP_COL06                            0x00F8, 0x0384, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_ENET2_TX_EN_USB_OTG2_OC                          0x00F8, 0x0384, 0x0660, 0x8, 0x1
#define IMX6UL_MUX_ENET2_TX_CLK_ENET2_TX_CLK                        0x00FC, 0x0388, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_ENET2_TX_CLK_UART8_DCE_CTS                       0x00FC, 0x0388, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_ENET2_TX_CLK_UART8_DTE_RTS                       0x00FC, 0x0388, 0x0658, 0x1, 0x0
#define IMX6UL_MUX_ENET2_TX_CLK_SIM2_PORT0_RST_B                    0x00FC, 0x0388, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_ENET2_TX_CLK_ECSPI4_MISO                         0x00FC, 0x0388, 0x0568, 0x3, 0x0
#define IMX6UL_MUX_ENET2_TX_CLK_ENET2_REF_CLK2                      0x00FC, 0x0388, 0x057C, 0x4, 0x2
#define IMX6UL_MUX_ENET2_TX_CLK_GPIO2_IO14                          0x00FC, 0x0388, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_ENET2_TX_CLK_KPP_ROW07                           0x00FC, 0x0388, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_ENET2_TX_CLK_ANATOP_OTG2_ID                      0x00FC, 0x0388, 0x04BC, 0x8, 0x1
#define IMX6UL_MUX_ENET2_RX_ER_ENET2_RX_ER                          0x0100, 0x038C, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_ENET2_RX_ER_UART8_DCE_RTS                        0x0100, 0x038C, 0x0658, 0x1, 0x1
#define IMX6UL_MUX_ENET2_RX_ER_UART8_DTE_CTS                        0x0100, 0x038C, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_ENET2_RX_ER_SIM2_PORT0_SVEN                      0x0100, 0x038C, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_ENET2_RX_ER_ECSPI4_SS0                           0x0100, 0x038C, 0x0570, 0x3, 0x0
#define IMX6UL_MUX_ENET2_RX_ER_EIM_ADDR25                           0x0100, 0x038C, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_ENET2_RX_ER_GPIO2_IO15                           0x0100, 0x038C, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_ENET2_RX_ER_KPP_COL07                            0x0100, 0x038C, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_ENET2_RX_ER_WDOG1_WDOG_ANY                       0x0100, 0x038C, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_LCD_CLK_LCDIF_CLK                                0x0104, 0x0390, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_LCD_CLK_LCDIF_WR_RWN                             0x0104, 0x0390, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_LCD_CLK_UART4_DCE_TX                             0x0104, 0x0390, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_LCD_CLK_UART4_DTE_RX                             0x0104, 0x0390, 0x063C, 0x2, 0x2
#define IMX6UL_MUX_LCD_CLK_SAI3_MCLK                                0x0104, 0x0390, 0x0600, 0x3, 0x0
#define IMX6UL_MUX_LCD_CLK_EIM_CS2_B                                0x0104, 0x0390, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_LCD_CLK_GPIO3_IO00                               0x0104, 0x0390, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_LCD_CLK_WDOG1_WDOG_RST_B_DEB                     0x0104, 0x0390, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_LCD_ENABLE_LCDIF_ENABLE                          0x0108, 0x0394, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_LCD_ENABLE_LCDIF_RD_E                            0x0108, 0x0394, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_LCD_ENABLE_UART4_DCE_RX                          0x0108, 0x0394, 0x063C, 0x2, 0x3
#define IMX6UL_MUX_LCD_ENABLE_UART4_DTE_TX                          0x0108, 0x0394, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_LCD_ENABLE_SAI3_TX_SYNC                          0x0108, 0x0394, 0x060C, 0x3, 0x0
#define IMX6UL_MUX_LCD_ENABLE_EIM_CS3_B                             0x0108, 0x0394, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_LCD_ENABLE_GPIO3_IO01                            0x0108, 0x0394, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_LCD_ENABLE_ECSPI2_RDY                            0x0108, 0x0394, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_LCD_HSYNC_LCDIF_HSYNC                            0x010C, 0x0398, 0x05DC, 0x0, 0x0
#define IMX6UL_MUX_LCD_HSYNC_LCDIF_RS                               0x010C, 0x0398, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_LCD_HSYNC_UART4_DCE_CTS                          0x010C, 0x0398, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_LCD_HSYNC_UART4_DTE_RTS                          0x010C, 0x0398, 0x0638, 0x2, 0x2
#define IMX6UL_MUX_LCD_HSYNC_SAI3_TX_BCLK                           0x010C, 0x0398, 0x0608, 0x3, 0x0
#define IMX6UL_MUX_LCD_HSYNC_WDOG3_WDOG_RST_B_DEB                   0x010C, 0x0398, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_LCD_HSYNC_GPIO3_IO02                             0x010C, 0x0398, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_LCD_HSYNC_ECSPI2_SS1                             0x010C, 0x0398, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_LCD_VSYNC_LCDIF_VSYNC                            0x0110, 0x039C, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_LCD_VSYNC_LCDIF_BUSY                             0x0110, 0x039C, 0x05DC, 0x1, 0x1
#define IMX6UL_MUX_LCD_VSYNC_UART4_DCE_RTS                          0x0110, 0x039C, 0x0638, 0x2, 0x3
#define IMX6UL_MUX_LCD_VSYNC_UART4_DTE_CTS                          0x0110, 0x039C, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_LCD_VSYNC_SAI3_RX_DATA                           0x0110, 0x039C, 0x0604, 0x3, 0x0
#define IMX6UL_MUX_LCD_VSYNC_WDOG2_WDOG_B                           0x0110, 0x039C, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_LCD_VSYNC_GPIO3_IO03                             0x0110, 0x039C, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_LCD_VSYNC_ECSPI2_SS2                             0x0110, 0x039C, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_LCD_RESET_LCDIF_RESET                            0x0114, 0x03A0, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_LCD_RESET_LCDIF_CS                               0x0114, 0x03A0, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_LCD_RESET_CA7_MX6UL_EVENTI                       0x0114, 0x03A0, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_LCD_RESET_SAI3_TX_DATA                           0x0114, 0x03A0, 0x0000, 0x3, 0x0
#define IMX6UL_MUX_LCD_RESET_WDOG1_WDOG_ANY                         0x0114, 0x03A0, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_LCD_RESET_GPIO3_IO04                             0x0114, 0x03A0, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_LCD_RESET_ECSPI2_SS3                             0x0114, 0x03A0, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_LCD_DATA00_LCDIF_DATA00                          0x0118, 0x03A4, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_LCD_DATA00_PWM1_OUT                              0x0118, 0x03A4, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_LCD_DATA00_CA7_MX6UL_TRACE0                      0x0118, 0x03A4, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_LCD_DATA00_ENET1_1588_EVENT2_IN                  0x0118, 0x03A4, 0x0000, 0x3, 0x0
#define IMX6UL_MUX_LCD_DATA00_I2C3_SDA                              0x0118, 0x03A4, 0x05B8, 0x4, 0x2
#define IMX6UL_MUX_LCD_DATA00_GPIO3_IO05                            0x0118, 0x03A4, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_LCD_DATA00_SRC_BT_CFG00                          0x0118, 0x03A4, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_LCD_DATA00_SAI1_MCLK                             0x0118, 0x03A4, 0x05E0, 0x8, 0x1
#define IMX6UL_MUX_LCD_DATA01_LCDIF_DATA01                          0x011C, 0x03A8, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_LCD_DATA01_PWM2_OUT                              0x011C, 0x03A8, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_LCD_DATA01_CA7_MX6UL_TRACE1                      0x011C, 0x03A8, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_LCD_DATA01_ENET1_1588_EVENT2_OUT                 0x011C, 0x03A8, 0x0000, 0x3, 0x0
#define IMX6UL_MUX_LCD_DATA01_I2C3_SCL                              0x011C, 0x03A8, 0x05B4, 0x4, 0x2
#define IMX6UL_MUX_LCD_DATA01_GPIO3_IO06                            0x011C, 0x03A8, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_LCD_DATA01_SRC_BT_CFG01                          0x011C, 0x03A8, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_LCD_DATA01_SAI1_TX_SYNC                          0x011C, 0x03A8, 0x05EC, 0x8, 0x0
#define IMX6UL_MUX_LCD_DATA02_LCDIF_DATA02                          0x0120, 0x03AC, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_LCD_DATA02_PWM3_OUT                              0x0120, 0x03AC, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_LCD_DATA02_CA7_MX6UL_TRACE2                      0x0120, 0x03AC, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_LCD_DATA02_ENET1_1588_EVENT3_IN                  0x0120, 0x03AC, 0x0000, 0x3, 0x0
#define IMX6UL_MUX_LCD_DATA02_I2C4_SDA                              0x0120, 0x03AC, 0x05C0, 0x4, 0x2
#define IMX6UL_MUX_LCD_DATA02_GPIO3_IO07                            0x0120, 0x03AC, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_LCD_DATA02_SRC_BT_CFG02                          0x0120, 0x03AC, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_LCD_DATA02_SAI1_TX_BCLK                          0x0120, 0x03AC, 0x05E8, 0x8, 0x0
#define IMX6UL_MUX_LCD_DATA03_LCDIF_DATA03                          0x0124, 0x03B0, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_LCD_DATA03_PWM4_OUT                              0x0124, 0x03B0, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_LCD_DATA03_CA7_MX6UL_TRACE3                      0x0124, 0x03B0, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_LCD_DATA03_ENET1_1588_EVENT3_OUT                 0x0124, 0x03B0, 0x0000, 0x3, 0x0
#define IMX6UL_MUX_LCD_DATA03_I2C4_SCL                              0x0124, 0x03B0, 0x05BC, 0x4, 0x2
#define IMX6UL_MUX_LCD_DATA03_GPIO3_IO08                            0x0124, 0x03B0, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_LCD_DATA03_SRC_BT_CFG03                          0x0124, 0x03B0, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_LCD_DATA03_SAI1_RX_DATA                          0x0124, 0x03B0, 0x05E4, 0x8, 0x0
#define IMX6UL_MUX_LCD_DATA04_LCDIF_DATA04                          0x0128, 0x03B4, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_LCD_DATA04_UART8_DCE_CTS                         0x0128, 0x03B4, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_LCD_DATA04_UART8_DTE_RTS                         0x0128, 0x03B4, 0x0658, 0x1, 0x2
#define IMX6UL_MUX_LCD_DATA04_CA7_MX6UL_TRACE4                      0x0128, 0x03B4, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_LCD_DATA04_ENET2_1588_EVENT2_IN                  0x0128, 0x03B4, 0x0000, 0x3, 0x0
#define IMX6UL_MUX_LCD_DATA04_SPDIF_SR_CLK                          0x0128, 0x03B4, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_LCD_DATA04_GPIO3_IO09                            0x0128, 0x03B4, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_LCD_DATA04_SRC_BT_CFG04                          0x0128, 0x03B4, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_LCD_DATA04_SAI1_TX_DATA                          0x0128, 0x03B4, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_LCD_DATA05_LCDIF_DATA05                          0x012C, 0x03B8, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_LCD_DATA05_UART8_DCE_RTS                         0x012C, 0x03B8, 0x0658, 0x1, 0x3
#define IMX6UL_MUX_LCD_DATA05_UART8_DTE_CTS                         0x012C, 0x03B8, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_LCD_DATA05_CA7_MX6UL_TRACE5                      0x012C, 0x03B8, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_LCD_DATA05_ENET2_1588_EVENT2_OUT                 0x012C, 0x03B8, 0x0000, 0x3, 0x0
#define IMX6UL_MUX_LCD_DATA05_SPDIF_OUT                             0x012C, 0x03B8, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_LCD_DATA05_GPIO3_IO10                            0x012C, 0x03B8, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_LCD_DATA05_SRC_BT_CFG05                          0x012C, 0x03B8, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_LCD_DATA05_ECSPI1_SS1                            0x012C, 0x03B8, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_LCD_DATA06_LCDIF_DATA06                          0x0130, 0x03BC, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_LCD_DATA06_UART7_DCE_CTS                         0x0130, 0x03BC, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_LCD_DATA06_UART7_DTE_RTS                         0x0130, 0x03BC, 0x0650, 0x1, 0x2
#define IMX6UL_MUX_LCD_DATA06_CA7_MX6UL_TRACE6                      0x0130, 0x03BC, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_LCD_DATA06_ENET2_1588_EVENT3_IN                  0x0130, 0x03BC, 0x0000, 0x3, 0x0
#define IMX6UL_MUX_LCD_DATA06_SPDIF_LOCK                            0x0130, 0x03BC, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_LCD_DATA06_GPIO3_IO11                            0x0130, 0x03BC, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_LCD_DATA06_SRC_BT_CFG06                          0x0130, 0x03BC, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_LCD_DATA06_ECSPI1_SS2                            0x0130, 0x03BC, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_LCD_DATA07_LCDIF_DATA07                          0x0134, 0x03C0, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_LCD_DATA07_UART7_DCE_RTS                         0x0134, 0x03C0, 0x0650, 0x1, 0x3
#define IMX6UL_MUX_LCD_DATA07_UART7_DTE_CTS                         0x0134, 0x03C0, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_LCD_DATA07_CA7_MX6UL_TRACE7                      0x0134, 0x03C0, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_LCD_DATA07_ENET2_1588_EVENT3_OUT                 0x0134, 0x03C0, 0x0000, 0x3, 0x0
#define IMX6UL_MUX_LCD_DATA07_SPDIF_EXT_CLK                         0x0134, 0x03C0, 0x061C, 0x4, 0x0
#define IMX6UL_MUX_LCD_DATA07_GPIO3_IO12                            0x0134, 0x03C0, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_LCD_DATA07_SRC_BT_CFG07                          0x0134, 0x03C0, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_LCD_DATA07_ECSPI1_SS3                            0x0134, 0x03C0, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_LCD_DATA08_LCDIF_DATA08                          0x0138, 0x03C4, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_LCD_DATA08_SPDIF_IN                              0x0138, 0x03C4, 0x0618, 0x1, 0x2
#define IMX6UL_MUX_LCD_DATA08_CA7_MX6UL_TRACE8                      0x0138, 0x03C4, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_LCD_DATA08_CSI_DATA16                            0x0138, 0x03C4, 0x0504, 0x3, 0x1
#define IMX6UL_MUX_LCD_DATA08_EIM_DATA00                            0x0138, 0x03C4, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_LCD_DATA08_GPIO3_IO13                            0x0138, 0x03C4, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_LCD_DATA08_SRC_BT_CFG08                          0x0138, 0x03C4, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_LCD_DATA08_FLEXCAN1_TX                           0x0138, 0x03C4, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_LCD_DATA09_LCDIF_DATA09                          0x013C, 0x03C8, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_LCD_DATA09_SAI3_MCLK                             0x013C, 0x03C8, 0x0600, 0x1, 0x1
#define IMX6UL_MUX_LCD_DATA09_CA7_MX6UL_TRACE9                      0x013C, 0x03C8, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_LCD_DATA09_CSI_DATA17                            0x013C, 0x03C8, 0x0508, 0x3, 0x1
#define IMX6UL_MUX_LCD_DATA09_EIM_DATA01                            0x013C, 0x03C8, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_LCD_DATA09_GPIO3_IO14                            0x013C, 0x03C8, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_LCD_DATA09_SRC_BT_CFG09                          0x013C, 0x03C8, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_LCD_DATA09_FLEXCAN1_RX                           0x013C, 0x03C8, 0x0584, 0x8, 0x2
#define IMX6UL_MUX_LCD_DATA10_LCDIF_DATA10                          0x0140, 0x03CC, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_LCD_DATA10_SAI3_RX_SYNC                          0x0140, 0x03CC, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_LCD_DATA10_CA7_MX6UL_TRACE10                     0x0140, 0x03CC, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_LCD_DATA10_CSI_DATA18                            0x0140, 0x03CC, 0x050C, 0x3, 0x1
#define IMX6UL_MUX_LCD_DATA10_EIM_DATA02                            0x0140, 0x03CC, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_LCD_DATA10_GPIO3_IO15                            0x0140, 0x03CC, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_LCD_DATA10_SRC_BT_CFG10                          0x0140, 0x03CC, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_LCD_DATA10_FLEXCAN2_TX                           0x0140, 0x03CC, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_LCD_DATA11_LCDIF_DATA11                          0x0144, 0x03D0, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_LCD_DATA11_SAI3_RX_BCLK                          0x0144, 0x03D0, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_LCD_DATA11_CA7_MX6UL_TRACE11                     0x0144, 0x03D0, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_LCD_DATA11_CSI_DATA19                            0x0144, 0x03D0, 0x0510, 0x3, 0x1
#define IMX6UL_MUX_LCD_DATA11_EIM_DATA03                            0x0144, 0x03D0, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_LCD_DATA11_GPIO3_IO16                            0x0144, 0x03D0, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_LCD_DATA11_SRC_BT_CFG11                          0x0144, 0x03D0, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_LCD_DATA11_FLEXCAN2_RX                           0x0144, 0x03D0, 0x0588, 0x8, 0x2
#define IMX6UL_MUX_LCD_DATA12_LCDIF_DATA12                          0x0148, 0x03D4, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_LCD_DATA12_SAI3_TX_SYNC                          0x0148, 0x03D4, 0x060C, 0x1, 0x1
#define IMX6UL_MUX_LCD_DATA12_CA7_MX6UL_TRACE12                     0x0148, 0x03D4, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_LCD_DATA12_CSI_DATA20                            0x0148, 0x03D4, 0x0514, 0x3, 0x1
#define IMX6UL_MUX_LCD_DATA12_EIM_DATA04                            0x0148, 0x03D4, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_LCD_DATA12_GPIO3_IO17                            0x0148, 0x03D4, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_LCD_DATA12_SRC_BT_CFG12                          0x0148, 0x03D4, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_LCD_DATA12_ECSPI1_RDY                            0x0148, 0x03D4, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_LCD_DATA13_LCDIF_DATA13                          0x014C, 0x03D8, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_LCD_DATA13_SAI3_TX_BCLK                          0x014C, 0x03D8, 0x0608, 0x1, 0x1
#define IMX6UL_MUX_LCD_DATA13_CA7_MX6UL_TRACE13                     0x014C, 0x03D8, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_LCD_DATA13_CSI_DATA21                            0x014C, 0x03D8, 0x0518, 0x3, 0x1
#define IMX6UL_MUX_LCD_DATA13_EIM_DATA05                            0x014C, 0x03D8, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_LCD_DATA13_GPIO3_IO18                            0x014C, 0x03D8, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_LCD_DATA13_SRC_BT_CFG13                          0x014C, 0x03D8, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_LCD_DATA13_USDHC2_RESET_B                        0x014C, 0x03D8, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_LCD_DATA14_LCDIF_DATA14                          0x0150, 0x03DC, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_LCD_DATA14_SAI3_RX_DATA                          0x0150, 0x03DC, 0x0604, 0x1, 0x1
#define IMX6UL_MUX_LCD_DATA14_CA7_MX6UL_TRACE14                     0x0150, 0x03DC, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_LCD_DATA14_CSI_DATA22                            0x0150, 0x03DC, 0x051C, 0x3, 0x1
#define IMX6UL_MUX_LCD_DATA14_EIM_DATA06                            0x0150, 0x03DC, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_LCD_DATA14_GPIO3_IO19                            0x0150, 0x03DC, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_LCD_DATA14_SRC_BT_CFG14                          0x0150, 0x03DC, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_LCD_DATA14_USDHC2_DATA4                          0x0150, 0x03DC, 0x068C, 0x8, 0x0
#define IMX6UL_MUX_LCD_DATA15_LCDIF_DATA15                          0x0154, 0x03E0, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_LCD_DATA15_SAI3_TX_DATA                          0x0154, 0x03E0, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_LCD_DATA15_CA7_MX6UL_TRACE15                     0x0154, 0x03E0, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_LCD_DATA15_CSI_DATA23                            0x0154, 0x03E0, 0x0520, 0x3, 0x1
#define IMX6UL_MUX_LCD_DATA15_EIM_DATA07                            0x0154, 0x03E0, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_LCD_DATA15_GPIO3_IO20                            0x0154, 0x03E0, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_LCD_DATA15_SRC_BT_CFG15                          0x0154, 0x03E0, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_LCD_DATA15_USDHC2_DATA5                          0x0154, 0x03E0, 0x0690, 0x8, 0x0
#define IMX6UL_MUX_LCD_DATA16_LCDIF_DATA16                          0x0158, 0x03E4, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_LCD_DATA16_UART7_DCE_TX                          0x0158, 0x03E4, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_LCD_DATA16_UART7_DTE_RX                          0x0158, 0x03E4, 0x0654, 0x1, 0x2
#define IMX6UL_MUX_LCD_DATA16_CA7_MX6UL_TRACE_CLK                   0x0158, 0x03E4, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_LCD_DATA16_CSI_DATA01                            0x0158, 0x03E4, 0x04D4, 0x3, 0x1
#define IMX6UL_MUX_LCD_DATA16_EIM_DATA08                            0x0158, 0x03E4, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_LCD_DATA16_GPIO3_IO21                            0x0158, 0x03E4, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_LCD_DATA16_SRC_BT_CFG24                          0x0158, 0x03E4, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_LCD_DATA16_USDHC2_DATA6                          0x0158, 0x03E4, 0x0694, 0x8, 0x0
#define IMX6UL_MUX_LCD_DATA17_LCDIF_DATA17                          0x015C, 0x03E8, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_LCD_DATA17_UART7_DCE_RX                          0x015C, 0x03E8, 0x0654, 0x1, 0x3
#define IMX6UL_MUX_LCD_DATA17_UART7_DTE_TX                          0x015C, 0x03E8, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_LCD_DATA17_CA7_MX6UL_TRACE_CTL                   0x015C, 0x03E8, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_LCD_DATA17_CSI_DATA00                            0x015C, 0x03E8, 0x04D0, 0x3, 0x1
#define IMX6UL_MUX_LCD_DATA17_EIM_DATA09                            0x015C, 0x03E8, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_LCD_DATA17_GPIO3_IO22                            0x015C, 0x03E8, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_LCD_DATA17_SRC_BT_CFG25                          0x015C, 0x03E8, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_LCD_DATA17_USDHC2_DATA7                          0x015C, 0x03E8, 0x0698, 0x8, 0x0
#define IMX6UL_MUX_LCD_DATA18_LCDIF_DATA18                          0x0160, 0x03EC, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_LCD_DATA18_PWM5_OUT                              0x0160, 0x03EC, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_LCD_DATA18_CA7_MX6UL_EVENTO                      0x0160, 0x03EC, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_LCD_DATA18_CSI_DATA10                            0x0160, 0x03EC, 0x04EC, 0x3, 0x1
#define IMX6UL_MUX_LCD_DATA18_EIM_DATA10                            0x0160, 0x03EC, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_LCD_DATA18_GPIO3_IO23                            0x0160, 0x03EC, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_LCD_DATA18_SRC_BT_CFG26                          0x0160, 0x03EC, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_LCD_DATA18_USDHC2_CMD                            0x0160, 0x03EC, 0x0678, 0x8, 0x1
#define IMX6UL_MUX_LCD_DATA19_EIM_DATA11                            0x0164, 0x03F0, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_LCD_DATA19_GPIO3_IO24                            0x0164, 0x03F0, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_LCD_DATA19_SRC_BT_CFG27                          0x0164, 0x03F0, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_LCD_DATA19_USDHC2_CLK                            0x0164, 0x03F0, 0x0670, 0x8, 0x1
#define IMX6UL_MUX_LCD_DATA19_LCDIF_DATA19                          0x0164, 0x03F0, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_LCD_DATA19_PWM6_OUT                              0x0164, 0x03F0, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_LCD_DATA19_WDOG1_WDOG_ANY                        0x0164, 0x03F0, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_LCD_DATA19_CSI_DATA11                            0x0164, 0x03F0, 0x04F0, 0x3, 0x1
#define IMX6UL_MUX_LCD_DATA20_EIM_DATA12                            0x0168, 0x03F4, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_LCD_DATA20_GPIO3_IO25                            0x0168, 0x03F4, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_LCD_DATA20_SRC_BT_CFG28                          0x0168, 0x03F4, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_LCD_DATA20_USDHC2_DATA0                          0x0168, 0x03F4, 0x067C, 0x8, 0x1
#define IMX6UL_MUX_LCD_DATA20_LCDIF_DATA20                          0x0168, 0x03F4, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_LCD_DATA20_UART8_DCE_TX                          0x0168, 0x03F4, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_LCD_DATA20_UART8_DTE_RX                          0x0168, 0x03F4, 0x065C, 0x1, 0x2
#define IMX6UL_MUX_LCD_DATA20_ECSPI1_SCLK                           0x0168, 0x03F4, 0x0534, 0x2, 0x0
#define IMX6UL_MUX_LCD_DATA20_CSI_DATA12                            0x0168, 0x03F4, 0x04F4, 0x3, 0x1
#define IMX6UL_MUX_LCD_DATA21_LCDIF_DATA21                          0x016C, 0x03F8, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_LCD_DATA21_UART8_DCE_RX                          0x016C, 0x03F8, 0x065C, 0x1, 0x3
#define IMX6UL_MUX_LCD_DATA21_UART8_DTE_TX                          0x016C, 0x03F8, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_LCD_DATA21_ECSPI1_SS0                            0x016C, 0x03F8, 0x0540, 0x2, 0x0
#define IMX6UL_MUX_LCD_DATA21_CSI_DATA13                            0x016C, 0x03F8, 0x04F8, 0x3, 0x1
#define IMX6UL_MUX_LCD_DATA21_EIM_DATA13                            0x016C, 0x03F8, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_LCD_DATA21_GPIO3_IO26                            0x016C, 0x03F8, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_LCD_DATA21_SRC_BT_CFG29                          0x016C, 0x03F8, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_LCD_DATA21_USDHC2_DATA1                          0x016C, 0x03F8, 0x0680, 0x8, 0x1
#define IMX6UL_MUX_LCD_DATA22_LCDIF_DATA22                          0x0170, 0x03FC, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_LCD_DATA22_MQS_RIGHT                             0x0170, 0x03FC, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_LCD_DATA22_ECSPI1_MOSI                           0x0170, 0x03FC, 0x053C, 0x2, 0x0
#define IMX6UL_MUX_LCD_DATA22_CSI_DATA14                            0x0170, 0x03FC, 0x04FC, 0x3, 0x1
#define IMX6UL_MUX_LCD_DATA22_EIM_DATA14                            0x0170, 0x03FC, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_LCD_DATA22_GPIO3_IO27                            0x0170, 0x03FC, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_LCD_DATA22_SRC_BT_CFG30                          0x0170, 0x03FC, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_LCD_DATA22_USDHC2_DATA2                          0x0170, 0x03FC, 0x0684, 0x8, 0x0
#define IMX6UL_MUX_LCD_DATA23_LCDIF_DATA23                          0x0174, 0x0400, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_LCD_DATA23_MQS_LEFT                              0x0174, 0x0400, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_LCD_DATA23_ECSPI1_MISO                           0x0174, 0x0400, 0x0538, 0x2, 0x0
#define IMX6UL_MUX_LCD_DATA23_CSI_DATA15                            0x0174, 0x0400, 0x0500, 0x3, 0x1
#define IMX6UL_MUX_LCD_DATA23_EIM_DATA15                            0x0174, 0x0400, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_LCD_DATA23_GPIO3_IO28                            0x0174, 0x0400, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_LCD_DATA23_SRC_BT_CFG31                          0x0174, 0x0400, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_LCD_DATA23_USDHC2_DATA3                          0x0174, 0x0400, 0x0688, 0x8, 0x1
#define IMX6UL_MUX_NAND_RE_B_RAWNAND_RE_B                           0x0178, 0x0404, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_NAND_RE_B_USDHC2_CLK                             0x0178, 0x0404, 0x0670, 0x1, 0x2
#define IMX6UL_MUX_NAND_RE_B_QSPI_B_SCLK                            0x0178, 0x0404, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_NAND_RE_B_KPP_ROW00                              0x0178, 0x0404, 0x05D0, 0x3, 0x1
#define IMX6UL_MUX_NAND_RE_B_EIM_EB_B00                             0x0178, 0x0404, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_NAND_RE_B_GPIO4_IO00                             0x0178, 0x0404, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_NAND_RE_B_ECSPI3_SS2                             0x0178, 0x0404, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_NAND_WE_B_RAWNAND_WE_B                           0x017C, 0x0408, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_NAND_WE_B_USDHC2_CMD                             0x017C, 0x0408, 0x0678, 0x1, 0x2
#define IMX6UL_MUX_NAND_WE_B_QSPI_B_SS0_B                           0x017C, 0x0408, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_NAND_WE_B_KPP_COL00                              0x017C, 0x0408, 0x05C4, 0x3, 0x1
#define IMX6UL_MUX_NAND_WE_B_EIM_EB_B01                             0x017C, 0x0408, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_NAND_WE_B_GPIO4_IO01                             0x017C, 0x0408, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_NAND_WE_B_ECSPI3_SS3                             0x017C, 0x0408, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_NAND_DATA00_RAWNAND_DATA00                       0x0180, 0x040C, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_NAND_DATA00_USDHC2_DATA0                         0x0180, 0x040C, 0x067C, 0x1, 0x2
#define IMX6UL_MUX_NAND_DATA00_QSPI_B_SS1_B                         0x0180, 0x040C, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_NAND_DATA00_KPP_ROW01                            0x0180, 0x040C, 0x05D4, 0x3, 0x1
#define IMX6UL_MUX_NAND_DATA00_EIM_AD08                             0x0180, 0x040C, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_NAND_DATA00_GPIO4_IO02                           0x0180, 0x040C, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_NAND_DATA00_ECSPI4_RDY                           0x0180, 0x040C, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_NAND_DATA01_RAWNAND_DATA01                       0x0184, 0x0410, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_NAND_DATA01_USDHC2_DATA1                         0x0184, 0x0410, 0x0680, 0x1, 0x2
#define IMX6UL_MUX_NAND_DATA01_QSPI_B_DQS                           0x0184, 0x0410, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_NAND_DATA01_KPP_COL01                            0x0184, 0x0410, 0x05C8, 0x3, 0x1
#define IMX6UL_MUX_NAND_DATA01_EIM_AD09                             0x0184, 0x0410, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_NAND_DATA01_GPIO4_IO03                           0x0184, 0x0410, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_NAND_DATA01_ECSPI4_SS1                           0x0184, 0x0410, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_NAND_DATA02_RAWNAND_DATA02                       0x0188, 0x0414, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_NAND_DATA02_USDHC2_DATA2                         0x0188, 0x0414, 0x0684, 0x1, 0x1
#define IMX6UL_MUX_NAND_DATA02_QSPI_B_DATA00                        0x0188, 0x0414, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_NAND_DATA02_KPP_ROW02                            0x0188, 0x0414, 0x05D8, 0x3, 0x1
#define IMX6UL_MUX_NAND_DATA02_EIM_AD10                             0x0188, 0x0414, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_NAND_DATA02_GPIO4_IO04                           0x0188, 0x0414, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_NAND_DATA02_ECSPI4_SS2                           0x0188, 0x0414, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_NAND_DATA03_RAWNAND_DATA03                       0x018C, 0x0418, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_NAND_DATA03_USDHC2_DATA3                         0x018C, 0x0418, 0x0688, 0x1, 0x2
#define IMX6UL_MUX_NAND_DATA03_QSPI_B_DATA01                        0x018C, 0x0418, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_NAND_DATA03_KPP_COL02                            0x018C, 0x0418, 0x05CC, 0x3, 0x1
#define IMX6UL_MUX_NAND_DATA03_EIM_AD11                             0x018C, 0x0418, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_NAND_DATA03_GPIO4_IO05                           0x018C, 0x0418, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_NAND_DATA03_ECSPI4_SS3                           0x018C, 0x0418, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_NAND_DATA04_RAWNAND_DATA04                       0x0190, 0x041C, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_NAND_DATA04_USDHC2_DATA4                         0x0190, 0x041C, 0x068C, 0x1, 0x1
#define IMX6UL_MUX_NAND_DATA04_QSPI_B_DATA02                        0x0190, 0x041C, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_NAND_DATA04_ECSPI4_SCLK                          0x0190, 0x041C, 0x0564, 0x3, 0x1
#define IMX6UL_MUX_NAND_DATA04_EIM_AD12                             0x0190, 0x041C, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_NAND_DATA04_GPIO4_IO06                           0x0190, 0x041C, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_NAND_DATA04_UART2_DCE_TX                         0x0190, 0x041C, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_NAND_DATA04_UART2_DTE_RX                         0x0190, 0x041C, 0x062C, 0x8, 0x2
#define IMX6UL_MUX_NAND_DATA05_RAWNAND_DATA05                       0x0194, 0x0420, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_NAND_DATA05_USDHC2_DATA5                         0x0194, 0x0420, 0x0690, 0x1, 0x1
#define IMX6UL_MUX_NAND_DATA05_QSPI_B_DATA03                        0x0194, 0x0420, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_NAND_DATA05_ECSPI4_MOSI                          0x0194, 0x0420, 0x056C, 0x3, 0x1
#define IMX6UL_MUX_NAND_DATA05_EIM_AD13                             0x0194, 0x0420, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_NAND_DATA05_GPIO4_IO07                           0x0194, 0x0420, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_NAND_DATA05_UART2_DCE_RX                         0x0194, 0x0420, 0x062C, 0x8, 0x3
#define IMX6UL_MUX_NAND_DATA05_UART2_DTE_TX                         0x0194, 0x0420, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_NAND_DATA06_RAWNAND_DATA06                       0x0198, 0x0424, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_NAND_DATA06_USDHC2_DATA6                         0x0198, 0x0424, 0x0694, 0x1, 0x1
#define IMX6UL_MUX_NAND_DATA06_SAI2_RX_BCLK                         0x0198, 0x0424, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_NAND_DATA06_ECSPI4_MISO                          0x0198, 0x0424, 0x0568, 0x3, 0x1
#define IMX6UL_MUX_NAND_DATA06_EIM_AD14                             0x0198, 0x0424, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_NAND_DATA06_GPIO4_IO08                           0x0198, 0x0424, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_NAND_DATA06_UART2_DCE_CTS                        0x0198, 0x0424, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_NAND_DATA06_UART2_DTE_RTS                        0x0198, 0x0424, 0x0628, 0x8, 0x4
#define IMX6UL_MUX_NAND_DATA07_RAWNAND_DATA07                       0x019C, 0x0428, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_NAND_DATA07_USDHC2_DATA7                         0x019C, 0x0428, 0x0698, 0x1, 0x1
#define IMX6UL_MUX_NAND_DATA07_QSPI_A_SS1_B                         0x019C, 0x0428, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_NAND_DATA07_ECSPI4_SS0                           0x019C, 0x0428, 0x0570, 0x3, 0x1
#define IMX6UL_MUX_NAND_DATA07_EIM_AD15                             0x019C, 0x0428, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_NAND_DATA07_GPIO4_IO09                           0x019C, 0x0428, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_NAND_DATA07_UART2_DCE_RTS                        0x019C, 0x0428, 0x0628, 0x8, 0x5
#define IMX6UL_MUX_NAND_DATA07_UART2_DTE_CTS                        0x019C, 0x0428, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_NAND_ALE_RAWNAND_ALE                             0x01A0, 0x042C, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_NAND_ALE_USDHC2_RESET_B                          0x01A0, 0x042C, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_NAND_ALE_QSPI_A_DQS                              0x01A0, 0x042C, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_NAND_ALE_PWM3_OUT                                0x01A0, 0x042C, 0x0000, 0x3, 0x0
#define IMX6UL_MUX_NAND_ALE_EIM_ADDR17                              0x01A0, 0x042C, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_NAND_ALE_GPIO4_IO10                              0x01A0, 0x042C, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_NAND_ALE_ECSPI3_SS1                              0x01A0, 0x042C, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_NAND_WP_B_RAWNAND_WP_B                           0x01A4, 0x0430, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_NAND_WP_B_USDHC1_RESET_B                         0x01A4, 0x0430, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_NAND_WP_B_QSPI_A_SCLK                            0x01A4, 0x0430, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_NAND_WP_B_PWM4_OUT                               0x01A4, 0x0430, 0x0000, 0x3, 0x0
#define IMX6UL_MUX_NAND_WP_B_EIM_BCLK                               0x01A4, 0x0430, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_NAND_WP_B_GPIO4_IO11                             0x01A4, 0x0430, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_NAND_WP_B_ECSPI3_RDY                             0x01A4, 0x0430, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_NAND_READY_B_RAWNAND_READY_B                     0x01A8, 0x0434, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_NAND_READY_B_USDHC1_DATA4                        0x01A8, 0x0434, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_NAND_READY_B_QSPI_A_DATA00                       0x01A8, 0x0434, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_NAND_READY_B_ECSPI3_SS0                          0x01A8, 0x0434, 0x0560, 0x3, 0x1
#define IMX6UL_MUX_NAND_READY_B_EIM_CS1_B                           0x01A8, 0x0434, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_NAND_READY_B_GPIO4_IO12                          0x01A8, 0x0434, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_NAND_READY_B_UART3_DCE_TX                        0x01A8, 0x0434, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_NAND_READY_B_UART3_DTE_RX                        0x01A8, 0x0434, 0x0634, 0x8, 0x2
#define IMX6UL_MUX_NAND_CE0_B_RAWNAND_CE0_B                         0x01AC, 0x0438, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_NAND_CE0_B_USDHC1_DATA5                          0x01AC, 0x0438, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_NAND_CE0_B_QSPI_A_DATA01                         0x01AC, 0x0438, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_NAND_CE0_B_ECSPI3_SCLK                           0x01AC, 0x0438, 0x0554, 0x3, 0x1
#define IMX6UL_MUX_NAND_CE0_B_EIM_DTACK_B                           0x01AC, 0x0438, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_NAND_CE0_B_GPIO4_IO13                            0x01AC, 0x0438, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_NAND_CE0_B_UART3_DCE_RX                          0x01AC, 0x0438, 0x0634, 0x8, 0x3
#define IMX6UL_MUX_NAND_CE0_B_UART3_DTE_TX                          0x01AC, 0x0438, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_NAND_CE1_B_RAWNAND_CE1_B                         0x01B0, 0x043C, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_NAND_CE1_B_USDHC1_DATA6                          0x01B0, 0x043C, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_NAND_CE1_B_QSPI_A_DATA02                         0x01B0, 0x043C, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_NAND_CE1_B_ECSPI3_MOSI                           0x01B0, 0x043C, 0x055C, 0x3, 0x1
#define IMX6UL_MUX_NAND_CE1_B_EIM_ADDR18                            0x01B0, 0x043C, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_NAND_CE1_B_GPIO4_IO14                            0x01B0, 0x043C, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_NAND_CE1_B_UART3_DCE_CTS                         0x01B0, 0x043C, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_NAND_CE1_B_UART3_DTE_RTS                         0x01B0, 0x043C, 0x0630, 0x8, 0x2
#define IMX6UL_MUX_NAND_CLE_RAWNAND_CLE                             0x01B4, 0x0440, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_NAND_CLE_USDHC1_DATA7                            0x01B4, 0x0440, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_NAND_CLE_QSPI_A_DATA03                           0x01B4, 0x0440, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_NAND_CLE_ECSPI3_MISO                             0x01B4, 0x0440, 0x0558, 0x3, 0x1
#define IMX6UL_MUX_NAND_CLE_EIM_ADDR16                              0x01B4, 0x0440, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_NAND_CLE_GPIO4_IO15                              0x01B4, 0x0440, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_NAND_CLE_UART3_DCE_RTS                           0x01B4, 0x0440, 0x0630, 0x8, 0x3
#define IMX6UL_MUX_NAND_CLE_UART3_DTE_CTS                           0x01B4, 0x0440, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_NAND_DQS_RAWNAND_DQS                             0x01B8, 0x0444, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_NAND_DQS_CSI_FIELD                               0x01B8, 0x0444, 0x0530, 0x1, 0x1
#define IMX6UL_MUX_NAND_DQS_QSPI_A_SS0_B                            0x01B8, 0x0444, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_NAND_DQS_PWM5_OUT                                0x01B8, 0x0444, 0x0000, 0x3, 0x0
#define IMX6UL_MUX_NAND_DQS_EIM_WAIT                                0x01B8, 0x0444, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_NAND_DQS_GPIO4_IO16                              0x01B8, 0x0444, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_NAND_DQS_SDMA_EXT_EVENT01                        0x01B8, 0x0444, 0x0614, 0x6, 0x1
#define IMX6UL_MUX_NAND_DQS_SPDIF_EXT_CLK                           0x01B8, 0x0444, 0x061C, 0x8, 0x1
#define IMX6UL_MUX_SD1_CMD_USDHC1_CMD                               0x01BC, 0x0448, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_SD1_CMD_GPT2_COMPARE1                            0x01BC, 0x0448, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_SD1_CMD_SAI2_RX_SYNC                             0x01BC, 0x0448, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_SD1_CMD_SPDIF_OUT                                0x01BC, 0x0448, 0x0000, 0x3, 0x0
#define IMX6UL_MUX_SD1_CMD_EIM_ADDR19                               0x01BC, 0x0448, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_SD1_CMD_GPIO2_IO16                               0x01BC, 0x0448, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_SD1_CMD_SDMA_EXT_EVENT00                         0x01BC, 0x0448, 0x0610, 0x6, 0x2
#define IMX6UL_MUX_SD1_CMD_USB_OTG1_PWR                             0x01BC, 0x0448, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_SD1_CLK_USDHC1_CLK                               0x01C0, 0x044C, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_SD1_CLK_GPT2_COMPARE2                            0x01C0, 0x044C, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_SD1_CLK_SAI2_MCLK                                0x01C0, 0x044C, 0x05F0, 0x2, 0x1
#define IMX6UL_MUX_SD1_CLK_SPDIF_IN                                 0x01C0, 0x044C, 0x0618, 0x3, 0x3
#define IMX6UL_MUX_SD1_CLK_EIM_ADDR20                               0x01C0, 0x044C, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_SD1_CLK_GPIO2_IO17                               0x01C0, 0x044C, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_SD1_CLK_USB_OTG1_OC                              0x01C0, 0x044C, 0x0664, 0x8, 0x2
#define IMX6UL_MUX_SD1_DATA0_USDHC1_DATA0                           0x01C4, 0x0450, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_SD1_DATA0_GPT2_COMPARE3                          0x01C4, 0x0450, 0x0000, 0x1, 0x0
#define IMX6UL_MUX_SD1_DATA0_SAI2_TX_SYNC                           0x01C4, 0x0450, 0x05FC, 0x2, 0x1
#define IMX6UL_MUX_SD1_DATA0_FLEXCAN1_TX                            0x01C4, 0x0450, 0x0000, 0x3, 0x0
#define IMX6UL_MUX_SD1_DATA0_EIM_ADDR21                             0x01C4, 0x0450, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_SD1_DATA0_GPIO2_IO18                             0x01C4, 0x0450, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_SD1_DATA0_ANATOP_OTG1_ID                         0x01C4, 0x0450, 0x04B8, 0x8, 0x2
#define IMX6UL_MUX_SD1_DATA1_USDHC1_DATA1                           0x01C8, 0x0454, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_SD1_DATA1_GPT2_CLK                               0x01C8, 0x0454, 0x05A0, 0x1, 0x1
#define IMX6UL_MUX_SD1_DATA1_SAI2_TX_BCLK                           0x01C8, 0x0454, 0x05F8, 0x2, 0x1
#define IMX6UL_MUX_SD1_DATA1_FLEXCAN1_RX                            0x01C8, 0x0454, 0x0584, 0x3, 0x3
#define IMX6UL_MUX_SD1_DATA1_EIM_ADDR22                             0x01C8, 0x0454, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_SD1_DATA1_GPIO2_IO19                             0x01C8, 0x0454, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_SD1_DATA1_USB_OTG2_PWR                           0x01C8, 0x0454, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_SD1_DATA2_USDHC1_DATA2                           0x01CC, 0x0458, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_SD1_DATA2_GPT2_CAPTURE1                          0x01CC, 0x0458, 0x0598, 0x1, 0x1
#define IMX6UL_MUX_SD1_DATA2_SAI2_RX_DATA                           0x01CC, 0x0458, 0x05F4, 0x2, 0x1
#define IMX6UL_MUX_SD1_DATA2_FLEXCAN2_TX                            0x01CC, 0x0458, 0x0000, 0x3, 0x0
#define IMX6UL_MUX_SD1_DATA2_EIM_ADDR23                             0x01CC, 0x0458, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_SD1_DATA2_GPIO2_IO20                             0x01CC, 0x0458, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_SD1_DATA2_CCM_CLKO1                              0x01CC, 0x0458, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_SD1_DATA2_USB_OTG2_OC                            0x01CC, 0x0458, 0x0660, 0x8, 0x2
#define IMX6UL_MUX_SD1_DATA3_USDHC1_DATA3                           0x01D0, 0x045C, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_SD1_DATA3_GPT2_CAPTURE2                          0x01D0, 0x045C, 0x059C, 0x1, 0x1
#define IMX6UL_MUX_SD1_DATA3_SAI2_TX_DATA                           0x01D0, 0x045C, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_SD1_DATA3_FLEXCAN2_RX                            0x01D0, 0x045C, 0x0588, 0x3, 0x3
#define IMX6UL_MUX_SD1_DATA3_EIM_ADDR24                             0x01D0, 0x045C, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_SD1_DATA3_GPIO2_IO21                             0x01D0, 0x045C, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_SD1_DATA3_CCM_CLKO2                              0x01D0, 0x045C, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_SD1_DATA3_ANATOP_OTG2_ID                         0x01D0, 0x045C, 0x04BC, 0x8, 0x2
#define IMX6UL_MUX_CSI_MCLK_CSI_MCLK                                0x01D4, 0x0460, 0x0000, 0x0, 0x0
#define IMX6UL_MUX_CSI_MCLK_USDHC2_CD_B                             0x01D4, 0x0460, 0x0674, 0x1, 0x0
#define IMX6UL_MUX_CSI_MCLK_RAWNAND_CE2_B                           0x01D4, 0x0460, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_CSI_MCLK_I2C1_SDA                                0x01D4, 0x0460, 0x05A8, 0x3, 0x0
#define IMX6UL_MUX_CSI_MCLK_EIM_CS0_B                               0x01D4, 0x0460, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_CSI_MCLK_GPIO4_IO17                              0x01D4, 0x0460, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_CSI_MCLK_SNVS_HP_VIO_5_CTL                       0x01D4, 0x0460, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_CSI_MCLK_UART6_DCE_TX                            0x01D4, 0x0460, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_CSI_MCLK_UART6_DTE_RX                            0x01D4, 0x0460, 0x064C, 0x8, 0x0
#define IMX6UL_MUX_CSI_PIXCLK_CSI_PIXCLK                            0x01D8, 0x0464, 0x0528, 0x0, 0x1
#define IMX6UL_MUX_CSI_PIXCLK_USDHC2_WP                             0x01D8, 0x0464, 0x069C, 0x1, 0x2
#define IMX6UL_MUX_CSI_PIXCLK_RAWNAND_CE3_B                         0x01D8, 0x0464, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_CSI_PIXCLK_I2C1_SCL                              0x01D8, 0x0464, 0x05A4, 0x3, 0x2
#define IMX6UL_MUX_CSI_PIXCLK_EIM_OE                                0x01D8, 0x0464, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_CSI_PIXCLK_GPIO4_IO18                            0x01D8, 0x0464, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_CSI_PIXCLK_SNVS_HP_VIO_5                         0x01D8, 0x0464, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_CSI_PIXCLK_UART6_DCE_RX                          0x01D8, 0x0464, 0x064C, 0x8, 0x3
#define IMX6UL_MUX_CSI_PIXCLK_UART6_DTE_TX                          0x01D8, 0x0464, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_CSI_VSYNC_CSI_VSYNC                              0x01DC, 0x0468, 0x052C, 0x0, 0x0
#define IMX6UL_MUX_CSI_VSYNC_USDHC2_CLK                             0x01DC, 0x0468, 0x0670, 0x1, 0x0
#define IMX6UL_MUX_CSI_VSYNC_SIM1_PORT1_CLK                         0x01DC, 0x0468, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_CSI_VSYNC_I2C2_SDA                               0x01DC, 0x0468, 0x05B0, 0x3, 0x0
#define IMX6UL_MUX_CSI_VSYNC_EIM_RW                                 0x01DC, 0x0468, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_CSI_VSYNC_GPIO4_IO19                             0x01DC, 0x0468, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_CSI_VSYNC_PWM7_OUT                               0x01DC, 0x0468, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_CSI_VSYNC_UART6_DCE_RTS                          0x01DC, 0x0468, 0x0648, 0x8, 0x0
#define IMX6UL_MUX_CSI_VSYNC_UART6_DTE_CTS                          0x01DC, 0x0468, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_CSI_HSYNC_CSI_HSYNC                              0x01E0, 0x046C, 0x0524, 0x0, 0x0
#define IMX6UL_MUX_CSI_HSYNC_USDHC2_CMD                             0x01E0, 0x046C, 0x0678, 0x1, 0x0
#define IMX6UL_MUX_CSI_HSYNC_SIM1_PORT1_PD                          0x01E0, 0x046C, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_CSI_HSYNC_I2C2_SCL                               0x01E0, 0x046C, 0x05AC, 0x3, 0x0
#define IMX6UL_MUX_CSI_HSYNC_EIM_LBA_B                              0x01E0, 0x046C, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_CSI_HSYNC_GPIO4_IO20                             0x01E0, 0x046C, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_CSI_HSYNC_PWM8_OUT                               0x01E0, 0x046C, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_CSI_HSYNC_UART6_DCE_CTS                          0x01E0, 0x046C, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_CSI_HSYNC_UART6_DTE_RTS                          0x01E0, 0x046C, 0x0648, 0x8, 0x1
#define IMX6UL_MUX_CSI_DATA00_CSI_DATA02                            0x01E4, 0x0470, 0x04C4, 0x0, 0x0
#define IMX6UL_MUX_CSI_DATA00_USDHC2_DATA0                          0x01E4, 0x0470, 0x067C, 0x1, 0x0
#define IMX6UL_MUX_CSI_DATA00_SIM1_PORT1_RST_B                      0x01E4, 0x0470, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_CSI_DATA00_ECSPI2_SCLK                           0x01E4, 0x0470, 0x0544, 0x3, 0x0
#define IMX6UL_MUX_CSI_DATA00_EIM_AD00                              0x01E4, 0x0470, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_CSI_DATA00_GPIO4_IO21                            0x01E4, 0x0470, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_CSI_DATA00_SRC_INT_BOOT                          0x01E4, 0x0470, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_CSI_DATA00_UART5_DCE_TX                          0x01E4, 0x0470, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_CSI_DATA00_UART5_DTE_RX                          0x01E4, 0x0470, 0x0644, 0x8, 0x0
#define IMX6UL_MUX_CSI_DATA01_CSI_DATA03                            0x01E8, 0x0474, 0x04C8, 0x0, 0x0
#define IMX6UL_MUX_CSI_DATA01_USDHC2_DATA1                          0x01E8, 0x0474, 0x0680, 0x1, 0x0
#define IMX6UL_MUX_CSI_DATA01_SIM1_PORT1_SVEN                       0x01E8, 0x0474, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_CSI_DATA01_ECSPI2_SS0                            0x01E8, 0x0474, 0x0550, 0x3, 0x0
#define IMX6UL_MUX_CSI_DATA01_EIM_AD01                              0x01E8, 0x0474, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_CSI_DATA01_GPIO4_IO22                            0x01E8, 0x0474, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_CSI_DATA01_SAI1_MCLK                             0x01E8, 0x0474, 0x05E0, 0x6, 0x0
#define IMX6UL_MUX_CSI_DATA01_UART5_DCE_RX                          0x01E8, 0x0474, 0x0644, 0x8, 0x1
#define IMX6UL_MUX_CSI_DATA01_UART5_DTE_TX                          0x01E8, 0x0474, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_CSI_DATA02_CSI_DATA04                            0x01EC, 0x0478, 0x04D8, 0x0, 0x1
#define IMX6UL_MUX_CSI_DATA02_USDHC2_DATA2                          0x01EC, 0x0478, 0x0684, 0x1, 0x2
#define IMX6UL_MUX_CSI_DATA02_SIM1_PORT1_TRXD                       0x01EC, 0x0478, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_CSI_DATA02_ECSPI2_MOSI                           0x01EC, 0x0478, 0x054C, 0x3, 0x1
#define IMX6UL_MUX_CSI_DATA02_EIM_AD02                              0x01EC, 0x0478, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_CSI_DATA02_GPIO4_IO23                            0x01EC, 0x0478, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_CSI_DATA02_SAI1_RX_SYNC                          0x01EC, 0x0478, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_CSI_DATA02_UART5_DCE_RTS                         0x01EC, 0x0478, 0x0640, 0x8, 0x5
#define IMX6UL_MUX_CSI_DATA02_UART5_DTE_CTS                         0x01EC, 0x0478, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_CSI_DATA03_CSI_DATA05                            0x01F0, 0x047C, 0x04CC, 0x0, 0x0
#define IMX6UL_MUX_CSI_DATA03_USDHC2_DATA3                          0x01F0, 0x047C, 0x0688, 0x1, 0x0
#define IMX6UL_MUX_CSI_DATA03_SIM2_PORT1_PD                         0x01F0, 0x047C, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_CSI_DATA03_ECSPI2_MISO                           0x01F0, 0x047C, 0x0548, 0x3, 0x0
#define IMX6UL_MUX_CSI_DATA03_EIM_AD03                              0x01F0, 0x047C, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_CSI_DATA03_GPIO4_IO24                            0x01F0, 0x047C, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_CSI_DATA03_SAI1_RX_BCLK                          0x01F0, 0x047C, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_CSI_DATA03_UART5_DCE_CTS                         0x01F0, 0x047C, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_CSI_DATA03_UART5_DTE_RTS                         0x01F0, 0x047C, 0x0640, 0x8, 0x0
#define IMX6UL_MUX_CSI_DATA04_CSI_DATA06                            0x01F4, 0x0480, 0x04DC, 0x0, 0x1
#define IMX6UL_MUX_CSI_DATA04_USDHC2_DATA4                          0x01F4, 0x0480, 0x068C, 0x1, 0x2
#define IMX6UL_MUX_CSI_DATA04_SIM2_PORT1_CLK                        0x01F4, 0x0480, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_CSI_DATA04_ECSPI1_SCLK                           0x01F4, 0x0480, 0x0534, 0x3, 0x1
#define IMX6UL_MUX_CSI_DATA04_EIM_AD04                              0x01F4, 0x0480, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_CSI_DATA04_GPIO4_IO25                            0x01F4, 0x0480, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_CSI_DATA04_SAI1_TX_SYNC                          0x01F4, 0x0480, 0x05EC, 0x6, 0x1
#define IMX6UL_MUX_CSI_DATA04_USDHC1_WP                             0x01F4, 0x0480, 0x066C, 0x8, 0x2
#define IMX6UL_MUX_CSI_DATA05_CSI_DATA07                            0x01F8, 0x0484, 0x04E0, 0x0, 0x1
#define IMX6UL_MUX_CSI_DATA05_USDHC2_DATA5                          0x01F8, 0x0484, 0x0690, 0x1, 0x2
#define IMX6UL_MUX_CSI_DATA05_SIM2_PORT1_RST_B                      0x01F8, 0x0484, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_CSI_DATA05_ECSPI1_SS0                            0x01F8, 0x0484, 0x0540, 0x3, 0x1
#define IMX6UL_MUX_CSI_DATA05_EIM_AD05                              0x01F8, 0x0484, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_CSI_DATA05_GPIO4_IO26                            0x01F8, 0x0484, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_CSI_DATA05_SAI1_TX_BCLK                          0x01F8, 0x0484, 0x05E8, 0x6, 0x1
#define IMX6UL_MUX_CSI_DATA05_USDHC1_CD_B                           0x01F8, 0x0484, 0x0668, 0x8, 0x2
#define IMX6UL_MUX_CSI_DATA06_CSI_DATA08                            0x01FC, 0x0488, 0x04E4, 0x0, 0x1
#define IMX6UL_MUX_CSI_DATA06_USDHC2_DATA6                          0x01FC, 0x0488, 0x0694, 0x1, 0x2
#define IMX6UL_MUX_CSI_DATA06_SIM2_PORT1_SVEN                       0x01FC, 0x0488, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_CSI_DATA06_ECSPI1_MOSI                           0x01FC, 0x0488, 0x053C, 0x3, 0x1
#define IMX6UL_MUX_CSI_DATA06_EIM_AD06                              0x01FC, 0x0488, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_CSI_DATA06_GPIO4_IO27                            0x01FC, 0x0488, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_CSI_DATA06_SAI1_RX_DATA                          0x01FC, 0x0488, 0x05E4, 0x6, 0x1
#define IMX6UL_MUX_CSI_DATA06_USDHC1_RESET_B                        0x01FC, 0x0488, 0x0000, 0x8, 0x0
#define IMX6UL_MUX_CSI_DATA07_CSI_DATA09                            0x0200, 0x048C, 0x04E8, 0x0, 0x1
#define IMX6UL_MUX_CSI_DATA07_USDHC2_DATA7                          0x0200, 0x048C, 0x0698, 0x1, 0x2
#define IMX6UL_MUX_CSI_DATA07_SIM2_PORT1_TRXD                       0x0200, 0x048C, 0x0000, 0x2, 0x0
#define IMX6UL_MUX_CSI_DATA07_ECSPI1_MISO                           0x0200, 0x048C, 0x0538, 0x3, 0x1
#define IMX6UL_MUX_CSI_DATA07_EIM_AD07                              0x0200, 0x048C, 0x0000, 0x4, 0x0
#define IMX6UL_MUX_CSI_DATA07_GPIO4_IO28                            0x0200, 0x048C, 0x0000, 0x5, 0x0
#define IMX6UL_MUX_CSI_DATA07_SAI1_TX_DATA                          0x0200, 0x048C, 0x0000, 0x6, 0x0
#define IMX6UL_MUX_CSI_DATA07_USDHC1_VSELECT                        0x0200, 0x048C, 0x0000, 0x8, 0x0

#endif /* _IMX6UL_PINFUNC_H */
