

================================================================
== Vivado HLS Report for 'unpack_sig'
================================================================
* Date:           Wed Mar 27 17:16:57 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Dilithium.prj
* Solution:       decryption
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.707|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  2568|  2568|       642|          -|          -|     4|    no    |
        | + Loop 1.1  |   640|   640|         5|          -|          -|   128|    no    |
        |- Loop 2     |     ?|     ?|         ?|          -|          -|     5|    no    |
        | + Loop 2.1  |   256|   256|         1|          -|          -|   256|    no    |
        | + Loop 2.2  |     ?|     ?|         3|          -|          -|     ?|    no    |
        |- Loop 3     |   256|   256|         1|          -|          -|   256|    no    |
        |- Loop 4     |    16|    16|         2|          -|          -|     8|    no    |
        |- Loop 5     |   576|   576|        18|          -|          -|    32|    no    |
        | + Loop 5.1  |    16|    16|         2|          -|          -|     8|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|    1110|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     360|
|Register         |        -|      -|     376|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     376|    1470|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |i_10_fu_453_p2                   |     +    |      0|  0|   15|           8|           1|
    |i_5_fu_419_p2                    |     +    |      0|  0|   12|           3|           1|
    |i_6_fu_877_p2                    |     +    |      0|  0|   16|           9|           1|
    |i_7_fu_894_p2                    |     +    |      0|  0|   13|           4|           1|
    |i_8_fu_758_p2                    |     +    |      0|  0|   12|           3|           1|
    |i_9_fu_966_p2                    |     +    |      0|  0|   15|           6|           1|
    |j_3_fu_782_p2                    |     +    |      0|  0|   16|           9|           1|
    |j_4_fu_852_p2                    |     +    |      0|  0|   39|           1|          32|
    |j_5_fu_1009_p2                   |     +    |      0|  0|   13|           4|           1|
    |sum1_i_fu_565_p2                 |     +    |      0|  0|   19|          12|          12|
    |sum4_fu_841_p2                   |     +    |      0|  0|   21|          12|          14|
    |sum5_i_fu_485_p2                 |     +    |      0|  0|   19|          12|          12|
    |sum6_fu_912_p2                   |     +    |      0|  0|   19|          12|          12|
    |sum7_i_fu_504_p2                 |     +    |      0|  0|   19|          12|          12|
    |sum8_fu_976_p2                   |     +    |      0|  0|   19|          12|          12|
    |sum9_i_fu_523_p2                 |     +    |      0|  0|   19|          12|          12|
    |sum_i_fu_546_p2                  |     +    |      0|  0|   19|          12|          12|
    |tmp_31_fu_1047_p2                |     +    |      0|  0|   15|           8|           8|
    |tmp_36_fu_792_p2                 |     +    |      0|  0|   19|          12|          12|
    |tmp_45_i_fu_495_p2               |     +    |      0|  0|   17|           1|          10|
    |tmp_47_i_fu_514_p2               |     +    |      0|  0|   17|           2|          10|
    |tmp_54_i_fu_537_p2               |     +    |      0|  0|   17|           2|          10|
    |tmp_59_i_fu_556_p2               |     +    |      0|  0|   17|           3|          10|
    |tmp_66_i_fu_628_p2               |     +    |      0|  0|   32|          25|          25|
    |tmp_69_i_fu_737_p2               |     +    |      0|  0|   32|          25|          25|
    |tmp_i_20_fu_475_p2               |     +    |      0|  0|   17|          10|          10|
    |tmp_64_i_fu_602_p2               |     -    |      0|  0|   28|          19|          21|
    |tmp_67_i_fu_711_p2               |     -    |      0|  0|   28|          19|          21|
    |tmp_26_fu_1020_p2                |    and   |      0|  0|    8|           8|           8|
    |tmp_28_fu_1035_p2                |    and   |      0|  0|   64|          64|          64|
    |exitcond_fu_752_p2               |   icmp   |      0|  0|    9|           3|           3|
    |tmp_10_fu_888_p2                 |   icmp   |      0|  0|   11|           4|           5|
    |tmp_11_fu_831_p2                 |   icmp   |      0|  0|   18|          32|          32|
    |tmp_20_fu_960_p2                 |   icmp   |      0|  0|   11|           6|           7|
    |tmp_23_fu_1003_p2                |   icmp   |      0|  0|   11|           4|           5|
    |tmp_27_fu_1026_p2                |   icmp   |      0|  0|   11|           8|           1|
    |tmp_29_fu_1041_p2                |   icmp   |      0|  0|   29|          64|           1|
    |tmp_2_fu_871_p2                  |   icmp   |      0|  0|   13|           9|          10|
    |tmp_3_fu_776_p2                  |   icmp   |      0|  0|   13|           9|          10|
    |tmp_fu_413_p2                    |   icmp   |      0|  0|    9|           3|           4|
    |tmp_i_fu_447_p2                  |   icmp   |      0|  0|   13|           8|           9|
    |signs_1_fu_954_p2                |    or    |      0|  0|   64|          64|          64|
    |tmp_12_fu_693_p2                 |    or    |      0|  0|   12|          12|          12|
    |tmp_52_i_fu_658_p2               |    or    |      0|  0|    8|           8|           1|
    |tmp_30_cast_cast_cas_fu_1056_p3  |  select  |      0|  0|   15|           1|          15|
    |tmp_65_i_cast_cast_fu_620_p3     |  select  |      0|  0|   23|           1|          23|
    |tmp_68_i_cast_cast_fu_729_p3     |  select  |      0|  0|   23|           1|          23|
    |tmp_17_fu_948_p2                 |    shl   |      0|  0|  182|          64|          64|
    |tmp_25_fu_1015_p2                |    shl   |      0|  0|   19|           1|           8|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |Total                            |          |      0|  0| 1110|         643|         669|
    +---------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  93|         19|    1|         19|
    |c_coeffs_address0      |  15|          3|    8|         24|
    |c_coeffs_d0            |  15|          3|   23|         69|
    |h_vec_coeffs_address0  |  15|          3|   11|         33|
    |h_vec_coeffs_d0        |  15|          3|    1|          3|
    |i_1_reg_303            |   9|          2|    3|          6|
    |i_2_reg_346            |   9|          2|    9|         18|
    |i_3_reg_357            |   9|          2|    4|          8|
    |i_4_reg_381            |   9|          2|    6|         12|
    |i_i_reg_291            |   9|          2|    8|         16|
    |i_reg_279              |   9|          2|    3|          6|
    |j1_reg_326             |   9|          2|    9|         18|
    |j_1_reg_337            |   9|          2|   32|         64|
    |j_2_reg_392            |   9|          2|    4|          8|
    |j_reg_315              |   9|          2|    8|         16|
    |mask_fu_130            |   9|          2|   64|        128|
    |reg_403                |   9|          2|    8|         16|
    |sig_address0           |  33|          6|   13|         78|
    |sig_address1           |  27|          5|   13|         65|
    |signs_reg_369          |   9|          2|   64|        128|
    |z_vec_coeffs_address0  |  15|          3|   10|         30|
    |z_vec_coeffs_d0        |  15|          3|   32|         96|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 360|         74|  334|        861|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  18|   0|   18|          0|
    |i_10_reg_1096          |   8|   0|    8|          0|
    |i_1_reg_303            |   3|   0|    3|          0|
    |i_2_reg_346            |   9|   0|    9|          0|
    |i_3_reg_357            |   4|   0|    4|          0|
    |i_4_reg_381            |   6|   0|    6|          0|
    |i_5_reg_1079           |   3|   0|    3|          0|
    |i_7_reg_1204           |   4|   0|    4|          0|
    |i_8_reg_1157           |   3|   0|    3|          0|
    |i_9_reg_1229           |   6|   0|    6|          0|
    |i_i_reg_291            |   8|   0|    8|          0|
    |i_reg_279              |   3|   0|    3|          0|
    |j1_reg_326             |   9|   0|    9|          0|
    |j_1_reg_337            |  32|   0|   32|          0|
    |j_2_cast2_reg_1244     |   4|   0|    8|          4|
    |j_2_reg_392            |   4|   0|    4|          0|
    |j_4_reg_1188           |  32|   0|   32|          0|
    |j_5_reg_1253           |   4|   0|    4|          0|
    |j_cast_reg_1149        |   8|   0|   32|         24|
    |j_reg_315              |   8|   0|    8|          0|
    |mask_fu_130            |  64|   0|   64|          0|
    |reg_403                |   8|   0|    8|          0|
    |reg_409                |   8|   0|    8|          0|
    |sig_addr_1_reg_1175    |   3|   0|   13|         10|
    |sig_addr_2_reg_1234    |  12|   0|   13|          1|
    |sig_load_6_reg_1129    |   8|   0|    8|          0|
    |signs_reg_369          |  64|   0|   64|          0|
    |tmp_13_cast1_reg_1162  |   3|   0|   12|          9|
    |tmp_19_reg_1134        |   4|   0|    4|          0|
    |tmp_22_reg_1239        |   5|   0|    8|          3|
    |tmp_5_reg_1101         |   7|   0|    7|          0|
    |tmp_cast_reg_1084      |   4|   0|   12|          8|
    |tmp_i_20_reg_1106      |  10|   0|   10|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 376|   0|  435|         59|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |  unpack_sig  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |  unpack_sig  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |  unpack_sig  | return value |
|ap_done                | out |    1| ap_ctrl_hs |  unpack_sig  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |  unpack_sig  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |  unpack_sig  | return value |
|z_vec_coeffs_address0  | out |   10|  ap_memory | z_vec_coeffs |     array    |
|z_vec_coeffs_ce0       | out |    1|  ap_memory | z_vec_coeffs |     array    |
|z_vec_coeffs_we0       | out |    1|  ap_memory | z_vec_coeffs |     array    |
|z_vec_coeffs_d0        | out |   32|  ap_memory | z_vec_coeffs |     array    |
|h_vec_coeffs_address0  | out |   11|  ap_memory | h_vec_coeffs |     array    |
|h_vec_coeffs_ce0       | out |    1|  ap_memory | h_vec_coeffs |     array    |
|h_vec_coeffs_we0       | out |    1|  ap_memory | h_vec_coeffs |     array    |
|h_vec_coeffs_d0        | out |    1|  ap_memory | h_vec_coeffs |     array    |
|c_coeffs_address0      | out |    8|  ap_memory |   c_coeffs   |     array    |
|c_coeffs_ce0           | out |    1|  ap_memory |   c_coeffs   |     array    |
|c_coeffs_we0           | out |    1|  ap_memory |   c_coeffs   |     array    |
|c_coeffs_d0            | out |   23|  ap_memory |   c_coeffs   |     array    |
|sig_address0           | out |   13|  ap_memory |      sig     |     array    |
|sig_ce0                | out |    1|  ap_memory |      sig     |     array    |
|sig_q0                 |  in |    8|  ap_memory |      sig     |     array    |
|sig_address1           | out |   13|  ap_memory |      sig     |     array    |
|sig_ce1                | out |    1|  ap_memory |      sig     |     array    |
|sig_q1                 |  in |    8|  ap_memory |      sig     |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

