<!DOCTYPE html>
<!--[if lte 8]><html class="pre-ie9" lang="en"><![endif]-->
<!--[if gte IE 9]><!-->
<html lang="en">
  <!--<![endif]-->

  <head>
    <script src="/js/edu_su_common.js"></script>
    <noscript>
      <style>
        html,
        body {
          margin: 0;
          overflow: hidden;
        }
      </style>
      <iframe src="/frame_noscript.html" style="width:100%;height:100vh;border:none;display:block"></iframe>
    </noscript>

    <title>JK Flip Flop Verification - CSU1289 - Shoolini U</title>
    <meta name="description" content="Dive into the logic of JK Flip Flops! Engage with Proteus simulations in our CSU1289 course at Shoolini University.">

    <meta property="og:image" content="/logo.png">
    <meta property="og:type" content="article">

    <meta name="twitter:card" content="summary">
    <meta name="twitter:site" content="@divyamohan1993">
    <meta name="twitter:creator" content="@divyamohan1993">
    <meta name="twitter:image" content="/logo.png">

    <meta charset="UTF-8" />
    <meta name="viewport" content="width=device-width,initial-scale=1" />

    <meta name="author" content="Divya Mohan">
    <meta name="robots" content="index, follow">

    <script src="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.16.4/katex.min.js" integrity="sha512-sHSNLECRJSK+BFs7E8DiFc6pf6n90bLI85Emiw1jhreduZhK3VXgq9l4kAt9eTIHYAcuQBKHL01QKs4/3Xgl8g==" crossorigin="anonymous" referrerpolicy="no-referrer"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.16.4/contrib/auto-render.min.js" integrity="sha512-iWiuBS5nt6r60fCz26Nd0Zqe0nbk1ZTIQbl3Kv7kYsX+yKMUFHzjaH2+AnM6vp2Xs+gNmaBAVWJjSmuPw76Efg==" crossorigin="anonymous" referrerpolicy="no-referrer"></script>
    <script>
      document.addEventListener("DOMContentLoaded", function () {
        renderMathInElement(document.body, {
          // customised options
          // • auto-render specific keys, e.g.:
          delimiters: [
            { left: '$$', right: '$$', display: true },
            { left: '$', right: '$', display: false },
            { left: '\\(', right: '\\)', display: false },
            { left: '\\[', right: '\\]', display: true }
          ],
          // • rendering keys, e.g.:
          throwOnError: false
        });
      });
    </script>
  </head>

  <body>

    <script>header_author("dm");</script>

    <main>
      <article>
        <h2 class="text-center">
          Verification of truth table of JK Flip Flops in Proteus
        </h2>
        <!-- <p class="text-center"><strong>Cloud Computing</strong>: Practical Date: March 14, 2023 | Submission Date: March 28, 2023<br>
          <strong>CyberSecurity</strong>: Practical Date: March 3, 2023 | Submission Date: March 31, 2023<br>
          <strong>Data Science</strong>: Practical Date: March 23, 2023 | Submission Date: April 29, 2023<br>
        </p> -->

        <div class="container mt-4 w-100 w-xl-75">
          <div class="accordion" id="toc">
            <div class="accordion-item">
              <h2 class="accordion-header" id="h1">
                <button class="accordion-button collapsed" type="button" data-bs-toggle="collapse" data-bs-target="#c1" aria-controls="c1" aria-expanded="false">
                  <i class="fas fa-book"></i> <strong>&nbsp;Table of Contents</strong>
                </button>
              </h2>
              <div id="c1" class="accordion-collapse collapse" aria-labelledby="h1" data-bs-parent="#toc">
                <div class="accordion-body">
                  <ol class="list-unstyled p-0 m-0">
                    <li class="p-1"><a href="#intro"><i class="fas fa-chevron-circle-right"></i> Theory</a></li>
                    <li class="p-1"><a href="#procedure"><i class="fas fa-chevron-circle-right"></i> Practical</a></li>
                  </ol>
                </div>
              </div>
            </div>
          </div>
        </div>
        <h3></h3>
      </article>

      <article id="intro">
        <h3>JK Flip Flops: An Essential Building Block in Digital Electronics</h3>
        <p>In the vast landscape of digital electronics, <mark><strong>JK Flip Flops</strong></mark> stand as fundamental components. A JK Flip Flop, named after its inventors Jack Kilby and Jerry Kethley, is a type of <mark><strong>flip flop or latch</strong> that has two inputs: 'J' (set) and 'K' (reset) and two outputs: 'Q' and 'Q'</mark>. The uniqueness of JK Flip Flops lies in their ability to transition between states, making them an invaluable resource in memory storage units and sequential logic circuits.</p>
        <p>The operational behavior of JK Flip Flops is governed by the following Boolean expressions:
        <div class="overflow-auto pt-2">$Q = JQ' + K'Q$</div>
        <div class="overflow-auto pb-2">$Q' = KQ' + J'Q$</div>
        <p>These expressions utilize a combination of AND and OR operations. They represent the essential functionality of JK Flip Flops, wherein the output 'Q' transitions between states depending upon the values of inputs 'J' and 'K'.</p>
        </p>

        <p>JK Flip Flops are renowned for their versatility and their ability to eliminate the indeterminate state in SR Flip Flops. They are capable of maintaining their state (when J=K=0), resetting (when J=0, K=1), setting (when J=1, K=0), and toggling (when J=K=1).</p>

        <p>As digital systems continue to grow in complexity and demand, the necessity for devices such as JK Flip Flops, that can manipulate and store data efficiently, increases. JK Flip Flops find their application in a myriad of complex digital systems like shift registers, counters, and other advanced components of microprocessors and digital signal processors.</p>

        <p>Understanding the functionality of JK Flip Flops, their Boolean expressions, and applications can provide invaluable insights into the world of digital electronics and computer architecture.</p>

        <h4>Mastering the Dynamics of JK Flip Flops</h4>
        <p>JK Flip Flops are composed of <strong><a href="verification-of-logic-gates-in-proteus">logic gates</a></strong> such as AND, OR, and NOT gates, which function in harmony to facilitate the various binary operations of these Flip Flops. A comprehensive understanding of these flip flops is crucial to harness their potential and drive the development of digital systems.</p>

        <p>With a firm grasp of the theory behind JK Flip Flops, we will proceed to put this knowledge into practice. In the upcoming sections, we will learn how to practically verify the truth tables of JK Flip Flops using Proteus software. This powerful platform helps simulate electronic circuits, providing a hands-on experience that enhances your understanding of JK Flip Flops. This practical approach brings to light their pivotal role in digital systems, catering to a range of expertise, from novices to seasoned professionals.</p>
      </article>


      <article id="procedure">
        <h3 class="text-center">Procedure of Doing the Experiment</h3>
      </article>


      <article>
        <h3><strong>JK Flip Flop</strong></h3>
        <h4>Title</h4>
        <p>Implementation of JK Flip Flop Using 3-input and 2-input NAND Gates in Proteus Software</p>
        <h4>Aim</h4>
        <p>To implement and validate the operation of a JK Flip Flop using Proteus software simulation with 3-input NAND (7410) and 2-input NAND (7400) gate ICs.</p>
        <h4>Requirements</h4>
        <p>Proteus software, 7410 3-input NAND gate IC, 7400 2-input NAND gate IC, clock signal generator, Logic State, and Logic Probe tools.</p>
        <h4>Theory</h4>
        <p>A JK Flip Flop is a refined version of an SR Flip Flop that has no invalid states. It operates with a clock signal and has two inputs, J (Set) and K (Reset), and two outputs, Q and Q' (Q bar). When J and K inputs are both 1 and a clock pulse is applied, the JK Flip Flop toggles. The Flip Flop is implemented with a combination of 3-input NAND gates (7410) and 2-input NAND gates (7400). The behavior of the JK Flip Flop can be understood through its truth table.</p>
        <h5>Truth Table of JK Flip Flop</h5>
        <div class="row">
          <div class="col-12 col-lg-6 mx-auto">
            <div class="table-responsive">
              <table class="table table-bordered table-striped">
                <tr>
                  <th>Clock</th>
                  <th>J</th>
                  <th>K</th>
                  <th>Q (Next State)</th>
                  <th>Q' (Next State)</th>
                </tr>
                <tr>
                  <td>0</td>
                  <td>x</td>
                  <td>x</td>
                  <td>Q (Previous State)</td>
                  <td>Q' (Previous State)</td>
                </tr>
                <tr>
                  <td>1</td>
                  <td>0</td>
                  <td>0</td>
                  <td>Q (Previous State)</td>
                  <td>Q' (Previous State)</td>
                </tr>
                <tr>
                  <td>1</td>
                  <td>1</td>
                  <td>0</td>
                  <td>1</td>
                  <td>0</td>
                </tr>
                <tr>
                  <td>1</td>
                  <td>0</td>
                  <td>1</td>
                  <td>0</td>
                  <td>1</td>
                </tr>
                <tr>
                  <td>1</td>
                  <td>1</td>
                  <td>1</td>
                  <td>Q' (Previous State)</td>
                  <td>Q (Previous State)</td>
                </tr>
              </table>
            </div>
          </div>
        </div>

        <h4>Procedure</h4>
        <ol>
          <li>Open Proteus, create a new schematic capture.</li>
          <li>Add the 7410 3-input NAND gate IC, 7400 2-input NAND gate IC, Clock Signal generator, Logic State, and Logic Probe (Big) from the pick device menu to the dashboard.</li>
          <li>Place the NAND gates, Clock Signal generator, Logic State, and Logic Probe tools onto the schematic.</li>
          <li>Connect the components to form a JK Flip Flop: J and K inputs connect to the first and second inputs of the 3-input NAND gates, respectively. The clock signal connects to the third input of both 3-input NAND gates. The outputs of the 3-input NAND gates connect to one input of the 2-input NAND gates. The output of each 2-input NAND gate connects to the second input of the other 2-input NAND gate. The outputs of these 2-input NAND gates are Q and Q'.</li>
          <li>Run the simulation and observe the Q and Q' outputs for all possible input combinations of J, K, and Clock signal.</li>
          <li>Verify the simulation results against the expected truth table of a JK Flip Flop.</li>
        </ol>
        <h4>Result</h4>
        <img src="images/jk_flip_flop.png" alt="Figure: Operation of a JK Flip Flop (will be added soon)" class="img-fluid rounded mx-auto d-block dynamicimg">
        <p>The simulation results match the JK Flip Flop operation, validating its correct functionality.</p>

        <h4>Conclusion</h4>
        <p>The JK Flip Flop has been successfully implemented and its operation verified using Proteus software, confirming its proper operation as a memory device in digital circuits.</p>
      </article>

      <article>
        <h3><strong>Active-Low SR Flip Flop</strong></h3>
        <h4>Title</h4>
        <p>Implementation of Active-Low SR Flip Flop Using NAND Gates with Clock Signal in Proteus Software</p>
        <h4>Aim</h4>
        <p>To implement and validate the operation of an active-low SR Flip Flop with a clock signal using Proteus software simulation with NAND (7400) gate IC.</p>
        <h4>Requirements</h4>
        <p>Proteus software, 7400 NAND gate IC, clock signal generator, Logic State, and Logic Probe tools.</p>
        <h4>Theory</h4>
        <p>An active-low SR (Set-Reset) Flip Flop is a basic memory device to store a single bit of data, where the inputs are active when low. This version of SR Flip Flop uses a clock signal. It consists of two inputs, Set (S) and Reset (R), and two outputs, Q and Q' (Q bar). The Flip Flop operates in such a way that the Q output is the inverse of Q' output. Here, we will use the 7400 IC which contains NAND gates. The behavior of the active-low SR Flip Flop can be understood through its truth table.</p>
        <h5>Truth Table of Active-Low SR Flip Flop</h5>
        <div class="row">
          <div class="col-12 col-lg-6 mx-auto">
            <div class="table-responsive">
              <table class="table table-bordered table-striped">
                <tr>
                  <th>Clock</th>
                  <th>Set (S)</th>
                  <th>Reset (R)</th>
                  <th>Q (Next State)</th>
                  <th>Q' (Next State)</th>
                </tr>
                <tr>
                  <td>0</td>
                  <td>x</td>
                  <td>x</td>
                  <td>Q (Previous State)</td>
                  <td>Q' (Previous State)</td>
                </tr>
                <tr>
                  <td>1</td>
                  <td>1</td>
                  <td>0</td>
                  <td>0</td>
                  <td>1</td>
                </tr>
                <tr>
                  <td>1</td>
                  <td>0</td>
                  <td>1</td>
                  <td>1</td>
                  <td>0</td>
                </tr>
                <tr>
                  <td>1</td>
                  <td>0</td>
                  <td>0</td>
                  <td>Invalid</td>
                  <td>Invalid</td>
                </tr>
              </table>
            </div>
          </div>
        </div>

        <h4>Procedure</h4>
        <ol>
          <li>Open Proteus, create a new schematic capture.</li>
          <li>Add the 7400 NAND gate IC, Clock Signal generator, Logic State, and Logic Probe (Big) from the pick device menu to the dashboard.</li>
          <li>Place the NAND gates, Clock Signal generator, Logic State, and Logic Probe tools onto the schematic.</li>
          <li>Connect the components to form an active-low SR Flip Flop: S and R inputs go to the first input of separate NAND gates (7400), the second input of the NAND gates connect to the Clock Signal, the output of each NAND gate connects to one input of the other two NAND gates, the outputs of these NAND gates are Q and Q'.</li>
          <li>Run the simulation and observe the Q and Q' outputs for all possible input combinations of Set (S), Reset (R), and Clock signal.</li>
          <li>Verify the simulation results against the expected truth table of an active-low SR Flip Flop.</li>
        </ol>
        <h4>Result</h4>
        <img src="images/active_low_sr_flip_flop.png" alt="Operation of an Active-Low SR Flip Flop" class="img-fluid rounded mx-auto d-block dynamicimg">
        <p>The simulation results match the active-low SR Flip Flop operation, validating its correct functionality.</p>

        <h4>Conclusion</h4>
        <p>The Active-Low SR Flip Flop has been successfully implemented and its operation verified using Proteus software, confirming its proper operation as a basic memory device in digital circuits.</p>
      </article>
    </main>

    <script>copyright("all");</script>

    <script>
      let images = document.querySelectorAll(".dynamicimg");

      for (let i = 0; i < images.length; i++) {
        let image = images[i];

        if (window.location.hostname === "dmj.one") {
          image.src = "https://cdn.dmj.one/edu/su/course/csu1289/lab/images/" + image.src.split("/").pop();
        } else {
          image.src = "images/" + image.src.split("/").pop();
        }
      }
    </script>
  </body>

</html>