{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1658357065905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658357065905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 20 17:44:25 2022 " "Processing started: Wed Jul 20 17:44:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658357065905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658357065905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CORE-RISC-V -c CORE-RISC-V " "Command: quartus_map --read_settings_files=on --write_settings_files=off CORE-RISC-V -c CORE-RISC-V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658357065905 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1658357066149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/DATAMEM.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/DATAMEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATAMEM " "Found entity 1: DATAMEM" {  } { { "../rtl/DATAMEM.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/DATAMEM.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658357073052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658357073052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/LSU.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/LSU.v" { { "Info" "ISGN_ENTITY_NAME" "1 LSU " "Found entity 1: LSU" {  } { { "../rtl/LSU.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/LSU.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658357073053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658357073053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/REG_FILE.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/REG_FILE.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_FILE " "Found entity 1: REG_FILE" {  } { { "../rtl/REG_FILE.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/REG_FILE.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658357073054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658357073054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../rtl/ALU.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/ALU.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658357073054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658357073054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/REG_POS.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/REG_POS.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_POS " "Found entity 1: REG_POS" {  } { { "../rtl/REG_POS.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/REG_POS.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658357073054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658357073054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/DEMUX_1_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/DEMUX_1_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEMUX_1_32 " "Found entity 1: DEMUX_1_32" {  } { { "../rtl/DEMUX_1_32.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/DEMUX_1_32.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658357073055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658357073055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/MUX_32_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/MUX_32_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_32_1 " "Found entity 1: MUX_32_1" {  } { { "../rtl/MUX_32_1.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/MUX_32_1.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658357073056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658357073056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/REG_NEG.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/REG_NEG.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_NEG " "Found entity 1: REG_NEG" {  } { { "../rtl/REG_NEG.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/REG_NEG.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658357073056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658357073056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/IMM_GEN.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/IMM_GEN.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMM_GEN " "Found entity 1: IMM_GEN" {  } { { "../rtl/IMM_GEN.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/IMM_GEN.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658357073057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658357073057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/BRU.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/BRU.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRU " "Found entity 1: BRU" {  } { { "../rtl/BRU.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/BRU.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658357073057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658357073057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/MCU.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/MCU.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCU " "Found entity 1: MCU" {  } { { "../rtl/MCU.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/MCU.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658357073058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658357073058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/ACU.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/ACU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ACU " "Found entity 1: ACU" {  } { { "../rtl/ACU.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/ACU.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658357073059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658357073059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/JCU.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/JCU.v" { { "Info" "ISGN_ENTITY_NAME" "1 JCU " "Found entity 1: JCU" {  } { { "../rtl/JCU.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/JCU.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658357073059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658357073059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/MUX_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/MUX_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_2_1 " "Found entity 1: MUX_2_1" {  } { { "../rtl/MUX_2_1.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/MUX_2_1.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658357073060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658357073060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/MUX_4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/MUX_4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_4_1 " "Found entity 1: MUX_4_1" {  } { { "../rtl/MUX_4_1.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/MUX_4_1.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658357073060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658357073060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/CORE.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/CORE.v" { { "Info" "ISGN_ENTITY_NAME" "1 CORE " "Found entity 1: CORE" {  } { { "../rtl/CORE.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/CORE.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658357073061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658357073061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/ADDER.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/ADDER.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "../rtl/ADDER.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/ADDER.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658357073061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658357073061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/RCU.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/RCU.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCU " "Found entity 1: RCU" {  } { { "../rtl/RCU.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/RCU.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658357073062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658357073062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/ENPC.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/ENPC.v" { { "Info" "ISGN_ENTITY_NAME" "1 ENPC " "Found entity 1: ENPC" {  } { { "../rtl/ENPC.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/ENPC.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658357073062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658357073062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/WSIGNAL.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/WSIGNAL.v" { { "Info" "ISGN_ENTITY_NAME" "1 WSIGNAL " "Found entity 1: WSIGNAL" {  } { { "../rtl/WSIGNAL.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/WSIGNAL.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658357073063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658357073063 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DATAMEM " "Elaborating entity \"DATAMEM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1658357073105 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1658357116852 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1658357125812 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658357125812 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15732 " "Implemented 15732 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "49 " "Implemented 49 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1658357126804 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1658357126804 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15651 " "Implemented 15651 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1658357126804 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1658357126804 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1535 " "Peak virtual memory: 1535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658357126833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 20 17:45:26 2022 " "Processing ended: Wed Jul 20 17:45:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658357126833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658357126833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:26 " "Total CPU time (on all processors): 00:01:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658357126833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1658357126833 ""}
