// Seed: 4294396573
module module_0 (
    input  wor   id_0,
    output logic id_1,
    output logic id_2
);
  always @(negedge -1'b0)
    if (-1'b0) begin : LABEL_0
      id_1 <= id_0.id_0 | id_0;
    end
  wire id_4;
  always @(*) id_1 = -1;
  always
    forever begin : LABEL_1
      id_2 = id_4;
    end
  genvar id_5;
  initial id_5[-1] <= id_5;
  wand id_6 = -1;
endmodule
module module_1 #(
    parameter id_5 = 32'd39
) (
    output logic id_0,
    input uwire id_1,
    input uwire id_2,
    input supply0 id_3,
    input wire id_4
    , id_9,
    input tri0 _id_5,
    input wire id_6,
    input tri1 id_7
);
  assign id_9 = id_1;
  logic [1  &&  1 : id_5] id_10 = -1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0
  );
  assign modCall_1.id_6 = 0;
  always @(posedge id_10)
    if (1 & 1)
      if (1) begin : LABEL_0
        id_0 <= 1 !== id_1 !=? id_4 ? -1 : -1;
      end else id_9 <= ~-1;
  wire id_11;
endmodule
