// Seed: 858174340
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign module_1.id_0 = 0;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    output supply0 id_0,
    output tri1 id_1
);
  logic [-1 : 1] id_3;
  ;
  assign id_3 = 1'b0;
  assign id_0 = -1 & id_3;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd13
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  output wire id_4;
  input wire _id_3;
  inout wire id_2;
  output wire id_1;
  wire [1  -  id_3 : -1] id_5;
  module_0 modCall_1 (
      id_5,
      id_4
  );
endmodule
