============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sun Oct 30 21:07:48 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../al_ip/Divder_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(401)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(408)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(415)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(422)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(429)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(436)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(443)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(450)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(457)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(464)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(471)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(478)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(485)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(492)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(499)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(506)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(513)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(520)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(527)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(534)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(541)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(548)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(555)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(562)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(569)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(576)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(583)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(590)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(597)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(604)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(611)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(618)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(625)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(632)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(639)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(646)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(653)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(660)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(667)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(674)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(681)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(688)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(695)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(702)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(709)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(716)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(723)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(730)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(737)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2384)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2433)
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in ../../RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in ../../RTL/image_process.v(210)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in ../../RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in ../../RTL/image_process.v(212)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 208 in ../../RTL/image_process.v(242)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 210 in ../../RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 211 in ../../RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 212 in ../../RTL/image_process.v(245)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(54)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(58)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(64)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(68)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(69)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(75)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(79)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(80)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/image_select.v(54)
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-1007 : analyze verilog file ../../RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Hu_Invariant_moment.v(45)
HDL-5007 WARNING: redeclaration of ANSI port 'X_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(147)
HDL-5007 WARNING: redeclaration of ANSI port 'Y_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(148)
HDL-5007 WARNING: identifier 'ok_flag_n20' is used before its declaration in ../../RTL/Hu_Invariant_moment.v(251)
HDL-5007 WARNING: identifier 'ok_flag_n02' is used before its declaration in ../../RTL/Hu_Invariant_moment.v(253)
HDL-5007 WARNING: identifier 'ok_flag_n11' is used before its declaration in ../../RTL/Hu_Invariant_moment.v(255)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 31 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net figuredata[19] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net figuredata[18] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net figuredata[17] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net figuredata[16] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net figuredata[15] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net figuredata[14] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net figuredata[13] will be merged to another kept net figuredata[12]
SYN-5055 WARNING: The kept net figuredata[12] will be merged to another kept net figuredata[11]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 5962 instances
RUN-0007 : 2322 luts, 2254 seqs, 888 mslices, 315 lslices, 144 pads, 14 brams, 16 dsps
RUN-1001 : There are total 7253 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 4970 nets have 2 pins
RUN-1001 : 1491 nets have [3 - 5] pins
RUN-1001 : 644 nets have [6 - 10] pins
RUN-1001 : 84 nets have [11 - 20] pins
RUN-1001 : 51 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     156     
RUN-1001 :   No   |  No   |  Yes  |    1424     
RUN-1001 :   No   |  Yes  |  No   |     76      
RUN-1001 :   Yes  |  No   |  No   |     32      
RUN-1001 :   Yes  |  No   |  Yes  |     542     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    60   |  35   |    104     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 198
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5960 instances, 2322 luts, 2254 seqs, 1203 slices, 216 macros(1203 instances: 888 mslices 315 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1767 pins
PHY-0007 : Cell area utilization is 24%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 28087, tnet num: 7251, tinst num: 5960, tnode num: 35297, tedge num: 48635.
TMR-2508 : Levelizing timing graph completed, there are 55 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.132219s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (99.4%)

RUN-1004 : used memory is 259 MB, reserved memory is 235 MB, peak memory is 259 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7251 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.274067s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (99.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.82878e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5960.
PHY-3001 : End clustering;  0.000025s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 24%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.2415e+06, overlap = 67.5
PHY-3002 : Step(2): len = 1.06083e+06, overlap = 72.25
PHY-3002 : Step(3): len = 639723, overlap = 75.9688
PHY-3002 : Step(4): len = 534359, overlap = 68.9375
PHY-3002 : Step(5): len = 460887, overlap = 80.2812
PHY-3002 : Step(6): len = 400206, overlap = 90.9062
PHY-3002 : Step(7): len = 368159, overlap = 104.031
PHY-3002 : Step(8): len = 324616, overlap = 115.844
PHY-3002 : Step(9): len = 294518, overlap = 119.062
PHY-3002 : Step(10): len = 268174, overlap = 129.406
PHY-3002 : Step(11): len = 241424, overlap = 144.5
PHY-3002 : Step(12): len = 229582, overlap = 143.25
PHY-3002 : Step(13): len = 211537, overlap = 159.438
PHY-3002 : Step(14): len = 200478, overlap = 176.406
PHY-3002 : Step(15): len = 193415, overlap = 200.469
PHY-3002 : Step(16): len = 183338, overlap = 221.656
PHY-3002 : Step(17): len = 174441, overlap = 242.125
PHY-3002 : Step(18): len = 165763, overlap = 254.375
PHY-3002 : Step(19): len = 161373, overlap = 257
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.44409e-05
PHY-3002 : Step(20): len = 173441, overlap = 246.812
PHY-3002 : Step(21): len = 179983, overlap = 224.469
PHY-3002 : Step(22): len = 183552, overlap = 155.969
PHY-3002 : Step(23): len = 176035, overlap = 146.094
PHY-3002 : Step(24): len = 173852, overlap = 136.812
PHY-3002 : Step(25): len = 173165, overlap = 142.375
PHY-3002 : Step(26): len = 169948, overlap = 134.312
PHY-3002 : Step(27): len = 166053, overlap = 138.031
PHY-3002 : Step(28): len = 161267, overlap = 140.219
PHY-3002 : Step(29): len = 160454, overlap = 149.469
PHY-3002 : Step(30): len = 156419, overlap = 143.312
PHY-3002 : Step(31): len = 154725, overlap = 144.031
PHY-3002 : Step(32): len = 149865, overlap = 142.562
PHY-3002 : Step(33): len = 148280, overlap = 136.25
PHY-3002 : Step(34): len = 146958, overlap = 129.5
PHY-3002 : Step(35): len = 144553, overlap = 132.75
PHY-3002 : Step(36): len = 142854, overlap = 141.25
PHY-3002 : Step(37): len = 140648, overlap = 144.125
PHY-3002 : Step(38): len = 139545, overlap = 138.281
PHY-3002 : Step(39): len = 137331, overlap = 140
PHY-3002 : Step(40): len = 136953, overlap = 141
PHY-3002 : Step(41): len = 135280, overlap = 147.062
PHY-3002 : Step(42): len = 134128, overlap = 147.656
PHY-3002 : Step(43): len = 132254, overlap = 156.938
PHY-3002 : Step(44): len = 130695, overlap = 149.094
PHY-3002 : Step(45): len = 130610, overlap = 143.875
PHY-3002 : Step(46): len = 129986, overlap = 143.219
PHY-3002 : Step(47): len = 126584, overlap = 141
PHY-3002 : Step(48): len = 125293, overlap = 141.938
PHY-3002 : Step(49): len = 124562, overlap = 138.031
PHY-3002 : Step(50): len = 123887, overlap = 134.344
PHY-3002 : Step(51): len = 123852, overlap = 133.312
PHY-3002 : Step(52): len = 122194, overlap = 136.469
PHY-3002 : Step(53): len = 121166, overlap = 135
PHY-3002 : Step(54): len = 120805, overlap = 137.969
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.88818e-05
PHY-3002 : Step(55): len = 121894, overlap = 137.969
PHY-3002 : Step(56): len = 122146, overlap = 137.719
PHY-3002 : Step(57): len = 122542, overlap = 137.969
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.77636e-05
PHY-3002 : Step(58): len = 124762, overlap = 131.719
PHY-3002 : Step(59): len = 125072, overlap = 129.469
PHY-3002 : Step(60): len = 126777, overlap = 129.938
PHY-3002 : Step(61): len = 127194, overlap = 126.188
PHY-3002 : Step(62): len = 127475, overlap = 126.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000115527
PHY-3002 : Step(63): len = 128223, overlap = 124.938
PHY-3002 : Step(64): len = 128388, overlap = 124.719
PHY-3002 : Step(65): len = 130200, overlap = 121.062
PHY-3002 : Step(66): len = 130256, overlap = 121.25
PHY-3002 : Step(67): len = 129897, overlap = 121.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023796s wall, 0.015625s user + 0.062500s system = 0.078125s CPU (328.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 29%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7251 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.138294s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (101.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.43785e-06
PHY-3002 : Step(68): len = 157951, overlap = 176.188
PHY-3002 : Step(69): len = 158285, overlap = 168.219
PHY-3002 : Step(70): len = 153416, overlap = 175.031
PHY-3002 : Step(71): len = 153893, overlap = 170.531
PHY-3002 : Step(72): len = 148749, overlap = 162.406
PHY-3002 : Step(73): len = 148671, overlap = 164.25
PHY-3002 : Step(74): len = 146654, overlap = 164.25
PHY-3002 : Step(75): len = 146426, overlap = 165.781
PHY-3002 : Step(76): len = 145429, overlap = 164.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.87571e-06
PHY-3002 : Step(77): len = 144522, overlap = 164.625
PHY-3002 : Step(78): len = 144501, overlap = 164.469
PHY-3002 : Step(79): len = 144470, overlap = 162.969
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.37514e-05
PHY-3002 : Step(80): len = 145388, overlap = 155.75
PHY-3002 : Step(81): len = 145690, overlap = 155.438
PHY-3002 : Step(82): len = 148132, overlap = 157.969
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.75028e-05
PHY-3002 : Step(83): len = 149059, overlap = 154.406
PHY-3002 : Step(84): len = 149476, overlap = 153.219
PHY-3002 : Step(85): len = 149843, overlap = 151.312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.50057e-05
PHY-3002 : Step(86): len = 156767, overlap = 138.125
PHY-3002 : Step(87): len = 158136, overlap = 133.594
PHY-3002 : Step(88): len = 165218, overlap = 110.906
PHY-3002 : Step(89): len = 166671, overlap = 108.5
PHY-3002 : Step(90): len = 167235, overlap = 101.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000110011
PHY-3002 : Step(91): len = 164058, overlap = 101.438
PHY-3002 : Step(92): len = 163650, overlap = 100.281
PHY-3002 : Step(93): len = 161168, overlap = 99.875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000220023
PHY-3002 : Step(94): len = 163017, overlap = 105.656
PHY-3002 : Step(95): len = 163724, overlap = 105.438
PHY-3002 : Step(96): len = 165650, overlap = 104.938
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000440045
PHY-3002 : Step(97): len = 165955, overlap = 104.531
PHY-3002 : Step(98): len = 166653, overlap = 103.938
PHY-3002 : Step(99): len = 167713, overlap = 101.688
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000880091
PHY-3002 : Step(100): len = 168567, overlap = 96.2812
PHY-3002 : Step(101): len = 169172, overlap = 95.4375
PHY-3002 : Step(102): len = 168885, overlap = 95.7812
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 29%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7251 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.141676s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.56746e-05
PHY-3002 : Step(103): len = 167670, overlap = 271.094
PHY-3002 : Step(104): len = 168168, overlap = 265.875
PHY-3002 : Step(105): len = 168265, overlap = 229.156
PHY-3002 : Step(106): len = 168712, overlap = 220.594
PHY-3002 : Step(107): len = 169552, overlap = 206.625
PHY-3002 : Step(108): len = 167010, overlap = 202.875
PHY-3002 : Step(109): len = 166452, overlap = 197.312
PHY-3002 : Step(110): len = 165519, overlap = 186.719
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.13493e-05
PHY-3002 : Step(111): len = 166014, overlap = 181.375
PHY-3002 : Step(112): len = 166305, overlap = 179.438
PHY-3002 : Step(113): len = 167338, overlap = 175.031
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000182699
PHY-3002 : Step(114): len = 170869, overlap = 158.062
PHY-3002 : Step(115): len = 171929, overlap = 151.094
PHY-3002 : Step(116): len = 174696, overlap = 139.344
PHY-3002 : Step(117): len = 175805, overlap = 136.406
PHY-3002 : Step(118): len = 173278, overlap = 137.781
PHY-3002 : Step(119): len = 172674, overlap = 139.062
PHY-3002 : Step(120): len = 170484, overlap = 137.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000365397
PHY-3002 : Step(121): len = 173753, overlap = 129.406
PHY-3002 : Step(122): len = 175016, overlap = 127.688
PHY-3002 : Step(123): len = 174882, overlap = 125.094
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000718964
PHY-3002 : Step(124): len = 176354, overlap = 119.156
PHY-3002 : Step(125): len = 179003, overlap = 113.625
PHY-3002 : Step(126): len = 180380, overlap = 110
PHY-3002 : Step(127): len = 179903, overlap = 110.625
PHY-3002 : Step(128): len = 179116, overlap = 107.406
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00143793
PHY-3002 : Step(129): len = 179764, overlap = 107.281
PHY-3002 : Step(130): len = 179876, overlap = 107.906
PHY-3002 : Step(131): len = 180225, overlap = 106.625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00287586
PHY-3002 : Step(132): len = 180330, overlap = 106.625
PHY-3002 : Step(133): len = 180637, overlap = 104.906
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 28087, tnet num: 7251, tinst num: 5960, tnode num: 35297, tedge num: 48635.
TMR-2508 : Levelizing timing graph completed, there are 55 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.202942s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (100.0%)

RUN-1004 : used memory is 255 MB, reserved memory is 232 MB, peak memory is 269 MB
OPT-1001 : Total overflow 349.19 peak overflow 5.25
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7253.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 205256, over cnt = 876(2%), over = 3259, worst = 23
PHY-1001 : End global iterations;  0.422010s wall, 0.593750s user + 0.093750s system = 0.687500s CPU (162.9%)

PHY-1001 : Congestion index: top1 = 49.96, top5 = 38.07, top10 = 31.70, top15 = 27.71.
PHY-1001 : End incremental global routing;  0.522958s wall, 0.687500s user + 0.093750s system = 0.781250s CPU (149.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7251 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.228300s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (102.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.891649s wall, 1.062500s user + 0.093750s system = 1.156250s CPU (129.7%)

OPT-1001 : Current memory(MB): used = 295, reserve = 272, peak = 295.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5331/7253.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 205256, over cnt = 876(2%), over = 3259, worst = 23
PHY-1002 : len = 222912, over cnt = 562(1%), over = 1475, worst = 23
PHY-1002 : len = 236360, over cnt = 178(0%), over = 298, worst = 12
PHY-1002 : len = 239208, over cnt = 93(0%), over = 118, worst = 4
PHY-1002 : len = 240632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.508177s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (110.7%)

PHY-1001 : Congestion index: top1 = 43.73, top5 = 35.08, top10 = 30.76, top15 = 27.73.
OPT-1001 : End congestion update;  0.604607s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (108.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7251 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.136989s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (102.7%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.741737s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (107.4%)

OPT-1001 : Current memory(MB): used = 299, reserve = 276, peak = 299.
OPT-1001 : End physical optimization;  2.891395s wall, 3.109375s user + 0.125000s system = 3.234375s CPU (111.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2322 LUT to BLE ...
SYN-4008 : Packed 2322 LUT and 1257 SEQ to BLE.
SYN-4003 : Packing 997 remaining SEQ's ...
SYN-4005 : Packed 586 SEQ with LUT/SLICE
SYN-4006 : 658 single LUT's are left
SYN-4006 : 411 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2733/5551 primitive instances ...
PHY-3001 : End packing;  0.283219s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (104.8%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 2927 instances
RUN-1001 : 1372 mslices, 1372 lslices, 144 pads, 14 brams, 16 dsps
RUN-1001 : There are total 6064 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 3758 nets have 2 pins
RUN-1001 : 1500 nets have [3 - 5] pins
RUN-1001 : 661 nets have [6 - 10] pins
RUN-1001 : 83 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : design contains 2925 instances, 2744 slices, 216 macros(1203 instances: 888 mslices 315 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1004 pins
PHY-3001 : Cell area utilization is 34%
PHY-3001 : After packing: Len = 182305, Over = 167.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24069, tnet num: 6062, tinst num: 2925, tnode num: 29287, tedge num: 44021.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.266835s wall, 1.234375s user + 0.031250s system = 1.265625s CPU (99.9%)

RUN-1004 : used memory is 303 MB, reserved memory is 282 MB, peak memory is 303 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6062 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.396996s wall, 1.375000s user + 0.031250s system = 1.406250s CPU (100.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.28023e-05
PHY-3002 : Step(134): len = 177493, overlap = 168.5
PHY-3002 : Step(135): len = 175545, overlap = 171
PHY-3002 : Step(136): len = 170730, overlap = 172.25
PHY-3002 : Step(137): len = 167499, overlap = 182.5
PHY-3002 : Step(138): len = 166833, overlap = 184
PHY-3002 : Step(139): len = 165438, overlap = 188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.56047e-05
PHY-3002 : Step(140): len = 166612, overlap = 182.75
PHY-3002 : Step(141): len = 167607, overlap = 182.25
PHY-3002 : Step(142): len = 170010, overlap = 167.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.12094e-05
PHY-3002 : Step(143): len = 173247, overlap = 153
PHY-3002 : Step(144): len = 174784, overlap = 148.5
PHY-3002 : Step(145): len = 179554, overlap = 134
PHY-3002 : Step(146): len = 179609, overlap = 132.25
PHY-3002 : Step(147): len = 179754, overlap = 132
PHY-3002 : Step(148): len = 179210, overlap = 132.5
PHY-3002 : Step(149): len = 178391, overlap = 123.75
PHY-3002 : Step(150): len = 178365, overlap = 123.25
PHY-3002 : Step(151): len = 177949, overlap = 122.25
PHY-3002 : Step(152): len = 177820, overlap = 121.25
PHY-3002 : Step(153): len = 177003, overlap = 126.5
PHY-3002 : Step(154): len = 176593, overlap = 131
PHY-3002 : Step(155): len = 176140, overlap = 133.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000182419
PHY-3002 : Step(156): len = 178730, overlap = 126.5
PHY-3002 : Step(157): len = 180147, overlap = 128.25
PHY-3002 : Step(158): len = 181444, overlap = 127.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000364837
PHY-3002 : Step(159): len = 182216, overlap = 120.5
PHY-3002 : Step(160): len = 182738, overlap = 119.25
PHY-3002 : Step(161): len = 184990, overlap = 106.25
PHY-3002 : Step(162): len = 186016, overlap = 103.5
PHY-3002 : Step(163): len = 186380, overlap = 102
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.365961s wall, 0.250000s user + 0.625000s system = 0.875000s CPU (239.1%)

PHY-3001 : Trial Legalized: Len = 221718
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6062 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.118408s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (105.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000315419
PHY-3002 : Step(164): len = 207667, overlap = 17
PHY-3002 : Step(165): len = 200052, overlap = 33.25
PHY-3002 : Step(166): len = 196565, overlap = 43.75
PHY-3002 : Step(167): len = 195198, overlap = 48.25
PHY-3002 : Step(168): len = 193257, overlap = 55.5
PHY-3002 : Step(169): len = 192495, overlap = 58.5
PHY-3002 : Step(170): len = 192017, overlap = 59.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000630838
PHY-3002 : Step(171): len = 192763, overlap = 57.75
PHY-3002 : Step(172): len = 193158, overlap = 59.25
PHY-3002 : Step(173): len = 193457, overlap = 59.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00126168
PHY-3002 : Step(174): len = 193557, overlap = 59
PHY-3002 : Step(175): len = 193647, overlap = 58.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008324s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 205185, Over = 0
PHY-3001 : Spreading special nets. 37 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.019999s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (156.3%)

PHY-3001 : 50 instances has been re-located, deltaX = 8, deltaY = 25, maxDist = 2.
PHY-3001 : Final: Len = 205884, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24069, tnet num: 6062, tinst num: 2925, tnode num: 29287, tedge num: 44021.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.312232s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (100.0%)

RUN-1004 : used memory is 295 MB, reserved memory is 274 MB, peak memory is 307 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 142/6064.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 248032, over cnt = 613(1%), over = 980, worst = 6
PHY-1002 : len = 251456, over cnt = 332(0%), over = 469, worst = 6
PHY-1002 : len = 255352, over cnt = 98(0%), over = 135, worst = 6
PHY-1002 : len = 256760, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 256840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.780872s wall, 1.046875s user + 0.093750s system = 1.140625s CPU (146.1%)

PHY-1001 : Congestion index: top1 = 36.83, top5 = 30.31, top10 = 27.10, top15 = 25.02.
PHY-1001 : End incremental global routing;  0.918445s wall, 1.171875s user + 0.093750s system = 1.265625s CPU (137.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6062 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.160250s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (107.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.194739s wall, 1.453125s user + 0.093750s system = 1.546875s CPU (129.5%)

OPT-1001 : Current memory(MB): used = 304, reserve = 284, peak = 307.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5217/6064.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 256840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.048905s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (95.8%)

PHY-1001 : Congestion index: top1 = 36.83, top5 = 30.31, top10 = 27.10, top15 = 25.02.
OPT-1001 : End congestion update;  0.153603s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (101.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6062 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.121429s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (102.9%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.275148s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (102.2%)

OPT-1001 : Current memory(MB): used = 307, reserve = 286, peak = 307.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6062 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.116776s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (93.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5217/6064.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 256840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028054s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.4%)

PHY-1001 : Congestion index: top1 = 36.83, top5 = 30.31, top10 = 27.10, top15 = 25.02.
PHY-1001 : End incremental global routing;  0.133060s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (105.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6062 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.151197s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (93.0%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5217/6064.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 256840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028611s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.2%)

PHY-1001 : Congestion index: top1 = 36.83, top5 = 30.31, top10 = 27.10, top15 = 25.02.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6062 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.119633s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (104.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 36.379310
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.488128s wall, 3.984375s user + 0.109375s system = 4.093750s CPU (117.4%)

RUN-1003 : finish command "place" in  16.918519s wall, 27.468750s user + 7.515625s system = 34.984375s CPU (206.8%)

RUN-1004 : used memory is 282 MB, reserved memory is 260 MB, peak memory is 307 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2927 instances
RUN-1001 : 1372 mslices, 1372 lslices, 144 pads, 14 brams, 16 dsps
RUN-1001 : There are total 6064 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 3758 nets have 2 pins
RUN-1001 : 1500 nets have [3 - 5] pins
RUN-1001 : 661 nets have [6 - 10] pins
RUN-1001 : 83 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24069, tnet num: 6062, tinst num: 2925, tnode num: 29287, tedge num: 44021.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.263619s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (100.2%)

RUN-1004 : used memory is 298 MB, reserved memory is 277 MB, peak memory is 333 MB
PHY-1001 : 1372 mslices, 1372 lslices, 144 pads, 14 brams, 16 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6062 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 245728, over cnt = 620(1%), over = 973, worst = 6
PHY-1002 : len = 248880, over cnt = 364(1%), over = 518, worst = 6
PHY-1002 : len = 252720, over cnt = 142(0%), over = 196, worst = 5
PHY-1002 : len = 254856, over cnt = 10(0%), over = 14, worst = 3
PHY-1002 : len = 255000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.808930s wall, 1.125000s user + 0.156250s system = 1.281250s CPU (158.4%)

PHY-1001 : Congestion index: top1 = 36.51, top5 = 30.21, top10 = 27.01, top15 = 24.91.
PHY-1001 : End global routing;  0.934771s wall, 1.250000s user + 0.156250s system = 1.406250s CPU (150.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 336, reserve = 316, peak = 338.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 590, reserve = 573, peak = 590.
PHY-1001 : End build detailed router design. 3.899028s wall, 3.859375s user + 0.031250s system = 3.890625s CPU (99.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 78136, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.479695s wall, 4.453125s user + 0.015625s system = 4.468750s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 623, reserve = 607, peak = 623.
PHY-1001 : End phase 1; 4.485838s wall, 4.468750s user + 0.015625s system = 4.484375s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Patch 2693 net; 3.235551s wall, 3.203125s user + 0.015625s system = 3.218750s CPU (99.5%)

PHY-1022 : len = 635472, over cnt = 241(0%), over = 241, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 628, reserve = 611, peak = 628.
PHY-1001 : End initial routed; 7.284363s wall, 11.062500s user + 0.109375s system = 11.171875s CPU (153.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5004(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.584407s wall, 1.578125s user + 0.000000s system = 1.578125s CPU (99.6%)

PHY-1001 : Current memory(MB): used = 635, reserve = 619, peak = 635.
PHY-1001 : End phase 2; 8.868840s wall, 12.640625s user + 0.109375s system = 12.750000s CPU (143.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 635472, over cnt = 241(0%), over = 241, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.021097s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 633440, over cnt = 52(0%), over = 52, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.217125s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (129.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 633768, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.072994s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (85.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 633904, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.053591s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (87.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5004(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.571613s wall, 1.578125s user + 0.000000s system = 1.578125s CPU (100.4%)

PHY-1001 : Commit to database.....
PHY-1001 : 75 feed throughs used by 53 nets
PHY-1001 : End commit to database; 0.661019s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (99.3%)

PHY-1001 : Current memory(MB): used = 667, reserve = 652, peak = 667.
PHY-1001 : End phase 3; 2.774414s wall, 2.843750s user + 0.000000s system = 2.843750s CPU (102.5%)

PHY-1003 : Routed, final wirelength = 633904
PHY-1001 : Current memory(MB): used = 668, reserve = 653, peak = 668.
PHY-1001 : End export database. 0.021913s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (142.6%)

PHY-1001 : End detail routing;  20.319243s wall, 24.125000s user + 0.156250s system = 24.281250s CPU (119.5%)

RUN-1003 : finish command "route" in  22.762677s wall, 26.859375s user + 0.312500s system = 27.171875s CPU (119.4%)

RUN-1004 : used memory is 668 MB, reserved memory is 653 MB, peak memory is 668 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     4835   out of  19600   24.67%
#reg                     2259   out of  19600   11.53%
#le                      5245
  #lut only              2986   out of   5245   56.93%
  #reg only               410   out of   5245    7.82%
  #lut&reg               1849   out of   5245   35.25%
#dsp                       16   out of     29   55.17%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                                             Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                                  1007
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                                               183
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                                               43
#4        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/reg3_syn_32.q0                                                       24
#5        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                                               22
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/add2_syn_56.q1                                                       18
#7        u_image_process/wrreq                                      GCLK               lslice             u_image_process/u_Erosion_Detector/u_three_martix_3/u_fifo_1/full_flag_syn_7.f0    10
#8        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_Median_Gray_2/u_three_martix/reg14_syn_61.f0                     10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                                   7
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                                               0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                                               0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5245   |3632    |1203    |2259    |14      |16      |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |661    |453     |108     |389     |2       |0       |
|    command1                          |command                                    |45     |45      |0       |35      |0       |0       |
|    control1                          |control_interface                          |103    |70      |24      |57      |0       |0       |
|    data_path1                        |sdr_data_path                              |14     |14      |0       |2       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |127    |64      |18      |100     |1       |0       |
|      dcfifo_component                |softfifo                                   |127    |64      |18      |100     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |41     |22      |0       |41      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |31     |20      |0       |31      |0       |0       |
|    sdram1                            |sdram                                      |2      |2       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |123    |72      |18      |94      |1       |0       |
|      dcfifo_component                |softfifo                                   |123    |72      |18      |94      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |37     |18      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |29     |23      |0       |29      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |151    |83      |64      |39      |0       |0       |
|  u_camera_init                       |camera_init                                |547    |536     |9       |82      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |153    |153     |0       |43      |0       |0       |
|  u_camera_reader                     |camera_reader                              |93     |61      |17      |54      |0       |0       |
|  u_image_process                     |image_process                              |3482   |2260    |933     |1583    |12      |16      |
|    u_Dilation_Detector               |Dilation_Detector                          |176    |118     |45      |79      |2       |0       |
|      u_three_martix_4                |three_martix                               |162    |111     |45      |65      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |166    |109     |45      |83      |2       |0       |
|      u_three_martix_3                |three_martix                               |159    |105     |45      |76      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Hu_Invariant_moment             |Hu_Invariant_moment                        |903    |649     |202     |488     |0       |12      |
|      u_Divider_1                     |Divider                                    |167    |97      |32      |96      |0       |0       |
|      u_Divider_2                     |Divider                                    |106    |64      |32      |36      |0       |0       |
|    u_Median_Gray                     |Median_Gray                                |168    |118     |45      |63      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |6      |2       |0       |6       |0       |0       |
|      u_three_martix                  |three_martix                               |162    |116     |45      |57      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |733    |432     |235     |269     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |496    |306     |190     |131     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |34      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |34      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |91     |61      |30      |27      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |51     |31      |20      |9       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |10      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |11      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |6       |0       |0       |
|      u_three_martix                  |three_martix                               |237    |126     |45      |138     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |723    |430     |235     |259     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |503    |313     |190     |130     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |91     |61      |30      |29      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |89     |59      |30      |32      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |28      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |69     |39      |30      |17      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |220    |117     |45      |129     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |74     |59      |14      |47      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |365    |205     |92      |180     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |147    |99      |47      |52      |0       |0       |
|      u_three_martix_2                |three_martix                               |218    |106     |45      |128     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |164    |128     |36      |63      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_vga_display                       |vga_display                                |90     |66      |24      |35      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3689  
    #2          2       867   
    #3          3       351   
    #4          4       234   
    #5        5-10      681   
    #6        11-50      91   
    #7       51-100      13   
    #8       101-500     4    
    #9        >500       1    
  Average     2.78            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2925
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6064, pip num: 52983
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 75
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2338 valid insts, and 161105 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  4.552878s wall, 50.328125s user + 0.343750s system = 50.671875s CPU (1113.0%)

RUN-1004 : used memory is 639 MB, reserved memory is 630 MB, peak memory is 847 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221030_210748.log"
