|--------------------------------------------------------------|
|- ispLEVER Classic 2.1.00.02.49.20 Fitter Report File        -|
|- Copyright(C), 1992-2012, Lattice Semiconductor Corporation -|
|- All Rights Reserved.                                       -|
|--------------------------------------------------------------|




The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

Project_Summary
~~~~~~~~~~~~~~~
Project Name         :  lab6
Project Path         :  D:\isp\lab6_debug
Project Fitted on    :  Thu Jun 01 10:07:24 2023

Device               :  M4256_64
Package              :  100
GLB Input Mux Size   :  33
Available Blocks     :  16
Speed                :  -7.5
Part Number          :  LC4256V-75T100I
Source Format        :  ABEL_Schematic


// Project 'lab6' Fit Successfully! //


Compilation_Times
~~~~~~~~~~~~~~~~~
Prefit Time                     0 secs
Load Design Time                0.05 secs
Partition Time                  0.03 secs
Place Time                      0.00 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


Design_Summary
~~~~~~~~~~~~~~
Total Input Pins                12
Total Logic Functions           61
  Total Output Pins             22
  Total Bidir I/O Pins          0
  Total Buried Nodes            39
Total Flip-Flops                27
  Total D Flip-Flops            27
  Total T Flip-Flops            0
  Total Latches                 0
Total Product Terms             440

Total Reserved Pins             0
Total Locked Pins               28
Total Locked Nodes              0

Total Unique Output Enables     0
Total Unique Clocks             6
Total Unique Clock Enables      0
Total Unique Resets             1
Total Unique Presets            2

Fmax Logic Levels               1


Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
Dedicated Pins
  Clock/Input Pins                  4        2      2    -->    50
  Input-Only Pins                   6        1      5    -->    16
  I/O / Enable Pins                 2        2      0    -->   100
I/O Pins                           62       29     33    -->    46
Logic Functions                   256       61    195    -->    23
  Input Registers                  64        0     64    -->     0

GLB Inputs                        576      155    421    -->    26
Logical Product Terms            1280      417    863    -->    32
Occupied GLBs                      16       16      0    -->   100
Macrocells                        256       61    195    -->    23

Control Product Terms:
  GLB Clock/Clock Enables          16        3     13    -->    18
  GLB Reset/Presets                16        0     16    -->     0
  Macrocell Clocks                256        4    252    -->     1
  Macrocell Clock Enables         256        0    256    -->     0
  Macrocell Enables               256        0    256    -->     0
  Macrocell Resets                256        2    254    -->     0
  Macrocell Presets               256        3    253    -->     1

Global Routing Pool               324       56    268    -->    17
  GRP from IFB                     ..        9     ..    -->    ..
    (from input signals)           ..        9     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..       47     ..    -->    ..
----------------------------------------------------------------------

<Note> 1 : The available PT is the product term that has not been used.
<Note> 2 : IFB is I/O feedback.
<Note> 3 : MFB is macrocell feedback.



GLB_Resource_Summary
~~~~~~~~~~~~~~~~~~~~
                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
-------------------------------------------------------------------------------------------
  GLB    A      8     1     9      3/4      0    8      0              8       10        8
  GLB    B      0     4     4      0/4      0    5      0             11       12        5
  GLB    C      9     0     9      1/4      0    2      9              5       64       13
  GLB    D      1     6     7      2/4      0    3      0             13        9        3
-------------------------------------------------------------------------------------------
  GLB    E      2     6     8      1/4      0    2      0             14       10        3
  GLB    F      8     0     8      0/4      0    1      0             15       12        3
  GLB    G      8     0     8      0/4      0    1      0             15       16        4
  GLB    H      8     0     8      0/4      0    1      8              7       59       12
-------------------------------------------------------------------------------------------
  GLB    I     12     3    15      1/4      0    7      0              9       16        7
  GLB    J     13     0    13      2/4      0    3      0             13       16        5
  GLB    K     12     2    14      3/4      0    4      0             12       25        7
  GLB    L      8     4    12      3/4      0    4      3              9       40        9
-------------------------------------------------------------------------------------------
  GLB    M      0     4     4      3/4      0    3      0             13       10        3
  GLB    N      9     2    11      3/4      0    4      6              6       51       12
  GLB    O      8     9    17      4/4      0   12      0              4       20       12
  GLB    P      8     0     8      3/4      0    1      6              9       47       10
-------------------------------------------------------------------------------------------
TOTALS:       114    41   155     29/64     0   61     32            163      417      116

<Note> 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
<Note> 2 : Four rightmost columns above reflect last status of the placement process.



GLB_Control_Summary
~~~~~~~~~~~~~~~~~~~
           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
  GLB    A   1      0         0      0      0      1      1
  GLB    B   0      0         0      0      0      0      0
  GLB    C   0      0         0      0      0      0      0
  GLB    D   0      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    E   0      0         0      0      0      0      0
  GLB    F   0      0         0      0      0      0      0
  GLB    G   0      0         0      0      0      0      0
  GLB    H   0      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    I   1      0         0      0      0      0      0
  GLB    J   0      0         0      0      0      0      0
  GLB    K   0      0         0      0      0      0      0
  GLB    L   0      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    M   0      0         0      0      0      0      0
  GLB    N   0      0         0      0      0      0      0
  GLB    O   1      0         4      0      0      1      2
  GLB    P   0      0         0      0      0      0      0
------------------------------------------------------------------------------

<Note> 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.



Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@Usercode                              3AA2 (HEX)
@IO_Types                              Default = LVCMOS33 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_UP (2)
@Fast_Bypass                           Default = None (2)
@ORP_Bypass                            Default = None
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.



Pinout_Listing
~~~~~~~~~~~~~~
      | Pin   | Bank |GLB |Assigned|                 | Signal|
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name
--------------------------------------------------------------------------
1     | GND   |   -  |    |        |                 |       |
2     | TDI   |   -  |    |        |                 |       |
3     |  I_O  |   0  |C12 |        |                 |       |
4     |  I_O  |   0  |C10 |        |                 |       |
5     |  I_O  |   0  |C6  |        |LVCMOS33         | Output|LED6
6     |  I_O  |   0  |C2  |        |                 |       |
7     |GNDIO0 |   -  |    |        |                 |       |
8     |  I_O  |   0  |D12 |        |                 |       |
9     |  I_O  |   0  |D10 |        |                 |       |
10    |  I_O  |   0  |D6  |        |LVCMOS33         | Output|LED3
11    |  I_O  |   0  |D4  |        |LVCMOS33         | Output|LED1
12    | IN0   |   0  |    |        |                 |       |
13    |VCCIO0 |   -  |    |        |                 |       |
14    |  I_O  |   0  |E4  |        |LVCMOS33         | Output|LED2
15    |  I_O  |   0  |E6  |        |                 |       |
16    |  I_O  |   0  |E10 |        |                 |       |
17    |  I_O  |   0  |E12 |        |                 |       |
18    |GNDIO0 |   -  |    |        |                 |       |
19    |  I_O  |   0  |F2  |        |                 |       |
20    |  I_O  |   0  |F6  |        |                 |       |
21    |  I_O  |   0  |F10 |        |                 |       |
22    |  I_O  |   0  |F12 |        |                 |       |
23    | IN1   |   0  |    |        |                 |       |
24    | TCK   |   -  |    |        |                 |       |
25    | VCC   |   -  |    |        |                 |       |
26    | GND   |   -  |    |        |                 |       |
27    | IN2   |   0  |    |        |                 |       |
28    |  I_O  |   0  |G12 |        |                 |       |
29    |  I_O  |   0  |G10 |        |                 |       |
30    |  I_O  |   0  |G6  |        |                 |       |
31    |  I_O  |   0  |G2  |        |                 |       |
32    |GNDIO0 |   -  |    |        |                 |       |
33    |VCCIO0 |   -  |    |        |                 |       |
34    |  I_O  |   0  |H12 |        |                 |       |
35    |  I_O  |   0  |H10 |        |                 |       |
36    |  I_O  |   0  |H6  |        |                 |       |
37    |  I_O  |   0  |H2  |        |                 |       |
38    |INCLK1 |   0  |    |        |                 |       |
39    |INCLK2 |   1  |    |    *   |LVCMOS33         | Input |CLK1
40    | VCC   |   -  |    |        |                 |       |
41    |  I_O  |   1  |I2  |        |LVCMOS33         | Output|LED4
42    |  I_O  |   1  |I6  |        |                 |       |
43    |  I_O  |   1  |I10 |        |                 |       |
44    |  I_O  |   1  |I12 |        |                 |       |
45    |VCCIO1 |   -  |    |        |                 |       |
46    |GNDIO1 |   -  |    |        |                 |       |
47    |  I_O  |   1  |J2  |        |                 |       |
48    |  I_O  |   1  |J6  |    *   |LVCMOS33         | Input |KEY2
49    |  I_O  |   1  |J10 |    *   |LVCMOS33         | Input |KEY1
50    |  I_O  |   1  |J12 |        |                 |       |
51    | GND   |   -  |    |        |                 |       |
52    | TMS   |   -  |    |        |                 |       |
53    |  I_O  |   1  |K12 |        |                 |       |
54    |  I_O  |   1  |K10 |    *   |LVCMOS33         | Output|LEDVCC4
55    |  I_O  |   1  |K6  |    *   |LVCMOS33         | Output|LEDVCC3
56    |  I_O  |   1  |K2  |    *   |LVCMOS33         | Output|B
57    |GNDIO1 |   -  |    |        |                 |       |
58    |  I_O  |   1  |L12 |    *   |LVCMOS33         | Output|G
59    |  I_O  |   1  |L10 |        |                 |       |
60    |  I_O  |   1  |L6  |    *   |LVCMOS33         | Output|F
61    |  I_O  |   1  |L4  |    *   |LVCMOS33         | Output|A
62    | IN3   |   1  |    |        |                 |       |
63    |VCCIO1 |   -  |    |        |                 |       |
64    |  I_O  |   1  |M4  |    *   |LVCMOS33         | Output|D
65    |  I_O  |   1  |M6  |    *   |LVCMOS33         | Output|E
66    |  I_O  |   1  |M10 |    *   |LVCMOS33         | Output|C
67    |  I_O  |   1  |M12 |        |                 |       |
68    |GNDIO1 |   -  |    |        |                 |       |
69    |  I_O  |   1  |N2  |    *   |LVCMOS33         | Output|point
70    |  I_O  |   1  |N6  |        |LVCMOS33         | Output|LED5
71    |  I_O  |   1  |N10 |        |                 |       |
72    |  I_O  |   1  |N12 |    *   |LVCMOS33         | Output|LEDVCC1
73    | IN4   |   1  |    |        |                 |       |
74    | TDO   |   -  |    |        |                 |       |
75    | VCC   |   -  |    |        |                 |       |
76    | GND   |   -  |    |        |                 |       |
77    | IN5   |   1  |    |    *   |LVCMOS33         | Input |AD7
78    |  I_O  |   1  |O12 |    *   |LVCMOS33         | Output|LEDVCC2
79    |  I_O  |   1  |O10 |    *   |LVCMOS33         | Output|CLOCK
80    |  I_O  |   1  |O6  |    *   |LVCMOS33         | Output|OUT_B
81    |  I_O  |   1  |O2  |    *   |LVCMOS33         | Output|OUT_A
82    |GNDIO1 |   -  |    |        |                 |       |
83    |VCCIO1 |   -  |    |        |                 |       |
84    |  I_O  |   1  |P12 |    *   |LVCMOS33         | Input |AD0
85    |  I_O  |   1  |P10 |    *   |LVCMOS33         | Input |AD1
86    |  I_O  |   1  |P6  |    *   |LVCMOS33         | Input |AD2
87    | I_O/OE|   1  |P2  |    *   |LVCMOS33         | Input |AD3
88    |INCLK3 |   1  |    |    *   |LVCMOS33         | Input |CLK
89    |INCLK0 |   0  |    |        |                 |       |
90    | VCC   |   -  |    |        |                 |       |
91    | I_O/OE|   0  |A2  |    *   |LVCMOS33         | Input |AD4
92    |  I_O  |   0  |A6  |    *   |LVCMOS33         | Input |AD5
93    |  I_O  |   0  |A10 |    *   |LVCMOS33         | Input |AD6
94    |  I_O  |   0  |A12 |    *   |LVCMOS33         | Output|START
95    |VCCIO0 |   -  |    |        |                 |       |
96    |GNDIO0 |   -  |    |        |                 |       |
97    |  I_O  |   0  |B2  |        |                 |       |
98    |  I_O  |   0  |B6  |        |                 |       |
99    |  I_O  |   0  |B10 |        |                 |       |
100   |  I_O  |   0  |B12 |        |                 |       |
--------------------------------------------------------------------------

<Note> GLB Pad : This notation refers to the GLB I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                Input
         Pin    Fanout
 Pin GLB Type                       Pullup Signal
-------------------------------------------------
  84   P  I/O   1  A---------------      Up AD0
  85   P  I/O   1  A---------------      Up AD1
  86   P  I/O   1  --------------O-      Up AD2
  87   P  I/O   1  A---------------      Up AD3
  91   A  I/O   1  A---------------      Up AD4
  92   A  I/O   1  A---------------      Up AD5
  93   A  I/O   1  --------------O-      Up AD6
  77  --  IN       ----------------      Up AD7
  88  -- INCLK     ----------------      Up CLK
  39  -- INCLK     ----------------      Up CLK1
  49   J  I/O   1  --------------O-      Up KEY1
  48   J  I/O   1  --------------O-      Up KEY2
-------------------------------------------------



Output_Signal_List
~~~~~~~~~~~~~~~~~~
          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
--------------------------------------------------------------------------------
  61   L  4  -   4  1 COM                   ----------------  Fast     Up A
  56   K  4  -   4  1 COM                   ----------------  Fast     Up B
  66   M  4  -   3  1 COM                   ----------------  Fast     Up C
  79   O  2  1   2  1 DFF    * R         2  A-------------O-  Fast     Up CLOCK
  64   M  4  -   4  1 COM                   ----------------  Fast     Up D
  65   M  4  -   3  1 COM                   ----------------  Fast     Up E
  60   L  4  -   4  1 COM                   ----------------  Fast     Up F
  58   L  4  -   2  1 COM                   ----------------  Fast     Up G
  11   D  6  -   3  1 COM                1  --------I-------  Fast     Up LED1
  14   E  6  -   4  1 COM                1  -------------N--  Fast     Up LED2
  10   D  5  -   2  1 COM                1  --C-------------  Fast     Up LED3
  41   I  1  -   1  1 COM                   ----------------  Fast     Up LED4
  70   N  1  -   1  1 COM                   ----------------  Fast     Up LED5
   5   C  1  -   1  1 COM                   ----------------  Fast     Up LED6
  72   N  2  -   1  1 COM                   ----------------  Fast     Up LEDVCC1
  78   O  2  -   1  1 COM                   ----------------  Fast     Up LEDVCC2
  55   K  2  -   1  1 COM                   ----------------  Fast     Up LEDVCC3
  54   K  2  -   1  1 COM                   ----------------  Fast     Up LEDVCC4
  81   O  7  1   3  1 DFF  *   S         2  --------I-----O-  Fast     Up OUT_A
  80   O  8  1   4  1 DFF  *   S         2  --------I-----O-  Fast     Up OUT_B
  94   A  3  1   3  1 DFF  *   R         1  A---------------  Fast     Up START
  69   N  2  -   1  1 COM                   ----------------  Fast     Up point
--------------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Buried_Signal_List
~~~~~~~~~~~~~~~~~~
        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P                     Signal
---------------------------------------------------------------
11   B  1  1   1  1 DFF      R       1  -B--------------  C0_q0
 5   B  4  1   3  1 DFF      R       1  -B--------------  C0_q1
 3   B  3  1   3  1 DFF      R       1  -B--------------  C0_q2
 1   B  4  1   4  1 DFF      R       1  -B--------------  C0_q3
 1   I  6  -   4  1 COM              3  ----------KLM---  N0_Z0
 0   I  6  -   4  1 COM              3  ----------KLM---  N0_Z1
10   J  5  -   3  1 COM              3  ----------KLM---  N0_Z2
 3   I  5  -   3  1 COM              3  ----------KLM---  N0_Z3
12   O  2  1   1  1 DFF      R       1  --------------O-  N_10
 4   F  8  -  12  3 COM              1  --------I-------  N_22
 3   E  8  -   6  2 COM              1  --------I-------  N_23
 2   D  7  -   4  1 COM              1  ---------J------  N_25
 2   J  0  -   0  1 COM              1  --------I-------  N_27
 7   B  4  1   1  1 DFF      R       1  --------------O-  N_4
 9   I  1  1   1  1 DFF      R       1  --------I-------  N_40
 1   A  1  1   1  1 DFF    * R       2  A-------------O-  N_43
 2   A  2  -   1  1 DFF      R       11 --CDEFGH-JKL-N-P  N_44
 3   O  2  -   2  1 DFF      R       11 --CDEFGH-JKL-N-P  N_45
 3   A  2  -   1  1 DFF      R       11 --CDEFGH-JKL-N-P  N_46
 5   A  2  -   1  1 DFF      R       11 --CDEFGH-JKL-N-P  N_47
 7   A  2  -   1  1 DFF      R       11 --CDEFGH-JKL-N-P  N_48
 4   O  2  -   2  1 DFF      R       11 --CDEFGH-JKL-N-P  N_49
 5   O  2  -   1  1 DFF      R       1  --------------O-  N_5
 9   A  2  -   1  1 DFF      R       11 --CDEFGH-JKL-N-P  N_50
12   A  2  -   1  1 DFF      R       10 --C-EFGH-JKL-N-P  N_51
12   I  2  1   1  1 DFF      R       5  --------IJK--NO-  N_52
 5   I  3  1   2  1 DFF      R       5  --------IJK--NO-  N_53
 8   P  8  -  47 10 COM              1  --------I-------  N_56
12   C  8  -  63 13 COM              1  ---------J------  N_57
 9   H  8  -  59 12 COM              1  --------I-------  N_58
 5   J  8  -  13  3 COM              1  --------I-------  N_59
 7   O  2  -   1  1 DFF      R       1  --------------O-  N_6
12   G  8  -  16  4 COM              1  --------I-------  N_60
 9   K  8  -  19  4 COM              1  ---------J------  N_61
 7   L  8  -  30  6 COM              1  --------I-------  N_62
 9   N  8  -  48 10 COM              1  --------I-------  N_63
 8   O  2  1   1  1 DFF      R       1  --------------O-  N_7
 9   O  2  1   1  1 DFF      R       1  --------------O-  N_8
10   O  2  1   1  1 DFF      R       1  --------------O-  N_9
---------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used



PostFit_Equations
~~~~~~~~~~~~~~~~~
A = N0_Z3 & !N0_Z2 & N0_Z1 & N0_Z0
    # !N0_Z3 & !N0_Z2 & !N0_Z1 & N0_Z0
    # N0_Z2 & !N0_Z1 & !N0_Z0
    # N0_Z3 & N0_Z2 & !N0_Z1 ; (4 pterms, 4 signals)

B = !N0_Z3 & N0_Z2 & !N0_Z1 & N0_Z0
    # N0_Z3 & N0_Z1 & N0_Z0
    # N0_Z2 & N0_Z1 & !N0_Z0
    # N0_Z3 & N0_Z2 & !N0_Z0 ; (4 pterms, 4 signals)

C = !N0_Z3 & !N0_Z2 & N0_Z1 & !N0_Z0
    # N0_Z3 & N0_Z2 & N0_Z1
    # N0_Z3 & N0_Z2 & !N0_Z0 ; (3 pterms, 4 signals)

C0_q0.D = !C0_q0.Q ; (1 pterm, 1 signal)
C0_q0.C = CLK1 ; (1 pterm, 1 signal)

C0_q1.D = C0_q2.Q & !C0_q1.Q & C0_q0.Q
    # !C0_q3.Q & !C0_q1.Q & C0_q0.Q
    # C0_q1.Q & !C0_q0.Q ; (3 pterms, 4 signals)
C0_q1.C = CLK1 ; (1 pterm, 1 signal)

C0_q2.D = !C0_q2.Q & C0_q1.Q & C0_q0.Q
    # C0_q2.Q & !C0_q1.Q
    # C0_q2.Q & !C0_q0.Q ; (3 pterms, 3 signals)
C0_q2.C = CLK1 ; (1 pterm, 1 signal)

C0_q3.D = !C0_q3.Q & C0_q2.Q & C0_q1.Q & C0_q0.Q
    # C0_q3.Q & !C0_q2.Q & C0_q1.Q
    # C0_q3.Q & C0_q2.Q & !C0_q1.Q
    # C0_q3.Q & !C0_q0.Q ; (4 pterms, 4 signals)
C0_q3.C = CLK1 ; (1 pterm, 1 signal)

CLOCK.D = CLOCK.Q & !N_43.Q
    # !CLOCK.Q & N_43.Q ; (2 pterms, 2 signals)
CLOCK.C = CLK ; (1 pterm, 1 signal)
CLOCK.AR = 0 ; (0 pterm, 0 signal)

D = N0_Z3 & !N0_Z2 & N0_Z1 & !N0_Z0
    # !N0_Z3 & N0_Z2 & !N0_Z1 & !N0_Z0
    # !N0_Z3 & !N0_Z2 & !N0_Z1 & N0_Z0
    # N0_Z2 & N0_Z1 & N0_Z0 ; (4 pterms, 4 signals)

E = !N0_Z3 & N0_Z2 & !N0_Z1
    # !N0_Z2 & !N0_Z1 & N0_Z0
    # !N0_Z3 & N0_Z0 ; (3 pterms, 4 signals)

F = N0_Z3 & N0_Z2 & !N0_Z1
    # !N0_Z3 & !N0_Z2 & N0_Z1
    # !N0_Z3 & N0_Z1 & N0_Z0
    # !N0_Z3 & !N0_Z2 & N0_Z0 ; (4 pterms, 4 signals)

G = !N0_Z3 & N0_Z2 & N0_Z1 & N0_Z0
    # !N0_Z3 & !N0_Z2 & !N0_Z1 ; (2 pterms, 4 signals)

LED1 = !( N_46.Q & N_47.Q & N_48.Q & N_49.Q
    # N_45.Q
    # N_44.Q ) ; (3 pterms, 6 signals)

LED2 = !N_44.Q & !N_45.Q & N_46.Q & N_47.Q & N_48.Q & N_49.Q
    # !N_44.Q & N_45.Q & !N_46.Q
    # !N_44.Q & N_45.Q & !N_47.Q
    # !N_44.Q & N_45.Q & !N_48.Q ; (4 pterms, 6 signals)

LED3 = N_45.Q & N_46.Q & N_47.Q & N_48.Q
    # N_44.Q ; (2 pterms, 5 signals)

LED4 = !LED1 ; (1 pterm, 1 signal)

LED5 = !LED2 ; (1 pterm, 1 signal)

LED6 = !LED3 ; (1 pterm, 1 signal)

LEDVCC1 = !N_52.Q & !N_53.Q ; (1 pterm, 2 signals)

LEDVCC2 = N_52.Q & !N_53.Q ; (1 pterm, 2 signals)

LEDVCC3 = !N_52.Q & N_53.Q ; (1 pterm, 2 signals)

LEDVCC4 = N_52.Q & N_53.Q ; (1 pterm, 2 signals)

N0_Z0 = !OUT_A.Q & !N_52.Q & !N_53.Q
    # !N_52.Q & N_53.Q & N_63
    # N_22 & N_52.Q & !N_53.Q
    # N_52.Q & N_53.Q & N_59 ; (4 pterms, 6 signals)

N0_Z1 = !OUT_B.Q & !N_52.Q & !N_53.Q
    # !N_52.Q & N_53.Q & N_62
    # N_23 & N_52.Q & !N_53.Q
    # N_52.Q & N_53.Q & N_58 ; (4 pterms, 6 signals)

N0_Z2 = !N_52.Q & N_53.Q & N_61
    # N_25 & N_52.Q & !N_53.Q
    # N_52.Q & N_53.Q & N_57 ; (3 pterms, 5 signals)

N0_Z3 = !N_52.Q & N_53.Q & N_60
    # N_27 & N_52.Q & !N_53.Q
    # N_52.Q & N_53.Q & N_56 ; (3 pterms, 5 signals)

N_10.D = N_7.Q ; (1 pterm, 1 signal)
N_10.C = N_4.Q ; (1 pterm, 1 signal)

N_22 = !N_44.Q & N_45.Q & !N_46.Q
    # N_45.Q & !N_46.Q & !N_47.Q & !N_48.Q
    # !N_44.Q & N_45.Q & !N_47.Q & !N_48.Q & !N_49.Q
    # !N_44.Q & N_45.Q & !N_47.Q & !N_48.Q & !N_50.Q & !N_51.Q
    # N_45.Q & !N_46.Q & !N_47.Q & !N_49.Q & !N_50.Q
    # N_44.Q & !N_45.Q & N_46.Q
    # !N_45.Q & N_46.Q & N_47.Q & N_49.Q
    # !N_45.Q & N_46.Q & N_47.Q & N_50.Q & N_51.Q
    # N_44.Q & !N_45.Q & N_47.Q & N_48.Q
    # !N_45.Q & N_46.Q & N_47.Q & N_48.Q
    # N_44.Q & N_46.Q & N_47.Q & N_48.Q & N_49.Q & N_50.Q
    # N_44.Q & N_46.Q & N_47.Q & N_48.Q & N_49.Q & N_51.Q ; (12 pterms, 8 signals)

N_23.X1 = !N_44.Q & N_45.Q & N_46.Q & !N_47.Q & !N_48.Q & !N_49.Q
    # !N_44.Q & N_45.Q & N_46.Q & !N_47.Q & !N_48.Q & !N_50.Q & !N_51.Q
    # N_44.Q & !N_45.Q
    # N_44.Q & !N_46.Q & !N_47.Q & !N_48.Q
    # N_44.Q & !N_46.Q & !N_47.Q & !N_49.Q & !N_50.Q ; (5 pterms, 8 signals)
N_23.X2 = !N_44.Q & N_45.Q & N_46.Q ; (1 pterm, 3 signals)

N_25 = N_44.Q & N_45.Q & N_48.Q & N_49.Q
    # N_44.Q & N_45.Q & N_48.Q & N_50.Q
    # N_44.Q & N_45.Q & N_46.Q
    # N_44.Q & N_45.Q & N_47.Q ; (4 pterms, 7 signals)

N_27 = 0 ; (0 pterm, 0 signal)

N_4.D = C0_q3.Q & !C0_q2.Q & !C0_q1.Q & C0_q0.Q ; (1 pterm, 4 signals)
N_4.C = CLK1 ; (1 pterm, 1 signal)

N_40.D = !N_40.Q ; (1 pterm, 1 signal)
N_40.C = CLK1 ; (1 pterm, 1 signal)

N_43.D = !N_43.Q ; (1 pterm, 1 signal)
N_43.C = CLK ; (1 pterm, 1 signal)
N_43.AR = 0 ; (0 pterm, 0 signal)

N_44.D = !AD7 ; (1 pterm, 1 signal)
N_44.C = N_43.Q ; (1 pterm, 1 signal)

N_45.D = !AD6 ; (1 pterm, 1 signal)
N_45.C = N_43.Q ; (1 pterm, 1 signal)

N_46.D = !AD5 ; (1 pterm, 1 signal)
N_46.C = N_43.Q ; (1 pterm, 1 signal)

N_47.D = !AD4 ; (1 pterm, 1 signal)
N_47.C = N_43.Q ; (1 pterm, 1 signal)

N_48.D = !AD3 ; (1 pterm, 1 signal)
N_48.C = N_43.Q ; (1 pterm, 1 signal)

N_49.D = !AD2 ; (1 pterm, 1 signal)
N_49.C = N_43.Q ; (1 pterm, 1 signal)

N_5.D = KEY2 ; (1 pterm, 1 signal)
N_5.C = N_4.Q ; (1 pterm, 1 signal)

N_50.D = !AD1 ; (1 pterm, 1 signal)
N_50.C = N_43.Q ; (1 pterm, 1 signal)

N_51.D = !AD0 ; (1 pterm, 1 signal)
N_51.C = N_43.Q ; (1 pterm, 1 signal)

N_52.D = !N_52.Q ; (1 pterm, 1 signal)
N_52.C = !N_40.Q ; (1 pterm, 1 signal)

N_53.D = !N_52.Q & N_53.Q
    # N_52.Q & !N_53.Q ; (2 pterms, 2 signals)
N_53.C = !N_40.Q ; (1 pterm, 1 signal)

N_56 = !N_44.Q & N_45.Q & !N_46.Q & !N_47.Q & !N_48.Q & !N_49.Q & !N_50.Q
       & N_51.Q
    # N_44.Q & !N_45.Q & N_46.Q & !N_47.Q & !N_48.Q & !N_49.Q & !N_50.Q
       & N_51.Q
    # N_44.Q & !N_45.Q & !N_46.Q & !N_47.Q & !N_48.Q & !N_49.Q & N_50.Q
       & N_51.Q
    # !N_44.Q & !N_45.Q & N_46.Q & !N_47.Q & !N_48.Q & !N_49.Q & N_50.Q
       & N_51.Q
    # N_44.Q & N_45.Q & N_46.Q & !N_47.Q & !N_48.Q & !N_49.Q & N_50.Q & N_51.Q
    # !N_44.Q & N_45.Q & !N_46.Q & N_47.Q & !N_48.Q & !N_49.Q & !N_50.Q
       & !N_51.Q
    # N_44.Q & !N_45.Q & N_46.Q & N_47.Q & !N_48.Q & !N_49.Q & !N_50.Q
       & !N_51.Q
    # N_44.Q & !N_45.Q & !N_46.Q & N_47.Q & !N_48.Q & !N_49.Q & N_50.Q
       & !N_51.Q
    # !N_44.Q & !N_45.Q & N_46.Q & N_47.Q & !N_48.Q & !N_49.Q & N_50.Q
       & !N_51.Q
    # N_44.Q & N_45.Q & N_46.Q & N_47.Q & !N_48.Q & !N_49.Q & N_50.Q & !N_51.Q
    # N_44.Q & !N_45.Q & !N_46.Q & !N_47.Q & N_48.Q & !N_49.Q & !N_50.Q
       & !N_51.Q
    # !N_44.Q & !N_45.Q & N_46.Q & !N_47.Q & N_48.Q & !N_49.Q & !N_50.Q
       & !N_51.Q
    # N_44.Q & N_45.Q & N_46.Q & !N_47.Q & N_48.Q & !N_49.Q & !N_50.Q
       & !N_51.Q
    # N_44.Q & N_45.Q & !N_46.Q & !N_48.Q & N_49.Q & !N_50.Q & !N_51.Q
    # !N_44.Q & N_45.Q & N_46.Q & !N_48.Q & N_49.Q & !N_50.Q & !N_51.Q
    # !N_44.Q & !N_45.Q & !N_46.Q & !N_47.Q & N_48.Q & !N_49.Q & N_50.Q
       & !N_51.Q
    # !N_44.Q & N_45.Q & N_46.Q & !N_47.Q & N_48.Q & !N_49.Q & N_50.Q
       & !N_51.Q
    # !N_44.Q & N_45.Q & !N_46.Q & !N_47.Q & !N_48.Q & N_49.Q & N_50.Q
       & !N_51.Q
    # N_44.Q & !N_45.Q & N_46.Q & !N_47.Q & !N_48.Q & N_49.Q & N_50.Q
       & !N_51.Q
    # N_44.Q & N_45.Q & !N_46.Q & N_48.Q & !N_49.Q & !N_50.Q & N_51.Q
    # !N_44.Q & !N_45.Q & !N_46.Q & !N_47.Q & !N_48.Q & N_49.Q & !N_50.Q
       & N_51.Q
    # !N_44.Q & N_45.Q & !N_46.Q & !N_47.Q & N_48.Q & !N_49.Q & N_50.Q
       & N_51.Q
    # N_44.Q & !N_45.Q & N_46.Q & !N_47.Q & N_48.Q & !N_49.Q & N_50.Q & N_51.Q
    # !N_44.Q & !N_45.Q & !N_46.Q & N_47.Q & !N_48.Q & N_49.Q & !N_50.Q
       & !N_51.Q
    # !N_44.Q & N_45.Q & !N_46.Q & N_47.Q & N_48.Q & !N_49.Q & N_50.Q
       & !N_51.Q
    # N_44.Q & !N_45.Q & N_46.Q & N_47.Q & N_48.Q & !N_49.Q & N_50.Q & !N_51.Q
    # !N_44.Q & !N_45.Q & !N_46.Q & N_47.Q & N_48.Q & !N_49.Q & !N_50.Q
       & N_51.Q
    # !N_44.Q & N_45.Q & N_46.Q & N_47.Q & N_48.Q & !N_49.Q & !N_50.Q & N_51.Q
    # !N_44.Q & N_45.Q & !N_46.Q & N_47.Q & !N_48.Q & N_49.Q & !N_50.Q
       & N_51.Q
    # N_44.Q & !N_45.Q & N_46.Q & N_47.Q & !N_48.Q & N_49.Q & !N_50.Q & N_51.Q
    # N_44.Q & !N_45.Q & !N_46.Q & N_47.Q & !N_48.Q & N_49.Q & N_50.Q & N_51.Q
    # !N_44.Q & !N_45.Q & N_46.Q & N_47.Q & !N_48.Q & N_49.Q & N_50.Q & N_51.Q
    # N_44.Q & N_45.Q & N_46.Q & N_47.Q & !N_48.Q & N_49.Q & N_50.Q & N_51.Q
    # N_44.Q & !N_45.Q & !N_46.Q & !N_47.Q & N_48.Q & N_49.Q & !N_50.Q
       & N_51.Q
    # !N_44.Q & !N_45.Q & N_46.Q & !N_47.Q & N_48.Q & N_49.Q & !N_50.Q
       & N_51.Q
    # N_44.Q & N_45.Q & N_46.Q & !N_47.Q & N_48.Q & N_49.Q & !N_50.Q & N_51.Q
    # !N_44.Q & !N_45.Q & !N_46.Q & !N_47.Q & N_48.Q & N_49.Q & N_50.Q
       & N_51.Q
    # N_44.Q & N_45.Q & !N_46.Q & !N_47.Q & N_48.Q & N_49.Q & N_50.Q & N_51.Q
    # !N_44.Q & N_45.Q & N_46.Q & !N_47.Q & N_48.Q & N_49.Q & N_50.Q & N_51.Q
    # N_44.Q & !N_45.Q & !N_46.Q & N_47.Q & N_48.Q & N_49.Q & !N_50.Q
       & !N_51.Q
    # !N_44.Q & !N_45.Q & N_46.Q & N_47.Q & N_48.Q & N_49.Q & !N_50.Q
       & !N_51.Q
    # N_44.Q & N_45.Q & N_46.Q & N_47.Q & N_48.Q & N_49.Q & !N_50.Q & !N_51.Q
    # !N_44.Q & !N_45.Q & !N_46.Q & N_47.Q & N_48.Q & N_49.Q & N_50.Q
       & !N_51.Q
    # N_44.Q & N_45.Q & !N_46.Q & N_47.Q & N_48.Q & N_49.Q & N_50.Q & !N_51.Q
    # !N_44.Q & N_45.Q & N_46.Q & N_47.Q & N_48.Q & N_49.Q & N_50.Q & !N_51.Q
    # !N_44.Q & N_45.Q & !N_46.Q & N_47.Q & N_48.Q & N_49.Q & N_50.Q & N_51.Q
    # N_44.Q & !N_45.Q & N_46.Q & N_47.Q & N_48.Q & N_49.Q & N_50.Q & N_51.Q ; (47 pterms, 8 signals)

N_57.X1 = !N_44.Q & !N_46.Q & !N_47.Q & !N_48.Q & N_49.Q & !N_50.Q & !N_51.Q
    # !N_44.Q & N_45.Q & !N_46.Q & !N_48.Q & N_49.Q & !N_50.Q & !N_51.Q
    # !N_44.Q & N_45.Q & !N_46.Q & !N_47.Q & !N_48.Q & !N_50.Q & !N_51.Q
    # !N_44.Q & N_45.Q & !N_46.Q & !N_47.Q & !N_48.Q & N_49.Q & !N_50.Q
    # N_44.Q & !N_45.Q & !N_46.Q & !N_48.Q & !N_49.Q & !N_50.Q & N_51.Q
    # N_44.Q & !N_45.Q & !N_46.Q & N_47.Q & !N_48.Q & !N_50.Q & N_51.Q
    # N_44.Q & !N_45.Q & !N_46.Q & N_47.Q & !N_48.Q & !N_49.Q & !N_50.Q
    # !N_44.Q & !N_45.Q & N_46.Q & !N_48.Q & !N_49.Q & !N_50.Q & N_51.Q
    # !N_44.Q & !N_45.Q & N_46.Q & N_47.Q & !N_48.Q & !N_50.Q & N_51.Q
    # !N_44.Q & !N_45.Q & N_46.Q & N_47.Q & !N_48.Q & !N_49.Q & !N_50.Q
    # N_44.Q & !N_45.Q & N_46.Q & N_49.Q & !N_50.Q & !N_51.Q
    # N_44.Q & !N_45.Q & N_46.Q & !N_47.Q & !N_50.Q & !N_51.Q
    # N_44.Q & !N_45.Q & N_46.Q & !N_47.Q & N_49.Q & !N_50.Q
    # N_44.Q & N_45.Q & N_46.Q & !N_49.Q & !N_50.Q & N_51.Q
    # N_44.Q & N_45.Q & N_46.Q & N_47.Q & !N_50.Q & N_51.Q
    # N_44.Q & N_45.Q & N_46.Q & N_47.Q & !N_49.Q & !N_50.Q
    # !N_44.Q & !N_45.Q & !N_46.Q & N_48.Q & !N_49.Q & !N_50.Q & !N_51.Q
    # !N_44.Q & !N_45.Q & !N_46.Q & N_47.Q & N_48.Q & N_49.Q & !N_50.Q
    # !N_44.Q & !N_45.Q & !N_46.Q & !N_47.Q & N_48.Q & !N_50.Q & N_51.Q
    # N_44.Q & !N_46.Q & !N_47.Q & N_48.Q & N_49.Q & !N_50.Q & !N_51.Q
    # N_45.Q & N_47.Q & N_48.Q & !N_49.Q & !N_50.Q & !N_51.Q
    # N_44.Q & N_45.Q & !N_46.Q & N_48.Q & !N_50.Q & !N_51.Q
    # !N_44.Q & N_45.Q & !N_46.Q & N_48.Q & !N_49.Q & !N_50.Q & N_51.Q
    # N_45.Q & N_47.Q & N_48.Q & N_49.Q & !N_50.Q & N_51.Q
    # N_44.Q & N_45.Q & !N_46.Q & N_48.Q & N_49.Q & !N_50.Q
    # !N_45.Q & N_46.Q & !N_47.Q & N_48.Q & N_49.Q & !N_50.Q & !N_51.Q
    # N_45.Q & N_46.Q & N_48.Q & !N_49.Q & !N_50.Q & !N_51.Q
    # N_45.Q & N_46.Q & N_47.Q & N_48.Q & N_49.Q & !N_50.Q
    # N_45.Q & N_46.Q & !N_47.Q & N_48.Q & !N_50.Q & N_51.Q
    # N_44.Q & N_45.Q & N_46.Q & N_48.Q & !N_49.Q & !N_50.Q
    # N_44.Q & N_45.Q & N_46.Q & N_47.Q & N_48.Q & !N_50.Q
    # N_44.Q & N_45.Q & N_46.Q & N_48.Q & !N_50.Q & N_51.Q
    # !N_44.Q & !N_45.Q & !N_46.Q & !N_48.Q & !N_49.Q & N_50.Q & N_51.Q
    # !N_44.Q & !N_45.Q & !N_46.Q & N_47.Q & !N_48.Q & N_50.Q & N_51.Q
    # !N_44.Q & !N_45.Q & !N_46.Q & N_47.Q & !N_48.Q & !N_49.Q & N_50.Q
    # !N_44.Q & !N_45.Q & N_46.Q & !N_48.Q & N_49.Q & N_50.Q & !N_51.Q
    # !N_44.Q & !N_45.Q & N_46.Q & !N_47.Q & !N_48.Q & N_50.Q & !N_51.Q
    # !N_44.Q & !N_45.Q & N_46.Q & !N_47.Q & !N_48.Q & N_49.Q & N_50.Q
    # !N_44.Q & N_45.Q & N_46.Q & !N_48.Q & !N_49.Q & N_50.Q
    # !N_44.Q & N_45.Q & N_47.Q & !N_48.Q & !N_49.Q & N_50.Q & N_51.Q
    # !N_44.Q & N_45.Q & N_46.Q & N_47.Q & !N_48.Q & N_50.Q & N_51.Q
    # N_44.Q & !N_45.Q & !N_46.Q & !N_48.Q & N_49.Q & N_50.Q & !N_51.Q
    # N_44.Q & !N_45.Q & !N_46.Q & !N_47.Q & !N_48.Q & N_50.Q & !N_51.Q
    # N_44.Q & N_45.Q & !N_46.Q & !N_48.Q & !N_49.Q & N_50.Q
    # N_44.Q & N_45.Q & N_46.Q & N_49.Q & N_50.Q & !N_51.Q
    # N_44.Q & N_45.Q & N_46.Q & !N_47.Q & N_50.Q & !N_51.Q
    # N_44.Q & N_45.Q & !N_46.Q & !N_48.Q & N_50.Q & N_51.Q
    # N_44.Q & !N_45.Q & N_46.Q & N_47.Q & !N_49.Q & N_50.Q & N_51.Q
    # N_44.Q & !N_46.Q & !N_47.Q & !N_48.Q & N_49.Q & N_50.Q & N_51.Q
    # N_44.Q & N_45.Q & !N_47.Q & !N_48.Q & N_49.Q & N_50.Q & N_51.Q
    # !N_44.Q & !N_46.Q & !N_47.Q & N_48.Q & N_49.Q & N_50.Q & !N_51.Q
    # N_44.Q & !N_45.Q & N_48.Q & !N_49.Q & N_50.Q & N_51.Q
    # N_44.Q & !N_45.Q & N_47.Q & N_48.Q & N_50.Q & N_51.Q
    # N_44.Q & !N_45.Q & N_47.Q & N_48.Q & !N_49.Q & N_50.Q
    # N_45.Q & !N_47.Q & N_48.Q & N_49.Q & N_50.Q & !N_51.Q
    # !N_44.Q & N_45.Q & !N_46.Q & N_48.Q & N_49.Q & N_50.Q & !N_51.Q
    # !N_44.Q & N_45.Q & !N_46.Q & !N_47.Q & N_48.Q & N_50.Q & !N_51.Q
    # !N_44.Q & N_45.Q & !N_46.Q & !N_47.Q & N_48.Q & N_49.Q & N_50.Q
    # !N_45.Q & N_46.Q & N_48.Q & !N_49.Q & N_50.Q & N_51.Q
    # !N_45.Q & N_46.Q & N_47.Q & N_48.Q & N_50.Q & N_51.Q
    # !N_45.Q & N_46.Q & N_47.Q & N_48.Q & !N_49.Q & N_50.Q
    # N_44.Q & N_45.Q & N_46.Q & !N_47.Q & N_48.Q & N_49.Q & N_50.Q ; (62 pterms, 8 signals)
N_57.X2 = N_44.Q & N_46.Q & N_48.Q ; (1 pterm, 3 signals)

N_58.X1 = !N_45.Q & N_46.Q & !N_47.Q & !N_48.Q & !N_49.Q & !N_50.Q & !N_51.Q
    # N_44.Q & N_46.Q & !N_47.Q & !N_48.Q & !N_49.Q & !N_50.Q & !N_51.Q
    # N_44.Q & N_45.Q & N_46.Q & !N_47.Q & !N_49.Q & N_50.Q & !N_51.Q
    # N_44.Q & N_45.Q & !N_46.Q & N_48.Q & !N_49.Q & !N_50.Q & !N_51.Q
    # N_44.Q & !N_45.Q & !N_47.Q & !N_48.Q & !N_49.Q & !N_50.Q & !N_51.Q
    # N_44.Q & !N_45.Q & N_46.Q & !N_47.Q & N_48.Q & !N_49.Q & !N_51.Q
    # N_44.Q & !N_45.Q & !N_46.Q & !N_47.Q & !N_49.Q & N_50.Q & !N_51.Q
    # !N_44.Q & N_45.Q & !N_46.Q & !N_47.Q & !N_49.Q & !N_50.Q & !N_51.Q
    # !N_44.Q & N_45.Q & !N_46.Q & !N_47.Q & N_48.Q & !N_49.Q & !N_51.Q
    # !N_44.Q & !N_45.Q & !N_47.Q & !N_48.Q & !N_49.Q & N_50.Q & !N_51.Q
    # !N_44.Q & !N_45.Q & N_46.Q & !N_47.Q & !N_49.Q & N_50.Q & !N_51.Q
    # N_44.Q & !N_45.Q & N_46.Q & N_47.Q & !N_48.Q & N_50.Q & !N_51.Q
    # !N_44.Q & N_45.Q & N_46.Q & N_47.Q & N_48.Q & !N_50.Q & !N_51.Q
    # !N_44.Q & N_45.Q & !N_46.Q & N_47.Q & !N_48.Q & N_50.Q & !N_51.Q
    # !N_44.Q & !N_45.Q & !N_46.Q & N_47.Q & N_48.Q & !N_50.Q & !N_51.Q
    # !N_45.Q & !N_46.Q & N_48.Q & N_49.Q & !N_50.Q & !N_51.Q
    # !N_44.Q & !N_45.Q & N_48.Q & N_49.Q & !N_50.Q & !N_51.Q
    # !N_44.Q & !N_45.Q & !N_46.Q & N_49.Q & !N_50.Q & !N_51.Q
    # !N_44.Q & !N_45.Q & !N_46.Q & N_48.Q & N_49.Q & !N_51.Q
    # N_45.Q & N_46.Q & N_48.Q & N_49.Q & !N_50.Q & !N_51.Q
    # N_44.Q & N_45.Q & !N_46.Q & N_47.Q & N_49.Q & !N_50.Q & !N_51.Q
    # !N_44.Q & N_45.Q & N_46.Q & N_47.Q & N_49.Q & !N_50.Q & !N_51.Q
    # N_44.Q & N_45.Q & !N_46.Q & !N_47.Q & N_49.Q & N_50.Q & !N_51.Q
    # !N_44.Q & N_45.Q & N_46.Q & !N_47.Q & N_49.Q & N_50.Q & !N_51.Q
    # N_44.Q & N_45.Q & !N_46.Q & N_48.Q & N_49.Q & N_50.Q & !N_51.Q
    # !N_44.Q & N_45.Q & N_46.Q & N_48.Q & N_49.Q & !N_51.Q
    # !N_44.Q & !N_45.Q & !N_46.Q & !N_47.Q & N_48.Q & !N_49.Q & !N_50.Q
       & N_51.Q
    # !N_45.Q & !N_46.Q & N_47.Q & N_48.Q & !N_49.Q & N_50.Q & N_51.Q
    # N_44.Q & !N_45.Q & !N_46.Q & N_47.Q & !N_49.Q & !N_50.Q & N_51.Q
    # !N_44.Q & !N_45.Q & !N_46.Q & N_47.Q & !N_48.Q & !N_49.Q & N_51.Q
    # !N_44.Q & N_45.Q & !N_46.Q & N_47.Q & N_48.Q & !N_49.Q & !N_50.Q
       & N_51.Q
    # N_45.Q & !N_46.Q & !N_47.Q & !N_48.Q & !N_49.Q & N_50.Q & N_51.Q
    # N_44.Q & N_45.Q & !N_46.Q & !N_49.Q & N_50.Q & N_51.Q
    # N_44.Q & N_45.Q & !N_46.Q & !N_48.Q & !N_49.Q & N_51.Q
    # N_44.Q & !N_45.Q & N_46.Q & !N_47.Q & !N_48.Q & !N_49.Q & N_50.Q
       & N_51.Q
    # !N_44.Q & N_45.Q & N_46.Q & !N_47.Q & !N_49.Q & !N_50.Q & N_51.Q
    # !N_44.Q & N_45.Q & N_46.Q & !N_48.Q & !N_49.Q & N_51.Q
    # !N_45.Q & N_46.Q & N_47.Q & N_48.Q & !N_49.Q & !N_50.Q & N_51.Q
    # N_44.Q & N_45.Q & N_46.Q & N_47.Q & !N_49.Q & !N_50.Q & N_51.Q
    # N_44.Q & N_45.Q & N_46.Q & N_47.Q & N_48.Q & !N_49.Q & N_51.Q
    # !N_44.Q & N_46.Q & N_47.Q & N_48.Q & !N_49.Q & N_50.Q & N_51.Q
    # !N_44.Q & !N_45.Q & N_46.Q & N_47.Q & !N_49.Q & !N_50.Q & N_51.Q
    # N_45.Q & N_46.Q & !N_47.Q & !N_48.Q & N_49.Q & N_50.Q & N_51.Q
    # !N_45.Q & N_46.Q & !N_47.Q & !N_48.Q & N_49.Q & !N_50.Q & N_51.Q
    # N_44.Q & N_46.Q & !N_47.Q & !N_48.Q & N_49.Q & !N_50.Q & N_51.Q
    # N_44.Q & N_45.Q & N_46.Q & !N_47.Q & N_49.Q & N_50.Q & N_51.Q
    # N_44.Q & !N_45.Q & !N_47.Q & !N_48.Q & N_49.Q & !N_50.Q & N_51.Q
    # N_44.Q & !N_45.Q & N_46.Q & !N_47.Q & N_48.Q & N_49.Q & N_51.Q
    # N_44.Q & !N_45.Q & !N_46.Q & !N_47.Q & N_49.Q & N_50.Q & N_51.Q
    # !N_44.Q & N_45.Q & !N_46.Q & !N_47.Q & N_49.Q & !N_50.Q & N_51.Q
    # !N_44.Q & N_45.Q & !N_46.Q & !N_47.Q & N_48.Q & N_49.Q & N_51.Q
    # !N_44.Q & !N_45.Q & !N_47.Q & !N_48.Q & N_49.Q & N_50.Q & N_51.Q
    # !N_44.Q & !N_45.Q & N_46.Q & !N_47.Q & N_49.Q & N_50.Q & N_51.Q
    # !N_44.Q & !N_45.Q & !N_46.Q & N_47.Q & N_48.Q & N_49.Q & !N_50.Q
    # N_44.Q & N_45.Q & !N_46.Q & N_47.Q & N_48.Q & N_49.Q & !N_50.Q
    # !N_44.Q & N_45.Q & N_46.Q & N_47.Q & N_48.Q & N_49.Q & !N_50.Q
    # !N_44.Q & N_45.Q & !N_46.Q & N_47.Q & !N_48.Q & N_49.Q & N_50.Q
    # N_44.Q & !N_45.Q & N_46.Q & N_47.Q & !N_48.Q & N_49.Q & N_50.Q ; (58 pterms, 8 signals)
N_58.X2 = N_47.Q & N_49.Q & !N_51.Q ; (1 pterm, 3 signals)

N_59 = !( !N_44.Q & !N_46.Q & !N_47.Q & !N_48.Q & !N_49.Q & !N_50.Q & !N_51.Q
    # N_44.Q & !N_45.Q & N_47.Q & N_48.Q & N_50.Q
    # !N_44.Q & N_45.Q & !N_47.Q & !N_48.Q & !N_50.Q
    # N_44.Q & !N_45.Q & N_47.Q & N_48.Q & N_49.Q
    # !N_44.Q & N_45.Q & !N_47.Q & !N_48.Q & !N_49.Q
    # !N_45.Q & N_46.Q & N_47.Q & N_49.Q
    # !N_45.Q & N_46.Q & N_47.Q & N_48.Q
    # N_45.Q & !N_46.Q & !N_47.Q & !N_50.Q & !N_51.Q
    # N_45.Q & !N_46.Q & !N_47.Q & !N_49.Q
    # !N_44.Q & N_45.Q & !N_47.Q & !N_48.Q & !N_51.Q
    # N_45.Q & !N_46.Q & !N_47.Q & !N_48.Q
    # N_44.Q & !N_45.Q & N_46.Q
    # !N_44.Q & N_45.Q & !N_46.Q ) ; (13 pterms, 8 signals)

N_6.D = !KEY1 ; (1 pterm, 1 signal)
N_6.C = N_4.Q ; (1 pterm, 1 signal)

N_60.X1 = !N_44.Q & N_45.Q & N_46.Q & !N_47.Q & !N_48.Q & !N_49.Q
    # !N_44.Q & N_45.Q & N_46.Q & !N_47.Q & !N_48.Q & !N_50.Q & !N_51.Q
    # !N_44.Q & !N_45.Q & N_46.Q & N_47.Q & !N_48.Q & !N_49.Q & !N_51.Q
    # !N_44.Q & !N_45.Q & N_46.Q & N_47.Q & !N_48.Q & !N_49.Q & !N_50.Q
    # !N_44.Q & !N_45.Q & N_46.Q & !N_47.Q & N_48.Q & !N_49.Q & !N_50.Q
       & !N_51.Q
    # !N_44.Q & N_45.Q & !N_46.Q & N_47.Q & N_48.Q & N_49.Q
    # !N_44.Q & N_45.Q & !N_46.Q & N_47.Q & N_48.Q & N_50.Q & N_51.Q
    # N_44.Q & !N_45.Q & !N_46.Q & N_47.Q & !N_48.Q
    # N_44.Q & !N_45.Q & !N_46.Q & !N_47.Q & N_48.Q & N_49.Q & N_50.Q
    # N_44.Q & N_45.Q & !N_46.Q & !N_47.Q & !N_48.Q
    # N_44.Q & N_45.Q & !N_46.Q & !N_47.Q & !N_49.Q & !N_50.Q
    # N_44.Q & N_45.Q & N_46.Q & N_47.Q & !N_49.Q & N_50.Q & N_51.Q
    # N_44.Q & N_45.Q & N_46.Q & N_47.Q & N_48.Q & !N_49.Q
    # N_44.Q & N_45.Q & N_46.Q & N_47.Q & N_49.Q & !N_50.Q & !N_51.Q
    # N_44.Q & N_45.Q & N_46.Q & N_47.Q & !N_48.Q & N_49.Q ; (15 pterms, 8 signals)
N_60.X2 = !N_44.Q & !N_45.Q & N_46.Q & !N_47.Q & N_48.Q ; (1 pterm, 5 signals)

N_61.X1 = !N_44.Q & N_45.Q & !N_46.Q & !N_47.Q & N_48.Q
    # !N_44.Q & N_45.Q & !N_46.Q & !N_47.Q & N_49.Q & N_50.Q & N_51.Q
    # !N_44.Q & !N_45.Q & N_46.Q & !N_47.Q & !N_48.Q
    # !N_44.Q & !N_45.Q & N_46.Q & !N_47.Q & !N_49.Q & !N_50.Q & !N_51.Q
    # N_44.Q & !N_45.Q & !N_46.Q & !N_47.Q & !N_49.Q
    # N_44.Q & !N_45.Q & !N_46.Q & !N_47.Q & !N_48.Q
    # N_44.Q & !N_45.Q & !N_46.Q & !N_47.Q & !N_50.Q
    # N_44.Q & N_46.Q & !N_47.Q & N_48.Q & N_49.Q
    # N_44.Q & N_45.Q & N_46.Q & !N_47.Q
    # !N_44.Q & !N_45.Q & !N_46.Q & N_47.Q & !N_48.Q & !N_49.Q
    # !N_44.Q & !N_45.Q & !N_46.Q & N_47.Q & !N_48.Q & !N_50.Q & !N_51.Q
    # !N_44.Q & N_45.Q & N_47.Q & N_48.Q & N_50.Q & N_51.Q
    # !N_44.Q & N_45.Q & N_47.Q & N_48.Q & N_49.Q
    # N_45.Q & !N_46.Q & N_47.Q & N_48.Q & N_49.Q & N_50.Q & N_51.Q
    # !N_44.Q & N_45.Q & N_46.Q & N_47.Q & N_48.Q & N_50.Q
    # N_44.Q & !N_45.Q & N_46.Q & N_47.Q
    # N_44.Q & N_46.Q & N_47.Q & !N_48.Q & !N_49.Q & !N_51.Q
    # N_44.Q & N_46.Q & N_47.Q & !N_48.Q & !N_49.Q & !N_50.Q ; (18 pterms, 8 signals)
N_61.X2 = !N_44.Q & !N_46.Q & N_47.Q ; (1 pterm, 3 signals)

N_62 = !( N_44.Q & N_45.Q & !N_47.Q & !N_49.Q & !N_50.Q & !N_51.Q
    # N_44.Q & N_45.Q & N_46.Q & N_47.Q & N_49.Q
    # !N_44.Q & N_45.Q & !N_47.Q & N_49.Q & N_50.Q & N_51.Q
    # !N_44.Q & N_45.Q & N_48.Q & N_50.Q & N_51.Q
    # N_45.Q & !N_46.Q & N_48.Q & N_49.Q & N_50.Q & N_51.Q
    # !N_45.Q & !N_46.Q & N_47.Q & N_48.Q & !N_50.Q
    # N_44.Q & !N_47.Q & !N_48.Q & !N_49.Q & !N_50.Q
    # !N_44.Q & !N_47.Q & N_48.Q & !N_49.Q & !N_50.Q & N_51.Q
    # !N_44.Q & !N_45.Q & !N_46.Q & !N_47.Q & !N_49.Q & !N_51.Q
    # N_44.Q & N_45.Q & N_46.Q & N_47.Q & N_50.Q & N_51.Q
    # N_44.Q & N_46.Q & N_47.Q & !N_48.Q & N_49.Q & !N_50.Q
    # N_44.Q & !N_45.Q & !N_46.Q & N_48.Q & N_49.Q & N_50.Q
    # !N_45.Q & !N_46.Q & N_47.Q & N_49.Q & N_50.Q & !N_51.Q
    # !N_44.Q & !N_45.Q & N_47.Q & N_48.Q & !N_50.Q & !N_51.Q
    # !N_44.Q & !N_45.Q & !N_46.Q & !N_48.Q & N_49.Q & N_51.Q
    # N_44.Q & N_47.Q & !N_48.Q & N_49.Q & !N_50.Q & !N_51.Q
    # !N_44.Q & !N_45.Q & N_46.Q & N_47.Q & !N_48.Q
    # !N_44.Q & N_46.Q & N_48.Q & !N_49.Q & N_50.Q
    # !N_45.Q & N_46.Q & N_47.Q & !N_48.Q & !N_49.Q
    # !N_44.Q & !N_45.Q & N_47.Q & N_48.Q & !N_49.Q
    # !N_44.Q & N_45.Q & N_48.Q & N_49.Q
    # N_44.Q & N_45.Q & !N_47.Q & !N_48.Q
    # N_45.Q & !N_46.Q & !N_47.Q & N_48.Q
    # !N_44.Q & N_45.Q & N_46.Q & !N_47.Q
    # N_44.Q & !N_45.Q & !N_46.Q & N_47.Q
    # N_45.Q & !N_46.Q & N_47.Q & !N_48.Q & !N_49.Q & !N_50.Q & !N_51.Q
    # !N_45.Q & N_46.Q & !N_47.Q & N_48.Q & N_49.Q
    # !N_44.Q & !N_45.Q & !N_46.Q & !N_47.Q & !N_48.Q
    # N_44.Q & N_45.Q & N_46.Q & N_47.Q & N_48.Q
    # N_44.Q & !N_46.Q & !N_48.Q & !N_49.Q ) ; (30 pterms, 8 signals)

N_63.X1 = N_44.Q & !N_45.Q & !N_47.Q & N_48.Q & !N_49.Q & N_50.Q
    # N_44.Q & !N_45.Q & N_46.Q & !N_47.Q & !N_49.Q & !N_50.Q
    # N_44.Q & !N_45.Q & !N_46.Q & !N_47.Q & !N_48.Q & !N_49.Q
    # !N_45.Q & !N_46.Q & !N_47.Q & N_48.Q & !N_49.Q & !N_50.Q & N_51.Q
    # !N_44.Q & !N_45.Q & N_46.Q & N_48.Q & !N_49.Q & !N_50.Q & !N_51.Q
    # !N_44.Q & !N_45.Q & !N_46.Q & !N_47.Q & N_48.Q & !N_49.Q & !N_51.Q
    # !N_44.Q & !N_45.Q & N_46.Q & !N_47.Q & !N_48.Q & N_49.Q
    # N_44.Q & !N_45.Q & !N_46.Q & !N_47.Q & N_48.Q & N_49.Q & !N_50.Q
    # !N_44.Q & !N_45.Q & !N_47.Q & !N_48.Q & N_49.Q & N_50.Q
    # !N_44.Q & !N_45.Q & N_46.Q & !N_47.Q & N_49.Q & N_50.Q
    # !N_45.Q & N_46.Q & !N_47.Q & !N_48.Q & N_49.Q & N_50.Q & N_51.Q
    # N_44.Q & !N_45.Q & N_47.Q & N_48.Q & N_49.Q & N_50.Q
    # N_44.Q & !N_45.Q & N_46.Q & N_47.Q & N_49.Q & !N_50.Q
    # N_44.Q & !N_45.Q & !N_46.Q & N_47.Q & !N_48.Q & N_49.Q
    # !N_44.Q & !N_45.Q & N_47.Q & N_48.Q & !N_49.Q & N_50.Q
    # !N_44.Q & !N_45.Q & N_46.Q & N_47.Q & !N_49.Q & !N_50.Q
    # !N_44.Q & !N_45.Q & !N_46.Q & N_47.Q & !N_48.Q & !N_49.Q
    # !N_45.Q & N_46.Q & N_47.Q & !N_48.Q & !N_49.Q & N_50.Q & !N_51.Q
    # !N_45.Q & !N_46.Q & N_47.Q & N_48.Q & N_49.Q & !N_50.Q & N_51.Q
    # N_44.Q & !N_45.Q & N_47.Q & !N_48.Q & !N_49.Q & N_50.Q & N_51.Q
    # N_44.Q & !N_45.Q & N_46.Q & N_47.Q & N_48.Q & N_50.Q & N_51.Q
    # N_44.Q & !N_45.Q & N_46.Q & N_47.Q & !N_48.Q & !N_49.Q & N_51.Q
    # !N_44.Q & !N_45.Q & N_46.Q & N_47.Q & N_48.Q & !N_50.Q & !N_51.Q
    # !N_44.Q & !N_46.Q & N_47.Q & N_49.Q & !N_50.Q & !N_51.Q
    # !N_44.Q & !N_46.Q & N_47.Q & N_48.Q & N_49.Q & !N_51.Q
    # !N_44.Q & N_45.Q & !N_48.Q & !N_49.Q & N_50.Q
    # !N_44.Q & N_45.Q & N_46.Q & !N_47.Q & !N_48.Q & !N_49.Q
    # !N_44.Q & N_45.Q & N_46.Q & !N_49.Q & N_50.Q & N_51.Q
    # N_44.Q & N_45.Q & !N_46.Q & N_48.Q & !N_49.Q & !N_50.Q
    # N_44.Q & N_45.Q & !N_47.Q & N_48.Q & !N_49.Q & !N_50.Q & !N_51.Q
    # !N_44.Q & N_45.Q & !N_47.Q & N_48.Q & N_49.Q
    # N_44.Q & N_45.Q & !N_48.Q & N_49.Q & N_51.Q
    # N_44.Q & N_45.Q & N_46.Q & N_49.Q & N_50.Q
    # !N_44.Q & N_45.Q & !N_46.Q & N_49.Q & !N_50.Q
    # N_45.Q & N_46.Q & !N_47.Q & !N_48.Q & N_49.Q & !N_50.Q & !N_51.Q
    # N_45.Q & !N_46.Q & !N_47.Q & !N_48.Q & N_49.Q & N_50.Q & !N_51.Q
    # !N_44.Q & N_45.Q & N_47.Q & !N_48.Q & !N_49.Q & N_51.Q
    # !N_44.Q & N_45.Q & N_46.Q & N_47.Q & !N_48.Q & !N_50.Q & !N_51.Q
    # !N_44.Q & N_45.Q & N_48.Q & N_49.Q & !N_50.Q
    # !N_44.Q & N_45.Q & N_47.Q & !N_49.Q & N_50.Q & N_51.Q
    # !N_44.Q & N_45.Q & !N_46.Q & N_48.Q & N_49.Q
    # !N_44.Q & N_45.Q & N_46.Q & N_47.Q & N_48.Q & N_50.Q & !N_51.Q
    # N_44.Q & N_45.Q & N_46.Q & N_47.Q & !N_48.Q & N_50.Q & N_51.Q
    # N_44.Q & N_45.Q & N_47.Q & N_49.Q & N_50.Q & N_51.Q
    # N_44.Q & N_45.Q & N_47.Q & !N_48.Q & N_49.Q & N_50.Q
    # N_44.Q & N_45.Q & N_46.Q & N_47.Q & N_49.Q & N_51.Q
    # N_44.Q & N_45.Q & N_46.Q & N_47.Q & !N_48.Q & N_49.Q ; (47 pterms, 8 signals)
N_63.X2 = N_45.Q & N_47.Q ; (1 pterm, 2 signals)

N_7.D = N_5.Q ; (1 pterm, 1 signal)
N_7.C = N_4.Q ; (1 pterm, 1 signal)

N_8.D = N_6.Q ; (1 pterm, 1 signal)
N_8.C = N_4.Q ; (1 pterm, 1 signal)

N_9.D = N_8.Q ; (1 pterm, 1 signal)
N_9.C = N_4.Q ; (1 pterm, 1 signal)

OUT_A.D = !OUT_A.Q ; (1 pterm, 1 signal)
OUT_A.C = N_5.Q & N_7.Q & N_10.Q ; (1 pterm, 3 signals)
OUT_A.AP = N_6.Q & N_8.Q & N_9.Q ; (1 pterm, 3 signals)

OUT_B.D = OUT_A.Q & OUT_B.Q
    # !OUT_A.Q & !OUT_B.Q ; (2 pterms, 2 signals)
OUT_B.C = N_5.Q & N_7.Q & N_10.Q ; (1 pterm, 3 signals)
OUT_B.AP = N_6.Q & N_8.Q & N_9.Q ; (1 pterm, 3 signals)

START.D = !START.Q & CLOCK.Q & N_43.Q
    # START.Q & !CLOCK.Q
    # START.Q & !N_43.Q ; (3 pterms, 3 signals)
START.C = CLK ; (1 pterm, 1 signal)
START.AP = 0 ; (0 pterm, 0 signal)

point = !( N_52.Q & !N_53.Q ) ; (1 pterm, 2 signals)




