

================================================================
== Vivado HLS Report for 'Reorder_fft'
================================================================
* Date:           Wed Oct 28 21:42:40 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        FFT_test_3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.249|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4500|  4500|  4500|  4500|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  2576|  2576|        27|         10|          1|   256|    yes   |
        |- Loop 2  |  1920|  1920|         5|          4|          1|   480|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 27
  * Pipeline-1: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 2
  Pipeline-0 : II = 10, D = 27, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
  Pipeline-1 : II = 4, D = 5, States = { 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 29 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 2 
29 --> 30 
30 --> 35 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 30 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %Real_r) nounwind, !map !7"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %Imag) nounwind, !map !13"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @Reorder_fft_str) nounwind"   --->   Operation 38 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:9]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([1024 x float]* %Real_r, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:11]   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([1024 x float]* %Imag, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:12]   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* %Real_r, [1 x i8]* @p_str1, [12 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:15]   --->   Operation 42 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* %Imag, [1 x i8]* @p_str1, [12 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:16]   --->   Operation 43 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.76ns)   --->   "br label %0" [FFT_test_3/Reorder_FFT.cpp:44]   --->   Operation 44 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%c_0 = phi i11 [ 0, %meminst35.preheader ], [ %c, %hls_label_0 ]"   --->   Operation 45 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %c_0, i32 10)" [FFT_test_3/Reorder_FFT.cpp:44]   --->   Operation 46 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind"   --->   Operation 47 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %.preheader.preheader, label %hls_label_0" [FFT_test_3/Reorder_FFT.cpp:44]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i11 %c_0 to i10" [FFT_test_3/Reorder_FFT.cpp:44]   --->   Operation 49 'trunc' 'trunc_ln44' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ind1 = or i10 %trunc_ln44, 1" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 50 'or' 'ind1' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i11 %c_0 to i64" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 51 'zext' 'zext_ln52' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%Real_addr = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln52" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 52 'getelementptr' 'Real_addr' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (3.25ns)   --->   "%RE_vec_128_a = load volatile float* %Real_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 53 'load' 'RE_vec_128_a' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i10 %ind1 to i64" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 54 'zext' 'zext_ln54' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%Real_addr_2 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln54" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 55 'getelementptr' 'Real_addr_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%Imag_addr = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln54" [FFT_test_3/Reorder_FFT.cpp:55]   --->   Operation 56 'getelementptr' 'Imag_addr' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (3.25ns)   --->   "%Imag_load = load volatile float* %Imag_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:55]   --->   Operation 57 'load' 'Imag_load' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%Imag_addr_2 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln52" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 58 'getelementptr' 'Imag_addr_2' <Predicate = (!tmp_6)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%ind2 = or i10 %trunc_ln44, 2" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 59 'or' 'ind2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%ind3 = or i10 %trunc_ln44, 3" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 60 'or' 'ind3' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 61 [1/2] (3.25ns)   --->   "%RE_vec_128_a = load volatile float* %Real_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 61 'load' 'RE_vec_128_a' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i10 %ind2 to i64" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 62 'zext' 'zext_ln53' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%Real_addr_1 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln53" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 63 'getelementptr' 'Real_addr_1' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (3.25ns)   --->   "%RE_vec_128_b = load volatile float* %Real_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 64 'load' 'RE_vec_128_b' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 65 [1/2] (3.25ns)   --->   "%Imag_load = load volatile float* %Imag_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:55]   --->   Operation 65 'load' 'Imag_load' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i10 %ind3 to i64" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 66 'zext' 'zext_ln56' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%Real_addr_3 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln56" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 67 'getelementptr' 'Real_addr_3' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%Imag_addr_1 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln56" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 68 'getelementptr' 'Imag_addr_1' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 69 [2/2] (3.25ns)   --->   "%Imag_load_1 = load volatile float* %Imag_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 69 'load' 'Imag_load_1' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%Imag_addr_3 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln53" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 70 'getelementptr' 'Imag_addr_3' <Predicate = (!tmp_6)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 71 [1/2] (3.25ns)   --->   "%RE_vec_128_b = load volatile float* %Real_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 71 'load' 'RE_vec_128_b' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 72 [2/2] (3.25ns)   --->   "%Real_load = load volatile float* %Real_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 72 'load' 'Real_load' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 73 [1/2] (3.25ns)   --->   "%Imag_load_1 = load volatile float* %Imag_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 73 'load' 'Imag_load_1' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 74 [2/2] (3.25ns)   --->   "%IM_vec_128_a = load volatile float* %Imag_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 74 'load' 'IM_vec_128_a' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 8.24>
ST_5 : Operation 75 [1/2] (3.25ns)   --->   "%Real_load = load volatile float* %Real_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 75 'load' 'Real_load' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 76 [2/2] (3.25ns)   --->   "%Real_load_1 = load volatile float* %Real_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 76 'load' 'Real_load_1' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 77 [1/2] (3.25ns)   --->   "%IM_vec_128_a = load volatile float* %Imag_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 77 'load' 'IM_vec_128_a' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 78 [2/2] (3.25ns)   --->   "%IM_vec_128_b = load volatile float* %Imag_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 78 'load' 'IM_vec_128_b' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 79 [5/5] (7.25ns)   --->   "%tmp_1 = fadd float %RE_vec_128_b, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 79 'fadd' 'tmp_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast float %RE_vec_128_b to i32" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 80 'bitcast' 'bitcast_ln77' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.99ns)   --->   "%xor_ln77 = xor i32 %bitcast_ln77, -2147483648" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 81 'xor' 'xor_ln77' <Predicate = (!tmp_6)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln77_1 = bitcast i32 %xor_ln77 to float" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 82 'bitcast' 'bitcast_ln77_1' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_5 : Operation 83 [5/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %bitcast_ln77_1, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 83 'fadd' 'tmp_1_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.24>
ST_6 : Operation 84 [1/2] (3.25ns)   --->   "%Real_load_1 = load volatile float* %Real_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 84 'load' 'Real_load_1' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 85 [1/2] (3.25ns)   --->   "%IM_vec_128_b = load volatile float* %Imag_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 85 'load' 'IM_vec_128_b' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 86 [2/2] (3.25ns)   --->   "%Imag_load_4 = load volatile float* %Imag_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:63]   --->   Operation 86 'load' 'Imag_load_4' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 87 [2/2] (3.25ns)   --->   "%Real_load_2 = load volatile float* %Real_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:64]   --->   Operation 87 'load' 'Real_load_2' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 88 [4/5] (7.25ns)   --->   "%tmp_1 = fadd float %RE_vec_128_b, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 88 'fadd' 'tmp_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [4/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %bitcast_ln77_1, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 89 'fadd' 'tmp_1_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%bitcast_ln78 = bitcast float %Imag_load_1 to i32" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 90 'bitcast' 'bitcast_ln78' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.99ns)   --->   "%xor_ln78 = xor i32 %bitcast_ln78, -2147483648" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 91 'xor' 'xor_ln78' <Predicate = (!tmp_6)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%bitcast_ln78_1 = bitcast i32 %xor_ln78 to float" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 92 'bitcast' 'bitcast_ln78_1' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_6 : Operation 93 [5/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %bitcast_ln78_1, %Imag_load" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 93 'fadd' 'tmp_3_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 94 [1/2] (3.25ns)   --->   "%Imag_load_4 = load volatile float* %Imag_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:63]   --->   Operation 94 'load' 'Imag_load_4' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 95 [1/2] (3.25ns)   --->   "%Real_load_2 = load volatile float* %Real_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:64]   --->   Operation 95 'load' 'Real_load_2' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 96 [2/2] (3.25ns)   --->   "%Imag_load_5 = load volatile float* %Imag_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 96 'load' 'Imag_load_5' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 97 [2/2] (3.25ns)   --->   "%Real_load_3 = load volatile float* %Real_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:66]   --->   Operation 97 'load' 'Real_load_3' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 98 [3/5] (7.25ns)   --->   "%tmp_1 = fadd float %RE_vec_128_b, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 98 'fadd' 'tmp_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [5/5] (7.25ns)   --->   "%tmp_3 = fadd float %Real_load_1, %Real_load" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 99 'fadd' 'tmp_3' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [5/5] (7.25ns)   --->   "%tmp_7 = fadd float %IM_vec_128_b, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 100 'fadd' 'tmp_7' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [3/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %bitcast_ln77_1, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 101 'fadd' 'tmp_1_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [4/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %bitcast_ln78_1, %Imag_load" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 102 'fadd' 'tmp_3_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.24>
ST_8 : Operation 103 [1/2] (3.25ns)   --->   "%Imag_load_5 = load volatile float* %Imag_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 103 'load' 'Imag_load_5' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 104 [1/2] (3.25ns)   --->   "%Real_load_3 = load volatile float* %Real_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:66]   --->   Operation 104 'load' 'Real_load_3' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 105 [2/5] (7.25ns)   --->   "%tmp_1 = fadd float %RE_vec_128_b, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 105 'fadd' 'tmp_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [4/5] (7.25ns)   --->   "%tmp_3 = fadd float %Real_load_1, %Real_load" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 106 'fadd' 'tmp_3' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [4/5] (7.25ns)   --->   "%tmp_7 = fadd float %IM_vec_128_b, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 107 'fadd' 'tmp_7' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [2/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %bitcast_ln77_1, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 108 'fadd' 'tmp_1_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [3/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %bitcast_ln78_1, %Imag_load" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 109 'fadd' 'tmp_3_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%bitcast_ln83 = bitcast float %IM_vec_128_b to i32" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 110 'bitcast' 'bitcast_ln83' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.99ns)   --->   "%xor_ln83 = xor i32 %bitcast_ln83, -2147483648" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 111 'xor' 'xor_ln83' <Predicate = (!tmp_6)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%bitcast_ln83_1 = bitcast i32 %xor_ln83 to float" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 112 'bitcast' 'bitcast_ln83_1' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_8 : Operation 113 [5/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %bitcast_ln83_1, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 113 'fadd' 'tmp_7_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.24>
ST_9 : Operation 114 [1/5] (7.25ns)   --->   "%tmp_1 = fadd float %RE_vec_128_b, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 114 'fadd' 'tmp_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [3/5] (7.25ns)   --->   "%tmp_3 = fadd float %Real_load_1, %Real_load" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 115 'fadd' 'tmp_3' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [3/5] (7.25ns)   --->   "%tmp_7 = fadd float %IM_vec_128_b, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 116 'fadd' 'tmp_7' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [5/5] (7.25ns)   --->   "%tmp_9 = fadd float %Imag_load_5, %Imag_load_4" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 117 'fadd' 'tmp_9' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %bitcast_ln77_1, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 118 'fadd' 'tmp_1_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [2/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %bitcast_ln78_1, %Imag_load" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 119 'fadd' 'tmp_3_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [4/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %bitcast_ln83_1, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 120 'fadd' 'tmp_7_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%bitcast_ln84 = bitcast float %Real_load_3 to i32" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 121 'bitcast' 'bitcast_ln84' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.99ns)   --->   "%xor_ln84 = xor i32 %bitcast_ln84, -2147483648" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 122 'xor' 'xor_ln84' <Predicate = (!tmp_6)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%bitcast_ln84_1 = bitcast i32 %xor_ln84 to float" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 123 'bitcast' 'bitcast_ln84_1' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_9 : Operation 124 [5/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %bitcast_ln84_1, %Real_load_2" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 124 'fadd' 'tmp_9_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 125 [2/5] (7.25ns)   --->   "%tmp_3 = fadd float %Real_load_1, %Real_load" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 125 'fadd' 'tmp_3' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [2/5] (7.25ns)   --->   "%tmp_7 = fadd float %IM_vec_128_b, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 126 'fadd' 'tmp_7' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [4/5] (7.25ns)   --->   "%tmp_9 = fadd float %Imag_load_5, %Imag_load_4" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 127 'fadd' 'tmp_9' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %bitcast_ln78_1, %Imag_load" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 128 'fadd' 'tmp_3_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [3/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %bitcast_ln83_1, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 129 'fadd' 'tmp_7_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [4/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %bitcast_ln84_1, %Real_load_2" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 130 'fadd' 'tmp_9_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.24>
ST_11 : Operation 131 [1/5] (7.25ns)   --->   "%tmp_3 = fadd float %Real_load_1, %Real_load" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 131 'fadd' 'tmp_3' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 132 [1/5] (7.25ns)   --->   "%tmp_7 = fadd float %IM_vec_128_b, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 132 'fadd' 'tmp_7' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 133 [3/5] (7.25ns)   --->   "%tmp_9 = fadd float %Imag_load_5, %Imag_load_4" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 133 'fadd' 'tmp_9' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 134 [5/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_3_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 134 'fadd' 'tmp_5_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [2/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %bitcast_ln83_1, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 135 'fadd' 'tmp_7_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [3/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %bitcast_ln84_1, %Real_load_2" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 136 'fadd' 'tmp_9_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%bitcast_ln79_2 = bitcast float %tmp_3_1 to i32" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 137 'bitcast' 'bitcast_ln79_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.99ns)   --->   "%xor_ln79_1 = xor i32 %bitcast_ln79_2, -2147483648" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 138 'xor' 'xor_ln79_1' <Predicate = (!tmp_6)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%bitcast_ln79_3 = bitcast i32 %xor_ln79_1 to float" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 139 'bitcast' 'bitcast_ln79_3' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_11 : Operation 140 [5/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %bitcast_ln79_3, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 140 'fadd' 'tmp_5_3' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (1.63ns)   --->   "%c = add i11 4, %c_0" [FFT_test_3/Reorder_FFT.cpp:44]   --->   Operation 141 'add' 'c' <Predicate = (!tmp_6)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.24>
ST_12 : Operation 142 [5/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_3, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 142 'fadd' 'tmp_5' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 143 [2/5] (7.25ns)   --->   "%tmp_9 = fadd float %Imag_load_5, %Imag_load_4" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 143 'fadd' 'tmp_9' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 144 [4/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_3_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 144 'fadd' 'tmp_5_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [1/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %bitcast_ln83_1, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 145 'fadd' 'tmp_7_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [2/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %bitcast_ln84_1, %Real_load_2" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 146 'fadd' 'tmp_9_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%bitcast_ln79 = bitcast float %tmp_3 to i32" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 147 'bitcast' 'bitcast_ln79' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.99ns)   --->   "%xor_ln79 = xor i32 %bitcast_ln79, -2147483648" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 148 'xor' 'xor_ln79' <Predicate = (!tmp_6)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%bitcast_ln79_1 = bitcast i32 %xor_ln79 to float" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 149 'bitcast' 'bitcast_ln79_1' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_12 : Operation 150 [5/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %bitcast_ln79_1, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 150 'fadd' 'tmp_5_2' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 151 [4/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %bitcast_ln79_3, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 151 'fadd' 'tmp_5_3' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 152 [4/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_3, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 152 'fadd' 'tmp_5' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 153 [1/5] (7.25ns)   --->   "%tmp_9 = fadd float %Imag_load_5, %Imag_load_4" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 153 'fadd' 'tmp_9' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 154 [3/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_3_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 154 'fadd' 'tmp_5_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [1/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %bitcast_ln84_1, %Real_load_2" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 155 'fadd' 'tmp_9_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 156 [4/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %bitcast_ln79_1, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 156 'fadd' 'tmp_5_2' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 157 [3/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %bitcast_ln79_3, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 157 'fadd' 'tmp_5_3' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.24>
ST_14 : Operation 158 [3/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_3, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 158 'fadd' 'tmp_5' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 159 [5/5] (7.25ns)   --->   "%tmp_4 = fadd float %tmp_9, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 159 'fadd' 'tmp_4' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 160 [2/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_3_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 160 'fadd' 'tmp_5_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "%bitcast_ln85 = bitcast float %tmp_9_1 to i32" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 161 'bitcast' 'bitcast_ln85' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_14 : Operation 162 [1/1] (0.99ns)   --->   "%xor_ln85 = xor i32 %bitcast_ln85, -2147483648" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 162 'xor' 'xor_ln85' <Predicate = (!tmp_6)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%bitcast_ln85_1 = bitcast i32 %xor_ln85 to float" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 163 'bitcast' 'bitcast_ln85_1' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_14 : Operation 164 [5/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %bitcast_ln85_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 164 'fadd' 'tmp_10_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 165 [3/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %bitcast_ln79_1, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 165 'fadd' 'tmp_5_2' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 166 [2/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %bitcast_ln79_3, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 166 'fadd' 'tmp_5_3' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 167 [2/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_3, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 167 'fadd' 'tmp_5' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 168 [4/5] (7.25ns)   --->   "%tmp_4 = fadd float %tmp_9, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 168 'fadd' 'tmp_4' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 169 [1/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_3_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 169 'fadd' 'tmp_5_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 170 [4/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %bitcast_ln85_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 170 'fadd' 'tmp_10_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [2/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %bitcast_ln79_1, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 171 'fadd' 'tmp_5_2' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 172 [1/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %bitcast_ln79_3, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 172 'fadd' 'tmp_5_3' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.24>
ST_16 : Operation 173 [1/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_3, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 173 'fadd' 'tmp_5' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 174 [3/5] (7.25ns)   --->   "%tmp_4 = fadd float %tmp_9, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 174 'fadd' 'tmp_4' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 175 [3/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %bitcast_ln85_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 175 'fadd' 'tmp_10_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 176 [1/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %bitcast_ln79_1, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 176 'fadd' 'tmp_5_2' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 177 [1/1] (0.00ns)   --->   "%bitcast_ln85_2 = bitcast float %tmp_9 to i32" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 177 'bitcast' 'bitcast_ln85_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_16 : Operation 178 [1/1] (0.99ns)   --->   "%xor_ln85_1 = xor i32 %bitcast_ln85_2, -2147483648" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 178 'xor' 'xor_ln85_1' <Predicate = (!tmp_6)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "%bitcast_ln85_3 = bitcast i32 %xor_ln85_1 to float" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 179 'bitcast' 'bitcast_ln85_3' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_16 : Operation 180 [5/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %bitcast_ln85_3, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 180 'fadd' 'tmp_10_2' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 181 [2/5] (7.25ns)   --->   "%tmp_4 = fadd float %tmp_9, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 181 'fadd' 'tmp_4' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 182 [2/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %bitcast_ln85_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 182 'fadd' 'tmp_10_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 183 [4/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %bitcast_ln85_3, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 183 'fadd' 'tmp_10_2' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 184 [1/5] (7.25ns)   --->   "%tmp_4 = fadd float %tmp_9, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 184 'fadd' 'tmp_4' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 185 [1/1] (3.25ns)   --->   "store volatile float %tmp_5, float* %Real_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:87]   --->   Operation 185 'store' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 186 [1/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %bitcast_ln85_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 186 'fadd' 'tmp_10_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 187 [3/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %bitcast_ln85_3, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 187 'fadd' 'tmp_10_2' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 188 [5/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_9_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 188 'fadd' 'tmp_10_3' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 189 [1/1] (3.25ns)   --->   "store volatile float %tmp_4, float* %Imag_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:88]   --->   Operation 189 'store' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 190 [1/1] (3.25ns)   --->   "store volatile float %tmp_5_1, float* %Real_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:87]   --->   Operation 190 'store' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 191 [2/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %bitcast_ln85_3, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 191 'fadd' 'tmp_10_2' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 192 [4/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_9_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 192 'fadd' 'tmp_10_3' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 193 [1/1] (3.25ns)   --->   "store volatile float %tmp_10_1, float* %Imag_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:88]   --->   Operation 193 'store' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 194 [1/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %bitcast_ln85_3, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 194 'fadd' 'tmp_10_2' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 195 [1/1] (3.25ns)   --->   "store volatile float %tmp_5_2, float* %Real_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:87]   --->   Operation 195 'store' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 196 [3/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_9_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 196 'fadd' 'tmp_10_3' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 197 [1/1] (3.25ns)   --->   "store volatile float %tmp_10_2, float* %Imag_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:88]   --->   Operation 197 'store' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 198 [2/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_9_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 198 'fadd' 'tmp_10_3' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 199 [1/1] (3.25ns)   --->   "store volatile float %tmp_5_3, float* %Real_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:87]   --->   Operation 199 'store' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 200 [1/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_9_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 200 'fadd' 'tmp_10_3' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 0.00>

State 24 <SV = 23> <Delay = 0.00>

State 25 <SV = 24> <Delay = 0.00>

State 26 <SV = 25> <Delay = 0.00>

State 27 <SV = 26> <Delay = 0.00>

State 28 <SV = 27> <Delay = 3.25>
ST_28 : Operation 201 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [FFT_test_3/Reorder_FFT.cpp:44]   --->   Operation 201 'specregionbegin' 'tmp' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_28 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:45]   --->   Operation 202 'specpipeline' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_28 : Operation 203 [1/1] (3.25ns)   --->   "store volatile float %tmp_10_3, float* %Imag_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:88]   --->   Operation 203 'store' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 204 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp) nounwind" [FFT_test_3/Reorder_FFT.cpp:92]   --->   Operation 204 'specregionend' 'empty_5' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_28 : Operation 205 [1/1] (0.00ns)   --->   "br label %0" [FFT_test_3/Reorder_FFT.cpp:44]   --->   Operation 205 'br' <Predicate = (!tmp_6)> <Delay = 0.00>

State 29 <SV = 2> <Delay = 1.76>
ST_29 : Operation 206 [1/1] (1.76ns)   --->   "br label %.preheader" [FFT_test_3/Reorder_FFT.cpp:94]   --->   Operation 206 'br' <Predicate = true> <Delay = 1.76>

State 30 <SV = 3> <Delay = 3.25>
ST_30 : Operation 207 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ %i, %hls_label_2 ], [ 0, %.preheader.preheader ]"   --->   Operation 207 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 208 [1/1] (1.66ns)   --->   "%icmp_ln94 = icmp eq i9 %i_0, -32" [FFT_test_3/Reorder_FFT.cpp:94]   --->   Operation 208 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 209 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480) nounwind"   --->   Operation 209 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 210 [1/1] (1.82ns)   --->   "%i = add i9 %i_0, 1" [FFT_test_3/Reorder_FFT.cpp:94]   --->   Operation 210 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 211 [1/1] (0.00ns)   --->   "br i1 %icmp_ln94, label %1, label %hls_label_2" [FFT_test_3/Reorder_FFT.cpp:94]   --->   Operation 211 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i9 %i_0 to i64" [FFT_test_3/Reorder_FFT.cpp:98]   --->   Operation 212 'zext' 'zext_ln98' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_30 : Operation 213 [1/1] (0.00ns)   --->   "%lut_reorder_I_addr = getelementptr [480 x i10]* @lut_reorder_I, i64 0, i64 %zext_ln98" [FFT_test_3/Reorder_FFT.cpp:98]   --->   Operation 213 'getelementptr' 'lut_reorder_I_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_30 : Operation 214 [2/2] (3.25ns)   --->   "%indexI = load i10* %lut_reorder_I_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:98]   --->   Operation 214 'load' 'indexI' <Predicate = (!icmp_ln94)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>
ST_30 : Operation 215 [1/1] (0.00ns)   --->   "%lut_reorder_J_addr = getelementptr [480 x i10]* @lut_reorder_J, i64 0, i64 %zext_ln98" [FFT_test_3/Reorder_FFT.cpp:99]   --->   Operation 215 'getelementptr' 'lut_reorder_J_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_30 : Operation 216 [2/2] (3.25ns)   --->   "%indexJ = load i10* %lut_reorder_J_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:99]   --->   Operation 216 'load' 'indexJ' <Predicate = (!icmp_ln94)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>

State 31 <SV = 4> <Delay = 6.50>
ST_31 : Operation 217 [1/2] (3.25ns)   --->   "%indexI = load i10* %lut_reorder_I_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:98]   --->   Operation 217 'load' 'indexI' <Predicate = (!icmp_ln94)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>
ST_31 : Operation 218 [1/2] (3.25ns)   --->   "%indexJ = load i10* %lut_reorder_J_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:99]   --->   Operation 218 'load' 'indexJ' <Predicate = (!icmp_ln94)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>
ST_31 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i10 %indexI to i64" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 219 'zext' 'zext_ln101' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_31 : Operation 220 [1/1] (0.00ns)   --->   "%Real_addr_4 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln101" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 220 'getelementptr' 'Real_addr_4' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_31 : Operation 221 [2/2] (3.25ns)   --->   "%tempr = load volatile float* %Real_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 221 'load' 'tempr' <Predicate = (!icmp_ln94)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 222 [1/1] (0.00ns)   --->   "%Imag_addr_4 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln101" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 222 'getelementptr' 'Imag_addr_4' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_31 : Operation 223 [2/2] (3.25ns)   --->   "%tempi = load volatile float* %Imag_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 223 'load' 'tempi' <Predicate = (!icmp_ln94)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 32 <SV = 5> <Delay = 3.25>
ST_32 : Operation 224 [1/2] (3.25ns)   --->   "%tempr = load volatile float* %Real_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 224 'load' 'tempr' <Predicate = (!icmp_ln94)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 225 [1/2] (3.25ns)   --->   "%tempi = load volatile float* %Imag_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 225 'load' 'tempi' <Predicate = (!icmp_ln94)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i10 %indexJ to i64" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 226 'zext' 'zext_ln103' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_32 : Operation 227 [1/1] (0.00ns)   --->   "%Real_addr_5 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln103" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 227 'getelementptr' 'Real_addr_5' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_32 : Operation 228 [2/2] (3.25ns)   --->   "%Real_load_5 = load volatile float* %Real_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 228 'load' 'Real_load_5' <Predicate = (!icmp_ln94)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 229 [1/1] (0.00ns)   --->   "%Imag_addr_5 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln103" [FFT_test_3/Reorder_FFT.cpp:104]   --->   Operation 229 'getelementptr' 'Imag_addr_5' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_32 : Operation 230 [2/2] (3.25ns)   --->   "%Imag_load_7 = load volatile float* %Imag_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:104]   --->   Operation 230 'load' 'Imag_load_7' <Predicate = (!icmp_ln94)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 33 <SV = 6> <Delay = 6.50>
ST_33 : Operation 231 [1/2] (3.25ns)   --->   "%Real_load_5 = load volatile float* %Real_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 231 'load' 'Real_load_5' <Predicate = (!icmp_ln94)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 232 [1/1] (3.25ns)   --->   "store volatile float %Real_load_5, float* %Real_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 232 'store' <Predicate = (!icmp_ln94)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 233 [1/2] (3.25ns)   --->   "%Imag_load_7 = load volatile float* %Imag_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:104]   --->   Operation 233 'load' 'Imag_load_7' <Predicate = (!icmp_ln94)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 234 [1/1] (3.25ns)   --->   "store volatile float %Imag_load_7, float* %Imag_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:104]   --->   Operation 234 'store' <Predicate = (!icmp_ln94)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 34 <SV = 7> <Delay = 3.25>
ST_34 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind" [FFT_test_3/Reorder_FFT.cpp:95]   --->   Operation 235 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_34 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:96]   --->   Operation 236 'specpipeline' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_34 : Operation 237 [1/1] (3.25ns)   --->   "store volatile float %tempr, float* %Real_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:105]   --->   Operation 237 'store' <Predicate = (!icmp_ln94)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_34 : Operation 238 [1/1] (3.25ns)   --->   "store volatile float %tempi, float* %Imag_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:106]   --->   Operation 238 'store' <Predicate = (!icmp_ln94)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_34 : Operation 239 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_2) nounwind" [FFT_test_3/Reorder_FFT.cpp:107]   --->   Operation 239 'specregionend' 'empty_7' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_34 : Operation 240 [1/1] (0.00ns)   --->   "br label %.preheader" [FFT_test_3/Reorder_FFT.cpp:94]   --->   Operation 240 'br' <Predicate = (!icmp_ln94)> <Delay = 0.00>

State 35 <SV = 4> <Delay = 0.00>
ST_35 : Operation 241 [1/1] (0.00ns)   --->   "ret void" [FFT_test_3/Reorder_FFT.cpp:109]   --->   Operation 241 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c') with incoming values : ('c', FFT_test_3/Reorder_FFT.cpp:44) [15]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', FFT_test_3/Reorder_FFT.cpp:44) [15]  (0 ns)
	'getelementptr' operation ('Real_addr', FFT_test_3/Reorder_FFT.cpp:52) [27]  (0 ns)
	'load' operation ('RE_vec_128_a', FFT_test_3/Reorder_FFT.cpp:52) on array 'Real_r' [28]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'or' operation ('ind2', FFT_test_3/Reorder_FFT.cpp:49) [24]  (0 ns)
	'getelementptr' operation ('Real_addr_1', FFT_test_3/Reorder_FFT.cpp:53) [30]  (0 ns)
	'load' operation ('RE_vec_128_b', FFT_test_3/Reorder_FFT.cpp:53) on array 'Real_r' [31]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('RE_vec_128_b', FFT_test_3/Reorder_FFT.cpp:53) on array 'Real_r' [31]  (3.25 ns)

 <State 5>: 8.25ns
The critical path consists of the following:
	'xor' operation ('xor_ln77', FFT_test_3/Reorder_FFT.cpp:77) [59]  (0.993 ns)
	'fadd' operation ('tmp_1_1', FFT_test_3/Reorder_FFT.cpp:77) [61]  (7.26 ns)

 <State 6>: 8.25ns
The critical path consists of the following:
	'xor' operation ('xor_ln78', FFT_test_3/Reorder_FFT.cpp:78) [63]  (0.993 ns)
	'fadd' operation ('tmp_3_1', FFT_test_3/Reorder_FFT.cpp:78) [65]  (7.26 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', FFT_test_3/Reorder_FFT.cpp:77) [50]  (7.26 ns)

 <State 8>: 8.25ns
The critical path consists of the following:
	'xor' operation ('xor_ln83', FFT_test_3/Reorder_FFT.cpp:83) [68]  (0.993 ns)
	'fadd' operation ('tmp_7_1', FFT_test_3/Reorder_FFT.cpp:83) [70]  (7.26 ns)

 <State 9>: 8.25ns
The critical path consists of the following:
	'xor' operation ('xor_ln84', FFT_test_3/Reorder_FFT.cpp:84) [72]  (0.993 ns)
	'fadd' operation ('tmp_9_1', FFT_test_3/Reorder_FFT.cpp:84) [74]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3', FFT_test_3/Reorder_FFT.cpp:78) [51]  (7.26 ns)

 <State 11>: 8.25ns
The critical path consists of the following:
	'xor' operation ('xor_ln79_1', FFT_test_3/Reorder_FFT.cpp:79) [92]  (0.993 ns)
	'fadd' operation ('tmp_5_3', FFT_test_3/Reorder_FFT.cpp:79) [94]  (7.26 ns)

 <State 12>: 8.25ns
The critical path consists of the following:
	'xor' operation ('xor_ln79', FFT_test_3/Reorder_FFT.cpp:79) [82]  (0.993 ns)
	'fadd' operation ('tmp_5_2', FFT_test_3/Reorder_FFT.cpp:79) [84]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', FFT_test_3/Reorder_FFT.cpp:79) [52]  (7.26 ns)

 <State 14>: 8.25ns
The critical path consists of the following:
	'xor' operation ('xor_ln85', FFT_test_3/Reorder_FFT.cpp:85) [76]  (0.993 ns)
	'fadd' operation ('tmp_10_1', FFT_test_3/Reorder_FFT.cpp:85) [78]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', FFT_test_3/Reorder_FFT.cpp:79) [52]  (7.26 ns)

 <State 16>: 8.25ns
The critical path consists of the following:
	'xor' operation ('xor_ln85_1', FFT_test_3/Reorder_FFT.cpp:85) [86]  (0.993 ns)
	'fadd' operation ('tmp_10_2', FFT_test_3/Reorder_FFT.cpp:85) [88]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_4', FFT_test_3/Reorder_FFT.cpp:85) [55]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_4', FFT_test_3/Reorder_FFT.cpp:85) [55]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_10_2', FFT_test_3/Reorder_FFT.cpp:85) [88]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_10_2', FFT_test_3/Reorder_FFT.cpp:85) [88]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_10_3', FFT_test_3/Reorder_FFT.cpp:85) [95]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_10_3', FFT_test_3/Reorder_FFT.cpp:85) [95]  (7.26 ns)

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln88', FFT_test_3/Reorder_FFT.cpp:88) of variable 'tmp_10_3', FFT_test_3/Reorder_FFT.cpp:85 on array 'Imag' [97]  (3.25 ns)

 <State 29>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', FFT_test_3/Reorder_FFT.cpp:94) [104]  (1.77 ns)

 <State 30>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', FFT_test_3/Reorder_FFT.cpp:94) [104]  (0 ns)
	'getelementptr' operation ('lut_reorder_I_addr', FFT_test_3/Reorder_FFT.cpp:98) [113]  (0 ns)
	'load' operation ('indexI', FFT_test_3/Reorder_FFT.cpp:98) on array 'lut_reorder_I' [114]  (3.25 ns)

 <State 31>: 6.51ns
The critical path consists of the following:
	'load' operation ('indexI', FFT_test_3/Reorder_FFT.cpp:98) on array 'lut_reorder_I' [114]  (3.25 ns)
	'getelementptr' operation ('Real_addr_4', FFT_test_3/Reorder_FFT.cpp:101) [118]  (0 ns)
	'load' operation ('tempr', FFT_test_3/Reorder_FFT.cpp:101) on array 'Real_r' [119]  (3.25 ns)

 <State 32>: 3.25ns
The critical path consists of the following:
	'load' operation ('tempr', FFT_test_3/Reorder_FFT.cpp:101) on array 'Real_r' [119]  (3.25 ns)

 <State 33>: 6.51ns
The critical path consists of the following:
	'load' operation ('Real_load_5', FFT_test_3/Reorder_FFT.cpp:103) on array 'Real_r' [124]  (3.25 ns)
	'store' operation ('store_ln103', FFT_test_3/Reorder_FFT.cpp:103) of variable 'Real_load_5', FFT_test_3/Reorder_FFT.cpp:103 on array 'Real_r' [125]  (3.25 ns)

 <State 34>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln105', FFT_test_3/Reorder_FFT.cpp:105) of variable 'tempr', FFT_test_3/Reorder_FFT.cpp:101 on array 'Real_r' [129]  (3.25 ns)

 <State 35>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
