<HTML>
<HEAD>
<link type="text/css" rel="stylesheet" href="../../imc.css"></link>
<script type="text/javascript" src="../../sortable.js"></script>
<TITLE>IMC Report: ./cov_report_html</TITLE></HEAD>
<BODY>
<A NAME="_topcov"></A>
<P class="summary_title">Coverage   Summary Report, Instance-Based</P>

<P class="fs"><A STYLE="float: left" class="namet" HREF="../../index.html">Top Level Summary</A><A STYLE="float: right" class="namet" HREF="../../legend.html">Legend and Help</A></P>
<BR>
<TABLE class="detail_header"><TR class="detail"><TD>

<B>Instance name: </B>axi4_slave_top<BR>

<B>Type name: </B>axi4_slave_top<BR>

<B>File name: </B><A HREF="/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/axi4_Slave_top.sv" TARGET="_blank">/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/axi4_Slave_top.sv</A><BR>

</TD></TR></TABLE>

<BR>
<P class="subtitle">Coverage Summary Report, Instance-Based</P>
<TABLE class="sortable sml summary_table" id="totalTable">


<TR><TH class="wht">Overall</TH>
<TH class="wht">Overall Covered</TH>
<TH class="wht">Block</TH>
<TH class="wht">Expression</TH>
<TH class="wht">Toggle</TH>
<TH class="wht">FSM&nbsp;State</TH>
<TH class="wht">FSM&nbsp;Transition</TH>
<TH class="wht">Assertion</TH>
<TH class="wht">CoverGroup</TH>
<TH class="wht">CoverGroup Covered</TH>
<TH class="wht">name</TH>

</TR>

<TR><TD class="range70to74"><A HREF="">71.15%</A></TD>
<TD class="range70to74"><A HREF="">71.15%&nbsp;(148/208)</A></TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="range70to74"><A HREF="#_Togglecov">71.15%&nbsp;(148/208)</A></TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="namecell">axi4_slave_top</TD>

</TR>


</TABLE>
<A NAME="_Blockcov"></A>
<P class="detail_title">     Uncovered Block Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>axi4_slave_top<BR>
<B>Type name: </B>axi4_slave_top<BR>
<B>File name: </B><A HREF="/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/axi4_Slave_top.sv" TARGET="_blank">/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/axi4_Slave_top.sv</A><BR><B>Number of uncovered blocks: </B>0 of 0<BR>
<B>Number of unreachable blocks: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------

0 items found

</PRE>
<A NAME="_Expressioncov"></A>
<P class="detail_title">     Uncovered Expression Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>axi4_slave_top<BR>
<B>Type name: </B>axi4_slave_top<BR>
<B>File name: </B><A HREF="/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/axi4_Slave_top.sv" TARGET="_blank">/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/axi4_Slave_top.sv</A><BR><B>Number of uncovered expressions: </B>0 of 0<BR>
<B>Number of unreachable expressions: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------


0 items found

</PRE>
<A NAME="_Togglecov"></A>
<P class="detail_title">     Uncovered Toggle Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>axi4_slave_top<BR>
<B>Type name: </B>axi4_slave_top<BR>
<B>File name: </B><A HREF="/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/axi4_Slave_top.sv" TARGET="_blank">/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/axi4_Slave_top.sv</A><BR><B>Number of uncovered signal bits: </B>60 of 208<BR>
<B>Number of unreachable signal bits: </B>0<BR>
<B>Number of signal bits partially toggled(rise): </B>11 of 208<BR>
<B>Number of signal bits partially toggled(fall): </B>0 of 208<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          RST                       
0          1          0          AWLEN[7]                  
0          0          0          AWLEN[6]                  
0          1          0          AWLEN[5]                  
0          0          0          AWLEN[4]                  
0          1          0          AWLEN[3]                  
0          0          0          AWLEN[2]                  
0          0          0          AWLEN[0]                  
0          0          0          burst_length[7]           
0          0          0          burst_length[6]           
0          0          0          burst_length[5]           
0          0          0          burst_length[4]           
0          0          0          burst_length[3]           
0          0          0          burst_length[2]           
0          0          0          burst_length[1]           
0          0          0          burst_length[0]           
0          1          0          BID[3]                    
0          1          0          BID[2]                    
0          1          0          BID[1]                    
0          0          0          BRESP[1]                  
0          1          0          BRESP[0]                  
0          1          0          ARLEN[7]                  
0          1          0          ARLEN[6]                  
0          0          0          RDATA[31]                 
0          0          0          RDATA[30]                 
0          0          0          RDATA[29]                 
0          0          0          RDATA[28]                 
0          0          0          RDATA[27]                 
0          0          0          RDATA[26]                 
0          0          0          RDATA[25]                 
0          0          0          RDATA[24]                 
0          0          0          RDATA[23]                 
0          0          0          RDATA[22]                 
0          0          0          RDATA[21]                 
0          0          0          RDATA[20]                 
0          0          0          RDATA[19]                 
0          0          0          RDATA[18]                 
0          0          0          RDATA[17]                 
0          0          0          RDATA[16]                 
0          0          0          RDATA[15]                 
0          0          0          RDATA[14]                 
0          0          0          RDATA[13]                 
0          0          0          RDATA[12]                 
0          0          0          RDATA[11]                 
0          0          0          RDATA[10]                 
0          0          0          RDATA[9]                  
0          0          0          RDATA[8]                  
0          0          0          RDATA[7]                  
0          0          0          RDATA[6]                  
0          0          0          RDATA[5]                  
0          0          0          RDATA[4]                  
0          0          0          RDATA[3]                  
0          0          0          RDATA[2]                  
0          0          0          RDATA[1]                  
0          0          0          RDATA[0]                  
0          1          0          stored_awid[3]            
0          0          0          stored_awid_in[3]         
0          0          0          stored_awid_in[2]         
0          0          0          stored_awid_in[1]         
0          0          0          stored_awid_in[0]         

</PRE>
<A NAME="_Fsmcov"></A>
<P class="detail_title">     Uncovered Fsm Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>axi4_slave_top<BR>
<B>Type name: </B>axi4_slave_top<BR>
<B>File name: </B><A HREF="/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/axi4_Slave_top.sv" TARGET="_blank">/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/axi4_Slave_top.sv</A><BR>

</TD></TR></TABLE>

<PRE class="detail_report_text">

0 items found

</PRE>
<A NAME="_Assertioncov"></A>
<P class="detail_title">     Uncovered Assertion Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>axi4_slave_top<BR>
<B>Type name: </B>axi4_slave_top<BR>
<B>File name: </B><A HREF="/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/axi4_Slave_top.sv" TARGET="_blank">/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/axi4_Slave_top.sv</A><BR><B>Number of uncovered assertions: </B>0 of 0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Finished Failed Assertion                      Line  Source Code                    
------------------------------------------------------------------------------------

0 items found

</PRE>
<A NAME="_CoverGroupcov"></A>
<P class="detail_title">     Covered+Uncovered+Excluded+UNR CoverGroup Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>axi4_slave_top<BR>
<B>Type name: </B>axi4_slave_top<BR>
<B>File name: </B><A HREF="/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/axi4_Slave_top.sv" TARGET="_blank">/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/axi4_Slave_top.sv</A><BR><B>Number of covered cover bins: </B>0 of 0<BR>
<B>Number of uncovered cover bins: </B>0 of 0<BR>
<B>Number of excluded cover bins: </B>0<BR>


</TD></TR></TABLE>

</TD></TR></TABLE>

<PRE class="detail_report_text">

0 items found

</PRE>
