#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Mar 29 14:51:13 2020
# Process ID: 9536
# Current directory: E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15056 E:\workspace\nexys4_ddr_practice\example_4_accel_spi\nexys4_ddr_accel_spi\nexys4_ddr_accel_spi.xpr
# Log file: E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/vivado.log
# Journal file: E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.xpr
update_compile_order -fileset sources_1
open_run impl_1
open_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
open_hw_manager
connect_hw_server -url localhost:3121 -allow_non_jtag
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210292A8B3A1A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210292A8B3A1A]
open_hw_target
set_property PROGRAM.FILE {E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.runs/impl_1/accel_spi_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.runs/impl_1/accel_spi_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
add_files -norecurse {E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.srcs/sources_1/new/acl_model_v2.vhd E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.srcs/sources_1/new/accel_spi_rw_tb.vhd}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.srcs/sources_1/new/accel_spi_rw_tb.vhd] -no_script -reset -force -quiet
remove_files  E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.srcs/sources_1/new/accel_spi_rw_tb.vhd
file mkdir E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.srcs/sim_1/new/gg.vhd w ]
add_files -fileset sim_1 E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.srcs/sim_1/new/gg.vhd
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.srcs/sim_1/new/gg.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.srcs/sim_1/new/gg.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.srcs/sim_1/new/accel_spi_rw_tb.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top accel_spi_rw_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
close [ open E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.srcs/sources_1/new/accel_spi_rw.vhd w ]
add_files E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.srcs/sources_1/new/accel_spi_rw.vhd
update_compile_order -fileset sources_1
close_design
synth_design -rtl -name rtl_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source accel_spi_rw_tb.tcl
close_sim
launch_simulation
close_project
open_project E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.xpr
launch_simulation
update_compile_order -fileset sources_1
