/*
 * Copyright (c) 2020 ASPEED
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_RESET_AST1030_H_
#define ZEPHYR_INCLUDE_DT_BINDINGS_RESET_AST1030_H_

#define RST_VAL_DECLARE(assert_offset, deassert_offset, bit) \
        ((assert_offset << 16) | (deassert_offset << 8) | (bit) )

#define ASPEED_RESET_ESPI		RST_VAL_DECLARE(0x50, 0x54, 25)
#define ASPEED_RESET_ADC		RST_VAL_DECLARE(0x50, 0x54, 23)
#define ASPEED_RESET_JTAG_M1	RST_VAL_DECLARE(0x50, 0x54, 22)
#define ASPEED_RESET_JTAG_M0	RST_VAL_DECLARE(0x40, 0x44, 22)
#define ASPEED_RESET_I3C3		RST_VAL_DECLARE(0x50, 0x54, 11)
#define ASPEED_RESET_I3C2		RST_VAL_DECLARE(0x50, 0x54, 10)
#define ASPEED_RESET_I3C1		RST_VAL_DECLARE(0x50, 0x54, 9)
#define ASPEED_RESET_I3C0		RST_VAL_DECLARE(0x50, 0x54, 8)
#define ASPEED_RESET_PWM_TACH	RST_VAL_DECLARE(0x50, 0x54, 5)
#define ASPEED_RESET_PECI		RST_VAL_DECLARE(0x50, 0x54, 4)
#define ASPEED_RESET_I2C		RST_VAL_DECLARE(0x50, 0x54, 2)


#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_RESET_AST1030_H_ */
