<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › media › video › adv7343_regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>adv7343_regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * ADV7343 encoder related structure and register definitions</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009 Texas Instruments Incorporated - http://www.ti.com/</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License as</span>
<span class="cm"> * published by the Free Software Foundation version 2.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed .as is. WITHOUT ANY WARRANTY of any</span>
<span class="cm"> * kind, whether express or implied; without even the implied warranty</span>
<span class="cm"> * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef ADV7343_REG_H</span>
<span class="cp">#define ADV7343_REGS_H</span>

<span class="k">struct</span> <span class="n">adv7343_std_info</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">standard_val3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">fsc_val</span><span class="p">;</span>
	<span class="n">v4l2_std_id</span> <span class="n">stdid</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* Register offset macros */</span>
<span class="cp">#define ADV7343_POWER_MODE_REG		(0x00)</span>
<span class="cp">#define ADV7343_MODE_SELECT_REG		(0x01)</span>
<span class="cp">#define ADV7343_MODE_REG0		(0x02)</span>

<span class="cp">#define ADV7343_DAC2_OUTPUT_LEVEL	(0x0b)</span>

<span class="cp">#define ADV7343_SOFT_RESET		(0x17)</span>

<span class="cp">#define ADV7343_HD_MODE_REG1		(0x30)</span>
<span class="cp">#define ADV7343_HD_MODE_REG2		(0x31)</span>
<span class="cp">#define ADV7343_HD_MODE_REG3		(0x32)</span>
<span class="cp">#define ADV7343_HD_MODE_REG4		(0x33)</span>
<span class="cp">#define ADV7343_HD_MODE_REG5		(0x34)</span>
<span class="cp">#define ADV7343_HD_MODE_REG6		(0x35)</span>

<span class="cp">#define ADV7343_HD_MODE_REG7		(0x39)</span>

<span class="cp">#define ADV7343_SD_MODE_REG1		(0x80)</span>
<span class="cp">#define ADV7343_SD_MODE_REG2		(0x82)</span>
<span class="cp">#define ADV7343_SD_MODE_REG3		(0x83)</span>
<span class="cp">#define ADV7343_SD_MODE_REG4		(0x84)</span>
<span class="cp">#define ADV7343_SD_MODE_REG5		(0x86)</span>
<span class="cp">#define ADV7343_SD_MODE_REG6		(0x87)</span>
<span class="cp">#define ADV7343_SD_MODE_REG7		(0x88)</span>
<span class="cp">#define ADV7343_SD_MODE_REG8		(0x89)</span>

<span class="cp">#define ADV7343_FSC_REG0		(0x8C)</span>
<span class="cp">#define ADV7343_FSC_REG1		(0x8D)</span>
<span class="cp">#define ADV7343_FSC_REG2		(0x8E)</span>
<span class="cp">#define ADV7343_FSC_REG3		(0x8F)</span>

<span class="cp">#define ADV7343_SD_CGMS_WSS0		(0x99)</span>

<span class="cp">#define ADV7343_SD_HUE_REG		(0xA0)</span>
<span class="cp">#define ADV7343_SD_BRIGHTNESS_WSS	(0xA1)</span>

<span class="cm">/* Default values for the registers */</span>
<span class="cp">#define ADV7343_POWER_MODE_REG_DEFAULT		(0x10)</span>
<span class="cp">#define ADV7343_HD_MODE_REG1_DEFAULT		(0x3C)	</span><span class="cm">/* Changed Default</span>
<span class="cm">							   720p EAVSAV code*/</span><span class="cp"></span>
<span class="cp">#define ADV7343_HD_MODE_REG2_DEFAULT		(0x01)	</span><span class="cm">/* Changed Pixel data</span>
<span class="cm">							   valid */</span><span class="cp"></span>
<span class="cp">#define ADV7343_HD_MODE_REG3_DEFAULT		(0x00)	</span><span class="cm">/* Color delay 0 clks */</span><span class="cp"></span>
<span class="cp">#define ADV7343_HD_MODE_REG4_DEFAULT		(0xE8)	</span><span class="cm">/* Changed */</span><span class="cp"></span>
<span class="cp">#define ADV7343_HD_MODE_REG5_DEFAULT		(0x08)</span>
<span class="cp">#define ADV7343_HD_MODE_REG6_DEFAULT		(0x00)</span>
<span class="cp">#define ADV7343_HD_MODE_REG7_DEFAULT		(0x00)</span>
<span class="cp">#define ADV7343_SD_MODE_REG8_DEFAULT		(0x00)</span>
<span class="cp">#define ADV7343_SOFT_RESET_DEFAULT		(0x02)</span>
<span class="cp">#define ADV7343_COMPOSITE_POWER_VALUE		(0x80)</span>
<span class="cp">#define ADV7343_COMPONENT_POWER_VALUE		(0x1C)</span>
<span class="cp">#define ADV7343_SVIDEO_POWER_VALUE		(0x60)</span>
<span class="cp">#define ADV7343_SD_HUE_REG_DEFAULT		(127)</span>
<span class="cp">#define ADV7343_SD_BRIGHTNESS_WSS_DEFAULT	(0x03)</span>

<span class="cp">#define ADV7343_SD_CGMS_WSS0_DEFAULT		(0x10)</span>

<span class="cp">#define ADV7343_SD_MODE_REG1_DEFAULT		(0x00)</span>
<span class="cp">#define ADV7343_SD_MODE_REG2_DEFAULT		(0xC9)</span>
<span class="cp">#define ADV7343_SD_MODE_REG3_DEFAULT		(0x10)</span>
<span class="cp">#define ADV7343_SD_MODE_REG4_DEFAULT		(0x01)</span>
<span class="cp">#define ADV7343_SD_MODE_REG5_DEFAULT		(0x02)</span>
<span class="cp">#define ADV7343_SD_MODE_REG6_DEFAULT		(0x0C)</span>
<span class="cp">#define ADV7343_SD_MODE_REG7_DEFAULT		(0x04)</span>
<span class="cp">#define ADV7343_SD_MODE_REG8_DEFAULT		(0x00)</span>

<span class="cm">/* Bit masks for Mode Select Register */</span>
<span class="cp">#define INPUT_MODE_MASK			(0x70)</span>
<span class="cp">#define SD_INPUT_MODE			(0x00)</span>
<span class="cp">#define HD_720P_INPUT_MODE		(0x10)</span>
<span class="cp">#define HD_1080I_INPUT_MODE		(0x10)</span>

<span class="cm">/* Bit masks for Mode Register 0 */</span>
<span class="cp">#define TEST_PATTERN_BLACK_BAR_EN	(0x04)</span>
<span class="cp">#define YUV_OUTPUT_SELECT		(0x20)</span>
<span class="cp">#define RGB_OUTPUT_SELECT		(0xDF)</span>

<span class="cm">/* Bit masks for DAC output levels */</span>
<span class="cp">#define DAC_OUTPUT_LEVEL_MASK		(0xFF)</span>

<span class="cm">/* Bit masks for soft reset register */</span>
<span class="cp">#define SOFT_RESET			(0x02)</span>

<span class="cm">/* Bit masks for HD Mode Register 1 */</span>
<span class="cp">#define OUTPUT_STD_MASK		(0x03)</span>
<span class="cp">#define OUTPUT_STD_SHIFT	(0)</span>
<span class="cp">#define OUTPUT_STD_EIA0_2	(0x00)</span>
<span class="cp">#define OUTPUT_STD_EIA0_1	(0x01)</span>
<span class="cp">#define OUTPUT_STD_FULL		(0x02)</span>
<span class="cp">#define EMBEDDED_SYNC		(0x04)</span>
<span class="cp">#define EXTERNAL_SYNC		(0xFB)</span>
<span class="cp">#define STD_MODE_SHIFT		(3)</span>
<span class="cp">#define STD_MODE_MASK		(0x1F)</span>
<span class="cp">#define STD_MODE_720P		(0x05)</span>
<span class="cp">#define STD_MODE_720P_25	(0x08)</span>
<span class="cp">#define STD_MODE_720P_30	(0x07)</span>
<span class="cp">#define STD_MODE_720P_50	(0x06)</span>
<span class="cp">#define STD_MODE_1080I		(0x0D)</span>
<span class="cp">#define STD_MODE_1080I_25fps	(0x0E)</span>
<span class="cp">#define STD_MODE_1080P_24	(0x12)</span>
<span class="cp">#define STD_MODE_1080P_25	(0x10)</span>
<span class="cp">#define STD_MODE_1080P_30	(0x0F)</span>
<span class="cp">#define STD_MODE_525P		(0x00)</span>
<span class="cp">#define STD_MODE_625P		(0x03)</span>

<span class="cm">/* Bit masks for SD Mode Register 1 */</span>
<span class="cp">#define SD_STD_MASK		(0x03)</span>
<span class="cp">#define SD_STD_NTSC		(0x00)</span>
<span class="cp">#define SD_STD_PAL_BDGHI	(0x01)</span>
<span class="cp">#define SD_STD_PAL_M		(0x02)</span>
<span class="cp">#define SD_STD_PAL_N		(0x03)</span>
<span class="cp">#define SD_LUMA_FLTR_MASK	(0x7)</span>
<span class="cp">#define SD_LUMA_FLTR_SHIFT	(0x2)</span>
<span class="cp">#define SD_CHROMA_FLTR_MASK	(0x7)</span>
<span class="cp">#define SD_CHROMA_FLTR_SHIFT	(0x5)</span>

<span class="cm">/* Bit masks for SD Mode Register 2 */</span>
<span class="cp">#define SD_PBPR_SSAF_EN		(0x01)</span>
<span class="cp">#define SD_PBPR_SSAF_DI		(0xFE)</span>
<span class="cp">#define SD_DAC_1_DI		(0xFD)</span>
<span class="cp">#define SD_DAC_2_DI		(0xFB)</span>
<span class="cp">#define SD_PEDESTAL_EN		(0x08)</span>
<span class="cp">#define SD_PEDESTAL_DI		(0xF7)</span>
<span class="cp">#define SD_SQUARE_PIXEL_EN	(0x10)</span>
<span class="cp">#define SD_SQUARE_PIXEL_DI	(0xEF)</span>
<span class="cp">#define SD_PIXEL_DATA_VALID	(0x40)</span>
<span class="cp">#define SD_ACTIVE_EDGE_EN	(0x80)</span>
<span class="cp">#define SD_ACTIVE_EDGE_DI	(0x7F)</span>

<span class="cm">/* Bit masks for HD Mode Register 6 */</span>
<span class="cp">#define HD_RGB_INPUT_EN		(0x02)</span>
<span class="cp">#define HD_RGB_INPUT_DI		(0xFD)</span>
<span class="cp">#define HD_PBPR_SYNC_EN		(0x04)</span>
<span class="cp">#define HD_PBPR_SYNC_DI		(0xFB)</span>
<span class="cp">#define HD_DAC_SWAP_EN		(0x08)</span>
<span class="cp">#define HD_DAC_SWAP_DI		(0xF7)</span>
<span class="cp">#define HD_GAMMA_CURVE_A	(0xEF)</span>
<span class="cp">#define HD_GAMMA_CURVE_B	(0x10)</span>
<span class="cp">#define HD_GAMMA_EN		(0x20)</span>
<span class="cp">#define HD_GAMMA_DI		(0xDF)</span>
<span class="cp">#define HD_ADPT_FLTR_MODEB	(0x40)</span>
<span class="cp">#define HD_ADPT_FLTR_MODEA	(0xBF)</span>
<span class="cp">#define HD_ADPT_FLTR_EN		(0x80)</span>
<span class="cp">#define HD_ADPT_FLTR_DI		(0x7F)</span>

<span class="cp">#define ADV7343_BRIGHTNESS_MAX	(127)</span>
<span class="cp">#define ADV7343_BRIGHTNESS_MIN	(0)</span>
<span class="cp">#define ADV7343_BRIGHTNESS_DEF	(3)</span>
<span class="cp">#define ADV7343_HUE_MAX		(255)</span>
<span class="cp">#define ADV7343_HUE_MIN		(0)</span>
<span class="cp">#define ADV7343_HUE_DEF		(127)</span>
<span class="cp">#define ADV7343_GAIN_MAX	(64)</span>
<span class="cp">#define ADV7343_GAIN_MIN	(-64)</span>
<span class="cp">#define ADV7343_GAIN_DEF	(0)</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
