{
    "DESIGN_NAME": "user_proj_example",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/defines.v",
        "dir::../../verilog/rtl/user_proj_example.v"
    ],
    
    
    "EXTRA_LEFS": "dir::macros/lef/*.lef",
    "EXTRA_GDS_FILES": "dir::macros/gds/*.gds",
    "MACRO_PLACEMENT_CFG": "dir::macro.cfg",
    "FP_PDN_VERTICAL_LAYER":"met4",
    "FP_PDN_HORIZONTAL_LAYER":"met3",
     "VERILOG_FILES_BLACKBOX": [
        "dir::../../verilog/rtl/core_flat_v4.v"
    ],
    "FP_PDN_MACRO_HOOKS": ["core_flat_v4 vdda1 vssa1 vdda1 vssa1,",
    "core_flat_v4 vccd1 vssd1 vccd1 vssd1"
    ],
    
    
    "CLOCK_PERIOD": 25,
    "CLOCK_PORT": "",
    "CLOCK_NET": "counter.clk",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 1400 1400",
    
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "MAX_TRANSITION_CONSTRAINT": 1.0,
    "MAX_FANOUT_CONSTRAINT": 16,
    "PL_TARGET_DENSITY": 0.55,
    "PL_RESIZER_SETUP_SLACK_MARGIN": 0.4,
    "GLB_RESIZER_SETUP_SLACK_MARGIN": 0.2,
    "GLB_RESIZER_HOLD_SLACK_MARGIN": 0.2,
    "PL_RESIZER_HOLD_SLACK_MARGIN": 0.4,
    "MAGIC_DEF_LABELS": 0,
    "SYNTH_BUFFERING": 0,
    "RUN_HEURISTIC_DIODE_INSERTION": 1,
    "HEURISTIC_ANTENNA_THRESHOLD": 110,    
    "GRT_REPAIR_ANTENNAS": 1,
   
   
    "VDD_NETS": [
        "vccd1",
        "vdda1"
    ],
    "GND_NETS": [
        "vssd1",
        "vssa1"
    ],
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
    "FP_PDN_SKIPTRIM":true,
    "RUN_IRDROP_REPORT":false,
    "LVS_CONNECT_BY_LABEL":true,
    "RSZ_DONT_TOUCH_LIST":["vdda1","vssa1","analog_io1","analog_io2","analog_io13"],
    


    "IO_SYNC": 0,
    "BASE_SDC_FILE": "dir::base_user_proj_example.sdc",
    "RUN_CVC": 1,
    "pdk::sky130*": {
        "FP_CORE_UTIL": 45,
        "RT_MAX_LAYER": "met4",
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 25
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
    },
    "pdk::gf180mcuC": {
        "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
        "CLOCK_PERIOD": 24.0,
        "FP_CORE_UTIL": 40,
        "RT_MAX_LAYER": "Metal4",
        "SYNTH_MAX_FANOUT": 4,
        "PL_TARGET_DENSITY": 0.45
    }
}
