@W: MT530 :"e:\3122008883\j3122008883_slc\hdl\cyq_slc.v":54:5:54:10|Found inferred clock cyq_74HC161|clk which controls 4 sequential elements including Q[3:0]. This clock has no specified timing constraint which may adversely impact design performance. 
