 
****************************************
Report : timing
        -path full_clock
        -delay min
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 1
        -transition_time
        -crosstalk_delta
        -capacitance
Design : img2_jtag_tap_wrap
Scenario(s): norm.tt0p8v85c.typical_CCworst norm.ffgnp0p88vm40c.rcbest_CCbest norm.ssgnp0p72v125c.rcworst_CCworst
Version: P-2019.03-SP4
Date   : Wed Nov 20 19:47:40 2024
****************************************

 * Some/all delay information is back-annotated.
Wire Load Model Mode: Inactive.

  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0]
            (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                       0.500      0.500 r                                          
  tdi (in)                                                    0.009                0.927     0.004      0.504 r    (61.56,13.63)                         
  tdi (net)                      6        0.006                                    0.930     0.000      0.504 r    [0.00,0.01]                           
  U286/I (BUFFD5BWP16P90CPD)                        0.000     0.009     0.000      0.930     0.001 *    0.505 r    (59.06,17.92)                         0.80
  U286/Z (BUFFD5BWP16P90CPD)                                  0.076                0.927     0.052      0.557 r    (59.53,17.92)                         0.80
  dbg_datm_si[0] (net)           1        0.100                                    0.930     0.000      0.557 r    [0.00,0.10]                           
  dbg_datm_si[0] (out)                              0.000     0.076     0.000      0.930     0.009 *    0.566 r    (61.56,16.99)                         
  data arrival time                                                                                     0.566                                            

  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  clock uncertainty                                                                          0.048      0.048                                            
  output external delay                                                                     -0.500     -0.452                                            
  data required time                                                                                   -0.452                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   -0.452                                            
  data arrival time                                                                                    -0.566                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           1.018                                            


  Startpoint: dbg_rstatn[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_rstatn_r0_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.500      0.500 f                                          
  dbg_rstatn[0] (in)                                                         0.005                0.927     0.001      0.501 f    (61.56,15.31)                         
  dbg_rstatn[0] (net)                           1        0.001                                    0.930     0.000      0.501 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/D (DFCNQD1BWP16P90CPD)     0.000     0.005     0.000      0.930     0.000 *    0.501 f    (57.06,17.29)                         0.80
  data arrival time                                                                                                    0.501                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.048      0.048                                            
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                                             0.000      0.048 r                                          
  library hold time                                                                                         0.022      0.070                                            
  data required time                                                                                                   0.070                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.070                                            
  data arrival time                                                                                                   -0.501                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.431                                            


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_dat_cp[0]
            (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.040     0.000      0.930     0.000      0.000 r    (51.77, 8.76)          i              0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_/Q (DFCNQD1BWP16P90CPD)
                                                                             0.018                0.927     0.070      0.070 f    (51.51, 8.72)                         0.80
  instruct_type[3] (net)                        6        0.004                                    0.930     0.000      0.070 f    [0.00,0.00]                           
  U285/I (INVD1BWP16P90CPD)                                        0.000     0.018     0.000      0.930     0.000 *    0.070 f    (51.46,11.66)                         0.80
  U285/ZN (INVD1BWP16P90CPD)                                                 0.014                0.927     0.014      0.084 r    (51.53,11.67)                         0.80
  n133 (net)                                    4        0.003                                    0.930     0.000      0.084 r    [0.00,0.00]                           
  U480/A2 (ND2D1BWP16P90CPD)                                       0.000     0.014     0.000      0.930     0.000 *    0.084 r    (51.11,11.01)                         0.80
  U480/ZN (ND2D1BWP16P90CPD)                                                 0.022                0.927     0.019      0.103 f    (51.21,10.98)                         0.80
  n211 (net)                                    3        0.003                                    0.930     0.000      0.103 f    [0.00,0.00]                           
  U275/A2 (OR2D1BWP16P90CPD)                                       0.000     0.022     0.000      0.930     0.000 *    0.103 f    (54.27,10.10)                         0.80
  U275/Z (OR2D1BWP16P90CPD)                                                  0.011                0.927     0.022      0.125 f    (54.42,10.10)                         0.80
  n487 (net)                                    1        0.002                                    0.930     0.000      0.125 f    [0.00,0.00]                           
  U269/I (INVD1BWP16P90CPDULVT)                                    0.000     0.011     0.000      0.930     0.000 *    0.125 f    (60.38,11.95)                         0.80
  U269/ZN (INVD1BWP16P90CPDULVT)                                             0.241                0.927     0.128      0.253 r    (60.45,11.96)                         0.80
  dbg_dat_cp[0] (net)                           1        0.100                                    0.930     0.000      0.253 r    [0.00,0.10]                           
  dbg_dat_cp[0] (out)                                              0.000     0.241     0.000      0.930     0.006 *    0.259 r    (61.56,11.71)                         
  data arrival time                                                                                                    0.259                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.048      0.048                                            
  output external delay                                                                                    -0.500     -0.452                                            
  data required time                                                                                                  -0.452                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  -0.452                                            
  data arrival time                                                                                                   -0.259                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.711                                            


  Startpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.040     0.000      0.930     0.000      0.000 r    (54.07,16.89)          i              0.80
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/Q (DFCNQD1BWP16P90CPD)           0.006                0.927     0.062      0.062 f    (53.82,16.85)                         0.80
  i_img2_jtag_attn_dbg_attn_flags_r0_0_ (net)
                                                1        0.001                                    0.930     0.000      0.062 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/D (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.006     0.000      0.930     0.000 *    0.062 f    (53.86,18.09)                         0.80
  data arrival time                                                                                                    0.062                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.048      0.048                                            
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)                                         0.000      0.048 r                                          
  library hold time                                                                                         0.022      0.070                                            
  data required time                                                                                                   0.070                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.070                                            
  data arrival time                                                                                                   -0.062                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.008                                            


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0]
            (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                       0.500      0.500 r                                          
  tdi (in)                                                    0.007                0.912     0.003      0.503 r    (61.56,13.63)                         
  tdi (net)                      6        0.006                                    0.930     0.000      0.503 r    [0.00,0.01]                           
  U286/I (BUFFD5BWP16P90CPD)                        0.000     0.007     0.000      0.930     0.000 *    0.504 r    (59.06,17.92)                         0.88
  U286/Z (BUFFD5BWP16P90CPD)                                  0.060                0.912     0.040      0.544 r    (59.53,17.92)                         0.88
  dbg_datm_si[0] (net)           1        0.100                                    0.930     0.000      0.544 r    [0.00,0.10]                           
  dbg_datm_si[0] (out)                              0.000     0.060     0.000      0.930     0.004 *    0.548 r    (61.56,16.99)                         
  data arrival time                                                                                     0.548                                            

  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  clock uncertainty                                                                          0.043      0.043                                            
  output external delay                                                                     -0.500     -0.457                                            
  data required time                                                                                   -0.457                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   -0.457                                            
  data arrival time                                                                                    -0.548                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           1.005                                            


  Startpoint: dbg_rstatn[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_rstatn_r0_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.500      0.500 f                                          
  dbg_rstatn[0] (in)                                                         0.004                0.912     0.001      0.501 f    (61.56,15.31)                         
  dbg_rstatn[0] (net)                           1        0.001                                    0.930     0.000      0.501 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/D (DFCNQD1BWP16P90CPD)     0.000     0.004     0.000      0.930     0.000 *    0.501 f    (57.06,17.29)                         0.88
  data arrival time                                                                                                    0.501                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.043      0.043                                            
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                                             0.000      0.043 r                                          
  library hold time                                                                                         0.020      0.063                                            
  data required time                                                                                                   0.063                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.063                                            
  data arrival time                                                                                                   -0.501                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.438                                            


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_dat_cp[0]
            (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.060     0.000      0.930     0.000      0.000 r    (51.77, 8.76)          i              0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_/Q (DFCNQD1BWP16P90CPD)
                                                                             0.016                0.912     0.053      0.053 r    (51.51, 8.72)                         0.88
  instruct_type[3] (net)                        6        0.004                                    0.930     0.000      0.053 r    [0.00,0.00]                           
  U285/I (INVD1BWP16P90CPD)                                        0.000     0.016     0.000      0.930     0.000 *    0.053 r    (51.46,11.66)                         0.88
  U285/ZN (INVD1BWP16P90CPD)                                                 0.011                0.912     0.011      0.064 f    (51.53,11.67)                         0.88
  n133 (net)                                    4        0.003                                    0.930     0.000      0.064 f    [0.00,0.00]                           
  U480/A2 (ND2D1BWP16P90CPD)                                       0.000     0.011     0.000      0.930     0.000 *    0.064 f    (51.11,11.01)                         0.88
  U480/ZN (ND2D1BWP16P90CPD)                                                 0.010                0.912     0.011      0.075 r    (51.21,10.98)                         0.88
  n211 (net)                                    3        0.003                                    0.930     0.000      0.075 r    [0.00,0.00]                           
  U275/A2 (OR2D1BWP16P90CPD)                                       0.000     0.010     0.000      0.930     0.000 *    0.075 r    (54.27,10.10)                         0.88
  U275/Z (OR2D1BWP16P90CPD)                                                  0.006                0.912     0.012      0.087 r    (54.42,10.10)                         0.88
  n487 (net)                                    1        0.002                                    0.930     0.000      0.087 r    [0.00,0.00]                           
  U269/I (INVD1BWP16P90CPDULVT)                                    0.000     0.006     0.000      0.930     0.000 *    0.087 r    (60.38,11.95)                         0.88
  U269/ZN (INVD1BWP16P90CPDULVT)                                             0.193                0.912     0.106      0.193 f    (60.45,11.96)                         0.88
  dbg_dat_cp[0] (net)                           1        0.100                                    0.930     0.000      0.193 f    [0.00,0.10]                           
  dbg_dat_cp[0] (out)                                              0.000     0.193     0.000      0.930     0.002 *    0.195 f    (61.56,11.71)                         
  data arrival time                                                                                                    0.195                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.043      0.043                                            
  output external delay                                                                                    -0.500     -0.457                                            
  data required time                                                                                                  -0.457                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  -0.457                                            
  data arrival time                                                                                                   -0.195                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.652                                            


  Startpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.060     0.000      0.930     0.000      0.000 r    (54.07,16.89)          i              0.88
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/Q (DFCNQD1BWP16P90CPD)           0.005                0.912     0.049      0.049 f    (53.82,16.85)                         0.88
  i_img2_jtag_attn_dbg_attn_flags_r0_0_ (net)
                                                1        0.001                                    0.930     0.000      0.049 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/D (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.005     0.000      0.930     0.000 *    0.049 f    (53.86,18.09)                         0.88
  data arrival time                                                                                                    0.049                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.043      0.043                                            
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)                                         0.000      0.043 r                                          
  library hold time                                                                                         0.020      0.063                                            
  data required time                                                                                                   0.063                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.063                                            
  data arrival time                                                                                                   -0.049                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.014                                            


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0]
            (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                       0.500      0.500 r                                          
  tdi (in)                                                    0.013                0.942     0.006      0.506 r    (61.56,13.63)                         
  tdi (net)                      6        0.006                                    0.930     0.000      0.506 r    [0.00,0.01]                           
  U286/I (BUFFD5BWP16P90CPD)                        0.000     0.013     0.000      0.930     0.001 *    0.507 r    (59.06,17.92)                         0.72
  U286/Z (BUFFD5BWP16P90CPD)                                  0.103                0.942     0.072      0.580 r    (59.53,17.92)                         0.72
  dbg_datm_si[0] (net)           1        0.100                                    0.930     0.000      0.580 r    [0.00,0.10]                           
  dbg_datm_si[0] (out)                              0.000     0.104     0.000      0.930     0.015 *    0.595 r    (61.56,16.99)                         
  data arrival time                                                                                     0.595                                            

  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  clock uncertainty                                                                          0.053      0.053                                            
  output external delay                                                                     -0.500     -0.447                                            
  data required time                                                                                   -0.447                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   -0.447                                            
  data arrival time                                                                                    -0.595                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           1.042                                            


  Startpoint: dbg_rstatn[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_rstatn_r0_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.500      0.500 f                                          
  dbg_rstatn[0] (in)                                                         0.008                0.942     0.002      0.502 f    (61.56,15.31)                         
  dbg_rstatn[0] (net)                           1        0.001                                    0.930     0.000      0.502 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/D (DFCNQD1BWP16P90CPD)     0.000     0.008     0.000      0.930     0.000 *    0.502 f    (57.06,17.29)                         0.72
  data arrival time                                                                                                    0.502                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.053      0.053                                            
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                                             0.000      0.053 r                                          
  library hold time                                                                                         0.046      0.099                                            
  data required time                                                                                                   0.099                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.099                                            
  data arrival time                                                                                                   -0.502                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.403                                            


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_dat_cp[0]
            (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.070     0.000      0.930     0.000      0.000 r    (51.77, 8.76)          i              0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_/Q (DFCNQD1BWP16P90CPD)
                                                                             0.025                0.942     0.115      0.115 f    (51.51, 8.72)                         0.72
  instruct_type[3] (net)                        6        0.004                                    0.930     0.000      0.115 f    [0.00,0.00]                           
  U285/I (INVD1BWP16P90CPD)                                        0.000     0.025     0.000      0.930     0.000 *    0.115 f    (51.46,11.66)                         0.72
  U285/ZN (INVD1BWP16P90CPD)                                                 0.019                0.942     0.020      0.135 r    (51.53,11.67)                         0.72
  n133 (net)                                    4        0.003                                    0.930     0.000      0.135 r    [0.00,0.00]                           
  U480/A2 (ND2D1BWP16P90CPD)                                       0.000     0.019     0.000      0.930     0.000 *    0.135 r    (51.11,11.01)                         0.72
  U480/ZN (ND2D1BWP16P90CPD)                                                 0.032                0.942     0.028      0.164 f    (51.21,10.98)                         0.72
  n211 (net)                                    3        0.003                                    0.930     0.000      0.164 f    [0.00,0.00]                           
  U275/A2 (OR2D1BWP16P90CPD)                                       0.000     0.032     0.000      0.930     0.000 *    0.164 f    (54.27,10.10)                         0.72
  U275/Z (OR2D1BWP16P90CPD)                                                  0.016                0.942     0.034      0.198 f    (54.42,10.10)                         0.72
  n487 (net)                                    1        0.001                                    0.930     0.000      0.198 f    [0.00,0.00]                           
  U269/I (INVD1BWP16P90CPDULVT)                                    0.000     0.016     0.000      0.930     0.000 *    0.198 f    (60.38,11.95)                         0.72
  U269/ZN (INVD1BWP16P90CPDULVT)                                             0.295                0.942     0.159      0.357 r    (60.45,11.96)                         0.72
  dbg_dat_cp[0] (net)                           1        0.100                                    0.930     0.000      0.357 r    [0.00,0.10]                           
  dbg_dat_cp[0] (out)                                              0.000     0.295     0.000      0.930     0.012 *    0.369 r    (61.56,11.71)                         
  data arrival time                                                                                                    0.369                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.053      0.053                                            
  output external delay                                                                                    -0.500     -0.447                                            
  data required time                                                                                                  -0.447                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  -0.447                                            
  data arrival time                                                                                                   -0.369                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.816                                            


  Startpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.070     0.000      0.930     0.000      0.000 r    (54.07,16.89)          i              0.72
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/Q (DFCNQD1BWP16P90CPD)           0.009                0.942     0.104      0.104 f    (53.82,16.85)                         0.72
  i_img2_jtag_attn_dbg_attn_flags_r0_0_ (net)
                                                1        0.001                                    0.930     0.000      0.104 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/D (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.009     0.000      0.930     0.000 *    0.104 f    (53.86,18.09)                         0.72
  data arrival time                                                                                                    0.104                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.053      0.053                                            
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)                                         0.000      0.053 r                                          
  library hold time                                                                                         0.046      0.099                                            
  data required time                                                                                                   0.099                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.099                                            
  data arrival time                                                                                                   -0.104                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.005                                            


1
