<profile>

<section name = "Vitis HLS Report for 'load_graph'" level="0">
<item name = "Date">Mon Apr 12 19:27:15 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">project_1</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4, ?, 40.000 ns, ?, 4, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_375_1">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
<column name="- VITIS_LOOP_379_2">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
<column name="- VITIS_LOOP_383_3">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 373, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 311, -</column>
<column name="Register">-, -, 823, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln375_1_fu_275_p2">+, 0, 0, 38, 31, 31</column>
<column name="add_ln375_fu_301_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln379_fu_358_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln383_fu_411_p2">+, 0, 0, 38, 31, 1</column>
<column name="mul_fu_256_p2">+, 0, 0, 39, 32, 32</column>
<column name="mul4_fu_325_p2">-, 0, 0, 39, 32, 32</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state21_pp1_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state32_pp2_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln375_1_fu_307_p2">icmp, 0, 0, 19, 31, 31</column>
<column name="icmp_ln375_fu_262_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln379_1_fu_364_p2">icmp, 0, 0, 19, 31, 31</column>
<column name="icmp_ln379_fu_330_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln383_1_fu_417_p2">icmp, 0, 0, 19, 31, 31</column>
<column name="icmp_ln383_fu_379_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">145, 29, 1, 29</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_i_1_phi_fu_222_p4">9, 2, 31, 62</column>
<column name="ap_phi_mux_i_2_phi_fu_234_p4">9, 2, 31, 62</column>
<column name="ap_phi_mux_i_phi_fu_210_p4">9, 2, 31, 62</column>
<column name="i_1_reg_218">9, 2, 31, 62</column>
<column name="i_2_reg_230">9, 2, 31, 62</column>
<column name="i_reg_206">9, 2, 31, 62</column>
<column name="m_axi_mem_ARADDR">20, 4, 64, 256</column>
<column name="m_axi_mem_ARLEN">20, 4, 32, 128</column>
<column name="mem_blk_n_AR">9, 2, 1, 2</column>
<column name="mem_blk_n_R">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln375_1_reg_464">31, 0, 31, 0</column>
<column name="add_ln375_reg_475">31, 0, 31, 0</column>
<column name="add_ln379_reg_515">31, 0, 31, 0</column>
<column name="add_ln383_reg_549">31, 0, 31, 0</column>
<column name="ap_CS_fsm">28, 0, 28, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter2">1, 0, 1, 0</column>
<column name="empty_73_reg_427">31, 0, 31, 0</column>
<column name="empty_74_reg_432">28, 0, 28, 0</column>
<column name="empty_77_reg_489">30, 0, 30, 0</column>
<column name="empty_81_reg_529">31, 0, 32, 1</column>
<column name="i_1_reg_218">31, 0, 31, 0</column>
<column name="i_1_reg_218_pp1_iter1_reg">31, 0, 31, 0</column>
<column name="i_2_reg_230">31, 0, 31, 0</column>
<column name="i_2_reg_230_pp2_iter1_reg">31, 0, 31, 0</column>
<column name="i_reg_206">31, 0, 31, 0</column>
<column name="i_reg_206_pp0_iter1_reg">31, 0, 31, 0</column>
<column name="icmp_ln375_1_reg_480">1, 0, 1, 0</column>
<column name="icmp_ln375_1_reg_480_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln375_reg_442">1, 0, 1, 0</column>
<column name="icmp_ln379_1_reg_520">1, 0, 1, 0</column>
<column name="icmp_ln379_1_reg_520_pp1_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln383_1_reg_554">1, 0, 1, 0</column>
<column name="icmp_ln383_1_reg_554_pp2_iter1_reg">1, 0, 1, 0</column>
<column name="mem_addr_4_read_reg_524">32, 0, 32, 0</column>
<column name="mem_addr_4_reg_504">64, 0, 64, 0</column>
<column name="mem_addr_5_read_reg_558">32, 0, 32, 0</column>
<column name="mem_addr_5_reg_538">64, 0, 64, 0</column>
<column name="mem_addr_read_reg_484">32, 0, 32, 0</column>
<column name="mul4_reg_494">32, 0, 32, 0</column>
<column name="mul_reg_437">32, 0, 32, 0</column>
<column name="trunc_ln379_reg_510">31, 0, 31, 0</column>
<column name="trunc_ln383_1_reg_544">30, 0, 31, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, load_graph, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, load_graph, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, load_graph, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, load_graph, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, load_graph, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, load_graph, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
<column name="node_feature_in">in, 64, ap_none, node_feature_in, scalar</column>
<column name="edge_list_in">in, 64, ap_none, edge_list_in, scalar</column>
<column name="edge_attr_in">in, 64, ap_none, edge_attr_in, scalar</column>
<column name="num_of_nodes">in, 32, ap_none, num_of_nodes, scalar</column>
<column name="num_of_edges">in, 32, ap_none, num_of_edges, scalar</column>
<column name="node_feature_address1">out, 14, ap_memory, node_feature, array</column>
<column name="node_feature_ce1">out, 1, ap_memory, node_feature, array</column>
<column name="node_feature_we1">out, 1, ap_memory, node_feature, array</column>
<column name="node_feature_d1">out, 32, ap_memory, node_feature, array</column>
<column name="edge_attr_address1">out, 13, ap_memory, edge_attr, array</column>
<column name="edge_attr_ce1">out, 1, ap_memory, edge_attr, array</column>
<column name="edge_attr_we1">out, 1, ap_memory, edge_attr, array</column>
<column name="edge_attr_d1">out, 32, ap_memory, edge_attr, array</column>
<column name="edge_list_address1">out, 12, ap_memory, edge_list, array</column>
<column name="edge_list_ce1">out, 1, ap_memory, edge_list, array</column>
<column name="edge_list_we1">out, 1, ap_memory, edge_list, array</column>
<column name="edge_list_d1">out, 32, ap_memory, edge_list, array</column>
</table>
</item>
</section>
</profile>
