

================================================================
== Vitis HLS Report for 'cordic'
================================================================
* Date:           Tue Nov  8 12:56:04 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        A4HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.573 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       51|       51|  0.510 us|  0.510 us|   52|   52|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_1  |       50|       50|         5|          -|          -|    10|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    468|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     12|    -|
|Memory           |        0|    -|      14|     14|    -|
|Multiplexer      |        -|    -|       -|     73|    -|
|Register         |        -|    -|     146|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     160|    567|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+---+----+-----+
    |       Instance       |       Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+-------------------+---------+----+---+----+-----+
    |mul_2s_16s_18_1_1_U1  |mul_2s_16s_18_1_1  |        0|   0|  0|   6|    0|
    |mul_2s_16s_18_1_1_U2  |mul_2s_16s_18_1_1  |        0|   0|  0|   6|    0|
    +----------------------+-------------------+---------+----+---+----+-----+
    |Total                 |                   |        0|   0|  0|  12|    0|
    +----------------------+-------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_mulsub_14ns_2s_16ns_16_4_1_U3  |mac_mulsub_14ns_2s_16ns_16_4_1  |  i0 - i1 * i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    +------------------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |           Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |cordic_phase_V_U  |cordic_phase_V_ROM_AUTO_1R  |        0|  14|  14|    0|    64|   14|     1|          896|
    +------------------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                            |        0|  14|  14|    0|    64|   14|     1|          896|
    +------------------+----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+-----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+-----+------------+------------+
    |add_ln27_fu_221_p2   |         +|   0|  0|   13|           4|           1|
    |y_V_2_fu_361_p2      |         +|   0|  0|   23|          16|          16|
    |x_V_2_fu_356_p2      |         -|   0|  0|   23|          16|          16|
    |r_1_fu_346_p2        |      ashr|   0|  0|  149|          48|          48|
    |r_fu_333_p2          |      ashr|   0|  0|  149|          48|          48|
    |icmp_ln27_fu_215_p2  |      icmp|   0|  0|    9|           4|           4|
    |CS_O_COS             |    select|   0|  0|   16|           1|           1|
    |CS_O_SIN             |    select|   0|  0|   16|           1|           1|
    |IA_O_IAT             |    select|   0|  0|   16|           1|          16|
    |sigma_1_fu_280_p3    |    select|   0|  0|    2|           1|           2|
    |sigma_2_fu_288_p3    |    select|   0|  0|    2|           1|           2|
    |sigma_fu_264_p3      |    select|   0|  0|    2|           1|           1|
    |t_V_fu_179_p3        |    select|   0|  0|   16|           1|           1|
    |x_V_fu_163_p3        |    select|   0|  0|   16|           1|          16|
    |y_V_fu_171_p3        |    select|   0|  0|   16|           1|          16|
    +---------------------+----------+----+---+-----+------------+------------+
    |Total                |          |   0|  0|  468|         145|         189|
    +---------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  37|          7|    1|          7|
    |itr_fu_84    |   9|          2|    4|          8|
    |r_V_2_fu_76  |   9|          2|   16|         32|
    |r_V_fu_72    |   9|          2|   16|         32|
    |t_V_2_fu_80  |   9|          2|   16|         32|
    +-------------+----+-----------+-----+-----------+
    |Total        |  73|         15|   53|        111|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   6|   0|    6|          0|
    |itr_1_reg_424         |   4|   0|    4|          0|
    |itr_fu_84             |   4|   0|    4|          0|
    |r_V_2_fu_76           |  16|   0|   16|          0|
    |r_V_2_load_1_reg_442  |  16|   0|   16|          0|
    |r_V_4_reg_452         |  18|   0|   18|          0|
    |r_V_5_reg_457         |  18|   0|   18|          0|
    |r_V_fu_72             |  16|   0|   16|          0|
    |r_V_load_1_reg_437    |  16|   0|   16|          0|
    |t_V_2_fu_80           |  16|   0|   16|          0|
    |t_V_2_load_reg_447    |  16|   0|   16|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 146|   0|  146|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|        cordic|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|        cordic|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|        cordic|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|        cordic|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|        cordic|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|        cordic|  return value|
|select_r         |   in|    1|     ap_none|      select_r|        scalar|
|CS_I_T           |   in|   16|     ap_none|        CS_I_T|        scalar|
|IA_I_S           |   in|   16|     ap_none|        IA_I_S|        scalar|
|IA_I_C           |   in|   16|     ap_none|        IA_I_C|        scalar|
|CS_O_SIN         |  out|   16|      ap_vld|      CS_O_SIN|       pointer|
|CS_O_SIN_ap_vld  |  out|    1|      ap_vld|      CS_O_SIN|       pointer|
|CS_O_COS         |  out|   16|      ap_vld|      CS_O_COS|       pointer|
|CS_O_COS_ap_vld  |  out|    1|      ap_vld|      CS_O_COS|       pointer|
|IA_O_IAT         |  out|   16|      ap_vld|      IA_O_IAT|       pointer|
|IA_O_IAT_ap_vld  |  out|    1|      ap_vld|      IA_O_IAT|       pointer|
|done             |  out|   16|      ap_vld|          done|       pointer|
|done_ap_vld      |  out|    1|      ap_vld|          done|       pointer|
+-----------------+-----+-----+------------+--------------+--------------+

