# Two's Complement OpenLane Project

This project implements an 8-bit two's complement module using the OpenLane ASIC design flow.

## Files
- `twos_complement.v`: Verilog source
- `config.json`: OpenLane config
- `pin_order.cfg`: Pin placement file

## Flow
Tested with OpenLane v1.1.1 and Sky130A PDK.

