GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\tm1638-verilog-master\test1\tm1638-verilog\src\basic.v'
Analyzing Verilog file 'C:\tm1638-verilog-master\test1\tm1638-verilog\src\sm_cpu.v'
Analyzing included file 'C:\tm1638-verilog-master\test1\tm1638-verilog\src\sm_cpu.vh'("C:\tm1638-verilog-master\test1\tm1638-verilog\src\sm_cpu.v":11)
Back to file 'C:\tm1638-verilog-master\test1\tm1638-verilog\src\sm_cpu.v'("C:\tm1638-verilog-master\test1\tm1638-verilog\src\sm_cpu.v":11)
Analyzing Verilog file 'C:\tm1638-verilog-master\test1\tm1638-verilog\src\sm_cpu.vh'
Analyzing Verilog file 'C:\tm1638-verilog-master\test1\tm1638-verilog\src\sm_register.v'
Analyzing Verilog file 'C:\tm1638-verilog-master\test1\tm1638-verilog\src\sm_rom.v'
Analyzing Verilog file 'C:\tm1638-verilog-master\test1\tm1638-verilog\src\sm_top.v'
Analyzing Verilog file 'C:\tm1638-verilog-master\test1\tm1638-verilog\src\tm1638.v'
Analyzing Verilog file 'C:\tm1638-verilog-master\test1\tm1638-verilog\src\top.v'
Compiling module 'top'("C:\tm1638-verilog-master\test1\tm1638-verilog\src\top.v":1)
Compiling module 'basic'("C:\tm1638-verilog-master\test1\tm1638-verilog\src\basic.v":1)
Extracting RAM for identifier 'seg_rom'("C:\tm1638-verilog-master\test1\tm1638-verilog\src\basic.v":70)
Compiling module 'tm1638'("C:\tm1638-verilog-master\test1\tm1638-verilog\src\tm1638.v":1)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("C:\tm1638-verilog-master\test1\tm1638-verilog\src\tm1638.v":73)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("C:\tm1638-verilog-master\test1\tm1638-verilog\src\tm1638.v":82)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("C:\tm1638-verilog-master\test1\tm1638-verilog\src\basic.v":136)
WARN  (EX3791) : Expression size 21 truncated to fit in target size 20("C:\tm1638-verilog-master\test1\tm1638-verilog\src\basic.v":138)
Compiling module 'sm_top'("C:\tm1638-verilog-master\test1\tm1638-verilog\src\sm_top.v":3)
Compiling module 'sm_debouncer(SIZE=4)'("C:\tm1638-verilog-master\test1\tm1638-verilog\src\sm_top.v":58)
Compiling module 'sm_debouncer'("C:\tm1638-verilog-master\test1\tm1638-verilog\src\sm_top.v":58)
Compiling module 'sm_debouncer(SIZE=5)'("C:\tm1638-verilog-master\test1\tm1638-verilog\src\sm_top.v":58)
Compiling module 'sm_clk_divider'("C:\tm1638-verilog-master\test1\tm1638-verilog\src\sm_top.v":77)
Compiling module 'sm_register_we'("C:\tm1638-verilog-master\test1\tm1638-verilog\src\sm_register.v":18)
Compiling module 'sm_rom'("C:\tm1638-verilog-master\test1\tm1638-verilog\src\sm_rom.v":2)
Extracting RAM for identifier 'rom'("C:\tm1638-verilog-master\test1\tm1638-verilog\src\sm_rom.v":10)
Compiling module 'sm_cpu'("C:\tm1638-verilog-master\test1\tm1638-verilog\src\sm_cpu.v":13)
Compiling module 'sm_register'("C:\tm1638-verilog-master\test1\tm1638-verilog\src\sm_register.v":3)
Compiling module 'sm_register_file'("C:\tm1638-verilog-master\test1\tm1638-verilog\src\sm_cpu.v":163)
Extracting RAM for identifier 'rf'("C:\tm1638-verilog-master\test1\tm1638-verilog\src\sm_cpu.v":176)
Compiling module 'sm_alu'("C:\tm1638-verilog-master\test1\tm1638-verilog\src\sm_cpu.v":139)
Compiling module 'sm_control'("C:\tm1638-verilog-master\test1\tm1638-verilog\src\sm_cpu.v":97)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "sm_debouncer" instantiated to "f0" is swept in optimizing("C:\tm1638-verilog-master\test1\tm1638-verilog\src\sm_top.v":25)
WARN  (NL0002) : The module "sm_debouncer" instantiated to "f1" is swept in optimizing("C:\tm1638-verilog-master\test1\tm1638-verilog\src\sm_top.v":26)
WARN  (NL0002) : The module "sm_debouncer" instantiated to "f2" is swept in optimizing("C:\tm1638-verilog-master\test1\tm1638-verilog\src\sm_top.v":27)
WARN  (NL0002) : The module "sm_control" instantiated to "sm_control" is swept in optimizing("C:\tm1638-verilog-master\test1\tm1638-verilog\src\sm_cpu.v":93)
[95%] Generate netlist file "C:\tm1638-verilog-master\test1\tm1638-verilog\impl\gwsynthesis\tm1638-verilog.vg" completed
[100%] Generate report file "C:\tm1638-verilog-master\test1\tm1638-verilog\impl\gwsynthesis\tm1638-verilog_syn.rpt.html" completed
GowinSynthesis finish
