{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1536065021487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1536065021488 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep  4 14:43:41 2018 " "Processing started: Tue Sep  4 14:43:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1536065021488 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1536065021488 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Adder8 -c Adder8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Adder8 -c Adder8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1536065021489 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1536065021656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/alabb1/Full_adder/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/alabb1/Full_adder/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-gooy_inside " "Found design unit 1: full_adder-gooy_inside" {  } { { "../Full_adder/full_adder.vhd" "" { Text "/home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/alabb1/Full_adder/full_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536065022074 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../Full_adder/full_adder.vhd" "" { Text "/home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/alabb1/Full_adder/full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536065022074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536065022074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/alabb1/Ripple_adder/b4_ripple_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/alabb1/Ripple_adder/b4_ripple_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b4_ripple_adder-gooy_inside " "Found design unit 1: b4_ripple_adder-gooy_inside" {  } { { "../Ripple_adder/b4_ripple_adder.vhd" "" { Text "/home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/alabb1/Ripple_adder/b4_ripple_adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536065022076 ""} { "Info" "ISGN_ENTITY_NAME" "1 b4_ripple_adder " "Found entity 1: b4_ripple_adder" {  } { { "../Ripple_adder/b4_ripple_adder.vhd" "" { Text "/home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/alabb1/Ripple_adder/b4_ripple_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536065022076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536065022076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_Adder8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_Adder8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Adder8-gooy_inside " "Found design unit 1: tb_Adder8-gooy_inside" {  } { { "tb_Adder8.vhd" "" { Text "/home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/alabb1/Adder8/tb_Adder8.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536065022076 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Adder8 " "Found entity 1: tb_Adder8" {  } { { "tb_Adder8.vhd" "" { Text "/home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/alabb1/Adder8/tb_Adder8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536065022076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536065022076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Adder8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Adder8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder8-gooy_inside " "Found design unit 1: Adder8-gooy_inside" {  } { { "Adder8.vhd" "" { Text "/home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/alabb1/Adder8/Adder8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536065022077 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder8 " "Found entity 1: Adder8" {  } { { "Adder8.vhd" "" { Text "/home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/alabb1/Adder8/Adder8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536065022077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536065022077 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Adder8 " "Elaborating entity \"Adder8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1536065022135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b4_ripple_adder b4_ripple_adder:RA0 " "Elaborating entity \"b4_ripple_adder\" for hierarchy \"b4_ripple_adder:RA0\"" {  } { { "Adder8.vhd" "RA0" { Text "/home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/alabb1/Adder8/Adder8.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536065022147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder b4_ripple_adder:RA0\|full_adder:f0 " "Elaborating entity \"full_adder\" for hierarchy \"b4_ripple_adder:RA0\|full_adder:f0\"" {  } { { "../Ripple_adder/b4_ripple_adder.vhd" "f0" { Text "/home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/alabb1/Ripple_adder/b4_ripple_adder.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536065022149 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1536065022671 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1536065022870 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536065022870 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1536065022907 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1536065022907 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1536065022907 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1536065022907 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "683 " "Peak virtual memory: 683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1536065022914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep  4 14:43:42 2018 " "Processing ended: Tue Sep  4 14:43:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1536065022914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1536065022914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1536065022914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1536065022914 ""}
