// INNER INCLUDED

#include "../../unisym"
#include "../DDR"

// USE DDR3 512MB 4GB
// Reference STMicroelectronics(R) Product
/**
  * 1x DDR3L 4Gb, 16-bit, 533MHz.
  * Reference used MT41K256M16TW-107 P from Micron
  *
  * DDR type / Platform	DDR3/3L
  * freq		533MHz
  * width	16
  * datasheet	1
  * DDR density	4
  * timing mode	optimized
  * Scheduling/QoS options : type = 6
  * address mapping : RBC
  * Tc > + 85C : N
  */
namespace uni {
DDRConfig localcfg = {
	.info = {
	.name = "DEFAULT-DDR3-4Gb-512MB",
	.speed = 533000,// kHz
	.size = (256 * 1024 * 1024)// bytes
	},
	.c_reg = {
	.MSTR = 0x00040401U,
	.MRCTRL0 = 0x00000010U,
	.MRCTRL1 = 0x00000000U,
	.DERATEEN = 0x00000000U,
	.DERATEINT = 0x00800000U,
	.PWRCTL = 0x00000000U,
	.PWRTMG = 0x00400010U,
	.HWLPCTL = 0x00000000U,
	.RFSHCTL0 = 0x00210000U,
	.RFSHCTL3 = 0x00000000U,
	.CRCPARCTL0 = 0x00000000U,
	.ZQCTL0 = 0xC2000040U,
	.DFITMG0 = 0x02050105U,//[]
	.DFITMG1 = 0x00000202U,
	.DFILPCFG0 = 0x07000000U,
	.DFIUPD0 = 0xC0400003U,
	.DFIUPD1 = 0x00000000U,
	.DFIUPD2 = 0x00000000U,
	.DFIPHYMSTR = 0x00000000U,
	.ODTMAP = 0x00000001U,
	.DBG0 = 0x00000000U,
	.DBG1 = 0x00000000U,
	.DBGCMD = 0x00000000U,
	.POISONCFG = 0x00000000U,
	.PCCFG = 0x00000010U
	},
	.c_timing = {
	.RFSHTMG = 0x0081008BU,
	.DRAMTMG0 = 0x121B2414U,
	.DRAMTMG1 = 0x000A041BU,
	.DRAMTMG2 = 0x0607080FU,
	.DRAMTMG3 = 0x0050400CU,
	.DRAMTMG4 = 0x07040607U,
	.DRAMTMG5 = 0x06060403U,
	.DRAMTMG6 = 0x02020002U,
	.DRAMTMG7 = 0x00000202U,
	.DRAMTMG8 = 0x00001005U,
	.DRAMTMG14 = 0x000000A0U,
	.ODTCFG = 0x06000600U
	},
	.c_map = { nil,
		0x00080808U,
		0x00000000U,
		0x00000000U,
		0x00001F1FU,
		0x07070707U,
		0x0F070707U,// [6] 0x0F070707U(512M) 0x0F0F0707U(256M)
		nil, nil, //[7~8]
		0x00000000U,
		0x00000000U,
		0x00000000U,
	},
	.c_perf = {
	.SCHED = 0x00000F01U,
	.SCHED1 = 0x00000000U,
	.PERFHPR1 = 0x00000001U,
	.PERFLPR1 = 0x04000200U,
	.PERFWR1 = 0x08000400U,
	.PCFGR_0 = 0x00000000U,
	.PCFGW_0 = 0x00000000U,
	.PCFGQOS0_0 = 0x00100009U,
	.PCFGQOS1_0 = 0x00000020U,
	.PCFGWQOS0_0 = 0x01100B03U,
	.PCFGWQOS1_0 = 0x01000200U,
	//[AREA] ---- DDR_DUAL_AXI_PORT ----
	//.PCFGR_1 = DDR_PCFGR_1,
	//.PCFGW_1 = DDR_PCFGW_1,
	//.PCFGQOS0_1 = DDR_PCFGQOS0_1,
	//.PCFGQOS1_1 = DDR_PCFGQOS1_1,
	//.PCFGWQOS0_1 = DDR_PCFGWQOS0_1,
	//.PCFGWQOS1_1 = DDR_PCFGWQOS1_1
	//{TEMP}
	.PCFGR_1 = nil,
	.PCFGW_1 = nil,
	.PCFGQOS0_1 = nil,
	.PCFGQOS1_1 = nil,
	.PCFGWQOS0_1 = nil,
	.PCFGWQOS1_1 = nil
	},
	.p_reg = {
	.PGCR = 0x01442E02U,
	.ACIOCR = 0x10400812U,
	.DXCCR = 0x00000C40U,
	.DSGCR = 0xF200011FU,
	.DCR = 0x0000000BU,
	.ODTCR = 0x00010000U,
	.ZQ0CR1 = 0x00000038U,
	.DX0GCR = 0x0000CE81U,
	.DX1GCR = 0x0000CE81U,
	//[AREA] ---- DDR_32BIT_INTERFACE ----
	//.DX2GCR = DDR_DX2GCR,
	//.DX3GCR = DDR_DX3GCR
	},
	.p_timing = {
	.PTR0 = 0x0022AA5BU,
	.PTR1 = 0x04841104U,
	.PTR2 = 0x042DA068U,
	.DTPR0 = 0x36D477D0U,
	.DTPR1 = 0x098B00D8U,
	.DTPR2 = 0x10023600U,
	.MR0 = 0x00000830U,//[?] CL=13  933/533=1.75 13/7=1.85
	.MR1 = 0x00000000U,
	.MR2 = 0x00000208U,
	.MR3 = 0x00000000U
}
};// AKA static_ddr_config
}


