<?xml version="1.0" encoding="UTF-8"?>
<!--
 Copyright (C) [2020] Futurewei Technologies, Inc.

 FORCE-RISCV is licensed under the Apache License, Version 2.0
  (the "License"); you may not use this file except in compliance
  with the License.  You may obtain a copy of the License at

  http://www.apache.org/licenses/LICENSE-2.0

 THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES
 OF ANY KIND, EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO
 NON-INFRINGEMENT, MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
 See the License for the specific language governing permissions and
 limitations under the License.
-->
<instruction_file>
  <I name="FADD.H" isa="RISCV" group="Float" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,6-0" value="00000101010011"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="16-bit SIMD/FP registers"/>
    <asm format="FADD.H %s, %s, %s" op1="rs1" op2="rs2" op3="rd"/>
  </I>
  <I name="FCLASS.H" isa="RISCV" group="Float" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,14-12,6-0" value="1110010000000011010011"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="FCLASS.H %s, %s" op1="rs1" op2="rd"/>
  </I>
  <I name="FCVT.D.H" isa="RISCV" group="Float" extension="RV64D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="0100001000101010011"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="64-bit SIMD/FP registers"/>
    <asm format="FCVT.D.H %s, %s" op1="rs1" op2="rd"/>
  </I>
  <I name="FCVT.H.D" isa="RISCV" group="Float" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="0100010000011010011"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="16-bit SIMD/FP registers"/>
    <asm format="FCVT.H.D %s, %s" op1="rs1" op2="rd"/>
  </I>
  <I name="FCVT.H.Q" isa="RISCV" group="Float" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="0100010000111010011"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="128-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="16-bit SIMD/FP registers"/>
    <asm format="FCVT.H.Q %s, %s" op1="rs1" op2="rd"/>
  </I>
  <I name="FCVT.H.S" isa="RISCV" group="Float" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="0100010000001010011"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="16-bit SIMD/FP registers"/>
    <asm format="FCVT.H.S %s, %s" op1="rs1" op2="rd"/>
  </I>
  <I name="FCVT.H.W" isa="RISCV" group="Float" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1101010000001010011"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="16-bit SIMD/FP registers"/>
    <asm format="FCVT.H.W %s, %s" op1="rs1" op2="rd"/>
  </I>
  <I name="FCVT.H.WU" isa="RISCV" group="Float" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1101010000011010011"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="16-bit SIMD/FP registers"/>
    <asm format="FCVT.H.WU %s, %s" op1="rs1" op2="rd"/>
  </I>
  <I name="FCVT.Q.H" isa="RISCV" group="Float" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="0100011000101010011"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="128-bit SIMD/FP registers"/>
    <asm format="FCVT.Q.H %s, %s" op1="rs1" op2="rd"/>
  </I>
  <I name="FCVT.S.H" isa="RISCV" group="Float" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="0100000000101010011"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="32-bit SIMD/FP registers"/>
    <asm format="FCVT.S.H %s, %s" op1="rs1" op2="rd"/>
  </I>
  <I name="FCVT.W.H" isa="RISCV" group="Float" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1100010000001010011"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="FCVT.W.H %s, %s" op1="rs1" op2="rd"/>
  </I>
  <I name="FCVT.WU.H" isa="RISCV" group="Float" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1100010000011010011"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="FCVT.WU.H %s, %s" op1="rs1" op2="rd"/>
  </I>
  <I name="FDIV.H" isa="RISCV" group="Float" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,6-0" value="00011101010011"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="16-bit SIMD/FP registers"/>
    <asm format="FDIV.H %s, %s, %s" op1="rs1" op2="rs2" op3="rd"/>
  </I>
  <I name="FEQ.H" isa="RISCV" group="Float" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="10100100101010011"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="FEQ.H %s, %s, %s" op1="rd" op2="rs2" op3="rs1"/>
  </I>
  <I name="FLE.H" isa="RISCV" group="Float" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="10100100001010011"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="FLE.H %s, %s, %s" op1="rd" op2="rs2" op3="rs1"/>
  </I>
  <I name="FLH" isa="RISCV" class="LoadStoreInstruction" group="Float" extension="RV32F">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0010000111"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="16-bit SIMD/FP registers"/>
    <O name="LoadStore-rs1-simm12" type="LoadStore" alignment="2" base="rs1" data-size="2" element-size="2" mem-access="Read" offset="simm12" offset-scale="0">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="simm12" type="Immediate" bits="31-20" class="SignedImmediateOperand"/>
    </O>
    <asm format="FLH %s, %s, %s" op1="simm12" op2="rs1" op3="rd"/>
  </I>
  <I name="FLT.H" isa="RISCV" group="Float" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="10100100011010011"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="FLT.H %s, %s, %s" op1="rd" op2="rs2" op3="rs1"/>
  </I>
  <I name="FMADD.H" isa="RISCV" group="Float" extension="RV32F">
    <O name="const_bits" type="Constant" bits="26-25,6-0" value="101000011"/>
    <O name="rs3" type="FPR" bits="31-27" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="16-bit SIMD/FP registers"/>
    <asm format="FMADD.H %s, %s, %s, %s" op1="rs1" op2="rs2" op3="rs3" op4="rd"/>
  </I>
  <I name="FMAX.H" isa="RISCV" group="Float" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00101100011010011"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="16-bit SIMD/FP registers"/>
    <asm format="FMAX.H %s, %s, %s" op1="rs2" op2="rs1" op3="rd"/>
  </I>
  <I name="FMIN.H" isa="RISCV" group="Float" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00101100001010011"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="16-bit SIMD/FP registers"/>
    <asm format="FMIN.H %s, %s, %s" op1="rs2" op2="rs1" op3="rd"/>
  </I>
  <I name="FMSUB.H" isa="RISCV" group="Float" extension="RV32F">
    <O name="const_bits" type="Constant" bits="26-25,6-0" value="101000111"/>
    <O name="rs3" type="FPR" bits="31-27" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="16-bit SIMD/FP registers"/>
    <asm format="FMSUB.H %s, %s, %s, %s" op1="rs1" op2="rs2" op3="rs3" op4="rd"/>
  </I>
  <I name="FMUL.H" isa="RISCV" group="Float" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,6-0" value="00010101010011"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="16-bit SIMD/FP registers"/>
    <asm format="FMUL.H %s, %s, %s" op1="rs1" op2="rs2" op3="rd"/>
  </I>
  <I name="FMV.H.X" isa="RISCV" group="Float" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,14-12,6-0" value="1111010000000001010011"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="16-bit SIMD/FP registers"/>
    <asm format="FMV.H.X %s, %s" op1="rs1" op2="rd"/>
  </I>
  <I name="FMV.X.H" isa="RISCV" group="Float" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,14-12,6-0" value="1110010000000001010011"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="FMV.X.H %s, %s" op1="rs1" op2="rd"/>
  </I>
  <I name="FNMADD.H" isa="RISCV" group="Float" extension="RV32F">
    <O name="const_bits" type="Constant" bits="26-25,6-0" value="101001111"/>
    <O name="rs3" type="FPR" bits="31-27" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="16-bit SIMD/FP registers"/>
    <asm format="FNMADD.H %s, %s, %s, %s" op1="rs1" op2="rs2" op3="rs3" op4="rd"/>
  </I>
  <I name="FNMSUB.H" isa="RISCV" group="Float" extension="RV32F">
    <O name="const_bits" type="Constant" bits="26-25,6-0" value="101001011"/>
    <O name="rs3" type="FPR" bits="31-27" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="16-bit SIMD/FP registers"/>
    <asm format="FNMSUB.H %s, %s, %s, %s" op1="rs1" op2="rs2" op3="rs3" op4="rd"/>
  </I>
  <I name="FSGNJ.H" isa="RISCV" group="Float" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00100100001010011"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="16-bit SIMD/FP registers"/>
    <asm format="FSGNJ.H %s, %s, %s" op1="rs2" op2="rs1" op3="rd"/>
  </I>
  <I name="FSGNJN.H" isa="RISCV" group="Float" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00100100011010011"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="16-bit SIMD/FP registers"/>
    <asm format="FSGNJN.H %s, %s, %s" op1="rs2" op2="rs1" op3="rd"/>
  </I>
  <I name="FSGNJX.H" isa="RISCV" group="Float" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00100100101010011"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="16-bit SIMD/FP registers"/>
    <asm format="FSGNJX.H %s, %s, %s" op1="rs2" op2="rs1" op3="rd"/>
  </I>
  <I name="FSH" isa="RISCV" class="LoadStoreInstruction" group="Float" extension="RV32F">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0010100111"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="LoadStore-rs1-simm12" type="LoadStore" alignment="2" base="rs1" data-size="2" element-size="2" mem-access="Write" offset="simm12" offset-scale="0">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="simm12" type="Immediate" bits="31-25,11-7" class="SignedImmediateOperand"/>
    </O>
    <asm format="FSH %s, %s, %s" op1="simm12" op2="rs1" op3="rs2"/>
  </I>
  <I name="FSQRT.H" isa="RISCV" group="Float" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="0101110000001010011"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="16-bit SIMD/FP registers"/>
    <asm format="FSQRT.H %s, %s" op1="rs1" op2="rd"/>
  </I>
  <I name="FSUB.H" isa="RISCV" group="Float" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,6-0" value="00001101010011"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="16-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="16-bit SIMD/FP registers"/>
    <asm format="FSUB.H %s, %s, %s" op1="rs1" op2="rs2" op3="rd"/>
  </I>
</instruction_file>
