<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>canny</TopModelName>
        <TargetClockPeriod>4.80</TargetClockPeriod>
        <ClockUncertainty>0.00</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>4.752</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>16822</Best-caseLatency>
            <Average-caseLatency>16822</Average-caseLatency>
            <Worst-caseLatency>16822</Worst-caseLatency>
            <Best-caseRealTimeLatency>80.746 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>80.746 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>80.746 us</Worst-caseRealTimeLatency>
            <Interval-min>16823</Interval-min>
            <Interval-max>16823</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>20</DSP>
            <FF>65790</FF>
            <LUT>14889</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>canny</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>canny</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>canny</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>src_TDATA</name>
            <Object>src</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>src_TVALID</name>
            <Object>src</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>src_TREADY</name>
            <Object>src</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dst_TDATA</name>
            <Object>dst</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dst_TVALID</name>
            <Object>dst</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dst_TREADY</name>
            <Object>dst</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>canny</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_canny_Pipeline_read_img_fu_3664</InstName>
                    <ModuleName>canny_Pipeline_read_img</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3664</ID>
                    <BindInstances>add_ln48_fu_8832_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_canny_Pipeline_idx_idy_fu_4186</InstName>
                    <ModuleName>canny_Pipeline_idx_idy</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4186</ID>
                    <BindInstances>empty_17_fu_14275_p2 empty_18_fu_14059_p2 conv2_i_i437_fu_14288_p2 lhs_fu_16183_p2 empty_19_fu_14065_p2 lhs_1_fu_14329_p2 i_3_fu_14079_p2 lhs_2_fu_14349_p2 empty_20_fu_14107_p2 idx_V_4_fu_14121_p2 lhs_3_fu_14369_p2 add_ln59_4_fu_14141_p2 p_mid134_fu_14186_p2 conv2_i_i437_mid1_fu_14382_p2 lhs_mid1_fu_16206_p2 lhs_1_mid1_fu_14430_p2 lhs_2_mid1_fu_14457_p2 p_mid138_fu_14206_p2 idx_V_4_mid1_fu_14220_p2 lhs_3_mid1_fu_14496_p2 add_ln59_fu_19118_p2 add_ln59_1_fu_19127_p2 add_ln59_2_fu_16222_p2 add_ln59_3_fu_16227_p2 add_ln79_fu_14512_p2 sub_ln80_fu_14236_p2 add_ln260_fu_14525_p2 add_ln1541_fu_19136_p2 sub_ln886_fu_20204_p2 add_ln79_1_fu_14542_p2 add_ln1541_1_fu_16235_p2 mac_muladd_17s_7s_17ns_17_4_1_U557 mul_mul_17s_7s_17_4_1_U550 add_ln79_2_fu_14242_p2 add_ln1541_2_fu_16254_p2 mac_muladd_17s_7s_17ns_17_4_1_U551 add_ln79_3_fu_14580_p2 sub_ln260_fu_14593_p2 add_ln1541_3_fu_19305_p2 grp_fu_23937_p2 sub_ln886_2_fu_20461_p2 add_ln1541_4_fu_19353_p2 mac_muladd_17s_7s_17ns_17_4_1_U552 sub_ln886_3_fu_20231_p2 add_ln1541_5_fu_16263_p2 mul_mul_17s_7s_17_4_1_U543 add_ln1541_6_fu_16331_p2 mul_mul_17s_6ns_17_4_1_U544 mac_muladd_17s_7s_17ns_17_4_1_U545 add_ln1541_7_fu_19452_p2 mac_muladd_17s_6ns_17ns_17_4_1_U553 sub_ln886_10_fu_20269_p2 mac_muladd_17s_7s_17ns_17_4_1_U546 sub_ln260_1_fu_16412_p2 mac_muladd_17s_6ns_17ns_17_4_1_U558 add_ln1541_8_fu_14614_p2 mul_mul_17s_7s_17_4_1_U547 sub_ln886_8_fu_19768_p2 add_ln1541_9_fu_16491_p2 mac_muladd_17s_7s_17ns_17_4_1_U554 add_ln1541_10_fu_16496_p2 mac_muladd_17s_6ns_17ns_17_4_1_U548 add_ln1541_11_fu_16501_p2 mac_mul_sub_17s_6ns_17ns_17_4_1_U549 add_ln1541_12_fu_16506_p2 sub_ln886_11_fu_20328_p2 add_ln1541_13_fu_16511_p2 mac_muladd_17s_6ns_17ns_17_4_1_U559 mul_mul_17s_6ns_17_4_1_U555 add_ln1541_14_fu_16517_p2 sub_ln886_12_fu_20341_p2 mac_muladd_17s_6ns_17ns_17_4_1_U560 add_ln1541_15_fu_16522_p2 sub_ln886_13_fu_20360_p2 newFirst550_fu_20366_p2 newFirst552_fu_20370_p2 mac_muladd_17s_7s_17ns_17_4_1_U552 mac_muladd_17s_6ns_17ns_17_4_1_U553 mac_muladd_17s_7s_17ns_17_4_1_U546 mac_muladd_17s_7s_17ns_17_4_1_U554 mac_muladd_17s_6ns_17ns_17_4_1_U558 mac_mul_sub_17s_6ns_17ns_17_4_1_U549 mac_muladd_17s_6ns_17ns_17_4_1_U548 add_ln886_12_fu_20476_p2 mac_muladd_17s_6ns_17ns_17_4_1_U560 mac_muladd_17s_6ns_17ns_17_4_1_U559 add_ln886_20_fu_20511_p2 mac_muladd_17s_7s_17ns_17_4_1_U545 ama_addmuladd_17s_17s_6ns_17ns_17_4_1_U556 ama_addmuladd_17s_17s_6ns_17ns_17_4_1_U556 ama_addmuladd_17s_17s_6ns_17ns_17_4_1_U556 add_ln886_24_fu_20489_p2 add_ln886_26_fu_20376_p2 mac_muladd_17s_7s_17ns_17_4_1_U557 add_ln886_28_fu_20515_p2 mac_muladd_17s_7s_17ns_17_4_1_U551 mac_muladd_11s_11s_22s_22_4_1_U562 mul_mul_11s_11s_22_4_1_U561 mac_muladd_11s_11s_22s_22_4_1_U562 add_ln154_fu_14620_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_canny_Pipeline_rest_result_fu_5097</InstName>
                    <ModuleName>canny_Pipeline_rest_result</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5097</ID>
                    <BindInstances>add_ln160_fu_7139_p2</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>canny_Pipeline_read_img</Name>
            <Loops>
                <read_img/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.80</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.411</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>261</Best-caseLatency>
                    <Average-caseLatency>261</Average-caseLatency>
                    <Worst-caseLatency>261</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.253 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.253 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.253 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>261</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <read_img>
                        <Name>read_img</Name>
                        <TripCount>259</TripCount>
                        <Latency>259</Latency>
                        <AbsoluteTimeLatency>1.243 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </read_img>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>16523</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>15</UTIL_FF>
                    <LUT>65</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="read_img" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_8832_p2" SOURCE="canny.cpp:48" URAM="0" VARIABLE="add_ln48"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>canny_Pipeline_idx_idy</Name>
            <Loops>
                <idx_idy/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.80</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>4.752</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16420</Best-caseLatency>
                    <Average-caseLatency>16420</Average-caseLatency>
                    <Worst-caseLatency>16420</Worst-caseLatency>
                    <Best-caseRealTimeLatency>78.816 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>78.816 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>78.816 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16420</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <idx_idy>
                        <Name>idx_idy</Name>
                        <TripCount>16384</TripCount>
                        <Latency>16416</Latency>
                        <AbsoluteTimeLatency>78.797 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>34</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </idx_idy>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>9</UTIL_DSP>
                    <FF>35159</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>33</UTIL_FF>
                    <LUT>10664</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>20</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="empty_17_fu_14275_p2" SOURCE="" URAM="0" VARIABLE="empty_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="sub" PRAGMA="" RTLNAME="empty_18_fu_14059_p2" SOURCE="" URAM="0" VARIABLE="empty_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="conv2_i_i437_fu_14288_p2" SOURCE="" URAM="0" VARIABLE="conv2_i_i437"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="lhs_fu_16183_p2" SOURCE="" URAM="0" VARIABLE="lhs"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="empty_19_fu_14065_p2" SOURCE="" URAM="0" VARIABLE="empty_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="lhs_1_fu_14329_p2" SOURCE="" URAM="0" VARIABLE="lhs_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="i_3_fu_14079_p2" SOURCE="" URAM="0" VARIABLE="i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="lhs_2_fu_14349_p2" SOURCE="" URAM="0" VARIABLE="lhs_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="empty_20_fu_14107_p2" SOURCE="" URAM="0" VARIABLE="empty_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="sub" PRAGMA="" RTLNAME="idx_V_4_fu_14121_p2" SOURCE="" URAM="0" VARIABLE="idx_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="lhs_3_fu_14369_p2" SOURCE="" URAM="0" VARIABLE="lhs_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_4_fu_14141_p2" SOURCE="canny.cpp:59" URAM="0" VARIABLE="add_ln59_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid134_fu_14186_p2" SOURCE="" URAM="0" VARIABLE="p_mid134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="conv2_i_i437_mid1_fu_14382_p2" SOURCE="" URAM="0" VARIABLE="conv2_i_i437_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="lhs_mid1_fu_16206_p2" SOURCE="" URAM="0" VARIABLE="lhs_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="lhs_1_mid1_fu_14430_p2" SOURCE="" URAM="0" VARIABLE="lhs_1_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="lhs_2_mid1_fu_14457_p2" SOURCE="" URAM="0" VARIABLE="lhs_2_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="p_mid138_fu_14206_p2" SOURCE="" URAM="0" VARIABLE="p_mid138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="sub" PRAGMA="" RTLNAME="idx_V_4_mid1_fu_14220_p2" SOURCE="" URAM="0" VARIABLE="idx_V_4_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="lhs_3_mid1_fu_14496_p2" SOURCE="" URAM="0" VARIABLE="lhs_3_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_19118_p2" SOURCE="canny.cpp:59" URAM="0" VARIABLE="add_ln59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_1_fu_19127_p2" SOURCE="canny.cpp:59" URAM="0" VARIABLE="add_ln59_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_2_fu_16222_p2" SOURCE="canny.cpp:59" URAM="0" VARIABLE="add_ln59_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_3_fu_16227_p2" SOURCE="canny.cpp:59" URAM="0" VARIABLE="add_ln59_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_14512_p2" SOURCE="canny.cpp:79" URAM="0" VARIABLE="add_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_fu_14236_p2" SOURCE="canny.cpp:80" URAM="0" VARIABLE="sub_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_fu_14525_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260" URAM="0" VARIABLE="add_ln260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1541_fu_19136_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541" URAM="0" VARIABLE="add_ln1541"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln886_fu_20204_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="sub_ln886"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_1_fu_14542_p2" SOURCE="canny.cpp:79" URAM="0" VARIABLE="add_ln79_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1541_1_fu_16235_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541" URAM="0" VARIABLE="add_ln1541_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="idx_idy" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_7s_17ns_17_4_1_U557" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="idx_idy" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_7s_17_4_1_U550" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_2_fu_14242_p2" SOURCE="canny.cpp:79" URAM="0" VARIABLE="add_ln79_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1541_2_fu_16254_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541" URAM="0" VARIABLE="add_ln1541_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="idx_idy" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_7s_17ns_17_4_1_U551" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_3_fu_14580_p2" SOURCE="canny.cpp:79" URAM="0" VARIABLE="add_ln79_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln260_fu_14593_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260" URAM="0" VARIABLE="sub_ln260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1541_3_fu_19305_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541" URAM="0" VARIABLE="add_ln1541_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_23937_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="sub_ln886_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln886_2_fu_20461_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="sub_ln886_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1541_4_fu_19353_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541" URAM="0" VARIABLE="add_ln1541_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="idx_idy" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_7s_17ns_17_4_1_U552" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln886_3_fu_20231_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="sub_ln886_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1541_5_fu_16263_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541" URAM="0" VARIABLE="add_ln1541_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="idx_idy" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_7s_17_4_1_U543" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1541_6_fu_16331_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541" URAM="0" VARIABLE="add_ln1541_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="idx_idy" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_6ns_17_4_1_U544" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="idx_idy" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_7s_17ns_17_4_1_U545" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1541_7_fu_19452_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541" URAM="0" VARIABLE="add_ln1541_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="idx_idy" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_6ns_17ns_17_4_1_U553" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln886_10_fu_20269_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="sub_ln886_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="idx_idy" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_7s_17ns_17_4_1_U546" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln260_1_fu_16412_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260" URAM="0" VARIABLE="sub_ln260_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="idx_idy" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_6ns_17ns_17_4_1_U558" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1541_8_fu_14614_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541" URAM="0" VARIABLE="add_ln1541_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="idx_idy" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_7s_17_4_1_U547" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln886_8_fu_19768_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="sub_ln886_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1541_9_fu_16491_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541" URAM="0" VARIABLE="add_ln1541_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="idx_idy" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_7s_17ns_17_4_1_U554" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1541_10_fu_16496_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541" URAM="0" VARIABLE="add_ln1541_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="idx_idy" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_6ns_17ns_17_4_1_U548" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1541_11_fu_16501_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541" URAM="0" VARIABLE="add_ln1541_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="idx_idy" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mul_sub_17s_6ns_17ns_17_4_1_U549" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1541_12_fu_16506_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541" URAM="0" VARIABLE="add_ln1541_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln886_11_fu_20328_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="sub_ln886_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1541_13_fu_16511_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541" URAM="0" VARIABLE="add_ln1541_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="idx_idy" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_6ns_17ns_17_4_1_U559" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="idx_idy" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_6ns_17_4_1_U555" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1541_14_fu_16517_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541" URAM="0" VARIABLE="add_ln1541_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln886_12_fu_20341_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="sub_ln886_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="idx_idy" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_6ns_17ns_17_4_1_U560" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1541_15_fu_16522_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541" URAM="0" VARIABLE="add_ln1541_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln886_13_fu_20360_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="sub_ln886_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="sub" PRAGMA="" RTLNAME="newFirst550_fu_20366_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="newFirst550"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="sub" PRAGMA="" RTLNAME="newFirst552_fu_20370_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="newFirst552"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_7s_17ns_17_4_1_U552" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_6ns_17ns_17_4_1_U553" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_7s_17ns_17_4_1_U546" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_7s_17ns_17_4_1_U554" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_6ns_17ns_17_4_1_U558" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="idx_idy" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mul_sub_17s_6ns_17ns_17_4_1_U549" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="newFirst546"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_6ns_17ns_17_4_1_U548" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="newSecond547"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_12_fu_20476_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_6ns_17ns_17_4_1_U560" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_6ns_17ns_17_4_1_U559" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_20_fu_20511_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_7s_17ns_17_4_1_U545" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_17s_17s_6ns_17ns_17_4_1_U556" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="idx_idy" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_17s_17s_6ns_17ns_17_4_1_U556" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="mul_ln886_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_17s_17s_6ns_17ns_17_4_1_U556" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_24_fu_20489_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_26_fu_20376_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_7s_17ns_17_4_1_U557" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_28_fu_20515_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_7s_17ns_17_4_1_U551" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="idx_idy" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_22_4_1_U562" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="mul_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="idx_idy" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_11s_11s_22_4_1_U561" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="mul_ln75_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_22_4_1_U562" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="G_V_516"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="idx_idy" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_fu_14620_p2" SOURCE="canny.cpp:154" URAM="0" VARIABLE="add_ln154"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>canny_Pipeline_rest_result</Name>
            <Loops>
                <rest_result/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.80</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>4.125</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>132</Best-caseLatency>
                    <Average-caseLatency>132</Average-caseLatency>
                    <Worst-caseLatency>132</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.634 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.634 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.634 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>132</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <rest_result>
                        <Name>rest_result</Name>
                        <TripCount>129</TripCount>
                        <Latency>130</Latency>
                        <AbsoluteTimeLatency>0.624 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </rest_result>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7013</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>3876</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rest_result" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_7139_p2" SOURCE="canny.cpp:160" URAM="0" VARIABLE="add_ln160"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>canny</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.80</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>4.752</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16822</Best-caseLatency>
                    <Average-caseLatency>16822</Average-caseLatency>
                    <Worst-caseLatency>16822</Worst-caseLatency>
                    <Best-caseRealTimeLatency>80.746 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>80.746 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>80.746 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16823</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>20</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>9</UTIL_DSP>
                    <FF>65790</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>61</UTIL_FF>
                    <LUT>14889</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>27</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="src" index="0" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="src" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dst" index="1" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="dst" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="upperThresh" index="2" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="upperThresh" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="lowerThresh" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="lowerThresh" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="5" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="R" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="R" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="upperThresh" access="W" description="Data signal of upperThresh" range="32">
                    <fields>
                        <field offset="0" width="32" name="upperThresh" access="W" description="Bit 31 to 0 of upperThresh"/>
                    </fields>
                </register>
                <register offset="0x18" name="lowerThresh" access="W" description="Data signal of lowerThresh" range="32">
                    <fields>
                        <field offset="0" width="32" name="lowerThresh" access="W" description="Bit 31 to 0 of lowerThresh"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="upperThresh"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="lowerThresh"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:src:dst</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="src" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="32" portPrefix="src_">
            <ports>
                <port>src_TDATA</port>
                <port>src_TREADY</port>
                <port>src_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="src"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dst" type="axi4stream" busTypeName="axis" mode="master" dataWidth="32" portPrefix="dst_">
            <ports>
                <port>dst_TDATA</port>
                <port>dst_TREADY</port>
                <port>dst_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="dst"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 5, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">upperThresh, 0x10, 32, W, Data signal of upperThresh, </column>
                    <column name="s_axi_control">lowerThresh, 0x18, 32, W, Data signal of lowerThresh, </column>
                </table>
            </item>
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="5">Interface, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="dst">both, 32, 1, 1, , , , , , , </column>
                    <column name="src">both, 32, 1, 1, , , , , , , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_chain, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="src">in, int*</column>
                    <column name="dst">out, int*</column>
                    <column name="upperThresh">in, int</column>
                    <column name="lowerThresh">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="src">src, interface, , </column>
                    <column name="dst">dst, interface, , </column>
                    <column name="upperThresh">s_axi_control, register, name=upperThresh offset=0x10 range=32, </column>
                    <column name="lowerThresh">s_axi_control, register, name=lowerThresh offset=0x18 range=32, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport/>
</profile>

