INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/edshe/Desktop/My_project_files/Cache-Controller-master/Asynchoronous_FIFO/Asynchoronous_FIFO.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/edshe/Desktop/My_project_files/Cache-Controller-master/Asynchoronous_FIFO/Asynchoronous_FIFO.srcs/sources_1/new/Transmitter_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transmitter_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/edshe/Desktop/My_project_files/Cache-Controller-master/Asynchoronous_FIFO/Asynchoronous_FIFO.srcs/sim_1/new/Test_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_fifo
