# sv-uvm-labs
This project implements a simple hardware design using SystemVerilog and builds a verification environment based on the UVM architecture.
## Project List
### 1. [Adder](https://github.com/Ridost/sv-uvm-labs/tree/main/adder)
### 2. [Clock Divider](https://github.com/Ridost/sv-uvm-labs/tree/main/clock%20divider)


## Labs List
### 1. [Lab01](https://github.com/Ridost/sv-uvm-labs/tree/main/lab01)
