
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'drauch' on host 'kamek.ece.utexas.edu' (Linux_x86_64 version 3.10.0-1160.6.1.el7.x86_64) on Tue Apr 20 20:38:53 CDT 2021
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/axi_out'
Sourcing Tcl script 'td_fused_axi_out.tcl'
INFO: [HLS 200-1510] Running: open_project -reset td_fused_axi_out_prj 
INFO: [HLS 200-10] Creating and opening project '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/axi_out/td_fused_axi_out_prj'.
INFO: [HLS 200-1510] Running: add_files -cflags -I .. -I /home/ecelrc/students/drauch/research/scale-cnn/common td_fused_axi_out.cpp 
INFO: [HLS 200-10] Adding design file 'td_fused_axi_out.cpp' to the project
INFO: [HLS 200-1510] Running: set_top td_fused_axi_out_top 
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/axi_out/td_fused_axi_out_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/axi_out/td_fused_axi_out_prj/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvu3p-ffvc1517-3-e 
INFO: [HLS 200-10] Setting target device to 'xcvu3p-ffvc1517-3-e'
INFO: [HLS 200-1510] Running: create_clock -period 3 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_s2p -impl uram td_fused_axi_out_top fmaps 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 td_fused_axi_out_top fmaps -dim 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 238.907 MB.
INFO: [HLS 200-10] Analyzing design file 'td_fused_axi_out.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.78 seconds. CPU system time: 0.93 seconds. Elapsed time: 38.01 seconds; current allocated memory: 240.531 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<decimal16, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<decimal16, 0ul, 0ul, 0ul>, 0>::write(hls::axis<decimal16, 0ul, 0ul, 0ul> const&)' (/usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<decimal16, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<decimal16, 0ul, 0ul, 0ul>, 0>::write(hls::axis<decimal16, 0ul, 0ul, 0ul> const&)' (/usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<decimal16, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<decimal16, 0ul, 0ul, 0ul>, 0>::write(hls::axis<decimal16, 0ul, 0ul, 0ul> const&)' (/usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<decimal16, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<decimal16, 0ul, 0ul, 0ul>, 0>::write(hls::axis<decimal16, 0ul, 0ul, 0ul> const&)' (/usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<decimal16, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<decimal16, 0ul, 0ul, 0ul>, 0>::write(hls::axis<decimal16, 0ul, 0ul, 0ul> const&)' (/usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<decimal16, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<decimal16, 0ul, 0ul, 0ul>, 0>::write(hls::axis<decimal16, 0ul, 0ul, 0ul> const&)' (/usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<decimal16, 0ul, 0ul, 0ul>, 0>::write(hls::axis<decimal16, 0ul, 0ul, 0ul> const&)' into 'td_fused_axi_out(decimal16 (*) [14][1000], hls::stream<hls::axis<decimal16, 0ul, 0ul, 0ul>, 0>&)' (td_fused_axi_out.cpp:26:24)
INFO: [HLS 214-178] Inlining function 'td_fused_axi_out(decimal16 (*) [14][1000], hls::stream<hls::axis<decimal16, 0ul, 0ul, 0ul>, 0>&)' into 'td_fused_axi_out_top(decimal16, hls::stream<hls::axis<decimal16, 0ul, 0ul, 0ul>, 0>&)' (td_fused_axi_out.cpp:32:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.04 seconds. CPU system time: 1.24 seconds. Elapsed time: 42.11 seconds; current allocated memory: 241.761 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 241.762 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 246.982 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 252.885 MB.
INFO: [XFORM 203-131] Reshaping array 'fmaps' (td_fused_axi_out.cpp:35) in dimension 3 with a cyclic factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_19_3' (td_fused_axi_out.cpp:19) in function 'td_fused_axi_out_top' partially with a factor of 4.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.61 seconds; current allocated memory: 280.352 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (td_fused_axi_out.cpp:18:38) in function 'td_fused_axi_out_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (td_fused_axi_out.cpp:17:35) in function 'td_fused_axi_out_top'.
INFO: [HLS 200-472] Inferring partial write operation for 'fmaps' (td_fused_axi_out.cpp:36:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 276.069 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'td_fused_axi_out_top' ...
WARNING: [SYN 201-107] Renaming port name 'td_fused_axi_out_top/val' to 'td_fused_axi_out_top/val_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'td_fused_axi_out_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 10, loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 276.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'fmaps' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 276.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'td_fused_axi_out_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'td_fused_axi_out_top/val_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'td_fused_axi_out_top/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'td_fused_axi_out_top/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'td_fused_axi_out_top/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'td_fused_axi_out_top/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'td_fused_axi_out_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_9ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'td_fused_axi_out_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 277.685 MB.
INFO: [RTMG 210-278] Implementing memory 'td_fused_axi_out_top_fmaps_ram (RAM_S2P_URAM)' using ultra RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.82 seconds. CPU system time: 0.46 seconds. Elapsed time: 7.92 seconds; current allocated memory: 285.370 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for td_fused_axi_out_top.
INFO: [VLOG 209-307] Generating Verilog RTL for td_fused_axi_out_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 487.80 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 19.1 seconds. CPU system time: 2.8 seconds. Elapsed time: 93.97 seconds; current allocated memory: 285.549 MB.
INFO: [HLS 200-112] Total CPU user time: 28.77 seconds. Total CPU system time: 7.25 seconds. Total elapsed time: 144.39 seconds; peak allocated memory: 285.370 MB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Apr 20 20:41:16 2021...
