// Seed: 729010513
module module_0 (
    input wor id_0,
    input wire id_1,
    input wor id_2,
    input tri id_3,
    input supply0 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input tri id_7,
    output wand id_8,
    output supply1 id_9
);
  wire id_11;
  assign id_9 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input tri1 id_1,
    output supply1 id_2,
    input supply0 id_3,
    output supply0 id_4,
    input supply1 id_5,
    output tri id_6,
    input wire id_7,
    output uwire id_8,
    output tri0 id_9
);
  initial id_9 = id_7;
  module_0(
      id_7, id_3, id_5, id_1, id_5, id_3, id_7, id_1, id_2, id_9
  );
endmodule
