verilog dist_mem_gen_v8_0_12  \
"../../../ipstatic/simulation/dist_mem_gen_v8_0.v" \

verilog xil_defaultlib  \
"../../../../../zhangs/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
