                   Breakdown according to instruction encoding shown in CPU_Description
                                                   OP  ALU RegA  RegB  Immediate signed
                                                   === === ===== ===== ================     
                                                   332 222 22222 21111 111111
                                                   109 876 54321 09876 5432109876543210
20200033                    mov     r1,#0x33       001 000 00001 00000 0000000000110011 
(0010 0000 0010 0000 0000 0000 0011 0011)              add  R1     R0        0x33 

                                                   OP  ALU RegA  RegB  Immediate signed
                                                   === === ===== ===== ================     
                                                   332 222 22222 21111 111111
                                                   109 876 54321 09876 5432109876543210
20400052                    mov     r2,#0x52       001 000 00010 00000 0000000000110011 
(0010 0000 0100 0000 0000 0000 0011 0011)              add  R1     R0        0x52 

                                                   OP  ALU RegA  RegB  RegC   Not used
                                                   === === ===== ===== ===== ===========     
                                                   332 222 22222 21111 11111 1
                                                   109 876 54321 09876 54321 09876543210
00620800                    add     r3,r2,r1       000 000 00011 00010 00001 00000000000 
(0000 0000 0110 0010 0000 1000 0000 0000)              add  R3     R2    R1
                                                       
                                                   OP  ALU RegA  RegB  RegC   Not used
                                                   === === ===== ===== ===== ===========     
                                                   332 222 22222 21111 11111 1
                                                   109 876 54321 09876 54321 09876543210
08E20800                    and     r7,r2,r1       000 010 00111 00010 00001 00000000000
(0000 1000 1110 0010 0000 1000 0000 0000)              and  R7     R2    R1
                                                       
                                                   OP  ALU RegA  RegB  Immediate signed
                                                   === === ===== ===== ================     
                                                   332 222 22222 21111 111111
                                                   109 876 54321 09876 5432109876543210
2C4200FF                    or      r2,r2,#0xFF    001 011 00010 00010 0000000011111111 
(0010 1100 0100 0010 0000 0000 1111 1111)              or   R2     R2        0xFF 
                                                       

                                                   OP  ALU RegA  RegB  Immediate signed
                                                   === === ===== ===== ================     
                                                   332 222 22222 21111 111111
                                                   109 876 54321 09876 5432109876543210
2462000C                    add     r3,r2,#-12     001 001 00011 00010 0000000000001100 
(0010 0100 0110 0010 0000 0000 0000 1100)              sub  R3     R2        0xC = 12 

