 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -input_pins
        -nets
        -group REGOUT
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Tue Mar 17 20:18:34 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 25.95%

  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff/data_r_reg_87_/CLK (DFFX1)                 0.1515    0.0000     0.3079 r
  fifo_1__mem_fifo/dff/data_r_reg_87_/Q (DFFX1)                   0.0482    0.1922     0.5001 r
  fifo_1__mem_fifo/dff/data_o[87] (net)         2       8.1441              0.0000     0.5001 r
  fifo_1__mem_fifo/dff/data_o[87] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5001 r
  fifo_1__mem_fifo/data_o[87] (net)                     8.1441              0.0000     0.5001 r
  fifo_1__mem_fifo/data_o[87] (bsg_one_fifo_width_p570_3)                   0.0000     0.5001 r
  fifo_lo[127] (net)                                    8.1441              0.0000     0.5001 r
  U1917/IN2 (AND2X1)                                              0.0482   -0.0003 &   0.4998 r
  U1917/Q (AND2X1)                                                0.4868    0.2309 @   0.7308 r
  io_cmd_o[87] (net)                            4     146.5196              0.0000     0.7308 r
  io_cmd_o[87] (out)                                              0.4868   -0.1495 @   0.5813 r
  data arrival time                                                                    0.5813

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.5813
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.6813


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2829     0.2829
  fifo_1__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.0717    0.0000     0.2829 r
  fifo_1__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0654    0.1917     0.4746 r
  fifo_1__mem_fifo/dff/data_o[32] (net)         2      14.6622              0.0000     0.4746 r
  fifo_1__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4746 r
  fifo_1__mem_fifo/data_o[32] (net)                    14.6622              0.0000     0.4746 r
  fifo_1__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_3)                   0.0000     0.4746 r
  fifo_lo[79] (net)                                    14.6622              0.0000     0.4746 r
  U1820/IN2 (MUX21X2)                                             0.0654    0.0005 &   0.4751 r
  U1820/Q (MUX21X2)                                               0.3421    0.2124 @   0.6874 r
  io_cmd_o[32] (net)                            4     195.8212              0.0000     0.6874 r
  io_cmd_o[32] (out)                                              0.3421   -0.0848 @   0.6026 r
  data arrival time                                                                    0.6026

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6026
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7026


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3102     0.3102
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)                 0.1517    0.0000     0.3102 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)                   0.0417    0.1881     0.4983 r
  fifo_1__mem_fifo/dff/data_o[88] (net)         2       5.7498              0.0000     0.4983 r
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4983 r
  fifo_1__mem_fifo/data_o[88] (net)                     5.7498              0.0000     0.4983 r
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)                   0.0000     0.4983 r
  fifo_lo[128] (net)                                    5.7498              0.0000     0.4983 r
  U1919/IN2 (AND2X1)                                              0.0417    0.0000 &   0.4984 r
  U1919/Q (AND2X1)                                                0.2916    0.1719 @   0.6703 r
  io_cmd_o[88] (net)                            4      90.2192              0.0000     0.6703 r
  io_cmd_o[88] (out)                                              0.2916   -0.0622 @   0.6081 r
  data arrival time                                                                    0.6081

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6081
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7081


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3148     0.3148
  fifo_0__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1497    0.0000     0.3148 r
  fifo_0__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.0412    0.1877     0.5024 r
  fifo_0__mem_fifo/dff/data_o[8] (net)          2       5.6007              0.0000     0.5024 r
  fifo_0__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5024 r
  fifo_0__mem_fifo/data_o[8] (net)                      5.6007              0.0000     0.5024 r
  fifo_0__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_2)                    0.0000     0.5024 r
  fifo_lo[6] (net)                                      5.6007              0.0000     0.5024 r
  U1772/IN1 (MUX21X1)                                             0.0412    0.0000 &   0.5025 r
  U1772/Q (MUX21X1)                                               0.4443    0.2500 @   0.7524 r
  n2735 (net)                                   4     138.8425              0.0000     0.7524 r
  mem_cmd_o[8] (out)                                              0.4443   -0.1338 @   0.6186 r
  data arrival time                                                                    0.6186

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6186
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7186


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff/data_r_reg_87_/CLK (DFFX1)                 0.1515    0.0000     0.3079 r
  fifo_1__mem_fifo/dff/data_r_reg_87_/Q (DFFX1)                   0.0424    0.2089     0.5168 f
  fifo_1__mem_fifo/dff/data_o[87] (net)         2       7.8264              0.0000     0.5168 f
  fifo_1__mem_fifo/dff/data_o[87] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5168 f
  fifo_1__mem_fifo/data_o[87] (net)                     7.8264              0.0000     0.5168 f
  fifo_1__mem_fifo/data_o[87] (bsg_one_fifo_width_p570_3)                   0.0000     0.5168 f
  fifo_lo[127] (net)                                    7.8264              0.0000     0.5168 f
  U1917/IN2 (AND2X1)                                              0.0424   -0.0002 &   0.5166 f
  U1917/Q (AND2X1)                                                0.5019    0.2655 @   0.7821 f
  io_cmd_o[87] (net)                            4     145.7738              0.0000     0.7821 f
  io_cmd_o[87] (out)                                              0.5019   -0.1621 @   0.6199 f
  data arrival time                                                                    0.6199

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6199
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7199


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3078     0.3078
  fifo_1__mem_fifo/dff/data_r_reg_84_/CLK (DFFX1)                 0.1515    0.0000     0.3078 r
  fifo_1__mem_fifo/dff/data_r_reg_84_/Q (DFFX1)                   0.0435    0.1893     0.4971 r
  fifo_1__mem_fifo/dff/data_o[84] (net)         2       6.3975              0.0000     0.4971 r
  fifo_1__mem_fifo/dff/data_o[84] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4971 r
  fifo_1__mem_fifo/data_o[84] (net)                     6.3975              0.0000     0.4971 r
  fifo_1__mem_fifo/data_o[84] (bsg_one_fifo_width_p570_3)                   0.0000     0.4971 r
  fifo_lo[124] (net)                                    6.3975              0.0000     0.4971 r
  U1911/IN2 (AND2X1)                                              0.0435    0.0000 &   0.4971 r
  U1911/Q (AND2X1)                                                0.3087    0.1731 @   0.6702 r
  io_cmd_o[84] (net)                            4      93.4496              0.0000     0.6702 r
  io_cmd_o[84] (out)                                              0.3087   -0.0491 @   0.6212 r
  data arrival time                                                                    0.6212

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6212
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7212


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2829     0.2829
  fifo_1__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.0717    0.0000     0.2829 r
  fifo_1__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0564    0.2078     0.4907 f
  fifo_1__mem_fifo/dff/data_o[32] (net)         2      14.0790              0.0000     0.4907 f
  fifo_1__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4907 f
  fifo_1__mem_fifo/data_o[32] (net)                    14.0790              0.0000     0.4907 f
  fifo_1__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_3)                   0.0000     0.4907 f
  fifo_lo[79] (net)                                    14.0790              0.0000     0.4907 f
  U1820/IN2 (MUX21X2)                                             0.0564    0.0005 &   0.4912 f
  U1820/Q (MUX21X2)                                               0.3357    0.2203 @   0.7115 f
  io_cmd_o[32] (net)                            4     195.0755              0.0000     0.7115 f
  io_cmd_o[32] (out)                                              0.3357   -0.0852 @   0.6263 f
  data arrival time                                                                    0.6263

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6263
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7263


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3137     0.3137
  fifo_0__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1493    0.0000     0.3137 r
  fifo_0__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0540    0.1953     0.5090 r
  fifo_0__mem_fifo/dff/data_o[46] (net)         2      10.3793              0.0000     0.5090 r
  fifo_0__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5090 r
  fifo_0__mem_fifo/data_o[46] (net)                    10.3793              0.0000     0.5090 r
  fifo_0__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_2)                   0.0000     0.5090 r
  fifo_lo[44] (net)                                    10.3793              0.0000     0.5090 r
  U1848/IN1 (MUX21X1)                                             0.0540   -0.0013 &   0.5077 r
  U1848/Q (MUX21X1)                                               0.0378    0.0775     0.5852 r
  n2705 (net)                                   1       3.7487              0.0000     0.5852 r
  icc_place1781/INP (NBUFFX2)                                     0.0378    0.0000 &   0.5853 r
  icc_place1781/Z (NBUFFX2)                                       0.4936    0.1476 @   0.7329 r
  n2436 (net)                                   2     282.7164              0.0000     0.7329 r
  io_cmd_o[46] (out)                                              0.4936   -0.1059 @   0.6270 r
  data arrival time                                                                    0.6270

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6270
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7270


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1397    0.0000     0.3079 r
  fifo_1__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0604    0.1981     0.5060 r
  fifo_1__mem_fifo/dff/data_o[46] (net)         2      12.8247              0.0000     0.5060 r
  fifo_1__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5060 r
  fifo_1__mem_fifo/data_o[46] (net)                    12.8247              0.0000     0.5060 r
  fifo_1__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_3)                   0.0000     0.5060 r
  fifo_lo[93] (net)                                    12.8247              0.0000     0.5060 r
  U1848/IN2 (MUX21X1)                                             0.0604   -0.0012 &   0.5048 r
  U1848/Q (MUX21X1)                                               0.0378    0.0806     0.5855 r
  n2705 (net)                                   1       3.7487              0.0000     0.5855 r
  icc_place1781/INP (NBUFFX2)                                     0.0378    0.0000 &   0.5855 r
  icc_place1781/Z (NBUFFX2)                                       0.4936    0.1476 @   0.7331 r
  n2436 (net)                                   2     282.7164              0.0000     0.7331 r
  io_cmd_o[46] (out)                                              0.4936   -0.1059 @   0.6273 r
  data arrival time                                                                    0.6273

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6273
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7273


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3102     0.3102
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)                 0.1517    0.0000     0.3102 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)                   0.0368    0.2045     0.5147 f
  fifo_1__mem_fifo/dff/data_o[88] (net)         2       5.4321              0.0000     0.5147 f
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5147 f
  fifo_1__mem_fifo/data_o[88] (net)                     5.4321              0.0000     0.5147 f
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)                   0.0000     0.5147 f
  fifo_lo[128] (net)                                    5.4321              0.0000     0.5147 f
  U1919/IN2 (AND2X1)                                              0.0368    0.0000 &   0.5148 f
  U1919/Q (AND2X1)                                                0.2986    0.1928 @   0.7076 f
  io_cmd_o[88] (net)                            4      89.4734              0.0000     0.7076 f
  io_cmd_o[88] (out)                                              0.2986   -0.0686 @   0.6390 f
  data arrival time                                                                    0.6390

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6390
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7390


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3303     0.3303
  fifo_0__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1582    0.0000     0.3303 r
  fifo_0__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0445    0.1905     0.5209 r
  fifo_0__mem_fifo/dff/data_o[32] (net)         2       6.7966              0.0000     0.5209 r
  fifo_0__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5209 r
  fifo_0__mem_fifo/data_o[32] (net)                     6.7966              0.0000     0.5209 r
  fifo_0__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_2)                   0.0000     0.5209 r
  fifo_lo[30] (net)                                     6.7966              0.0000     0.5209 r
  U1820/IN1 (MUX21X2)                                             0.0445    0.0001 &   0.5209 r
  U1820/Q (MUX21X2)                                               0.3421    0.2058 @   0.7267 r
  io_cmd_o[32] (net)                            4     195.8212              0.0000     0.7267 r
  io_cmd_o[32] (out)                                              0.3421   -0.0848 @   0.6419 r
  data arrival time                                                                    0.6419

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6419
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7419


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3109     0.3109
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)                 0.1518    0.0000     0.3109 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)                   0.0447    0.1901     0.5010 r
  fifo_1__mem_fifo/dff/data_o[72] (net)         2       6.8648              0.0000     0.5010 r
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5010 r
  fifo_1__mem_fifo/data_o[72] (net)                     6.8648              0.0000     0.5010 r
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)                   0.0000     0.5010 r
  fifo_lo[112] (net)                                    6.8648              0.0000     0.5010 r
  U1887/IN2 (AND2X2)                                              0.0447    0.0001 &   0.5011 r
  U1887/Q (AND2X2)                                                0.2939    0.1679 @   0.6690 r
  io_cmd_o[72] (net)                            4     167.9508              0.0000     0.6690 r
  io_cmd_o[72] (out)                                              0.2939   -0.0260 @   0.6430 r
  data arrival time                                                                    0.6430

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6430
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7430


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1397    0.0000     0.3079 r
  fifo_1__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0523    0.2147     0.5226 f
  fifo_1__mem_fifo/dff/data_o[46] (net)         2      12.2361              0.0000     0.5226 f
  fifo_1__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5226 f
  fifo_1__mem_fifo/data_o[46] (net)                    12.2361              0.0000     0.5226 f
  fifo_1__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_3)                   0.0000     0.5226 f
  fifo_lo[93] (net)                                    12.2361              0.0000     0.5226 f
  U1848/IN2 (MUX21X1)                                             0.0523   -0.0010 &   0.5216 f
  U1848/Q (MUX21X1)                                               0.0386    0.0714     0.5929 f
  n2705 (net)                                   1       3.6288              0.0000     0.5929 f
  icc_place1781/INP (NBUFFX2)                                     0.0386    0.0000 &   0.5930 f
  icc_place1781/Z (NBUFFX2)                                       0.4797    0.1542 @   0.7471 f
  n2436 (net)                                   2     282.5965              0.0000     0.7471 f
  io_cmd_o[46] (out)                                              0.4797   -0.1029 @   0.6443 f
  data arrival time                                                                    0.6443

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6443
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7443


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3137     0.3137
  fifo_0__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1493    0.0000     0.3137 r
  fifo_0__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0467    0.2117     0.5254 f
  fifo_0__mem_fifo/dff/data_o[46] (net)         2       9.7535              0.0000     0.5254 f
  fifo_0__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5254 f
  fifo_0__mem_fifo/data_o[46] (net)                     9.7535              0.0000     0.5254 f
  fifo_0__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_2)                   0.0000     0.5254 f
  fifo_lo[44] (net)                                     9.7535              0.0000     0.5254 f
  U1848/IN1 (MUX21X1)                                             0.0467   -0.0011 &   0.5243 f
  U1848/Q (MUX21X1)                                               0.0386    0.0694     0.5937 f
  n2705 (net)                                   1       3.6288              0.0000     0.5937 f
  icc_place1781/INP (NBUFFX2)                                     0.0386    0.0000 &   0.5937 f
  icc_place1781/Z (NBUFFX2)                                       0.4797    0.1542 @   0.7479 f
  n2436 (net)                                   2     282.5965              0.0000     0.7479 f
  io_cmd_o[46] (out)                                              0.4797   -0.1029 @   0.6450 f
  data arrival time                                                                    0.6450

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6450
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7450


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3113     0.3113
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)                 0.1529    0.0000     0.3113 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)                   0.0421    0.1885     0.4998 r
  fifo_1__mem_fifo/dff/data_o[77] (net)         2       5.9208              0.0000     0.4998 r
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4998 r
  fifo_1__mem_fifo/data_o[77] (net)                     5.9208              0.0000     0.4998 r
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)                   0.0000     0.4998 r
  fifo_lo[117] (net)                                    5.9208              0.0000     0.4998 r
  U1897/IN2 (AND2X1)                                              0.0421    0.0000 &   0.4998 r
  U1897/Q (AND2X1)                                                0.2916    0.1675 @   0.6673 r
  io_cmd_o[77] (net)                            4      88.3889              0.0000     0.6673 r
  io_cmd_o[77] (out)                                              0.2916   -0.0216 @   0.6457 r
  data arrival time                                                                    0.6457

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6457
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7457


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2824     0.2824
  fifo_0__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.0717    0.0000     0.2824 r
  fifo_0__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.0410    0.1774     0.4598 r
  fifo_0__mem_fifo/dff/data_o[35] (net)         2       5.4839              0.0000     0.4598 r
  fifo_0__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4598 r
  fifo_0__mem_fifo/data_o[35] (net)                     5.4839              0.0000     0.4598 r
  fifo_0__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_2)                   0.0000     0.4598 r
  fifo_lo[33] (net)                                     5.4839              0.0000     0.4598 r
  U1826/IN1 (MUX21X1)                                             0.0410    0.0000 &   0.4599 r
  U1826/Q (MUX21X1)                                               0.0524    0.0840     0.5439 r
  n5202 (net)                                   1       8.7365              0.0000     0.5439 r
  icc_place2009/INP (NBUFFX2)                                     0.0524   -0.0047 &   0.5392 r
  icc_place2009/Z (NBUFFX2)                                       0.2617    0.1571 @   0.6963 r
  io_cmd_o[35] (net)                            5     159.8468              0.0000     0.6963 r
  io_cmd_o[35] (out)                                              0.2625   -0.0466 @   0.6497 r
  data arrival time                                                                    0.6497

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6497
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7497


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3229     0.3229
  fifo_1__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1619    0.0000     0.3229 r
  fifo_1__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.0774    0.2088     0.5317 r
  fifo_1__mem_fifo/dff/data_o[8] (net)          2      19.2754              0.0000     0.5317 r
  fifo_1__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5317 r
  fifo_1__mem_fifo/data_o[8] (net)                     19.2754              0.0000     0.5317 r
  fifo_1__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_3)                    0.0000     0.5317 r
  fifo_lo[55] (net)                                    19.2754              0.0000     0.5317 r
  U1772/IN2 (MUX21X1)                                             0.0774   -0.0065 &   0.5252 r
  U1772/Q (MUX21X1)                                               0.4443    0.2601 @   0.7852 r
  n2735 (net)                                   4     138.8425              0.0000     0.7852 r
  mem_cmd_o[8] (out)                                              0.4443   -0.1338 @   0.6514 r
  data arrival time                                                                    0.6514

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6514
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7514


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3148     0.3148
  fifo_0__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1497    0.0000     0.3148 r
  fifo_0__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.0358    0.2035     0.5183 f
  fifo_0__mem_fifo/dff/data_o[8] (net)          2       4.9749              0.0000     0.5183 f
  fifo_0__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5183 f
  fifo_0__mem_fifo/data_o[8] (net)                      4.9749              0.0000     0.5183 f
  fifo_0__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_2)                    0.0000     0.5183 f
  fifo_lo[6] (net)                                      4.9749              0.0000     0.5183 f
  U1772/IN1 (MUX21X1)                                             0.0358    0.0000 &   0.5183 f
  U1772/Q (MUX21X1)                                               0.4318    0.2674 @   0.7857 f
  n2735 (net)                                   4     138.0968              0.0000     0.7857 f
  mem_cmd_o[8] (out)                                              0.4318   -0.1331 @   0.6526 f
  data arrival time                                                                    0.6526

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6526
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7526


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3078     0.3078
  fifo_1__mem_fifo/dff/data_r_reg_84_/CLK (DFFX1)                 0.1515    0.0000     0.3078 r
  fifo_1__mem_fifo/dff/data_r_reg_84_/Q (DFFX1)                   0.0383    0.2057     0.5136 f
  fifo_1__mem_fifo/dff/data_o[84] (net)         2       6.0798              0.0000     0.5136 f
  fifo_1__mem_fifo/dff/data_o[84] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5136 f
  fifo_1__mem_fifo/data_o[84] (net)                     6.0798              0.0000     0.5136 f
  fifo_1__mem_fifo/data_o[84] (bsg_one_fifo_width_p570_3)                   0.0000     0.5136 f
  fifo_lo[124] (net)                                    6.0798              0.0000     0.5136 f
  U1911/IN2 (AND2X1)                                              0.0383    0.0000 &   0.5136 f
  U1911/Q (AND2X1)                                                0.3159    0.1945 @   0.7080 f
  io_cmd_o[84] (net)                            4      92.7039              0.0000     0.7080 f
  io_cmd_o[84] (out)                                              0.3159   -0.0533 @   0.6547 f
  data arrival time                                                                    0.6547

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6547
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7547


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3131     0.3131
  fifo_1__mem_fifo/dff/data_r_reg_69_/CLK (DFFX1)                 0.1529    0.0000     0.3131 r
  fifo_1__mem_fifo/dff/data_r_reg_69_/Q (DFFX1)                   0.0496    0.1931     0.5062 r
  fifo_1__mem_fifo/dff/data_o[69] (net)         2       8.6837              0.0000     0.5062 r
  fifo_1__mem_fifo/dff/data_o[69] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5062 r
  fifo_1__mem_fifo/data_o[69] (net)                     8.6837              0.0000     0.5062 r
  fifo_1__mem_fifo/data_o[69] (bsg_one_fifo_width_p570_3)                   0.0000     0.5062 r
  fifo_lo[109] (net)                                    8.6837              0.0000     0.5062 r
  U1881/IN2 (AND2X1)                                              0.0496   -0.0015 &   0.5047 r
  U1881/Q (AND2X1)                                                0.3731    0.1960 @   0.7007 r
  io_cmd_o[69] (net)                            4     113.1498              0.0000     0.7007 r
  io_cmd_o[69] (out)                                              0.3731   -0.0435 @   0.6572 r
  data arrival time                                                                    0.6572

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6572
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7572


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3109     0.3109
  fifo_1__mem_fifo/dff/data_r_reg_111_/CLK (DFFX1)                0.1518    0.0000     0.3109 r
  fifo_1__mem_fifo/dff/data_r_reg_111_/Q (DFFX1)                  0.0440    0.1897     0.5006 r
  fifo_1__mem_fifo/dff/data_o[111] (net)        2       6.6103              0.0000     0.5006 r
  fifo_1__mem_fifo/dff/data_o[111] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5006 r
  fifo_1__mem_fifo/data_o[111] (net)                    6.6103              0.0000     0.5006 r
  fifo_1__mem_fifo/data_o[111] (bsg_one_fifo_width_p570_3)                  0.0000     0.5006 r
  fifo_lo[151] (net)                                    6.6103              0.0000     0.5006 r
  U1965/IN2 (AND2X1)                                              0.0440    0.0000 &   0.5007 r
  U1965/Q (AND2X1)                                                0.3001    0.1758 @   0.6765 r
  io_cmd_o[111] (net)                           4      93.0238              0.0000     0.6765 r
  io_cmd_o[111] (out)                                             0.3001   -0.0183 @   0.6582 r
  data arrival time                                                                    0.6582

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6582
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7582


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2831     0.2831
  fifo_1__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.0717    0.0000     0.2831 r
  fifo_1__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.0535    0.1850     0.4681 r
  fifo_1__mem_fifo/dff/data_o[35] (net)         2      10.1322              0.0000     0.4681 r
  fifo_1__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4681 r
  fifo_1__mem_fifo/data_o[35] (net)                    10.1322              0.0000     0.4681 r
  fifo_1__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_3)                   0.0000     0.4681 r
  fifo_lo[82] (net)                                    10.1322              0.0000     0.4681 r
  U1826/IN2 (MUX21X1)                                             0.0535   -0.0015 &   0.4667 r
  U1826/Q (MUX21X1)                                               0.0524    0.0887     0.5553 r
  n5202 (net)                                   1       8.7365              0.0000     0.5553 r
  icc_place2009/INP (NBUFFX2)                                     0.0524   -0.0047 &   0.5506 r
  icc_place2009/Z (NBUFFX2)                                       0.2617    0.1571 @   0.7077 r
  io_cmd_o[35] (net)                            5     159.8468              0.0000     0.7077 r
  io_cmd_o[35] (out)                                              0.2625   -0.0466 @   0.6611 r
  data arrival time                                                                    0.6611

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6611
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7611


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2826     0.2826
  fifo_0__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.0717    0.0000     0.2826 r
  fifo_0__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.0413    0.1776     0.4602 r
  fifo_0__mem_fifo/dff/data_o[23] (net)         2       5.5679              0.0000     0.4602 r
  fifo_0__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4602 r
  fifo_0__mem_fifo/data_o[23] (net)                     5.5679              0.0000     0.4602 r
  fifo_0__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_2)                   0.0000     0.4602 r
  fifo_lo[21] (net)                                     5.5679              0.0000     0.4602 r
  U1802/IN1 (MUX21X1)                                             0.0413    0.0000 &   0.4602 r
  U1802/Q (MUX21X1)                                               0.0475    0.0810     0.5412 r
  n2723 (net)                                   1       6.9872              0.0000     0.5412 r
  icc_place1820/INP (NBUFFX2)                                     0.0475   -0.0023 &   0.5389 r
  icc_place1820/Z (NBUFFX2)                                       0.3465    0.1826 @   0.7215 r
  n2475 (net)                                   4     210.6970              0.0000     0.7215 r
  io_cmd_o[23] (out)                                              0.3465   -0.0576 @   0.6639 r
  data arrival time                                                                    0.6639

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6639
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7639


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3303     0.3303
  fifo_0__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1582    0.0000     0.3303 r
  fifo_0__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0385    0.2064     0.5368 f
  fifo_0__mem_fifo/dff/data_o[32] (net)         2       6.1639              0.0000     0.5368 f
  fifo_0__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5368 f
  fifo_0__mem_fifo/data_o[32] (net)                     6.1639              0.0000     0.5368 f
  fifo_0__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_2)                   0.0000     0.5368 f
  fifo_lo[30] (net)                                     6.1639              0.0000     0.5368 f
  U1820/IN1 (MUX21X2)                                             0.0385    0.0001 &   0.5368 f
  U1820/Q (MUX21X2)                                               0.3357    0.2151 @   0.7519 f
  io_cmd_o[32] (net)                            4     195.0755              0.0000     0.7519 f
  io_cmd_o[32] (out)                                              0.3357   -0.0852 @   0.6667 f
  data arrival time                                                                    0.6667

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6667
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7667


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2824     0.2824
  fifo_0__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.0717    0.0000     0.2824 r
  fifo_0__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.0356    0.1928     0.4752 f
  fifo_0__mem_fifo/dff/data_o[35] (net)         2       4.8581              0.0000     0.4752 f
  fifo_0__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4752 f
  fifo_0__mem_fifo/data_o[35] (net)                     4.8581              0.0000     0.4752 f
  fifo_0__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_2)                   0.0000     0.4752 f
  fifo_lo[33] (net)                                     4.8581              0.0000     0.4752 f
  U1826/IN1 (MUX21X1)                                             0.0356    0.0000 &   0.4752 f
  U1826/Q (MUX21X1)                                               0.0526    0.0783     0.5535 f
  n5202 (net)                                   1       8.6165              0.0000     0.5535 f
  icc_place2009/INP (NBUFFX2)                                     0.0526   -0.0053 &   0.5482 f
  icc_place2009/Z (NBUFFX2)                                       0.2465    0.1676 @   0.7159 f
  io_cmd_o[35] (net)                            5     159.0430              0.0000     0.7159 f
  io_cmd_o[35] (out)                                              0.2465   -0.0461 @   0.6698 f
  data arrival time                                                                    0.6698

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6698
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7698


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3078     0.3078
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)                 0.1515    0.0000     0.3078 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)                   0.0455    0.1906     0.4984 r
  fifo_1__mem_fifo/dff/data_o[85] (net)         2       7.1424              0.0000     0.4984 r
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4984 r
  fifo_1__mem_fifo/data_o[85] (net)                     7.1424              0.0000     0.4984 r
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)                   0.0000     0.4984 r
  fifo_lo[125] (net)                                    7.1424              0.0000     0.4984 r
  U1913/IN2 (AND2X1)                                              0.0455    0.0001 &   0.4985 r
  U1913/Q (AND2X1)                                                0.3837    0.1980 @   0.6965 r
  io_cmd_o[85] (net)                            4     116.0376              0.0000     0.6965 r
  io_cmd_o[85] (out)                                              0.3837   -0.0251 @   0.6715 r
  data arrival time                                                                    0.6715

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6715
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7715


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3109     0.3109
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)                 0.1518    0.0000     0.3109 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)                   0.0395    0.2067     0.5176 f
  fifo_1__mem_fifo/dff/data_o[72] (net)         2       6.5694              0.0000     0.5176 f
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5176 f
  fifo_1__mem_fifo/data_o[72] (net)                     6.5694              0.0000     0.5176 f
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)                   0.0000     0.5176 f
  fifo_lo[112] (net)                                    6.5694              0.0000     0.5176 f
  U1887/IN2 (AND2X2)                                              0.0395    0.0001 &   0.5176 f
  U1887/Q (AND2X2)                                                0.3007    0.1836 @   0.7013 f
  io_cmd_o[72] (net)                            4     167.2051              0.0000     0.7013 f
  io_cmd_o[72] (out)                                              0.3007   -0.0297 @   0.6716 f
  data arrival time                                                                    0.6716

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6716
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7716


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3114     0.3114
  fifo_1__mem_fifo/dff/data_r_reg_60_/CLK (DFFX1)                 0.1529    0.0000     0.3114 r
  fifo_1__mem_fifo/dff/data_r_reg_60_/Q (DFFX1)                   0.0423    0.1886     0.5000 r
  fifo_1__mem_fifo/dff/data_o[60] (net)         2       5.9817              0.0000     0.5000 r
  fifo_1__mem_fifo/dff/data_o[60] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5000 r
  fifo_1__mem_fifo/data_o[60] (net)                     5.9817              0.0000     0.5000 r
  fifo_1__mem_fifo/data_o[60] (bsg_one_fifo_width_p570_3)                   0.0000     0.5000 r
  fifo_lo[100] (net)                                    5.9817              0.0000     0.5000 r
  U1863/IN2 (AND2X1)                                              0.0423    0.0000 &   0.5001 r
  U1863/Q (AND2X1)                                                0.0404    0.0615     0.5616 r
  n5197 (net)                                   1       6.0737              0.0000     0.5616 r
  icc_place1897/INP (NBUFFX2)                                     0.0404    0.0001 &   0.5617 r
  icc_place1897/Z (NBUFFX2)                                       0.3307    0.1352 @   0.6969 r
  mem_cmd_o[60] (net)                           4     186.0284              0.0000     0.6969 r
  mem_cmd_o[60] (out)                                             0.3307   -0.0236 @   0.6733 r
  data arrival time                                                                    0.6733

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6733
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7733


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2834     0.2834
  fifo_1__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.0717    0.0000     0.2834 r
  fifo_1__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.0557    0.1863     0.4697 r
  fifo_1__mem_fifo/dff/data_o[23] (net)         2      10.9827              0.0000     0.4697 r
  fifo_1__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4697 r
  fifo_1__mem_fifo/data_o[23] (net)                    10.9827              0.0000     0.4697 r
  fifo_1__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_3)                   0.0000     0.4697 r
  fifo_lo[70] (net)                                    10.9827              0.0000     0.4697 r
  U1802/IN2 (MUX21X1)                                             0.0557   -0.0014 &   0.4683 r
  U1802/Q (MUX21X1)                                               0.0475    0.0861     0.5544 r
  n2723 (net)                                   1       6.9872              0.0000     0.5544 r
  icc_place1820/INP (NBUFFX2)                                     0.0475   -0.0023 &   0.5521 r
  icc_place1820/Z (NBUFFX2)                                       0.3465    0.1826 @   0.7347 r
  n2475 (net)                                   4     210.6970              0.0000     0.7347 r
  io_cmd_o[23] (out)                                              0.3465   -0.0576 @   0.6771 r
  data arrival time                                                                    0.6771

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6771
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7771


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3119     0.3119
  fifo_1__mem_fifo/dff/data_r_reg_54_/CLK (DFFX1)                 0.1534    0.0000     0.3119 r
  fifo_1__mem_fifo/dff/data_r_reg_54_/Q (DFFX1)                   0.0426    0.1889     0.5008 r
  fifo_1__mem_fifo/dff/data_o[54] (net)         2       6.1032              0.0000     0.5008 r
  fifo_1__mem_fifo/dff/data_o[54] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5008 r
  fifo_1__mem_fifo/data_o[54] (net)                     6.1032              0.0000     0.5008 r
  fifo_1__mem_fifo/data_o[54] (bsg_one_fifo_width_p570_3)                   0.0000     0.5008 r
  fifo_lo[97] (net)                                     6.1032              0.0000     0.5008 r
  U1856/IN2 (AND2X1)                                              0.0426    0.0000 &   0.5008 r
  U1856/Q (AND2X1)                                                0.2892    0.1686 @   0.6695 r
  n2702 (net)                                   4      88.4179              0.0000     0.6695 r
  mem_cmd_o[54] (out)                                             0.2892    0.0088 @   0.6782 r
  data arrival time                                                                    0.6782

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6782
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7782


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3113     0.3113
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)                 0.1529    0.0000     0.3113 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)                   0.0372    0.2049     0.5162 f
  fifo_1__mem_fifo/dff/data_o[77] (net)         2       5.6031              0.0000     0.5162 f
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5162 f
  fifo_1__mem_fifo/data_o[77] (net)                     5.6031              0.0000     0.5162 f
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)                   0.0000     0.5162 f
  fifo_lo[117] (net)                                    5.6031              0.0000     0.5162 f
  U1897/IN2 (AND2X1)                                              0.0372    0.0000 &   0.5163 f
  U1897/Q (AND2X1)                                                0.2980    0.1875 @   0.7038 f
  io_cmd_o[77] (net)                            4      87.6432              0.0000     0.7038 f
  io_cmd_o[77] (out)                                              0.2980   -0.0247 @   0.6791 f
  data arrival time                                                                    0.6791

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6791
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7791


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3226     0.3226
  fifo_1__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.1613    0.0000     0.3226 r
  fifo_1__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.0427    0.1896     0.5122 r
  fifo_1__mem_fifo/dff/data_o[6] (net)          2       6.1476              0.0000     0.5122 r
  fifo_1__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5122 r
  fifo_1__mem_fifo/data_o[6] (net)                      6.1476              0.0000     0.5122 r
  fifo_1__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_3)                    0.0000     0.5122 r
  fifo_lo[53] (net)                                     6.1476              0.0000     0.5122 r
  U1768/IN2 (MUX21X1)                                             0.0427    0.0000 &   0.5122 r
  U1768/Q (MUX21X1)                                               0.3739    0.2239 @   0.7361 r
  io_cmd_o[6] (net)                             4     115.9598              0.0000     0.7361 r
  io_cmd_o[6] (out)                                               0.3739   -0.0566 @   0.6796 r
  data arrival time                                                                    0.6796

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6796
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7796


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2831     0.2831
  fifo_1__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.0717    0.0000     0.2831 r
  fifo_1__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.0463    0.2009     0.4840 f
  fifo_1__mem_fifo/dff/data_o[35] (net)         2       9.5436              0.0000     0.4840 f
  fifo_1__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4840 f
  fifo_1__mem_fifo/data_o[35] (net)                     9.5436              0.0000     0.4840 f
  fifo_1__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_3)                   0.0000     0.4840 f
  fifo_lo[82] (net)                                     9.5436              0.0000     0.4840 f
  U1826/IN2 (MUX21X1)                                             0.0463   -0.0013 &   0.4828 f
  U1826/Q (MUX21X1)                                               0.0526    0.0815     0.5642 f
  n5202 (net)                                   1       8.6165              0.0000     0.5642 f
  icc_place2009/INP (NBUFFX2)                                     0.0526   -0.0053 &   0.5590 f
  icc_place2009/Z (NBUFFX2)                                       0.2465    0.1676 @   0.7266 f
  io_cmd_o[35] (net)                            5     159.0430              0.0000     0.7266 f
  io_cmd_o[35] (out)                                              0.2465   -0.0461 @   0.6806 f
  data arrival time                                                                    0.6806

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6806
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7806


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3114     0.3114
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)                 0.1529    0.0000     0.3114 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)                   0.0403    0.1873     0.4987 r
  fifo_1__mem_fifo/dff/data_o[76] (net)         2       5.2765              0.0000     0.4987 r
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4987 r
  fifo_1__mem_fifo/data_o[76] (net)                     5.2765              0.0000     0.4987 r
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)                   0.0000     0.4987 r
  fifo_lo[116] (net)                                    5.2765              0.0000     0.4987 r
  U1895/IN2 (AND2X1)                                              0.0403    0.0000 &   0.4987 r
  U1895/Q (AND2X1)                                                0.4533    0.2192 @   0.7180 r
  io_cmd_o[76] (net)                            4     136.6318              0.0000     0.7180 r
  io_cmd_o[76] (out)                                              0.4533   -0.0366 @   0.6813 r
  data arrival time                                                                    0.6813

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6813
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7813


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2829     0.2829
  fifo_0__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.0717    0.0000     0.2829 r
  fifo_0__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.0404    0.1771     0.4599 r
  fifo_0__mem_fifo/dff/data_o[42] (net)         2       5.2722              0.0000     0.4599 r
  fifo_0__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4599 r
  fifo_0__mem_fifo/data_o[42] (net)                     5.2722              0.0000     0.4599 r
  fifo_0__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_2)                   0.0000     0.4599 r
  fifo_lo[40] (net)                                     5.2722              0.0000     0.4599 r
  U1840/IN1 (MUX21X1)                                             0.0404    0.0000 &   0.4599 r
  U1840/Q (MUX21X1)                                               0.1525    0.1319 @   0.5919 r
  n2709 (net)                                   2      42.8968              0.0000     0.5919 r
  icc_place1788/INP (NBUFFX2)                                     0.1527   -0.0413 @   0.5506 r
  icc_place1788/Z (NBUFFX2)                                       0.2282    0.1439 @   0.6945 r
  mem_cmd_o[42] (net)                           4     125.8540              0.0000     0.6945 r
  mem_cmd_o[42] (out)                                             0.2282   -0.0125 @   0.6820 r
  data arrival time                                                                    0.6820

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6820
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7820


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3116     0.3116
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)                 0.1534    0.0000     0.3116 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)                   0.0422    0.1886     0.5002 r
  fifo_1__mem_fifo/dff/data_o[92] (net)         2       5.9495              0.0000     0.5002 r
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5002 r
  fifo_1__mem_fifo/data_o[92] (net)                     5.9495              0.0000     0.5002 r
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)                   0.0000     0.5002 r
  fifo_lo[132] (net)                                    5.9495              0.0000     0.5002 r
  U1927/IN2 (AND2X1)                                              0.0422    0.0000 &   0.5003 r
  U1927/Q (AND2X1)                                                0.3991    0.2211 @   0.7213 r
  io_cmd_o[92] (net)                            4     126.9664              0.0000     0.7213 r
  io_cmd_o[92] (out)                                              0.3991   -0.0391 @   0.6822 r
  data arrival time                                                                    0.6822

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6822
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7822


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2842     0.2842
  fifo_1__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.0717    0.0000     0.2842 r
  fifo_1__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0713    0.1947     0.4789 r
  fifo_1__mem_fifo/dff/data_o[37] (net)         2      16.9087              0.0000     0.4789 r
  fifo_1__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4789 r
  fifo_1__mem_fifo/data_o[37] (net)                    16.9087              0.0000     0.4789 r
  fifo_1__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_3)                   0.0000     0.4789 r
  fifo_lo[84] (net)                                    16.9087              0.0000     0.4789 r
  U1830/IN2 (MUX21X1)                                             0.0713   -0.0063 &   0.4726 r
  U1830/Q (MUX21X1)                                               0.4319    0.2351 @   0.7078 r
  n2713 (net)                                   2     128.6300              0.0000     0.7078 r
  io_cmd_o[37] (out)                                              0.4319   -0.0241 @   0.6837 r
  data arrival time                                                                    0.6837

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6837
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7837


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2829     0.2829
  fifo_0__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.0717    0.0000     0.2829 r
  fifo_0__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.0402    0.1769     0.4598 r
  fifo_0__mem_fifo/dff/data_o[18] (net)         2       5.1827              0.0000     0.4598 r
  fifo_0__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4598 r
  fifo_0__mem_fifo/data_o[18] (net)                     5.1827              0.0000     0.4598 r
  fifo_0__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_2)                   0.0000     0.4598 r
  fifo_lo[16] (net)                                     5.1827              0.0000     0.4598 r
  U1792/IN1 (MUX21X1)                                             0.0402    0.0000 &   0.4598 r
  U1792/Q (MUX21X1)                                               0.4587    0.2425 @   0.7024 r
  io_cmd_o[18] (net)                            4     139.2262              0.0000     0.7024 r
  io_cmd_o[18] (out)                                              0.4587   -0.0176 @   0.6848 r
  data arrival time                                                                    0.6848

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6848
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7848


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  fifo_1__mem_fifo/dff/data_r_reg_64_/CLK (DFFX1)                 0.1529    0.0000     0.3130 r
  fifo_1__mem_fifo/dff/data_r_reg_64_/Q (DFFX1)                   0.0429    0.1890     0.5021 r
  fifo_1__mem_fifo/dff/data_o[64] (net)         2       6.2055              0.0000     0.5021 r
  fifo_1__mem_fifo/dff/data_o[64] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5021 r
  fifo_1__mem_fifo/data_o[64] (net)                     6.2055              0.0000     0.5021 r
  fifo_1__mem_fifo/data_o[64] (bsg_one_fifo_width_p570_3)                   0.0000     0.5021 r
  fifo_lo[104] (net)                                    6.2055              0.0000     0.5021 r
  U1871/IN2 (AND2X1)                                              0.0429    0.0000 &   0.5021 r
  U1871/Q (AND2X1)                                                0.4843    0.2296 @   0.7317 r
  io_cmd_o[64] (net)                            4     145.8824              0.0000     0.7317 r
  io_cmd_o[64] (out)                                              0.4843   -0.0466 @   0.6850 r
  data arrival time                                                                    0.6850

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6850
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7850


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3229     0.3229
  fifo_1__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1619    0.0000     0.3229 r
  fifo_1__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.0668    0.2259     0.5488 f
  fifo_1__mem_fifo/dff/data_o[8] (net)          2      18.6869              0.0000     0.5488 f
  fifo_1__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5488 f
  fifo_1__mem_fifo/data_o[8] (net)                     18.6869              0.0000     0.5488 f
  fifo_1__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_3)                    0.0000     0.5488 f
  fifo_lo[55] (net)                                    18.6869              0.0000     0.5488 f
  U1772/IN2 (MUX21X1)                                             0.0668   -0.0056 &   0.5432 f
  U1772/Q (MUX21X1)                                               0.4318    0.2749 @   0.8182 f
  n2735 (net)                                   4     138.0968              0.0000     0.8182 f
  mem_cmd_o[8] (out)                                              0.4318   -0.1331 @   0.6851 f
  data arrival time                                                                    0.6851

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6851
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7851


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3076     0.3076
  fifo_1__mem_fifo/dff/data_r_reg_108_/CLK (DFFX1)                0.1516    0.0000     0.3076 r
  fifo_1__mem_fifo/dff/data_r_reg_108_/Q (DFFX1)                  0.0791    0.2088     0.5164 r
  fifo_1__mem_fifo/dff/data_o[108] (net)        3      19.9198              0.0000     0.5164 r
  fifo_1__mem_fifo/dff/data_o[108] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5164 r
  fifo_1__mem_fifo/data_o[108] (net)                   19.9198              0.0000     0.5164 r
  fifo_1__mem_fifo/data_o[108] (bsg_one_fifo_width_p570_3)                  0.0000     0.5164 r
  fifo_lo[148] (net)                                   19.9198              0.0000     0.5164 r
  U1959/IN2 (AND2X1)                                              0.0791    0.0009 &   0.5172 r
  U1959/Q (AND2X1)                                                0.3128    0.1810 @   0.6983 r
  io_cmd_o[108] (net)                           3      95.3535              0.0000     0.6983 r
  io_cmd_o[108] (out)                                             0.3128   -0.0125 @   0.6858 r
  data arrival time                                                                    0.6858

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6858
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7858


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2826     0.2826
  fifo_0__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.0717    0.0000     0.2826 r
  fifo_0__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.0358    0.1930     0.4755 f
  fifo_0__mem_fifo/dff/data_o[23] (net)         2       4.9421              0.0000     0.4755 f
  fifo_0__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4755 f
  fifo_0__mem_fifo/data_o[23] (net)                     4.9421              0.0000     0.4755 f
  fifo_0__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_2)                   0.0000     0.4755 f
  fifo_lo[21] (net)                                     4.9421              0.0000     0.4755 f
  U1802/IN1 (MUX21X1)                                             0.0358    0.0000 &   0.4756 f
  U1802/Q (MUX21X1)                                               0.0478    0.0747     0.5503 f
  n2723 (net)                                   1       6.8672              0.0000     0.5503 f
  icc_place1820/INP (NBUFFX2)                                     0.0478   -0.0025 &   0.5478 f
  icc_place1820/Z (NBUFFX2)                                       0.3346    0.1952 @   0.7430 f
  n2475 (net)                                   4     209.9512              0.0000     0.7430 f
  io_cmd_o[23] (out)                                              0.3346   -0.0572 @   0.6859 f
  data arrival time                                                                    0.6859

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6859
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7859


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2826     0.2826
  fifo_0__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.0717    0.0000     0.2826 r
  fifo_0__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0393    0.1763     0.4589 r
  fifo_0__mem_fifo/dff/data_o[19] (net)         2       4.8711              0.0000     0.4589 r
  fifo_0__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4589 r
  fifo_0__mem_fifo/data_o[19] (net)                     4.8711              0.0000     0.4589 r
  fifo_0__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_2)                   0.0000     0.4589 r
  fifo_lo[17] (net)                                     4.8711              0.0000     0.4589 r
  U1794/IN1 (MUX21X1)                                             0.0393    0.0000 &   0.4589 r
  U1794/Q (MUX21X1)                                               0.0397    0.0752     0.5342 r
  n2727 (net)                                   1       4.3461              0.0000     0.5342 r
  icc_place1830/INP (NBUFFX2)                                     0.0397   -0.0006 &   0.5336 r
  icc_place1830/Z (NBUFFX2)                                       0.2856    0.1595 @   0.6931 r
  n2485 (net)                                   4     173.2759              0.0000     0.6931 r
  mem_cmd_o[19] (out)                                             0.2856   -0.0071 @   0.6860 r
  data arrival time                                                                    0.6860

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6860
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7860


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff/data_r_reg_94_/CLK (DFFX1)                 0.1515    0.0000     0.3079 r
  fifo_1__mem_fifo/dff/data_r_reg_94_/Q (DFFX1)                   0.0589    0.1982     0.5061 r
  fifo_1__mem_fifo/dff/data_o[94] (net)         2      12.2396              0.0000     0.5061 r
  fifo_1__mem_fifo/dff/data_o[94] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5061 r
  fifo_1__mem_fifo/data_o[94] (net)                    12.2396              0.0000     0.5061 r
  fifo_1__mem_fifo/data_o[94] (bsg_one_fifo_width_p570_3)                   0.0000     0.5061 r
  fifo_lo[134] (net)                                   12.2396              0.0000     0.5061 r
  U1931/IN2 (AND2X1)                                              0.0589    0.0002 &   0.5063 r
  U1931/Q (AND2X1)                                                0.0419    0.0644     0.5707 r
  n2682 (net)                                   1       6.4929              0.0000     0.5707 r
  icc_place1866/INP (NBUFFX2)                                     0.0419    0.0001 &   0.5709 r
  icc_place1866/Z (NBUFFX2)                                       0.3916    0.1422 @   0.7130 r
  io_cmd_o[94] (net)                            4     222.5415              0.0000     0.7130 r
  io_cmd_o[94] (out)                                              0.3916   -0.0252 @   0.6878 r
  data arrival time                                                                    0.6878

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6878
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7878


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2845     0.2845
  fifo_1__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.0717    0.0000     0.2845 r
  fifo_1__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.0709    0.1945     0.4790 r
  fifo_1__mem_fifo/dff/data_o[21] (net)         2      16.7569              0.0000     0.4790 r
  fifo_1__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4790 r
  fifo_1__mem_fifo/data_o[21] (net)                    16.7569              0.0000     0.4790 r
  fifo_1__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_3)                   0.0000     0.4790 r
  fifo_lo[68] (net)                                    16.7569              0.0000     0.4790 r
  U1798/IN2 (MUX21X1)                                             0.0709   -0.0031 &   0.4759 r
  U1798/Q (MUX21X1)                                               0.4226    0.2476 @   0.7235 r
  n2725 (net)                                   4     130.9520              0.0000     0.7235 r
  mem_cmd_o[21] (out)                                             0.4226   -0.0346 @   0.6888 r
  data arrival time                                                                    0.6888

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6888
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7888


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff/data_r_reg_87_/CLK (DFFX1)                 0.1515    0.0000     0.3079 r
  fifo_1__mem_fifo/dff/data_r_reg_87_/Q (DFFX1)                   0.0482    0.1922     0.5001 r
  fifo_1__mem_fifo/dff/data_o[87] (net)         2       8.1441              0.0000     0.5001 r
  fifo_1__mem_fifo/dff/data_o[87] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5001 r
  fifo_1__mem_fifo/data_o[87] (net)                     8.1441              0.0000     0.5001 r
  fifo_1__mem_fifo/data_o[87] (bsg_one_fifo_width_p570_3)                   0.0000     0.5001 r
  fifo_lo[127] (net)                                    8.1441              0.0000     0.5001 r
  U1917/IN2 (AND2X1)                                              0.0482   -0.0003 &   0.4998 r
  U1917/Q (AND2X1)                                                0.4868    0.2309 @   0.7308 r
  io_cmd_o[87] (net)                            4     146.5196              0.0000     0.7308 r
  U1918/INP (NBUFFX2)                                             0.4868   -0.1503 @   0.5805 r
  U1918/Z (NBUFFX2)                                               0.0467    0.1099     0.6903 r
  mem_cmd_o[87] (net)                           1       0.9015              0.0000     0.6903 r
  mem_cmd_o[87] (out)                                             0.0467    0.0000 &   0.6904 r
  data arrival time                                                                    0.6904

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6904
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7904


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3123     0.3123
  fifo_1__mem_fifo/dff/data_r_reg_79_/CLK (DFFX1)                 0.1529    0.0000     0.3123 r
  fifo_1__mem_fifo/dff/data_r_reg_79_/Q (DFFX1)                   0.0396    0.1868     0.4991 r
  fifo_1__mem_fifo/dff/data_o[79] (net)         2       4.9991              0.0000     0.4991 r
  fifo_1__mem_fifo/dff/data_o[79] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4991 r
  fifo_1__mem_fifo/data_o[79] (net)                     4.9991              0.0000     0.4991 r
  fifo_1__mem_fifo/data_o[79] (bsg_one_fifo_width_p570_3)                   0.0000     0.4991 r
  fifo_lo[119] (net)                                    4.9991              0.0000     0.4991 r
  U1901/IN2 (AND2X1)                                              0.0396    0.0000 &   0.4991 r
  U1901/Q (AND2X1)                                                0.2091    0.1364 @   0.6355 r
  n2689 (net)                                   2      62.5511              0.0000     0.6355 r
  icc_place1876/INP (NBUFFX2)                                     0.2091   -0.0485 @   0.5869 r
  icc_place1876/Z (NBUFFX2)                                       0.1769    0.1409 @   0.7278 r
  mem_cmd_o[79] (net)                           3      95.5313              0.0000     0.7278 r
  mem_cmd_o[79] (out)                                             0.1769   -0.0368 @   0.6911 r
  data arrival time                                                                    0.6911

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6911
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7911


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3237     0.3237
  fifo_0__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.1613    0.0000     0.3237 r
  fifo_0__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.0587    0.1989     0.5226 r
  fifo_0__mem_fifo/dff/data_o[6] (net)          2      12.1871              0.0000     0.5226 r
  fifo_0__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5226 r
  fifo_0__mem_fifo/data_o[6] (net)                     12.1871              0.0000     0.5226 r
  fifo_0__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_2)                    0.0000     0.5226 r
  fifo_lo[4] (net)                                     12.1871              0.0000     0.5226 r
  U1768/IN1 (MUX21X1)                                             0.0587    0.0003 &   0.5229 r
  U1768/Q (MUX21X1)                                               0.3739    0.2257 @   0.7486 r
  io_cmd_o[6] (net)                             4     115.9598              0.0000     0.7486 r
  io_cmd_o[6] (out)                                               0.3739   -0.0566 @   0.6920 r
  data arrival time                                                                    0.6920

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6920
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7920


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1397    0.0000     0.3079 r
  fifo_1__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0523    0.2147     0.5226 f
  fifo_1__mem_fifo/dff/data_o[46] (net)         2      12.2361              0.0000     0.5226 f
  fifo_1__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5226 f
  fifo_1__mem_fifo/data_o[46] (net)                    12.2361              0.0000     0.5226 f
  fifo_1__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_3)                   0.0000     0.5226 f
  fifo_lo[93] (net)                                    12.2361              0.0000     0.5226 f
  U1848/IN2 (MUX21X1)                                             0.0523   -0.0010 &   0.5216 f
  U1848/Q (MUX21X1)                                               0.0386    0.0714     0.5929 f
  n2705 (net)                                   1       3.6288              0.0000     0.5929 f
  icc_place1781/INP (NBUFFX2)                                     0.0386    0.0000 &   0.5930 f
  icc_place1781/Z (NBUFFX2)                                       0.4797    0.1542 @   0.7471 f
  n2436 (net)                                   2     282.5965              0.0000     0.7471 f
  icc_place1782/INP (NBUFFX2)                                     0.4797   -0.1481 @   0.5990 f
  icc_place1782/Z (NBUFFX2)                                       0.2120    0.1693 @   0.7683 f
  mem_cmd_o[46] (net)                           3     118.5493              0.0000     0.7683 f
  mem_cmd_o[46] (out)                                             0.2120   -0.0756 @   0.6928 f
  data arrival time                                                                    0.6928

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6928
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7928


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2831     0.2831
  fifo_1__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.0717    0.0000     0.2831 r
  fifo_1__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.0482    0.1821     0.4652 r
  fifo_1__mem_fifo/dff/data_o[18] (net)         2       8.1170              0.0000     0.4652 r
  fifo_1__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4652 r
  fifo_1__mem_fifo/data_o[18] (net)                     8.1170              0.0000     0.4652 r
  fifo_1__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_3)                   0.0000     0.4652 r
  fifo_lo[65] (net)                                     8.1170              0.0000     0.4652 r
  U1792/IN2 (MUX21X1)                                             0.0482   -0.0011 &   0.4641 r
  U1792/Q (MUX21X1)                                               0.4587    0.2463 @   0.7104 r
  io_cmd_o[18] (net)                            4     139.2262              0.0000     0.7104 r
  io_cmd_o[18] (out)                                              0.4587   -0.0176 @   0.6928 r
  data arrival time                                                                    0.6928

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6928
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7928


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3137     0.3137
  fifo_0__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1493    0.0000     0.3137 r
  fifo_0__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0467    0.2117     0.5254 f
  fifo_0__mem_fifo/dff/data_o[46] (net)         2       9.7535              0.0000     0.5254 f
  fifo_0__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5254 f
  fifo_0__mem_fifo/data_o[46] (net)                     9.7535              0.0000     0.5254 f
  fifo_0__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_2)                   0.0000     0.5254 f
  fifo_lo[44] (net)                                     9.7535              0.0000     0.5254 f
  U1848/IN1 (MUX21X1)                                             0.0467   -0.0011 &   0.5243 f
  U1848/Q (MUX21X1)                                               0.0386    0.0694     0.5937 f
  n2705 (net)                                   1       3.6288              0.0000     0.5937 f
  icc_place1781/INP (NBUFFX2)                                     0.0386    0.0000 &   0.5937 f
  icc_place1781/Z (NBUFFX2)                                       0.4797    0.1542 @   0.7479 f
  n2436 (net)                                   2     282.5965              0.0000     0.7479 f
  icc_place1782/INP (NBUFFX2)                                     0.4797   -0.1481 @   0.5998 f
  icc_place1782/Z (NBUFFX2)                                       0.2120    0.1693 @   0.7691 f
  mem_cmd_o[46] (net)                           3     118.5493              0.0000     0.7691 f
  mem_cmd_o[46] (out)                                             0.2120   -0.0756 @   0.6935 f
  data arrival time                                                                    0.6935

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6935
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7935


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3109     0.3109
  fifo_1__mem_fifo/dff/data_r_reg_111_/CLK (DFFX1)                0.1518    0.0000     0.3109 r
  fifo_1__mem_fifo/dff/data_r_reg_111_/Q (DFFX1)                  0.0388    0.2061     0.5171 f
  fifo_1__mem_fifo/dff/data_o[111] (net)        2       6.2926              0.0000     0.5171 f
  fifo_1__mem_fifo/dff/data_o[111] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5171 f
  fifo_1__mem_fifo/data_o[111] (net)                    6.2926              0.0000     0.5171 f
  fifo_1__mem_fifo/data_o[111] (bsg_one_fifo_width_p570_3)                  0.0000     0.5171 f
  fifo_lo[151] (net)                                    6.2926              0.0000     0.5171 f
  U1965/IN2 (AND2X1)                                              0.0388    0.0000 &   0.5171 f
  U1965/Q (AND2X1)                                                0.3075    0.1976 @   0.7147 f
  io_cmd_o[111] (net)                           4      92.2781              0.0000     0.7147 f
  io_cmd_o[111] (out)                                             0.3075   -0.0201 @   0.6946 f
  data arrival time                                                                    0.6946

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6946
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7946


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2833     0.2833
  fifo_1__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.0717    0.0000     0.2833 r
  fifo_1__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0577    0.1874     0.4707 r
  fifo_1__mem_fifo/dff/data_o[22] (net)         2      11.7312              0.0000     0.4707 r
  fifo_1__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4707 r
  fifo_1__mem_fifo/data_o[22] (net)                    11.7312              0.0000     0.4707 r
  fifo_1__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_3)                   0.0000     0.4707 r
  fifo_lo[69] (net)                                    11.7312              0.0000     0.4707 r
  U1800/IN2 (MUX21X1)                                             0.0577   -0.0005 &   0.4702 r
  U1800/Q (MUX21X1)                                               0.1951    0.1546 @   0.6248 r
  n2724 (net)                                   2      57.2029              0.0000     0.6248 r
  icc_place1823/INP (NBUFFX2)                                     0.1951   -0.0367 @   0.5882 r
  icc_place1823/Z (NBUFFX2)                                       0.1804    0.1450 @   0.7332 r
  io_cmd_o[22] (net)                            3     101.8293              0.0000     0.7332 r
  io_cmd_o[22] (out)                                              0.1804   -0.0384 @   0.6947 r
  data arrival time                                                                    0.6947

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6947
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7947


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3126     0.3126
  fifo_1__mem_fifo/dff/data_r_reg_61_/CLK (DFFX1)                 0.1529    0.0000     0.3126 r
  fifo_1__mem_fifo/dff/data_r_reg_61_/Q (DFFX1)                   0.0433    0.1893     0.5019 r
  fifo_1__mem_fifo/dff/data_o[61] (net)         2       6.3589              0.0000     0.5019 r
  fifo_1__mem_fifo/dff/data_o[61] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5019 r
  fifo_1__mem_fifo/data_o[61] (net)                     6.3589              0.0000     0.5019 r
  fifo_1__mem_fifo/data_o[61] (bsg_one_fifo_width_p570_3)                   0.0000     0.5019 r
  fifo_lo[101] (net)                                    6.3589              0.0000     0.5019 r
  U1865/IN2 (AND2X1)                                              0.0433   -0.0008 &   0.5010 r
  U1865/Q (AND2X1)                                                0.3620    0.1909 @   0.6919 r
  io_cmd_o[61] (net)                            4     109.5682              0.0000     0.6919 r
  io_cmd_o[61] (out)                                              0.3620    0.0036 @   0.6955 r
  data arrival time                                                                    0.6955

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6955
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7955


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3137     0.3137
  fifo_0__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1493    0.0000     0.3137 r
  fifo_0__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0540    0.1953     0.5090 r
  fifo_0__mem_fifo/dff/data_o[46] (net)         2      10.3793              0.0000     0.5090 r
  fifo_0__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5090 r
  fifo_0__mem_fifo/data_o[46] (net)                    10.3793              0.0000     0.5090 r
  fifo_0__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_2)                   0.0000     0.5090 r
  fifo_lo[44] (net)                                    10.3793              0.0000     0.5090 r
  U1848/IN1 (MUX21X1)                                             0.0540   -0.0013 &   0.5077 r
  U1848/Q (MUX21X1)                                               0.0378    0.0775     0.5852 r
  n2705 (net)                                   1       3.7487              0.0000     0.5852 r
  icc_place1781/INP (NBUFFX2)                                     0.0378    0.0000 &   0.5853 r
  icc_place1781/Z (NBUFFX2)                                       0.4936    0.1476 @   0.7329 r
  n2436 (net)                                   2     282.7164              0.0000     0.7329 r
  icc_place1782/INP (NBUFFX2)                                     0.4936   -0.1505 @   0.5824 r
  icc_place1782/Z (NBUFFX2)                                       0.2242    0.1920 @   0.7744 r
  mem_cmd_o[46] (net)                           3     119.1751              0.0000     0.7744 r
  mem_cmd_o[46] (out)                                             0.2242   -0.0787 @   0.6957 r
  data arrival time                                                                    0.6957

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6957
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7957


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3317     0.3317
  fifo_0__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.1583    0.0000     0.3317 r
  fifo_0__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.0394    0.1871     0.5189 r
  fifo_0__mem_fifo/dff/data_o[13] (net)         2       4.9304              0.0000     0.5189 r
  fifo_0__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5189 r
  fifo_0__mem_fifo/data_o[13] (net)                     4.9304              0.0000     0.5189 r
  fifo_0__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_2)                   0.0000     0.5189 r
  fifo_lo[11] (net)                                     4.9304              0.0000     0.5189 r
  U1782/IN1 (MUX21X1)                                             0.0394    0.0000 &   0.5189 r
  U1782/Q (MUX21X1)                                               0.4411    0.2300 @   0.7489 r
  n2731 (net)                                   2     131.7943              0.0000     0.7489 r
  io_cmd_o[13] (out)                                              0.4411   -0.0532 @   0.6957 r
  data arrival time                                                                    0.6957

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6957
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7957


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3131     0.3131
  fifo_1__mem_fifo/dff/data_r_reg_69_/CLK (DFFX1)                 0.1529    0.0000     0.3131 r
  fifo_1__mem_fifo/dff/data_r_reg_69_/Q (DFFX1)                   0.0436    0.2098     0.5229 f
  fifo_1__mem_fifo/dff/data_o[69] (net)         2       8.3660              0.0000     0.5229 f
  fifo_1__mem_fifo/dff/data_o[69] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5229 f
  fifo_1__mem_fifo/data_o[69] (net)                     8.3660              0.0000     0.5229 f
  fifo_1__mem_fifo/data_o[69] (bsg_one_fifo_width_p570_3)                   0.0000     0.5229 f
  fifo_lo[109] (net)                                    8.3660              0.0000     0.5229 f
  U1881/IN2 (AND2X1)                                              0.0436   -0.0013 &   0.5216 f
  U1881/Q (AND2X1)                                                0.3835    0.2228 @   0.7444 f
  io_cmd_o[69] (net)                            4     112.4041              0.0000     0.7444 f
  io_cmd_o[69] (out)                                              0.3835   -0.0486 @   0.6958 f
  data arrival time                                                                    0.6958

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6958
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7958


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1397    0.0000     0.3079 r
  fifo_1__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0604    0.1981     0.5060 r
  fifo_1__mem_fifo/dff/data_o[46] (net)         2      12.8247              0.0000     0.5060 r
  fifo_1__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5060 r
  fifo_1__mem_fifo/data_o[46] (net)                    12.8247              0.0000     0.5060 r
  fifo_1__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_3)                   0.0000     0.5060 r
  fifo_lo[93] (net)                                    12.8247              0.0000     0.5060 r
  U1848/IN2 (MUX21X1)                                             0.0604   -0.0012 &   0.5048 r
  U1848/Q (MUX21X1)                                               0.0378    0.0806     0.5855 r
  n2705 (net)                                   1       3.7487              0.0000     0.5855 r
  icc_place1781/INP (NBUFFX2)                                     0.0378    0.0000 &   0.5855 r
  icc_place1781/Z (NBUFFX2)                                       0.4936    0.1476 @   0.7331 r
  n2436 (net)                                   2     282.7164              0.0000     0.7331 r
  icc_place1782/INP (NBUFFX2)                                     0.4936   -0.1505 @   0.5826 r
  icc_place1782/Z (NBUFFX2)                                       0.2242    0.1920 @   0.7747 r
  mem_cmd_o[46] (net)                           3     119.1751              0.0000     0.7747 r
  mem_cmd_o[46] (out)                                             0.2242   -0.0787 @   0.6959 r
  data arrival time                                                                    0.6959

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6959
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7959


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3114     0.3114
  fifo_1__mem_fifo/dff/data_r_reg_60_/CLK (DFFX1)                 0.1529    0.0000     0.3114 r
  fifo_1__mem_fifo/dff/data_r_reg_60_/Q (DFFX1)                   0.0374    0.2050     0.5165 f
  fifo_1__mem_fifo/dff/data_o[60] (net)         2       5.6640              0.0000     0.5165 f
  fifo_1__mem_fifo/dff/data_o[60] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5165 f
  fifo_1__mem_fifo/data_o[60] (net)                     5.6640              0.0000     0.5165 f
  fifo_1__mem_fifo/data_o[60] (bsg_one_fifo_width_p570_3)                   0.0000     0.5165 f
  fifo_lo[100] (net)                                    5.6640              0.0000     0.5165 f
  U1863/IN2 (AND2X1)                                              0.0374    0.0000 &   0.5165 f
  U1863/Q (AND2X1)                                                0.0372    0.0620     0.5785 f
  n5197 (net)                                   1       5.9537              0.0000     0.5785 f
  icc_place1897/INP (NBUFFX2)                                     0.0372    0.0001 &   0.5787 f
  icc_place1897/Z (NBUFFX2)                                       0.3186    0.1397 @   0.7184 f
  mem_cmd_o[60] (net)                           4     185.2827              0.0000     0.7184 f
  mem_cmd_o[60] (out)                                             0.3186   -0.0217 @   0.6967 f
  data arrival time                                                                    0.6967

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6967
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7967


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3137     0.3137
  fifo_0__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1493    0.0000     0.3137 r
  fifo_0__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.0419    0.1881     0.5018 r
  fifo_0__mem_fifo/dff/data_o[10] (net)         2       5.8362              0.0000     0.5018 r
  fifo_0__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5018 r
  fifo_0__mem_fifo/data_o[10] (net)                     5.8362              0.0000     0.5018 r
  fifo_0__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_2)                   0.0000     0.5018 r
  fifo_lo[8] (net)                                      5.8362              0.0000     0.5018 r
  U1776/IN1 (MUX21X2)                                             0.0419    0.0000 &   0.5018 r
  U1776/Q (MUX21X2)                                               0.2885    0.1731 @   0.6749 r
  n2734 (net)                                   4     154.7122              0.0000     0.6749 r
  mem_cmd_o[10] (out)                                             0.2885    0.0219 @   0.6968 r
  data arrival time                                                                    0.6968

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6968
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7968


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3102     0.3102
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)                 0.1517    0.0000     0.3102 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)                   0.0417    0.1881     0.4983 r
  fifo_1__mem_fifo/dff/data_o[88] (net)         2       5.7498              0.0000     0.4983 r
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4983 r
  fifo_1__mem_fifo/data_o[88] (net)                     5.7498              0.0000     0.4983 r
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)                   0.0000     0.4983 r
  fifo_lo[128] (net)                                    5.7498              0.0000     0.4983 r
  U1919/IN2 (AND2X1)                                              0.0417    0.0000 &   0.4984 r
  U1919/Q (AND2X1)                                                0.2916    0.1719 @   0.6703 r
  io_cmd_o[88] (net)                            4      90.2192              0.0000     0.6703 r
  U1920/INP (NBUFFX2)                                             0.2916   -0.0629 @   0.6074 r
  U1920/Z (NBUFFX2)                                               0.0385    0.0899     0.6973 r
  mem_cmd_o[88] (net)                           1       2.0178              0.0000     0.6973 r
  mem_cmd_o[88] (out)                                             0.0385    0.0000 &   0.6973 r
  data arrival time                                                                    0.6973

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6973
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7973


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2834     0.2834
  fifo_1__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.0717    0.0000     0.2834 r
  fifo_1__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.0607    0.1890     0.4725 r
  fifo_1__mem_fifo/dff/data_o[39] (net)         2      12.8664              0.0000     0.4725 r
  fifo_1__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4725 r
  fifo_1__mem_fifo/data_o[39] (net)                    12.8664              0.0000     0.4725 r
  fifo_1__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_3)                   0.0000     0.4725 r
  fifo_lo[86] (net)                                    12.8664              0.0000     0.4725 r
  U1834/IN2 (MUX21X1)                                             0.0607   -0.0084 &   0.4641 r
  U1834/Q (MUX21X1)                                               0.4120    0.2327 @   0.6967 r
  n2711 (net)                                   5     124.6481              0.0000     0.6967 r
  io_cmd_o[39] (out)                                              0.4120    0.0007 @   0.6975 r
  data arrival time                                                                    0.6975

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6975
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7975


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2834     0.2834
  fifo_1__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.0717    0.0000     0.2834 r
  fifo_1__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.0482    0.2022     0.4856 f
  fifo_1__mem_fifo/dff/data_o[23] (net)         2      10.3941              0.0000     0.4856 f
  fifo_1__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4856 f
  fifo_1__mem_fifo/data_o[23] (net)                    10.3941              0.0000     0.4856 f
  fifo_1__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_3)                   0.0000     0.4856 f
  fifo_lo[70] (net)                                    10.3941              0.0000     0.4856 f
  U1802/IN2 (MUX21X1)                                             0.0482   -0.0012 &   0.4844 f
  U1802/Q (MUX21X1)                                               0.0478    0.0782     0.5626 f
  n2723 (net)                                   1       6.8672              0.0000     0.5626 f
  icc_place1820/INP (NBUFFX2)                                     0.0478   -0.0025 &   0.5602 f
  icc_place1820/Z (NBUFFX2)                                       0.3346    0.1952 @   0.7554 f
  n2475 (net)                                   4     209.9512              0.0000     0.7554 f
  io_cmd_o[23] (out)                                              0.3346   -0.0572 @   0.6982 f
  data arrival time                                                                    0.6982

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6982
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7982


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2829     0.2829
  fifo_0__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.0717    0.0000     0.2829 r
  fifo_0__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.0351    0.1924     0.4753 f
  fifo_0__mem_fifo/dff/data_o[42] (net)         2       4.6464              0.0000     0.4753 f
  fifo_0__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4753 f
  fifo_0__mem_fifo/data_o[42] (net)                     4.6464              0.0000     0.4753 f
  fifo_0__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_2)                   0.0000     0.4753 f
  fifo_lo[40] (net)                                     4.6464              0.0000     0.4753 f
  U1840/IN1 (MUX21X1)                                             0.0351    0.0000 &   0.4753 f
  U1840/Q (MUX21X1)                                               0.1484    0.1345 @   0.6098 f
  n2709 (net)                                   2      42.6569              0.0000     0.6098 f
  icc_place1788/INP (NBUFFX2)                                     0.1484   -0.0433 @   0.5664 f
  icc_place1788/Z (NBUFFX2)                                       0.2182    0.1430 @   0.7094 f
  mem_cmd_o[42] (net)                           4     125.1563              0.0000     0.7094 f
  mem_cmd_o[42] (out)                                             0.2182   -0.0110 @   0.6985 f
  data arrival time                                                                    0.6985

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6985
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7985


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2836     0.2836
  fifo_1__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.0717    0.0000     0.2836 r
  fifo_1__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.0549    0.1858     0.4694 r
  fifo_1__mem_fifo/dff/data_o[28] (net)         2      10.6571              0.0000     0.4694 r
  fifo_1__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4694 r
  fifo_1__mem_fifo/data_o[28] (net)                    10.6571              0.0000     0.4694 r
  fifo_1__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_3)                   0.0000     0.4694 r
  fifo_lo[75] (net)                                    10.6571              0.0000     0.4694 r
  U1812/IN2 (MUX21X1)                                             0.0549    0.0002 &   0.4696 r
  U1812/Q (MUX21X1)                                               0.1339    0.1276 @   0.5971 r
  n5204 (net)                                   1      36.0006              0.0000     0.5971 r
  icc_place1811/INP (NBUFFX2)                                     0.1343    0.0045 @   0.6017 r
  icc_place1811/Z (NBUFFX2)                                       0.3419    0.1605 @   0.7622 r
  mem_cmd_o[28] (net)                           4     192.6543              0.0000     0.7622 r
  mem_cmd_o[28] (out)                                             0.3419   -0.0632 @   0.6990 r
  data arrival time                                                                    0.6990

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6990
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7990


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2829     0.2829
  fifo_0__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.0717    0.0000     0.2829 r
  fifo_0__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.0404    0.1771     0.4599 r
  fifo_0__mem_fifo/dff/data_o[42] (net)         2       5.2722              0.0000     0.4599 r
  fifo_0__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4599 r
  fifo_0__mem_fifo/data_o[42] (net)                     5.2722              0.0000     0.4599 r
  fifo_0__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_2)                   0.0000     0.4599 r
  fifo_lo[40] (net)                                     5.2722              0.0000     0.4599 r
  U1840/IN1 (MUX21X1)                                             0.0404    0.0000 &   0.4599 r
  U1840/Q (MUX21X1)                                               0.1525    0.1319 @   0.5919 r
  n2709 (net)                                   2      42.8968              0.0000     0.5919 r
  icc_place1790/INP (NBUFFX2)                                     0.1525   -0.0446 @   0.5472 r
  icc_place1790/Z (NBUFFX2)                                       0.2755    0.1448 @   0.6921 r
  io_cmd_o[42] (net)                            1     150.8746              0.0000     0.6921 r
  io_cmd_o[42] (out)                                              0.2755    0.0080 @   0.7001 r
  data arrival time                                                                    0.7001

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7001
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8001


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2826     0.2826
  fifo_0__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.0717    0.0000     0.2826 r
  fifo_0__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0342    0.1916     0.4742 f
  fifo_0__mem_fifo/dff/data_o[19] (net)         2       4.2453              0.0000     0.4742 f
  fifo_0__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4742 f
  fifo_0__mem_fifo/data_o[19] (net)                     4.2453              0.0000     0.4742 f
  fifo_0__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_2)                   0.0000     0.4742 f
  fifo_lo[17] (net)                                     4.2453              0.0000     0.4742 f
  U1794/IN1 (MUX21X1)                                             0.0342    0.0000 &   0.4743 f
  U1794/Q (MUX21X1)                                               0.0401    0.0682     0.5424 f
  n2727 (net)                                   1       4.2262              0.0000     0.5424 f
  icc_place1830/INP (NBUFFX2)                                     0.0401   -0.0006 &   0.5419 f
  icc_place1830/Z (NBUFFX2)                                       0.2752    0.1695 @   0.7113 f
  n2485 (net)                                   4     172.5302              0.0000     0.7113 f
  mem_cmd_o[19] (out)                                             0.2752   -0.0113 @   0.7001 f
  data arrival time                                                                    0.7001

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7001
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8001


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3117     0.3117
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)                 0.1529    0.0000     0.3117 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)                   0.0397    0.1869     0.4986 r
  fifo_1__mem_fifo/dff/data_o[82] (net)         2       5.0510              0.0000     0.4986 r
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4986 r
  fifo_1__mem_fifo/data_o[82] (net)                     5.0510              0.0000     0.4986 r
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)                   0.0000     0.4986 r
  fifo_lo[122] (net)                                    5.0510              0.0000     0.4986 r
  U1907/IN2 (AND2X1)                                              0.0397    0.0000 &   0.4987 r
  U1907/Q (AND2X1)                                                0.0436    0.0633     0.5620 r
  n2687 (net)                                   1       7.2194              0.0000     0.5620 r
  icc_place1873/INP (NBUFFX2)                                     0.0436   -0.0018 &   0.5602 r
  icc_place1873/Z (NBUFFX2)                                       0.3650    0.1424 @   0.7026 r
  io_cmd_o[82] (net)                            4     208.0535              0.0000     0.7026 r
  io_cmd_o[82] (out)                                              0.3650   -0.0022 @   0.7004 r
  data arrival time                                                                    0.7004

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7004
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8004


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2829     0.2829
  fifo_1__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.0717    0.0000     0.2829 r
  fifo_1__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.0619    0.1897     0.4727 r
  fifo_1__mem_fifo/dff/data_o[42] (net)         2      13.3425              0.0000     0.4727 r
  fifo_1__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4727 r
  fifo_1__mem_fifo/data_o[42] (net)                    13.3425              0.0000     0.4727 r
  fifo_1__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_3)                   0.0000     0.4727 r
  fifo_lo[89] (net)                                    13.3425              0.0000     0.4727 r
  U1840/IN2 (MUX21X1)                                             0.0619    0.0004 &   0.4731 r
  U1840/Q (MUX21X1)                                               0.1525    0.1387 @   0.6118 r
  n2709 (net)                                   2      42.8968              0.0000     0.6118 r
  icc_place1788/INP (NBUFFX2)                                     0.1527   -0.0413 @   0.5705 r
  icc_place1788/Z (NBUFFX2)                                       0.2282    0.1439 @   0.7145 r
  mem_cmd_o[42] (net)                           4     125.8540              0.0000     0.7145 r
  mem_cmd_o[42] (out)                                             0.2282   -0.0125 @   0.7020 r
  data arrival time                                                                    0.7020

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7020
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8020


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3229     0.3229
  fifo_1__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.1619    0.0000     0.3229 r
  fifo_1__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.0566    0.1978     0.5207 r
  fifo_1__mem_fifo/dff/data_o[13] (net)         2      11.3766              0.0000     0.5207 r
  fifo_1__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5207 r
  fifo_1__mem_fifo/data_o[13] (net)                    11.3766              0.0000     0.5207 r
  fifo_1__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_3)                   0.0000     0.5207 r
  fifo_lo[60] (net)                                    11.3766              0.0000     0.5207 r
  U1782/IN2 (MUX21X1)                                             0.0566    0.0003 &   0.5209 r
  U1782/Q (MUX21X1)                                               0.4411    0.2358 @   0.7568 r
  n2731 (net)                                   2     131.7943              0.0000     0.7568 r
  io_cmd_o[13] (out)                                              0.4411   -0.0532 @   0.7036 r
  data arrival time                                                                    0.7036

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7036
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8036


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff/data_r_reg_87_/CLK (DFFX1)                 0.1515    0.0000     0.3079 r
  fifo_1__mem_fifo/dff/data_r_reg_87_/Q (DFFX1)                   0.0424    0.2089     0.5168 f
  fifo_1__mem_fifo/dff/data_o[87] (net)         2       7.8264              0.0000     0.5168 f
  fifo_1__mem_fifo/dff/data_o[87] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5168 f
  fifo_1__mem_fifo/data_o[87] (net)                     7.8264              0.0000     0.5168 f
  fifo_1__mem_fifo/data_o[87] (bsg_one_fifo_width_p570_3)                   0.0000     0.5168 f
  fifo_lo[127] (net)                                    7.8264              0.0000     0.5168 f
  U1917/IN2 (AND2X1)                                              0.0424   -0.0002 &   0.5166 f
  U1917/Q (AND2X1)                                                0.5019    0.2655 @   0.7821 f
  io_cmd_o[87] (net)                            4     145.7738              0.0000     0.7821 f
  U1918/INP (NBUFFX2)                                             0.5019   -0.1629 @   0.6191 f
  U1918/Z (NBUFFX2)                                               0.0409    0.0846     0.7037 f
  mem_cmd_o[87] (net)                           1       0.9015              0.0000     0.7037 f
  mem_cmd_o[87] (out)                                             0.0409    0.0000 &   0.7037 f
  data arrival time                                                                    0.7037

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7037
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8037


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2829     0.2829
  fifo_1__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.0717    0.0000     0.2829 r
  fifo_1__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0585    0.1879     0.4708 r
  fifo_1__mem_fifo/dff/data_o[19] (net)         2      12.0585              0.0000     0.4708 r
  fifo_1__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4708 r
  fifo_1__mem_fifo/data_o[19] (net)                    12.0585              0.0000     0.4708 r
  fifo_1__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_3)                   0.0000     0.4708 r
  fifo_lo[66] (net)                                    12.0585              0.0000     0.4708 r
  U1794/IN2 (MUX21X1)                                             0.0585    0.0003 &   0.4710 r
  U1794/Q (MUX21X1)                                               0.0397    0.0814     0.5525 r
  n2727 (net)                                   1       4.3461              0.0000     0.5525 r
  icc_place1830/INP (NBUFFX2)                                     0.0397   -0.0006 &   0.5519 r
  icc_place1830/Z (NBUFFX2)                                       0.2856    0.1595 @   0.7114 r
  n2485 (net)                                   4     173.2759              0.0000     0.7114 r
  mem_cmd_o[19] (out)                                             0.2856   -0.0071 @   0.7043 r
  data arrival time                                                                    0.7043

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7043
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8043


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3152     0.3152
  fifo_0__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1494    0.0000     0.3152 r
  fifo_0__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0534    0.1949     0.5101 r
  fifo_0__mem_fifo/dff/data_o[11] (net)         2      10.1254              0.0000     0.5101 r
  fifo_0__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5101 r
  fifo_0__mem_fifo/data_o[11] (net)                    10.1254              0.0000     0.5101 r
  fifo_0__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_2)                   0.0000     0.5101 r
  fifo_lo[9] (net)                                     10.1254              0.0000     0.5101 r
  U1778/IN1 (MUX21X2)                                             0.0534   -0.0048 &   0.5054 r
  U1778/Q (MUX21X2)                                               0.3385    0.1827 @   0.6881 r
  n2733 (net)                                   4     184.1384              0.0000     0.6881 r
  mem_cmd_o[11] (out)                                             0.3385    0.0174 @   0.7055 r
  data arrival time                                                                    0.7055

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7055
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8055


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff/data_r_reg_70_/CLK (DFFX1)                 0.1515    0.0000     0.3079 r
  fifo_1__mem_fifo/dff/data_r_reg_70_/Q (DFFX1)                   0.0449    0.1902     0.4981 r
  fifo_1__mem_fifo/dff/data_o[70] (net)         2       6.9249              0.0000     0.4981 r
  fifo_1__mem_fifo/dff/data_o[70] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4981 r
  fifo_1__mem_fifo/data_o[70] (net)                     6.9249              0.0000     0.4981 r
  fifo_1__mem_fifo/data_o[70] (bsg_one_fifo_width_p570_3)                   0.0000     0.4981 r
  fifo_lo[110] (net)                                    6.9249              0.0000     0.4981 r
  U1883/IN2 (AND2X1)                                              0.0449   -0.0025 &   0.4956 r
  U1883/Q (AND2X1)                                                0.3767    0.1972 @   0.6928 r
  n2694 (net)                                   4     114.4409              0.0000     0.6928 r
  io_cmd_o[70] (out)                                              0.3767    0.0143 @   0.7071 r
  data arrival time                                                                    0.7071

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7071
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8071


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3226     0.3226
  fifo_1__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.1613    0.0000     0.3226 r
  fifo_1__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.0371    0.2056     0.5281 f
  fifo_1__mem_fifo/dff/data_o[6] (net)          2       5.5590              0.0000     0.5281 f
  fifo_1__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5281 f
  fifo_1__mem_fifo/data_o[6] (net)                      5.5590              0.0000     0.5281 f
  fifo_1__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_3)                    0.0000     0.5281 f
  fifo_lo[53] (net)                                     5.5590              0.0000     0.5281 f
  U1768/IN2 (MUX21X1)                                             0.0371    0.0000 &   0.5282 f
  U1768/Q (MUX21X1)                                               0.3630    0.2374 @   0.7655 f
  io_cmd_o[6] (net)                             4     115.2141              0.0000     0.7655 f
  io_cmd_o[6] (out)                                               0.3630   -0.0575 @   0.7080 f
  data arrival time                                                                    0.7080

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7080
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8080


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2824     0.2824
  fifo_0__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.0717    0.0000     0.2824 r
  fifo_0__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.0410    0.1774     0.4598 r
  fifo_0__mem_fifo/dff/data_o[35] (net)         2       5.4839              0.0000     0.4598 r
  fifo_0__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4598 r
  fifo_0__mem_fifo/data_o[35] (net)                     5.4839              0.0000     0.4598 r
  fifo_0__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_2)                   0.0000     0.4598 r
  fifo_lo[33] (net)                                     5.4839              0.0000     0.4598 r
  U1826/IN1 (MUX21X1)                                             0.0410    0.0000 &   0.4599 r
  U1826/Q (MUX21X1)                                               0.0524    0.0840     0.5439 r
  n5202 (net)                                   1       8.7365              0.0000     0.5439 r
  icc_place2009/INP (NBUFFX2)                                     0.0524   -0.0047 &   0.5392 r
  icc_place2009/Z (NBUFFX2)                                       0.2617    0.1571 @   0.6963 r
  io_cmd_o[35] (net)                            5     159.8468              0.0000     0.6963 r
  U1827/INP (NBUFFX2)                                             0.2630   -0.0854 @   0.6108 r
  U1827/Z (NBUFFX2)                                               0.0606    0.1058 @   0.7166 r
  mem_cmd_o[35] (net)                           1      21.3381              0.0000     0.7166 r
  mem_cmd_o[35] (out)                                             0.0607   -0.0080 @   0.7086 r
  data arrival time                                                                    0.7086

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7086
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8086


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3146     0.3146
  fifo_0__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1499    0.0000     0.3146 r
  fifo_0__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.0533    0.1950     0.5096 r
  fifo_0__mem_fifo/dff/data_o[14] (net)         2      10.1080              0.0000     0.5096 r
  fifo_0__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5096 r
  fifo_0__mem_fifo/data_o[14] (net)                    10.1080              0.0000     0.5096 r
  fifo_0__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_2)                   0.0000     0.5096 r
  fifo_lo[12] (net)                                    10.1080              0.0000     0.5096 r
  U1784/IN1 (MUX21X1)                                             0.0533   -0.0007 &   0.5089 r
  U1784/Q (MUX21X1)                                               0.4102    0.2265 @   0.7354 r
  io_cmd_o[14] (net)                            4     123.4444              0.0000     0.7354 r
  io_cmd_o[14] (out)                                              0.4102   -0.0262 @   0.7092 r
  data arrival time                                                                    0.7092

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7092
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8092


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3111     0.3111
  fifo_1__mem_fifo/dff/data_r_reg_101_/CLK (DFFX1)                0.1528    0.0000     0.3111 r
  fifo_1__mem_fifo/dff/data_r_reg_101_/Q (DFFX1)                  0.0438    0.1896     0.5007 r
  fifo_1__mem_fifo/dff/data_o[101] (net)        2       6.5317              0.0000     0.5007 r
  fifo_1__mem_fifo/dff/data_o[101] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5007 r
  fifo_1__mem_fifo/data_o[101] (net)                    6.5317              0.0000     0.5007 r
  fifo_1__mem_fifo/data_o[101] (bsg_one_fifo_width_p570_3)                  0.0000     0.5007 r
  fifo_lo[141] (net)                                    6.5317              0.0000     0.5007 r
  U1945/IN2 (AND2X1)                                              0.0438    0.0000 &   0.5008 r
  U1945/Q (AND2X1)                                                0.4111    0.2088 @   0.7096 r
  n2679 (net)                                   4     124.8709              0.0000     0.7096 r
  mem_cmd_o[101] (out)                                            0.4111    0.0000 @   0.7095 r
  data arrival time                                                                    0.7095

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7095
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8095


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2829     0.2829
  fifo_1__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.0717    0.0000     0.2829 r
  fifo_1__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0654    0.1917     0.4746 r
  fifo_1__mem_fifo/dff/data_o[32] (net)         2      14.6622              0.0000     0.4746 r
  fifo_1__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4746 r
  fifo_1__mem_fifo/data_o[32] (net)                    14.6622              0.0000     0.4746 r
  fifo_1__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_3)                   0.0000     0.4746 r
  fifo_lo[79] (net)                                    14.6622              0.0000     0.4746 r
  U1820/IN2 (MUX21X2)                                             0.0654    0.0005 &   0.4751 r
  U1820/Q (MUX21X2)                                               0.3421    0.2124 @   0.6874 r
  io_cmd_o[32] (net)                            4     195.8212              0.0000     0.6874 r
  U1821/INP (NBUFFX2)                                             0.3421   -0.0776 @   0.6098 r
  U1821/Z (NBUFFX2)                                               0.0463    0.1002     0.7100 r
  mem_cmd_o[32] (net)                           1       6.2179              0.0000     0.7100 r
  mem_cmd_o[32] (out)                                             0.0463    0.0001 &   0.7101 r
  data arrival time                                                                    0.7101

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7101
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8101


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2833     0.2833
  fifo_1__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.0717    0.0000     0.2833 r
  fifo_1__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0499    0.2033     0.4866 f
  fifo_1__mem_fifo/dff/data_o[22] (net)         2      11.1426              0.0000     0.4866 f
  fifo_1__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4866 f
  fifo_1__mem_fifo/data_o[22] (net)                    11.1426              0.0000     0.4866 f
  fifo_1__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_3)                   0.0000     0.4866 f
  fifo_lo[69] (net)                                    11.1426              0.0000     0.4866 f
  U1800/IN2 (MUX21X1)                                             0.0499   -0.0004 &   0.4862 f
  U1800/Q (MUX21X1)                                               0.1916    0.1580 @   0.6443 f
  n2724 (net)                                   2      56.9630              0.0000     0.6443 f
  icc_place1823/INP (NBUFFX2)                                     0.1916   -0.0377 @   0.6066 f
  icc_place1823/Z (NBUFFX2)                                       0.1720    0.1407 @   0.7473 f
  io_cmd_o[22] (net)                            3     101.2035              0.0000     0.7473 f
  io_cmd_o[22] (out)                                              0.1720   -0.0371 @   0.7101 f
  data arrival time                                                                    0.7101

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7101
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8101


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3078     0.3078
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)                 0.1515    0.0000     0.3078 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)                   0.0401    0.2071     0.5149 f
  fifo_1__mem_fifo/dff/data_o[85] (net)         2       6.8247              0.0000     0.5149 f
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5149 f
  fifo_1__mem_fifo/data_o[85] (net)                     6.8247              0.0000     0.5149 f
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)                   0.0000     0.5149 f
  fifo_lo[125] (net)                                    6.8247              0.0000     0.5149 f
  U1913/IN2 (AND2X1)                                              0.0401    0.0001 &   0.5150 f
  U1913/Q (AND2X1)                                                0.3946    0.2251 @   0.7401 f
  io_cmd_o[85] (net)                            4     115.2918              0.0000     0.7401 f
  io_cmd_o[85] (out)                                              0.3946   -0.0296 @   0.7105 f
  data arrival time                                                                    0.7105

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7105
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8105


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3369     0.3369
  fifo_1__mem_fifo/dff/data_r_reg_114_/CLK (DFFX1)                0.1584    0.0000     0.3369 r
  fifo_1__mem_fifo/dff/data_r_reg_114_/Q (DFFX1)                  0.0428    0.1894     0.5263 r
  fifo_1__mem_fifo/dff/data_o[114] (net)        2       6.1606              0.0000     0.5263 r
  fifo_1__mem_fifo/dff/data_o[114] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5263 r
  fifo_1__mem_fifo/data_o[114] (net)                    6.1606              0.0000     0.5263 r
  fifo_1__mem_fifo/data_o[114] (bsg_one_fifo_width_p570_3)                  0.0000     0.5263 r
  fifo_lo[154] (net)                                    6.1606              0.0000     0.5263 r
  U1971/IN2 (AND2X1)                                              0.0428    0.0001 &   0.5263 r
  U1971/Q (AND2X1)                                                0.0875    0.0872     0.6135 r
  n2672 (net)                                   2      22.9761              0.0000     0.6135 r
  icc_place1913/INP (NBUFFX2)                                     0.0875   -0.0004 &   0.6131 r
  icc_place1913/Z (NBUFFX2)                                       0.2423    0.1417 @   0.7548 r
  io_cmd_o[114] (net)                           3     138.7748              0.0000     0.7548 r
  io_cmd_o[114] (out)                                             0.2423   -0.0432 @   0.7116 r
  data arrival time                                                                    0.7116

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7116
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8116


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3332     0.3332
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)                 0.1584    0.0000     0.3332 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)                   0.0408    0.1881     0.5212 r
  fifo_1__mem_fifo/dff/data_o[73] (net)         2       5.4471              0.0000     0.5212 r
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5212 r
  fifo_1__mem_fifo/data_o[73] (net)                     5.4471              0.0000     0.5212 r
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)                   0.0000     0.5212 r
  fifo_lo[113] (net)                                    5.4471              0.0000     0.5212 r
  U1889/IN2 (AND2X1)                                              0.0408    0.0000 &   0.5213 r
  U1889/Q (AND2X1)                                                0.3602    0.1990 @   0.7202 r
  io_cmd_o[73] (net)                            4     112.4122              0.0000     0.7202 r
  io_cmd_o[73] (out)                                              0.3602   -0.0084 @   0.7119 r
  data arrival time                                                                    0.7119

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7119
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8119


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3078     0.3078
  fifo_1__mem_fifo/dff/data_r_reg_84_/CLK (DFFX1)                 0.1515    0.0000     0.3078 r
  fifo_1__mem_fifo/dff/data_r_reg_84_/Q (DFFX1)                   0.0435    0.1893     0.4971 r
  fifo_1__mem_fifo/dff/data_o[84] (net)         2       6.3975              0.0000     0.4971 r
  fifo_1__mem_fifo/dff/data_o[84] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4971 r
  fifo_1__mem_fifo/data_o[84] (net)                     6.3975              0.0000     0.4971 r
  fifo_1__mem_fifo/data_o[84] (bsg_one_fifo_width_p570_3)                   0.0000     0.4971 r
  fifo_lo[124] (net)                                    6.3975              0.0000     0.4971 r
  U1911/IN2 (AND2X1)                                              0.0435    0.0000 &   0.4971 r
  U1911/Q (AND2X1)                                                0.3087    0.1731 @   0.6702 r
  io_cmd_o[84] (net)                            4      93.4496              0.0000     0.6702 r
  U1912/INP (NBUFFX2)                                             0.3087   -0.0495 @   0.6207 r
  U1912/Z (NBUFFX2)                                               0.0441    0.0959     0.7166 r
  mem_cmd_o[84] (net)                           1       5.7486              0.0000     0.7166 r
  mem_cmd_o[84] (out)                                             0.0441   -0.0041 &   0.7125 r
  data arrival time                                                                    0.7125

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7125
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8125


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3076     0.3076
  fifo_1__mem_fifo/dff/data_r_reg_112_/CLK (DFFX1)                0.1516    0.0000     0.3076 r
  fifo_1__mem_fifo/dff/data_r_reg_112_/Q (DFFX1)                  0.0646    0.2014     0.5090 r
  fifo_1__mem_fifo/dff/data_o[112] (net)        2      14.4525              0.0000     0.5090 r
  fifo_1__mem_fifo/dff/data_o[112] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5090 r
  fifo_1__mem_fifo/data_o[112] (net)                   14.4525              0.0000     0.5090 r
  fifo_1__mem_fifo/data_o[112] (bsg_one_fifo_width_p570_3)                  0.0000     0.5090 r
  fifo_lo[152] (net)                                   14.4525              0.0000     0.5090 r
  U1967/IN2 (AND2X1)                                              0.0646   -0.0027 &   0.5064 r
  U1967/Q (AND2X1)                                                0.3249    0.1819 @   0.6882 r
  io_cmd_o[112] (net)                           4      98.4931              0.0000     0.6882 r
  io_cmd_o[112] (out)                                             0.3249    0.0245 @   0.7127 r
  data arrival time                                                                    0.7127

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7127
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8127


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2842     0.2842
  fifo_1__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.0717    0.0000     0.2842 r
  fifo_1__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0614    0.2111     0.4953 f
  fifo_1__mem_fifo/dff/data_o[37] (net)         2      16.3201              0.0000     0.4953 f
  fifo_1__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4953 f
  fifo_1__mem_fifo/data_o[37] (net)                    16.3201              0.0000     0.4953 f
  fifo_1__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_3)                   0.0000     0.4953 f
  fifo_lo[84] (net)                                    16.3201              0.0000     0.4953 f
  U1830/IN2 (MUX21X1)                                             0.0614   -0.0056 &   0.4897 f
  U1830/Q (MUX21X1)                                               0.4221    0.2482 @   0.7379 f
  n2713 (net)                                   2     128.5100              0.0000     0.7379 f
  io_cmd_o[37] (out)                                              0.4221   -0.0250 @   0.7129 f
  data arrival time                                                                    0.7129

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7129
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8129


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3102     0.3102
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)                 0.1517    0.0000     0.3102 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)                   0.0368    0.2045     0.5147 f
  fifo_1__mem_fifo/dff/data_o[88] (net)         2       5.4321              0.0000     0.5147 f
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5147 f
  fifo_1__mem_fifo/data_o[88] (net)                     5.4321              0.0000     0.5147 f
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)                   0.0000     0.5147 f
  fifo_lo[128] (net)                                    5.4321              0.0000     0.5147 f
  U1919/IN2 (AND2X1)                                              0.0368    0.0000 &   0.5148 f
  U1919/Q (AND2X1)                                                0.2986    0.1928 @   0.7076 f
  io_cmd_o[88] (net)                            4      89.4734              0.0000     0.7076 f
  U1920/INP (NBUFFX2)                                             0.2986   -0.0692 @   0.6383 f
  U1920/Z (NBUFFX2)                                               0.0338    0.0749     0.7132 f
  mem_cmd_o[88] (net)                           1       2.0178              0.0000     0.7132 f
  mem_cmd_o[88] (out)                                             0.0338    0.0000 &   0.7132 f
  data arrival time                                                                    0.7132

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7132
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8132


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3139     0.3139
  fifo_0__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1493    0.0000     0.3139 r
  fifo_0__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0406    0.1872     0.5011 r
  fifo_0__mem_fifo/dff/data_o[45] (net)         2       5.3663              0.0000     0.5011 r
  fifo_0__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5011 r
  fifo_0__mem_fifo/data_o[45] (net)                     5.3663              0.0000     0.5011 r
  fifo_0__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_2)                   0.0000     0.5011 r
  fifo_lo[43] (net)                                     5.3663              0.0000     0.5011 r
  U1846/IN1 (MUX21X1)                                             0.0406    0.0000 &   0.5011 r
  U1846/Q (MUX21X1)                                               0.0781    0.0985     0.5996 r
  n2706 (net)                                   1      18.0725              0.0000     0.5996 r
  icc_place1784/INP (NBUFFX2)                                     0.0781   -0.0149 &   0.5848 r
  icc_place1784/Z (NBUFFX2)                                       0.2659    0.1367 @   0.7215 r
  io_cmd_o[45] (net)                            4     149.8303              0.0000     0.7215 r
  io_cmd_o[45] (out)                                              0.2659   -0.0081 @   0.7134 r
  data arrival time                                                                    0.7134

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7134
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8134


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3123     0.3123
  fifo_1__mem_fifo/dff/data_r_reg_79_/CLK (DFFX1)                 0.1529    0.0000     0.3123 r
  fifo_1__mem_fifo/dff/data_r_reg_79_/Q (DFFX1)                   0.0351    0.2032     0.5155 f
  fifo_1__mem_fifo/dff/data_o[79] (net)         2       4.6814              0.0000     0.5155 f
  fifo_1__mem_fifo/dff/data_o[79] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5155 f
  fifo_1__mem_fifo/data_o[79] (net)                     4.6814              0.0000     0.5155 f
  fifo_1__mem_fifo/data_o[79] (bsg_one_fifo_width_p570_3)                   0.0000     0.5155 f
  fifo_lo[119] (net)                                    4.6814              0.0000     0.5155 f
  U1901/IN2 (AND2X1)                                              0.0351    0.0000 &   0.5155 f
  U1901/Q (AND2X1)                                                0.2131    0.1503 @   0.6658 f
  n2689 (net)                                   2      62.3112              0.0000     0.6658 f
  icc_place1876/INP (NBUFFX2)                                     0.2131   -0.0522 @   0.6135 f
  icc_place1876/Z (NBUFFX2)                                       0.1686    0.1353 @   0.7488 f
  mem_cmd_o[79] (net)                           3      94.9055              0.0000     0.7488 f
  mem_cmd_o[79] (out)                                             0.1686   -0.0355 @   0.7134 f
  data arrival time                                                                    0.7134

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7134
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8134


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff/data_r_reg_94_/CLK (DFFX1)                 0.1515    0.0000     0.3079 r
  fifo_1__mem_fifo/dff/data_r_reg_94_/Q (DFFX1)                   0.0516    0.2152     0.5231 f
  fifo_1__mem_fifo/dff/data_o[94] (net)         2      11.9219              0.0000     0.5231 f
  fifo_1__mem_fifo/dff/data_o[94] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5231 f
  fifo_1__mem_fifo/data_o[94] (net)                    11.9219              0.0000     0.5231 f
  fifo_1__mem_fifo/data_o[94] (bsg_one_fifo_width_p570_3)                   0.0000     0.5231 f
  fifo_lo[134] (net)                                   11.9219              0.0000     0.5231 f
  U1931/IN2 (AND2X1)                                              0.0516    0.0002 &   0.5233 f
  U1931/Q (AND2X1)                                                0.0389    0.0663     0.5896 f
  n2682 (net)                                   1       6.3729              0.0000     0.5896 f
  icc_place1866/INP (NBUFFX2)                                     0.0389    0.0001 &   0.5897 f
  icc_place1866/Z (NBUFFX2)                                       0.3775    0.1469 @   0.7366 f
  io_cmd_o[94] (net)                            4     221.7957              0.0000     0.7366 f
  io_cmd_o[94] (out)                                              0.3775   -0.0229 @   0.7138 f
  data arrival time                                                                    0.7138

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7138
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8138


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3119     0.3119
  fifo_1__mem_fifo/dff/data_r_reg_54_/CLK (DFFX1)                 0.1534    0.0000     0.3119 r
  fifo_1__mem_fifo/dff/data_r_reg_54_/Q (DFFX1)                   0.0377    0.2053     0.5173 f
  fifo_1__mem_fifo/dff/data_o[54] (net)         2       5.7854              0.0000     0.5173 f
  fifo_1__mem_fifo/dff/data_o[54] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5173 f
  fifo_1__mem_fifo/data_o[54] (net)                     5.7854              0.0000     0.5173 f
  fifo_1__mem_fifo/data_o[54] (bsg_one_fifo_width_p570_3)                   0.0000     0.5173 f
  fifo_lo[97] (net)                                     5.7854              0.0000     0.5173 f
  U1856/IN2 (AND2X1)                                              0.0377    0.0000 &   0.5173 f
  U1856/Q (AND2X1)                                                0.2960    0.1888 @   0.7061 f
  n2702 (net)                                   4      87.6721              0.0000     0.7061 f
  mem_cmd_o[54] (out)                                             0.2960    0.0079 @   0.7141 f
  data arrival time                                                                    0.7141

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7141
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8141


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2829     0.2829
  fifo_1__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.0717    0.0000     0.2829 r
  fifo_1__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0564    0.2078     0.4907 f
  fifo_1__mem_fifo/dff/data_o[32] (net)         2      14.0790              0.0000     0.4907 f
  fifo_1__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4907 f
  fifo_1__mem_fifo/data_o[32] (net)                    14.0790              0.0000     0.4907 f
  fifo_1__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_3)                   0.0000     0.4907 f
  fifo_lo[79] (net)                                    14.0790              0.0000     0.4907 f
  U1820/IN2 (MUX21X2)                                             0.0564    0.0005 &   0.4912 f
  U1820/Q (MUX21X2)                                               0.3357    0.2203 @   0.7115 f
  io_cmd_o[32] (net)                            4     195.0755              0.0000     0.7115 f
  U1821/INP (NBUFFX2)                                             0.3357   -0.0783 @   0.6332 f
  U1821/Z (NBUFFX2)                                               0.0406    0.0816     0.7148 f
  mem_cmd_o[32] (net)                           1       6.2179              0.0000     0.7148 f
  mem_cmd_o[32] (out)                                             0.0406    0.0001 &   0.7149 f
  data arrival time                                                                    0.7149

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7149
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8149


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2824     0.2824
  fifo_0__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.0717    0.0000     0.2824 r
  fifo_0__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.0356    0.1928     0.4752 f
  fifo_0__mem_fifo/dff/data_o[35] (net)         2       4.8581              0.0000     0.4752 f
  fifo_0__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4752 f
  fifo_0__mem_fifo/data_o[35] (net)                     4.8581              0.0000     0.4752 f
  fifo_0__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_2)                   0.0000     0.4752 f
  fifo_lo[33] (net)                                     4.8581              0.0000     0.4752 f
  U1826/IN1 (MUX21X1)                                             0.0356    0.0000 &   0.4752 f
  U1826/Q (MUX21X1)                                               0.0526    0.0783     0.5535 f
  n5202 (net)                                   1       8.6165              0.0000     0.5535 f
  icc_place2009/INP (NBUFFX2)                                     0.0526   -0.0053 &   0.5482 f
  icc_place2009/Z (NBUFFX2)                                       0.2465    0.1676 @   0.7159 f
  io_cmd_o[35] (net)                            5     159.0430              0.0000     0.7159 f
  U1827/INP (NBUFFX2)                                             0.2465   -0.0833 @   0.6326 f
  U1827/Z (NBUFFX2)                                               0.0545    0.0910 @   0.7236 f
  mem_cmd_o[35] (net)                           1      21.3381              0.0000     0.7236 f
  mem_cmd_o[35] (out)                                             0.0546   -0.0081 @   0.7155 f
  data arrival time                                                                    0.7155

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7155
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8155


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3137     0.3137
  fifo_0__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1493    0.0000     0.3137 r
  fifo_0__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.0363    0.2039     0.5176 f
  fifo_0__mem_fifo/dff/data_o[10] (net)         2       5.2036              0.0000     0.5176 f
  fifo_0__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5176 f
  fifo_0__mem_fifo/data_o[10] (net)                     5.2036              0.0000     0.5176 f
  fifo_0__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_2)                   0.0000     0.5176 f
  fifo_lo[8] (net)                                      5.2036              0.0000     0.5176 f
  U1776/IN1 (MUX21X2)                                             0.0363   -0.0009 &   0.5167 f
  U1776/Q (MUX21X2)                                               0.2830    0.1779 @   0.6946 f
  n2734 (net)                                   4     153.9664              0.0000     0.6946 f
  mem_cmd_o[10] (out)                                             0.2830    0.0209 @   0.7155 f
  data arrival time                                                                    0.7155

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7155
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8155


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2829     0.2829
  fifo_0__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.0717    0.0000     0.2829 r
  fifo_0__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.0351    0.1924     0.4753 f
  fifo_0__mem_fifo/dff/data_o[42] (net)         2       4.6464              0.0000     0.4753 f
  fifo_0__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4753 f
  fifo_0__mem_fifo/data_o[42] (net)                     4.6464              0.0000     0.4753 f
  fifo_0__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_2)                   0.0000     0.4753 f
  fifo_lo[40] (net)                                     4.6464              0.0000     0.4753 f
  U1840/IN1 (MUX21X1)                                             0.0351    0.0000 &   0.4753 f
  U1840/Q (MUX21X1)                                               0.1484    0.1345 @   0.6098 f
  n2709 (net)                                   2      42.6569              0.0000     0.6098 f
  icc_place1790/INP (NBUFFX2)                                     0.1484   -0.0466 @   0.5632 f
  icc_place1790/Z (NBUFFX2)                                       0.2649    0.1436 @   0.7067 f
  io_cmd_o[42] (net)                            1     150.8746              0.0000     0.7067 f
  io_cmd_o[42] (out)                                              0.2649    0.0091 @   0.7159 f
  data arrival time                                                                    0.7159

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7159
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8159


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2829     0.2829
  fifo_0__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.0717    0.0000     0.2829 r
  fifo_0__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.0349    0.1922     0.4751 f
  fifo_0__mem_fifo/dff/data_o[18] (net)         2       4.5569              0.0000     0.4751 f
  fifo_0__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4751 f
  fifo_0__mem_fifo/data_o[18] (net)                     4.5569              0.0000     0.4751 f
  fifo_0__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_2)                   0.0000     0.4751 f
  fifo_lo[16] (net)                                     4.5569              0.0000     0.4751 f
  U1792/IN1 (MUX21X1)                                             0.0349    0.0000 &   0.4752 f
  U1792/Q (MUX21X1)                                               0.4465    0.2591 @   0.7343 f
  io_cmd_o[18] (net)                            4     138.4805              0.0000     0.7343 f
  io_cmd_o[18] (out)                                              0.4465   -0.0175 @   0.7168 f
  data arrival time                                                                    0.7168

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7168
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8168


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3078     0.3078
  fifo_1__mem_fifo/dff/data_r_reg_89_/CLK (DFFX1)                 0.1515    0.0000     0.3078 r
  fifo_1__mem_fifo/dff/data_r_reg_89_/Q (DFFX1)                   0.0437    0.1895     0.4972 r
  fifo_1__mem_fifo/dff/data_o[89] (net)         2       6.4985              0.0000     0.4972 r
  fifo_1__mem_fifo/dff/data_o[89] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4972 r
  fifo_1__mem_fifo/data_o[89] (net)                     6.4985              0.0000     0.4972 r
  fifo_1__mem_fifo/data_o[89] (bsg_one_fifo_width_p570_3)                   0.0000     0.4972 r
  fifo_lo[129] (net)                                    6.4985              0.0000     0.4972 r
  U1921/IN2 (AND2X1)                                              0.0437    0.0000 &   0.4973 r
  U1921/Q (AND2X1)                                                0.3483    0.1875 @   0.6847 r
  io_cmd_o[89] (net)                            4     105.7936              0.0000     0.6847 r
  io_cmd_o[89] (out)                                              0.3483    0.0322 @   0.7169 r
  data arrival time                                                                    0.7169

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7169
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8169


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2829     0.2829
  fifo_1__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.0717    0.0000     0.2829 r
  fifo_1__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0506    0.2038     0.4868 f
  fifo_1__mem_fifo/dff/data_o[19] (net)         2      11.4699              0.0000     0.4868 f
  fifo_1__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4868 f
  fifo_1__mem_fifo/data_o[19] (net)                    11.4699              0.0000     0.4868 f
  fifo_1__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_3)                   0.0000     0.4868 f
  fifo_lo[66] (net)                                    11.4699              0.0000     0.4868 f
  U1794/IN2 (MUX21X1)                                             0.0506    0.0003 &   0.4870 f
  U1794/Q (MUX21X1)                                               0.0401    0.0724     0.5595 f
  n2727 (net)                                   1       4.2262              0.0000     0.5595 f
  icc_place1830/INP (NBUFFX2)                                     0.0401   -0.0006 &   0.5589 f
  icc_place1830/Z (NBUFFX2)                                       0.2752    0.1695 @   0.7284 f
  n2485 (net)                                   4     172.5302              0.0000     0.7284 f
  mem_cmd_o[19] (out)                                             0.2752   -0.0113 @   0.7171 f
  data arrival time                                                                    0.7171

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7171
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8171


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2829     0.2829
  fifo_1__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.0717    0.0000     0.2829 r
  fifo_1__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.0534    0.2058     0.4887 f
  fifo_1__mem_fifo/dff/data_o[42] (net)         2      12.7539              0.0000     0.4887 f
  fifo_1__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4887 f
  fifo_1__mem_fifo/data_o[42] (net)                    12.7539              0.0000     0.4887 f
  fifo_1__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_3)                   0.0000     0.4887 f
  fifo_lo[89] (net)                                    12.7539              0.0000     0.4887 f
  U1840/IN2 (MUX21X1)                                             0.0534    0.0004 &   0.4891 f
  U1840/Q (MUX21X1)                                               0.1484    0.1396 @   0.6287 f
  n2709 (net)                                   2      42.6569              0.0000     0.6287 f
  icc_place1788/INP (NBUFFX2)                                     0.1484   -0.0433 @   0.5854 f
  icc_place1788/Z (NBUFFX2)                                       0.2182    0.1430 @   0.7284 f
  mem_cmd_o[42] (net)                           4     125.1563              0.0000     0.7284 f
  mem_cmd_o[42] (out)                                             0.2182   -0.0110 @   0.7174 f
  data arrival time                                                                    0.7174

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7174
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8174


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3094     0.3094
  fifo_1__mem_fifo/dff/data_r_reg_62_/CLK (DFFX1)                 0.1517    0.0000     0.3094 r
  fifo_1__mem_fifo/dff/data_r_reg_62_/Q (DFFX1)                   0.0466    0.1914     0.5007 r
  fifo_1__mem_fifo/dff/data_o[62] (net)         2       7.5446              0.0000     0.5007 r
  fifo_1__mem_fifo/dff/data_o[62] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5007 r
  fifo_1__mem_fifo/data_o[62] (net)                     7.5446              0.0000     0.5007 r
  fifo_1__mem_fifo/data_o[62] (bsg_one_fifo_width_p570_3)                   0.0000     0.5007 r
  fifo_lo[102] (net)                                    7.5446              0.0000     0.5007 r
  U1867/IN2 (AND2X1)                                              0.0466   -0.0012 &   0.4995 r
  U1867/Q (AND2X1)                                                0.3828    0.2064 @   0.7060 r
  n2699 (net)                                   4     118.6817              0.0000     0.7060 r
  io_cmd_o[62] (out)                                              0.3828    0.0128 @   0.7188 r
  data arrival time                                                                    0.7188

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7188
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8188


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3118     0.3118
  fifo_1__mem_fifo/dff/data_r_reg_113_/CLK (DFFX1)                0.1534    0.0000     0.3118 r
  fifo_1__mem_fifo/dff/data_r_reg_113_/Q (DFFX1)                  0.0427    0.1889     0.5008 r
  fifo_1__mem_fifo/dff/data_o[113] (net)        2       6.1217              0.0000     0.5008 r
  fifo_1__mem_fifo/dff/data_o[113] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5008 r
  fifo_1__mem_fifo/data_o[113] (net)                    6.1217              0.0000     0.5008 r
  fifo_1__mem_fifo/data_o[113] (bsg_one_fifo_width_p570_3)                  0.0000     0.5008 r
  fifo_lo[153] (net)                                    6.1217              0.0000     0.5008 r
  U1969/IN2 (AND2X1)                                              0.0427   -0.0020 &   0.4988 r
  U1969/Q (AND2X1)                                                0.1784    0.1242 @   0.6230 r
  n2673 (net)                                   2      52.5039              0.0000     0.6230 r
  icc_place1915/INP (NBUFFX2)                                     0.1784   -0.0196 @   0.6034 r
  icc_place1915/Z (NBUFFX2)                                       0.2123    0.1456 @   0.7490 r
  mem_cmd_o[113] (net)                          3     116.9040              0.0000     0.7490 r
  mem_cmd_o[113] (out)                                            0.2123   -0.0302 @   0.7188 r
  data arrival time                                                                    0.7188

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7188
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8188


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3298     0.3298
  fifo_0__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1582    0.0000     0.3298 r
  fifo_0__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0396    0.1873     0.5171 r
  fifo_0__mem_fifo/dff/data_o[37] (net)         2       5.0233              0.0000     0.5171 r
  fifo_0__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5171 r
  fifo_0__mem_fifo/data_o[37] (net)                     5.0233              0.0000     0.5171 r
  fifo_0__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_2)                   0.0000     0.5171 r
  fifo_lo[35] (net)                                     5.0233              0.0000     0.5171 r
  U1830/IN1 (MUX21X1)                                             0.0396    0.0000 &   0.5171 r
  U1830/Q (MUX21X1)                                               0.4319    0.2261 @   0.7431 r
  n2713 (net)                                   2     128.6300              0.0000     0.7431 r
  io_cmd_o[37] (out)                                              0.4319   -0.0241 @   0.7191 r
  data arrival time                                                                    0.7191

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7191
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8191


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2836     0.2836
  fifo_1__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.0717    0.0000     0.2836 r
  fifo_1__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.0475    0.2017     0.4853 f
  fifo_1__mem_fifo/dff/data_o[28] (net)         2      10.0685              0.0000     0.4853 f
  fifo_1__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4853 f
  fifo_1__mem_fifo/data_o[28] (net)                    10.0685              0.0000     0.4853 f
  fifo_1__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_3)                   0.0000     0.4853 f
  fifo_lo[75] (net)                                    10.0685              0.0000     0.4853 f
  U1812/IN2 (MUX21X1)                                             0.0475    0.0002 &   0.4855 f
  U1812/Q (MUX21X1)                                               0.1307    0.1276 @   0.6131 f
  n5204 (net)                                   1      35.8806              0.0000     0.6131 f
  icc_place1811/INP (NBUFFX2)                                     0.1307    0.0043 @   0.6174 f
  icc_place1811/Z (NBUFFX2)                                       0.3292    0.1623 @   0.7797 f
  mem_cmd_o[28] (net)                           4     191.9086              0.0000     0.7797 f
  mem_cmd_o[28] (out)                                             0.3292   -0.0606 @   0.7191 f
  data arrival time                                                                    0.7191

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7191
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8191


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2829     0.2829
  fifo_1__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.0717    0.0000     0.2829 r
  fifo_1__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.0619    0.1897     0.4727 r
  fifo_1__mem_fifo/dff/data_o[42] (net)         2      13.3425              0.0000     0.4727 r
  fifo_1__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4727 r
  fifo_1__mem_fifo/data_o[42] (net)                    13.3425              0.0000     0.4727 r
  fifo_1__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_3)                   0.0000     0.4727 r
  fifo_lo[89] (net)                                    13.3425              0.0000     0.4727 r
  U1840/IN2 (MUX21X1)                                             0.0619    0.0004 &   0.4731 r
  U1840/Q (MUX21X1)                                               0.1525    0.1387 @   0.6118 r
  n2709 (net)                                   2      42.8968              0.0000     0.6118 r
  icc_place1790/INP (NBUFFX2)                                     0.1525   -0.0446 @   0.5672 r
  icc_place1790/Z (NBUFFX2)                                       0.2755    0.1448 @   0.7120 r
  io_cmd_o[42] (net)                            1     150.8746              0.0000     0.7120 r
  io_cmd_o[42] (out)                                              0.2755    0.0080 @   0.7200 r
  data arrival time                                                                    0.7200

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7200
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8200


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2831     0.2831
  fifo_1__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.0717    0.0000     0.2831 r
  fifo_1__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.0535    0.1850     0.4681 r
  fifo_1__mem_fifo/dff/data_o[35] (net)         2      10.1322              0.0000     0.4681 r
  fifo_1__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4681 r
  fifo_1__mem_fifo/data_o[35] (net)                    10.1322              0.0000     0.4681 r
  fifo_1__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_3)                   0.0000     0.4681 r
  fifo_lo[82] (net)                                    10.1322              0.0000     0.4681 r
  U1826/IN2 (MUX21X1)                                             0.0535   -0.0015 &   0.4667 r
  U1826/Q (MUX21X1)                                               0.0524    0.0887     0.5553 r
  n5202 (net)                                   1       8.7365              0.0000     0.5553 r
  icc_place2009/INP (NBUFFX2)                                     0.0524   -0.0047 &   0.5506 r
  icc_place2009/Z (NBUFFX2)                                       0.2617    0.1571 @   0.7077 r
  io_cmd_o[35] (net)                            5     159.8468              0.0000     0.7077 r
  U1827/INP (NBUFFX2)                                             0.2630   -0.0854 @   0.6223 r
  U1827/Z (NBUFFX2)                                               0.0606    0.1058 @   0.7281 r
  mem_cmd_o[35] (net)                           1      21.3381              0.0000     0.7281 r
  mem_cmd_o[35] (out)                                             0.0607   -0.0080 @   0.7201 r
  data arrival time                                                                    0.7201

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7201
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8201


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3237     0.3237
  fifo_0__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.1613    0.0000     0.3237 r
  fifo_0__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.0508    0.2154     0.5391 f
  fifo_0__mem_fifo/dff/data_o[6] (net)          2      11.5613              0.0000     0.5391 f
  fifo_0__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5391 f
  fifo_0__mem_fifo/data_o[6] (net)                     11.5613              0.0000     0.5391 f
  fifo_0__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_2)                    0.0000     0.5391 f
  fifo_lo[4] (net)                                     11.5613              0.0000     0.5391 f
  U1768/IN1 (MUX21X1)                                             0.0508    0.0003 &   0.5394 f
  U1768/Q (MUX21X1)                                               0.3630    0.2385 @   0.7779 f
  io_cmd_o[6] (net)                             4     115.2141              0.0000     0.7779 f
  io_cmd_o[6] (out)                                               0.3630   -0.0575 @   0.7204 f
  data arrival time                                                                    0.7204

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7204
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8204


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2845     0.2845
  fifo_1__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.0717    0.0000     0.2845 r
  fifo_1__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.0610    0.2109     0.4953 f
  fifo_1__mem_fifo/dff/data_o[21] (net)         2      16.1683              0.0000     0.4953 f
  fifo_1__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4953 f
  fifo_1__mem_fifo/data_o[21] (net)                    16.1683              0.0000     0.4953 f
  fifo_1__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_3)                   0.0000     0.4953 f
  fifo_lo[68] (net)                                    16.1683              0.0000     0.4953 f
  U1798/IN2 (MUX21X1)                                             0.0610    0.0002 &   0.4956 f
  U1798/Q (MUX21X1)                                               0.4106    0.2616 @   0.7572 f
  n2725 (net)                                   4     130.2062              0.0000     0.7572 f
  mem_cmd_o[21] (out)                                             0.4106   -0.0349 @   0.7222 f
  data arrival time                                                                    0.7222

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7222
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8222


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3305     0.3305
  fifo_0__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1582    0.0000     0.3305 r
  fifo_0__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.0409    0.1881     0.5186 r
  fifo_0__mem_fifo/dff/data_o[21] (net)         2       5.4880              0.0000     0.5186 r
  fifo_0__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5186 r
  fifo_0__mem_fifo/data_o[21] (net)                     5.4880              0.0000     0.5186 r
  fifo_0__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_2)                   0.0000     0.5186 r
  fifo_lo[19] (net)                                     5.4880              0.0000     0.5186 r
  U1798/IN1 (MUX21X1)                                             0.0409    0.0000 &   0.5186 r
  U1798/Q (MUX21X1)                                               0.4226    0.2389 @   0.7575 r
  n2725 (net)                                   4     130.9520              0.0000     0.7575 r
  mem_cmd_o[21] (out)                                             0.4226   -0.0346 @   0.7229 r
  data arrival time                                                                    0.7229

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7229
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8229


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3114     0.3114
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)                 0.1529    0.0000     0.3114 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)                   0.0357    0.2037     0.5151 f
  fifo_1__mem_fifo/dff/data_o[76] (net)         2       4.9587              0.0000     0.5151 f
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5151 f
  fifo_1__mem_fifo/data_o[76] (net)                     4.9587              0.0000     0.5151 f
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)                   0.0000     0.5151 f
  fifo_lo[116] (net)                                    4.9587              0.0000     0.5151 f
  U1895/IN2 (AND2X1)                                              0.0357    0.0000 &   0.5151 f
  U1895/Q (AND2X1)                                                0.4672    0.2508 @   0.7659 f
  io_cmd_o[76] (net)                            4     135.8861              0.0000     0.7659 f
  io_cmd_o[76] (out)                                              0.4672   -0.0426 @   0.7234 f
  data arrival time                                                                    0.7234

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7234
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8234


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2831     0.2831
  fifo_1__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.0717    0.0000     0.2831 r
  fifo_1__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.0418    0.1978     0.4809 f
  fifo_1__mem_fifo/dff/data_o[18] (net)         2       7.5284              0.0000     0.4809 f
  fifo_1__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4809 f
  fifo_1__mem_fifo/data_o[18] (net)                     7.5284              0.0000     0.4809 f
  fifo_1__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_3)                   0.0000     0.4809 f
  fifo_lo[65] (net)                                     7.5284              0.0000     0.4809 f
  U1792/IN2 (MUX21X1)                                             0.0418   -0.0009 &   0.4800 f
  U1792/Q (MUX21X1)                                               0.4465    0.2620 @   0.7420 f
  io_cmd_o[18] (net)                            4     138.4805              0.0000     0.7420 f
  io_cmd_o[18] (out)                                              0.4465   -0.0175 @   0.7245 f
  data arrival time                                                                    0.7245

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7245
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8245


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3076     0.3076
  fifo_1__mem_fifo/dff/data_r_reg_108_/CLK (DFFX1)                0.1516    0.0000     0.3076 r
  fifo_1__mem_fifo/dff/data_r_reg_108_/Q (DFFX1)                  0.0688    0.2263     0.5339 f
  fifo_1__mem_fifo/dff/data_o[108] (net)        3      19.5972              0.0000     0.5339 f
  fifo_1__mem_fifo/dff/data_o[108] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5339 f
  fifo_1__mem_fifo/data_o[108] (net)                   19.5972              0.0000     0.5339 f
  fifo_1__mem_fifo/data_o[108] (bsg_one_fifo_width_p570_3)                  0.0000     0.5339 f
  fifo_lo[148] (net)                                   19.5972              0.0000     0.5339 f
  U1959/IN2 (AND2X1)                                              0.0688    0.0009 &   0.5348 f
  U1959/Q (AND2X1)                                                0.3205    0.2055 @   0.7402 f
  io_cmd_o[108] (net)                           3      94.7277              0.0000     0.7402 f
  io_cmd_o[108] (out)                                             0.3205   -0.0152 @   0.7250 f
  data arrival time                                                                    0.7250

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7250
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8250


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2831     0.2831
  fifo_1__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.0717    0.0000     0.2831 r
  fifo_1__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.0463    0.2009     0.4840 f
  fifo_1__mem_fifo/dff/data_o[35] (net)         2       9.5436              0.0000     0.4840 f
  fifo_1__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4840 f
  fifo_1__mem_fifo/data_o[35] (net)                     9.5436              0.0000     0.4840 f
  fifo_1__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_3)                   0.0000     0.4840 f
  fifo_lo[82] (net)                                     9.5436              0.0000     0.4840 f
  U1826/IN2 (MUX21X1)                                             0.0463   -0.0013 &   0.4828 f
  U1826/Q (MUX21X1)                                               0.0526    0.0815     0.5642 f
  n5202 (net)                                   1       8.6165              0.0000     0.5642 f
  icc_place2009/INP (NBUFFX2)                                     0.0526   -0.0053 &   0.5590 f
  icc_place2009/Z (NBUFFX2)                                       0.2465    0.1676 @   0.7266 f
  io_cmd_o[35] (net)                            5     159.0430              0.0000     0.7266 f
  U1827/INP (NBUFFX2)                                             0.2465   -0.0833 @   0.6434 f
  U1827/Z (NBUFFX2)                                               0.0545    0.0910 @   0.7343 f
  mem_cmd_o[35] (net)                           1      21.3381              0.0000     0.7343 f
  mem_cmd_o[35] (out)                                             0.0546   -0.0081 @   0.7262 f
  data arrival time                                                                    0.7262

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7262
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8262


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2834     0.2834
  fifo_1__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.0717    0.0000     0.2834 r
  fifo_1__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.0524    0.2051     0.4885 f
  fifo_1__mem_fifo/dff/data_o[39] (net)         2      12.2779              0.0000     0.4885 f
  fifo_1__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4885 f
  fifo_1__mem_fifo/data_o[39] (net)                    12.2779              0.0000     0.4885 f
  fifo_1__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_3)                   0.0000     0.4885 f
  fifo_lo[86] (net)                                    12.2779              0.0000     0.4885 f
  U1834/IN2 (MUX21X1)                                             0.0524   -0.0075 &   0.4810 f
  U1834/Q (MUX21X1)                                               0.3983    0.2445 @   0.7256 f
  n2711 (net)                                   5     123.1636              0.0000     0.7256 f
  io_cmd_o[39] (out)                                              0.3983    0.0007 @   0.7263 f
  data arrival time                                                                    0.7263

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7263
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8263


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3117     0.3117
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)                 0.1529    0.0000     0.3117 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)                   0.0352    0.2033     0.5150 f
  fifo_1__mem_fifo/dff/data_o[82] (net)         2       4.7333              0.0000     0.5150 f
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5150 f
  fifo_1__mem_fifo/data_o[82] (net)                     4.7333              0.0000     0.5150 f
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)                   0.0000     0.5150 f
  fifo_lo[122] (net)                                    4.7333              0.0000     0.5150 f
  U1907/IN2 (AND2X1)                                              0.0352    0.0000 &   0.5150 f
  U1907/Q (AND2X1)                                                0.0404    0.0639     0.5789 f
  n2687 (net)                                   1       7.0994              0.0000     0.5789 f
  icc_place1873/INP (NBUFFX2)                                     0.0404   -0.0019 &   0.5770 f
  icc_place1873/Z (NBUFFX2)                                       0.3516    0.1473 @   0.7243 f
  io_cmd_o[82] (net)                            4     207.3077              0.0000     0.7243 f
  io_cmd_o[82] (out)                                              0.3516    0.0020 @   0.7264 f
  data arrival time                                                                    0.7264

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7264
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8264


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3317     0.3317
  fifo_0__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.1583    0.0000     0.3317 r
  fifo_0__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.0342    0.2029     0.5347 f
  fifo_0__mem_fifo/dff/data_o[13] (net)         2       4.3046              0.0000     0.5347 f
  fifo_0__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5347 f
  fifo_0__mem_fifo/data_o[13] (net)                     4.3046              0.0000     0.5347 f
  fifo_0__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_2)                   0.0000     0.5347 f
  fifo_lo[11] (net)                                     4.3046              0.0000     0.5347 f
  U1782/IN1 (MUX21X1)                                             0.0342    0.0000 &   0.5347 f
  U1782/Q (MUX21X1)                                               0.4314    0.2458 @   0.7805 f
  n2731 (net)                                   2     131.6744              0.0000     0.7805 f
  io_cmd_o[13] (out)                                              0.4314   -0.0540 @   0.7265 f
  data arrival time                                                                    0.7265

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7265
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8265


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3152     0.3152
  fifo_0__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1494    0.0000     0.3152 r
  fifo_0__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0461    0.2113     0.5265 f
  fifo_0__mem_fifo/dff/data_o[11] (net)         2       9.4928              0.0000     0.5265 f
  fifo_0__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5265 f
  fifo_0__mem_fifo/data_o[11] (net)                     9.4928              0.0000     0.5265 f
  fifo_0__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_2)                   0.0000     0.5265 f
  fifo_lo[9] (net)                                      9.4928              0.0000     0.5265 f
  U1778/IN1 (MUX21X2)                                             0.0461   -0.0045 &   0.5220 f
  U1778/Q (MUX21X2)                                               0.3331    0.1879 @   0.7099 f
  n2733 (net)                                   4     183.3927              0.0000     0.7099 f
  mem_cmd_o[11] (out)                                             0.3331    0.0166 @   0.7265 f
  data arrival time                                                                    0.7265

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7265
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8265


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3113     0.3113
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)                 0.1529    0.0000     0.3113 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)                   0.0421    0.1885     0.4998 r
  fifo_1__mem_fifo/dff/data_o[77] (net)         2       5.9208              0.0000     0.4998 r
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4998 r
  fifo_1__mem_fifo/data_o[77] (net)                     5.9208              0.0000     0.4998 r
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)                   0.0000     0.4998 r
  fifo_lo[117] (net)                                    5.9208              0.0000     0.4998 r
  U1897/IN2 (AND2X1)                                              0.0421    0.0000 &   0.4998 r
  U1897/Q (AND2X1)                                                0.2916    0.1675 @   0.6673 r
  io_cmd_o[77] (net)                            4      88.3889              0.0000     0.6673 r
  U1898/INP (NBUFFX2)                                             0.2916   -0.0204 @   0.6469 r
  U1898/Z (NBUFFX2)                                               0.0918    0.1224 @   0.7693 r
  mem_cmd_o[77] (net)                           1      39.6949              0.0000     0.7693 r
  mem_cmd_o[77] (out)                                             0.0922   -0.0427 @   0.7266 r
  data arrival time                                                                    0.7266

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7266
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8266


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3229     0.3229
  fifo_1__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1613    0.0000     0.3229 r
  fifo_1__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0615    0.2004     0.5233 r
  fifo_1__mem_fifo/dff/data_o[11] (net)         2      13.2340              0.0000     0.5233 r
  fifo_1__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5233 r
  fifo_1__mem_fifo/data_o[11] (net)                    13.2340              0.0000     0.5233 r
  fifo_1__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_3)                   0.0000     0.5233 r
  fifo_lo[58] (net)                                    13.2340              0.0000     0.5233 r
  U1778/IN2 (MUX21X2)                                             0.0615    0.0003 &   0.5236 r
  U1778/Q (MUX21X2)                                               0.3385    0.1863 @   0.7099 r
  n2733 (net)                                   4     184.1384              0.0000     0.7099 r
  mem_cmd_o[11] (out)                                             0.3385    0.0174 @   0.7274 r
  data arrival time                                                                    0.7274

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7274
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8274


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3077     0.3077
  fifo_1__mem_fifo/dff/data_r_reg_110_/CLK (DFFX1)                0.1516    0.0000     0.3077 r
  fifo_1__mem_fifo/dff/data_r_reg_110_/Q (DFFX1)                  0.0726    0.2055     0.5132 r
  fifo_1__mem_fifo/dff/data_o[110] (net)        2      17.4610              0.0000     0.5132 r
  fifo_1__mem_fifo/dff/data_o[110] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5132 r
  fifo_1__mem_fifo/data_o[110] (net)                   17.4610              0.0000     0.5132 r
  fifo_1__mem_fifo/data_o[110] (bsg_one_fifo_width_p570_3)                  0.0000     0.5132 r
  fifo_lo[150] (net)                                   17.4610              0.0000     0.5132 r
  U1963/IN2 (AND2X2)                                              0.0726   -0.0010 &   0.5122 r
  U1963/Q (AND2X2)                                                0.2773    0.1656 @   0.6778 r
  io_cmd_o[110] (net)                           4     156.3799              0.0000     0.6778 r
  io_cmd_o[110] (out)                                             0.2773    0.0502 @   0.7279 r
  data arrival time                                                                    0.7279

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7279
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8279


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3116     0.3116
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)                 0.1534    0.0000     0.3116 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)                   0.0373    0.2050     0.5167 f
  fifo_1__mem_fifo/dff/data_o[92] (net)         2       5.6317              0.0000     0.5167 f
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5167 f
  fifo_1__mem_fifo/data_o[92] (net)                     5.6317              0.0000     0.5167 f
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)                   0.0000     0.5167 f
  fifo_lo[132] (net)                                    5.6317              0.0000     0.5167 f
  U1927/IN2 (AND2X1)                                              0.0373    0.0000 &   0.5167 f
  U1927/Q (AND2X1)                                                0.4157    0.2551 @   0.7718 f
  io_cmd_o[92] (net)                            4     126.2206              0.0000     0.7718 f
  io_cmd_o[92] (out)                                              0.4157   -0.0438 @   0.7280 f
  data arrival time                                                                    0.7280

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7280
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8280


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3227     0.3227
  fifo_0__mem_fifo/dff/data_r_reg_53_/CLK (DFFX1)                 0.1612    0.0000     0.3227 r
  fifo_0__mem_fifo/dff/data_r_reg_53_/Q (DFFX1)                   0.0417    0.1889     0.5116 r
  fifo_0__mem_fifo/dff/data_o[53] (net)         2       5.7557              0.0000     0.5116 r
  fifo_0__mem_fifo/dff/data_o[53] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5116 r
  fifo_0__mem_fifo/data_o[53] (net)                     5.7557              0.0000     0.5116 r
  fifo_0__mem_fifo/data_o[53] (bsg_one_fifo_width_p570_2)                   0.0000     0.5116 r
  fifo_lo[47] (net)                                     5.7557              0.0000     0.5116 r
  U1854/IN1 (MUX21X1)                                             0.0417    0.0000 &   0.5116 r
  U1854/Q (MUX21X1)                                               0.1326    0.1228 @   0.6344 r
  n2703 (net)                                   1      35.8757              0.0000     0.6344 r
  icc_place1854/INP (NBUFFX2)                                     0.1328   -0.0401 @   0.5943 r
  icc_place1854/Z (NBUFFX2)                                       0.2557    0.1459 @   0.7402 r
  io_cmd_o[53] (net)                            4     142.9835              0.0000     0.7402 r
  io_cmd_o[53] (out)                                              0.2557   -0.0122 @   0.7280 r
  data arrival time                                                                    0.7280

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7280
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8280


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3232     0.3232
  fifo_1__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1613    0.0000     0.3232 r
  fifo_1__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.0701    0.2050     0.5282 r
  fifo_1__mem_fifo/dff/data_o[14] (net)         2      16.5331              0.0000     0.5282 r
  fifo_1__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5282 r
  fifo_1__mem_fifo/data_o[14] (net)                    16.5331              0.0000     0.5282 r
  fifo_1__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_3)                   0.0000     0.5282 r
  fifo_lo[61] (net)                                    16.5331              0.0000     0.5282 r
  U1784/IN2 (MUX21X1)                                             0.0701   -0.0059 &   0.5223 r
  U1784/Q (MUX21X1)                                               0.4102    0.2322 @   0.7544 r
  io_cmd_o[14] (net)                            4     123.4444              0.0000     0.7544 r
  io_cmd_o[14] (out)                                              0.4102   -0.0262 @   0.7283 r
  data arrival time                                                                    0.7283

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7283
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8283


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3223     0.3223
  fifo_1__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1612    0.0000     0.3223 r
  fifo_1__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.0788    0.2094     0.5318 r
  fifo_1__mem_fifo/dff/data_o[10] (net)         2      19.8139              0.0000     0.5318 r
  fifo_1__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5318 r
  fifo_1__mem_fifo/data_o[10] (net)                    19.8139              0.0000     0.5318 r
  fifo_1__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_3)                   0.0000     0.5318 r
  fifo_lo[57] (net)                                    19.8139              0.0000     0.5318 r
  U1776/IN2 (MUX21X2)                                             0.0788   -0.0081 &   0.5237 r
  U1776/Q (MUX21X2)                                               0.2885    0.1833 @   0.7070 r
  n2734 (net)                                   4     154.7122              0.0000     0.7070 r
  mem_cmd_o[10] (out)                                             0.2885    0.0219 @   0.7289 r
  data arrival time                                                                    0.7289

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7289
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8289


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  fifo_1__mem_fifo/dff/data_r_reg_64_/CLK (DFFX1)                 0.1529    0.0000     0.3130 r
  fifo_1__mem_fifo/dff/data_r_reg_64_/Q (DFFX1)                   0.0379    0.2055     0.5185 f
  fifo_1__mem_fifo/dff/data_o[64] (net)         2       5.8878              0.0000     0.5185 f
  fifo_1__mem_fifo/dff/data_o[64] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5185 f
  fifo_1__mem_fifo/data_o[64] (net)                     5.8878              0.0000     0.5185 f
  fifo_1__mem_fifo/data_o[64] (bsg_one_fifo_width_p570_3)                   0.0000     0.5185 f
  fifo_lo[104] (net)                                    5.8878              0.0000     0.5185 f
  U1871/IN2 (AND2X1)                                              0.0379    0.0000 &   0.5185 f
  U1871/Q (AND2X1)                                                0.4996    0.2636 @   0.7821 f
  io_cmd_o[64] (net)                            4     145.1366              0.0000     0.7821 f
  io_cmd_o[64] (out)                                              0.4996   -0.0528 @   0.7293 f
  data arrival time                                                                    0.7293

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7293
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8293


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2826     0.2826
  fifo_0__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.0717    0.0000     0.2826 r
  fifo_0__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.0396    0.1765     0.4591 r
  fifo_0__mem_fifo/dff/data_o[26] (net)         2       4.9693              0.0000     0.4591 r
  fifo_0__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4591 r
  fifo_0__mem_fifo/data_o[26] (net)                     4.9693              0.0000     0.4591 r
  fifo_0__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_2)                   0.0000     0.4591 r
  fifo_lo[24] (net)                                     4.9693              0.0000     0.4591 r
  U1808/IN1 (MUX21X1)                                             0.0396    0.0000 &   0.4591 r
  U1808/Q (MUX21X1)                                               0.1576    0.1309 @   0.5900 r
  n2721 (net)                                   1      43.7875              0.0000     0.5900 r
  icc_place1815/INP (NBUFFX2)                                     0.1583   -0.0383 @   0.5517 r
  icc_place1815/Z (NBUFFX2)                                       0.2586    0.1538 @   0.7054 r
  io_cmd_o[26] (net)                            5     146.2767              0.0000     0.7054 r
  io_cmd_o[26] (out)                                              0.2586    0.0241 @   0.7296 r
  data arrival time                                                                    0.7296

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7296
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8296


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3139     0.3139
  fifo_0__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1493    0.0000     0.3139 r
  fifo_0__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0352    0.2030     0.5169 f
  fifo_0__mem_fifo/dff/data_o[45] (net)         2       4.7405              0.0000     0.5169 f
  fifo_0__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5169 f
  fifo_0__mem_fifo/data_o[45] (net)                     4.7405              0.0000     0.5169 f
  fifo_0__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_2)                   0.0000     0.5169 f
  fifo_lo[43] (net)                                     4.7405              0.0000     0.5169 f
  U1846/IN1 (MUX21X1)                                             0.0352    0.0000 &   0.5169 f
  U1846/Q (MUX21X1)                                               0.0779    0.0953     0.6122 f
  n2706 (net)                                   1      17.9525              0.0000     0.6122 f
  icc_place1784/INP (NBUFFX2)                                     0.0779   -0.0156 &   0.5967 f
  icc_place1784/Z (NBUFFX2)                                       0.2559    0.1405 @   0.7372 f
  io_cmd_o[45] (net)                            4     149.0845              0.0000     0.7372 f
  io_cmd_o[45] (out)                                              0.2559   -0.0076 @   0.7296 f
  data arrival time                                                                    0.7296

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7296
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8296


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3078     0.3078
  fifo_1__mem_fifo/dff/data_r_reg_84_/CLK (DFFX1)                 0.1515    0.0000     0.3078 r
  fifo_1__mem_fifo/dff/data_r_reg_84_/Q (DFFX1)                   0.0383    0.2057     0.5136 f
  fifo_1__mem_fifo/dff/data_o[84] (net)         2       6.0798              0.0000     0.5136 f
  fifo_1__mem_fifo/dff/data_o[84] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5136 f
  fifo_1__mem_fifo/data_o[84] (net)                     6.0798              0.0000     0.5136 f
  fifo_1__mem_fifo/data_o[84] (bsg_one_fifo_width_p570_3)                   0.0000     0.5136 f
  fifo_lo[124] (net)                                    6.0798              0.0000     0.5136 f
  U1911/IN2 (AND2X1)                                              0.0383    0.0000 &   0.5136 f
  U1911/Q (AND2X1)                                                0.3159    0.1945 @   0.7080 f
  io_cmd_o[84] (net)                            4      92.7039              0.0000     0.7080 f
  U1912/INP (NBUFFX2)                                             0.3159   -0.0538 @   0.6543 f
  U1912/Z (NBUFFX2)                                               0.0392    0.0800     0.7343 f
  mem_cmd_o[84] (net)                           1       5.7486              0.0000     0.7343 f
  mem_cmd_o[84] (out)                                             0.0392   -0.0039 &   0.7304 f
  data arrival time                                                                    0.7304

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7304
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8304


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2833     0.2833
  fifo_1__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.0717    0.0000     0.2833 r
  fifo_1__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0685    0.1933     0.4767 r
  fifo_1__mem_fifo/dff/data_o[38] (net)         2      15.8668              0.0000     0.4767 r
  fifo_1__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4767 r
  fifo_1__mem_fifo/data_o[38] (net)                    15.8668              0.0000     0.4767 r
  fifo_1__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_3)                   0.0000     0.4767 r
  fifo_lo[85] (net)                                    15.8668              0.0000     0.4767 r
  U1832/IN2 (MUX21X1)                                             0.0685   -0.0021 &   0.4746 r
  U1832/Q (MUX21X1)                                               0.2543    0.1794 @   0.6540 r
  n2712 (net)                                   2      75.9233              0.0000     0.6540 r
  icc_place1796/INP (NBUFFX4)                                     0.2543   -0.0586 @   0.5954 r
  icc_place1796/Z (NBUFFX4)                                       0.1343    0.1610 @   0.7564 r
  io_cmd_o[38] (net)                            4     106.7792              0.0000     0.7564 r
  io_cmd_o[38] (out)                                              0.1343   -0.0261 @   0.7304 r
  data arrival time                                                                    0.7304

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7304
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8304


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)                 0.1529    0.0000     0.3130 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)                   0.0447    0.1902     0.5032 r
  fifo_1__mem_fifo/dff/data_o[66] (net)         2       6.8512              0.0000     0.5032 r
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5032 r
  fifo_1__mem_fifo/data_o[66] (net)                     6.8512              0.0000     0.5032 r
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)                   0.0000     0.5032 r
  fifo_lo[106] (net)                                    6.8512              0.0000     0.5032 r
  U1875/IN2 (AND2X1)                                              0.0447    0.0001 &   0.5033 r
  U1875/Q (AND2X1)                                                0.0307    0.0555     0.5588 r
  n2696 (net)                                   1       2.7212              0.0000     0.5588 r
  icc_place1891/INP (NBUFFX2)                                     0.0307    0.0000 &   0.5588 r
  icc_place1891/Z (NBUFFX2)                                       0.3491    0.1337 @   0.6925 r
  n2546 (net)                                   4     198.0682              0.0000     0.6925 r
  io_cmd_o[66] (out)                                              0.3491    0.0390 @   0.7314 r
  data arrival time                                                                    0.7314

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7314
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8314


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3226     0.3226
  fifo_1__mem_fifo/dff/data_r_reg_53_/CLK (DFFX1)                 0.1612    0.0000     0.3226 r
  fifo_1__mem_fifo/dff/data_r_reg_53_/Q (DFFX1)                   0.0460    0.1917     0.5143 r
  fifo_1__mem_fifo/dff/data_o[53] (net)         2       7.3205              0.0000     0.5143 r
  fifo_1__mem_fifo/dff/data_o[53] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5143 r
  fifo_1__mem_fifo/data_o[53] (net)                     7.3205              0.0000     0.5143 r
  fifo_1__mem_fifo/data_o[53] (bsg_one_fifo_width_p570_3)                   0.0000     0.5143 r
  fifo_lo[96] (net)                                     7.3205              0.0000     0.5143 r
  U1854/IN2 (MUX21X1)                                             0.0460   -0.0010 &   0.5134 r
  U1854/Q (MUX21X1)                                               0.1326    0.1257 @   0.6390 r
  n2703 (net)                                   1      35.8757              0.0000     0.6390 r
  icc_place1854/INP (NBUFFX2)                                     0.1328   -0.0401 @   0.5990 r
  icc_place1854/Z (NBUFFX2)                                       0.2557    0.1459 @   0.7449 r
  io_cmd_o[53] (net)                            4     142.9835              0.0000     0.7449 r
  io_cmd_o[53] (out)                                              0.2557   -0.0122 @   0.7326 r
  data arrival time                                                                    0.7326

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7326
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8326


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff/data_r_reg_104_/CLK (DFFX1)                0.1515    0.0000     0.3079 r
  fifo_1__mem_fifo/dff/data_r_reg_104_/Q (DFFX1)                  0.0635    0.2008     0.5086 r
  fifo_1__mem_fifo/dff/data_o[104] (net)        2      14.0113              0.0000     0.5086 r
  fifo_1__mem_fifo/dff/data_o[104] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5086 r
  fifo_1__mem_fifo/data_o[104] (net)                   14.0113              0.0000     0.5086 r
  fifo_1__mem_fifo/data_o[104] (bsg_one_fifo_width_p570_3)                  0.0000     0.5086 r
  fifo_lo[144] (net)                                   14.0113              0.0000     0.5086 r
  U1951/IN2 (AND2X1)                                              0.0635   -0.0068 &   0.5019 r
  U1951/Q (AND2X1)                                                0.0384    0.0627     0.5645 r
  n2677 (net)                                   1       5.2498              0.0000     0.5645 r
  icc_place1923/INP (NBUFFX2)                                     0.0384    0.0001 &   0.5646 r
  icc_place1923/Z (NBUFFX2)                                       0.3607    0.1363 @   0.7010 r
  mem_cmd_o[104] (net)                          4     204.7931              0.0000     0.7010 r
  mem_cmd_o[104] (out)                                            0.3607    0.0324 @   0.7334 r
  data arrival time                                                                    0.7334

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7334
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8334


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3229     0.3229
  fifo_1__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.1619    0.0000     0.3229 r
  fifo_1__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.0490    0.2143     0.5372 f
  fifo_1__mem_fifo/dff/data_o[13] (net)         2      10.7880              0.0000     0.5372 f
  fifo_1__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5372 f
  fifo_1__mem_fifo/data_o[13] (net)                    10.7880              0.0000     0.5372 f
  fifo_1__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_3)                   0.0000     0.5372 f
  fifo_lo[60] (net)                                    10.7880              0.0000     0.5372 f
  U1782/IN2 (MUX21X1)                                             0.0490    0.0003 &   0.5375 f
  U1782/Q (MUX21X1)                                               0.4314    0.2502 @   0.7877 f
  n2731 (net)                                   2     131.6744              0.0000     0.7877 f
  io_cmd_o[13] (out)                                              0.4314   -0.0540 @   0.7337 f
  data arrival time                                                                    0.7337

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7337
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8337


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2829     0.2829
  fifo_1__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.0717    0.0000     0.2829 r
  fifo_1__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.0534    0.2058     0.4887 f
  fifo_1__mem_fifo/dff/data_o[42] (net)         2      12.7539              0.0000     0.4887 f
  fifo_1__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4887 f
  fifo_1__mem_fifo/data_o[42] (net)                    12.7539              0.0000     0.4887 f
  fifo_1__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_3)                   0.0000     0.4887 f
  fifo_lo[89] (net)                                    12.7539              0.0000     0.4887 f
  U1840/IN2 (MUX21X1)                                             0.0534    0.0004 &   0.4891 f
  U1840/Q (MUX21X1)                                               0.1484    0.1396 @   0.6287 f
  n2709 (net)                                   2      42.6569              0.0000     0.6287 f
  icc_place1790/INP (NBUFFX2)                                     0.1484   -0.0466 @   0.5821 f
  icc_place1790/Z (NBUFFX2)                                       0.2649    0.1436 @   0.7257 f
  io_cmd_o[42] (net)                            1     150.8746              0.0000     0.7257 f
  io_cmd_o[42] (out)                                              0.2649    0.0091 @   0.7348 f
  data arrival time                                                                    0.7348

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7348
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8348


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2824     0.2824
  fifo_0__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.0717    0.0000     0.2824 r
  fifo_0__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.0407    0.1772     0.4597 r
  fifo_0__mem_fifo/dff/data_o[33] (net)         2       5.3640              0.0000     0.4597 r
  fifo_0__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4597 r
  fifo_0__mem_fifo/data_o[33] (net)                     5.3640              0.0000     0.4597 r
  fifo_0__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_2)                   0.0000     0.4597 r
  fifo_lo[31] (net)                                     5.3640              0.0000     0.4597 r
  U1822/IN1 (MUX21X1)                                             0.0407    0.0000 &   0.4597 r
  U1822/Q (MUX21X1)                                               0.4168    0.2231 @   0.6828 r
  n2716 (net)                                   2     124.7073              0.0000     0.6828 r
  io_cmd_o[33] (out)                                              0.4168    0.0522 @   0.7350 r
  data arrival time                                                                    0.7350

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7350
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8350


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2822     0.2822
  fifo_0__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.0717    0.0000     0.2822 r
  fifo_0__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0413    0.1776     0.4598 r
  fifo_0__mem_fifo/dff/data_o[24] (net)         2       5.5732              0.0000     0.4598 r
  fifo_0__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4598 r
  fifo_0__mem_fifo/data_o[24] (net)                     5.5732              0.0000     0.4598 r
  fifo_0__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_2)                   0.0000     0.4598 r
  fifo_lo[22] (net)                                     5.5732              0.0000     0.4598 r
  U1804/IN1 (MUX21X1)                                             0.0413    0.0000 &   0.4599 r
  U1804/Q (MUX21X1)                                               0.0350    0.0725     0.5324 r
  n5205 (net)                                   1       2.7760              0.0000     0.5324 r
  icc_place1819/INP (NBUFFX2)                                     0.0350    0.0000 &   0.5324 r
  icc_place1819/Z (NBUFFX2)                                       0.3196    0.1746 @   0.7070 r
  mem_cmd_o[24] (net)                           5     197.0188              0.0000     0.7070 r
  mem_cmd_o[24] (out)                                             0.3196    0.0283 @   0.7353 r
  data arrival time                                                                    0.7353

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7353
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8353


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3126     0.3126
  fifo_1__mem_fifo/dff/data_r_reg_61_/CLK (DFFX1)                 0.1529    0.0000     0.3126 r
  fifo_1__mem_fifo/dff/data_r_reg_61_/Q (DFFX1)                   0.0383    0.2058     0.5183 f
  fifo_1__mem_fifo/dff/data_o[61] (net)         2       6.0412              0.0000     0.5183 f
  fifo_1__mem_fifo/dff/data_o[61] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5183 f
  fifo_1__mem_fifo/data_o[61] (net)                     6.0412              0.0000     0.5183 f
  fifo_1__mem_fifo/data_o[61] (bsg_one_fifo_width_p570_3)                   0.0000     0.5183 f
  fifo_lo[101] (net)                                    6.0412              0.0000     0.5183 f
  U1865/IN2 (AND2X1)                                              0.0383   -0.0007 &   0.5177 f
  U1865/Q (AND2X1)                                                0.3717    0.2162 @   0.7339 f
  io_cmd_o[61] (net)                            4     108.8225              0.0000     0.7339 f
  io_cmd_o[61] (out)                                              0.3717    0.0015 @   0.7355 f
  data arrival time                                                                    0.7355

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7355
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8355


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3232     0.3232
  fifo_0__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.1613    0.0000     0.3232 r
  fifo_0__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.0412    0.1886     0.5118 r
  fifo_0__mem_fifo/dff/data_o[28] (net)         2       5.5971              0.0000     0.5118 r
  fifo_0__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5118 r
  fifo_0__mem_fifo/data_o[28] (net)                     5.5971              0.0000     0.5118 r
  fifo_0__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_2)                   0.0000     0.5118 r
  fifo_lo[26] (net)                                     5.5971              0.0000     0.5118 r
  U1812/IN1 (MUX21X1)                                             0.0412    0.0000 &   0.5118 r
  U1812/Q (MUX21X1)                                               0.1339    0.1226 @   0.6344 r
  n5204 (net)                                   1      36.0006              0.0000     0.6344 r
  icc_place1811/INP (NBUFFX2)                                     0.1343    0.0045 @   0.6389 r
  icc_place1811/Z (NBUFFX2)                                       0.3419    0.1605 @   0.7994 r
  mem_cmd_o[28] (net)                           4     192.6543              0.0000     0.7994 r
  mem_cmd_o[28] (out)                                             0.3419   -0.0632 @   0.7362 r
  data arrival time                                                                    0.7362

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7362
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8362


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3305     0.3305
  fifo_0__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1582    0.0000     0.3305 r
  fifo_0__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0397    0.1873     0.5178 r
  fifo_0__mem_fifo/dff/data_o[22] (net)         2       5.0370              0.0000     0.5178 r
  fifo_0__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5178 r
  fifo_0__mem_fifo/data_o[22] (net)                     5.0370              0.0000     0.5178 r
  fifo_0__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_2)                   0.0000     0.5178 r
  fifo_lo[20] (net)                                     5.0370              0.0000     0.5178 r
  U1800/IN1 (MUX21X1)                                             0.0397    0.0000 &   0.5178 r
  U1800/Q (MUX21X1)                                               0.1951    0.1486 @   0.6664 r
  n2724 (net)                                   2      57.2029              0.0000     0.6664 r
  icc_place1823/INP (NBUFFX2)                                     0.1951   -0.0367 @   0.6297 r
  icc_place1823/Z (NBUFFX2)                                       0.1804    0.1450 @   0.7747 r
  io_cmd_o[22] (net)                            3     101.8293              0.0000     0.7747 r
  io_cmd_o[22] (out)                                              0.1804   -0.0384 @   0.7363 r
  data arrival time                                                                    0.7363

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7363
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8363


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3109     0.3109
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)                 0.1518    0.0000     0.3109 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)                   0.0447    0.1901     0.5010 r
  fifo_1__mem_fifo/dff/data_o[72] (net)         2       6.8648              0.0000     0.5010 r
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5010 r
  fifo_1__mem_fifo/data_o[72] (net)                     6.8648              0.0000     0.5010 r
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)                   0.0000     0.5010 r
  fifo_lo[112] (net)                                    6.8648              0.0000     0.5010 r
  U1887/IN2 (AND2X2)                                              0.0447    0.0001 &   0.5011 r
  U1887/Q (AND2X2)                                                0.2939    0.1679 @   0.6690 r
  io_cmd_o[72] (net)                            4     167.9508              0.0000     0.6690 r
  U1888/INP (NBUFFX2)                                             0.2939   -0.0557 @   0.6133 r
  U1888/Z (NBUFFX2)                                               0.0835    0.1191 @   0.7323 r
  mem_cmd_o[72] (net)                           1      34.0823              0.0000     0.7323 r
  mem_cmd_o[72] (out)                                             0.0835    0.0043 @   0.7366 r
  data arrival time                                                                    0.7366

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7366
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8366


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3369     0.3369
  fifo_1__mem_fifo/dff/data_r_reg_114_/CLK (DFFX1)                0.1584    0.0000     0.3369 r
  fifo_1__mem_fifo/dff/data_r_reg_114_/Q (DFFX1)                  0.0378    0.2059     0.5427 f
  fifo_1__mem_fifo/dff/data_o[114] (net)        2       5.8428              0.0000     0.5427 f
  fifo_1__mem_fifo/dff/data_o[114] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5427 f
  fifo_1__mem_fifo/data_o[114] (net)                    5.8428              0.0000     0.5427 f
  fifo_1__mem_fifo/data_o[114] (bsg_one_fifo_width_p570_3)                  0.0000     0.5427 f
  fifo_lo[154] (net)                                    5.8428              0.0000     0.5427 f
  U1971/IN2 (AND2X1)                                              0.0378    0.0001 &   0.5428 f
  U1971/Q (AND2X1)                                                0.0858    0.0912     0.6339 f
  n2672 (net)                                   2      22.7362              0.0000     0.6339 f
  icc_place1913/INP (NBUFFX2)                                     0.0858   -0.0004 &   0.6335 f
  icc_place1913/Z (NBUFFX2)                                       0.2330    0.1459 @   0.7794 f
  io_cmd_o[114] (net)                           3     138.1490              0.0000     0.7794 f
  io_cmd_o[114] (out)                                             0.2330   -0.0418 @   0.7376 f
  data arrival time                                                                    0.7376

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7376
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8376


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3146     0.3146
  fifo_0__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1499    0.0000     0.3146 r
  fifo_0__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.0461    0.2113     0.5259 f
  fifo_0__mem_fifo/dff/data_o[14] (net)         2       9.4823              0.0000     0.5259 f
  fifo_0__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5259 f
  fifo_0__mem_fifo/data_o[14] (net)                     9.4823              0.0000     0.5259 f
  fifo_0__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_2)                   0.0000     0.5259 f
  fifo_lo[12] (net)                                     9.4823              0.0000     0.5259 f
  U1784/IN1 (MUX21X1)                                             0.0461   -0.0006 &   0.5253 f
  U1784/Q (MUX21X1)                                               0.3987    0.2397 @   0.7651 f
  io_cmd_o[14] (net)                            4     122.6987              0.0000     0.7651 f
  io_cmd_o[14] (out)                                              0.3987   -0.0269 @   0.7382 f
  data arrival time                                                                    0.7382

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7382
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8382


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2817     0.2817
  fifo_0__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.0717    0.0000     0.2817 r
  fifo_0__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0413    0.1777     0.4594 r
  fifo_0__mem_fifo/dff/data_o[16] (net)         2       5.5957              0.0000     0.4594 r
  fifo_0__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4594 r
  fifo_0__mem_fifo/data_o[16] (net)                     5.5957              0.0000     0.4594 r
  fifo_0__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_2)                   0.0000     0.4594 r
  fifo_lo[14] (net)                                     5.5957              0.0000     0.4594 r
  U1788/IN1 (MUX21X1)                                             0.0413    0.0000 &   0.4594 r
  U1788/Q (MUX21X1)                                               0.4266    0.2282 @   0.6876 r
  n2729 (net)                                   4     128.1431              0.0000     0.6876 r
  io_cmd_o[16] (out)                                              0.4266    0.0510 @   0.7386 r
  data arrival time                                                                    0.7386

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7386
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8386


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3118     0.3118
  fifo_1__mem_fifo/dff/data_r_reg_113_/CLK (DFFX1)                0.1534    0.0000     0.3118 r
  fifo_1__mem_fifo/dff/data_r_reg_113_/Q (DFFX1)                  0.0427    0.1889     0.5008 r
  fifo_1__mem_fifo/dff/data_o[113] (net)        2       6.1217              0.0000     0.5008 r
  fifo_1__mem_fifo/dff/data_o[113] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5008 r
  fifo_1__mem_fifo/data_o[113] (net)                    6.1217              0.0000     0.5008 r
  fifo_1__mem_fifo/data_o[113] (bsg_one_fifo_width_p570_3)                  0.0000     0.5008 r
  fifo_lo[153] (net)                                    6.1217              0.0000     0.5008 r
  U1969/IN2 (AND2X1)                                              0.0427   -0.0020 &   0.4988 r
  U1969/Q (AND2X1)                                                0.1784    0.1242 @   0.6230 r
  n2673 (net)                                   2      52.5039              0.0000     0.6230 r
  icc_place1916/INP (NBUFFX2)                                     0.1784   -0.0149 @   0.6082 r
  icc_place1916/Z (NBUFFX2)                                       0.2779    0.1538 @   0.7619 r
  io_cmd_o[113] (net)                           1     153.2395              0.0000     0.7619 r
  io_cmd_o[113] (out)                                             0.2779   -0.0204 @   0.7416 r
  data arrival time                                                                    0.7416

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7416
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8416


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2831     0.2831
  fifo_1__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.0717    0.0000     0.2831 r
  fifo_1__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.0516    0.1840     0.4670 r
  fifo_1__mem_fifo/dff/data_o[36] (net)         2       9.4191              0.0000     0.4670 r
  fifo_1__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4670 r
  fifo_1__mem_fifo/data_o[36] (net)                     9.4191              0.0000     0.4670 r
  fifo_1__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_3)                   0.0000     0.4670 r
  fifo_lo[83] (net)                                     9.4191              0.0000     0.4670 r
  U1828/IN2 (MUX21X1)                                             0.0516   -0.0014 &   0.4656 r
  U1828/Q (MUX21X1)                                               0.4219    0.2309 @   0.6965 r
  n2714 (net)                                   5     126.6355              0.0000     0.6965 r
  io_cmd_o[36] (out)                                              0.4219    0.0454 @   0.7420 r
  data arrival time                                                                    0.7420

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7420
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8420


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3094     0.3094
  fifo_1__mem_fifo/dff/data_r_reg_68_/CLK (DFFX1)                 0.1517    0.0000     0.3094 r
  fifo_1__mem_fifo/dff/data_r_reg_68_/Q (DFFX1)                   0.0414    0.1879     0.4973 r
  fifo_1__mem_fifo/dff/data_o[68] (net)         2       5.6652              0.0000     0.4973 r
  fifo_1__mem_fifo/dff/data_o[68] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4973 r
  fifo_1__mem_fifo/data_o[68] (net)                     5.6652              0.0000     0.4973 r
  fifo_1__mem_fifo/data_o[68] (bsg_one_fifo_width_p570_3)                   0.0000     0.4973 r
  fifo_lo[108] (net)                                    5.6652              0.0000     0.4973 r
  U1879/IN2 (AND2X1)                                              0.0414    0.0000 &   0.4974 r
  U1879/Q (AND2X1)                                                0.4181    0.2270 @   0.7243 r
  n2695 (net)                                   4     132.4790              0.0000     0.7243 r
  mem_cmd_o[68] (out)                                             0.4181    0.0182 @   0.7425 r
  data arrival time                                                                    0.7425

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7425
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8425


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2833     0.2833
  fifo_1__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.0717    0.0000     0.2833 r
  fifo_1__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0590    0.2096     0.4930 f
  fifo_1__mem_fifo/dff/data_o[38] (net)         2      15.2782              0.0000     0.4930 f
  fifo_1__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4930 f
  fifo_1__mem_fifo/data_o[38] (net)                    15.2782              0.0000     0.4930 f
  fifo_1__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_3)                   0.0000     0.4930 f
  fifo_lo[85] (net)                                    15.2782              0.0000     0.4930 f
  U1832/IN2 (MUX21X1)                                             0.0590   -0.0016 &   0.4913 f
  U1832/Q (MUX21X1)                                               0.2491    0.1853 @   0.6766 f
  n2712 (net)                                   2      75.6829              0.0000     0.6766 f
  icc_place1796/INP (NBUFFX4)                                     0.2491   -0.0597 @   0.6169 f
  icc_place1796/Z (NBUFFX4)                                       0.1241    0.1494 @   0.7663 f
  io_cmd_o[38] (net)                            4     105.7598              0.0000     0.7663 f
  io_cmd_o[38] (out)                                              0.1241   -0.0237 @   0.7426 f
  data arrival time                                                                    0.7426

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7426
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8426


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2834     0.2834
  fifo_1__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.0717    0.0000     0.2834 r
  fifo_1__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.0508    0.1835     0.4669 r
  fifo_1__mem_fifo/dff/data_o[33] (net)         2       9.0941              0.0000     0.4669 r
  fifo_1__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4669 r
  fifo_1__mem_fifo/data_o[33] (net)                     9.0941              0.0000     0.4669 r
  fifo_1__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_3)                   0.0000     0.4669 r
  fifo_lo[80] (net)                                     9.0941              0.0000     0.4669 r
  U1822/IN2 (MUX21X1)                                             0.0508   -0.0026 &   0.4643 r
  U1822/Q (MUX21X1)                                               0.4168    0.2273 @   0.6915 r
  n2716 (net)                                   2     124.7073              0.0000     0.6915 r
  io_cmd_o[33] (out)                                              0.4168    0.0522 @   0.7437 r
  data arrival time                                                                    0.7437

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7437
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8437


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3118     0.3118
  fifo_1__mem_fifo/dff/data_r_reg_113_/CLK (DFFX1)                0.1534    0.0000     0.3118 r
  fifo_1__mem_fifo/dff/data_r_reg_113_/Q (DFFX1)                  0.0377    0.2054     0.5172 f
  fifo_1__mem_fifo/dff/data_o[113] (net)        2       5.8040              0.0000     0.5172 f
  fifo_1__mem_fifo/dff/data_o[113] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5172 f
  fifo_1__mem_fifo/data_o[113] (net)                    5.8040              0.0000     0.5172 f
  fifo_1__mem_fifo/data_o[113] (bsg_one_fifo_width_p570_3)                  0.0000     0.5172 f
  fifo_lo[153] (net)                                    5.8040              0.0000     0.5172 f
  U1969/IN2 (AND2X1)                                              0.0377   -0.0018 &   0.5154 f
  U1969/Q (AND2X1)                                                0.1809    0.1356 @   0.6510 f
  n2673 (net)                                   2      52.2640              0.0000     0.6510 f
  icc_place1915/INP (NBUFFX2)                                     0.1809   -0.0210 @   0.6301 f
  icc_place1915/Z (NBUFFX2)                                       0.2031    0.1433 @   0.7734 f
  mem_cmd_o[113] (net)                          3     116.2782              0.0000     0.7734 f
  mem_cmd_o[113] (out)                                            0.2031   -0.0293 @   0.7440 f
  data arrival time                                                                    0.7440

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7440
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8440


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3123     0.3123
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)                 0.1529    0.0000     0.3123 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)                   0.0540    0.1956     0.5079 r
  fifo_1__mem_fifo/dff/data_o[83] (net)         2      10.3574              0.0000     0.5079 r
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5079 r
  fifo_1__mem_fifo/data_o[83] (net)                    10.3574              0.0000     0.5079 r
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)                   0.0000     0.5079 r
  fifo_lo[123] (net)                                   10.3574              0.0000     0.5079 r
  U1909/IN2 (AND2X1)                                              0.0540    0.0002 &   0.5081 r
  U1909/Q (AND2X1)                                                0.0336    0.0584     0.5665 r
  n2686 (net)                                   1       3.6346              0.0000     0.5665 r
  icc_place1871/INP (NBUFFX2)                                     0.0336    0.0000 &   0.5665 r
  icc_place1871/Z (NBUFFX2)                                       0.3671    0.1727 @   0.7392 r
  n2526 (net)                                   4     216.0350              0.0000     0.7392 r
  io_cmd_o[83] (out)                                              0.3671    0.0057 @   0.7450 r
  data arrival time                                                                    0.7450

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7450
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8450


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2846     0.2846
  fifo_1__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.0717    0.0000     0.2846 r
  fifo_1__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0494    0.1827     0.4673 r
  fifo_1__mem_fifo/dff/data_o[24] (net)         2       8.5558              0.0000     0.4673 r
  fifo_1__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4673 r
  fifo_1__mem_fifo/data_o[24] (net)                     8.5558              0.0000     0.4673 r
  fifo_1__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_3)                   0.0000     0.4673 r
  fifo_lo[71] (net)                                     8.5558              0.0000     0.4673 r
  U1804/IN2 (MUX21X1)                                             0.0494   -0.0012 &   0.4661 r
  U1804/Q (MUX21X1)                                               0.0350    0.0761     0.5423 r
  n5205 (net)                                   1       2.7760              0.0000     0.5423 r
  icc_place1819/INP (NBUFFX2)                                     0.0350    0.0000 &   0.5423 r
  icc_place1819/Z (NBUFFX2)                                       0.3196    0.1746 @   0.7169 r
  mem_cmd_o[24] (net)                           5     197.0188              0.0000     0.7169 r
  mem_cmd_o[24] (out)                                             0.3196    0.0283 @   0.7452 r
  data arrival time                                                                    0.7452

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7452
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8452


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2841     0.2841
  fifo_1__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.0717    0.0000     0.2841 r
  fifo_1__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.0568    0.1869     0.4710 r
  fifo_1__mem_fifo/dff/data_o[26] (net)         2      11.3984              0.0000     0.4710 r
  fifo_1__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4710 r
  fifo_1__mem_fifo/data_o[26] (net)                    11.3984              0.0000     0.4710 r
  fifo_1__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_3)                   0.0000     0.4710 r
  fifo_lo[73] (net)                                    11.3984              0.0000     0.4710 r
  U1808/IN2 (MUX21X1)                                             0.0568   -0.0020 &   0.4690 r
  U1808/Q (MUX21X1)                                               0.1576    0.1367 @   0.6057 r
  n2721 (net)                                   1      43.7875              0.0000     0.6057 r
  icc_place1815/INP (NBUFFX2)                                     0.1583   -0.0383 @   0.5674 r
  icc_place1815/Z (NBUFFX2)                                       0.2586    0.1538 @   0.7212 r
  io_cmd_o[26] (net)                            5     146.2767              0.0000     0.7212 r
  io_cmd_o[26] (out)                                              0.2586    0.0241 @   0.7453 r
  data arrival time                                                                    0.7453

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7453
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8453


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3227     0.3227
  fifo_0__mem_fifo/dff/data_r_reg_53_/CLK (DFFX1)                 0.1612    0.0000     0.3227 r
  fifo_0__mem_fifo/dff/data_r_reg_53_/Q (DFFX1)                   0.0361    0.2047     0.5275 f
  fifo_0__mem_fifo/dff/data_o[53] (net)         2       5.1299              0.0000     0.5275 f
  fifo_0__mem_fifo/dff/data_o[53] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5275 f
  fifo_0__mem_fifo/data_o[53] (net)                     5.1299              0.0000     0.5275 f
  fifo_0__mem_fifo/data_o[53] (bsg_one_fifo_width_p570_2)                   0.0000     0.5275 f
  fifo_lo[47] (net)                                     5.1299              0.0000     0.5275 f
  U1854/IN1 (MUX21X1)                                             0.0361    0.0000 &   0.5275 f
  U1854/Q (MUX21X1)                                               0.1296    0.1239 @   0.6514 f
  n2703 (net)                                   1      35.7558              0.0000     0.6514 f
  icc_place1854/INP (NBUFFX2)                                     0.1296   -0.0411 @   0.6103 f
  icc_place1854/Z (NBUFFX2)                                       0.2447    0.1464 @   0.7567 f
  io_cmd_o[53] (net)                            4     142.2377              0.0000     0.7567 f
  io_cmd_o[53] (out)                                              0.2447   -0.0112 @   0.7455 f
  data arrival time                                                                    0.7455

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7455
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8455


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2826     0.2826
  fifo_0__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.0717    0.0000     0.2826 r
  fifo_0__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.0344    0.1918     0.4744 f
  fifo_0__mem_fifo/dff/data_o[26] (net)         2       4.3435              0.0000     0.4744 f
  fifo_0__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4744 f
  fifo_0__mem_fifo/data_o[26] (net)                     4.3435              0.0000     0.4744 f
  fifo_0__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_2)                   0.0000     0.4744 f
  fifo_lo[24] (net)                                     4.3435              0.0000     0.4744 f
  U1808/IN1 (MUX21X1)                                             0.0344    0.0000 &   0.4744 f
  U1808/Q (MUX21X1)                                               0.1541    0.1354 @   0.6098 f
  n2721 (net)                                   1      43.6676              0.0000     0.6098 f
  icc_place1815/INP (NBUFFX2)                                     0.1541   -0.0397 @   0.5702 f
  icc_place1815/Z (NBUFFX2)                                       0.2485    0.1530 @   0.7231 f
  io_cmd_o[26] (net)                            5     145.4729              0.0000     0.7231 f
  io_cmd_o[26] (out)                                              0.2485    0.0246 @   0.7477 f
  data arrival time                                                                    0.7477

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7477
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8477


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3229     0.3229
  fifo_1__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1613    0.0000     0.3229 r
  fifo_1__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0532    0.2171     0.5400 f
  fifo_1__mem_fifo/dff/data_o[11] (net)         2      12.6507              0.0000     0.5400 f
  fifo_1__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5400 f
  fifo_1__mem_fifo/data_o[11] (net)                    12.6507              0.0000     0.5400 f
  fifo_1__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_3)                   0.0000     0.5400 f
  fifo_lo[58] (net)                                    12.6507              0.0000     0.5400 f
  U1778/IN2 (MUX21X2)                                             0.0532    0.0003 &   0.5403 f
  U1778/Q (MUX21X2)                                               0.3331    0.1910 @   0.7314 f
  n2733 (net)                                   4     183.3927              0.0000     0.7314 f
  mem_cmd_o[11] (out)                                             0.3331    0.0166 @   0.7480 f
  data arrival time                                                                    0.7480

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7480
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8480


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3303     0.3303
  fifo_0__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1582    0.0000     0.3303 r
  fifo_0__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.0439    0.1901     0.5204 r
  fifo_0__mem_fifo/dff/data_o[39] (net)         2       6.5665              0.0000     0.5204 r
  fifo_0__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5204 r
  fifo_0__mem_fifo/data_o[39] (net)                     6.5665              0.0000     0.5204 r
  fifo_0__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_2)                   0.0000     0.5204 r
  fifo_lo[37] (net)                                     6.5665              0.0000     0.5204 r
  U1834/IN1 (MUX21X1)                                             0.0439    0.0001 &   0.5205 r
  U1834/Q (MUX21X1)                                               0.4120    0.2270 @   0.7475 r
  n2711 (net)                                   5     124.6481              0.0000     0.7475 r
  io_cmd_o[39] (out)                                              0.4120    0.0007 @   0.7482 r
  data arrival time                                                                    0.7482

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7482
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8482


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3113     0.3113
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)                 0.1529    0.0000     0.3113 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)                   0.0372    0.2049     0.5162 f
  fifo_1__mem_fifo/dff/data_o[77] (net)         2       5.6031              0.0000     0.5162 f
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5162 f
  fifo_1__mem_fifo/data_o[77] (net)                     5.6031              0.0000     0.5162 f
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)                   0.0000     0.5162 f
  fifo_lo[117] (net)                                    5.6031              0.0000     0.5162 f
  U1897/IN2 (AND2X1)                                              0.0372    0.0000 &   0.5163 f
  U1897/Q (AND2X1)                                                0.2980    0.1875 @   0.7038 f
  io_cmd_o[77] (net)                            4      87.6432              0.0000     0.7038 f
  U1898/INP (NBUFFX2)                                             0.2980   -0.0235 @   0.6803 f
  U1898/Z (NBUFFX2)                                               0.0861    0.1087 @   0.7890 f
  mem_cmd_o[77] (net)                           1      39.6949              0.0000     0.7890 f
  mem_cmd_o[77] (out)                                             0.0866   -0.0405 @   0.7485 f
  data arrival time                                                                    0.7485

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7485
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8485


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3223     0.3223
  fifo_1__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1612    0.0000     0.3223 r
  fifo_1__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.0680    0.2266     0.5489 f
  fifo_1__mem_fifo/dff/data_o[10] (net)         2      19.2306              0.0000     0.5489 f
  fifo_1__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5489 f
  fifo_1__mem_fifo/data_o[10] (net)                    19.2306              0.0000     0.5489 f
  fifo_1__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_3)                   0.0000     0.5489 f
  fifo_lo[57] (net)                                    19.2306              0.0000     0.5489 f
  U1776/IN2 (MUX21X2)                                             0.0680   -0.0072 &   0.5417 f
  U1776/Q (MUX21X2)                                               0.2830    0.1861 @   0.7277 f
  n2734 (net)                                   4     153.9664              0.0000     0.7277 f
  mem_cmd_o[10] (out)                                             0.2830    0.0209 @   0.7486 f
  data arrival time                                                                    0.7486

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7486
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8486


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2829     0.2829
  fifo_0__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.0717    0.0000     0.2829 r
  fifo_0__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.0402    0.1769     0.4598 r
  fifo_0__mem_fifo/dff/data_o[18] (net)         2       5.1827              0.0000     0.4598 r
  fifo_0__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4598 r
  fifo_0__mem_fifo/data_o[18] (net)                     5.1827              0.0000     0.4598 r
  fifo_0__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_2)                   0.0000     0.4598 r
  fifo_lo[16] (net)                                     5.1827              0.0000     0.4598 r
  U1792/IN1 (MUX21X1)                                             0.0402    0.0000 &   0.4598 r
  U1792/Q (MUX21X1)                                               0.4587    0.2425 @   0.7024 r
  io_cmd_o[18] (net)                            4     139.2262              0.0000     0.7024 r
  U1793/INP (NBUFFX2)                                             0.4587   -0.0802 @   0.6221 r
  U1793/Z (NBUFFX2)                                               0.0672    0.1271 @   0.7492 r
  mem_cmd_o[18] (net)                           1      19.3414              0.0000     0.7492 r
  mem_cmd_o[18] (out)                                             0.0673   -0.0001 @   0.7491 r
  data arrival time                                                                    0.7491

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7491
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8491


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3298     0.3298
  fifo_0__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1582    0.0000     0.3298 r
  fifo_0__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0344    0.2031     0.5329 f
  fifo_0__mem_fifo/dff/data_o[37] (net)         2       4.3975              0.0000     0.5329 f
  fifo_0__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5329 f
  fifo_0__mem_fifo/data_o[37] (net)                     4.3975              0.0000     0.5329 f
  fifo_0__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_2)                   0.0000     0.5329 f
  fifo_lo[35] (net)                                     4.3975              0.0000     0.5329 f
  U1830/IN1 (MUX21X1)                                             0.0344    0.0000 &   0.5329 f
  U1830/Q (MUX21X1)                                               0.4221    0.2413 @   0.7742 f
  n2713 (net)                                   2     128.5100              0.0000     0.7742 f
  io_cmd_o[37] (out)                                              0.4221   -0.0250 @   0.7492 f
  data arrival time                                                                    0.7492

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7492
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8492


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3303     0.3303
  fifo_0__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1582    0.0000     0.3303 r
  fifo_0__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0445    0.1905     0.5209 r
  fifo_0__mem_fifo/dff/data_o[32] (net)         2       6.7966              0.0000     0.5209 r
  fifo_0__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5209 r
  fifo_0__mem_fifo/data_o[32] (net)                     6.7966              0.0000     0.5209 r
  fifo_0__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_2)                   0.0000     0.5209 r
  fifo_lo[30] (net)                                     6.7966              0.0000     0.5209 r
  U1820/IN1 (MUX21X2)                                             0.0445    0.0001 &   0.5209 r
  U1820/Q (MUX21X2)                                               0.3421    0.2058 @   0.7267 r
  io_cmd_o[32] (net)                            4     195.8212              0.0000     0.7267 r
  U1821/INP (NBUFFX2)                                             0.3421   -0.0776 @   0.6491 r
  U1821/Z (NBUFFX2)                                               0.0463    0.1002     0.7493 r
  mem_cmd_o[32] (net)                           1       6.2179              0.0000     0.7493 r
  mem_cmd_o[32] (out)                                             0.0463    0.0001 &   0.7494 r
  data arrival time                                                                    0.7494

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7494
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8494


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3226     0.3226
  fifo_1__mem_fifo/dff/data_r_reg_53_/CLK (DFFX1)                 0.1612    0.0000     0.3226 r
  fifo_1__mem_fifo/dff/data_r_reg_53_/Q (DFFX1)                   0.0398    0.2078     0.5303 f
  fifo_1__mem_fifo/dff/data_o[53] (net)         2       6.7319              0.0000     0.5303 f
  fifo_1__mem_fifo/dff/data_o[53] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5303 f
  fifo_1__mem_fifo/data_o[53] (net)                     6.7319              0.0000     0.5303 f
  fifo_1__mem_fifo/data_o[53] (bsg_one_fifo_width_p570_3)                   0.0000     0.5303 f
  fifo_lo[96] (net)                                     6.7319              0.0000     0.5303 f
  U1854/IN2 (MUX21X1)                                             0.0398   -0.0008 &   0.5295 f
  U1854/Q (MUX21X1)                                               0.1296    0.1261 @   0.6556 f
  n2703 (net)                                   1      35.7558              0.0000     0.6556 f
  icc_place1854/INP (NBUFFX2)                                     0.1296   -0.0411 @   0.6145 f
  icc_place1854/Z (NBUFFX2)                                       0.2447    0.1464 @   0.7609 f
  io_cmd_o[53] (net)                            4     142.2377              0.0000     0.7609 f
  io_cmd_o[53] (out)                                              0.2447   -0.0112 @   0.7496 f
  data arrival time                                                                    0.7496

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7496
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8496


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff/data_r_reg_70_/CLK (DFFX1)                 0.1515    0.0000     0.3079 r
  fifo_1__mem_fifo/dff/data_r_reg_70_/Q (DFFX1)                   0.0396    0.2067     0.5146 f
  fifo_1__mem_fifo/dff/data_o[70] (net)         2       6.6071              0.0000     0.5146 f
  fifo_1__mem_fifo/dff/data_o[70] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5146 f
  fifo_1__mem_fifo/data_o[70] (net)                     6.6071              0.0000     0.5146 f
  fifo_1__mem_fifo/data_o[70] (bsg_one_fifo_width_p570_3)                   0.0000     0.5146 f
  fifo_lo[110] (net)                                    6.6071              0.0000     0.5146 f
  U1883/IN2 (AND2X1)                                              0.0396   -0.0023 &   0.5123 f
  U1883/Q (AND2X1)                                                0.3874    0.2240 @   0.7363 f
  n2694 (net)                                   4     113.6951              0.0000     0.7363 f
  io_cmd_o[70] (out)                                              0.3874    0.0139 @   0.7502 f
  data arrival time                                                                    0.7502

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7502
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8502


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2833     0.2833
  fifo_1__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.0717    0.0000     0.2833 r
  fifo_1__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.0639    0.1908     0.4742 r
  fifo_1__mem_fifo/dff/data_o[41] (net)         2      14.0959              0.0000     0.4742 r
  fifo_1__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4742 r
  fifo_1__mem_fifo/data_o[41] (net)                    14.0959              0.0000     0.4742 r
  fifo_1__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_3)                   0.0000     0.4742 r
  fifo_lo[88] (net)                                    14.0959              0.0000     0.4742 r
  U1838/IN2 (MUX21X1)                                             0.0639   -0.0045 &   0.4696 r
  U1838/Q (MUX21X1)                                               0.5495    0.2704 @   0.7400 r
  n2710 (net)                                   2     163.9027              0.0000     0.7400 r
  mem_cmd_o[41] (out)                                             0.5495    0.0105 @   0.7506 r
  data arrival time                                                                    0.7506

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7506
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8506


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3109     0.3109
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)                 0.1518    0.0000     0.3109 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)                   0.0395    0.2067     0.5176 f
  fifo_1__mem_fifo/dff/data_o[72] (net)         2       6.5694              0.0000     0.5176 f
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5176 f
  fifo_1__mem_fifo/data_o[72] (net)                     6.5694              0.0000     0.5176 f
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)                   0.0000     0.5176 f
  fifo_lo[112] (net)                                    6.5694              0.0000     0.5176 f
  U1887/IN2 (AND2X2)                                              0.0395    0.0001 &   0.5176 f
  U1887/Q (AND2X2)                                                0.3007    0.1836 @   0.7013 f
  io_cmd_o[72] (net)                            4     167.2051              0.0000     0.7013 f
  U1888/INP (NBUFFX2)                                             0.3007   -0.0595 @   0.6417 f
  U1888/Z (NBUFFX2)                                               0.0779    0.1048 @   0.7465 f
  mem_cmd_o[72] (net)                           1      34.0823              0.0000     0.7465 f
  mem_cmd_o[72] (out)                                             0.0779    0.0043 @   0.7508 f
  data arrival time                                                                    0.7508

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7508
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8508


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2833     0.2833
  fifo_1__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.0717    0.0000     0.2833 r
  fifo_1__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0523    0.1843     0.4676 r
  fifo_1__mem_fifo/dff/data_o[16] (net)         2       9.6659              0.0000     0.4676 r
  fifo_1__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4676 r
  fifo_1__mem_fifo/data_o[16] (net)                     9.6659              0.0000     0.4676 r
  fifo_1__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_3)                   0.0000     0.4676 r
  fifo_lo[63] (net)                                     9.6659              0.0000     0.4676 r
  U1788/IN2 (MUX21X1)                                             0.0523    0.0002 &   0.4678 r
  U1788/Q (MUX21X1)                                               0.4266    0.2326 @   0.7004 r
  n2729 (net)                                   4     128.1431              0.0000     0.7004 r
  io_cmd_o[16] (out)                                              0.4266    0.0510 @   0.7514 r
  data arrival time                                                                    0.7514

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7514
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8514


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3332     0.3332
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)                 0.1584    0.0000     0.3332 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)                   0.0361    0.2045     0.5377 f
  fifo_1__mem_fifo/dff/data_o[73] (net)         2       5.1293              0.0000     0.5377 f
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5377 f
  fifo_1__mem_fifo/data_o[73] (net)                     5.1293              0.0000     0.5377 f
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)                   0.0000     0.5377 f
  fifo_lo[113] (net)                                    5.1293              0.0000     0.5377 f
  U1889/IN2 (AND2X1)                                              0.0361    0.0000 &   0.5377 f
  U1889/Q (AND2X1)                                                0.3707    0.2257 @   0.7634 f
  io_cmd_o[73] (net)                            4     111.6664              0.0000     0.7634 f
  io_cmd_o[73] (out)                                              0.3707   -0.0114 @   0.7520 f
  data arrival time                                                                    0.7520

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7520
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8520


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3111     0.3111
  fifo_1__mem_fifo/dff/data_r_reg_101_/CLK (DFFX1)                0.1528    0.0000     0.3111 r
  fifo_1__mem_fifo/dff/data_r_reg_101_/Q (DFFX1)                  0.0387    0.2061     0.5172 f
  fifo_1__mem_fifo/dff/data_o[101] (net)        2       6.2139              0.0000     0.5172 f
  fifo_1__mem_fifo/dff/data_o[101] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5172 f
  fifo_1__mem_fifo/data_o[101] (net)                    6.2139              0.0000     0.5172 f
  fifo_1__mem_fifo/data_o[101] (bsg_one_fifo_width_p570_3)                  0.0000     0.5172 f
  fifo_lo[141] (net)                                    6.2139              0.0000     0.5172 f
  U1945/IN2 (AND2X1)                                              0.0387    0.0000 &   0.5172 f
  U1945/Q (AND2X1)                                                0.4232    0.2381 @   0.7554 f
  n2679 (net)                                   4     124.1251              0.0000     0.7554 f
  mem_cmd_o[101] (out)                                            0.4232   -0.0032 @   0.7522 f
  data arrival time                                                                    0.7522

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7522
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8522


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3305     0.3305
  fifo_0__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1582    0.0000     0.3305 r
  fifo_0__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0344    0.2031     0.5336 f
  fifo_0__mem_fifo/dff/data_o[22] (net)         2       4.4112              0.0000     0.5336 f
  fifo_0__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5336 f
  fifo_0__mem_fifo/data_o[22] (net)                     4.4112              0.0000     0.5336 f
  fifo_0__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_2)                   0.0000     0.5336 f
  fifo_lo[20] (net)                                     4.4112              0.0000     0.5336 f
  U1800/IN1 (MUX21X1)                                             0.0344    0.0000 &   0.5336 f
  U1800/Q (MUX21X1)                                               0.1916    0.1534 @   0.6871 f
  n2724 (net)                                   2      56.9630              0.0000     0.6871 f
  icc_place1823/INP (NBUFFX2)                                     0.1916   -0.0377 @   0.6493 f
  icc_place1823/Z (NBUFFX2)                                       0.1720    0.1407 @   0.7900 f
  io_cmd_o[22] (net)                            3     101.2035              0.0000     0.7900 f
  io_cmd_o[22] (out)                                              0.1720   -0.0371 @   0.7529 f
  data arrival time                                                                    0.7529

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7529
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8529


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)                 0.1529    0.0000     0.3130 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)                   0.0394    0.2067     0.5197 f
  fifo_1__mem_fifo/dff/data_o[66] (net)         2       6.5334              0.0000     0.5197 f
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5197 f
  fifo_1__mem_fifo/data_o[66] (net)                     6.5334              0.0000     0.5197 f
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)                   0.0000     0.5197 f
  fifo_lo[106] (net)                                    6.5334              0.0000     0.5197 f
  U1875/IN2 (AND2X1)                                              0.0394    0.0001 &   0.5198 f
  U1875/Q (AND2X1)                                                0.0277    0.0557     0.5754 f
  n2696 (net)                                   1       2.6012              0.0000     0.5754 f
  icc_place1891/INP (NBUFFX2)                                     0.0277    0.0000 &   0.5755 f
  icc_place1891/Z (NBUFFX2)                                       0.3359    0.1381 @   0.7136 f
  n2546 (net)                                   4     197.3225              0.0000     0.7136 f
  io_cmd_o[66] (out)                                              0.3359    0.0401 @   0.7537 f
  data arrival time                                                                    0.7537

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7537
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8537


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3245     0.3245
  fifo_1__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1613    0.0000     0.3245 r
  fifo_1__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0757    0.2079     0.5324 r
  fifo_1__mem_fifo/dff/data_o[45] (net)         2      18.6473              0.0000     0.5324 r
  fifo_1__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5324 r
  fifo_1__mem_fifo/data_o[45] (net)                    18.6473              0.0000     0.5324 r
  fifo_1__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_3)                   0.0000     0.5324 r
  fifo_lo[92] (net)                                    18.6473              0.0000     0.5324 r
  U1846/IN2 (MUX21X1)                                             0.0757   -0.0006 &   0.5318 r
  U1846/Q (MUX21X1)                                               0.0781    0.1084     0.6402 r
  n2706 (net)                                   1      18.0725              0.0000     0.6402 r
  icc_place1784/INP (NBUFFX2)                                     0.0781   -0.0149 &   0.6254 r
  icc_place1784/Z (NBUFFX2)                                       0.2659    0.1367 @   0.7621 r
  io_cmd_o[45] (net)                            4     149.8303              0.0000     0.7621 r
  io_cmd_o[45] (out)                                              0.2659   -0.0081 @   0.7539 r
  data arrival time                                                                    0.7539

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7539
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8539


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3235     0.3235
  fifo_0__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.1613    0.0000     0.3235 r
  fifo_0__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.0415    0.1888     0.5123 r
  fifo_0__mem_fifo/dff/data_o[12] (net)         2       5.7123              0.0000     0.5123 r
  fifo_0__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5123 r
  fifo_0__mem_fifo/data_o[12] (net)                     5.7123              0.0000     0.5123 r
  fifo_0__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_2)                   0.0000     0.5123 r
  fifo_lo[10] (net)                                     5.7123              0.0000     0.5123 r
  U1780/IN1 (MUX21X1)                                             0.0415   -0.0011 &   0.5112 r
  U1780/Q (MUX21X1)                                               0.1626    0.1345 @   0.6457 r
  n2732 (net)                                   2      45.9507              0.0000     0.6457 r
  icc_place1839/INP (NBUFFX2)                                     0.1627   -0.0335 @   0.6122 r
  icc_place1839/Z (NBUFFX2)                                       0.2308    0.1589 @   0.7711 r
  io_cmd_o[12] (net)                            3     134.9514              0.0000     0.7711 r
  io_cmd_o[12] (out)                                              0.2308   -0.0167 @   0.7544 r
  data arrival time                                                                    0.7544

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7544
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8544


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3117     0.3117
  fifo_1__mem_fifo/dff/data_r_reg_105_/CLK (DFFX1)                0.1535    0.0000     0.3117 r
  fifo_1__mem_fifo/dff/data_r_reg_105_/Q (DFFX1)                  0.0410    0.1878     0.4995 r
  fifo_1__mem_fifo/dff/data_o[105] (net)        2       5.5273              0.0000     0.4995 r
  fifo_1__mem_fifo/dff/data_o[105] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.4995 r
  fifo_1__mem_fifo/data_o[105] (net)                    5.5273              0.0000     0.4995 r
  fifo_1__mem_fifo/data_o[105] (bsg_one_fifo_width_p570_3)                  0.0000     0.4995 r
  fifo_lo[145] (net)                                    5.5273              0.0000     0.4995 r
  U1953/IN2 (AND2X1)                                              0.0410    0.0000 &   0.4996 r
  U1953/Q (AND2X1)                                                0.4298    0.2307 @   0.7302 r
  n2676 (net)                                   4     135.9539              0.0000     0.7302 r
  mem_cmd_o[105] (out)                                            0.4298    0.0243 @   0.7545 r
  data arrival time                                                                    0.7545

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7545
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8545


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3104     0.3104
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)                 0.1517    0.0000     0.3104 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)                   0.0375    0.1853     0.4957 r
  fifo_1__mem_fifo/dff/data_o[93] (net)         2       4.2486              0.0000     0.4957 r
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4957 r
  fifo_1__mem_fifo/data_o[93] (net)                     4.2486              0.0000     0.4957 r
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)                   0.0000     0.4957 r
  fifo_lo[133] (net)                                    4.2486              0.0000     0.4957 r
  U1929/IN2 (AND2X1)                                              0.0375    0.0000 &   0.4957 r
  U1929/Q (AND2X1)                                                0.0302    0.0543     0.5500 r
  n2683 (net)                                   1       2.5902              0.0000     0.5500 r
  icc_place1867/INP (NBUFFX2)                                     0.0302    0.0000 &   0.5500 r
  icc_place1867/Z (NBUFFX2)                                       0.3112    0.1601 @   0.7101 r
  mem_cmd_o[93] (net)                           4     185.4449              0.0000     0.7101 r
  mem_cmd_o[93] (out)                                             0.3112    0.0445 @   0.7545 r
  data arrival time                                                                    0.7545

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7545
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8545


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3305     0.3305
  fifo_0__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1582    0.0000     0.3305 r
  fifo_0__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.0355    0.2040     0.5345 f
  fifo_0__mem_fifo/dff/data_o[21] (net)         2       4.8622              0.0000     0.5345 f
  fifo_0__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5345 f
  fifo_0__mem_fifo/data_o[21] (net)                     4.8622              0.0000     0.5345 f
  fifo_0__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_2)                   0.0000     0.5345 f
  fifo_lo[19] (net)                                     4.8622              0.0000     0.5345 f
  U1798/IN1 (MUX21X1)                                             0.0355    0.0000 &   0.5345 f
  U1798/Q (MUX21X1)                                               0.4106    0.2550 @   0.7895 f
  n2725 (net)                                   4     130.2062              0.0000     0.7895 f
  mem_cmd_o[21] (out)                                             0.4106   -0.0349 @   0.7546 f
  data arrival time                                                                    0.7546

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7546
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8546


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3123     0.3123
  fifo_1__mem_fifo/dff/data_r_reg_79_/CLK (DFFX1)                 0.1529    0.0000     0.3123 r
  fifo_1__mem_fifo/dff/data_r_reg_79_/Q (DFFX1)                   0.0396    0.1868     0.4991 r
  fifo_1__mem_fifo/dff/data_o[79] (net)         2       4.9991              0.0000     0.4991 r
  fifo_1__mem_fifo/dff/data_o[79] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4991 r
  fifo_1__mem_fifo/data_o[79] (net)                     4.9991              0.0000     0.4991 r
  fifo_1__mem_fifo/data_o[79] (bsg_one_fifo_width_p570_3)                   0.0000     0.4991 r
  fifo_lo[119] (net)                                    4.9991              0.0000     0.4991 r
  U1901/IN2 (AND2X1)                                              0.0396    0.0000 &   0.4991 r
  U1901/Q (AND2X1)                                                0.2091    0.1364 @   0.6355 r
  n2689 (net)                                   2      62.5511              0.0000     0.6355 r
  icc_place1877/INP (NBUFFX2)                                     0.2091   -0.0425 @   0.5929 r
  icc_place1877/Z (NBUFFX2)                                       0.3076    0.1639 @   0.7568 r
  io_cmd_o[79] (net)                            1     169.9508              0.0000     0.7568 r
  io_cmd_o[79] (out)                                              0.3076   -0.0019 @   0.7550 r
  data arrival time                                                                    0.7550

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7550
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8550


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2822     0.2822
  fifo_0__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.0717    0.0000     0.2822 r
  fifo_0__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0358    0.1930     0.4752 f
  fifo_0__mem_fifo/dff/data_o[24] (net)         2       4.9475              0.0000     0.4752 f
  fifo_0__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4752 f
  fifo_0__mem_fifo/data_o[24] (net)                     4.9475              0.0000     0.4752 f
  fifo_0__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_2)                   0.0000     0.4752 f
  fifo_lo[22] (net)                                     4.9475              0.0000     0.4752 f
  U1804/IN1 (MUX21X1)                                             0.0358    0.0000 &   0.4752 f
  U1804/Q (MUX21X1)                                               0.0355    0.0648     0.5401 f
  n5205 (net)                                   1       2.6560              0.0000     0.5401 f
  icc_place1819/INP (NBUFFX2)                                     0.0355    0.0000 &   0.5401 f
  icc_place1819/Z (NBUFFX2)                                       0.3083    0.1867 @   0.7268 f
  mem_cmd_o[24] (net)                           5     196.1753              0.0000     0.7268 f
  mem_cmd_o[24] (out)                                             0.3083    0.0282 @   0.7550 f
  data arrival time                                                                    0.7550

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7550
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8550


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3076     0.3076
  fifo_1__mem_fifo/dff/data_r_reg_112_/CLK (DFFX1)                0.1516    0.0000     0.3076 r
  fifo_1__mem_fifo/dff/data_r_reg_112_/Q (DFFX1)                  0.0566    0.2186     0.5262 f
  fifo_1__mem_fifo/dff/data_o[112] (net)        2      14.1348              0.0000     0.5262 f
  fifo_1__mem_fifo/dff/data_o[112] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5262 f
  fifo_1__mem_fifo/data_o[112] (net)                   14.1348              0.0000     0.5262 f
  fifo_1__mem_fifo/data_o[112] (bsg_one_fifo_width_p570_3)                  0.0000     0.5262 f
  fifo_lo[152] (net)                                   14.1348              0.0000     0.5262 f
  U1967/IN2 (AND2X1)                                              0.0566   -0.0021 &   0.5241 f
  U1967/Q (AND2X1)                                                0.3326    0.2060 @   0.7301 f
  io_cmd_o[112] (net)                           4      97.7473              0.0000     0.7301 f
  io_cmd_o[112] (out)                                             0.3326    0.0251 @   0.7552 f
  data arrival time                                                                    0.7552

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7552
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8552


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3303     0.3303
  fifo_0__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1582    0.0000     0.3303 r
  fifo_0__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0385    0.2064     0.5368 f
  fifo_0__mem_fifo/dff/data_o[32] (net)         2       6.1639              0.0000     0.5368 f
  fifo_0__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5368 f
  fifo_0__mem_fifo/data_o[32] (net)                     6.1639              0.0000     0.5368 f
  fifo_0__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_2)                   0.0000     0.5368 f
  fifo_lo[30] (net)                                     6.1639              0.0000     0.5368 f
  U1820/IN1 (MUX21X2)                                             0.0385    0.0001 &   0.5368 f
  U1820/Q (MUX21X2)                                               0.3357    0.2151 @   0.7519 f
  io_cmd_o[32] (net)                            4     195.0755              0.0000     0.7519 f
  U1821/INP (NBUFFX2)                                             0.3357   -0.0783 @   0.6736 f
  U1821/Z (NBUFFX2)                                               0.0406    0.0816     0.7552 f
  mem_cmd_o[32] (net)                           1       6.2179              0.0000     0.7552 f
  mem_cmd_o[32] (out)                                             0.0406    0.0001 &   0.7553 f
  data arrival time                                                                    0.7553

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7553
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8553


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3109     0.3109
  fifo_1__mem_fifo/dff/data_r_reg_111_/CLK (DFFX1)                0.1518    0.0000     0.3109 r
  fifo_1__mem_fifo/dff/data_r_reg_111_/Q (DFFX1)                  0.0440    0.1897     0.5006 r
  fifo_1__mem_fifo/dff/data_o[111] (net)        2       6.6103              0.0000     0.5006 r
  fifo_1__mem_fifo/dff/data_o[111] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5006 r
  fifo_1__mem_fifo/data_o[111] (net)                    6.6103              0.0000     0.5006 r
  fifo_1__mem_fifo/data_o[111] (bsg_one_fifo_width_p570_3)                  0.0000     0.5006 r
  fifo_lo[151] (net)                                    6.6103              0.0000     0.5006 r
  U1965/IN2 (AND2X1)                                              0.0440    0.0000 &   0.5007 r
  U1965/Q (AND2X1)                                                0.3001    0.1758 @   0.6765 r
  io_cmd_o[111] (net)                           4      93.0238              0.0000     0.6765 r
  U1966/INP (NBUFFX2)                                             0.3001   -0.0146 @   0.6619 r
  U1966/Z (NBUFFX2)                                               0.0421    0.0936     0.7554 r
  mem_cmd_o[111] (net)                          1       4.4876              0.0000     0.7554 r
  mem_cmd_o[111] (out)                                            0.0421    0.0001 &   0.7555 r
  data arrival time                                                                    0.7555

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7555
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8555


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3103     0.3103
  fifo_1__mem_fifo/dff/data_r_reg_118_/CLK (DFFX1)                0.1517    0.0000     0.3103 r
  fifo_1__mem_fifo/dff/data_r_reg_118_/Q (DFFX1)                  0.0408    0.1875     0.4978 r
  fifo_1__mem_fifo/dff/data_o[118] (net)        2       5.4331              0.0000     0.4978 r
  fifo_1__mem_fifo/dff/data_o[118] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.4978 r
  fifo_1__mem_fifo/data_o[118] (net)                    5.4331              0.0000     0.4978 r
  fifo_1__mem_fifo/data_o[118] (bsg_one_fifo_width_p570_3)                  0.0000     0.4978 r
  fifo_lo[158] (net)                                    5.4331              0.0000     0.4978 r
  U1979/IN2 (AND2X1)                                              0.0408    0.0000 &   0.4978 r
  U1979/Q (AND2X1)                                                0.0309    0.0552     0.5530 r
  n2669 (net)                                   1       2.8191              0.0000     0.5530 r
  icc_place1907/INP (NBUFFX2)                                     0.0309    0.0000 &   0.5530 r
  icc_place1907/Z (NBUFFX2)                                       0.3030    0.1576 @   0.7106 r
  io_cmd_o[118] (net)                           4     180.8067              0.0000     0.7106 r
  io_cmd_o[118] (out)                                             0.3030    0.0452 @   0.7558 r
  data arrival time                                                                    0.7558

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7558
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8558


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2829     0.2829
  fifo_0__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.0717    0.0000     0.2829 r
  fifo_0__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.0349    0.1922     0.4751 f
  fifo_0__mem_fifo/dff/data_o[18] (net)         2       4.5569              0.0000     0.4751 f
  fifo_0__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4751 f
  fifo_0__mem_fifo/data_o[18] (net)                     4.5569              0.0000     0.4751 f
  fifo_0__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_2)                   0.0000     0.4751 f
  fifo_lo[16] (net)                                     4.5569              0.0000     0.4751 f
  U1792/IN1 (MUX21X1)                                             0.0349    0.0000 &   0.4752 f
  U1792/Q (MUX21X1)                                               0.4465    0.2591 @   0.7343 f
  io_cmd_o[18] (net)                            4     138.4805              0.0000     0.7343 f
  U1793/INP (NBUFFX2)                                             0.4465   -0.0797 @   0.6546 f
  U1793/Z (NBUFFX2)                                               0.0603    0.1017 @   0.7562 f
  mem_cmd_o[18] (net)                           1      19.3414              0.0000     0.7562 f
  mem_cmd_o[18] (out)                                             0.0604    0.0000 @   0.7562 f
  data arrival time                                                                    0.7562

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7562
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8562


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2831     0.2831
  fifo_1__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.0717    0.0000     0.2831 r
  fifo_1__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.0482    0.1821     0.4652 r
  fifo_1__mem_fifo/dff/data_o[18] (net)         2       8.1170              0.0000     0.4652 r
  fifo_1__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4652 r
  fifo_1__mem_fifo/data_o[18] (net)                     8.1170              0.0000     0.4652 r
  fifo_1__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_3)                   0.0000     0.4652 r
  fifo_lo[65] (net)                                     8.1170              0.0000     0.4652 r
  U1792/IN2 (MUX21X1)                                             0.0482   -0.0011 &   0.4641 r
  U1792/Q (MUX21X1)                                               0.4587    0.2463 @   0.7104 r
  io_cmd_o[18] (net)                            4     139.2262              0.0000     0.7104 r
  U1793/INP (NBUFFX2)                                             0.4587   -0.0802 @   0.6301 r
  U1793/Z (NBUFFX2)                                               0.0672    0.1271 @   0.7572 r
  mem_cmd_o[18] (net)                           1      19.3414              0.0000     0.7572 r
  mem_cmd_o[18] (out)                                             0.0673   -0.0001 @   0.7571 r
  data arrival time                                                                    0.7571

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7571
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8571


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3232     0.3232
  fifo_1__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1613    0.0000     0.3232 r
  fifo_1__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.0606    0.2220     0.5452 f
  fifo_1__mem_fifo/dff/data_o[14] (net)         2      15.9445              0.0000     0.5452 f
  fifo_1__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5452 f
  fifo_1__mem_fifo/data_o[14] (net)                    15.9445              0.0000     0.5452 f
  fifo_1__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_3)                   0.0000     0.5452 f
  fifo_lo[61] (net)                                    15.9445              0.0000     0.5452 f
  U1784/IN2 (MUX21X1)                                             0.0606   -0.0054 &   0.5398 f
  U1784/Q (MUX21X1)                                               0.3987    0.2442 @   0.7840 f
  io_cmd_o[14] (net)                            4     122.6987              0.0000     0.7840 f
  io_cmd_o[14] (out)                                              0.3987   -0.0269 @   0.7571 f
  data arrival time                                                                    0.7571

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7571
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8571


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3232     0.3232
  fifo_0__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.1613    0.0000     0.3232 r
  fifo_0__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.0357    0.2044     0.5277 f
  fifo_0__mem_fifo/dff/data_o[28] (net)         2       4.9714              0.0000     0.5277 f
  fifo_0__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5277 f
  fifo_0__mem_fifo/data_o[28] (net)                     4.9714              0.0000     0.5277 f
  fifo_0__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_2)                   0.0000     0.5277 f
  fifo_lo[26] (net)                                     4.9714              0.0000     0.5277 f
  U1812/IN1 (MUX21X1)                                             0.0357    0.0000 &   0.5277 f
  U1812/Q (MUX21X1)                                               0.1307    0.1239 @   0.6516 f
  n5204 (net)                                   1      35.8806              0.0000     0.6516 f
  icc_place1811/INP (NBUFFX2)                                     0.1307    0.0043 @   0.6559 f
  icc_place1811/Z (NBUFFX2)                                       0.3292    0.1623 @   0.8182 f
  mem_cmd_o[28] (net)                           4     191.9086              0.0000     0.8182 f
  mem_cmd_o[28] (out)                                             0.3292   -0.0606 @   0.7576 f
  data arrival time                                                                    0.7576

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7576
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8576


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3078     0.3078
  fifo_1__mem_fifo/dff/data_r_reg_89_/CLK (DFFX1)                 0.1515    0.0000     0.3078 r
  fifo_1__mem_fifo/dff/data_r_reg_89_/Q (DFFX1)                   0.0386    0.2059     0.5137 f
  fifo_1__mem_fifo/dff/data_o[89] (net)         2       6.1807              0.0000     0.5137 f
  fifo_1__mem_fifo/dff/data_o[89] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5137 f
  fifo_1__mem_fifo/data_o[89] (net)                     6.1807              0.0000     0.5137 f
  fifo_1__mem_fifo/data_o[89] (bsg_one_fifo_width_p570_3)                   0.0000     0.5137 f
  fifo_lo[129] (net)                                    6.1807              0.0000     0.5137 f
  U1921/IN2 (AND2X1)                                              0.0386    0.0000 &   0.5137 f
  U1921/Q (AND2X1)                                                0.3573    0.2120 @   0.7257 f
  io_cmd_o[89] (net)                            4     105.0478              0.0000     0.7257 f
  io_cmd_o[89] (out)                                              0.3573    0.0321 @   0.7579 f
  data arrival time                                                                    0.7579

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7579
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8579


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3114     0.3114
  fifo_1__mem_fifo/dff/data_r_reg_60_/CLK (DFFX1)                 0.1529    0.0000     0.3114 r
  fifo_1__mem_fifo/dff/data_r_reg_60_/Q (DFFX1)                   0.0423    0.1886     0.5000 r
  fifo_1__mem_fifo/dff/data_o[60] (net)         2       5.9817              0.0000     0.5000 r
  fifo_1__mem_fifo/dff/data_o[60] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5000 r
  fifo_1__mem_fifo/data_o[60] (net)                     5.9817              0.0000     0.5000 r
  fifo_1__mem_fifo/data_o[60] (bsg_one_fifo_width_p570_3)                   0.0000     0.5000 r
  fifo_lo[100] (net)                                    5.9817              0.0000     0.5000 r
  U1863/IN2 (AND2X1)                                              0.0423    0.0000 &   0.5001 r
  U1863/Q (AND2X1)                                                0.0404    0.0615     0.5616 r
  n5197 (net)                                   1       6.0737              0.0000     0.5616 r
  icc_place1897/INP (NBUFFX2)                                     0.0404    0.0001 &   0.5617 r
  icc_place1897/Z (NBUFFX2)                                       0.3307    0.1352 @   0.6969 r
  mem_cmd_o[60] (net)                           4     186.0284              0.0000     0.6969 r
  icc_place2050/INP (NBUFFX2)                                     0.3307   -0.0304 @   0.6665 r
  icc_place2050/Z (NBUFFX2)                                       0.0395    0.0933     0.7598 r
  io_cmd_o[60] (net)                            1       1.2517              0.0000     0.7598 r
  io_cmd_o[60] (out)                                              0.0395   -0.0016 &   0.7582 r
  data arrival time                                                                    0.7582

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7582
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8582


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2831     0.2831
  fifo_1__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.0717    0.0000     0.2831 r
  fifo_1__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.0512    0.1837     0.4668 r
  fifo_1__mem_fifo/dff/data_o[34] (net)         2       9.2370              0.0000     0.4668 r
  fifo_1__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4668 r
  fifo_1__mem_fifo/data_o[34] (net)                     9.2370              0.0000     0.4668 r
  fifo_1__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_3)                   0.0000     0.4668 r
  fifo_lo[81] (net)                                     9.2370              0.0000     0.4668 r
  U1824/IN2 (MUX21X1)                                             0.0512   -0.0011 &   0.4656 r
  U1824/Q (MUX21X1)                                               0.0413    0.0808     0.5464 r
  n2715 (net)                                   1       4.8842              0.0000     0.5464 r
  icc_place1802/INP (NBUFFX2)                                     0.0413    0.0001 &   0.5465 r
  icc_place1802/Z (NBUFFX2)                                       0.3908    0.1336 @   0.6802 r
  n2457 (net)                                   2     222.2295              0.0000     0.6802 r
  io_cmd_o[34] (out)                                              0.3908    0.0783 @   0.7585 r
  data arrival time                                                                    0.7585

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7585
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8585


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3119     0.3119
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)                 0.1533    0.0000     0.3119 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)                   0.0456    0.1908     0.5027 r
  fifo_1__mem_fifo/dff/data_o[75] (net)         2       7.1726              0.0000     0.5027 r
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5027 r
  fifo_1__mem_fifo/data_o[75] (net)                     7.1726              0.0000     0.5027 r
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)                   0.0000     0.5027 r
  fifo_lo[115] (net)                                    7.1726              0.0000     0.5027 r
  U1893/IN2 (AND2X1)                                              0.0456   -0.0019 &   0.5009 r
  U1893/Q (AND2X1)                                                0.1232    0.1015 @   0.6024 r
  n2691 (net)                                   2      33.8401              0.0000     0.6024 r
  icc_place1880/INP (NBUFFX2)                                     0.1233   -0.0110 @   0.5913 r
  icc_place1880/Z (NBUFFX2)                                       0.1983    0.1325 @   0.7239 r
  mem_cmd_o[75] (net)                           3     109.6681              0.0000     0.7239 r
  mem_cmd_o[75] (out)                                             0.1983    0.0348 @   0.7587 r
  data arrival time                                                                    0.7587

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7587
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8587


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff/data_r_reg_104_/CLK (DFFX1)                0.1515    0.0000     0.3079 r
  fifo_1__mem_fifo/dff/data_r_reg_104_/Q (DFFX1)                  0.0556    0.2179     0.5258 f
  fifo_1__mem_fifo/dff/data_o[104] (net)        2      13.6936              0.0000     0.5258 f
  fifo_1__mem_fifo/dff/data_o[104] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5258 f
  fifo_1__mem_fifo/data_o[104] (net)                   13.6936              0.0000     0.5258 f
  fifo_1__mem_fifo/data_o[104] (bsg_one_fifo_width_p570_3)                  0.0000     0.5258 f
  fifo_lo[144] (net)                                   13.6936              0.0000     0.5258 f
  U1951/IN2 (AND2X1)                                              0.0556   -0.0061 &   0.5197 f
  U1951/Q (AND2X1)                                                0.0355    0.0647     0.5844 f
  n2677 (net)                                   1       5.1298              0.0000     0.5844 f
  icc_place1923/INP (NBUFFX2)                                     0.0355    0.0001 &   0.5844 f
  icc_place1923/Z (NBUFFX2)                                       0.3473    0.1407 @   0.7251 f
  mem_cmd_o[104] (net)                          4     204.0474              0.0000     0.7251 f
  mem_cmd_o[104] (out)                                            0.3473    0.0341 @   0.7592 f
  data arrival time                                                                    0.7592

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7592
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8592


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2826     0.2826
  fifo_0__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.0717    0.0000     0.2826 r
  fifo_0__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.0423    0.1783     0.4609 r
  fifo_0__mem_fifo/dff/data_o[30] (net)         2       5.9469              0.0000     0.4609 r
  fifo_0__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4609 r
  fifo_0__mem_fifo/data_o[30] (net)                     5.9469              0.0000     0.4609 r
  fifo_0__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_2)                   0.0000     0.4609 r
  fifo_lo[28] (net)                                     5.9469              0.0000     0.4609 r
  U1816/IN1 (MUX21X1)                                             0.0423    0.0000 &   0.4610 r
  U1816/Q (MUX21X1)                                               0.1649    0.1347 @   0.5957 r
  n2718 (net)                                   1      46.2897              0.0000     0.5957 r
  icc_place1808/INP (NBUFFX2)                                     0.1656   -0.0255 @   0.5702 r
  icc_place1808/Z (NBUFFX2)                                       0.2247    0.1443 @   0.7145 r
  io_cmd_o[30] (net)                            4     123.2785              0.0000     0.7145 r
  io_cmd_o[30] (out)                                              0.2247    0.0458 @   0.7603 r
  data arrival time                                                                    0.7603

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7603
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8603


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3077     0.3077
  fifo_1__mem_fifo/dff/data_r_reg_110_/CLK (DFFX1)                0.1516    0.0000     0.3077 r
  fifo_1__mem_fifo/dff/data_r_reg_110_/Q (DFFX1)                  0.0634    0.2229     0.5306 f
  fifo_1__mem_fifo/dff/data_o[110] (net)        2      17.1656              0.0000     0.5306 f
  fifo_1__mem_fifo/dff/data_o[110] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5306 f
  fifo_1__mem_fifo/data_o[110] (net)                   17.1656              0.0000     0.5306 f
  fifo_1__mem_fifo/data_o[110] (bsg_one_fifo_width_p570_3)                  0.0000     0.5306 f
  fifo_lo[150] (net)                                   17.1656              0.0000     0.5306 f
  U1963/IN2 (AND2X2)                                              0.0634   -0.0007 &   0.5299 f
  U1963/Q (AND2X2)                                                0.2831    0.1818 @   0.7117 f
  io_cmd_o[110] (net)                           4     155.6342              0.0000     0.7117 f
  io_cmd_o[110] (out)                                             0.2831    0.0502 @   0.7619 f
  data arrival time                                                                    0.7619

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7619
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8619


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3226     0.3226
  fifo_1__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.1612    0.0000     0.3226 r
  fifo_1__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.0487    0.1933     0.5159 r
  fifo_1__mem_fifo/dff/data_o[12] (net)         2       8.3421              0.0000     0.5159 r
  fifo_1__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5159 r
  fifo_1__mem_fifo/data_o[12] (net)                     8.3421              0.0000     0.5159 r
  fifo_1__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_3)                   0.0000     0.5159 r
  fifo_lo[59] (net)                                     8.3421              0.0000     0.5159 r
  U1780/IN2 (MUX21X1)                                             0.0487    0.0001 &   0.5160 r
  U1780/Q (MUX21X1)                                               0.1626    0.1381 @   0.6541 r
  n2732 (net)                                   2      45.9507              0.0000     0.6541 r
  icc_place1839/INP (NBUFFX2)                                     0.1627   -0.0335 @   0.6206 r
  icc_place1839/Z (NBUFFX2)                                       0.2308    0.1589 @   0.7795 r
  io_cmd_o[12] (net)                            3     134.9514              0.0000     0.7795 r
  io_cmd_o[12] (out)                                              0.2308   -0.0167 @   0.7628 r
  data arrival time                                                                    0.7628

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7628
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8628


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2841     0.2841
  fifo_1__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.0717    0.0000     0.2841 r
  fifo_1__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.0491    0.2028     0.4870 f
  fifo_1__mem_fifo/dff/data_o[26] (net)         2      10.8098              0.0000     0.4870 f
  fifo_1__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4870 f
  fifo_1__mem_fifo/data_o[26] (net)                    10.8098              0.0000     0.4870 f
  fifo_1__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_3)                   0.0000     0.4870 f
  fifo_lo[73] (net)                                    10.8098              0.0000     0.4870 f
  U1808/IN2 (MUX21X1)                                             0.0491   -0.0018 &   0.4851 f
  U1808/Q (MUX21X1)                                               0.1541    0.1398 @   0.6249 f
  n2721 (net)                                   1      43.6676              0.0000     0.6249 f
  icc_place1815/INP (NBUFFX2)                                     0.1541   -0.0397 @   0.5852 f
  icc_place1815/Z (NBUFFX2)                                       0.2485    0.1530 @   0.7382 f
  io_cmd_o[26] (net)                            5     145.4729              0.0000     0.7382 f
  io_cmd_o[26] (out)                                              0.2485    0.0246 @   0.7628 f
  data arrival time                                                                    0.7628

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7628
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8628


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3114     0.3114
  fifo_1__mem_fifo/dff/data_r_reg_60_/CLK (DFFX1)                 0.1529    0.0000     0.3114 r
  fifo_1__mem_fifo/dff/data_r_reg_60_/Q (DFFX1)                   0.0374    0.2050     0.5165 f
  fifo_1__mem_fifo/dff/data_o[60] (net)         2       5.6640              0.0000     0.5165 f
  fifo_1__mem_fifo/dff/data_o[60] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5165 f
  fifo_1__mem_fifo/data_o[60] (net)                     5.6640              0.0000     0.5165 f
  fifo_1__mem_fifo/data_o[60] (bsg_one_fifo_width_p570_3)                   0.0000     0.5165 f
  fifo_lo[100] (net)                                    5.6640              0.0000     0.5165 f
  U1863/IN2 (AND2X1)                                              0.0374    0.0000 &   0.5165 f
  U1863/Q (AND2X1)                                                0.0372    0.0620     0.5785 f
  n5197 (net)                                   1       5.9537              0.0000     0.5785 f
  icc_place1897/INP (NBUFFX2)                                     0.0372    0.0001 &   0.5787 f
  icc_place1897/Z (NBUFFX2)                                       0.3186    0.1397 @   0.7184 f
  mem_cmd_o[60] (net)                           4     185.2827              0.0000     0.7184 f
  icc_place2050/INP (NBUFFX2)                                     0.3186   -0.0286 @   0.6898 f
  icc_place2050/Z (NBUFFX2)                                       0.0337    0.0751     0.7648 f
  io_cmd_o[60] (net)                            1       1.2517              0.0000     0.7648 f
  io_cmd_o[60] (out)                                              0.0337   -0.0013 &   0.7636 f
  data arrival time                                                                    0.7636

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7636
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8636


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2831     0.2831
  fifo_1__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.0717    0.0000     0.2831 r
  fifo_1__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.0418    0.1978     0.4809 f
  fifo_1__mem_fifo/dff/data_o[18] (net)         2       7.5284              0.0000     0.4809 f
  fifo_1__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4809 f
  fifo_1__mem_fifo/data_o[18] (net)                     7.5284              0.0000     0.4809 f
  fifo_1__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_3)                   0.0000     0.4809 f
  fifo_lo[65] (net)                                     7.5284              0.0000     0.4809 f
  U1792/IN2 (MUX21X1)                                             0.0418   -0.0009 &   0.4800 f
  U1792/Q (MUX21X1)                                               0.4465    0.2620 @   0.7420 f
  io_cmd_o[18] (net)                            4     138.4805              0.0000     0.7420 f
  U1793/INP (NBUFFX2)                                             0.4465   -0.0797 @   0.6623 f
  U1793/Z (NBUFFX2)                                               0.0603    0.1017 @   0.7640 f
  mem_cmd_o[18] (net)                           1      19.3414              0.0000     0.7640 f
  mem_cmd_o[18] (out)                                             0.0604    0.0000 @   0.7639 f
  data arrival time                                                                    0.7639

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7639
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8639


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3094     0.3094
  fifo_1__mem_fifo/dff/data_r_reg_62_/CLK (DFFX1)                 0.1517    0.0000     0.3094 r
  fifo_1__mem_fifo/dff/data_r_reg_62_/Q (DFFX1)                   0.0410    0.2079     0.5173 f
  fifo_1__mem_fifo/dff/data_o[62] (net)         2       7.2268              0.0000     0.5173 f
  fifo_1__mem_fifo/dff/data_o[62] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5173 f
  fifo_1__mem_fifo/data_o[62] (net)                     7.2268              0.0000     0.5173 f
  fifo_1__mem_fifo/data_o[62] (bsg_one_fifo_width_p570_3)                   0.0000     0.5173 f
  fifo_lo[102] (net)                                    7.2268              0.0000     0.5173 f
  U1867/IN2 (AND2X1)                                              0.0410   -0.0010 &   0.5163 f
  U1867/Q (AND2X1)                                                0.3942    0.2350 @   0.7513 f
  n2699 (net)                                   4     117.9360              0.0000     0.7513 f
  io_cmd_o[62] (out)                                              0.3942    0.0126 @   0.7639 f
  data arrival time                                                                    0.7639

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7639
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8639


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2846     0.2846
  fifo_1__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.0717    0.0000     0.2846 r
  fifo_1__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0428    0.1985     0.4831 f
  fifo_1__mem_fifo/dff/data_o[24] (net)         2       7.9672              0.0000     0.4831 f
  fifo_1__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4831 f
  fifo_1__mem_fifo/data_o[24] (net)                     7.9672              0.0000     0.4831 f
  fifo_1__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_3)                   0.0000     0.4831 f
  fifo_lo[71] (net)                                     7.9672              0.0000     0.4831 f
  U1804/IN2 (MUX21X1)                                             0.0428   -0.0011 &   0.4820 f
  U1804/Q (MUX21X1)                                               0.0355    0.0670     0.5491 f
  n5205 (net)                                   1       2.6560              0.0000     0.5491 f
  icc_place1819/INP (NBUFFX2)                                     0.0355    0.0000 &   0.5491 f
  icc_place1819/Z (NBUFFX2)                                       0.3083    0.1867 @   0.7358 f
  mem_cmd_o[24] (net)                           5     196.1753              0.0000     0.7358 f
  mem_cmd_o[24] (out)                                             0.3083    0.0282 @   0.7640 f
  data arrival time                                                                    0.7640

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7640
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8640


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3371     0.3371
  fifo_1__mem_fifo/dff/data_r_reg_119_/CLK (DFFX1)                0.1584    0.0000     0.3371 r
  fifo_1__mem_fifo/dff/data_r_reg_119_/Q (DFFX1)                  0.0457    0.1913     0.5284 r
  fifo_1__mem_fifo/dff/data_o[119] (net)        2       7.2085              0.0000     0.5284 r
  fifo_1__mem_fifo/dff/data_o[119] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5284 r
  fifo_1__mem_fifo/data_o[119] (net)                    7.2085              0.0000     0.5284 r
  fifo_1__mem_fifo/data_o[119] (bsg_one_fifo_width_p570_3)                  0.0000     0.5284 r
  fifo_lo[159] (net)                                    7.2085              0.0000     0.5284 r
  U1981/IN2 (AND2X1)                                              0.0457   -0.0007 &   0.5277 r
  U1981/Q (AND2X1)                                                0.3826    0.2083 @   0.7360 r
  n2668 (net)                                   4     119.3178              0.0000     0.7360 r
  mem_cmd_o[119] (out)                                            0.3826    0.0287 @   0.7646 r
  data arrival time                                                                    0.7646

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7646
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8646


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2824     0.2824
  fifo_0__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.0717    0.0000     0.2824 r
  fifo_0__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.0354    0.1926     0.4750 f
  fifo_0__mem_fifo/dff/data_o[33] (net)         2       4.7382              0.0000     0.4750 f
  fifo_0__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4750 f
  fifo_0__mem_fifo/data_o[33] (net)                     4.7382              0.0000     0.4750 f
  fifo_0__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_2)                   0.0000     0.4750 f
  fifo_lo[31] (net)                                     4.7382              0.0000     0.4750 f
  U1822/IN1 (MUX21X1)                                             0.0354    0.0000 &   0.4750 f
  U1822/Q (MUX21X1)                                               0.4077    0.2379 @   0.7130 f
  n2716 (net)                                   2     124.5873              0.0000     0.7130 f
  io_cmd_o[33] (out)                                              0.4077    0.0521 @   0.7651 f
  data arrival time                                                                    0.7651

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7651
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8651


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2829     0.2829
  fifo_1__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.0717    0.0000     0.2829 r
  fifo_1__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0635    0.1906     0.4735 r
  fifo_1__mem_fifo/dff/data_o[40] (net)         2      13.9344              0.0000     0.4735 r
  fifo_1__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4735 r
  fifo_1__mem_fifo/data_o[40] (net)                    13.9344              0.0000     0.4735 r
  fifo_1__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_3)                   0.0000     0.4735 r
  fifo_lo[87] (net)                                    13.9344              0.0000     0.4735 r
  U1836/IN2 (MUX21X1)                                             0.0635   -0.0023 &   0.4712 r
  U1836/Q (MUX21X1)                                               0.0337    0.0785     0.5497 r
  n5201 (net)                                   1       2.3366              0.0000     0.5497 r
  icc_place1793/INP (NBUFFX2)                                     0.0337    0.0000 &   0.5497 r
  icc_place1793/Z (NBUFFX2)                                       0.3280    0.1686 @   0.7183 r
  io_cmd_o[40] (net)                            5     196.8038              0.0000     0.7183 r
  io_cmd_o[40] (out)                                              0.3280    0.0471 @   0.7654 r
  data arrival time                                                                    0.7654

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7654
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8654


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3306     0.3306
  fifo_0__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1582    0.0000     0.3306 r
  fifo_0__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0409    0.1881     0.5187 r
  fifo_0__mem_fifo/dff/data_o[38] (net)         2       5.4878              0.0000     0.5187 r
  fifo_0__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5187 r
  fifo_0__mem_fifo/data_o[38] (net)                     5.4878              0.0000     0.5187 r
  fifo_0__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_2)                   0.0000     0.5187 r
  fifo_lo[36] (net)                                     5.4878              0.0000     0.5187 r
  U1832/IN1 (MUX21X1)                                             0.0409    0.0000 &   0.5188 r
  U1832/Q (MUX21X1)                                               0.2543    0.1712 @   0.6900 r
  n2712 (net)                                   2      75.9233              0.0000     0.6900 r
  icc_place1796/INP (NBUFFX4)                                     0.2543   -0.0586 @   0.6314 r
  icc_place1796/Z (NBUFFX4)                                       0.1343    0.1610 @   0.7924 r
  io_cmd_o[38] (net)                            4     106.7792              0.0000     0.7924 r
  io_cmd_o[38] (out)                                              0.1343   -0.0261 @   0.7664 r
  data arrival time                                                                    0.7664

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7664
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8664


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3131     0.3131
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)                 0.1529    0.0000     0.3131 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)                   0.0408    0.1876     0.5007 r
  fifo_1__mem_fifo/dff/data_o[78] (net)         2       5.4425              0.0000     0.5007 r
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5007 r
  fifo_1__mem_fifo/data_o[78] (net)                     5.4425              0.0000     0.5007 r
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)                   0.0000     0.5007 r
  fifo_lo[118] (net)                                    5.4425              0.0000     0.5007 r
  U1899/IN2 (AND2X1)                                              0.0408    0.0000 &   0.5008 r
  U1899/Q (AND2X1)                                                0.1649    0.1186 @   0.6194 r
  n2690 (net)                                   2      48.1371              0.0000     0.6194 r
  icc_place1878/INP (NBUFFX2)                                     0.1649    0.0001 @   0.6195 r
  icc_place1878/Z (NBUFFX2)                                       0.1888    0.1376 @   0.7570 r
  io_cmd_o[78] (net)                            3     103.6972              0.0000     0.7570 r
  io_cmd_o[78] (out)                                              0.1888    0.0094 @   0.7664 r
  data arrival time                                                                    0.7664

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7664
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8664


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3119     0.3119
  fifo_1__mem_fifo/dff/data_r_reg_65_/CLK (DFFX1)                 0.1529    0.0000     0.3119 r
  fifo_1__mem_fifo/dff/data_r_reg_65_/Q (DFFX1)                   0.0415    0.1881     0.5000 r
  fifo_1__mem_fifo/dff/data_o[65] (net)         2       5.6856              0.0000     0.5000 r
  fifo_1__mem_fifo/dff/data_o[65] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5000 r
  fifo_1__mem_fifo/data_o[65] (net)                     5.6856              0.0000     0.5000 r
  fifo_1__mem_fifo/data_o[65] (bsg_one_fifo_width_p570_3)                   0.0000     0.5000 r
  fifo_lo[105] (net)                                    5.6856              0.0000     0.5000 r
  U1873/IN2 (AND2X1)                                              0.0415    0.0000 &   0.5000 r
  U1873/Q (AND2X1)                                                0.0392    0.0606     0.5607 r
  n2697 (net)                                   1       5.6649              0.0000     0.5607 r
  icc_place1893/INP (NBUFFX2)                                     0.0392    0.0001 &   0.5608 r
  icc_place1893/Z (NBUFFX2)                                       0.3427    0.1379 @   0.6986 r
  io_cmd_o[65] (net)                            4     193.1060              0.0000     0.6986 r
  io_cmd_o[65] (out)                                              0.3427    0.0679 @   0.7665 r
  data arrival time                                                                    0.7665

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7665
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8665


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2842     0.2842
  fifo_1__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.0717    0.0000     0.2842 r
  fifo_1__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.0454    0.1804     0.4646 r
  fifo_1__mem_fifo/dff/data_o[30] (net)         2       7.0659              0.0000     0.4646 r
  fifo_1__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4646 r
  fifo_1__mem_fifo/data_o[30] (net)                     7.0659              0.0000     0.4646 r
  fifo_1__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_3)                   0.0000     0.4646 r
  fifo_lo[77] (net)                                     7.0659              0.0000     0.4646 r
  U1816/IN2 (MUX21X1)                                             0.0454    0.0001 &   0.4647 r
  U1816/Q (MUX21X1)                                               0.1649    0.1374 @   0.6021 r
  n2718 (net)                                   1      46.2897              0.0000     0.6021 r
  icc_place1808/INP (NBUFFX2)                                     0.1656   -0.0255 @   0.5765 r
  icc_place1808/Z (NBUFFX2)                                       0.2247    0.1443 @   0.7209 r
  io_cmd_o[30] (net)                            4     123.2785              0.0000     0.7209 r
  io_cmd_o[30] (out)                                              0.2247    0.0458 @   0.7667 r
  data arrival time                                                                    0.7667

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7667
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8667


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3118     0.3118
  fifo_1__mem_fifo/dff/data_r_reg_113_/CLK (DFFX1)                0.1534    0.0000     0.3118 r
  fifo_1__mem_fifo/dff/data_r_reg_113_/Q (DFFX1)                  0.0377    0.2054     0.5172 f
  fifo_1__mem_fifo/dff/data_o[113] (net)        2       5.8040              0.0000     0.5172 f
  fifo_1__mem_fifo/dff/data_o[113] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5172 f
  fifo_1__mem_fifo/data_o[113] (net)                    5.8040              0.0000     0.5172 f
  fifo_1__mem_fifo/data_o[113] (bsg_one_fifo_width_p570_3)                  0.0000     0.5172 f
  fifo_lo[153] (net)                                    5.8040              0.0000     0.5172 f
  U1969/IN2 (AND2X1)                                              0.0377   -0.0018 &   0.5154 f
  U1969/Q (AND2X1)                                                0.1809    0.1356 @   0.6510 f
  n2673 (net)                                   2      52.2640              0.0000     0.6510 f
  icc_place1916/INP (NBUFFX2)                                     0.1809   -0.0163 @   0.6348 f
  icc_place1916/Z (NBUFFX2)                                       0.2676    0.1522 @   0.7870 f
  io_cmd_o[113] (net)                           1     153.2395              0.0000     0.7870 f
  io_cmd_o[113] (out)                                             0.2676   -0.0195 @   0.7675 f
  data arrival time                                                                    0.7675

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7675
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8675


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2830     0.2830
  fifo_0__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.0717    0.0000     0.2830 r
  fifo_0__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0454    0.1803     0.4634 r
  fifo_0__mem_fifo/dff/data_o[43] (net)         2       7.0552              0.0000     0.4634 r
  fifo_0__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4634 r
  fifo_0__mem_fifo/data_o[43] (net)                     7.0552              0.0000     0.4634 r
  fifo_0__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_2)                   0.0000     0.4634 r
  fifo_lo[41] (net)                                     7.0552              0.0000     0.4634 r
  U1842/IN1 (MUX21X1)                                             0.0454    0.0000 &   0.4634 r
  U1842/Q (MUX21X1)                                               0.1589    0.1331 @   0.5965 r
  n2708 (net)                                   1      44.3441              0.0000     0.5965 r
  icc_place1787/INP (NBUFFX2)                                     0.1595   -0.0159 @   0.5806 r
  icc_place1787/Z (NBUFFX2)                                       0.2762    0.1580 @   0.7386 r
  mem_cmd_o[43] (net)                           5     156.4668              0.0000     0.7386 r
  mem_cmd_o[43] (out)                                             0.2762    0.0292 @   0.7679 r
  data arrival time                                                                    0.7679

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7679
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8679


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2817     0.2817
  fifo_0__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.0717    0.0000     0.2817 r
  fifo_0__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0359    0.1930     0.4747 f
  fifo_0__mem_fifo/dff/data_o[16] (net)         2       4.9699              0.0000     0.4747 f
  fifo_0__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4747 f
  fifo_0__mem_fifo/data_o[16] (net)                     4.9699              0.0000     0.4747 f
  fifo_0__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_2)                   0.0000     0.4747 f
  fifo_lo[14] (net)                                     4.9699              0.0000     0.4747 f
  U1788/IN1 (MUX21X1)                                             0.0359    0.0000 &   0.4748 f
  U1788/Q (MUX21X1)                                               0.4153    0.2427 @   0.7175 f
  n2729 (net)                                   4     127.3974              0.0000     0.7175 f
  io_cmd_o[16] (out)                                              0.4153    0.0508 @   0.7683 f
  data arrival time                                                                    0.7683

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7683
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8683


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3245     0.3245
  fifo_1__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1613    0.0000     0.3245 r
  fifo_1__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0654    0.2250     0.5495 f
  fifo_1__mem_fifo/dff/data_o[45] (net)         2      18.0588              0.0000     0.5495 f
  fifo_1__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5495 f
  fifo_1__mem_fifo/data_o[45] (net)                    18.0588              0.0000     0.5495 f
  fifo_1__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_3)                   0.0000     0.5495 f
  fifo_lo[92] (net)                                    18.0588              0.0000     0.5495 f
  U1846/IN2 (MUX21X1)                                             0.0654   -0.0003 &   0.5492 f
  U1846/Q (MUX21X1)                                               0.0779    0.1026     0.6518 f
  n2706 (net)                                   1      17.9525              0.0000     0.6518 f
  icc_place1784/INP (NBUFFX2)                                     0.0779   -0.0156 &   0.6362 f
  icc_place1784/Z (NBUFFX2)                                       0.2559    0.1405 @   0.7768 f
  io_cmd_o[45] (net)                            4     149.0845              0.0000     0.7768 f
  io_cmd_o[45] (out)                                              0.2559   -0.0076 @   0.7692 f
  data arrival time                                                                    0.7692

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7692
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8692


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3131     0.3131
  fifo_1__mem_fifo/dff/data_r_reg_69_/CLK (DFFX1)                 0.1529    0.0000     0.3131 r
  fifo_1__mem_fifo/dff/data_r_reg_69_/Q (DFFX1)                   0.0496    0.1931     0.5062 r
  fifo_1__mem_fifo/dff/data_o[69] (net)         2       8.6837              0.0000     0.5062 r
  fifo_1__mem_fifo/dff/data_o[69] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5062 r
  fifo_1__mem_fifo/data_o[69] (net)                     8.6837              0.0000     0.5062 r
  fifo_1__mem_fifo/data_o[69] (bsg_one_fifo_width_p570_3)                   0.0000     0.5062 r
  fifo_lo[109] (net)                                    8.6837              0.0000     0.5062 r
  U1881/IN2 (AND2X1)                                              0.0496   -0.0015 &   0.5047 r
  U1881/Q (AND2X1)                                                0.3731    0.1960 @   0.7007 r
  io_cmd_o[69] (net)                            4     113.1498              0.0000     0.7007 r
  U1882/INP (NBUFFX2)                                             0.3731   -0.0415 @   0.6592 r
  U1882/Z (NBUFFX2)                                               0.0810    0.1254 @   0.7846 r
  mem_cmd_o[69] (net)                           1      29.8835              0.0000     0.7846 r
  mem_cmd_o[69] (out)                                             0.0812   -0.0152 @   0.7694 r
  data arrival time                                                                    0.7694

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7694
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8694


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2831     0.2831
  fifo_1__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.0717    0.0000     0.2831 r
  fifo_1__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.0447    0.1998     0.4829 f
  fifo_1__mem_fifo/dff/data_o[36] (net)         2       8.8305              0.0000     0.4829 f
  fifo_1__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4829 f
  fifo_1__mem_fifo/data_o[36] (net)                     8.8305              0.0000     0.4829 f
  fifo_1__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_3)                   0.0000     0.4829 f
  fifo_lo[83] (net)                                     8.8305              0.0000     0.4829 f
  U1828/IN2 (MUX21X1)                                             0.0447   -0.0013 &   0.4816 f
  U1828/Q (MUX21X1)                                               0.4083    0.2433 @   0.7249 f
  n2714 (net)                                   5     125.1100              0.0000     0.7249 f
  io_cmd_o[36] (out)                                              0.4083    0.0450 @   0.7699 f
  data arrival time                                                                    0.7699

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7699
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8699


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3078     0.3078
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)                 0.1515    0.0000     0.3078 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)                   0.0455    0.1906     0.4984 r
  fifo_1__mem_fifo/dff/data_o[85] (net)         2       7.1424              0.0000     0.4984 r
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4984 r
  fifo_1__mem_fifo/data_o[85] (net)                     7.1424              0.0000     0.4984 r
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)                   0.0000     0.4984 r
  fifo_lo[125] (net)                                    7.1424              0.0000     0.4984 r
  U1913/IN2 (AND2X1)                                              0.0455    0.0001 &   0.4985 r
  U1913/Q (AND2X1)                                                0.3837    0.1980 @   0.6965 r
  io_cmd_o[85] (net)                            4     116.0376              0.0000     0.6965 r
  U1914/INP (NBUFFX2)                                             0.3837   -0.0251 @   0.6715 r
  U1914/Z (NBUFFX2)                                               0.0612    0.1164 @   0.7879 r
  mem_cmd_o[85] (net)                           1      17.0245              0.0000     0.7879 r
  mem_cmd_o[85] (out)                                             0.0612   -0.0177 @   0.7702 r
  data arrival time                                                                    0.7702

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7702
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8702


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2842     0.2842
  fifo_1__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.0717    0.0000     0.2842 r
  fifo_1__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0713    0.1947     0.4789 r
  fifo_1__mem_fifo/dff/data_o[37] (net)         2      16.9087              0.0000     0.4789 r
  fifo_1__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4789 r
  fifo_1__mem_fifo/data_o[37] (net)                    16.9087              0.0000     0.4789 r
  fifo_1__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_3)                   0.0000     0.4789 r
  fifo_lo[84] (net)                                    16.9087              0.0000     0.4789 r
  U1830/IN2 (MUX21X1)                                             0.0713   -0.0063 &   0.4726 r
  U1830/Q (MUX21X1)                                               0.4319    0.2351 @   0.7078 r
  n2713 (net)                                   2     128.6300              0.0000     0.7078 r
  icc_place1798/INP (NBUFFX2)                                     0.4319   -0.0717 @   0.6360 r
  icc_place1798/Z (NBUFFX2)                                       0.1401    0.1611 @   0.7971 r
  mem_cmd_o[37] (net)                           4      71.0222              0.0000     0.7971 r
  mem_cmd_o[37] (out)                                             0.1401   -0.0269 @   0.7703 r
  data arrival time                                                                    0.7703

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7703
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8703


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2831     0.2831
  fifo_1__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.0717    0.0000     0.2831 r
  fifo_1__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.0443    0.1995     0.4826 f
  fifo_1__mem_fifo/dff/data_o[34] (net)         2       8.6484              0.0000     0.4826 f
  fifo_1__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4826 f
  fifo_1__mem_fifo/data_o[34] (net)                     8.6484              0.0000     0.4826 f
  fifo_1__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_3)                   0.0000     0.4826 f
  fifo_lo[81] (net)                                     8.6484              0.0000     0.4826 f
  U1824/IN2 (MUX21X1)                                             0.0443   -0.0010 &   0.4816 f
  U1824/Q (MUX21X1)                                               0.0416    0.0724     0.5540 f
  n2715 (net)                                   1       4.7642              0.0000     0.5540 f
  icc_place1802/INP (NBUFFX2)                                     0.0416    0.0001 &   0.5541 f
  icc_place1802/Z (NBUFFX2)                                       0.3770    0.1385 @   0.6925 f
  n2457 (net)                                   2     222.1096              0.0000     0.6925 f
  io_cmd_o[34] (out)                                              0.3770    0.0797 @   0.7722 f
  data arrival time                                                                    0.7722

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7722
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8722


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3369     0.3369
  fifo_1__mem_fifo/dff/data_r_reg_114_/CLK (DFFX1)                0.1584    0.0000     0.3369 r
  fifo_1__mem_fifo/dff/data_r_reg_114_/Q (DFFX1)                  0.0428    0.1894     0.5263 r
  fifo_1__mem_fifo/dff/data_o[114] (net)        2       6.1606              0.0000     0.5263 r
  fifo_1__mem_fifo/dff/data_o[114] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5263 r
  fifo_1__mem_fifo/data_o[114] (net)                    6.1606              0.0000     0.5263 r
  fifo_1__mem_fifo/data_o[114] (bsg_one_fifo_width_p570_3)                  0.0000     0.5263 r
  fifo_lo[154] (net)                                    6.1606              0.0000     0.5263 r
  U1971/IN2 (AND2X1)                                              0.0428    0.0001 &   0.5263 r
  U1971/Q (AND2X1)                                                0.0875    0.0872     0.6135 r
  n2672 (net)                                   2      22.9761              0.0000     0.6135 r
  icc_place1914/INP (NBUFFX2)                                     0.0875    0.0005 &   0.6140 r
  icc_place1914/Z (NBUFFX2)                                       0.2700    0.1344 @   0.7483 r
  mem_cmd_o[114] (net)                          1     150.1236              0.0000     0.7483 r
  mem_cmd_o[114] (out)                                            0.2700    0.0242 @   0.7725 r
  data arrival time                                                                    0.7725

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7725
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8725


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2843     0.2843
  fifo_1__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.0717    0.0000     0.2843 r
  fifo_1__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0471    0.1814     0.4657 r
  fifo_1__mem_fifo/dff/data_o[43] (net)         2       7.6760              0.0000     0.4657 r
  fifo_1__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4657 r
  fifo_1__mem_fifo/data_o[43] (net)                     7.6760              0.0000     0.4657 r
  fifo_1__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_3)                   0.0000     0.4657 r
  fifo_lo[90] (net)                                     7.6760              0.0000     0.4657 r
  U1842/IN2 (MUX21X1)                                             0.0471    0.0001 &   0.4658 r
  U1842/Q (MUX21X1)                                               0.1589    0.1354 @   0.6012 r
  n2708 (net)                                   1      44.3441              0.0000     0.6012 r
  icc_place1787/INP (NBUFFX2)                                     0.1595   -0.0159 @   0.5853 r
  icc_place1787/Z (NBUFFX2)                                       0.2762    0.1580 @   0.7433 r
  mem_cmd_o[43] (net)                           5     156.4668              0.0000     0.7433 r
  mem_cmd_o[43] (out)                                             0.2762    0.0292 @   0.7726 r
  data arrival time                                                                    0.7726

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7726
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8726


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_106_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3384     0.3384
  fifo_1__mem_fifo/dff/data_r_reg_106_/CLK (DFFX1)                0.1584    0.0000     0.3384 r
  fifo_1__mem_fifo/dff/data_r_reg_106_/Q (DFFX1)                  0.0437    0.1900     0.5284 r
  fifo_1__mem_fifo/dff/data_o[106] (net)        2       6.5017              0.0000     0.5284 r
  fifo_1__mem_fifo/dff/data_o[106] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5284 r
  fifo_1__mem_fifo/data_o[106] (net)                    6.5017              0.0000     0.5284 r
  fifo_1__mem_fifo/data_o[106] (bsg_one_fifo_width_p570_3)                  0.0000     0.5284 r
  fifo_lo[146] (net)                                    6.5017              0.0000     0.5284 r
  U1955/IN2 (AND2X1)                                              0.0437   -0.0008 &   0.5276 r
  U1955/Q (AND2X1)                                                0.4201    0.2263 @   0.7539 r
  n2675 (net)                                   4     132.5726              0.0000     0.7539 r
  mem_cmd_o[106] (out)                                            0.4201    0.0188 @   0.7727 r
  data arrival time                                                                    0.7727

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7727
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8727


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3118     0.3118
  fifo_1__mem_fifo/dff/data_r_reg_97_/CLK (DFFX1)                 0.1534    0.0000     0.3118 r
  fifo_1__mem_fifo/dff/data_r_reg_97_/Q (DFFX1)                   0.0423    0.1887     0.5004 r
  fifo_1__mem_fifo/dff/data_o[97] (net)         2       5.9842              0.0000     0.5004 r
  fifo_1__mem_fifo/dff/data_o[97] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5004 r
  fifo_1__mem_fifo/data_o[97] (net)                     5.9842              0.0000     0.5004 r
  fifo_1__mem_fifo/data_o[97] (bsg_one_fifo_width_p570_3)                   0.0000     0.5004 r
  fifo_lo[137] (net)                                    5.9842              0.0000     0.5004 r
  U1937/IN2 (AND2X1)                                              0.0423   -0.0033 &   0.4972 r
  U1937/Q (AND2X1)                                                0.4562    0.2247 @   0.7218 r
  io_cmd_o[97] (net)                            4     138.8813              0.0000     0.7218 r
  io_cmd_o[97] (out)                                              0.4562    0.0516 @   0.7734 r
  data arrival time                                                                    0.7734

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7734
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8734


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2834     0.2834
  fifo_1__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.0717    0.0000     0.2834 r
  fifo_1__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.0440    0.1993     0.4827 f
  fifo_1__mem_fifo/dff/data_o[33] (net)         2       8.5055              0.0000     0.4827 f
  fifo_1__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4827 f
  fifo_1__mem_fifo/data_o[33] (net)                     8.5055              0.0000     0.4827 f
  fifo_1__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_3)                   0.0000     0.4827 f
  fifo_lo[80] (net)                                     8.5055              0.0000     0.4827 f
  U1822/IN2 (MUX21X1)                                             0.0440   -0.0026 &   0.4801 f
  U1822/Q (MUX21X1)                                               0.4077    0.2412 @   0.7213 f
  n2716 (net)                                   2     124.5873              0.0000     0.7213 f
  io_cmd_o[33] (out)                                              0.4077    0.0521 @   0.7734 f
  data arrival time                                                                    0.7734

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7734
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8734


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3235     0.3235
  fifo_0__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.1613    0.0000     0.3235 r
  fifo_0__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.0360    0.2047     0.5282 f
  fifo_0__mem_fifo/dff/data_o[12] (net)         2       5.0866              0.0000     0.5282 f
  fifo_0__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5282 f
  fifo_0__mem_fifo/data_o[12] (net)                     5.0866              0.0000     0.5282 f
  fifo_0__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_2)                   0.0000     0.5282 f
  fifo_lo[10] (net)                                     5.0866              0.0000     0.5282 f
  U1780/IN1 (MUX21X1)                                             0.0360   -0.0010 &   0.5271 f
  U1780/Q (MUX21X1)                                               0.1587    0.1391 @   0.6662 f
  n2732 (net)                                   2      45.7108              0.0000     0.6662 f
  icc_place1839/INP (NBUFFX2)                                     0.1587   -0.0344 @   0.6318 f
  icc_place1839/Z (NBUFFX2)                                       0.2213    0.1594 @   0.7912 f
  io_cmd_o[12] (net)                            3     134.3257              0.0000     0.7912 f
  io_cmd_o[12] (out)                                              0.2213   -0.0172 @   0.7740 f
  data arrival time                                                                    0.7740

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7740
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8740


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3123     0.3123
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)                 0.1529    0.0000     0.3123 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)                   0.0473    0.2124     0.5247 f
  fifo_1__mem_fifo/dff/data_o[83] (net)         2      10.0396              0.0000     0.5247 f
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5247 f
  fifo_1__mem_fifo/data_o[83] (net)                    10.0396              0.0000     0.5247 f
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)                   0.0000     0.5247 f
  fifo_lo[123] (net)                                   10.0396              0.0000     0.5247 f
  U1909/IN2 (AND2X1)                                              0.0473    0.0002 &   0.5249 f
  U1909/Q (AND2X1)                                                0.0307    0.0594     0.5844 f
  n2686 (net)                                   1       3.5147              0.0000     0.5844 f
  icc_place1871/INP (NBUFFX2)                                     0.0307    0.0000 &   0.5844 f
  icc_place1871/Z (NBUFFX2)                                       0.3543    0.1836 @   0.7680 f
  n2526 (net)                                   4     215.2893              0.0000     0.7680 f
  io_cmd_o[83] (out)                                              0.3543    0.0062 @   0.7741 f
  data arrival time                                                                    0.7741

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7741
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8741


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3336     0.3336
  fifo_1__mem_fifo/dff/data_r_reg_91_/CLK (DFFX1)                 0.1584    0.0000     0.3336 r
  fifo_1__mem_fifo/dff/data_r_reg_91_/Q (DFFX1)                   0.0382    0.1864     0.5200 r
  fifo_1__mem_fifo/dff/data_o[91] (net)         2       4.5074              0.0000     0.5200 r
  fifo_1__mem_fifo/dff/data_o[91] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5200 r
  fifo_1__mem_fifo/data_o[91] (net)                     4.5074              0.0000     0.5200 r
  fifo_1__mem_fifo/data_o[91] (bsg_one_fifo_width_p570_3)                   0.0000     0.5200 r
  fifo_lo[131] (net)                                    4.5074              0.0000     0.5200 r
  U1925/IN2 (AND2X1)                                              0.0382    0.0000 &   0.5200 r
  U1925/Q (AND2X1)                                                0.4145    0.2144 @   0.7344 r
  io_cmd_o[91] (net)                            4     127.6679              0.0000     0.7344 r
  io_cmd_o[91] (out)                                              0.4145    0.0398 @   0.7743 r
  data arrival time                                                                    0.7743

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7743
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8743


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3114     0.3114
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)                 0.1529    0.0000     0.3114 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)                   0.0403    0.1873     0.4987 r
  fifo_1__mem_fifo/dff/data_o[76] (net)         2       5.2765              0.0000     0.4987 r
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4987 r
  fifo_1__mem_fifo/data_o[76] (net)                     5.2765              0.0000     0.4987 r
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)                   0.0000     0.4987 r
  fifo_lo[116] (net)                                    5.2765              0.0000     0.4987 r
  U1895/IN2 (AND2X1)                                              0.0403    0.0000 &   0.4987 r
  U1895/Q (AND2X1)                                                0.4533    0.2192 @   0.7180 r
  io_cmd_o[76] (net)                            4     136.6318              0.0000     0.7180 r
  U1896/INP (NBUFFX2)                                             0.4533   -0.0493 @   0.6687 r
  U1896/Z (NBUFFX2)                                               0.0456    0.1068     0.7754 r
  mem_cmd_o[76] (net)                           1       1.3477              0.0000     0.7754 r
  mem_cmd_o[76] (out)                                             0.0456    0.0000 &   0.7754 r
  data arrival time                                                                    0.7754

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7754
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8754


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3122     0.3122
  fifo_1__mem_fifo/dff/data_r_reg_74_/CLK (DFFX1)                 0.1529    0.0000     0.3122 r
  fifo_1__mem_fifo/dff/data_r_reg_74_/Q (DFFX1)                   0.0453    0.1906     0.5028 r
  fifo_1__mem_fifo/dff/data_o[74] (net)         2       7.0705              0.0000     0.5028 r
  fifo_1__mem_fifo/dff/data_o[74] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5028 r
  fifo_1__mem_fifo/data_o[74] (net)                     7.0705              0.0000     0.5028 r
  fifo_1__mem_fifo/data_o[74] (bsg_one_fifo_width_p570_3)                   0.0000     0.5028 r
  fifo_lo[114] (net)                                    7.0705              0.0000     0.5028 r
  U1891/IN2 (AND2X1)                                              0.0453   -0.0007 &   0.5021 r
  U1891/Q (AND2X1)                                                0.4547    0.2369 @   0.7391 r
  n2692 (net)                                   4     142.5113              0.0000     0.7391 r
  io_cmd_o[74] (out)                                              0.4547    0.0370 @   0.7760 r
  data arrival time                                                                    0.7760

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7760
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8760


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[95]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3121     0.3121
  fifo_1__mem_fifo/dff/data_r_reg_95_/CLK (DFFX1)                 0.1529    0.0000     0.3121 r
  fifo_1__mem_fifo/dff/data_r_reg_95_/Q (DFFX1)                   0.0415    0.1881     0.5001 r
  fifo_1__mem_fifo/dff/data_o[95] (net)         2       5.6757              0.0000     0.5001 r
  fifo_1__mem_fifo/dff/data_o[95] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5001 r
  fifo_1__mem_fifo/data_o[95] (net)                     5.6757              0.0000     0.5001 r
  fifo_1__mem_fifo/data_o[95] (bsg_one_fifo_width_p570_3)                   0.0000     0.5001 r
  fifo_lo[135] (net)                                    5.6757              0.0000     0.5001 r
  U1933/IN2 (AND2X1)                                              0.0415    0.0000 &   0.5002 r
  U1933/Q (AND2X1)                                                0.0533    0.0690     0.5692 r
  n2681 (net)                                   1      10.6882              0.0000     0.5692 r
  icc_place1865/INP (NBUFFX2)                                     0.0533    0.0004 &   0.5696 r
  icc_place1865/Z (NBUFFX2)                                       0.3159    0.1707 @   0.7403 r
  mem_cmd_o[95] (net)                           4     190.1130              0.0000     0.7403 r
  mem_cmd_o[95] (out)                                             0.3159    0.0359 @   0.7762 r
  data arrival time                                                                    0.7762

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7762
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8762


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3109     0.3109
  fifo_1__mem_fifo/dff/data_r_reg_111_/CLK (DFFX1)                0.1518    0.0000     0.3109 r
  fifo_1__mem_fifo/dff/data_r_reg_111_/Q (DFFX1)                  0.0388    0.2061     0.5171 f
  fifo_1__mem_fifo/dff/data_o[111] (net)        2       6.2926              0.0000     0.5171 f
  fifo_1__mem_fifo/dff/data_o[111] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5171 f
  fifo_1__mem_fifo/data_o[111] (net)                    6.2926              0.0000     0.5171 f
  fifo_1__mem_fifo/data_o[111] (bsg_one_fifo_width_p570_3)                  0.0000     0.5171 f
  fifo_lo[151] (net)                                    6.2926              0.0000     0.5171 f
  U1965/IN2 (AND2X1)                                              0.0388    0.0000 &   0.5171 f
  U1965/Q (AND2X1)                                                0.3075    0.1976 @   0.7147 f
  io_cmd_o[111] (net)                           4      92.2781              0.0000     0.7147 f
  U1966/INP (NBUFFX2)                                             0.3075   -0.0163 @   0.6985 f
  U1966/Z (NBUFFX2)                                               0.0373    0.0781     0.7766 f
  mem_cmd_o[111] (net)                          1       4.4876              0.0000     0.7766 f
  mem_cmd_o[111] (out)                                            0.0373    0.0001 &   0.7766 f
  data arrival time                                                                    0.7766

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7766
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8766


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2826     0.2826
  fifo_0__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.0717    0.0000     0.2826 r
  fifo_0__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.0367    0.1937     0.4763 f
  fifo_0__mem_fifo/dff/data_o[30] (net)         2       5.3211              0.0000     0.4763 f
  fifo_0__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4763 f
  fifo_0__mem_fifo/data_o[30] (net)                     5.3211              0.0000     0.4763 f
  fifo_0__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_2)                   0.0000     0.4763 f
  fifo_lo[28] (net)                                     5.3211              0.0000     0.4763 f
  U1816/IN1 (MUX21X1)                                             0.0367    0.0000 &   0.4763 f
  U1816/Q (MUX21X1)                                               0.1611    0.1398 @   0.6161 f
  n2718 (net)                                   1      46.1697              0.0000     0.6161 f
  icc_place1808/INP (NBUFFX2)                                     0.1611   -0.0268 @   0.5894 f
  icc_place1808/Z (NBUFFX2)                                       0.2154    0.1421 @   0.7315 f
  io_cmd_o[30] (net)                            4     122.5327              0.0000     0.7315 f
  io_cmd_o[30] (out)                                              0.2154    0.0456 @   0.7771 f
  data arrival time                                                                    0.7771

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7771
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8771


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3303     0.3303
  fifo_0__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1582    0.0000     0.3303 r
  fifo_0__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.0380    0.2060     0.5363 f
  fifo_0__mem_fifo/dff/data_o[39] (net)         2       5.9407              0.0000     0.5363 f
  fifo_0__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5363 f
  fifo_0__mem_fifo/data_o[39] (net)                     5.9407              0.0000     0.5363 f
  fifo_0__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_2)                   0.0000     0.5363 f
  fifo_lo[37] (net)                                     5.9407              0.0000     0.5363 f
  U1834/IN1 (MUX21X1)                                             0.0380    0.0001 &   0.5364 f
  U1834/Q (MUX21X1)                                               0.3983    0.2401 @   0.7765 f
  n2711 (net)                                   5     123.1636              0.0000     0.7765 f
  io_cmd_o[39] (out)                                              0.3983    0.0007 @   0.7773 f
  data arrival time                                                                    0.7773

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7773
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8773


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_90_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3113     0.3113
  fifo_1__mem_fifo/dff/data_r_reg_90_/CLK (DFFX1)                 0.1529    0.0000     0.3113 r
  fifo_1__mem_fifo/dff/data_r_reg_90_/Q (DFFX1)                   0.0408    0.1876     0.4989 r
  fifo_1__mem_fifo/dff/data_o[90] (net)         2       5.4469              0.0000     0.4989 r
  fifo_1__mem_fifo/dff/data_o[90] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4989 r
  fifo_1__mem_fifo/data_o[90] (net)                     5.4469              0.0000     0.4989 r
  fifo_1__mem_fifo/data_o[90] (bsg_one_fifo_width_p570_3)                   0.0000     0.4989 r
  fifo_lo[130] (net)                                    5.4469              0.0000     0.4989 r
  U1923/IN2 (AND2X1)                                              0.0408    0.0000 &   0.4989 r
  U1923/Q (AND2X1)                                                0.0408    0.0616     0.5605 r
  n2684 (net)                                   1       6.2267              0.0000     0.5605 r
  icc_place1868/INP (NBUFFX2)                                     0.0408   -0.0012 &   0.5594 r
  icc_place1868/Z (NBUFFX2)                                       0.3216    0.1631 @   0.7224 r
  io_cmd_o[90] (net)                            4     190.5240              0.0000     0.7224 r
  io_cmd_o[90] (out)                                              0.3216    0.0571 @   0.7795 r
  data arrival time                                                                    0.7795

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7795
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8795


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3306     0.3306
  fifo_0__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1582    0.0000     0.3306 r
  fifo_0__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0355    0.2040     0.5346 f
  fifo_0__mem_fifo/dff/data_o[38] (net)         2       4.8620              0.0000     0.5346 f
  fifo_0__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5346 f
  fifo_0__mem_fifo/data_o[38] (net)                     4.8620              0.0000     0.5346 f
  fifo_0__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_2)                   0.0000     0.5346 f
  fifo_lo[36] (net)                                     4.8620              0.0000     0.5346 f
  U1832/IN1 (MUX21X1)                                             0.0355    0.0000 &   0.5346 f
  U1832/Q (MUX21X1)                                               0.2491    0.1790 @   0.7137 f
  n2712 (net)                                   2      75.6829              0.0000     0.7137 f
  icc_place1796/INP (NBUFFX4)                                     0.2491   -0.0597 @   0.6540 f
  icc_place1796/Z (NBUFFX4)                                       0.1241    0.1494 @   0.8033 f
  io_cmd_o[38] (net)                            4     105.7598              0.0000     0.8033 f
  io_cmd_o[38] (out)                                              0.1241   -0.0237 @   0.7797 f
  data arrival time                                                                    0.7797

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7797
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8797


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2842     0.2842
  fifo_1__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.0717    0.0000     0.2842 r
  fifo_1__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0614    0.2111     0.4953 f
  fifo_1__mem_fifo/dff/data_o[37] (net)         2      16.3201              0.0000     0.4953 f
  fifo_1__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4953 f
  fifo_1__mem_fifo/data_o[37] (net)                    16.3201              0.0000     0.4953 f
  fifo_1__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_3)                   0.0000     0.4953 f
  fifo_lo[84] (net)                                    16.3201              0.0000     0.4953 f
  U1830/IN2 (MUX21X1)                                             0.0614   -0.0056 &   0.4897 f
  U1830/Q (MUX21X1)                                               0.4221    0.2482 @   0.7379 f
  n2713 (net)                                   2     128.5100              0.0000     0.7379 f
  icc_place1798/INP (NBUFFX2)                                     0.4221   -0.0725 @   0.6654 f
  icc_place1798/Z (NBUFFX2)                                       0.1301    0.1400 @   0.8054 f
  mem_cmd_o[37] (net)                           4      70.0311              0.0000     0.8054 f
  mem_cmd_o[37] (out)                                             0.1301   -0.0257 @   0.7797 f
  data arrival time                                                                    0.7797

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7797
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8797


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3104     0.3104
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)                 0.1517    0.0000     0.3104 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)                   0.0333    0.2017     0.5121 f
  fifo_1__mem_fifo/dff/data_o[93] (net)         2       3.9309              0.0000     0.5121 f
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5121 f
  fifo_1__mem_fifo/data_o[93] (net)                     3.9309              0.0000     0.5121 f
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)                   0.0000     0.5121 f
  fifo_lo[133] (net)                                    3.9309              0.0000     0.5121 f
  U1929/IN2 (AND2X1)                                              0.0333    0.0000 &   0.5121 f
  U1929/Q (AND2X1)                                                0.0271    0.0540     0.5660 f
  n2683 (net)                                   1       2.4703              0.0000     0.5660 f
  icc_place1867/INP (NBUFFX2)                                     0.0271    0.0000 &   0.5661 f
  icc_place1867/Z (NBUFFX2)                                       0.3001    0.1695 @   0.7356 f
  mem_cmd_o[93] (net)                           4     184.6992              0.0000     0.7356 f
  mem_cmd_o[93] (out)                                             0.3001    0.0444 @   0.7800 f
  data arrival time                                                                    0.7800

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7800
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8800


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3123     0.3123
  fifo_1__mem_fifo/dff/data_r_reg_79_/CLK (DFFX1)                 0.1529    0.0000     0.3123 r
  fifo_1__mem_fifo/dff/data_r_reg_79_/Q (DFFX1)                   0.0351    0.2032     0.5155 f
  fifo_1__mem_fifo/dff/data_o[79] (net)         2       4.6814              0.0000     0.5155 f
  fifo_1__mem_fifo/dff/data_o[79] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5155 f
  fifo_1__mem_fifo/data_o[79] (net)                     4.6814              0.0000     0.5155 f
  fifo_1__mem_fifo/data_o[79] (bsg_one_fifo_width_p570_3)                   0.0000     0.5155 f
  fifo_lo[119] (net)                                    4.6814              0.0000     0.5155 f
  U1901/IN2 (AND2X1)                                              0.0351    0.0000 &   0.5155 f
  U1901/Q (AND2X1)                                                0.2131    0.1503 @   0.6658 f
  n2689 (net)                                   2      62.3112              0.0000     0.6658 f
  icc_place1877/INP (NBUFFX2)                                     0.2131   -0.0463 @   0.6195 f
  icc_place1877/Z (NBUFFX2)                                       0.2964    0.1610 @   0.7805 f
  io_cmd_o[79] (net)                            1     169.9508              0.0000     0.7805 f
  io_cmd_o[79] (out)                                              0.2964   -0.0005 @   0.7800 f
  data arrival time                                                                    0.7800

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7800
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8800


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2833     0.2833
  fifo_1__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.0717    0.0000     0.2833 r
  fifo_1__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0453    0.2002     0.4835 f
  fifo_1__mem_fifo/dff/data_o[16] (net)         2       9.0773              0.0000     0.4835 f
  fifo_1__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4835 f
  fifo_1__mem_fifo/data_o[16] (net)                     9.0773              0.0000     0.4835 f
  fifo_1__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_3)                   0.0000     0.4835 f
  fifo_lo[63] (net)                                     9.0773              0.0000     0.4835 f
  U1788/IN2 (MUX21X1)                                             0.0453    0.0002 &   0.4837 f
  U1788/Q (MUX21X1)                                               0.4153    0.2461 @   0.7298 f
  n2729 (net)                                   4     127.3974              0.0000     0.7298 f
  io_cmd_o[16] (out)                                              0.4153    0.0508 @   0.7806 f
  data arrival time                                                                    0.7806

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7806
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8806


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1397    0.0000     0.3079 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2740    0.2852 @   0.5931 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      83.8294              0.0000     0.5931 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.5931 r
  fifo_1__mem_fifo/v_o (net)                           83.8294              0.0000     0.5931 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.5931 r
  fifo_v_lo[1] (net)                                   83.8294              0.0000     0.5931 r
  U1959/IN1 (AND2X1)                                              0.2740   -0.0123 @   0.5808 r
  U1959/Q (AND2X1)                                                0.3128    0.2126 @   0.7934 r
  io_cmd_o[108] (net)                           3      95.3535              0.0000     0.7934 r
  io_cmd_o[108] (out)                                             0.3128   -0.0125 @   0.7809 r
  data arrival time                                                                    0.7809

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7809
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8809


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3226     0.3226
  fifo_1__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.1612    0.0000     0.3226 r
  fifo_1__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.0422    0.2096     0.5322 f
  fifo_1__mem_fifo/dff/data_o[12] (net)         2       7.7535              0.0000     0.5322 f
  fifo_1__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5322 f
  fifo_1__mem_fifo/data_o[12] (net)                     7.7535              0.0000     0.5322 f
  fifo_1__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_3)                   0.0000     0.5322 f
  fifo_lo[59] (net)                                     7.7535              0.0000     0.5322 f
  U1780/IN2 (MUX21X1)                                             0.0422   -0.0005 &   0.5318 f
  U1780/Q (MUX21X1)                                               0.1587    0.1418 @   0.6736 f
  n2732 (net)                                   2      45.7108              0.0000     0.6736 f
  icc_place1839/INP (NBUFFX2)                                     0.1587   -0.0344 @   0.6391 f
  icc_place1839/Z (NBUFFX2)                                       0.2213    0.1594 @   0.7985 f
  io_cmd_o[12] (net)                            3     134.3257              0.0000     0.7985 f
  io_cmd_o[12] (out)                                              0.2213   -0.0172 @   0.7813 f
  data arrival time                                                                    0.7813

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7813
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8813


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3103     0.3103
  fifo_1__mem_fifo/dff/data_r_reg_118_/CLK (DFFX1)                0.1517    0.0000     0.3103 r
  fifo_1__mem_fifo/dff/data_r_reg_118_/Q (DFFX1)                  0.0361    0.2039     0.5142 f
  fifo_1__mem_fifo/dff/data_o[118] (net)        2       5.1154              0.0000     0.5142 f
  fifo_1__mem_fifo/dff/data_o[118] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5142 f
  fifo_1__mem_fifo/data_o[118] (net)                    5.1154              0.0000     0.5142 f
  fifo_1__mem_fifo/data_o[118] (bsg_one_fifo_width_p570_3)                  0.0000     0.5142 f
  fifo_lo[158] (net)                                    5.1154              0.0000     0.5142 f
  U1979/IN2 (AND2X1)                                              0.0361    0.0000 &   0.5143 f
  U1979/Q (AND2X1)                                                0.0279    0.0551     0.5693 f
  n2669 (net)                                   1       2.6992              0.0000     0.5693 f
  icc_place1907/INP (NBUFFX2)                                     0.0279    0.0000 &   0.5694 f
  icc_place1907/Z (NBUFFX2)                                       0.2920    0.1667 @   0.7361 f
  io_cmd_o[118] (net)                           4     180.0609              0.0000     0.7361 f
  io_cmd_o[118] (out)                                             0.2920    0.0453 @   0.7814 f
  data arrival time                                                                    0.7814

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7814
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8814


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3330     0.3330
  fifo_1__mem_fifo/dff/data_r_reg_107_/CLK (DFFX1)                0.1584    0.0000     0.3330 r
  fifo_1__mem_fifo/dff/data_r_reg_107_/Q (DFFX1)                  0.0381    0.1863     0.5193 r
  fifo_1__mem_fifo/dff/data_o[107] (net)        2       4.4648              0.0000     0.5193 r
  fifo_1__mem_fifo/dff/data_o[107] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5193 r
  fifo_1__mem_fifo/data_o[107] (net)                    4.4648              0.0000     0.5193 r
  fifo_1__mem_fifo/data_o[107] (bsg_one_fifo_width_p570_3)                  0.0000     0.5193 r
  fifo_lo[147] (net)                                    4.4648              0.0000     0.5193 r
  U1957/IN2 (AND2X1)                                              0.0381    0.0000 &   0.5193 r
  U1957/Q (AND2X1)                                                0.4361    0.2300 @   0.7492 r
  io_cmd_o[107] (net)                           4     137.1474              0.0000     0.7492 r
  io_cmd_o[107] (out)                                             0.4361    0.0324 @   0.7816 r
  data arrival time                                                                    0.7816

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7816
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8816


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2829     0.2829
  fifo_1__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.0717    0.0000     0.2829 r
  fifo_1__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0547    0.2067     0.4896 f
  fifo_1__mem_fifo/dff/data_o[40] (net)         2      13.3458              0.0000     0.4896 f
  fifo_1__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4896 f
  fifo_1__mem_fifo/data_o[40] (net)                    13.3458              0.0000     0.4896 f
  fifo_1__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_3)                   0.0000     0.4896 f
  fifo_lo[87] (net)                                    13.3458              0.0000     0.4896 f
  U1836/IN2 (MUX21X1)                                             0.0547   -0.0022 &   0.4875 f
  U1836/Q (MUX21X1)                                               0.0343    0.0685     0.5560 f
  n5201 (net)                                   1       2.2166              0.0000     0.5560 f
  icc_place1793/INP (NBUFFX2)                                     0.0343    0.0000 &   0.5560 f
  icc_place1793/Z (NBUFFX2)                                       0.3151    0.1793 @   0.7353 f
  io_cmd_o[40] (net)                            5     195.2784              0.0000     0.7353 f
  io_cmd_o[40] (out)                                              0.3151    0.0466 @   0.7820 f
  data arrival time                                                                    0.7820

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7820
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8820


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3119     0.3119
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)                 0.1533    0.0000     0.3119 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)                   0.0401    0.2073     0.5192 f
  fifo_1__mem_fifo/dff/data_o[75] (net)         2       6.8549              0.0000     0.5192 f
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5192 f
  fifo_1__mem_fifo/data_o[75] (net)                     6.8549              0.0000     0.5192 f
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)                   0.0000     0.5192 f
  fifo_lo[115] (net)                                    6.8549              0.0000     0.5192 f
  U1893/IN2 (AND2X1)                                              0.0401   -0.0017 &   0.5175 f
  U1893/Q (AND2X1)                                                0.1218    0.1088 @   0.6263 f
  n2691 (net)                                   2      33.6002              0.0000     0.6263 f
  icc_place1880/INP (NBUFFX2)                                     0.1218   -0.0117 @   0.6146 f
  icc_place1880/Z (NBUFFX2)                                       0.1894    0.1329 @   0.7474 f
  mem_cmd_o[75] (net)                           3     109.0423              0.0000     0.7474 f
  mem_cmd_o[75] (out)                                             0.1894    0.0347 @   0.7821 f
  data arrival time                                                                    0.7821

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7821
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8821


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2842     0.2842
  fifo_1__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.0717    0.0000     0.2842 r
  fifo_1__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.0394    0.1958     0.4801 f
  fifo_1__mem_fifo/dff/data_o[30] (net)         2       6.4773              0.0000     0.4801 f
  fifo_1__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4801 f
  fifo_1__mem_fifo/data_o[30] (net)                     6.4773              0.0000     0.4801 f
  fifo_1__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_3)                   0.0000     0.4801 f
  fifo_lo[77] (net)                                     6.4773              0.0000     0.4801 f
  U1816/IN2 (MUX21X1)                                             0.0394    0.0001 &   0.4801 f
  U1816/Q (MUX21X1)                                               0.1611    0.1418 @   0.6219 f
  n2718 (net)                                   1      46.1697              0.0000     0.6219 f
  icc_place1808/INP (NBUFFX2)                                     0.1611   -0.0268 @   0.5952 f
  icc_place1808/Z (NBUFFX2)                                       0.2154    0.1421 @   0.7373 f
  io_cmd_o[30] (net)                            4     122.5327              0.0000     0.7373 f
  io_cmd_o[30] (out)                                              0.2154    0.0456 @   0.7829 f
  data arrival time                                                                    0.7829

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7829
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8829


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2825     0.2825
  fifo_0__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.0717    0.0000     0.2825 r
  fifo_0__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.0390    0.1761     0.4586 r
  fifo_0__mem_fifo/dff/data_o[27] (net)         2       4.7555              0.0000     0.4586 r
  fifo_0__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4586 r
  fifo_0__mem_fifo/data_o[27] (net)                     4.7555              0.0000     0.4586 r
  fifo_0__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_2)                   0.0000     0.4586 r
  fifo_lo[25] (net)                                     4.7555              0.0000     0.4586 r
  U1810/IN1 (MUX21X1)                                             0.0390    0.0000 &   0.4587 r
  U1810/Q (MUX21X1)                                               0.0440    0.0781     0.5368 r
  n2720 (net)                                   1       5.8210              0.0000     0.5368 r
  icc_place1812/INP (NBUFFX2)                                     0.0440    0.0001 &   0.5369 r
  icc_place1812/Z (NBUFFX2)                                       0.3404    0.1316 @   0.6685 r
  n2467 (net)                                   5     191.6668              0.0000     0.6685 r
  mem_cmd_o[27] (out)                                             0.3404    0.1149 @   0.7834 r
  data arrival time                                                                    0.7834

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7834
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8834


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3232     0.3232
  fifo_0__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.1613    0.0000     0.3232 r
  fifo_0__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.0413    0.1886     0.5118 r
  fifo_0__mem_fifo/dff/data_o[36] (net)         2       5.6251              0.0000     0.5118 r
  fifo_0__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5118 r
  fifo_0__mem_fifo/data_o[36] (net)                     5.6251              0.0000     0.5118 r
  fifo_0__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_2)                   0.0000     0.5118 r
  fifo_lo[34] (net)                                     5.6251              0.0000     0.5118 r
  U1828/IN1 (MUX21X1)                                             0.0413    0.0000 &   0.5119 r
  U1828/Q (MUX21X1)                                               0.4219    0.2267 @   0.7386 r
  n2714 (net)                                   5     126.6355              0.0000     0.7386 r
  io_cmd_o[36] (out)                                              0.4219    0.0454 @   0.7840 r
  data arrival time                                                                    0.7840

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8840


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2826     0.2826
  fifo_0__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.0717    0.0000     0.2826 r
  fifo_0__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.0394    0.1764     0.4589 r
  fifo_0__mem_fifo/dff/data_o[31] (net)         2       4.9022              0.0000     0.4589 r
  fifo_0__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4589 r
  fifo_0__mem_fifo/data_o[31] (net)                     4.9022              0.0000     0.4589 r
  fifo_0__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_2)                   0.0000     0.4589 r
  fifo_lo[29] (net)                                     4.9022              0.0000     0.4589 r
  U1818/IN1 (MUX21X1)                                             0.0394    0.0000 &   0.4590 r
  U1818/Q (MUX21X1)                                               0.1321    0.1215 @   0.5804 r
  n2717 (net)                                   1      35.4304              0.0000     0.5804 r
  icc_place1807/INP (NBUFFX2)                                     0.1324   -0.0132 @   0.5673 r
  icc_place1807/Z (NBUFFX2)                                       0.2762    0.1491 @   0.7164 r
  mem_cmd_o[31] (net)                           4     154.7930              0.0000     0.7164 r
  mem_cmd_o[31] (out)                                             0.2762    0.0684 @   0.7848 r
  data arrival time                                                                    0.7848

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7848
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8848


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2830     0.2830
  fifo_0__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.0717    0.0000     0.2830 r
  fifo_0__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.0465    0.1811     0.4640 r
  fifo_0__mem_fifo/dff/data_o[17] (net)         2       7.4616              0.0000     0.4640 r
  fifo_0__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4640 r
  fifo_0__mem_fifo/data_o[17] (net)                     7.4616              0.0000     0.4640 r
  fifo_0__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_2)                   0.0000     0.4640 r
  fifo_lo[15] (net)                                     7.4616              0.0000     0.4640 r
  U1790/IN1 (MUX21X1)                                             0.0465   -0.0022 &   0.4618 r
  U1790/Q (MUX21X1)                                               0.1922    0.1486 @   0.6105 r
  n2728 (net)                                   1      56.1053              0.0000     0.6105 r
  icc_place1833/INP (NBUFFX2)                                     0.1922   -0.0300 @   0.5805 r
  icc_place1833/Z (NBUFFX2)                                       0.3065    0.1921 @   0.7725 r
  io_cmd_o[17] (net)                            4     183.4634              0.0000     0.7725 r
  io_cmd_o[17] (out)                                              0.3065    0.0124 @   0.7849 r
  data arrival time                                                                    0.7849

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7849
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8849


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2833     0.2833
  fifo_1__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.0717    0.0000     0.2833 r
  fifo_1__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.0551    0.2070     0.4903 f
  fifo_1__mem_fifo/dff/data_o[41] (net)         2      13.5073              0.0000     0.4903 f
  fifo_1__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4903 f
  fifo_1__mem_fifo/data_o[41] (net)                    13.5073              0.0000     0.4903 f
  fifo_1__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_3)                   0.0000     0.4903 f
  fifo_lo[88] (net)                                    13.5073              0.0000     0.4903 f
  U1838/IN2 (MUX21X1)                                             0.0551   -0.0041 &   0.4862 f
  U1838/Q (MUX21X1)                                               0.5367    0.2883 @   0.7745 f
  n2710 (net)                                   2     163.7827              0.0000     0.7745 f
  mem_cmd_o[41] (out)                                             0.5367    0.0104 @   0.7850 f
  data arrival time                                                                    0.7850

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7850
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8850


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3090     0.3090
  fifo_1__mem_fifo/dff/data_r_reg_116_/CLK (DFFX1)                0.1517    0.0000     0.3090 r
  fifo_1__mem_fifo/dff/data_r_reg_116_/Q (DFFX1)                  0.0532    0.1950     0.5041 r
  fifo_1__mem_fifo/dff/data_o[116] (net)        2      10.0598              0.0000     0.5041 r
  fifo_1__mem_fifo/dff/data_o[116] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5041 r
  fifo_1__mem_fifo/data_o[116] (net)                   10.0598              0.0000     0.5041 r
  fifo_1__mem_fifo/data_o[116] (bsg_one_fifo_width_p570_3)                  0.0000     0.5041 r
  fifo_lo[156] (net)                                   10.0598              0.0000     0.5041 r
  U1975/IN2 (AND2X1)                                              0.0532   -0.0035 &   0.5006 r
  U1975/Q (AND2X1)                                                0.0335    0.0583     0.5589 r
  n2671 (net)                                   1       3.6215              0.0000     0.5589 r
  icc_place1909/INP (NBUFFX2)                                     0.0335    0.0000 &   0.5589 r
  icc_place1909/Z (NBUFFX2)                                       0.3600    0.1310 @   0.6899 r
  n2564 (net)                                   2     203.6088              0.0000     0.6899 r
  mem_cmd_o[116] (out)                                            0.3600    0.0957 @   0.7856 r
  data arrival time                                                                    0.7856

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7856
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8856


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2830     0.2830
  fifo_0__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.0717    0.0000     0.2830 r
  fifo_0__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0393    0.1958     0.4788 f
  fifo_0__mem_fifo/dff/data_o[43] (net)         2       6.4294              0.0000     0.4788 f
  fifo_0__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4788 f
  fifo_0__mem_fifo/data_o[43] (net)                     6.4294              0.0000     0.4788 f
  fifo_0__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_2)                   0.0000     0.4788 f
  fifo_lo[41] (net)                                     6.4294              0.0000     0.4788 f
  U1842/IN1 (MUX21X1)                                             0.0393    0.0000 &   0.4788 f
  U1842/Q (MUX21X1)                                               0.1553    0.1373 @   0.6161 f
  n2708 (net)                                   1      44.2241              0.0000     0.6161 f
  icc_place1787/INP (NBUFFX2)                                     0.1553   -0.0167 @   0.5994 f
  icc_place1787/Z (NBUFFX2)                                       0.2640    0.1571 @   0.7565 f
  mem_cmd_o[43] (net)                           5     155.1186              0.0000     0.7565 f
  mem_cmd_o[43] (out)                                             0.2640    0.0297 @   0.7862 f
  data arrival time                                                                    0.7862

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7862
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8862


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff/data_r_reg_94_/CLK (DFFX1)                 0.1515    0.0000     0.3079 r
  fifo_1__mem_fifo/dff/data_r_reg_94_/Q (DFFX1)                   0.0589    0.1982     0.5061 r
  fifo_1__mem_fifo/dff/data_o[94] (net)         2      12.2396              0.0000     0.5061 r
  fifo_1__mem_fifo/dff/data_o[94] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5061 r
  fifo_1__mem_fifo/data_o[94] (net)                    12.2396              0.0000     0.5061 r
  fifo_1__mem_fifo/data_o[94] (bsg_one_fifo_width_p570_3)                   0.0000     0.5061 r
  fifo_lo[134] (net)                                   12.2396              0.0000     0.5061 r
  U1931/IN2 (AND2X1)                                              0.0589    0.0002 &   0.5063 r
  U1931/Q (AND2X1)                                                0.0419    0.0644     0.5707 r
  n2682 (net)                                   1       6.4929              0.0000     0.5707 r
  icc_place1866/INP (NBUFFX2)                                     0.0419    0.0001 &   0.5709 r
  icc_place1866/Z (NBUFFX2)                                       0.3916    0.1422 @   0.7130 r
  io_cmd_o[94] (net)                            4     222.5415              0.0000     0.7130 r
  icc_place2021/INP (NBUFFX2)                                     0.3916   -0.0261 @   0.6869 r
  icc_place2021/Z (NBUFFX2)                                       0.0420    0.0995     0.7864 r
  mem_cmd_o[94] (net)                           1       0.8828              0.0000     0.7864 r
  mem_cmd_o[94] (out)                                             0.0420    0.0000 &   0.7864 r
  data arrival time                                                                    0.7864

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7864
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8864


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3131     0.3131
  fifo_1__mem_fifo/dff/data_r_reg_69_/CLK (DFFX1)                 0.1529    0.0000     0.3131 r
  fifo_1__mem_fifo/dff/data_r_reg_69_/Q (DFFX1)                   0.0436    0.2098     0.5229 f
  fifo_1__mem_fifo/dff/data_o[69] (net)         2       8.3660              0.0000     0.5229 f
  fifo_1__mem_fifo/dff/data_o[69] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5229 f
  fifo_1__mem_fifo/data_o[69] (net)                     8.3660              0.0000     0.5229 f
  fifo_1__mem_fifo/data_o[69] (bsg_one_fifo_width_p570_3)                   0.0000     0.5229 f
  fifo_lo[109] (net)                                    8.3660              0.0000     0.5229 f
  U1881/IN2 (AND2X1)                                              0.0436   -0.0013 &   0.5216 f
  U1881/Q (AND2X1)                                                0.3835    0.2228 @   0.7444 f
  io_cmd_o[69] (net)                            4     112.4041              0.0000     0.7444 f
  U1882/INP (NBUFFX2)                                             0.3835   -0.0500 @   0.6944 f
  U1882/Z (NBUFFX2)                                               0.0753    0.1067 @   0.8011 f
  mem_cmd_o[69] (net)                           1      29.8835              0.0000     0.8011 f
  mem_cmd_o[69] (out)                                             0.0756   -0.0143 @   0.7868 f
  data arrival time                                                                    0.7868

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7868
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8868


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2826     0.2826
  fifo_1__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.0717    0.0000     0.2826 r
  fifo_1__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0505    0.1833     0.4659 r
  fifo_1__mem_fifo/dff/data_o[29] (net)         2       8.9922              0.0000     0.4659 r
  fifo_1__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4659 r
  fifo_1__mem_fifo/data_o[29] (net)                     8.9922              0.0000     0.4659 r
  fifo_1__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_3)                   0.0000     0.4659 r
  fifo_lo[76] (net)                                     8.9922              0.0000     0.4659 r
  U1814/IN2 (MUX21X1)                                             0.0505   -0.0011 &   0.4648 r
  U1814/Q (MUX21X1)                                               0.3192    0.1972 @   0.6620 r
  n2719 (net)                                   2      95.6411              0.0000     0.6620 r
  icc_place1809/INP (NBUFFX2)                                     0.3192   -0.0508 @   0.6113 r
  icc_place1809/Z (NBUFFX2)                                       0.1842    0.1650 @   0.7762 r
  mem_cmd_o[29] (net)                           3     103.0966              0.0000     0.7762 r
  mem_cmd_o[29] (out)                                             0.1842    0.0107 @   0.7869 r
  data arrival time                                                                    0.7869

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7869
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8869


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3119     0.3119
  fifo_1__mem_fifo/dff/data_r_reg_65_/CLK (DFFX1)                 0.1529    0.0000     0.3119 r
  fifo_1__mem_fifo/dff/data_r_reg_65_/Q (DFFX1)                   0.0367    0.2045     0.5164 f
  fifo_1__mem_fifo/dff/data_o[65] (net)         2       5.3679              0.0000     0.5164 f
  fifo_1__mem_fifo/dff/data_o[65] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5164 f
  fifo_1__mem_fifo/data_o[65] (net)                     5.3679              0.0000     0.5164 f
  fifo_1__mem_fifo/data_o[65] (bsg_one_fifo_width_p570_3)                   0.0000     0.5164 f
  fifo_lo[105] (net)                                    5.3679              0.0000     0.5164 f
  U1873/IN2 (AND2X1)                                              0.0367    0.0000 &   0.5165 f
  U1873/Q (AND2X1)                                                0.0360    0.0610     0.5775 f
  n2697 (net)                                   1       5.5449              0.0000     0.5775 f
  icc_place1893/INP (NBUFFX2)                                     0.0360    0.0001 &   0.5776 f
  icc_place1893/Z (NBUFFX2)                                       0.3282    0.1408 @   0.7184 f
  io_cmd_o[65] (net)                            4     192.3603              0.0000     0.7184 f
  io_cmd_o[65] (out)                                              0.3282    0.0688 @   0.7872 f
  data arrival time                                                                    0.7872

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7872
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8872


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3119     0.3119
  fifo_1__mem_fifo/dff/data_r_reg_58_/CLK (DFFX1)                 0.1529    0.0000     0.3119 r
  fifo_1__mem_fifo/dff/data_r_reg_58_/Q (DFFX1)                   0.0452    0.1906     0.5024 r
  fifo_1__mem_fifo/dff/data_o[58] (net)         2       7.0418              0.0000     0.5024 r
  fifo_1__mem_fifo/dff/data_o[58] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5024 r
  fifo_1__mem_fifo/data_o[58] (net)                     7.0418              0.0000     0.5024 r
  fifo_1__mem_fifo/data_o[58] (bsg_one_fifo_width_p570_3)                   0.0000     0.5024 r
  fifo_lo[98] (net)                                     7.0418              0.0000     0.5024 r
  U1858/IN2 (AND2X1)                                              0.0452   -0.0007 &   0.5017 r
  U1858/Q (AND2X1)                                                0.1776    0.1245 @   0.6262 r
  n2701 (net)                                   2      52.3454              0.0000     0.6262 r
  icc_place1900/INP (NBUFFX2)                                     0.1776   -0.0055 @   0.6207 r
  icc_place1900/Z (NBUFFX2)                                       0.2302    0.1486 @   0.7693 r
  mem_cmd_o[58] (net)                           3     126.6502              0.0000     0.7693 r
  mem_cmd_o[58] (out)                                             0.2302    0.0188 @   0.7880 r
  data arrival time                                                                    0.7880

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7880
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8880


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3131     0.3131
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)                 0.1529    0.0000     0.3131 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)                   0.0408    0.1876     0.5007 r
  fifo_1__mem_fifo/dff/data_o[78] (net)         2       5.4425              0.0000     0.5007 r
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5007 r
  fifo_1__mem_fifo/data_o[78] (net)                     5.4425              0.0000     0.5007 r
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)                   0.0000     0.5007 r
  fifo_lo[118] (net)                                    5.4425              0.0000     0.5007 r
  U1899/IN2 (AND2X1)                                              0.0408    0.0000 &   0.5008 r
  U1899/Q (AND2X1)                                                0.1649    0.1186 @   0.6194 r
  n2690 (net)                                   2      48.1371              0.0000     0.6194 r
  icc_place1879/INP (NBUFFX2)                                     0.1649    0.0070 @   0.6263 r
  icc_place1879/Z (NBUFFX2)                                       0.2662    0.1501 @   0.7765 r
  mem_cmd_o[78] (net)                           1     147.0196              0.0000     0.7765 r
  mem_cmd_o[78] (out)                                             0.2662    0.0126 @   0.7891 r
  data arrival time                                                                    0.7891

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7891
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8891


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3141     0.3141
  fifo_0__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1493    0.0000     0.3141 r
  fifo_0__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.0611    0.1992     0.5133 r
  fifo_0__mem_fifo/dff/data_o[9] (net)          2      13.0927              0.0000     0.5133 r
  fifo_0__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5133 r
  fifo_0__mem_fifo/data_o[9] (net)                     13.0927              0.0000     0.5133 r
  fifo_0__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_2)                    0.0000     0.5133 r
  fifo_lo[7] (net)                                     13.0927              0.0000     0.5133 r
  U1774/IN1 (MUX21X1)                                             0.0611   -0.0012 &   0.5121 r
  U1774/Q (MUX21X1)                                               0.4176    0.2270 @   0.7391 r
  io_cmd_o[9] (net)                             4     124.5692              0.0000     0.7391 r
  io_cmd_o[9] (out)                                               0.4176    0.0502 @   0.7893 r
  data arrival time                                                                    0.7893

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7893
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8893


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3144     0.3144
  fifo_0__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.1499    0.0000     0.3144 r
  fifo_0__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.0392    0.1863     0.5008 r
  fifo_0__mem_fifo/dff/data_o[5] (net)          2       4.8749              0.0000     0.5008 r
  fifo_0__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5008 r
  fifo_0__mem_fifo/data_o[5] (net)                      4.8749              0.0000     0.5008 r
  fifo_0__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_2)                    0.0000     0.5008 r
  fifo_lo[3] (net)                                      4.8749              0.0000     0.5008 r
  U1766/IN1 (MUX21X1)                                             0.0392    0.0000 &   0.5008 r
  U1766/Q (MUX21X1)                                               0.4463    0.2306 @   0.7314 r
  n2737 (net)                                   4     132.9639              0.0000     0.7314 r
  mem_cmd_o[5] (out)                                              0.4463    0.0582 @   0.7896 r
  data arrival time                                                                    0.7896

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7896
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8896


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2835     0.2835
  fifo_1__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.0717    0.0000     0.2835 r
  fifo_1__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.0608    0.1891     0.4726 r
  fifo_1__mem_fifo/dff/data_o[20] (net)         2      12.9077              0.0000     0.4726 r
  fifo_1__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4726 r
  fifo_1__mem_fifo/data_o[20] (net)                    12.9077              0.0000     0.4726 r
  fifo_1__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_3)                   0.0000     0.4726 r
  fifo_lo[67] (net)                                    12.9077              0.0000     0.4726 r
  U1796/IN2 (MUX21X1)                                             0.0608   -0.0011 &   0.4714 r
  U1796/Q (MUX21X1)                                               0.0529    0.0906     0.5621 r
  n2726 (net)                                   1       8.9289              0.0000     0.5621 r
  icc_place1827/INP (NBUFFX2)                                     0.0529   -0.0065 &   0.5556 r
  icc_place1827/Z (NBUFFX2)                                       0.3442    0.1397 @   0.6953 r
  n2482 (net)                                   4     193.7865              0.0000     0.6953 r
  mem_cmd_o[20] (out)                                             0.3442    0.0947 @   0.7900 r
  data arrival time                                                                    0.7900

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7900
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8900


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2843     0.2843
  fifo_1__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.0717    0.0000     0.2843 r
  fifo_1__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.0461    0.1808     0.4652 r
  fifo_1__mem_fifo/dff/data_o[17] (net)         2       7.3271              0.0000     0.4652 r
  fifo_1__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4652 r
  fifo_1__mem_fifo/data_o[17] (net)                     7.3271              0.0000     0.4652 r
  fifo_1__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_3)                   0.0000     0.4652 r
  fifo_lo[64] (net)                                     7.3271              0.0000     0.4652 r
  U1790/IN2 (MUX21X1)                                             0.0461    0.0001 &   0.4652 r
  U1790/Q (MUX21X1)                                               0.1922    0.1506 @   0.6158 r
  n2728 (net)                                   1      56.1053              0.0000     0.6158 r
  icc_place1833/INP (NBUFFX2)                                     0.1922   -0.0300 @   0.5858 r
  icc_place1833/Z (NBUFFX2)                                       0.3065    0.1921 @   0.7778 r
  io_cmd_o[17] (net)                            4     183.4634              0.0000     0.7778 r
  io_cmd_o[17] (out)                                              0.3065    0.0124 @   0.7902 r
  data arrival time                                                                    0.7902

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7902
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8902


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3148     0.3148
  fifo_0__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1497    0.0000     0.3148 r
  fifo_0__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.0603    0.1988     0.5136 r
  fifo_0__mem_fifo/dff/data_o[7] (net)          2      12.7959              0.0000     0.5136 r
  fifo_0__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5136 r
  fifo_0__mem_fifo/data_o[7] (net)                     12.7959              0.0000     0.5136 r
  fifo_0__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_2)                    0.0000     0.5136 r
  fifo_lo[5] (net)                                     12.7959              0.0000     0.5136 r
  U1770/IN1 (MUX21X1)                                             0.0603   -0.0017 &   0.5120 r
  U1770/Q (MUX21X1)                                               0.0571    0.0914     0.6034 r
  n2736 (net)                                   1      10.5538              0.0000     0.6034 r
  icc_place1846/INP (NBUFFX2)                                     0.0571   -0.0086 &   0.5948 r
  icc_place1846/Z (NBUFFX2)                                       0.3295    0.1537 @   0.7486 r
  mem_cmd_o[7] (net)                            4     191.2591              0.0000     0.7486 r
  mem_cmd_o[7] (out)                                              0.3295    0.0419 @   0.7905 r
  data arrival time                                                                    0.7905

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7905
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8905


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2843     0.2843
  fifo_1__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.0717    0.0000     0.2843 r
  fifo_1__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0408    0.1970     0.4813 f
  fifo_1__mem_fifo/dff/data_o[43] (net)         2       7.0874              0.0000     0.4813 f
  fifo_1__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4813 f
  fifo_1__mem_fifo/data_o[43] (net)                     7.0874              0.0000     0.4813 f
  fifo_1__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_3)                   0.0000     0.4813 f
  fifo_lo[90] (net)                                     7.0874              0.0000     0.4813 f
  U1842/IN2 (MUX21X1)                                             0.0408    0.0001 &   0.4813 f
  U1842/Q (MUX21X1)                                               0.1553    0.1391 @   0.6204 f
  n2708 (net)                                   1      44.2241              0.0000     0.6204 f
  icc_place1787/INP (NBUFFX2)                                     0.1553   -0.0167 @   0.6037 f
  icc_place1787/Z (NBUFFX2)                                       0.2640    0.1571 @   0.7608 f
  mem_cmd_o[43] (net)                           5     155.1186              0.0000     0.7608 f
  mem_cmd_o[43] (out)                                             0.2640    0.0297 @   0.7905 f
  data arrival time                                                                    0.7905

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7905
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8905


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3076     0.3076
  fifo_1__mem_fifo/dff/data_r_reg_99_/CLK (DFFX1)                 0.1516    0.0000     0.3076 r
  fifo_1__mem_fifo/dff/data_r_reg_99_/Q (DFFX1)                   0.0727    0.2055     0.5132 r
  fifo_1__mem_fifo/dff/data_o[99] (net)         2      17.4896              0.0000     0.5132 r
  fifo_1__mem_fifo/dff/data_o[99] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5132 r
  fifo_1__mem_fifo/data_o[99] (net)                    17.4896              0.0000     0.5132 r
  fifo_1__mem_fifo/data_o[99] (bsg_one_fifo_width_p570_3)                   0.0000     0.5132 r
  fifo_lo[139] (net)                                   17.4896              0.0000     0.5132 r
  U1941/IN2 (AND2X1)                                              0.0727   -0.0010 &   0.5122 r
  U1941/Q (AND2X1)                                                0.4729    0.2461 @   0.7582 r
  n2680 (net)                                   4     147.7921              0.0000     0.7582 r
  io_cmd_o[99] (out)                                              0.4729    0.0324 @   0.7906 r
  data arrival time                                                                    0.7906

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7906
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8906


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff/data_r_reg_94_/CLK (DFFX1)                 0.1515    0.0000     0.3079 r
  fifo_1__mem_fifo/dff/data_r_reg_94_/Q (DFFX1)                   0.0516    0.2152     0.5231 f
  fifo_1__mem_fifo/dff/data_o[94] (net)         2      11.9219              0.0000     0.5231 f
  fifo_1__mem_fifo/dff/data_o[94] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5231 f
  fifo_1__mem_fifo/data_o[94] (net)                    11.9219              0.0000     0.5231 f
  fifo_1__mem_fifo/data_o[94] (bsg_one_fifo_width_p570_3)                   0.0000     0.5231 f
  fifo_lo[134] (net)                                   11.9219              0.0000     0.5231 f
  U1931/IN2 (AND2X1)                                              0.0516    0.0002 &   0.5233 f
  U1931/Q (AND2X1)                                                0.0389    0.0663     0.5896 f
  n2682 (net)                                   1       6.3729              0.0000     0.5896 f
  icc_place1866/INP (NBUFFX2)                                     0.0389    0.0001 &   0.5897 f
  icc_place1866/Z (NBUFFX2)                                       0.3775    0.1469 @   0.7366 f
  io_cmd_o[94] (net)                            4     221.7957              0.0000     0.7366 f
  icc_place2021/INP (NBUFFX2)                                     0.3775   -0.0238 @   0.7128 f
  icc_place2021/Z (NBUFFX2)                                       0.0357    0.0778     0.7907 f
  mem_cmd_o[94] (net)                           1       0.8828              0.0000     0.7907 f
  mem_cmd_o[94] (out)                                             0.0357    0.0000 &   0.7907 f
  data arrival time                                                                    0.7907

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7907
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8907


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3078     0.3078
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)                 0.1515    0.0000     0.3078 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)                   0.0401    0.2071     0.5149 f
  fifo_1__mem_fifo/dff/data_o[85] (net)         2       6.8247              0.0000     0.5149 f
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5149 f
  fifo_1__mem_fifo/data_o[85] (net)                     6.8247              0.0000     0.5149 f
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)                   0.0000     0.5149 f
  fifo_lo[125] (net)                                    6.8247              0.0000     0.5149 f
  U1913/IN2 (AND2X1)                                              0.0401    0.0001 &   0.5150 f
  U1913/Q (AND2X1)                                                0.3946    0.2251 @   0.7401 f
  io_cmd_o[85] (net)                            4     115.2918              0.0000     0.7401 f
  U1914/INP (NBUFFX2)                                             0.3946   -0.0296 @   0.7105 f
  U1914/Z (NBUFFX2)                                               0.0557    0.0966 @   0.8071 f
  mem_cmd_o[85] (net)                           1      17.0245              0.0000     0.8071 f
  mem_cmd_o[85] (out)                                             0.0557   -0.0163 @   0.7908 f
  data arrival time                                                                    0.7908

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7908
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8908


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3094     0.3094
  fifo_1__mem_fifo/dff/data_r_reg_68_/CLK (DFFX1)                 0.1517    0.0000     0.3094 r
  fifo_1__mem_fifo/dff/data_r_reg_68_/Q (DFFX1)                   0.0366    0.2044     0.5138 f
  fifo_1__mem_fifo/dff/data_o[68] (net)         2       5.3474              0.0000     0.5138 f
  fifo_1__mem_fifo/dff/data_o[68] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5138 f
  fifo_1__mem_fifo/data_o[68] (net)                     5.3474              0.0000     0.5138 f
  fifo_1__mem_fifo/data_o[68] (bsg_one_fifo_width_p570_3)                   0.0000     0.5138 f
  fifo_lo[108] (net)                                    5.3474              0.0000     0.5138 f
  U1879/IN2 (AND2X1)                                              0.0366    0.0000 &   0.5138 f
  U1879/Q (AND2X1)                                                0.4313    0.2594 @   0.7732 f
  n2695 (net)                                   4     131.7333              0.0000     0.7732 f
  mem_cmd_o[68] (out)                                             0.4313    0.0182 @   0.7914 f
  data arrival time                                                                    0.7914

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7914
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8914


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3131     0.3131
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)                 0.1529    0.0000     0.3131 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)                   0.0361    0.2040     0.5171 f
  fifo_1__mem_fifo/dff/data_o[78] (net)         2       5.1247              0.0000     0.5171 f
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5171 f
  fifo_1__mem_fifo/data_o[78] (net)                     5.1247              0.0000     0.5171 f
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)                   0.0000     0.5171 f
  fifo_lo[118] (net)                                    5.1247              0.0000     0.5171 f
  U1899/IN2 (AND2X1)                                              0.0361    0.0000 &   0.5172 f
  U1899/Q (AND2X1)                                                0.1689    0.1302 @   0.6473 f
  n2690 (net)                                   2      47.8971              0.0000     0.6473 f
  icc_place1878/INP (NBUFFX2)                                     0.1689    0.0001 @   0.6475 f
  icc_place1878/Z (NBUFFX2)                                       0.1801    0.1355 @   0.7830 f
  io_cmd_o[78] (net)                            3     103.0714              0.0000     0.7830 f
  io_cmd_o[78] (out)                                              0.1801    0.0094 @   0.7923 f
  data arrival time                                                                    0.7923

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7923
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8923


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3302     0.3302
  fifo_0__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1582    0.0000     0.3302 r
  fifo_0__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.0418    0.1887     0.5190 r
  fifo_0__mem_fifo/dff/data_o[41] (net)         2       5.8052              0.0000     0.5190 r
  fifo_0__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5190 r
  fifo_0__mem_fifo/data_o[41] (net)                     5.8052              0.0000     0.5190 r
  fifo_0__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_2)                   0.0000     0.5190 r
  fifo_lo[39] (net)                                     5.8052              0.0000     0.5190 r
  U1838/IN1 (MUX21X1)                                             0.0418    0.0001 &   0.5190 r
  U1838/Q (MUX21X1)                                               0.5495    0.2633 @   0.7823 r
  n2710 (net)                                   2     163.9027              0.0000     0.7823 r
  mem_cmd_o[41] (out)                                             0.5495    0.0105 @   0.7928 r
  data arrival time                                                                    0.7928

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7928
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8928


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  fifo_1__mem_fifo/dff/data_r_reg_64_/CLK (DFFX1)                 0.1529    0.0000     0.3130 r
  fifo_1__mem_fifo/dff/data_r_reg_64_/Q (DFFX1)                   0.0429    0.1890     0.5021 r
  fifo_1__mem_fifo/dff/data_o[64] (net)         2       6.2055              0.0000     0.5021 r
  fifo_1__mem_fifo/dff/data_o[64] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5021 r
  fifo_1__mem_fifo/data_o[64] (net)                     6.2055              0.0000     0.5021 r
  fifo_1__mem_fifo/data_o[64] (bsg_one_fifo_width_p570_3)                   0.0000     0.5021 r
  fifo_lo[104] (net)                                    6.2055              0.0000     0.5021 r
  U1871/IN2 (AND2X1)                                              0.0429    0.0000 &   0.5021 r
  U1871/Q (AND2X1)                                                0.4843    0.2296 @   0.7317 r
  io_cmd_o[64] (net)                            4     145.8824              0.0000     0.7317 r
  U1872/INP (NBUFFX2)                                             0.4843   -0.0477 @   0.6840 r
  U1872/Z (NBUFFX2)                                               0.0467    0.1096     0.7936 r
  mem_cmd_o[64] (net)                           1       0.9344              0.0000     0.7936 r
  mem_cmd_o[64] (out)                                             0.0467    0.0000 &   0.7936 r
  data arrival time                                                                    0.7936

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7936
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8936


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3114     0.3114
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)                 0.1529    0.0000     0.3114 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)                   0.0357    0.2037     0.5151 f
  fifo_1__mem_fifo/dff/data_o[76] (net)         2       4.9587              0.0000     0.5151 f
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5151 f
  fifo_1__mem_fifo/data_o[76] (net)                     4.9587              0.0000     0.5151 f
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)                   0.0000     0.5151 f
  fifo_lo[116] (net)                                    4.9587              0.0000     0.5151 f
  U1895/IN2 (AND2X1)                                              0.0357    0.0000 &   0.5151 f
  U1895/Q (AND2X1)                                                0.4672    0.2508 @   0.7659 f
  io_cmd_o[76] (net)                            4     135.8861              0.0000     0.7659 f
  U1896/INP (NBUFFX2)                                             0.4672   -0.0552 @   0.7107 f
  U1896/Z (NBUFFX2)                                               0.0400    0.0832     0.7939 f
  mem_cmd_o[76] (net)                           1       1.3477              0.0000     0.7939 f
  mem_cmd_o[76] (out)                                             0.0400    0.0000 &   0.7939 f
  data arrival time                                                                    0.7939

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7939
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8939


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1397    0.0000     0.3079 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2740    0.2852 @   0.5931 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      83.8294              0.0000     0.5931 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.5931 r
  fifo_1__mem_fifo/v_o (net)                           83.8294              0.0000     0.5931 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.5931 r
  fifo_v_lo[1] (net)                                   83.8294              0.0000     0.5931 r
  U1931/IN1 (AND2X1)                                              0.2740   -0.0132 @   0.5800 r
  U1931/Q (AND2X1)                                                0.0419    0.0982     0.6782 r
  n2682 (net)                                   1       6.4929              0.0000     0.6782 r
  icc_place1866/INP (NBUFFX2)                                     0.0419    0.0001 &   0.6783 r
  icc_place1866/Z (NBUFFX2)                                       0.3916    0.1422 @   0.8205 r
  io_cmd_o[94] (net)                            4     222.5415              0.0000     0.8205 r
  io_cmd_o[94] (out)                                              0.3916   -0.0252 @   0.7952 r
  data arrival time                                                                    0.7952

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7952
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8952


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3147     0.3147
  fifo_0__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.1498    0.0000     0.3147 r
  fifo_0__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.0408    0.1874     0.5021 r
  fifo_0__mem_fifo/dff/data_o[1] (net)          2       5.4538              0.0000     0.5021 r
  fifo_0__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5021 r
  fifo_0__mem_fifo/data_o[1] (net)                      5.4538              0.0000     0.5021 r
  fifo_0__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_2)                    0.0000     0.5021 r
  fifo_lo[0] (net)                                      5.4538              0.0000     0.5021 r
  U1760/IN1 (MUX21X1)                                             0.0408    0.0000 &   0.5021 r
  U1760/Q (MUX21X1)                                               0.4502    0.2334 @   0.7355 r
  n2739 (net)                                   2     134.6260              0.0000     0.7355 r
  io_cmd_o[1] (out)                                               0.4502    0.0599 @   0.7955 r
  data arrival time                                                                    0.7955

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7955
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8955


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3369     0.3369
  fifo_1__mem_fifo/dff/data_r_reg_114_/CLK (DFFX1)                0.1584    0.0000     0.3369 r
  fifo_1__mem_fifo/dff/data_r_reg_114_/Q (DFFX1)                  0.0378    0.2059     0.5427 f
  fifo_1__mem_fifo/dff/data_o[114] (net)        2       5.8428              0.0000     0.5427 f
  fifo_1__mem_fifo/dff/data_o[114] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5427 f
  fifo_1__mem_fifo/data_o[114] (net)                    5.8428              0.0000     0.5427 f
  fifo_1__mem_fifo/data_o[114] (bsg_one_fifo_width_p570_3)                  0.0000     0.5427 f
  fifo_lo[154] (net)                                    5.8428              0.0000     0.5427 f
  U1971/IN2 (AND2X1)                                              0.0378    0.0001 &   0.5428 f
  U1971/Q (AND2X1)                                                0.0858    0.0912     0.6339 f
  n2672 (net)                                   2      22.7362              0.0000     0.6339 f
  icc_place1914/INP (NBUFFX2)                                     0.0858    0.0004 &   0.6343 f
  icc_place1914/Z (NBUFFX2)                                       0.2607    0.1374 @   0.7717 f
  mem_cmd_o[114] (net)                          1     150.1236              0.0000     0.7717 f
  mem_cmd_o[114] (out)                                            0.2607    0.0242 @   0.7959 f
  data arrival time                                                                    0.7959

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7959
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8959


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3117     0.3117
  fifo_1__mem_fifo/dff/data_r_reg_115_/CLK (DFFX1)                0.1529    0.0000     0.3117 r
  fifo_1__mem_fifo/dff/data_r_reg_115_/Q (DFFX1)                  0.0435    0.1894     0.5011 r
  fifo_1__mem_fifo/dff/data_o[115] (net)        2       6.3997              0.0000     0.5011 r
  fifo_1__mem_fifo/dff/data_o[115] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5011 r
  fifo_1__mem_fifo/data_o[115] (net)                    6.3997              0.0000     0.5011 r
  fifo_1__mem_fifo/data_o[115] (bsg_one_fifo_width_p570_3)                  0.0000     0.5011 r
  fifo_lo[155] (net)                                    6.3997              0.0000     0.5011 r
  U1973/IN2 (AND2X1)                                              0.0435   -0.0010 &   0.5001 r
  U1973/Q (AND2X1)                                                0.0507    0.0678     0.5679 r
  n5186 (net)                                   1       9.7218              0.0000     0.5679 r
  icc_place1912/INP (NBUFFX2)                                     0.0507   -0.0025 &   0.5654 r
  icc_place1912/Z (NBUFFX2)                                       0.3460    0.1793 @   0.7447 r
  mem_cmd_o[115] (net)                          4     208.3326              0.0000     0.7447 r
  mem_cmd_o[115] (out)                                            0.3460    0.0513 @   0.7960 r
  data arrival time                                                                    0.7960

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7960
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8960


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2825     0.2825
  fifo_0__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.0717    0.0000     0.2825 r
  fifo_0__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.0339    0.1914     0.4740 f
  fifo_0__mem_fifo/dff/data_o[27] (net)         2       4.1297              0.0000     0.4740 f
  fifo_0__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4740 f
  fifo_0__mem_fifo/data_o[27] (net)                     4.1297              0.0000     0.4740 f
  fifo_0__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_2)                   0.0000     0.4740 f
  fifo_lo[25] (net)                                     4.1297              0.0000     0.4740 f
  U1810/IN1 (MUX21X1)                                             0.0339    0.0000 &   0.4740 f
  U1810/Q (MUX21X1)                                               0.0443    0.0716     0.5456 f
  n2720 (net)                                   1       5.7011              0.0000     0.5456 f
  icc_place1812/INP (NBUFFX2)                                     0.0443    0.0001 &   0.5457 f
  icc_place1812/Z (NBUFFX2)                                       0.3270    0.1358 @   0.6815 f
  n2467 (net)                                   5     190.5558              0.0000     0.6815 f
  mem_cmd_o[27] (out)                                             0.3270    0.1146 @   0.7961 f
  data arrival time                                                                    0.7961

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7961
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8961


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2826     0.2826
  fifo_1__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.0717    0.0000     0.2826 r
  fifo_1__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0438    0.1992     0.4817 f
  fifo_1__mem_fifo/dff/data_o[29] (net)         2       8.4037              0.0000     0.4817 f
  fifo_1__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4817 f
  fifo_1__mem_fifo/data_o[29] (net)                     8.4037              0.0000     0.4817 f
  fifo_1__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_3)                   0.0000     0.4817 f
  fifo_lo[76] (net)                                     8.4037              0.0000     0.4817 f
  U1814/IN2 (MUX21X1)                                             0.0438   -0.0010 &   0.4808 f
  U1814/Q (MUX21X1)                                               0.3119    0.2071 @   0.6878 f
  n2719 (net)                                   2      95.4012              0.0000     0.6878 f
  icc_place1809/INP (NBUFFX2)                                     0.3119   -0.0536 @   0.6343 f
  icc_place1809/Z (NBUFFX2)                                       0.1751    0.1529 @   0.7872 f
  mem_cmd_o[29] (net)                           3     102.4708              0.0000     0.7872 f
  mem_cmd_o[29] (out)                                             0.1751    0.0104 @   0.7976 f
  data arrival time                                                                    0.7976

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7976
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8976


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3139     0.3139
  fifo_0__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1493    0.0000     0.3139 r
  fifo_0__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0406    0.1872     0.5011 r
  fifo_0__mem_fifo/dff/data_o[45] (net)         2       5.3663              0.0000     0.5011 r
  fifo_0__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5011 r
  fifo_0__mem_fifo/data_o[45] (net)                     5.3663              0.0000     0.5011 r
  fifo_0__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_2)                   0.0000     0.5011 r
  fifo_lo[43] (net)                                     5.3663              0.0000     0.5011 r
  U1846/IN1 (MUX21X1)                                             0.0406    0.0000 &   0.5011 r
  U1846/Q (MUX21X1)                                               0.0781    0.0985     0.5996 r
  n2706 (net)                                   1      18.0725              0.0000     0.5996 r
  icc_place1784/INP (NBUFFX2)                                     0.0781   -0.0149 &   0.5848 r
  icc_place1784/Z (NBUFFX2)                                       0.2659    0.1367 @   0.7215 r
  io_cmd_o[45] (net)                            4     149.8303              0.0000     0.7215 r
  icc_place2046/INP (NBUFFX2)                                     0.2659   -0.0100 @   0.7115 r
  icc_place2046/Z (NBUFFX2)                                       0.0362    0.0862     0.7977 r
  mem_cmd_o[45] (net)                           1       1.1812              0.0000     0.7977 r
  mem_cmd_o[45] (out)                                             0.0362    0.0000 &   0.7977 r
  data arrival time                                                                    0.7977

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7977
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8977


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2833     0.2833
  fifo_1__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.0717    0.0000     0.2833 r
  fifo_1__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0685    0.1933     0.4767 r
  fifo_1__mem_fifo/dff/data_o[38] (net)         2      15.8668              0.0000     0.4767 r
  fifo_1__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4767 r
  fifo_1__mem_fifo/data_o[38] (net)                    15.8668              0.0000     0.4767 r
  fifo_1__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_3)                   0.0000     0.4767 r
  fifo_lo[85] (net)                                    15.8668              0.0000     0.4767 r
  U1832/IN2 (MUX21X1)                                             0.0685   -0.0021 &   0.4746 r
  U1832/Q (MUX21X1)                                               0.2543    0.1794 @   0.6540 r
  n2712 (net)                                   2      75.9233              0.0000     0.6540 r
  icc_place1797/INP (NBUFFX2)                                     0.2543   -0.0526 @   0.6014 r
  icc_place1797/Z (NBUFFX2)                                       0.2819    0.1686 @   0.7699 r
  mem_cmd_o[38] (net)                           1     155.0376              0.0000     0.7699 r
  mem_cmd_o[38] (out)                                             0.2819    0.0284 @   0.7983 r
  data arrival time                                                                    0.7983

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7983
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8983


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3094     0.3094
  fifo_1__mem_fifo/dff/data_r_reg_98_/CLK (DFFX1)                 0.1517    0.0000     0.3094 r
  fifo_1__mem_fifo/dff/data_r_reg_98_/Q (DFFX1)                   0.0471    0.1916     0.5010 r
  fifo_1__mem_fifo/dff/data_o[98] (net)         2       7.7233              0.0000     0.5010 r
  fifo_1__mem_fifo/dff/data_o[98] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5010 r
  fifo_1__mem_fifo/data_o[98] (net)                     7.7233              0.0000     0.5010 r
  fifo_1__mem_fifo/data_o[98] (bsg_one_fifo_width_p570_3)                   0.0000     0.5010 r
  fifo_lo[138] (net)                                    7.7233              0.0000     0.5010 r
  U1939/IN2 (AND2X1)                                              0.0471    0.0001 &   0.5011 r
  U1939/Q (AND2X1)                                                0.0318    0.0565     0.5576 r
  n5190 (net)                                   1       3.0803              0.0000     0.5576 r
  icc_place1862/INP (NBUFFX2)                                     0.0318    0.0000 &   0.5576 r
  icc_place1862/Z (NBUFFX2)                                       0.3559    0.1591 @   0.7167 r
  n2517 (net)                                   4     207.4339              0.0000     0.7167 r
  io_cmd_o[98] (out)                                              0.3559    0.0820 @   0.7987 r
  data arrival time                                                                    0.7987

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7987
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8987


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3152     0.3152
  fifo_0__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1494    0.0000     0.3152 r
  fifo_0__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0534    0.1949     0.5101 r
  fifo_0__mem_fifo/dff/data_o[11] (net)         2      10.1254              0.0000     0.5101 r
  fifo_0__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5101 r
  fifo_0__mem_fifo/data_o[11] (net)                    10.1254              0.0000     0.5101 r
  fifo_0__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_2)                   0.0000     0.5101 r
  fifo_lo[9] (net)                                     10.1254              0.0000     0.5101 r
  U1778/IN1 (MUX21X2)                                             0.0534   -0.0048 &   0.5054 r
  U1778/Q (MUX21X2)                                               0.3385    0.1827 @   0.6881 r
  n2733 (net)                                   4     184.1384              0.0000     0.6881 r
  icc_place2036/INP (NBUFFX2)                                     0.3385    0.0166 @   0.7047 r
  icc_place2036/Z (NBUFFX2)                                       0.0398    0.0941     0.7988 r
  io_cmd_o[11] (net)                            1       1.2263              0.0000     0.7988 r
  io_cmd_o[11] (out)                                              0.0398    0.0000 &   0.7988 r
  data arrival time                                                                    0.7988

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7988
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8988


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3232     0.3232
  fifo_0__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1613    0.0000     0.3232 r
  fifo_0__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.0396    0.1875     0.5108 r
  fifo_0__mem_fifo/dff/data_o[34] (net)         2       5.0240              0.0000     0.5108 r
  fifo_0__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5108 r
  fifo_0__mem_fifo/data_o[34] (net)                     5.0240              0.0000     0.5108 r
  fifo_0__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_2)                   0.0000     0.5108 r
  fifo_lo[32] (net)                                     5.0240              0.0000     0.5108 r
  U1824/IN1 (MUX21X1)                                             0.0396    0.0000 &   0.5108 r
  U1824/Q (MUX21X1)                                               0.0413    0.0764     0.5872 r
  n2715 (net)                                   1       4.8842              0.0000     0.5872 r
  icc_place1802/INP (NBUFFX2)                                     0.0413    0.0001 &   0.5873 r
  icc_place1802/Z (NBUFFX2)                                       0.3908    0.1336 @   0.7209 r
  n2457 (net)                                   2     222.2295              0.0000     0.7209 r
  io_cmd_o[34] (out)                                              0.3908    0.0783 @   0.7992 r
  data arrival time                                                                    0.7992

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7992
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8992


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3139     0.3139
  fifo_0__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1493    0.0000     0.3139 r
  fifo_0__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0352    0.2030     0.5169 f
  fifo_0__mem_fifo/dff/data_o[45] (net)         2       4.7405              0.0000     0.5169 f
  fifo_0__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5169 f
  fifo_0__mem_fifo/data_o[45] (net)                     4.7405              0.0000     0.5169 f
  fifo_0__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_2)                   0.0000     0.5169 f
  fifo_lo[43] (net)                                     4.7405              0.0000     0.5169 f
  U1846/IN1 (MUX21X1)                                             0.0352    0.0000 &   0.5169 f
  U1846/Q (MUX21X1)                                               0.0779    0.0953     0.6122 f
  n2706 (net)                                   1      17.9525              0.0000     0.6122 f
  icc_place1784/INP (NBUFFX2)                                     0.0779   -0.0156 &   0.5967 f
  icc_place1784/Z (NBUFFX2)                                       0.2559    0.1405 @   0.7372 f
  io_cmd_o[45] (net)                            4     149.0845              0.0000     0.7372 f
  icc_place2046/INP (NBUFFX2)                                     0.2559   -0.0094 @   0.7278 f
  icc_place2046/Z (NBUFFX2)                                       0.0310    0.0716     0.7994 f
  mem_cmd_o[45] (net)                           1       1.1812              0.0000     0.7994 f
  mem_cmd_o[45] (out)                                             0.0310    0.0000 &   0.7994 f
  data arrival time                                                                    0.7994

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7994
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8994


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3226     0.3226
  fifo_1__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1612    0.0000     0.3226 r
  fifo_1__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.0574    0.1981     0.5207 r
  fifo_1__mem_fifo/dff/data_o[7] (net)          2      11.6782              0.0000     0.5207 r
  fifo_1__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5207 r
  fifo_1__mem_fifo/data_o[7] (net)                     11.6782              0.0000     0.5207 r
  fifo_1__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_3)                    0.0000     0.5207 r
  fifo_lo[54] (net)                                    11.6782              0.0000     0.5207 r
  U1770/IN2 (MUX21X1)                                             0.0574    0.0003 &   0.5210 r
  U1770/Q (MUX21X1)                                               0.0571    0.0925     0.6135 r
  n2736 (net)                                   1      10.5538              0.0000     0.6135 r
  icc_place1846/INP (NBUFFX2)                                     0.0571   -0.0086 &   0.6049 r
  icc_place1846/Z (NBUFFX2)                                       0.3295    0.1537 @   0.7587 r
  mem_cmd_o[7] (net)                            4     191.2591              0.0000     0.7587 r
  mem_cmd_o[7] (out)                                              0.3295    0.0419 @   0.8006 r
  data arrival time                                                                    0.8006

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8006
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9006


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3078     0.3078
  fifo_1__mem_fifo/dff/data_r_reg_120_/CLK (DFFX1)                0.1515    0.0000     0.3078 r
  fifo_1__mem_fifo/dff/data_r_reg_120_/Q (DFFX1)                  0.0438    0.1895     0.4973 r
  fifo_1__mem_fifo/dff/data_o[120] (net)        2       6.5050              0.0000     0.4973 r
  fifo_1__mem_fifo/dff/data_o[120] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.4973 r
  fifo_1__mem_fifo/data_o[120] (net)                    6.5050              0.0000     0.4973 r
  fifo_1__mem_fifo/data_o[120] (bsg_one_fifo_width_p570_3)                  0.0000     0.4973 r
  fifo_lo[160] (net)                                    6.5050              0.0000     0.4973 r
  U1983/IN2 (AND2X1)                                              0.0438   -0.0011 &   0.4962 r
  U1983/Q (AND2X1)                                                0.0403    0.0616     0.5578 r
  n2667 (net)                                   1       6.0268              0.0000     0.5578 r
  icc_place1903/INP (NBUFFX2)                                     0.0403   -0.0003 &   0.5574 r
  icc_place1903/Z (NBUFFX2)                                       0.3384    0.1312 @   0.6887 r
  n2558 (net)                                   4     191.1127              0.0000     0.6887 r
  io_cmd_o[120] (out)                                             0.3384    0.1126 @   0.8013 r
  data arrival time                                                                    0.8013

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8013
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9013


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3152     0.3152
  fifo_0__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1494    0.0000     0.3152 r
  fifo_0__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0461    0.2113     0.5265 f
  fifo_0__mem_fifo/dff/data_o[11] (net)         2       9.4928              0.0000     0.5265 f
  fifo_0__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5265 f
  fifo_0__mem_fifo/data_o[11] (net)                     9.4928              0.0000     0.5265 f
  fifo_0__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_2)                   0.0000     0.5265 f
  fifo_lo[9] (net)                                      9.4928              0.0000     0.5265 f
  U1778/IN1 (MUX21X2)                                             0.0461   -0.0045 &   0.5220 f
  U1778/Q (MUX21X2)                                               0.3331    0.1879 @   0.7099 f
  n2733 (net)                                   4     183.3927              0.0000     0.7099 f
  icc_place2036/INP (NBUFFX2)                                     0.3331    0.0158 @   0.7257 f
  icc_place2036/Z (NBUFFX2)                                       0.0343    0.0758     0.8015 f
  io_cmd_o[11] (net)                            1       1.2263              0.0000     0.8015 f
  io_cmd_o[11] (out)                                              0.0343    0.0000 &   0.8015 f
  data arrival time                                                                    0.8015

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8015
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9015


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2826     0.2826
  fifo_0__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.0717    0.0000     0.2826 r
  fifo_0__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.0343    0.1917     0.4743 f
  fifo_0__mem_fifo/dff/data_o[31] (net)         2       4.2764              0.0000     0.4743 f
  fifo_0__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4743 f
  fifo_0__mem_fifo/data_o[31] (net)                     4.2764              0.0000     0.4743 f
  fifo_0__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_2)                   0.0000     0.4743 f
  fifo_lo[29] (net)                                     4.2764              0.0000     0.4743 f
  U1818/IN1 (MUX21X1)                                             0.0343    0.0000 &   0.4743 f
  U1818/Q (MUX21X1)                                               0.1290    0.1227 @   0.5970 f
  n2717 (net)                                   1      35.3104              0.0000     0.5970 f
  icc_place1807/INP (NBUFFX2)                                     0.1290   -0.0136 @   0.5834 f
  icc_place1807/Z (NBUFFX2)                                       0.2648    0.1499 @   0.7333 f
  mem_cmd_o[31] (net)                           4     154.0473              0.0000     0.7333 f
  mem_cmd_o[31] (out)                                             0.2648    0.0683 @   0.8016 f
  data arrival time                                                                    0.8016

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8016
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9016


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3129     0.3129
  fifo_1__mem_fifo/dff/data_r_reg_96_/CLK (DFFX1)                 0.1529    0.0000     0.3129 r
  fifo_1__mem_fifo/dff/data_r_reg_96_/Q (DFFX1)                   0.0429    0.1890     0.5019 r
  fifo_1__mem_fifo/dff/data_o[96] (net)         2       6.2158              0.0000     0.5019 r
  fifo_1__mem_fifo/dff/data_o[96] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5019 r
  fifo_1__mem_fifo/data_o[96] (net)                     6.2158              0.0000     0.5019 r
  fifo_1__mem_fifo/data_o[96] (bsg_one_fifo_width_p570_3)                   0.0000     0.5019 r
  fifo_lo[136] (net)                                    6.2158              0.0000     0.5019 r
  U1935/IN2 (AND2X1)                                              0.0429   -0.0005 &   0.5014 r
  U1935/Q (AND2X1)                                                0.0354    0.0583     0.5597 r
  n5191 (net)                                   1       4.3495              0.0000     0.5597 r
  icc_place1864/INP (NBUFFX2)                                     0.0354   -0.0010 &   0.5588 r
  icc_place1864/Z (NBUFFX2)                                       0.3528    0.1690 @   0.7278 r
  mem_cmd_o[96] (net)                           4     208.7888              0.0000     0.7278 r
  mem_cmd_o[96] (out)                                             0.3528    0.0739 @   0.8017 r
  data arrival time                                                                    0.8017

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8017
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9017


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2836     0.2836
  fifo_1__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.0717    0.0000     0.2836 r
  fifo_1__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.0549    0.1858     0.4694 r
  fifo_1__mem_fifo/dff/data_o[28] (net)         2      10.6571              0.0000     0.4694 r
  fifo_1__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4694 r
  fifo_1__mem_fifo/data_o[28] (net)                    10.6571              0.0000     0.4694 r
  fifo_1__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_3)                   0.0000     0.4694 r
  fifo_lo[75] (net)                                    10.6571              0.0000     0.4694 r
  U1812/IN2 (MUX21X1)                                             0.0549    0.0002 &   0.4696 r
  U1812/Q (MUX21X1)                                               0.1339    0.1276 @   0.5971 r
  n5204 (net)                                   1      36.0006              0.0000     0.5971 r
  icc_place1811/INP (NBUFFX2)                                     0.1343    0.0045 @   0.6017 r
  icc_place1811/Z (NBUFFX2)                                       0.3419    0.1605 @   0.7622 r
  mem_cmd_o[28] (net)                           4     192.6543              0.0000     0.7622 r
  icc_place2041/INP (NBUFFX2)                                     0.3419   -0.0552 @   0.7070 r
  icc_place2041/Z (NBUFFX2)                                       0.0403    0.0947     0.8018 r
  io_cmd_o[28] (net)                            1       1.4398              0.0000     0.8018 r
  io_cmd_o[28] (out)                                              0.0403    0.0000 &   0.8018 r
  data arrival time                                                                    0.8018

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8018
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9018


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2844     0.2844
  fifo_1__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.0717    0.0000     0.2844 r
  fifo_1__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.0564    0.1867     0.4710 r
  fifo_1__mem_fifo/dff/data_o[27] (net)         2      11.2443              0.0000     0.4710 r
  fifo_1__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4710 r
  fifo_1__mem_fifo/data_o[27] (net)                    11.2443              0.0000     0.4710 r
  fifo_1__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_3)                   0.0000     0.4710 r
  fifo_lo[74] (net)                                    11.2443              0.0000     0.4710 r
  U1810/IN2 (MUX21X1)                                             0.0564    0.0002 &   0.4713 r
  U1810/Q (MUX21X1)                                               0.0440    0.0839     0.5552 r
  n2720 (net)                                   1       5.8210              0.0000     0.5552 r
  icc_place1812/INP (NBUFFX2)                                     0.0440    0.0001 &   0.5553 r
  icc_place1812/Z (NBUFFX2)                                       0.3404    0.1316 @   0.6869 r
  n2467 (net)                                   5     191.6668              0.0000     0.6869 r
  mem_cmd_o[27] (out)                                             0.3404    0.1149 @   0.8018 r
  data arrival time                                                                    0.8018

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8018
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9018


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2836     0.2836
  fifo_1__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.0717    0.0000     0.2836 r
  fifo_1__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.0475    0.2017     0.4853 f
  fifo_1__mem_fifo/dff/data_o[28] (net)         2      10.0685              0.0000     0.4853 f
  fifo_1__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4853 f
  fifo_1__mem_fifo/data_o[28] (net)                    10.0685              0.0000     0.4853 f
  fifo_1__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_3)                   0.0000     0.4853 f
  fifo_lo[75] (net)                                    10.0685              0.0000     0.4853 f
  U1812/IN2 (MUX21X1)                                             0.0475    0.0002 &   0.4855 f
  U1812/Q (MUX21X1)                                               0.1307    0.1276 @   0.6131 f
  n5204 (net)                                   1      35.8806              0.0000     0.6131 f
  icc_place1811/INP (NBUFFX2)                                     0.1307    0.0043 @   0.6174 f
  icc_place1811/Z (NBUFFX2)                                       0.3292    0.1623 @   0.7797 f
  mem_cmd_o[28] (net)                           4     191.9086              0.0000     0.7797 f
  icc_place2041/INP (NBUFFX2)                                     0.3292   -0.0531 @   0.7266 f
  icc_place2041/Z (NBUFFX2)                                       0.0344    0.0759     0.8025 f
  io_cmd_o[28] (net)                            1       1.4398              0.0000     0.8025 f
  io_cmd_o[28] (out)                                              0.0344    0.0000 &   0.8025 f
  data arrival time                                                                    0.8025

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8025
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9025


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2833     0.2833
  fifo_1__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.0717    0.0000     0.2833 r
  fifo_1__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0577    0.1874     0.4707 r
  fifo_1__mem_fifo/dff/data_o[22] (net)         2      11.7312              0.0000     0.4707 r
  fifo_1__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4707 r
  fifo_1__mem_fifo/data_o[22] (net)                    11.7312              0.0000     0.4707 r
  fifo_1__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_3)                   0.0000     0.4707 r
  fifo_lo[69] (net)                                    11.7312              0.0000     0.4707 r
  U1800/IN2 (MUX21X1)                                             0.0577   -0.0005 &   0.4702 r
  U1800/Q (MUX21X1)                                               0.1951    0.1546 @   0.6248 r
  n2724 (net)                                   2      57.2029              0.0000     0.6248 r
  icc_place1824/INP (NBUFFX2)                                     0.1951   -0.0323 @   0.5926 r
  icc_place1824/Z (NBUFFX2)                                       0.2937    0.1568 @   0.7494 r
  mem_cmd_o[22] (net)                           1     161.1629              0.0000     0.7494 r
  mem_cmd_o[22] (out)                                             0.2937    0.0534 @   0.8028 r
  data arrival time                                                                    0.8028

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8028
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9028


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2843     0.2843
  fifo_1__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.0717    0.0000     0.2843 r
  fifo_1__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.0570    0.1870     0.4713 r
  fifo_1__mem_fifo/dff/data_o[31] (net)         2      11.4697              0.0000     0.4713 r
  fifo_1__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4713 r
  fifo_1__mem_fifo/data_o[31] (net)                    11.4697              0.0000     0.4713 r
  fifo_1__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_3)                   0.0000     0.4713 r
  fifo_lo[78] (net)                                    11.4697              0.0000     0.4713 r
  U1818/IN2 (MUX21X1)                                             0.0570    0.0002 &   0.4715 r
  U1818/Q (MUX21X1)                                               0.1321    0.1273 @   0.5988 r
  n2717 (net)                                   1      35.4304              0.0000     0.5988 r
  icc_place1807/INP (NBUFFX2)                                     0.1324   -0.0132 @   0.5857 r
  icc_place1807/Z (NBUFFX2)                                       0.2762    0.1491 @   0.7347 r
  mem_cmd_o[31] (net)                           4     154.7930              0.0000     0.7347 r
  mem_cmd_o[31] (out)                                             0.2762    0.0684 @   0.8032 r
  data arrival time                                                                    0.8032

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8032
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9032


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3113     0.3113
  fifo_1__mem_fifo/dff/data_r_reg_59_/CLK (DFFX1)                 0.1529    0.0000     0.3113 r
  fifo_1__mem_fifo/dff/data_r_reg_59_/Q (DFFX1)                   0.0425    0.1887     0.5000 r
  fifo_1__mem_fifo/dff/data_o[59] (net)         2       6.0518              0.0000     0.5000 r
  fifo_1__mem_fifo/dff/data_o[59] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5000 r
  fifo_1__mem_fifo/data_o[59] (net)                     6.0518              0.0000     0.5000 r
  fifo_1__mem_fifo/data_o[59] (bsg_one_fifo_width_p570_3)                   0.0000     0.5000 r
  fifo_lo[99] (net)                                     6.0518              0.0000     0.5000 r
  U1861/IN2 (AND2X1)                                              0.0425    0.0000 &   0.5000 r
  U1861/Q (AND2X1)                                                0.2031    0.1338 @   0.6339 r
  n2700 (net)                                   2      60.4267              0.0000     0.6339 r
  icc_place1898/INP (NBUFFX2)                                     0.2031   -0.0209 @   0.6130 r
  icc_place1898/Z (NBUFFX2)                                       0.3340    0.1927 @   0.8057 r
  mem_cmd_o[59] (net)                           3     195.5613              0.0000     0.8057 r
  mem_cmd_o[59] (out)                                             0.3340   -0.0022 @   0.8034 r
  data arrival time                                                                    0.8034

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8034
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9034


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2835     0.2835
  fifo_1__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.0717    0.0000     0.2835 r
  fifo_1__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.0525    0.2051     0.4886 f
  fifo_1__mem_fifo/dff/data_o[20] (net)         2      12.3191              0.0000     0.4886 f
  fifo_1__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4886 f
  fifo_1__mem_fifo/data_o[20] (net)                    12.3191              0.0000     0.4886 f
  fifo_1__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_3)                   0.0000     0.4886 f
  fifo_lo[67] (net)                                    12.3191              0.0000     0.4886 f
  U1796/IN2 (MUX21X1)                                             0.0525   -0.0008 &   0.4878 f
  U1796/Q (MUX21X1)                                               0.0532    0.0831     0.5709 f
  n2726 (net)                                   1       8.8089              0.0000     0.5709 f
  icc_place1827/INP (NBUFFX2)                                     0.0532   -0.0068 &   0.5641 f
  icc_place1827/Z (NBUFFX2)                                       0.3317    0.1448 @   0.7090 f
  n2482 (net)                                   4     193.0407              0.0000     0.7090 f
  mem_cmd_o[20] (out)                                             0.3317    0.0945 @   0.8035 f
  data arrival time                                                                    0.8035

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8035
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9035


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[95]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3121     0.3121
  fifo_1__mem_fifo/dff/data_r_reg_95_/CLK (DFFX1)                 0.1529    0.0000     0.3121 r
  fifo_1__mem_fifo/dff/data_r_reg_95_/Q (DFFX1)                   0.0367    0.2045     0.5166 f
  fifo_1__mem_fifo/dff/data_o[95] (net)         2       5.3580              0.0000     0.5166 f
  fifo_1__mem_fifo/dff/data_o[95] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5166 f
  fifo_1__mem_fifo/data_o[95] (net)                     5.3580              0.0000     0.5166 f
  fifo_1__mem_fifo/data_o[95] (bsg_one_fifo_width_p570_3)                   0.0000     0.5166 f
  fifo_lo[135] (net)                                    5.3580              0.0000     0.5166 f
  U1933/IN2 (AND2X1)                                              0.0367    0.0000 &   0.5166 f
  U1933/Q (AND2X1)                                                0.0504    0.0704     0.5870 f
  n2681 (net)                                   1      10.5682              0.0000     0.5870 f
  icc_place1865/INP (NBUFFX2)                                     0.0504    0.0004 &   0.5874 f
  icc_place1865/Z (NBUFFX2)                                       0.3046    0.1807 @   0.7680 f
  mem_cmd_o[95] (net)                           4     189.3673              0.0000     0.7680 f
  mem_cmd_o[95] (out)                                             0.3046    0.0357 @   0.8038 f
  data arrival time                                                                    0.8038

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8038
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9038


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3117     0.3117
  fifo_1__mem_fifo/dff/data_r_reg_105_/CLK (DFFX1)                0.1535    0.0000     0.3117 r
  fifo_1__mem_fifo/dff/data_r_reg_105_/Q (DFFX1)                  0.0363    0.2042     0.5160 f
  fifo_1__mem_fifo/dff/data_o[105] (net)        2       5.2096              0.0000     0.5160 f
  fifo_1__mem_fifo/dff/data_o[105] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5160 f
  fifo_1__mem_fifo/data_o[105] (net)                    5.2096              0.0000     0.5160 f
  fifo_1__mem_fifo/data_o[105] (bsg_one_fifo_width_p570_3)                  0.0000     0.5160 f
  fifo_lo[145] (net)                                    5.2096              0.0000     0.5160 f
  U1953/IN2 (AND2X1)                                              0.0363    0.0000 &   0.5160 f
  U1953/Q (AND2X1)                                                0.4433    0.2640 @   0.7800 f
  n2676 (net)                                   4     135.2081              0.0000     0.7800 f
  mem_cmd_o[105] (out)                                            0.4433    0.0242 @   0.8041 f
  data arrival time                                                                    0.8041

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8041
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9041


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_90_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3113     0.3113
  fifo_1__mem_fifo/dff/data_r_reg_90_/CLK (DFFX1)                 0.1529    0.0000     0.3113 r
  fifo_1__mem_fifo/dff/data_r_reg_90_/Q (DFFX1)                   0.0361    0.2040     0.5153 f
  fifo_1__mem_fifo/dff/data_o[90] (net)         2       5.1292              0.0000     0.5153 f
  fifo_1__mem_fifo/dff/data_o[90] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5153 f
  fifo_1__mem_fifo/data_o[90] (net)                     5.1292              0.0000     0.5153 f
  fifo_1__mem_fifo/data_o[90] (bsg_one_fifo_width_p570_3)                   0.0000     0.5153 f
  fifo_lo[130] (net)                                    5.1292              0.0000     0.5153 f
  U1923/IN2 (AND2X1)                                              0.0361    0.0000 &   0.5154 f
  U1923/Q (AND2X1)                                                0.0376    0.0620     0.5774 f
  n2684 (net)                                   1       6.1067              0.0000     0.5774 f
  icc_place1868/INP (NBUFFX2)                                     0.0376   -0.0021 &   0.5753 f
  icc_place1868/Z (NBUFFX2)                                       0.3101    0.1724 @   0.7477 f
  io_cmd_o[90] (net)                            4     189.7783              0.0000     0.7477 f
  io_cmd_o[90] (out)                                              0.3101    0.0569 @   0.8046 f
  data arrival time                                                                    0.8046

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8046
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9046


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3234     0.3234
  fifo_1__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1613    0.0000     0.3234 r
  fifo_1__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.0662    0.2030     0.5264 r
  fifo_1__mem_fifo/dff/data_o[9] (net)          2      15.0364              0.0000     0.5264 r
  fifo_1__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5264 r
  fifo_1__mem_fifo/data_o[9] (net)                     15.0364              0.0000     0.5264 r
  fifo_1__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_3)                    0.0000     0.5264 r
  fifo_lo[56] (net)                                    15.0364              0.0000     0.5264 r
  U1774/IN2 (MUX21X1)                                             0.0662   -0.0012 &   0.5252 r
  U1774/Q (MUX21X1)                                               0.4176    0.2300 @   0.7552 r
  io_cmd_o[9] (net)                             4     124.5692              0.0000     0.7552 r
  io_cmd_o[9] (out)                                               0.4176    0.0502 @   0.8054 r
  data arrival time                                                                    0.8054

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8054
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9054


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3298     0.3298
  fifo_0__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1582    0.0000     0.3298 r
  fifo_0__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0396    0.1873     0.5171 r
  fifo_0__mem_fifo/dff/data_o[37] (net)         2       5.0233              0.0000     0.5171 r
  fifo_0__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5171 r
  fifo_0__mem_fifo/data_o[37] (net)                     5.0233              0.0000     0.5171 r
  fifo_0__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_2)                   0.0000     0.5171 r
  fifo_lo[35] (net)                                     5.0233              0.0000     0.5171 r
  U1830/IN1 (MUX21X1)                                             0.0396    0.0000 &   0.5171 r
  U1830/Q (MUX21X1)                                               0.4319    0.2261 @   0.7431 r
  n2713 (net)                                   2     128.6300              0.0000     0.7431 r
  icc_place1798/INP (NBUFFX2)                                     0.4319   -0.0717 @   0.6714 r
  icc_place1798/Z (NBUFFX2)                                       0.1401    0.1611 @   0.8325 r
  mem_cmd_o[37] (net)                           4      71.0222              0.0000     0.8325 r
  mem_cmd_o[37] (out)                                             0.1401   -0.0269 @   0.8056 r
  data arrival time                                                                    0.8056

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8056
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9056


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2830     0.2830
  fifo_0__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.0717    0.0000     0.2830 r
  fifo_0__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.0402    0.1965     0.4795 f
  fifo_0__mem_fifo/dff/data_o[17] (net)         2       6.8358              0.0000     0.4795 f
  fifo_0__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4795 f
  fifo_0__mem_fifo/data_o[17] (net)                     6.8358              0.0000     0.4795 f
  fifo_0__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_2)                   0.0000     0.4795 f
  fifo_lo[15] (net)                                     6.8358              0.0000     0.4795 f
  U1790/IN1 (MUX21X1)                                             0.0402   -0.0021 &   0.4774 f
  U1790/Q (MUX21X1)                                               0.1889    0.1531 @   0.6305 f
  n2728 (net)                                   1      55.9853              0.0000     0.6305 f
  icc_place1833/INP (NBUFFX2)                                     0.1889   -0.0309 @   0.5996 f
  icc_place1833/Z (NBUFFX2)                                       0.2951    0.1944 @   0.7940 f
  io_cmd_o[17] (net)                            4     182.7177              0.0000     0.7940 f
  io_cmd_o[17] (out)                                              0.2951    0.0125 @   0.8065 f
  data arrival time                                                                    0.8065

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8065
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9065


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3144     0.3144
  fifo_0__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1499    0.0000     0.3144 r
  fifo_0__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.0403    0.1870     0.5015 r
  fifo_0__mem_fifo/dff/data_o[44] (net)         2       5.2439              0.0000     0.5015 r
  fifo_0__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5015 r
  fifo_0__mem_fifo/data_o[44] (net)                     5.2439              0.0000     0.5015 r
  fifo_0__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_2)                   0.0000     0.5015 r
  fifo_lo[42] (net)                                     5.2439              0.0000     0.5015 r
  U1844/IN1 (MUX21X1)                                             0.0403    0.0000 &   0.5015 r
  U1844/Q (MUX21X1)                                               0.2286    0.1607 @   0.6622 r
  n2707 (net)                                   2      67.4493              0.0000     0.6622 r
  icc_place1785/INP (NBUFFX2)                                     0.2286   -0.0295 @   0.6327 r
  icc_place1785/Z (NBUFFX2)                                       0.2925    0.1844 @   0.8172 r
  mem_cmd_o[44] (net)                           3     169.7544              0.0000     0.8172 r
  mem_cmd_o[44] (out)                                             0.2925   -0.0107 @   0.8065 r
  data arrival time                                                                    0.8065

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8065
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9065


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3304     0.3304
  fifo_0__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1582    0.0000     0.3304 r
  fifo_0__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0424    0.1891     0.5195 r
  fifo_0__mem_fifo/dff/data_o[40] (net)         2       6.0050              0.0000     0.5195 r
  fifo_0__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5195 r
  fifo_0__mem_fifo/data_o[40] (net)                     6.0050              0.0000     0.5195 r
  fifo_0__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_2)                   0.0000     0.5195 r
  fifo_lo[38] (net)                                     6.0050              0.0000     0.5195 r
  U1836/IN1 (MUX21X1)                                             0.0424    0.0000 &   0.5195 r
  U1836/Q (MUX21X1)                                               0.0337    0.0719     0.5914 r
  n5201 (net)                                   1       2.3366              0.0000     0.5914 r
  icc_place1793/INP (NBUFFX2)                                     0.0337    0.0000 &   0.5914 r
  icc_place1793/Z (NBUFFX2)                                       0.3280    0.1686 @   0.7600 r
  io_cmd_o[40] (net)                            5     196.8038              0.0000     0.7600 r
  io_cmd_o[40] (out)                                              0.3280    0.0471 @   0.8071 r
  data arrival time                                                                    0.8071

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8071
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9071


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[86]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3131     0.3131
  fifo_1__mem_fifo/dff/data_r_reg_86_/CLK (DFFX1)                 0.1529    0.0000     0.3131 r
  fifo_1__mem_fifo/dff/data_r_reg_86_/Q (DFFX1)                   0.0453    0.1906     0.5037 r
  fifo_1__mem_fifo/dff/data_o[86] (net)         2       7.0613              0.0000     0.5037 r
  fifo_1__mem_fifo/dff/data_o[86] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5037 r
  fifo_1__mem_fifo/data_o[86] (net)                     7.0613              0.0000     0.5037 r
  fifo_1__mem_fifo/data_o[86] (bsg_one_fifo_width_p570_3)                   0.0000     0.5037 r
  fifo_lo[126] (net)                                    7.0613              0.0000     0.5037 r
  U1915/IN2 (AND2X1)                                              0.0453    0.0001 &   0.5038 r
  U1915/Q (AND2X1)                                                0.0353    0.0586     0.5623 r
  n2685 (net)                                   1       4.3124              0.0000     0.5623 r
  icc_place1869/INP (NBUFFX2)                                     0.0353   -0.0007 &   0.5617 r
  icc_place1869/Z (NBUFFX2)                                       0.3511    0.1402 @   0.7019 r
  n2524 (net)                                   4     198.3182              0.0000     0.7019 r
  io_cmd_o[86] (out)                                              0.3511    0.1061 @   0.8080 r
  data arrival time                                                                    0.8080

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8080
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9080


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3148     0.3148
  fifo_0__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1497    0.0000     0.3148 r
  fifo_0__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.0521    0.2154     0.5302 f
  fifo_0__mem_fifo/dff/data_o[7] (net)          2      12.1702              0.0000     0.5302 f
  fifo_0__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5302 f
  fifo_0__mem_fifo/data_o[7] (net)                     12.1702              0.0000     0.5302 f
  fifo_0__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_2)                    0.0000     0.5302 f
  fifo_lo[5] (net)                                     12.1702              0.0000     0.5302 f
  U1770/IN1 (MUX21X1)                                             0.0521   -0.0014 &   0.5288 f
  U1770/Q (MUX21X1)                                               0.0579    0.0851     0.6139 f
  n2736 (net)                                   1      10.4338              0.0000     0.6139 f
  icc_place1846/INP (NBUFFX2)                                     0.0579   -0.0093 &   0.6046 f
  icc_place1846/Z (NBUFFX2)                                       0.3177    0.1613 @   0.7659 f
  mem_cmd_o[7] (net)                            4     190.5134              0.0000     0.7659 f
  mem_cmd_o[7] (out)                                              0.3177    0.0423 @   0.8082 f
  data arrival time                                                                    0.8082

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8082
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9082


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3131     0.3131
  fifo_1__mem_fifo/dff/data_r_reg_63_/CLK (DFFX1)                 0.1529    0.0000     0.3131 r
  fifo_1__mem_fifo/dff/data_r_reg_63_/Q (DFFX1)                   0.0428    0.1890     0.5020 r
  fifo_1__mem_fifo/dff/data_o[63] (net)         2       6.1697              0.0000     0.5020 r
  fifo_1__mem_fifo/dff/data_o[63] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5020 r
  fifo_1__mem_fifo/data_o[63] (net)                     6.1697              0.0000     0.5020 r
  fifo_1__mem_fifo/data_o[63] (bsg_one_fifo_width_p570_3)                   0.0000     0.5020 r
  fifo_lo[103] (net)                                    6.1697              0.0000     0.5020 r
  U1869/IN2 (AND2X1)                                              0.0428   -0.0007 &   0.5013 r
  U1869/Q (AND2X1)                                                0.0319    0.0560     0.5573 r
  n2698 (net)                                   1       3.1231              0.0000     0.5573 r
  icc_place1894/INP (NBUFFX2)                                     0.0319    0.0000 &   0.5574 r
  icc_place1894/Z (NBUFFX2)                                       0.3542    0.1331 @   0.6905 r
  io_cmd_o[63] (net)                            4     200.2656              0.0000     0.6905 r
  io_cmd_o[63] (out)                                              0.3542    0.1182 @   0.8087 r
  data arrival time                                                                    0.8087

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8087
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9087


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3077     0.3077
  fifo_1__mem_fifo/dff/data_r_reg_109_/CLK (DFFX1)                0.1516    0.0000     0.3077 r
  fifo_1__mem_fifo/dff/data_r_reg_109_/Q (DFFX1)                  0.0478    0.1920     0.4997 r
  fifo_1__mem_fifo/dff/data_o[109] (net)        2       8.0095              0.0000     0.4997 r
  fifo_1__mem_fifo/dff/data_o[109] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.4997 r
  fifo_1__mem_fifo/data_o[109] (net)                    8.0095              0.0000     0.4997 r
  fifo_1__mem_fifo/data_o[109] (bsg_one_fifo_width_p570_3)                  0.0000     0.4997 r
  fifo_lo[149] (net)                                    8.0095              0.0000     0.4997 r
  U1961/IN2 (AND2X1)                                              0.0478    0.0001 &   0.4998 r
  U1961/Q (AND2X1)                                                0.1838    0.1266 @   0.6264 r
  n2674 (net)                                   2      54.0783              0.0000     0.6264 r
  icc_place1917/INP (NBUFFX2)                                     0.1838   -0.0176 @   0.6088 r
  icc_place1917/Z (NBUFFX2)                                       0.3060    0.1792 @   0.7880 r
  mem_cmd_o[109] (net)                          3     177.3674              0.0000     0.7880 r
  mem_cmd_o[109] (out)                                            0.3060    0.0208 @   0.8088 r
  data arrival time                                                                    0.8088

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8088
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9088


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3090     0.3090
  fifo_1__mem_fifo/dff/data_r_reg_116_/CLK (DFFX1)                0.1517    0.0000     0.3090 r
  fifo_1__mem_fifo/dff/data_r_reg_116_/Q (DFFX1)                  0.0467    0.2119     0.5209 f
  fifo_1__mem_fifo/dff/data_o[116] (net)        2       9.7420              0.0000     0.5209 f
  fifo_1__mem_fifo/dff/data_o[116] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5209 f
  fifo_1__mem_fifo/data_o[116] (net)                    9.7420              0.0000     0.5209 f
  fifo_1__mem_fifo/data_o[116] (bsg_one_fifo_width_p570_3)                  0.0000     0.5209 f
  fifo_lo[156] (net)                                    9.7420              0.0000     0.5209 f
  U1975/IN2 (AND2X1)                                              0.0467   -0.0033 &   0.5176 f
  U1975/Q (AND2X1)                                                0.0306    0.0593     0.5768 f
  n2671 (net)                                   1       3.5016              0.0000     0.5768 f
  icc_place1909/INP (NBUFFX2)                                     0.0306    0.0000 &   0.5769 f
  icc_place1909/Z (NBUFFX2)                                       0.3474    0.1353 @   0.7121 f
  n2564 (net)                                   2     203.4888              0.0000     0.7121 f
  mem_cmd_o[116] (out)                                            0.3474    0.0968 @   0.8090 f
  data arrival time                                                                    0.8090

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8090
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9090


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3371     0.3371
  fifo_1__mem_fifo/dff/data_r_reg_119_/CLK (DFFX1)                0.1584    0.0000     0.3371 r
  fifo_1__mem_fifo/dff/data_r_reg_119_/Q (DFFX1)                  0.0402    0.2078     0.5449 f
  fifo_1__mem_fifo/dff/data_o[119] (net)        2       6.8908              0.0000     0.5449 f
  fifo_1__mem_fifo/dff/data_o[119] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5449 f
  fifo_1__mem_fifo/data_o[119] (net)                    6.8908              0.0000     0.5449 f
  fifo_1__mem_fifo/data_o[119] (bsg_one_fifo_width_p570_3)                  0.0000     0.5449 f
  fifo_lo[159] (net)                                    6.8908              0.0000     0.5449 f
  U1981/IN2 (AND2X1)                                              0.0402    0.0000 &   0.5450 f
  U1981/Q (AND2X1)                                                0.3927    0.2371 @   0.7821 f
  n2668 (net)                                   4     118.5721              0.0000     0.7821 f
  mem_cmd_o[119] (out)                                            0.3927    0.0287 @   0.8108 f
  data arrival time                                                                    0.8108

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8108
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9108


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1397    0.0000     0.3079 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2322    0.3007 @   0.6086 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      82.8366              0.0000     0.6086 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6086 f
  fifo_1__mem_fifo/v_o (net)                           82.8366              0.0000     0.6086 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6086 f
  fifo_v_lo[1] (net)                                   82.8366              0.0000     0.6086 f
  U1959/IN1 (AND2X1)                                              0.2322   -0.0029 @   0.6057 f
  U1959/Q (AND2X1)                                                0.3205    0.2205 @   0.8262 f
  io_cmd_o[108] (net)                           3      94.7277              0.0000     0.8262 f
  io_cmd_o[108] (out)                                             0.3205   -0.0152 @   0.8109 f
  data arrival time                                                                    0.8109

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8109
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9109


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3227     0.3227
  fifo_1__mem_fifo/dff/data_r_reg_0_/CLK (DFFX1)                  0.1613    0.0000     0.3227 r
  fifo_1__mem_fifo/dff/data_r_reg_0_/Q (DFFX1)                    0.0598    0.1995     0.5222 r
  fifo_1__mem_fifo/dff/data_o[0] (net)          2      12.5993              0.0000     0.5222 r
  fifo_1__mem_fifo/dff/data_o[0] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5222 r
  fifo_1__mem_fifo/data_o[0] (net)                     12.5993              0.0000     0.5222 r
  fifo_1__mem_fifo/data_o[0] (bsg_one_fifo_width_p570_3)                    0.0000     0.5222 r
  fifo_lo[48] (net)                                    12.5993              0.0000     0.5222 r
  U5080/IN2 (AND2X1)                                              0.0598   -0.0018 &   0.5204 r
  U5080/Q (AND2X1)                                                0.0538    0.0714     0.5918 r
  n2740 (net)                                   1      10.7193              0.0000     0.5918 r
  icc_place1927/INP (NBUFFX2)                                     0.0538   -0.0066 &   0.5852 r
  icc_place1927/Z (NBUFFX2)                                       0.3095    0.1450 @   0.7303 r
  io_cmd_o[0] (net)                             4     178.4103              0.0000     0.7303 r
  io_cmd_o[0] (out)                                               0.3095    0.0810 @   0.8112 r
  data arrival time                                                                    0.8112

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8112
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9112


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2843     0.2843
  fifo_1__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.0717    0.0000     0.2843 r
  fifo_1__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.0400    0.1963     0.4807 f
  fifo_1__mem_fifo/dff/data_o[17] (net)         2       6.7385              0.0000     0.4807 f
  fifo_1__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4807 f
  fifo_1__mem_fifo/data_o[17] (net)                     6.7385              0.0000     0.4807 f
  fifo_1__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_3)                   0.0000     0.4807 f
  fifo_lo[64] (net)                                     6.7385              0.0000     0.4807 f
  U1790/IN2 (MUX21X1)                                             0.0400    0.0001 &   0.4807 f
  U1790/Q (MUX21X1)                                               0.1889    0.1545 @   0.6353 f
  n2728 (net)                                   1      55.9853              0.0000     0.6353 f
  icc_place1833/INP (NBUFFX2)                                     0.1889   -0.0309 @   0.6044 f
  icc_place1833/Z (NBUFFX2)                                       0.2951    0.1944 @   0.7988 f
  io_cmd_o[17] (net)                            4     182.7177              0.0000     0.7988 f
  io_cmd_o[17] (out)                                              0.2951    0.0125 @   0.8113 f
  data arrival time                                                                    0.8113

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8113
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9113


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2826     0.2826
  fifo_1__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.0717    0.0000     0.2826 r
  fifo_1__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0505    0.1833     0.4659 r
  fifo_1__mem_fifo/dff/data_o[29] (net)         2       8.9922              0.0000     0.4659 r
  fifo_1__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4659 r
  fifo_1__mem_fifo/data_o[29] (net)                     8.9922              0.0000     0.4659 r
  fifo_1__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_3)                   0.0000     0.4659 r
  fifo_lo[76] (net)                                     8.9922              0.0000     0.4659 r
  U1814/IN2 (MUX21X1)                                             0.0505   -0.0011 &   0.4648 r
  U1814/Q (MUX21X1)                                               0.3192    0.1972 @   0.6620 r
  n2719 (net)                                   2      95.6411              0.0000     0.6620 r
  icc_place1810/INP (NBUFFX2)                                     0.3192   -0.0494 @   0.6126 r
  icc_place1810/Z (NBUFFX2)                                       0.2939    0.1759 @   0.7885 r
  io_cmd_o[29] (net)                            1     159.2051              0.0000     0.7885 r
  io_cmd_o[29] (out)                                              0.2939    0.0239 @   0.8124 r
  data arrival time                                                                    0.8124

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8124
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9124


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  fifo_1__mem_fifo/dff/data_r_reg_64_/CLK (DFFX1)                 0.1529    0.0000     0.3130 r
  fifo_1__mem_fifo/dff/data_r_reg_64_/Q (DFFX1)                   0.0379    0.2055     0.5185 f
  fifo_1__mem_fifo/dff/data_o[64] (net)         2       5.8878              0.0000     0.5185 f
  fifo_1__mem_fifo/dff/data_o[64] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5185 f
  fifo_1__mem_fifo/data_o[64] (net)                     5.8878              0.0000     0.5185 f
  fifo_1__mem_fifo/data_o[64] (bsg_one_fifo_width_p570_3)                   0.0000     0.5185 f
  fifo_lo[104] (net)                                    5.8878              0.0000     0.5185 f
  U1871/IN2 (AND2X1)                                              0.0379    0.0000 &   0.5185 f
  U1871/Q (AND2X1)                                                0.4996    0.2636 @   0.7821 f
  io_cmd_o[64] (net)                            4     145.1366              0.0000     0.7821 f
  U1872/INP (NBUFFX2)                                             0.4996   -0.0538 @   0.7283 f
  U1872/Z (NBUFFX2)                                               0.0409    0.0845     0.8127 f
  mem_cmd_o[64] (net)                           1       0.9344              0.0000     0.8127 f
  mem_cmd_o[64] (out)                                             0.0409    0.0000 &   0.8127 f
  data arrival time                                                                    0.8127

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8127
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9127


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3232     0.3232
  fifo_0__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.1613    0.0000     0.3232 r
  fifo_0__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.0358    0.2045     0.5277 f
  fifo_0__mem_fifo/dff/data_o[36] (net)         2       4.9993              0.0000     0.5277 f
  fifo_0__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5277 f
  fifo_0__mem_fifo/data_o[36] (net)                     4.9993              0.0000     0.5277 f
  fifo_0__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_2)                   0.0000     0.5277 f
  fifo_lo[34] (net)                                     4.9993              0.0000     0.5277 f
  U1828/IN1 (MUX21X1)                                             0.0358    0.0000 &   0.5277 f
  U1828/Q (MUX21X1)                                               0.4083    0.2400 @   0.7677 f
  n2714 (net)                                   5     125.1100              0.0000     0.7677 f
  io_cmd_o[36] (out)                                              0.4083    0.0450 @   0.8128 f
  data arrival time                                                                    0.8128

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8128
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9128


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2844     0.2844
  fifo_1__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.0717    0.0000     0.2844 r
  fifo_1__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.0488    0.2026     0.4870 f
  fifo_1__mem_fifo/dff/data_o[27] (net)         2      10.6557              0.0000     0.4870 f
  fifo_1__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4870 f
  fifo_1__mem_fifo/data_o[27] (net)                    10.6557              0.0000     0.4870 f
  fifo_1__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_3)                   0.0000     0.4870 f
  fifo_lo[74] (net)                                    10.6557              0.0000     0.4870 f
  U1810/IN2 (MUX21X1)                                             0.0488    0.0002 &   0.4872 f
  U1810/Q (MUX21X1)                                               0.0443    0.0756     0.5628 f
  n2720 (net)                                   1       5.7011              0.0000     0.5628 f
  icc_place1812/INP (NBUFFX2)                                     0.0443    0.0001 &   0.5629 f
  icc_place1812/Z (NBUFFX2)                                       0.3270    0.1358 @   0.6987 f
  n2467 (net)                                   5     190.5558              0.0000     0.6987 f
  mem_cmd_o[27] (out)                                             0.3270    0.1146 @   0.8133 f
  data arrival time                                                                    0.8133

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8133
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9133


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2833     0.2833
  fifo_1__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.0717    0.0000     0.2833 r
  fifo_1__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0590    0.2096     0.4930 f
  fifo_1__mem_fifo/dff/data_o[38] (net)         2      15.2782              0.0000     0.4930 f
  fifo_1__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4930 f
  fifo_1__mem_fifo/data_o[38] (net)                    15.2782              0.0000     0.4930 f
  fifo_1__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_3)                   0.0000     0.4930 f
  fifo_lo[85] (net)                                    15.2782              0.0000     0.4930 f
  U1832/IN2 (MUX21X1)                                             0.0590   -0.0016 &   0.4913 f
  U1832/Q (MUX21X1)                                               0.2491    0.1853 @   0.6766 f
  n2712 (net)                                   2      75.6829              0.0000     0.6766 f
  icc_place1797/INP (NBUFFX2)                                     0.2491   -0.0537 @   0.6229 f
  icc_place1797/Z (NBUFFX2)                                       0.2711    0.1615 @   0.7844 f
  mem_cmd_o[38] (net)                           1     155.0376              0.0000     0.7844 f
  mem_cmd_o[38] (out)                                             0.2711    0.0290 @   0.8134 f
  data arrival time                                                                    0.8134

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8134
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9134


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1397    0.0000     0.3079 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2322    0.3007 @   0.6086 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      82.8366              0.0000     0.6086 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6086 f
  fifo_1__mem_fifo/v_o (net)                           82.8366              0.0000     0.6086 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6086 f
  fifo_v_lo[1] (net)                                   82.8366              0.0000     0.6086 f
  U1931/IN1 (AND2X1)                                              0.2322   -0.0037 @   0.6049 f
  U1931/Q (AND2X1)                                                0.0389    0.0851     0.6900 f
  n2682 (net)                                   1       6.3729              0.0000     0.6900 f
  icc_place1866/INP (NBUFFX2)                                     0.0389    0.0001 &   0.6901 f
  icc_place1866/Z (NBUFFX2)                                       0.3775    0.1469 @   0.8370 f
  io_cmd_o[94] (net)                            4     221.7957              0.0000     0.8370 f
  io_cmd_o[94] (out)                                              0.3775   -0.0229 @   0.8141 f
  data arrival time                                                                    0.8141

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8141
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9141


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3119     0.3119
  fifo_1__mem_fifo/dff/data_r_reg_58_/CLK (DFFX1)                 0.1529    0.0000     0.3119 r
  fifo_1__mem_fifo/dff/data_r_reg_58_/Q (DFFX1)                   0.0398    0.2070     0.5189 f
  fifo_1__mem_fifo/dff/data_o[58] (net)         2       6.7241              0.0000     0.5189 f
  fifo_1__mem_fifo/dff/data_o[58] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5189 f
  fifo_1__mem_fifo/data_o[58] (net)                     6.7241              0.0000     0.5189 f
  fifo_1__mem_fifo/data_o[58] (bsg_one_fifo_width_p570_3)                   0.0000     0.5189 f
  fifo_lo[98] (net)                                     6.7241              0.0000     0.5189 f
  U1858/IN2 (AND2X1)                                              0.0398   -0.0006 &   0.5183 f
  U1858/Q (AND2X1)                                                0.1801    0.1361 @   0.6543 f
  n2701 (net)                                   2      52.1055              0.0000     0.6543 f
  icc_place1900/INP (NBUFFX2)                                     0.1801   -0.0055 @   0.6488 f
  icc_place1900/Z (NBUFFX2)                                       0.2205    0.1467 @   0.7955 f
  mem_cmd_o[58] (net)                           3     126.0244              0.0000     0.7955 f
  mem_cmd_o[58] (out)                                             0.2205    0.0187 @   0.8142 f
  data arrival time                                                                    0.8142

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8142
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9142


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3232     0.3232
  fifo_0__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1613    0.0000     0.3232 r
  fifo_0__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.0344    0.2034     0.5266 f
  fifo_0__mem_fifo/dff/data_o[34] (net)         2       4.3982              0.0000     0.5266 f
  fifo_0__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5266 f
  fifo_0__mem_fifo/data_o[34] (net)                     4.3982              0.0000     0.5266 f
  fifo_0__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_2)                   0.0000     0.5266 f
  fifo_lo[32] (net)                                     4.3982              0.0000     0.5266 f
  U1824/IN1 (MUX21X1)                                             0.0344    0.0000 &   0.5266 f
  U1824/Q (MUX21X1)                                               0.0416    0.0695     0.5961 f
  n2715 (net)                                   1       4.7642              0.0000     0.5961 f
  icc_place1802/INP (NBUFFX2)                                     0.0416    0.0001 &   0.5962 f
  icc_place1802/Z (NBUFFX2)                                       0.3770    0.1385 @   0.7347 f
  n2457 (net)                                   2     222.1096              0.0000     0.7347 f
  io_cmd_o[34] (out)                                              0.3770    0.0797 @   0.8144 f
  data arrival time                                                                    0.8144

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8144
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9144


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff/data_r_reg_71_/CLK (DFFX1)                 0.1515    0.0000     0.3079 r
  fifo_1__mem_fifo/dff/data_r_reg_71_/Q (DFFX1)                   0.0446    0.1900     0.4979 r
  fifo_1__mem_fifo/dff/data_o[71] (net)         2       6.8081              0.0000     0.4979 r
  fifo_1__mem_fifo/dff/data_o[71] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4979 r
  fifo_1__mem_fifo/data_o[71] (net)                     6.8081              0.0000     0.4979 r
  fifo_1__mem_fifo/data_o[71] (bsg_one_fifo_width_p570_3)                   0.0000     0.4979 r
  fifo_lo[111] (net)                                    6.8081              0.0000     0.4979 r
  U1885/IN2 (AND2X1)                                              0.0446    0.0000 &   0.4980 r
  U1885/Q (AND2X1)                                                0.0312    0.0557     0.5537 r
  n2693 (net)                                   1       2.8683              0.0000     0.5537 r
  icc_place1884/INP (NBUFFX2)                                     0.0312    0.0000 &   0.5537 r
  icc_place1884/Z (NBUFFX2)                                       0.3589    0.1313 @   0.6850 r
  io_cmd_o[71] (net)                            4     203.3217              0.0000     0.6850 r
  io_cmd_o[71] (out)                                              0.3589    0.1294 @   0.8144 r
  data arrival time                                                                    0.8144

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8144
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9144


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3137     0.3137
  fifo_0__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1493    0.0000     0.3137 r
  fifo_0__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.0482    0.1921     0.5058 r
  fifo_0__mem_fifo/dff/data_o[15] (net)         2       8.1590              0.0000     0.5058 r
  fifo_0__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5058 r
  fifo_0__mem_fifo/data_o[15] (net)                     8.1590              0.0000     0.5058 r
  fifo_0__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_2)                   0.0000     0.5058 r
  fifo_lo[13] (net)                                     8.1590              0.0000     0.5058 r
  U1786/IN1 (MUX21X1)                                             0.0482    0.0001 &   0.5059 r
  U1786/Q (MUX21X1)                                               0.1979    0.1511 @   0.6570 r
  n2730 (net)                                   1      57.8981              0.0000     0.6570 r
  icc_place1836/INP (NBUFFX2)                                     0.1979   -0.0440 @   0.6130 r
  icc_place1836/Z (NBUFFX2)                                       0.3371    0.1969 @   0.8099 r
  mem_cmd_o[15] (net)                           4     198.5579              0.0000     0.8099 r
  mem_cmd_o[15] (out)                                             0.3371    0.0049 @   0.8148 r
  data arrival time                                                                    0.8148

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8148
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9148


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3116     0.3116
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)                 0.1534    0.0000     0.3116 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)                   0.0422    0.1886     0.5002 r
  fifo_1__mem_fifo/dff/data_o[92] (net)         2       5.9495              0.0000     0.5002 r
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5002 r
  fifo_1__mem_fifo/data_o[92] (net)                     5.9495              0.0000     0.5002 r
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)                   0.0000     0.5002 r
  fifo_lo[132] (net)                                    5.9495              0.0000     0.5002 r
  U1927/IN2 (AND2X1)                                              0.0422    0.0000 &   0.5003 r
  U1927/Q (AND2X1)                                                0.3991    0.2211 @   0.7213 r
  io_cmd_o[92] (net)                            4     126.9664              0.0000     0.7213 r
  U1928/INP (NBUFFX2)                                             0.3991   -0.0396 @   0.6818 r
  U1928/Z (NBUFFX2)                                               0.0847    0.1297 @   0.8115 r
  mem_cmd_o[92] (net)                           1      31.4967              0.0000     0.8115 r
  mem_cmd_o[92] (out)                                             0.0850    0.0034 @   0.8148 r
  data arrival time                                                                    0.8148

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8148
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9148


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3078     0.3078
  fifo_1__mem_fifo/dff/data_r_reg_89_/CLK (DFFX1)                 0.1515    0.0000     0.3078 r
  fifo_1__mem_fifo/dff/data_r_reg_89_/Q (DFFX1)                   0.0437    0.1895     0.4972 r
  fifo_1__mem_fifo/dff/data_o[89] (net)         2       6.4985              0.0000     0.4972 r
  fifo_1__mem_fifo/dff/data_o[89] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4972 r
  fifo_1__mem_fifo/data_o[89] (net)                     6.4985              0.0000     0.4972 r
  fifo_1__mem_fifo/data_o[89] (bsg_one_fifo_width_p570_3)                   0.0000     0.4972 r
  fifo_lo[129] (net)                                    6.4985              0.0000     0.4972 r
  U1921/IN2 (AND2X1)                                              0.0437    0.0000 &   0.4973 r
  U1921/Q (AND2X1)                                                0.3483    0.1875 @   0.6847 r
  io_cmd_o[89] (net)                            4     105.7936              0.0000     0.6847 r
  U1922/INP (NBUFFX2)                                             0.3483    0.0322 @   0.7169 r
  U1922/Z (NBUFFX2)                                               0.0584    0.1116 @   0.8285 r
  mem_cmd_o[89] (net)                           1      16.1183              0.0000     0.8285 r
  mem_cmd_o[89] (out)                                             0.0584   -0.0135 @   0.8150 r
  data arrival time                                                                    0.8150

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8150
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9150


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3131     0.3131
  fifo_1__mem_fifo/dff/data_r_reg_81_/CLK (DFFX1)                 0.1529    0.0000     0.3131 r
  fifo_1__mem_fifo/dff/data_r_reg_81_/Q (DFFX1)                   0.0436    0.1895     0.5026 r
  fifo_1__mem_fifo/dff/data_o[81] (net)         2       6.4567              0.0000     0.5026 r
  fifo_1__mem_fifo/dff/data_o[81] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5026 r
  fifo_1__mem_fifo/data_o[81] (net)                     6.4567              0.0000     0.5026 r
  fifo_1__mem_fifo/data_o[81] (bsg_one_fifo_width_p570_3)                   0.0000     0.5026 r
  fifo_lo[121] (net)                                    6.4567              0.0000     0.5026 r
  U1905/IN2 (AND2X1)                                              0.0436    0.0000 &   0.5027 r
  U1905/Q (AND2X1)                                                0.0450    0.0647     0.5673 r
  n2688 (net)                                   1       7.6964              0.0000     0.5673 r
  icc_place1874/INP (NBUFFX2)                                     0.0450    0.0002 &   0.5675 r
  icc_place1874/Z (NBUFFX2)                                       0.3478    0.1355 @   0.7030 r
  mem_cmd_o[81] (net)                           4     197.2945              0.0000     0.7030 r
  mem_cmd_o[81] (out)                                             0.3478    0.1125 @   0.8155 r
  data arrival time                                                                    0.8155

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8155
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9155


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3298     0.3298
  fifo_0__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1582    0.0000     0.3298 r
  fifo_0__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0344    0.2031     0.5329 f
  fifo_0__mem_fifo/dff/data_o[37] (net)         2       4.3975              0.0000     0.5329 f
  fifo_0__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5329 f
  fifo_0__mem_fifo/data_o[37] (net)                     4.3975              0.0000     0.5329 f
  fifo_0__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_2)                   0.0000     0.5329 f
  fifo_lo[35] (net)                                     4.3975              0.0000     0.5329 f
  U1830/IN1 (MUX21X1)                                             0.0344    0.0000 &   0.5329 f
  U1830/Q (MUX21X1)                                               0.4221    0.2413 @   0.7742 f
  n2713 (net)                                   2     128.5100              0.0000     0.7742 f
  icc_place1798/INP (NBUFFX2)                                     0.4221   -0.0725 @   0.7017 f
  icc_place1798/Z (NBUFFX2)                                       0.1301    0.1400 @   0.8417 f
  mem_cmd_o[37] (net)                           4      70.0311              0.0000     0.8417 f
  mem_cmd_o[37] (out)                                             0.1301   -0.0257 @   0.8161 f
  data arrival time                                                                    0.8161

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8161
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9161


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3077     0.3077
  fifo_1__mem_fifo/dff/data_r_reg_117_/CLK (DFFX1)                0.1515    0.0000     0.3077 r
  fifo_1__mem_fifo/dff/data_r_reg_117_/Q (DFFX1)                  0.0441    0.1897     0.4974 r
  fifo_1__mem_fifo/dff/data_o[117] (net)        2       6.6122              0.0000     0.4974 r
  fifo_1__mem_fifo/dff/data_o[117] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.4974 r
  fifo_1__mem_fifo/data_o[117] (net)                    6.6122              0.0000     0.4974 r
  fifo_1__mem_fifo/data_o[117] (bsg_one_fifo_width_p570_3)                  0.0000     0.4974 r
  fifo_lo[157] (net)                                    6.6122              0.0000     0.4974 r
  U1977/IN2 (AND2X1)                                              0.0441    0.0000 &   0.4974 r
  U1977/Q (AND2X1)                                                0.0567    0.0712     0.5687 r
  n2670 (net)                                   1      11.8849              0.0000     0.5687 r
  icc_place1908/INP (NBUFFX2)                                     0.0567   -0.0060 &   0.5627 r
  icc_place1908/Z (NBUFFX2)                                       0.3396    0.1343 @   0.6969 r
  io_cmd_o[117] (net)                           4     192.0666              0.0000     0.6969 r
  io_cmd_o[117] (out)                                             0.3396    0.1194 @   0.8164 r
  data arrival time                                                                    0.8164

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8164
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9164


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3131     0.3131
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)                 0.1529    0.0000     0.3131 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)                   0.0361    0.2040     0.5171 f
  fifo_1__mem_fifo/dff/data_o[78] (net)         2       5.1247              0.0000     0.5171 f
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5171 f
  fifo_1__mem_fifo/data_o[78] (net)                     5.1247              0.0000     0.5171 f
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)                   0.0000     0.5171 f
  fifo_lo[118] (net)                                    5.1247              0.0000     0.5171 f
  U1899/IN2 (AND2X1)                                              0.0361    0.0000 &   0.5172 f
  U1899/Q (AND2X1)                                                0.1689    0.1302 @   0.6473 f
  n2690 (net)                                   2      47.8971              0.0000     0.6473 f
  icc_place1879/INP (NBUFFX2)                                     0.1689    0.0069 @   0.6543 f
  icc_place1879/Z (NBUFFX2)                                       0.2562    0.1495 @   0.8038 f
  mem_cmd_o[78] (net)                           1     147.0196              0.0000     0.8038 f
  mem_cmd_o[78] (out)                                             0.2562    0.0134 @   0.8172 f
  data arrival time                                                                    0.8172

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8172
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9172


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3077     0.3077
  fifo_1__mem_fifo/dff/data_r_reg_109_/CLK (DFFX1)                0.1516    0.0000     0.3077 r
  fifo_1__mem_fifo/dff/data_r_reg_109_/Q (DFFX1)                  0.0478    0.1920     0.4997 r
  fifo_1__mem_fifo/dff/data_o[109] (net)        2       8.0095              0.0000     0.4997 r
  fifo_1__mem_fifo/dff/data_o[109] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.4997 r
  fifo_1__mem_fifo/data_o[109] (net)                    8.0095              0.0000     0.4997 r
  fifo_1__mem_fifo/data_o[109] (bsg_one_fifo_width_p570_3)                  0.0000     0.4997 r
  fifo_lo[149] (net)                                    8.0095              0.0000     0.4997 r
  U1961/IN2 (AND2X1)                                              0.0478    0.0001 &   0.4998 r
  U1961/Q (AND2X1)                                                0.1838    0.1266 @   0.6264 r
  n2674 (net)                                   2      54.0783              0.0000     0.6264 r
  icc_place1918/INP (NBUFFX2)                                     0.1838   -0.0169 @   0.6095 r
  icc_place1918/Z (NBUFFX2)                                       0.2822    0.1530 @   0.7625 r
  io_cmd_o[109] (net)                           1     154.9890              0.0000     0.7625 r
  io_cmd_o[109] (out)                                             0.2822    0.0549 @   0.8174 r
  data arrival time                                                                    0.8174

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8174
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9174


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3226     0.3226
  fifo_1__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1612    0.0000     0.3226 r
  fifo_1__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.0497    0.2147     0.5373 f
  fifo_1__mem_fifo/dff/data_o[7] (net)          2      11.0896              0.0000     0.5373 f
  fifo_1__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5373 f
  fifo_1__mem_fifo/data_o[7] (net)                     11.0896              0.0000     0.5373 f
  fifo_1__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_3)                    0.0000     0.5373 f
  fifo_lo[54] (net)                                    11.0896              0.0000     0.5373 f
  U1770/IN2 (MUX21X1)                                             0.0497    0.0003 &   0.5376 f
  U1770/Q (MUX21X1)                                               0.0579    0.0857     0.6232 f
  n2736 (net)                                   1      10.4338              0.0000     0.6232 f
  icc_place1846/INP (NBUFFX2)                                     0.0579   -0.0093 &   0.6139 f
  icc_place1846/Z (NBUFFX2)                                       0.3177    0.1613 @   0.7752 f
  mem_cmd_o[7] (net)                            4     190.5134              0.0000     0.7752 f
  mem_cmd_o[7] (out)                                              0.3177    0.0423 @   0.8175 f
  data arrival time                                                                    0.8175

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8175
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9175


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2833     0.2833
  fifo_1__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.0717    0.0000     0.2833 r
  fifo_1__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0499    0.2033     0.4866 f
  fifo_1__mem_fifo/dff/data_o[22] (net)         2      11.1426              0.0000     0.4866 f
  fifo_1__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4866 f
  fifo_1__mem_fifo/data_o[22] (net)                    11.1426              0.0000     0.4866 f
  fifo_1__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_3)                   0.0000     0.4866 f
  fifo_lo[69] (net)                                    11.1426              0.0000     0.4866 f
  U1800/IN2 (MUX21X1)                                             0.0499   -0.0004 &   0.4862 f
  U1800/Q (MUX21X1)                                               0.1916    0.1580 @   0.6443 f
  n2724 (net)                                   2      56.9630              0.0000     0.6443 f
  icc_place1824/INP (NBUFFX2)                                     0.1916   -0.0334 @   0.6109 f
  icc_place1824/Z (NBUFFX2)                                       0.2827    0.1534 @   0.7643 f
  mem_cmd_o[22] (net)                           1     161.1629              0.0000     0.7643 f
  mem_cmd_o[22] (out)                                             0.2827    0.0539 @   0.8183 f
  data arrival time                                                                    0.8183

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8183
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9183


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3141     0.3141
  fifo_0__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1493    0.0000     0.3141 r
  fifo_0__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.0528    0.2158     0.5299 f
  fifo_0__mem_fifo/dff/data_o[9] (net)          2      12.4669              0.0000     0.5299 f
  fifo_0__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5299 f
  fifo_0__mem_fifo/data_o[9] (net)                     12.4669              0.0000     0.5299 f
  fifo_0__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_2)                    0.0000     0.5299 f
  fifo_lo[7] (net)                                     12.4669              0.0000     0.5299 f
  U1774/IN1 (MUX21X1)                                             0.0528   -0.0012 &   0.5287 f
  U1774/Q (MUX21X1)                                               0.4062    0.2396 @   0.7683 f
  io_cmd_o[9] (net)                             4     123.8234              0.0000     0.7683 f
  io_cmd_o[9] (out)                                               0.4062    0.0500 @   0.8183 f
  data arrival time                                                                    0.8183

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8183
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9183


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2843     0.2843
  fifo_1__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.0717    0.0000     0.2843 r
  fifo_1__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.0493    0.2029     0.4872 f
  fifo_1__mem_fifo/dff/data_o[31] (net)         2      10.8812              0.0000     0.4872 f
  fifo_1__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4872 f
  fifo_1__mem_fifo/data_o[31] (net)                    10.8812              0.0000     0.4872 f
  fifo_1__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_3)                   0.0000     0.4872 f
  fifo_lo[78] (net)                                    10.8812              0.0000     0.4872 f
  U1818/IN2 (MUX21X1)                                             0.0493    0.0002 &   0.4874 f
  U1818/Q (MUX21X1)                                               0.1290    0.1271 @   0.6146 f
  n2717 (net)                                   1      35.3104              0.0000     0.6146 f
  icc_place1807/INP (NBUFFX2)                                     0.1290   -0.0136 @   0.6009 f
  icc_place1807/Z (NBUFFX2)                                       0.2648    0.1499 @   0.7508 f
  mem_cmd_o[31] (net)                           4     154.0473              0.0000     0.7508 f
  mem_cmd_o[31] (out)                                             0.2648    0.0683 @   0.8191 f
  data arrival time                                                                    0.8191

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8191
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9191


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3076     0.3076
  fifo_1__mem_fifo/dff/data_r_reg_108_/CLK (DFFX1)                0.1516    0.0000     0.3076 r
  fifo_1__mem_fifo/dff/data_r_reg_108_/Q (DFFX1)                  0.0791    0.2088     0.5164 r
  fifo_1__mem_fifo/dff/data_o[108] (net)        3      19.9198              0.0000     0.5164 r
  fifo_1__mem_fifo/dff/data_o[108] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5164 r
  fifo_1__mem_fifo/data_o[108] (net)                   19.9198              0.0000     0.5164 r
  fifo_1__mem_fifo/data_o[108] (bsg_one_fifo_width_p570_3)                  0.0000     0.5164 r
  fifo_lo[148] (net)                                   19.9198              0.0000     0.5164 r
  icc_place2008/IN2 (AND2X1)                                      0.0791    0.0009 &   0.5173 r
  icc_place2008/Q (AND2X1)                                        0.3958    0.2057 @   0.7230 r
  n2744 (net)                                   1     119.3141              0.0000     0.7230 r
  U1960/INP (NBUFFX2)                                             0.3958   -0.0633 @   0.6597 r
  U1960/Z (NBUFFX2)                                               0.1284    0.1462 @   0.8059 r
  mem_cmd_o[108] (net)                          1      58.9303              0.0000     0.8059 r
  mem_cmd_o[108] (out)                                            0.1284    0.0134 @   0.8193 r
  data arrival time                                                                    0.8193

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8193
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9193


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3117     0.3117
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)                 0.1529    0.0000     0.3117 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)                   0.0397    0.1869     0.4986 r
  fifo_1__mem_fifo/dff/data_o[82] (net)         2       5.0510              0.0000     0.4986 r
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4986 r
  fifo_1__mem_fifo/data_o[82] (net)                     5.0510              0.0000     0.4986 r
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)                   0.0000     0.4986 r
  fifo_lo[122] (net)                                    5.0510              0.0000     0.4986 r
  U1907/IN2 (AND2X1)                                              0.0397    0.0000 &   0.4987 r
  U1907/Q (AND2X1)                                                0.0436    0.0633     0.5620 r
  n2687 (net)                                   1       7.2194              0.0000     0.5620 r
  icc_place1873/INP (NBUFFX2)                                     0.0436   -0.0018 &   0.5602 r
  icc_place1873/Z (NBUFFX2)                                       0.3650    0.1424 @   0.7026 r
  io_cmd_o[82] (net)                            4     208.0535              0.0000     0.7026 r
  icc_place2026/INP (NBUFFX2)                                     0.3650    0.0208 @   0.7235 r
  icc_place2026/Z (NBUFFX2)                                       0.0406    0.0966     0.8200 r
  mem_cmd_o[82] (net)                           1       0.8229              0.0000     0.8200 r
  mem_cmd_o[82] (out)                                             0.0406    0.0000 &   0.8200 r
  data arrival time                                                                    0.8200

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8200
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9200


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1397    0.0000     0.3079 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2740    0.2852 @   0.5931 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      83.8294              0.0000     0.5931 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.5931 r
  fifo_1__mem_fifo/v_o (net)                           83.8294              0.0000     0.5931 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.5931 r
  fifo_v_lo[1] (net)                                   83.8294              0.0000     0.5931 r
  U1967/IN1 (AND2X1)                                              0.2740   -0.0127 @   0.5805 r
  U1967/Q (AND2X1)                                                0.3249    0.2152 @   0.7956 r
  io_cmd_o[112] (net)                           4      98.4931              0.0000     0.7956 r
  io_cmd_o[112] (out)                                             0.3249    0.0245 @   0.8201 r
  data arrival time                                                                    0.8201

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8201
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9201


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3144     0.3144
  fifo_0__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.1499    0.0000     0.3144 r
  fifo_0__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.0341    0.2021     0.5166 f
  fifo_0__mem_fifo/dff/data_o[5] (net)          2       4.2491              0.0000     0.5166 f
  fifo_0__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5166 f
  fifo_0__mem_fifo/data_o[5] (net)                      4.2491              0.0000     0.5166 f
  fifo_0__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_2)                    0.0000     0.5166 f
  fifo_lo[3] (net)                                      4.2491              0.0000     0.5166 f
  U1766/IN1 (MUX21X1)                                             0.0341    0.0000 &   0.5166 f
  U1766/Q (MUX21X1)                                               0.4346    0.2456 @   0.7622 f
  n2737 (net)                                   4     132.2181              0.0000     0.7622 f
  mem_cmd_o[5] (out)                                              0.4346    0.0580 @   0.8202 f
  data arrival time                                                                    0.8202

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8202
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9202


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  fifo_1__mem_fifo/dff/data_r_reg_67_/CLK (DFFX1)                 0.1529    0.0000     0.3130 r
  fifo_1__mem_fifo/dff/data_r_reg_67_/Q (DFFX1)                   0.0445    0.1900     0.5030 r
  fifo_1__mem_fifo/dff/data_o[67] (net)         2       6.7586              0.0000     0.5030 r
  fifo_1__mem_fifo/dff/data_o[67] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5030 r
  fifo_1__mem_fifo/data_o[67] (net)                     6.7586              0.0000     0.5030 r
  fifo_1__mem_fifo/data_o[67] (bsg_one_fifo_width_p570_3)                   0.0000     0.5030 r
  fifo_lo[107] (net)                                    6.7586              0.0000     0.5030 r
  U1877/IN2 (AND2X1)                                              0.0445    0.0001 &   0.5031 r
  U1877/Q (AND2X1)                                                0.0337    0.0574     0.5605 r
  n5196 (net)                                   1       3.7653              0.0000     0.5605 r
  icc_place1889/INP (NBUFFX2)                                     0.0337    0.0000 &   0.5605 r
  icc_place1889/Z (NBUFFX2)                                       0.3948    0.1741 @   0.7346 r
  n2544 (net)                                   4     232.8078              0.0000     0.7346 r
  mem_cmd_o[67] (out)                                             0.3948    0.0859 @   0.8205 r
  data arrival time                                                                    0.8205

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8205
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9205


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3336     0.3336
  fifo_1__mem_fifo/dff/data_r_reg_91_/CLK (DFFX1)                 0.1584    0.0000     0.3336 r
  fifo_1__mem_fifo/dff/data_r_reg_91_/Q (DFFX1)                   0.0339    0.2027     0.5364 f
  fifo_1__mem_fifo/dff/data_o[91] (net)         2       4.1897              0.0000     0.5364 f
  fifo_1__mem_fifo/dff/data_o[91] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5364 f
  fifo_1__mem_fifo/data_o[91] (net)                     4.1897              0.0000     0.5364 f
  fifo_1__mem_fifo/data_o[91] (bsg_one_fifo_width_p570_3)                   0.0000     0.5364 f
  fifo_lo[131] (net)                                    4.1897              0.0000     0.5364 f
  U1925/IN2 (AND2X1)                                              0.0339    0.0000 &   0.5364 f
  U1925/Q (AND2X1)                                                0.4269    0.2444 @   0.7808 f
  io_cmd_o[91] (net)                            4     126.9222              0.0000     0.7808 f
  io_cmd_o[91] (out)                                              0.4269    0.0398 @   0.8207 f
  data arrival time                                                                    0.8207

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8207
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9207


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3229     0.3229
  fifo_1__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1613    0.0000     0.3229 r
  fifo_1__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0615    0.2004     0.5233 r
  fifo_1__mem_fifo/dff/data_o[11] (net)         2      13.2340              0.0000     0.5233 r
  fifo_1__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5233 r
  fifo_1__mem_fifo/data_o[11] (net)                    13.2340              0.0000     0.5233 r
  fifo_1__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_3)                   0.0000     0.5233 r
  fifo_lo[58] (net)                                    13.2340              0.0000     0.5233 r
  U1778/IN2 (MUX21X2)                                             0.0615    0.0003 &   0.5236 r
  U1778/Q (MUX21X2)                                               0.3385    0.1863 @   0.7099 r
  n2733 (net)                                   4     184.1384              0.0000     0.7099 r
  icc_place2036/INP (NBUFFX2)                                     0.3385    0.0166 @   0.7265 r
  icc_place2036/Z (NBUFFX2)                                       0.0398    0.0941     0.8207 r
  io_cmd_o[11] (net)                            1       1.2263              0.0000     0.8207 r
  io_cmd_o[11] (out)                                              0.0398    0.0000 &   0.8207 r
  data arrival time                                                                    0.8207

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8207
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9207


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3227     0.3227
  fifo_0__mem_fifo/dff/data_r_reg_53_/CLK (DFFX1)                 0.1612    0.0000     0.3227 r
  fifo_0__mem_fifo/dff/data_r_reg_53_/Q (DFFX1)                   0.0417    0.1889     0.5116 r
  fifo_0__mem_fifo/dff/data_o[53] (net)         2       5.7557              0.0000     0.5116 r
  fifo_0__mem_fifo/dff/data_o[53] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5116 r
  fifo_0__mem_fifo/data_o[53] (net)                     5.7557              0.0000     0.5116 r
  fifo_0__mem_fifo/data_o[53] (bsg_one_fifo_width_p570_2)                   0.0000     0.5116 r
  fifo_lo[47] (net)                                     5.7557              0.0000     0.5116 r
  U1854/IN1 (MUX21X1)                                             0.0417    0.0000 &   0.5116 r
  U1854/Q (MUX21X1)                                               0.1326    0.1228 @   0.6344 r
  n2703 (net)                                   1      35.8757              0.0000     0.6344 r
  icc_place1854/INP (NBUFFX2)                                     0.1328   -0.0401 @   0.5943 r
  icc_place1854/Z (NBUFFX2)                                       0.2557    0.1459 @   0.7402 r
  io_cmd_o[53] (net)                            4     142.9835              0.0000     0.7402 r
  icc_place2049/INP (NBUFFX2)                                     0.2557   -0.0168 @   0.7235 r
  icc_place2049/Z (NBUFFX2)                                       0.0521    0.0991     0.8226 r
  mem_cmd_o[53] (net)                           1      14.0846              0.0000     0.8226 r
  mem_cmd_o[53] (out)                                             0.0521   -0.0018 &   0.8207 r
  data arrival time                                                                    0.8207

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8207
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9207


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3245     0.3245
  fifo_1__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.1613    0.0000     0.3245 r
  fifo_1__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.0709    0.2054     0.5300 r
  fifo_1__mem_fifo/dff/data_o[5] (net)          2      16.8281              0.0000     0.5300 r
  fifo_1__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5300 r
  fifo_1__mem_fifo/data_o[5] (net)                     16.8281              0.0000     0.5300 r
  fifo_1__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_3)                    0.0000     0.5300 r
  fifo_lo[52] (net)                                    16.8281              0.0000     0.5300 r
  U1766/IN2 (MUX21X1)                                             0.0709   -0.0068 &   0.5232 r
  U1766/Q (MUX21X1)                                               0.4463    0.2397 @   0.7629 r
  n2737 (net)                                   4     132.9639              0.0000     0.7629 r
  mem_cmd_o[5] (out)                                              0.4463    0.0582 @   0.8211 r
  data arrival time                                                                    0.8211

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8211
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9211


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3103     0.3103
  fifo_1__mem_fifo/dff/data_r_reg_118_/CLK (DFFX1)                0.1517    0.0000     0.3103 r
  fifo_1__mem_fifo/dff/data_r_reg_118_/Q (DFFX1)                  0.0408    0.1875     0.4978 r
  fifo_1__mem_fifo/dff/data_o[118] (net)        2       5.4331              0.0000     0.4978 r
  fifo_1__mem_fifo/dff/data_o[118] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.4978 r
  fifo_1__mem_fifo/data_o[118] (net)                    5.4331              0.0000     0.4978 r
  fifo_1__mem_fifo/data_o[118] (bsg_one_fifo_width_p570_3)                  0.0000     0.4978 r
  fifo_lo[158] (net)                                    5.4331              0.0000     0.4978 r
  U1979/IN2 (AND2X1)                                              0.0408    0.0000 &   0.4978 r
  U1979/Q (AND2X1)                                                0.0309    0.0552     0.5530 r
  n2669 (net)                                   1       2.8191              0.0000     0.5530 r
  icc_place1907/INP (NBUFFX2)                                     0.0309    0.0000 &   0.5530 r
  icc_place1907/Z (NBUFFX2)                                       0.3030    0.1576 @   0.7106 r
  io_cmd_o[118] (net)                           4     180.8067              0.0000     0.7106 r
  icc_place2012/INP (NBUFFX2)                                     0.3030    0.0129 @   0.7235 r
  icc_place2012/Z (NBUFFX2)                                       0.0462    0.0974     0.8209 r
  mem_cmd_o[118] (net)                          1       7.6502              0.0000     0.8209 r
  mem_cmd_o[118] (out)                                            0.0462    0.0002 &   0.8211 r
  data arrival time                                                                    0.8211

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8211
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9211


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2826     0.2826
  fifo_0__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.0717    0.0000     0.2826 r
  fifo_0__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.0396    0.1765     0.4591 r
  fifo_0__mem_fifo/dff/data_o[26] (net)         2       4.9693              0.0000     0.4591 r
  fifo_0__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4591 r
  fifo_0__mem_fifo/data_o[26] (net)                     4.9693              0.0000     0.4591 r
  fifo_0__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_2)                   0.0000     0.4591 r
  fifo_lo[24] (net)                                     4.9693              0.0000     0.4591 r
  U1808/IN1 (MUX21X1)                                             0.0396    0.0000 &   0.4591 r
  U1808/Q (MUX21X1)                                               0.1576    0.1309 @   0.5900 r
  n2721 (net)                                   1      43.7875              0.0000     0.5900 r
  icc_place1815/INP (NBUFFX2)                                     0.1583   -0.0383 @   0.5517 r
  icc_place1815/Z (NBUFFX2)                                       0.2586    0.1538 @   0.7054 r
  io_cmd_o[26] (net)                            5     146.2767              0.0000     0.7054 r
  icc_place2040/INP (NBUFFX2)                                     0.2586    0.0130 @   0.7184 r
  icc_place2040/Z (NBUFFX2)                                       0.0692    0.1082 @   0.8266 r
  mem_cmd_o[26] (net)                           1      25.1936              0.0000     0.8266 r
  mem_cmd_o[26] (out)                                             0.0694   -0.0046 @   0.8220 r
  data arrival time                                                                    0.8220

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8220
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9220


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3078     0.3078
  fifo_1__mem_fifo/dff/data_r_reg_120_/CLK (DFFX1)                0.1515    0.0000     0.3078 r
  fifo_1__mem_fifo/dff/data_r_reg_120_/Q (DFFX1)                  0.0386    0.2059     0.5137 f
  fifo_1__mem_fifo/dff/data_o[120] (net)        2       6.1873              0.0000     0.5137 f
  fifo_1__mem_fifo/dff/data_o[120] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5137 f
  fifo_1__mem_fifo/data_o[120] (net)                    6.1873              0.0000     0.5137 f
  fifo_1__mem_fifo/data_o[120] (bsg_one_fifo_width_p570_3)                  0.0000     0.5137 f
  fifo_lo[160] (net)                                    6.1873              0.0000     0.5137 f
  U1983/IN2 (AND2X1)                                              0.0386   -0.0010 &   0.5127 f
  U1983/Q (AND2X1)                                                0.0371    0.0622     0.5750 f
  n2667 (net)                                   1       5.9068              0.0000     0.5750 f
  icc_place1903/INP (NBUFFX2)                                     0.0371   -0.0003 &   0.5747 f
  icc_place1903/Z (NBUFFX2)                                       0.3257    0.1348 @   0.7095 f
  n2558 (net)                                   4     190.3670              0.0000     0.7095 f
  io_cmd_o[120] (out)                                             0.3257    0.1126 @   0.8222 f
  data arrival time                                                                    0.8222

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8222
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9222


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3126     0.3126
  fifo_1__mem_fifo/dff/data_r_reg_61_/CLK (DFFX1)                 0.1529    0.0000     0.3126 r
  fifo_1__mem_fifo/dff/data_r_reg_61_/Q (DFFX1)                   0.0433    0.1893     0.5019 r
  fifo_1__mem_fifo/dff/data_o[61] (net)         2       6.3589              0.0000     0.5019 r
  fifo_1__mem_fifo/dff/data_o[61] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5019 r
  fifo_1__mem_fifo/data_o[61] (net)                     6.3589              0.0000     0.5019 r
  fifo_1__mem_fifo/data_o[61] (bsg_one_fifo_width_p570_3)                   0.0000     0.5019 r
  fifo_lo[101] (net)                                    6.3589              0.0000     0.5019 r
  U1865/IN2 (AND2X1)                                              0.0433   -0.0008 &   0.5010 r
  U1865/Q (AND2X1)                                                0.3620    0.1909 @   0.6919 r
  io_cmd_o[61] (net)                            4     109.5682              0.0000     0.6919 r
  U1866/INP (NBUFFX2)                                             0.3620    0.0051 @   0.6970 r
  U1866/Z (NBUFFX2)                                               0.0785    0.1225 @   0.8196 r
  mem_cmd_o[61] (net)                           1      27.9661              0.0000     0.8196 r
  mem_cmd_o[61] (out)                                             0.0787    0.0031 @   0.8227 r
  data arrival time                                                                    0.8227

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8227
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9227


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3118     0.3118
  fifo_1__mem_fifo/dff/data_r_reg_97_/CLK (DFFX1)                 0.1534    0.0000     0.3118 r
  fifo_1__mem_fifo/dff/data_r_reg_97_/Q (DFFX1)                   0.0374    0.2051     0.5169 f
  fifo_1__mem_fifo/dff/data_o[97] (net)         2       5.6665              0.0000     0.5169 f
  fifo_1__mem_fifo/dff/data_o[97] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5169 f
  fifo_1__mem_fifo/data_o[97] (net)                     5.6665              0.0000     0.5169 f
  fifo_1__mem_fifo/data_o[97] (bsg_one_fifo_width_p570_3)                   0.0000     0.5169 f
  fifo_lo[137] (net)                                    5.6665              0.0000     0.5169 f
  U1937/IN2 (AND2X1)                                              0.0374   -0.0031 &   0.5138 f
  U1937/Q (AND2X1)                                                0.4704    0.2573 @   0.7711 f
  io_cmd_o[97] (net)                            4     138.1356              0.0000     0.7711 f
  io_cmd_o[97] (out)                                              0.4704    0.0516 @   0.8227 f
  data arrival time                                                                    0.8227

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8227
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9227


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3229     0.3229
  fifo_1__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1613    0.0000     0.3229 r
  fifo_1__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0532    0.2171     0.5400 f
  fifo_1__mem_fifo/dff/data_o[11] (net)         2      12.6507              0.0000     0.5400 f
  fifo_1__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5400 f
  fifo_1__mem_fifo/data_o[11] (net)                    12.6507              0.0000     0.5400 f
  fifo_1__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_3)                   0.0000     0.5400 f
  fifo_lo[58] (net)                                    12.6507              0.0000     0.5400 f
  U1778/IN2 (MUX21X2)                                             0.0532    0.0003 &   0.5403 f
  U1778/Q (MUX21X2)                                               0.3331    0.1910 @   0.7314 f
  n2733 (net)                                   4     183.3927              0.0000     0.7314 f
  icc_place2036/INP (NBUFFX2)                                     0.3331    0.0158 @   0.7472 f
  icc_place2036/Z (NBUFFX2)                                       0.0343    0.0758     0.8230 f
  io_cmd_o[11] (net)                            1       1.2263              0.0000     0.8230 f
  io_cmd_o[11] (out)                                              0.0343    0.0000 &   0.8230 f
  data arrival time                                                                    0.8230

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8230
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9230


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_106_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3384     0.3384
  fifo_1__mem_fifo/dff/data_r_reg_106_/CLK (DFFX1)                0.1584    0.0000     0.3384 r
  fifo_1__mem_fifo/dff/data_r_reg_106_/Q (DFFX1)                  0.0386    0.2065     0.5449 f
  fifo_1__mem_fifo/dff/data_o[106] (net)        2       6.1840              0.0000     0.5449 f
  fifo_1__mem_fifo/dff/data_o[106] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5449 f
  fifo_1__mem_fifo/data_o[106] (net)                    6.1840              0.0000     0.5449 f
  fifo_1__mem_fifo/data_o[106] (bsg_one_fifo_width_p570_3)                  0.0000     0.5449 f
  fifo_lo[146] (net)                                    6.1840              0.0000     0.5449 f
  U1955/IN2 (AND2X1)                                              0.0386   -0.0006 &   0.5442 f
  U1955/Q (AND2X1)                                                0.4332    0.2588 @   0.8031 f
  n2675 (net)                                   4     131.8269              0.0000     0.8031 f
  mem_cmd_o[106] (out)                                            0.4332    0.0202 @   0.8232 f
  data arrival time                                                                    0.8232

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8232
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9232


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3226     0.3226
  fifo_1__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.1613    0.0000     0.3226 r
  fifo_1__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.0427    0.1896     0.5122 r
  fifo_1__mem_fifo/dff/data_o[6] (net)          2       6.1476              0.0000     0.5122 r
  fifo_1__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5122 r
  fifo_1__mem_fifo/data_o[6] (net)                      6.1476              0.0000     0.5122 r
  fifo_1__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_3)                    0.0000     0.5122 r
  fifo_lo[53] (net)                                     6.1476              0.0000     0.5122 r
  U1768/IN2 (MUX21X1)                                             0.0427    0.0000 &   0.5122 r
  U1768/Q (MUX21X1)                                               0.3739    0.2239 @   0.7361 r
  io_cmd_o[6] (net)                             4     115.9598              0.0000     0.7361 r
  U1769/INP (NBUFFX2)                                             0.3739   -0.0325 @   0.7036 r
  U1769/Z (NBUFFX2)                                               0.1091    0.1383 @   0.8419 r
  mem_cmd_o[6] (net)                            1      48.1064              0.0000     0.8419 r
  mem_cmd_o[6] (out)                                              0.1091   -0.0183 @   0.8236 r
  data arrival time                                                                    0.8236

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8236
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9236


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3227     0.3227
  fifo_0__mem_fifo/dff/data_r_reg_53_/CLK (DFFX1)                 0.1612    0.0000     0.3227 r
  fifo_0__mem_fifo/dff/data_r_reg_53_/Q (DFFX1)                   0.0361    0.2047     0.5275 f
  fifo_0__mem_fifo/dff/data_o[53] (net)         2       5.1299              0.0000     0.5275 f
  fifo_0__mem_fifo/dff/data_o[53] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5275 f
  fifo_0__mem_fifo/data_o[53] (net)                     5.1299              0.0000     0.5275 f
  fifo_0__mem_fifo/data_o[53] (bsg_one_fifo_width_p570_2)                   0.0000     0.5275 f
  fifo_lo[47] (net)                                     5.1299              0.0000     0.5275 f
  U1854/IN1 (MUX21X1)                                             0.0361    0.0000 &   0.5275 f
  U1854/Q (MUX21X1)                                               0.1296    0.1239 @   0.6514 f
  n2703 (net)                                   1      35.7558              0.0000     0.6514 f
  icc_place1854/INP (NBUFFX2)                                     0.1296   -0.0411 @   0.6103 f
  icc_place1854/Z (NBUFFX2)                                       0.2447    0.1464 @   0.7567 f
  io_cmd_o[53] (net)                            4     142.2377              0.0000     0.7567 f
  icc_place2049/INP (NBUFFX2)                                     0.2447   -0.0158 @   0.7409 f
  icc_place2049/Z (NBUFFX2)                                       0.0465    0.0848     0.8257 f
  mem_cmd_o[53] (net)                           1      14.0846              0.0000     0.8257 f
  mem_cmd_o[53] (out)                                             0.0465   -0.0018 &   0.8239 f
  data arrival time                                                                    0.8239

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8239
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9239


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3094     0.3094
  fifo_1__mem_fifo/dff/data_r_reg_98_/CLK (DFFX1)                 0.1517    0.0000     0.3094 r
  fifo_1__mem_fifo/dff/data_r_reg_98_/Q (DFFX1)                   0.0414    0.2082     0.5176 f
  fifo_1__mem_fifo/dff/data_o[98] (net)         2       7.4056              0.0000     0.5176 f
  fifo_1__mem_fifo/dff/data_o[98] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5176 f
  fifo_1__mem_fifo/data_o[98] (net)                     7.4056              0.0000     0.5176 f
  fifo_1__mem_fifo/data_o[98] (bsg_one_fifo_width_p570_3)                   0.0000     0.5176 f
  fifo_lo[138] (net)                                    7.4056              0.0000     0.5176 f
  U1939/IN2 (AND2X1)                                              0.0414    0.0001 &   0.5177 f
  U1939/Q (AND2X1)                                                0.0288    0.0569     0.5746 f
  n5190 (net)                                   1       2.9604              0.0000     0.5746 f
  icc_place1862/INP (NBUFFX2)                                     0.0288    0.0000 &   0.5746 f
  icc_place1862/Z (NBUFFX2)                                       0.3431    0.1676 @   0.7422 f
  n2517 (net)                                   4     206.6882              0.0000     0.7422 f
  io_cmd_o[98] (out)                                              0.3431    0.0818 @   0.8240 f
  data arrival time                                                                    0.8240

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8240
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9240


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3385     0.3385
  fifo_1__mem_fifo/dff/data_r_reg_121_/CLK (DFFX1)                0.1584    0.0000     0.3385 r
  fifo_1__mem_fifo/dff/data_r_reg_121_/Q (DFFX1)                  0.0422    0.1890     0.5274 r
  fifo_1__mem_fifo/dff/data_o[121] (net)        2       5.9305              0.0000     0.5274 r
  fifo_1__mem_fifo/dff/data_o[121] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5274 r
  fifo_1__mem_fifo/data_o[121] (net)                    5.9305              0.0000     0.5274 r
  fifo_1__mem_fifo/data_o[121] (bsg_one_fifo_width_p570_3)                  0.0000     0.5274 r
  fifo_lo[161] (net)                                    5.9305              0.0000     0.5274 r
  U1985/IN2 (AND2X1)                                              0.0422    0.0000 &   0.5275 r
  U1985/Q (AND2X1)                                                0.0523    0.0685     0.5960 r
  n2666 (net)                                   1      10.3132              0.0000     0.5960 r
  icc_place1902/INP (NBUFFX2)                                     0.0523    0.0004 &   0.5964 r
  icc_place1902/Z (NBUFFX2)                                       0.3213    0.1621 @   0.7585 r
  io_cmd_o[121] (net)                           4     189.2825              0.0000     0.7585 r
  io_cmd_o[121] (out)                                             0.3213    0.0657 @   0.8243 r
  data arrival time                                                                    0.8243

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8243
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9243


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3146     0.3146
  fifo_0__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1499    0.0000     0.3146 r
  fifo_0__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.0533    0.1950     0.5096 r
  fifo_0__mem_fifo/dff/data_o[14] (net)         2      10.1080              0.0000     0.5096 r
  fifo_0__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5096 r
  fifo_0__mem_fifo/data_o[14] (net)                    10.1080              0.0000     0.5096 r
  fifo_0__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_2)                   0.0000     0.5096 r
  fifo_lo[12] (net)                                    10.1080              0.0000     0.5096 r
  U1784/IN1 (MUX21X1)                                             0.0533   -0.0007 &   0.5089 r
  U1784/Q (MUX21X1)                                               0.4102    0.2265 @   0.7354 r
  io_cmd_o[14] (net)                            4     123.4444              0.0000     0.7354 r
  U1785/INP (NBUFFX2)                                             0.4102   -0.0256 @   0.7097 r
  U1785/Z (NBUFFX2)                                               0.0565    0.1143     0.8241 r
  mem_cmd_o[14] (net)                           1      11.8734              0.0000     0.8241 r
  mem_cmd_o[14] (out)                                             0.0565    0.0005 &   0.8246 r
  data arrival time                                                                    0.8246

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8246
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9246


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2822     0.2822
  fifo_0__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.0717    0.0000     0.2822 r
  fifo_0__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0413    0.1776     0.4598 r
  fifo_0__mem_fifo/dff/data_o[24] (net)         2       5.5732              0.0000     0.4598 r
  fifo_0__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4598 r
  fifo_0__mem_fifo/data_o[24] (net)                     5.5732              0.0000     0.4598 r
  fifo_0__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_2)                   0.0000     0.4598 r
  fifo_lo[22] (net)                                     5.5732              0.0000     0.4598 r
  U1804/IN1 (MUX21X1)                                             0.0413    0.0000 &   0.4599 r
  U1804/Q (MUX21X1)                                               0.0350    0.0725     0.5324 r
  n5205 (net)                                   1       2.7760              0.0000     0.5324 r
  icc_place1819/INP (NBUFFX2)                                     0.0350    0.0000 &   0.5324 r
  icc_place1819/Z (NBUFFX2)                                       0.3196    0.1746 @   0.7070 r
  mem_cmd_o[24] (net)                           5     197.0188              0.0000     0.7070 r
  icc_place2039/INP (NBUFFX2)                                     0.3196    0.0204 @   0.7274 r
  icc_place2039/Z (NBUFFX2)                                       0.0446    0.0972     0.8246 r
  io_cmd_o[24] (net)                            1       5.7827              0.0000     0.8246 r
  io_cmd_o[24] (out)                                              0.0446    0.0001 &   0.8247 r
  data arrival time                                                                    0.8247

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8247
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9247


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3117     0.3117
  fifo_1__mem_fifo/dff/data_r_reg_115_/CLK (DFFX1)                0.1529    0.0000     0.3117 r
  fifo_1__mem_fifo/dff/data_r_reg_115_/Q (DFFX1)                  0.0383    0.2058     0.5176 f
  fifo_1__mem_fifo/dff/data_o[115] (net)        2       6.0820              0.0000     0.5176 f
  fifo_1__mem_fifo/dff/data_o[115] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5176 f
  fifo_1__mem_fifo/data_o[115] (net)                    6.0820              0.0000     0.5176 f
  fifo_1__mem_fifo/data_o[115] (bsg_one_fifo_width_p570_3)                  0.0000     0.5176 f
  fifo_lo[155] (net)                                    6.0820              0.0000     0.5176 f
  U1973/IN2 (AND2X1)                                              0.0383   -0.0009 &   0.5166 f
  U1973/Q (AND2X1)                                                0.0477    0.0691     0.5857 f
  n5186 (net)                                   1       9.6018              0.0000     0.5857 f
  icc_place1912/INP (NBUFFX2)                                     0.0477   -0.0025 &   0.5832 f
  icc_place1912/Z (NBUFFX2)                                       0.3339    0.1904 @   0.7736 f
  mem_cmd_o[115] (net)                          4     207.5868              0.0000     0.7736 f
  mem_cmd_o[115] (out)                                            0.3339    0.0512 @   0.8248 f
  data arrival time                                                                    0.8248

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8248
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9248


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2826     0.2826
  fifo_1__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.0717    0.0000     0.2826 r
  fifo_1__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0438    0.1992     0.4817 f
  fifo_1__mem_fifo/dff/data_o[29] (net)         2       8.4037              0.0000     0.4817 f
  fifo_1__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4817 f
  fifo_1__mem_fifo/data_o[29] (net)                     8.4037              0.0000     0.4817 f
  fifo_1__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_3)                   0.0000     0.4817 f
  fifo_lo[76] (net)                                     8.4037              0.0000     0.4817 f
  U1814/IN2 (MUX21X1)                                             0.0438   -0.0010 &   0.4808 f
  U1814/Q (MUX21X1)                                               0.3119    0.2071 @   0.6878 f
  n2719 (net)                                   2      95.4012              0.0000     0.6878 f
  icc_place1810/INP (NBUFFX2)                                     0.3119   -0.0522 @   0.6356 f
  icc_place1810/Z (NBUFFX2)                                       0.2822    0.1646 @   0.8002 f
  io_cmd_o[29] (net)                            1     159.2051              0.0000     0.8002 f
  io_cmd_o[29] (out)                                              0.2822    0.0249 @   0.8251 f
  data arrival time                                                                    0.8251

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8251
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9251


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3304     0.3304
  fifo_0__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1582    0.0000     0.3304 r
  fifo_0__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0367    0.2050     0.5353 f
  fifo_0__mem_fifo/dff/data_o[40] (net)         2       5.3792              0.0000     0.5353 f
  fifo_0__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5353 f
  fifo_0__mem_fifo/data_o[40] (net)                     5.3792              0.0000     0.5353 f
  fifo_0__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_2)                   0.0000     0.5353 f
  fifo_lo[38] (net)                                     5.3792              0.0000     0.5353 f
  U1836/IN1 (MUX21X1)                                             0.0367    0.0000 &   0.5354 f
  U1836/Q (MUX21X1)                                               0.0343    0.0640     0.5994 f
  n5201 (net)                                   1       2.2166              0.0000     0.5994 f
  icc_place1793/INP (NBUFFX2)                                     0.0343    0.0000 &   0.5994 f
  icc_place1793/Z (NBUFFX2)                                       0.3151    0.1793 @   0.7787 f
  io_cmd_o[40] (net)                            5     195.2784              0.0000     0.7787 f
  io_cmd_o[40] (out)                                              0.3151    0.0466 @   0.8253 f
  data arrival time                                                                    0.8253

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8253
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9253


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3226     0.3226
  fifo_1__mem_fifo/dff/data_r_reg_53_/CLK (DFFX1)                 0.1612    0.0000     0.3226 r
  fifo_1__mem_fifo/dff/data_r_reg_53_/Q (DFFX1)                   0.0460    0.1917     0.5143 r
  fifo_1__mem_fifo/dff/data_o[53] (net)         2       7.3205              0.0000     0.5143 r
  fifo_1__mem_fifo/dff/data_o[53] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5143 r
  fifo_1__mem_fifo/data_o[53] (net)                     7.3205              0.0000     0.5143 r
  fifo_1__mem_fifo/data_o[53] (bsg_one_fifo_width_p570_3)                   0.0000     0.5143 r
  fifo_lo[96] (net)                                     7.3205              0.0000     0.5143 r
  U1854/IN2 (MUX21X1)                                             0.0460   -0.0010 &   0.5134 r
  U1854/Q (MUX21X1)                                               0.1326    0.1257 @   0.6390 r
  n2703 (net)                                   1      35.8757              0.0000     0.6390 r
  icc_place1854/INP (NBUFFX2)                                     0.1328   -0.0401 @   0.5990 r
  icc_place1854/Z (NBUFFX2)                                       0.2557    0.1459 @   0.7449 r
  io_cmd_o[53] (net)                            4     142.9835              0.0000     0.7449 r
  icc_place2049/INP (NBUFFX2)                                     0.2557   -0.0168 @   0.7281 r
  icc_place2049/Z (NBUFFX2)                                       0.0521    0.0991     0.8272 r
  mem_cmd_o[53] (net)                           1      14.0846              0.0000     0.8272 r
  mem_cmd_o[53] (out)                                             0.0521   -0.0018 &   0.8254 r
  data arrival time                                                                    0.8254

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8254
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9254


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3117     0.3117
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)                 0.1529    0.0000     0.3117 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)                   0.0352    0.2033     0.5150 f
  fifo_1__mem_fifo/dff/data_o[82] (net)         2       4.7333              0.0000     0.5150 f
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5150 f
  fifo_1__mem_fifo/data_o[82] (net)                     4.7333              0.0000     0.5150 f
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)                   0.0000     0.5150 f
  fifo_lo[122] (net)                                    4.7333              0.0000     0.5150 f
  U1907/IN2 (AND2X1)                                              0.0352    0.0000 &   0.5150 f
  U1907/Q (AND2X1)                                                0.0404    0.0639     0.5789 f
  n2687 (net)                                   1       7.0994              0.0000     0.5789 f
  icc_place1873/INP (NBUFFX2)                                     0.0404   -0.0019 &   0.5770 f
  icc_place1873/Z (NBUFFX2)                                       0.3516    0.1473 @   0.7243 f
  io_cmd_o[82] (net)                            4     207.3077              0.0000     0.7243 f
  icc_place2026/INP (NBUFFX2)                                     0.3516    0.0251 @   0.7494 f
  icc_place2026/Z (NBUFFX2)                                       0.0346    0.0764     0.8258 f
  mem_cmd_o[82] (net)                           1       0.8229              0.0000     0.8258 f
  mem_cmd_o[82] (out)                                             0.0346    0.0000 &   0.8258 f
  data arrival time                                                                    0.8258

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8258
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9258


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2826     0.2826
  fifo_0__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.0717    0.0000     0.2826 r
  fifo_0__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.0344    0.1918     0.4744 f
  fifo_0__mem_fifo/dff/data_o[26] (net)         2       4.3435              0.0000     0.4744 f
  fifo_0__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4744 f
  fifo_0__mem_fifo/data_o[26] (net)                     4.3435              0.0000     0.4744 f
  fifo_0__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_2)                   0.0000     0.4744 f
  fifo_lo[24] (net)                                     4.3435              0.0000     0.4744 f
  U1808/IN1 (MUX21X1)                                             0.0344    0.0000 &   0.4744 f
  U1808/Q (MUX21X1)                                               0.1541    0.1354 @   0.6098 f
  n2721 (net)                                   1      43.6676              0.0000     0.6098 f
  icc_place1815/INP (NBUFFX2)                                     0.1541   -0.0397 @   0.5702 f
  icc_place1815/Z (NBUFFX2)                                       0.2485    0.1530 @   0.7231 f
  io_cmd_o[26] (net)                            5     145.4729              0.0000     0.7231 f
  icc_place2040/INP (NBUFFX2)                                     0.2485    0.0134 @   0.7365 f
  icc_place2040/Z (NBUFFX2)                                       0.0635    0.0941 @   0.8307 f
  mem_cmd_o[26] (net)                           1      25.1936              0.0000     0.8307 f
  mem_cmd_o[26] (out)                                             0.0637   -0.0045 @   0.8261 f
  data arrival time                                                                    0.8261

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8261
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9261


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2830     0.2830
  fifo_0__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.0717    0.0000     0.2830 r
  fifo_0__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.0465    0.1811     0.4640 r
  fifo_0__mem_fifo/dff/data_o[17] (net)         2       7.4616              0.0000     0.4640 r
  fifo_0__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4640 r
  fifo_0__mem_fifo/data_o[17] (net)                     7.4616              0.0000     0.4640 r
  fifo_0__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_2)                   0.0000     0.4640 r
  fifo_lo[15] (net)                                     7.4616              0.0000     0.4640 r
  U1790/IN1 (MUX21X1)                                             0.0465   -0.0022 &   0.4618 r
  U1790/Q (MUX21X1)                                               0.1922    0.1486 @   0.6105 r
  n2728 (net)                                   1      56.1053              0.0000     0.6105 r
  icc_place1833/INP (NBUFFX2)                                     0.1922   -0.0300 @   0.5805 r
  icc_place1833/Z (NBUFFX2)                                       0.3065    0.1921 @   0.7725 r
  io_cmd_o[17] (net)                            4     183.4634              0.0000     0.7725 r
  icc_place2038/INP (NBUFFX2)                                     0.3065   -0.0441 @   0.7285 r
  icc_place2038/Z (NBUFFX2)                                       0.0461    0.0976     0.8260 r
  mem_cmd_o[17] (net)                           1       7.4586              0.0000     0.8260 r
  mem_cmd_o[17] (out)                                             0.0461    0.0002 &   0.8262 r
  data arrival time                                                                    0.8262

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8262
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9262


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2822     0.2822
  fifo_0__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.0717    0.0000     0.2822 r
  fifo_0__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0358    0.1930     0.4752 f
  fifo_0__mem_fifo/dff/data_o[24] (net)         2       4.9475              0.0000     0.4752 f
  fifo_0__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4752 f
  fifo_0__mem_fifo/data_o[24] (net)                     4.9475              0.0000     0.4752 f
  fifo_0__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_2)                   0.0000     0.4752 f
  fifo_lo[22] (net)                                     4.9475              0.0000     0.4752 f
  U1804/IN1 (MUX21X1)                                             0.0358    0.0000 &   0.4752 f
  U1804/Q (MUX21X1)                                               0.0355    0.0648     0.5401 f
  n5205 (net)                                   1       2.6560              0.0000     0.5401 f
  icc_place1819/INP (NBUFFX2)                                     0.0355    0.0000 &   0.5401 f
  icc_place1819/Z (NBUFFX2)                                       0.3083    0.1867 @   0.7268 f
  mem_cmd_o[24] (net)                           5     196.1753              0.0000     0.7268 f
  icc_place2039/INP (NBUFFX2)                                     0.3083    0.0203 @   0.7471 f
  icc_place2039/Z (NBUFFX2)                                       0.0389    0.0796     0.8267 f
  io_cmd_o[24] (net)                            1       5.7827              0.0000     0.8267 f
  io_cmd_o[24] (out)                                              0.0389    0.0001 &   0.8269 f
  data arrival time                                                                    0.8269

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8269
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9269


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3147     0.3147
  fifo_0__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.1498    0.0000     0.3147 r
  fifo_0__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.0354    0.2032     0.5179 f
  fifo_0__mem_fifo/dff/data_o[1] (net)          2       4.8280              0.0000     0.5179 f
  fifo_0__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5179 f
  fifo_0__mem_fifo/data_o[1] (net)                      4.8280              0.0000     0.5179 f
  fifo_0__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_2)                    0.0000     0.5179 f
  fifo_lo[0] (net)                                      4.8280              0.0000     0.5179 f
  U1760/IN1 (MUX21X1)                                             0.0354    0.0000 &   0.5180 f
  U1760/Q (MUX21X1)                                               0.4401    0.2495 @   0.7675 f
  n2739 (net)                                   2     134.5060              0.0000     0.7675 f
  io_cmd_o[1] (out)                                               0.4401    0.0599 @   0.8273 f
  data arrival time                                                                    0.8273

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8273
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9273


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3076     0.3076
  fifo_1__mem_fifo/dff/data_r_reg_112_/CLK (DFFX1)                0.1516    0.0000     0.3076 r
  fifo_1__mem_fifo/dff/data_r_reg_112_/Q (DFFX1)                  0.0646    0.2014     0.5090 r
  fifo_1__mem_fifo/dff/data_o[112] (net)        2      14.4525              0.0000     0.5090 r
  fifo_1__mem_fifo/dff/data_o[112] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5090 r
  fifo_1__mem_fifo/data_o[112] (net)                   14.4525              0.0000     0.5090 r
  fifo_1__mem_fifo/data_o[112] (bsg_one_fifo_width_p570_3)                  0.0000     0.5090 r
  fifo_lo[152] (net)                                   14.4525              0.0000     0.5090 r
  U1967/IN2 (AND2X1)                                              0.0646   -0.0027 &   0.5064 r
  U1967/Q (AND2X1)                                                0.3249    0.1819 @   0.6882 r
  io_cmd_o[112] (net)                           4      98.4931              0.0000     0.6882 r
  U1968/INP (NBUFFX2)                                             0.3249    0.0111 @   0.6993 r
  U1968/Z (NBUFFX2)                                               0.0884    0.1236 @   0.8229 r
  mem_cmd_o[112] (net)                          1      35.7790              0.0000     0.8229 r
  mem_cmd_o[112] (out)                                            0.0890    0.0046 @   0.8274 r
  data arrival time                                                                    0.8274

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8274
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9274


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3144     0.3144
  fifo_0__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1499    0.0000     0.3144 r
  fifo_0__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.0350    0.2028     0.5173 f
  fifo_0__mem_fifo/dff/data_o[44] (net)         2       4.6181              0.0000     0.5173 f
  fifo_0__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5173 f
  fifo_0__mem_fifo/data_o[44] (net)                     4.6181              0.0000     0.5173 f
  fifo_0__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_2)                   0.0000     0.5173 f
  fifo_lo[42] (net)                                     4.6181              0.0000     0.5173 f
  U1844/IN1 (MUX21X1)                                             0.0350    0.0000 &   0.5173 f
  U1844/Q (MUX21X1)                                               0.2239    0.1671 @   0.6844 f
  n2707 (net)                                   2      67.2094              0.0000     0.6844 f
  icc_place1785/INP (NBUFFX2)                                     0.2239   -0.0297 @   0.6548 f
  icc_place1785/Z (NBUFFX2)                                       0.2812    0.1823 @   0.8371 f
  mem_cmd_o[44] (net)                           3     169.1286              0.0000     0.8371 f
  mem_cmd_o[44] (out)                                             0.2812   -0.0096 @   0.8275 f
  data arrival time                                                                    0.8275

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8275
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9275


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3122     0.3122
  fifo_1__mem_fifo/dff/data_r_reg_74_/CLK (DFFX1)                 0.1529    0.0000     0.3122 r
  fifo_1__mem_fifo/dff/data_r_reg_74_/Q (DFFX1)                   0.0399    0.2071     0.5193 f
  fifo_1__mem_fifo/dff/data_o[74] (net)         2       6.7528              0.0000     0.5193 f
  fifo_1__mem_fifo/dff/data_o[74] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5193 f
  fifo_1__mem_fifo/data_o[74] (net)                     6.7528              0.0000     0.5193 f
  fifo_1__mem_fifo/data_o[74] (bsg_one_fifo_width_p570_3)                   0.0000     0.5193 f
  fifo_lo[114] (net)                                    6.7528              0.0000     0.5193 f
  U1891/IN2 (AND2X1)                                              0.0399   -0.0005 &   0.5188 f
  U1891/Q (AND2X1)                                                0.4694    0.2719 @   0.7907 f
  n2692 (net)                                   4     141.7656              0.0000     0.7907 f
  io_cmd_o[74] (out)                                              0.4694    0.0369 @   0.8276 f
  data arrival time                                                                    0.8276

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8276
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9276


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3226     0.3226
  fifo_1__mem_fifo/dff/data_r_reg_53_/CLK (DFFX1)                 0.1612    0.0000     0.3226 r
  fifo_1__mem_fifo/dff/data_r_reg_53_/Q (DFFX1)                   0.0398    0.2078     0.5303 f
  fifo_1__mem_fifo/dff/data_o[53] (net)         2       6.7319              0.0000     0.5303 f
  fifo_1__mem_fifo/dff/data_o[53] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5303 f
  fifo_1__mem_fifo/data_o[53] (net)                     6.7319              0.0000     0.5303 f
  fifo_1__mem_fifo/data_o[53] (bsg_one_fifo_width_p570_3)                   0.0000     0.5303 f
  fifo_lo[96] (net)                                     6.7319              0.0000     0.5303 f
  U1854/IN2 (MUX21X1)                                             0.0398   -0.0008 &   0.5295 f
  U1854/Q (MUX21X1)                                               0.1296    0.1261 @   0.6556 f
  n2703 (net)                                   1      35.7558              0.0000     0.6556 f
  icc_place1854/INP (NBUFFX2)                                     0.1296   -0.0411 @   0.6145 f
  icc_place1854/Z (NBUFFX2)                                       0.2447    0.1464 @   0.7609 f
  io_cmd_o[53] (net)                            4     142.2377              0.0000     0.7609 f
  icc_place2049/INP (NBUFFX2)                                     0.2447   -0.0158 @   0.7450 f
  icc_place2049/Z (NBUFFX2)                                       0.0465    0.0848     0.8298 f
  mem_cmd_o[53] (net)                           1      14.0846              0.0000     0.8298 f
  mem_cmd_o[53] (out)                                             0.0465   -0.0018 &   0.8280 f
  data arrival time                                                                    0.8280

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8280
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9280


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2817     0.2817
  fifo_0__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.0717    0.0000     0.2817 r
  fifo_0__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0413    0.1777     0.4594 r
  fifo_0__mem_fifo/dff/data_o[16] (net)         2       5.5957              0.0000     0.4594 r
  fifo_0__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4594 r
  fifo_0__mem_fifo/data_o[16] (net)                     5.5957              0.0000     0.4594 r
  fifo_0__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_2)                   0.0000     0.4594 r
  fifo_lo[14] (net)                                     5.5957              0.0000     0.4594 r
  U1788/IN1 (MUX21X1)                                             0.0413    0.0000 &   0.4594 r
  U1788/Q (MUX21X1)                                               0.4266    0.2282 @   0.6876 r
  n2729 (net)                                   4     128.1431              0.0000     0.6876 r
  icc_place1835/INP (NBUFFX2)                                     0.4266    0.0008 @   0.6883 r
  icc_place1835/Z (NBUFFX2)                                       0.1792    0.1663 @   0.8546 r
  mem_cmd_o[16] (net)                           1      89.7513              0.0000     0.8546 r
  mem_cmd_o[16] (out)                                             0.1792   -0.0264 @   0.8282 r
  data arrival time                                                                    0.8282

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8282
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9282


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3302     0.3302
  fifo_0__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1582    0.0000     0.3302 r
  fifo_0__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.0362    0.2046     0.5348 f
  fifo_0__mem_fifo/dff/data_o[41] (net)         2       5.1794              0.0000     0.5348 f
  fifo_0__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5348 f
  fifo_0__mem_fifo/data_o[41] (net)                     5.1794              0.0000     0.5348 f
  fifo_0__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_2)                   0.0000     0.5348 f
  fifo_lo[39] (net)                                     5.1794              0.0000     0.5348 f
  U1838/IN1 (MUX21X1)                                             0.0362    0.0001 &   0.5349 f
  U1838/Q (MUX21X1)                                               0.5367    0.2831 @   0.8180 f
  n2710 (net)                                   2     163.7827              0.0000     0.8180 f
  mem_cmd_o[41] (out)                                             0.5367    0.0104 @   0.8284 f
  data arrival time                                                                    0.8284

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8284
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9284


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3129     0.3129
  fifo_1__mem_fifo/dff/data_r_reg_96_/CLK (DFFX1)                 0.1529    0.0000     0.3129 r
  fifo_1__mem_fifo/dff/data_r_reg_96_/Q (DFFX1)                   0.0379    0.2055     0.5184 f
  fifo_1__mem_fifo/dff/data_o[96] (net)         2       5.8980              0.0000     0.5184 f
  fifo_1__mem_fifo/dff/data_o[96] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5184 f
  fifo_1__mem_fifo/data_o[96] (net)                     5.8980              0.0000     0.5184 f
  fifo_1__mem_fifo/data_o[96] (bsg_one_fifo_width_p570_3)                   0.0000     0.5184 f
  fifo_lo[136] (net)                                    5.8980              0.0000     0.5184 f
  U1935/IN2 (AND2X1)                                              0.0379   -0.0004 &   0.5180 f
  U1935/Q (AND2X1)                                                0.0323    0.0586     0.5766 f
  n5191 (net)                                   1       4.2295              0.0000     0.5766 f
  icc_place1864/INP (NBUFFX2)                                     0.0323   -0.0008 &   0.5758 f
  icc_place1864/Z (NBUFFX2)                                       0.3406    0.1793 @   0.7551 f
  mem_cmd_o[96] (net)                           4     208.0431              0.0000     0.7551 f
  mem_cmd_o[96] (out)                                             0.3406    0.0737 @   0.8288 f
  data arrival time                                                                    0.8288

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8288
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9288


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3131     0.3131
  fifo_1__mem_fifo/dff/data_r_reg_63_/CLK (DFFX1)                 0.1529    0.0000     0.3131 r
  fifo_1__mem_fifo/dff/data_r_reg_63_/Q (DFFX1)                   0.0378    0.2054     0.5185 f
  fifo_1__mem_fifo/dff/data_o[63] (net)         2       5.8520              0.0000     0.5185 f
  fifo_1__mem_fifo/dff/data_o[63] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5185 f
  fifo_1__mem_fifo/data_o[63] (net)                     5.8520              0.0000     0.5185 f
  fifo_1__mem_fifo/data_o[63] (bsg_one_fifo_width_p570_3)                   0.0000     0.5185 f
  fifo_lo[103] (net)                                    5.8520              0.0000     0.5185 f
  U1869/IN2 (AND2X1)                                              0.0378   -0.0006 &   0.5179 f
  U1869/Q (AND2X1)                                                0.0288    0.0561     0.5740 f
  n2698 (net)                                   1       3.0031              0.0000     0.5740 f
  icc_place1894/INP (NBUFFX2)                                     0.0288    0.0000 &   0.5740 f
  icc_place1894/Z (NBUFFX2)                                       0.3410    0.1372 @   0.7113 f
  io_cmd_o[63] (net)                            4     199.5198              0.0000     0.7113 f
  io_cmd_o[63] (out)                                              0.3410    0.1183 @   0.8295 f
  data arrival time                                                                    0.8295

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8295
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9295


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3103     0.3103
  fifo_1__mem_fifo/dff/data_r_reg_118_/CLK (DFFX1)                0.1517    0.0000     0.3103 r
  fifo_1__mem_fifo/dff/data_r_reg_118_/Q (DFFX1)                  0.0361    0.2039     0.5142 f
  fifo_1__mem_fifo/dff/data_o[118] (net)        2       5.1154              0.0000     0.5142 f
  fifo_1__mem_fifo/dff/data_o[118] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5142 f
  fifo_1__mem_fifo/data_o[118] (net)                    5.1154              0.0000     0.5142 f
  fifo_1__mem_fifo/data_o[118] (bsg_one_fifo_width_p570_3)                  0.0000     0.5142 f
  fifo_lo[158] (net)                                    5.1154              0.0000     0.5142 f
  U1979/IN2 (AND2X1)                                              0.0361    0.0000 &   0.5143 f
  U1979/Q (AND2X1)                                                0.0279    0.0551     0.5693 f
  n2669 (net)                                   1       2.6992              0.0000     0.5693 f
  icc_place1907/INP (NBUFFX2)                                     0.0279    0.0000 &   0.5694 f
  icc_place1907/Z (NBUFFX2)                                       0.2920    0.1667 @   0.7361 f
  io_cmd_o[118] (net)                           4     180.0609              0.0000     0.7361 f
  icc_place2012/INP (NBUFFX2)                                     0.2920    0.0128 @   0.7489 f
  icc_place2012/Z (NBUFFX2)                                       0.0405    0.0808     0.8297 f
  mem_cmd_o[118] (net)                          1       7.6502              0.0000     0.8297 f
  mem_cmd_o[118] (out)                                            0.0405    0.0002 &   0.8299 f
  data arrival time                                                                    0.8299

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8299
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9299


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3244     0.3244
  fifo_1__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.1613    0.0000     0.3244 r
  fifo_1__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.0675    0.2037     0.5281 r
  fifo_1__mem_fifo/dff/data_o[1] (net)          2      15.5534              0.0000     0.5281 r
  fifo_1__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5281 r
  fifo_1__mem_fifo/data_o[1] (net)                     15.5534              0.0000     0.5281 r
  fifo_1__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_3)                    0.0000     0.5281 r
  fifo_lo[49] (net)                                    15.5534              0.0000     0.5281 r
  U1760/IN2 (MUX21X1)                                             0.0675    0.0006 &   0.5286 r
  U1760/Q (MUX21X1)                                               0.4502    0.2414 @   0.7700 r
  n2739 (net)                                   2     134.6260              0.0000     0.7700 r
  io_cmd_o[1] (out)                                               0.4502    0.0599 @   0.8300 r
  data arrival time                                                                    0.8300

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8300
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9300


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3144     0.3144
  fifo_0__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1499    0.0000     0.3144 r
  fifo_0__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.0403    0.1870     0.5015 r
  fifo_0__mem_fifo/dff/data_o[44] (net)         2       5.2439              0.0000     0.5015 r
  fifo_0__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5015 r
  fifo_0__mem_fifo/data_o[44] (net)                     5.2439              0.0000     0.5015 r
  fifo_0__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_2)                   0.0000     0.5015 r
  fifo_lo[42] (net)                                     5.2439              0.0000     0.5015 r
  U1844/IN1 (MUX21X1)                                             0.0403    0.0000 &   0.5015 r
  U1844/Q (MUX21X1)                                               0.2286    0.1607 @   0.6622 r
  n2707 (net)                                   2      67.4493              0.0000     0.6622 r
  icc_place1786/INP (NBUFFX2)                                     0.2286   -0.0293 @   0.6329 r
  icc_place1786/Z (NBUFFX2)                                       0.2241    0.1534 @   0.7863 r
  io_cmd_o[44] (net)                            1     121.1346              0.0000     0.7863 r
  io_cmd_o[44] (out)                                              0.2241    0.0438 @   0.8301 r
  data arrival time                                                                    0.8301

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8301
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9301


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3232     0.3232
  fifo_0__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1613    0.0000     0.3232 r
  fifo_0__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0417    0.1889     0.5121 r
  fifo_0__mem_fifo/dff/data_o[29] (net)         2       5.7633              0.0000     0.5121 r
  fifo_0__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5121 r
  fifo_0__mem_fifo/data_o[29] (net)                     5.7633              0.0000     0.5121 r
  fifo_0__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_2)                   0.0000     0.5121 r
  fifo_lo[27] (net)                                     5.7633              0.0000     0.5121 r
  U1814/IN1 (MUX21X1)                                             0.0417    0.0000 &   0.5121 r
  U1814/Q (MUX21X1)                                               0.3192    0.1933 @   0.7055 r
  n2719 (net)                                   2      95.6411              0.0000     0.7055 r
  icc_place1809/INP (NBUFFX2)                                     0.3192   -0.0508 @   0.6547 r
  icc_place1809/Z (NBUFFX2)                                       0.1842    0.1650 @   0.8196 r
  mem_cmd_o[29] (net)                           3     103.0966              0.0000     0.8196 r
  mem_cmd_o[29] (out)                                             0.1842    0.0107 @   0.8304 r
  data arrival time                                                                    0.8304

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8304
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9304


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[86]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3131     0.3131
  fifo_1__mem_fifo/dff/data_r_reg_86_/CLK (DFFX1)                 0.1529    0.0000     0.3131 r
  fifo_1__mem_fifo/dff/data_r_reg_86_/Q (DFFX1)                   0.0399    0.2071     0.5202 f
  fifo_1__mem_fifo/dff/data_o[86] (net)         2       6.7436              0.0000     0.5202 f
  fifo_1__mem_fifo/dff/data_o[86] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5202 f
  fifo_1__mem_fifo/data_o[86] (net)                     6.7436              0.0000     0.5202 f
  fifo_1__mem_fifo/data_o[86] (bsg_one_fifo_width_p570_3)                   0.0000     0.5202 f
  fifo_lo[126] (net)                                    6.7436              0.0000     0.5202 f
  U1915/IN2 (AND2X1)                                              0.0399    0.0001 &   0.5203 f
  U1915/Q (AND2X1)                                                0.0323    0.0590     0.5793 f
  n2685 (net)                                   1       4.1924              0.0000     0.5793 f
  icc_place1869/INP (NBUFFX2)                                     0.0323   -0.0006 &   0.5787 f
  icc_place1869/Z (NBUFFX2)                                       0.3386    0.1458 @   0.7246 f
  n2524 (net)                                   4     197.5725              0.0000     0.7246 f
  io_cmd_o[86] (out)                                              0.3386    0.1060 @   0.8306 f
  data arrival time                                                                    0.8306

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8306
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9306


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3146     0.3146
  fifo_0__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1499    0.0000     0.3146 r
  fifo_0__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.0461    0.2113     0.5259 f
  fifo_0__mem_fifo/dff/data_o[14] (net)         2       9.4823              0.0000     0.5259 f
  fifo_0__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5259 f
  fifo_0__mem_fifo/data_o[14] (net)                     9.4823              0.0000     0.5259 f
  fifo_0__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_2)                   0.0000     0.5259 f
  fifo_lo[12] (net)                                     9.4823              0.0000     0.5259 f
  U1784/IN1 (MUX21X1)                                             0.0461   -0.0006 &   0.5253 f
  U1784/Q (MUX21X1)                                               0.3987    0.2397 @   0.7651 f
  io_cmd_o[14] (net)                            4     122.6987              0.0000     0.7651 f
  U1785/INP (NBUFFX2)                                             0.3987   -0.0264 @   0.7387 f
  U1785/Z (NBUFFX2)                                               0.0501    0.0916     0.8303 f
  mem_cmd_o[14] (net)                           1      11.8734              0.0000     0.8303 f
  mem_cmd_o[14] (out)                                             0.0501    0.0005 &   0.8308 f
  data arrival time                                                                    0.8308

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8308
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9308


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3333     0.3333
  fifo_1__mem_fifo/dff/data_r_reg_100_/CLK (DFFX1)                0.1584    0.0000     0.3333 r
  fifo_1__mem_fifo/dff/data_r_reg_100_/Q (DFFX1)                  0.0598    0.1992     0.5326 r
  fifo_1__mem_fifo/dff/data_o[100] (net)        2      12.5924              0.0000     0.5326 r
  fifo_1__mem_fifo/dff/data_o[100] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5326 r
  fifo_1__mem_fifo/data_o[100] (net)                   12.5924              0.0000     0.5326 r
  fifo_1__mem_fifo/data_o[100] (bsg_one_fifo_width_p570_3)                  0.0000     0.5326 r
  fifo_lo[140] (net)                                   12.5924              0.0000     0.5326 r
  U1943/IN2 (AND2X1)                                              0.0598   -0.0014 &   0.5312 r
  U1943/Q (AND2X1)                                                0.0472    0.0677     0.5989 r
  n5189 (net)                                   1       8.3406              0.0000     0.5989 r
  icc_place1859/INP (NBUFFX2)                                     0.0472    0.0002 &   0.5992 r
  icc_place1859/Z (NBUFFX2)                                       0.3436    0.1776 @   0.7768 r
  mem_cmd_o[100] (net)                          4     207.2126              0.0000     0.7768 r
  mem_cmd_o[100] (out)                                            0.3436    0.0542 @   0.8309 r
  data arrival time                                                                    0.8309

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8309
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9309


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3330     0.3330
  fifo_1__mem_fifo/dff/data_r_reg_107_/CLK (DFFX1)                0.1584    0.0000     0.3330 r
  fifo_1__mem_fifo/dff/data_r_reg_107_/Q (DFFX1)                  0.0338    0.2027     0.5356 f
  fifo_1__mem_fifo/dff/data_o[107] (net)        2       4.1471              0.0000     0.5356 f
  fifo_1__mem_fifo/dff/data_o[107] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5356 f
  fifo_1__mem_fifo/data_o[107] (net)                    4.1471              0.0000     0.5356 f
  fifo_1__mem_fifo/data_o[107] (bsg_one_fifo_width_p570_3)                  0.0000     0.5356 f
  fifo_lo[147] (net)                                    4.1471              0.0000     0.5356 f
  U1957/IN2 (AND2X1)                                              0.0338    0.0000 &   0.5357 f
  U1957/Q (AND2X1)                                                0.4498    0.2631 @   0.7988 f
  io_cmd_o[107] (net)                           4     136.4017              0.0000     0.7988 f
  io_cmd_o[107] (out)                                             0.4498    0.0322 @   0.8310 f
  data arrival time                                                                    0.8310

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8310
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9310


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3306     0.3306
  fifo_0__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1582    0.0000     0.3306 r
  fifo_0__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.0413    0.1884     0.5190 r
  fifo_0__mem_fifo/dff/data_o[20] (net)         2       5.6320              0.0000     0.5190 r
  fifo_0__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5190 r
  fifo_0__mem_fifo/data_o[20] (net)                     5.6320              0.0000     0.5190 r
  fifo_0__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_2)                   0.0000     0.5190 r
  fifo_lo[18] (net)                                     5.6320              0.0000     0.5190 r
  U1796/IN1 (MUX21X1)                                             0.0413    0.0000 &   0.5190 r
  U1796/Q (MUX21X1)                                               0.0529    0.0844     0.6034 r
  n2726 (net)                                   1       8.9289              0.0000     0.6034 r
  icc_place1827/INP (NBUFFX2)                                     0.0529   -0.0065 &   0.5969 r
  icc_place1827/Z (NBUFFX2)                                       0.3442    0.1397 @   0.7367 r
  n2482 (net)                                   4     193.7865              0.0000     0.7367 r
  mem_cmd_o[20] (out)                                             0.3442    0.0947 @   0.8314 r
  data arrival time                                                                    0.8314

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8314
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9314


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2834     0.2834
  fifo_1__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.0717    0.0000     0.2834 r
  fifo_1__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.0638    0.1908     0.4743 r
  fifo_1__mem_fifo/dff/data_o[25] (net)         2      14.0698              0.0000     0.4743 r
  fifo_1__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4743 r
  fifo_1__mem_fifo/data_o[25] (net)                    14.0698              0.0000     0.4743 r
  fifo_1__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_3)                   0.0000     0.4743 r
  fifo_lo[72] (net)                                    14.0698              0.0000     0.4743 r
  U1806/IN2 (MUX21X1)                                             0.0638   -0.0012 &   0.4731 r
  U1806/Q (MUX21X1)                                               0.2038    0.1597 @   0.6328 r
  n2722 (net)                                   2      60.0970              0.0000     0.6328 r
  icc_place1818/INP (NBUFFX2)                                     0.2038   -0.0057 @   0.6270 r
  icc_place1818/Z (NBUFFX2)                                       0.2398    0.1595 @   0.7865 r
  mem_cmd_o[25] (net)                           2     134.5560              0.0000     0.7865 r
  mem_cmd_o[25] (out)                                             0.2398    0.0449 @   0.8314 r
  data arrival time                                                                    0.8314

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8314
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9314


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2843     0.2843
  fifo_1__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.0717    0.0000     0.2843 r
  fifo_1__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.0461    0.1808     0.4652 r
  fifo_1__mem_fifo/dff/data_o[17] (net)         2       7.3271              0.0000     0.4652 r
  fifo_1__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4652 r
  fifo_1__mem_fifo/data_o[17] (net)                     7.3271              0.0000     0.4652 r
  fifo_1__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_3)                   0.0000     0.4652 r
  fifo_lo[64] (net)                                     7.3271              0.0000     0.4652 r
  U1790/IN2 (MUX21X1)                                             0.0461    0.0001 &   0.4652 r
  U1790/Q (MUX21X1)                                               0.1922    0.1506 @   0.6158 r
  n2728 (net)                                   1      56.1053              0.0000     0.6158 r
  icc_place1833/INP (NBUFFX2)                                     0.1922   -0.0300 @   0.5858 r
  icc_place1833/Z (NBUFFX2)                                       0.3065    0.1921 @   0.7778 r
  io_cmd_o[17] (net)                            4     183.4634              0.0000     0.7778 r
  icc_place2038/INP (NBUFFX2)                                     0.3065   -0.0441 @   0.7338 r
  icc_place2038/Z (NBUFFX2)                                       0.0461    0.0976     0.8314 r
  mem_cmd_o[17] (net)                           1       7.4586              0.0000     0.8314 r
  mem_cmd_o[17] (out)                                             0.0461    0.0002 &   0.8316 r
  data arrival time                                                                    0.8316

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8316
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9316


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2830     0.2830
  fifo_0__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.0717    0.0000     0.2830 r
  fifo_0__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.0402    0.1965     0.4795 f
  fifo_0__mem_fifo/dff/data_o[17] (net)         2       6.8358              0.0000     0.4795 f
  fifo_0__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4795 f
  fifo_0__mem_fifo/data_o[17] (net)                     6.8358              0.0000     0.4795 f
  fifo_0__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_2)                   0.0000     0.4795 f
  fifo_lo[15] (net)                                     6.8358              0.0000     0.4795 f
  U1790/IN1 (MUX21X1)                                             0.0402   -0.0021 &   0.4774 f
  U1790/Q (MUX21X1)                                               0.1889    0.1531 @   0.6305 f
  n2728 (net)                                   1      55.9853              0.0000     0.6305 f
  icc_place1833/INP (NBUFFX2)                                     0.1889   -0.0309 @   0.5996 f
  icc_place1833/Z (NBUFFX2)                                       0.2951    0.1944 @   0.7940 f
  io_cmd_o[17] (net)                            4     182.7177              0.0000     0.7940 f
  icc_place2038/INP (NBUFFX2)                                     0.2951   -0.0433 @   0.7507 f
  icc_place2038/Z (NBUFFX2)                                       0.0404    0.0807     0.8314 f
  mem_cmd_o[17] (net)                           1       7.4586              0.0000     0.8314 f
  mem_cmd_o[17] (out)                                             0.0404    0.0002 &   0.8316 f
  data arrival time                                                                    0.8316

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8316
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9316


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3113     0.3113
  fifo_1__mem_fifo/dff/data_r_reg_59_/CLK (DFFX1)                 0.1529    0.0000     0.3113 r
  fifo_1__mem_fifo/dff/data_r_reg_59_/Q (DFFX1)                   0.0375    0.2052     0.5164 f
  fifo_1__mem_fifo/dff/data_o[59] (net)         2       5.7341              0.0000     0.5164 f
  fifo_1__mem_fifo/dff/data_o[59] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5164 f
  fifo_1__mem_fifo/data_o[59] (net)                     5.7341              0.0000     0.5164 f
  fifo_1__mem_fifo/data_o[59] (bsg_one_fifo_width_p570_3)                   0.0000     0.5164 f
  fifo_lo[99] (net)                                     5.7341              0.0000     0.5164 f
  U1861/IN2 (AND2X1)                                              0.0375    0.0000 &   0.5165 f
  U1861/Q (AND2X1)                                                0.2067    0.1473 @   0.6638 f
  n2700 (net)                                   2      60.1868              0.0000     0.6638 f
  icc_place1898/INP (NBUFFX2)                                     0.2067   -0.0254 @   0.6384 f
  icc_place1898/Z (NBUFFX2)                                       0.3219    0.1947 @   0.8331 f
  mem_cmd_o[59] (net)                           3     194.9355              0.0000     0.8331 f
  mem_cmd_o[59] (out)                                             0.3219   -0.0011 @   0.8320 f
  data arrival time                                                                    0.8320

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8320
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9320


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3119     0.3119
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)                 0.1533    0.0000     0.3119 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)                   0.0456    0.1908     0.5027 r
  fifo_1__mem_fifo/dff/data_o[75] (net)         2       7.1726              0.0000     0.5027 r
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5027 r
  fifo_1__mem_fifo/data_o[75] (net)                     7.1726              0.0000     0.5027 r
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)                   0.0000     0.5027 r
  fifo_lo[115] (net)                                    7.1726              0.0000     0.5027 r
  U1893/IN2 (AND2X1)                                              0.0456   -0.0019 &   0.5009 r
  U1893/Q (AND2X1)                                                0.1232    0.1015 @   0.6024 r
  n2691 (net)                                   2      33.8401              0.0000     0.6024 r
  icc_place1881/INP (NBUFFX2)                                     0.1235   -0.0083 @   0.5941 r
  icc_place1881/Z (NBUFFX2)                                       0.3171    0.1535 @   0.7476 r
  io_cmd_o[75] (net)                            1     177.5738              0.0000     0.7476 r
  io_cmd_o[75] (out)                                              0.3171    0.0849 @   0.8324 r
  data arrival time                                                                    0.8324

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8324
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9324


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3226     0.3226
  fifo_1__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.1613    0.0000     0.3226 r
  fifo_1__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.0371    0.2056     0.5281 f
  fifo_1__mem_fifo/dff/data_o[6] (net)          2       5.5590              0.0000     0.5281 f
  fifo_1__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5281 f
  fifo_1__mem_fifo/data_o[6] (net)                      5.5590              0.0000     0.5281 f
  fifo_1__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_3)                    0.0000     0.5281 f
  fifo_lo[53] (net)                                     5.5590              0.0000     0.5281 f
  U1768/IN2 (MUX21X1)                                             0.0371    0.0000 &   0.5282 f
  U1768/Q (MUX21X1)                                               0.3630    0.2374 @   0.7655 f
  io_cmd_o[6] (net)                             4     115.2141              0.0000     0.7655 f
  U1769/INP (NBUFFX2)                                             0.3630   -0.0336 @   0.7319 f
  U1769/Z (NBUFFX2)                                               0.1007    0.1182 @   0.8501 f
  mem_cmd_o[6] (net)                            1      48.1064              0.0000     0.8501 f
  mem_cmd_o[6] (out)                                              0.1007   -0.0166 @   0.8335 f
  data arrival time                                                                    0.8335

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8335
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9335


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3235     0.3235
  fifo_0__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.1613    0.0000     0.3235 r
  fifo_0__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.0415    0.1888     0.5123 r
  fifo_0__mem_fifo/dff/data_o[12] (net)         2       5.7123              0.0000     0.5123 r
  fifo_0__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5123 r
  fifo_0__mem_fifo/data_o[12] (net)                     5.7123              0.0000     0.5123 r
  fifo_0__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_2)                   0.0000     0.5123 r
  fifo_lo[10] (net)                                     5.7123              0.0000     0.5123 r
  U1780/IN1 (MUX21X1)                                             0.0415   -0.0011 &   0.5112 r
  U1780/Q (MUX21X1)                                               0.1626    0.1345 @   0.6457 r
  n2732 (net)                                   2      45.9507              0.0000     0.6457 r
  icc_place1840/INP (NBUFFX2)                                     0.1631   -0.0287 @   0.6170 r
  icc_place1840/Z (NBUFFX2)                                       0.2985    0.1574 @   0.7743 r
  mem_cmd_o[12] (net)                           1     166.4403              0.0000     0.7743 r
  mem_cmd_o[12] (out)                                             0.2985    0.0597 @   0.8340 r
  data arrival time                                                                    0.8340

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8340
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9340


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3234     0.3234
  fifo_1__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1613    0.0000     0.3234 r
  fifo_1__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.0572    0.2199     0.5432 f
  fifo_1__mem_fifo/dff/data_o[9] (net)          2      14.4479              0.0000     0.5432 f
  fifo_1__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5432 f
  fifo_1__mem_fifo/data_o[9] (net)                     14.4479              0.0000     0.5432 f
  fifo_1__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_3)                    0.0000     0.5432 f
  fifo_lo[56] (net)                                    14.4479              0.0000     0.5432 f
  U1774/IN2 (MUX21X1)                                             0.0572   -0.0010 &   0.5422 f
  U1774/Q (MUX21X1)                                               0.4062    0.2420 @   0.7842 f
  io_cmd_o[9] (net)                             4     123.8234              0.0000     0.7842 f
  io_cmd_o[9] (out)                                               0.4062    0.0500 @   0.8342 f
  data arrival time                                                                    0.8342

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8342
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9342


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3129     0.3129
  fifo_1__mem_fifo/dff/data_r_reg_96_/CLK (DFFX1)                 0.1529    0.0000     0.3129 r
  fifo_1__mem_fifo/dff/data_r_reg_96_/Q (DFFX1)                   0.0429    0.1890     0.5019 r
  fifo_1__mem_fifo/dff/data_o[96] (net)         2       6.2158              0.0000     0.5019 r
  fifo_1__mem_fifo/dff/data_o[96] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5019 r
  fifo_1__mem_fifo/data_o[96] (net)                     6.2158              0.0000     0.5019 r
  fifo_1__mem_fifo/data_o[96] (bsg_one_fifo_width_p570_3)                   0.0000     0.5019 r
  fifo_lo[136] (net)                                    6.2158              0.0000     0.5019 r
  U1935/IN2 (AND2X1)                                              0.0429   -0.0005 &   0.5014 r
  U1935/Q (AND2X1)                                                0.0354    0.0583     0.5597 r
  n5191 (net)                                   1       4.3495              0.0000     0.5597 r
  icc_place1864/INP (NBUFFX2)                                     0.0354   -0.0010 &   0.5588 r
  icc_place1864/Z (NBUFFX2)                                       0.3528    0.1690 @   0.7278 r
  mem_cmd_o[96] (net)                           4     208.7888              0.0000     0.7278 r
  icc_place2019/INP (NBUFFX2)                                     0.3528    0.0104 @   0.7382 r
  icc_place2019/Z (NBUFFX2)                                       0.0485    0.1029     0.8411 r
  io_cmd_o[96] (net)                            1       7.5844              0.0000     0.8411 r
  io_cmd_o[96] (out)                                              0.0485   -0.0068 &   0.8343 r
  data arrival time                                                                    0.8343

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8343
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9343


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3306     0.3306
  fifo_0__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1582    0.0000     0.3306 r
  fifo_0__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0409    0.1881     0.5187 r
  fifo_0__mem_fifo/dff/data_o[38] (net)         2       5.4878              0.0000     0.5187 r
  fifo_0__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5187 r
  fifo_0__mem_fifo/data_o[38] (net)                     5.4878              0.0000     0.5187 r
  fifo_0__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_2)                   0.0000     0.5187 r
  fifo_lo[36] (net)                                     5.4878              0.0000     0.5187 r
  U1832/IN1 (MUX21X1)                                             0.0409    0.0000 &   0.5188 r
  U1832/Q (MUX21X1)                                               0.2543    0.1712 @   0.6900 r
  n2712 (net)                                   2      75.9233              0.0000     0.6900 r
  icc_place1797/INP (NBUFFX2)                                     0.2543   -0.0526 @   0.6374 r
  icc_place1797/Z (NBUFFX2)                                       0.2819    0.1686 @   0.8059 r
  mem_cmd_o[38] (net)                           1     155.0376              0.0000     0.8059 r
  mem_cmd_o[38] (out)                                             0.2819    0.0284 @   0.8343 r
  data arrival time                                                                    0.8343

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8343
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9343


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2846     0.2846
  fifo_1__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.0717    0.0000     0.2846 r
  fifo_1__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0494    0.1827     0.4673 r
  fifo_1__mem_fifo/dff/data_o[24] (net)         2       8.5558              0.0000     0.4673 r
  fifo_1__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4673 r
  fifo_1__mem_fifo/data_o[24] (net)                     8.5558              0.0000     0.4673 r
  fifo_1__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_3)                   0.0000     0.4673 r
  fifo_lo[71] (net)                                     8.5558              0.0000     0.4673 r
  U1804/IN2 (MUX21X1)                                             0.0494   -0.0012 &   0.4661 r
  U1804/Q (MUX21X1)                                               0.0350    0.0761     0.5423 r
  n5205 (net)                                   1       2.7760              0.0000     0.5423 r
  icc_place1819/INP (NBUFFX2)                                     0.0350    0.0000 &   0.5423 r
  icc_place1819/Z (NBUFFX2)                                       0.3196    0.1746 @   0.7169 r
  mem_cmd_o[24] (net)                           5     197.0188              0.0000     0.7169 r
  icc_place2039/INP (NBUFFX2)                                     0.3196    0.0204 @   0.7373 r
  icc_place2039/Z (NBUFFX2)                                       0.0446    0.0972     0.8345 r
  io_cmd_o[24] (net)                            1       5.7827              0.0000     0.8345 r
  io_cmd_o[24] (out)                                              0.0446    0.0001 &   0.8346 r
  data arrival time                                                                    0.8346

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8346
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9346


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff/data_r_reg_71_/CLK (DFFX1)                 0.1515    0.0000     0.3079 r
  fifo_1__mem_fifo/dff/data_r_reg_71_/Q (DFFX1)                   0.0393    0.2065     0.5144 f
  fifo_1__mem_fifo/dff/data_o[71] (net)         2       6.4904              0.0000     0.5144 f
  fifo_1__mem_fifo/dff/data_o[71] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5144 f
  fifo_1__mem_fifo/data_o[71] (net)                     6.4904              0.0000     0.5144 f
  fifo_1__mem_fifo/data_o[71] (bsg_one_fifo_width_p570_3)                   0.0000     0.5144 f
  fifo_lo[111] (net)                                    6.4904              0.0000     0.5144 f
  U1885/IN2 (AND2X1)                                              0.0393    0.0000 &   0.5145 f
  U1885/Q (AND2X1)                                                0.0281    0.0560     0.5704 f
  n2693 (net)                                   1       2.7483              0.0000     0.5704 f
  icc_place1884/INP (NBUFFX2)                                     0.0281    0.0000 &   0.5704 f
  icc_place1884/Z (NBUFFX2)                                       0.3453    0.1351 @   0.7056 f
  io_cmd_o[71] (net)                            4     202.5759              0.0000     0.7056 f
  io_cmd_o[71] (out)                                              0.3453    0.1298 @   0.8354 f
  data arrival time                                                                    0.8354

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8354
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9354


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2831     0.2831
  fifo_1__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.0717    0.0000     0.2831 r
  fifo_1__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.0443    0.1995     0.4826 f
  fifo_1__mem_fifo/dff/data_o[34] (net)         2       8.6484              0.0000     0.4826 f
  fifo_1__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4826 f
  fifo_1__mem_fifo/data_o[34] (net)                     8.6484              0.0000     0.4826 f
  fifo_1__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_3)                   0.0000     0.4826 f
  fifo_lo[81] (net)                                     8.6484              0.0000     0.4826 f
  U1824/IN2 (MUX21X1)                                             0.0443   -0.0010 &   0.4816 f
  U1824/Q (MUX21X1)                                               0.0416    0.0724     0.5540 f
  n2715 (net)                                   1       4.7642              0.0000     0.5540 f
  icc_place1802/INP (NBUFFX2)                                     0.0416    0.0001 &   0.5541 f
  icc_place1802/Z (NBUFFX2)                                       0.3770    0.1385 @   0.6925 f
  n2457 (net)                                   2     222.1096              0.0000     0.6925 f
  icc_place1803/INP (NBUFFX2)                                     0.3770    0.0008 @   0.6933 f
  icc_place1803/Z (NBUFFX2)                                       0.1283    0.1359 @   0.8292 f
  mem_cmd_o[34] (net)                           3      68.8256              0.0000     0.8292 f
  mem_cmd_o[34] (out)                                             0.1290    0.0066 @   0.8358 f
  data arrival time                                                                    0.8358

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8358
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9358


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3137     0.3137
  fifo_0__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1493    0.0000     0.3137 r
  fifo_0__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.0417    0.2083     0.5220 f
  fifo_0__mem_fifo/dff/data_o[15] (net)         2       7.5332              0.0000     0.5220 f
  fifo_0__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5220 f
  fifo_0__mem_fifo/data_o[15] (net)                     7.5332              0.0000     0.5220 f
  fifo_0__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_2)                   0.0000     0.5220 f
  fifo_lo[13] (net)                                     7.5332              0.0000     0.5220 f
  U1786/IN1 (MUX21X1)                                             0.0417    0.0001 &   0.5221 f
  U1786/Q (MUX21X1)                                               0.1944    0.1558 @   0.6778 f
  n2730 (net)                                   1      57.7782              0.0000     0.6778 f
  icc_place1836/INP (NBUFFX2)                                     0.1944   -0.0465 @   0.6314 f
  icc_place1836/Z (NBUFFX2)                                       0.3248    0.1991 @   0.8305 f
  mem_cmd_o[15] (net)                           4     197.8121              0.0000     0.8305 f
  mem_cmd_o[15] (out)                                             0.3248    0.0053 @   0.8358 f
  data arrival time                                                                    0.8358

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8358
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9358


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2846     0.2846
  fifo_1__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.0717    0.0000     0.2846 r
  fifo_1__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0428    0.1985     0.4831 f
  fifo_1__mem_fifo/dff/data_o[24] (net)         2       7.9672              0.0000     0.4831 f
  fifo_1__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4831 f
  fifo_1__mem_fifo/data_o[24] (net)                     7.9672              0.0000     0.4831 f
  fifo_1__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_3)                   0.0000     0.4831 f
  fifo_lo[71] (net)                                     7.9672              0.0000     0.4831 f
  U1804/IN2 (MUX21X1)                                             0.0428   -0.0011 &   0.4820 f
  U1804/Q (MUX21X1)                                               0.0355    0.0670     0.5491 f
  n5205 (net)                                   1       2.6560              0.0000     0.5491 f
  icc_place1819/INP (NBUFFX2)                                     0.0355    0.0000 &   0.5491 f
  icc_place1819/Z (NBUFFX2)                                       0.3083    0.1867 @   0.7358 f
  mem_cmd_o[24] (net)                           5     196.1753              0.0000     0.7358 f
  icc_place2039/INP (NBUFFX2)                                     0.3083    0.0203 @   0.7562 f
  icc_place2039/Z (NBUFFX2)                                       0.0389    0.0796     0.8358 f
  io_cmd_o[24] (net)                            1       5.7827              0.0000     0.8358 f
  io_cmd_o[24] (out)                                              0.0389    0.0001 &   0.8359 f
  data arrival time                                                                    0.8359

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8359
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9359


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3237     0.3237
  fifo_0__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.1613    0.0000     0.3237 r
  fifo_0__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.0587    0.1989     0.5226 r
  fifo_0__mem_fifo/dff/data_o[6] (net)          2      12.1871              0.0000     0.5226 r
  fifo_0__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5226 r
  fifo_0__mem_fifo/data_o[6] (net)                     12.1871              0.0000     0.5226 r
  fifo_0__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_2)                    0.0000     0.5226 r
  fifo_lo[4] (net)                                     12.1871              0.0000     0.5226 r
  U1768/IN1 (MUX21X1)                                             0.0587    0.0003 &   0.5229 r
  U1768/Q (MUX21X1)                                               0.3739    0.2257 @   0.7486 r
  io_cmd_o[6] (net)                             4     115.9598              0.0000     0.7486 r
  U1769/INP (NBUFFX2)                                             0.3739   -0.0325 @   0.7161 r
  U1769/Z (NBUFFX2)                                               0.1091    0.1383 @   0.8543 r
  mem_cmd_o[6] (net)                            1      48.1064              0.0000     0.8543 r
  mem_cmd_o[6] (out)                                              0.1091   -0.0183 @   0.8360 r
  data arrival time                                                                    0.8360

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8360
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9360


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2834     0.2834
  fifo_1__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.0717    0.0000     0.2834 r
  fifo_1__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.0638    0.1908     0.4743 r
  fifo_1__mem_fifo/dff/data_o[25] (net)         2      14.0698              0.0000     0.4743 r
  fifo_1__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4743 r
  fifo_1__mem_fifo/data_o[25] (net)                    14.0698              0.0000     0.4743 r
  fifo_1__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_3)                   0.0000     0.4743 r
  fifo_lo[72] (net)                                    14.0698              0.0000     0.4743 r
  U1806/IN2 (MUX21X1)                                             0.0638   -0.0012 &   0.4731 r
  U1806/Q (MUX21X1)                                               0.2038    0.1597 @   0.6328 r
  n2722 (net)                                   2      60.0970              0.0000     0.6328 r
  icc_place1816/INP (NBUFFX2)                                     0.2038   -0.0092 @   0.6235 r
  icc_place1816/Z (NBUFFX2)                                       0.2572    0.1572 @   0.7808 r
  io_cmd_o[25] (net)                            4     142.2935              0.0000     0.7808 r
  io_cmd_o[25] (out)                                              0.2572    0.0554 @   0.8361 r
  data arrival time                                                                    0.8361

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8361
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9361


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2843     0.2843
  fifo_1__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.0717    0.0000     0.2843 r
  fifo_1__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.0400    0.1963     0.4807 f
  fifo_1__mem_fifo/dff/data_o[17] (net)         2       6.7385              0.0000     0.4807 f
  fifo_1__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4807 f
  fifo_1__mem_fifo/data_o[17] (net)                     6.7385              0.0000     0.4807 f
  fifo_1__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_3)                   0.0000     0.4807 f
  fifo_lo[64] (net)                                     6.7385              0.0000     0.4807 f
  U1790/IN2 (MUX21X1)                                             0.0400    0.0001 &   0.4807 f
  U1790/Q (MUX21X1)                                               0.1889    0.1545 @   0.6353 f
  n2728 (net)                                   1      55.9853              0.0000     0.6353 f
  icc_place1833/INP (NBUFFX2)                                     0.1889   -0.0309 @   0.6044 f
  icc_place1833/Z (NBUFFX2)                                       0.2951    0.1944 @   0.7988 f
  io_cmd_o[17] (net)                            4     182.7177              0.0000     0.7988 f
  icc_place2038/INP (NBUFFX2)                                     0.2951   -0.0433 @   0.7555 f
  icc_place2038/Z (NBUFFX2)                                       0.0404    0.0807     0.8363 f
  mem_cmd_o[17] (net)                           1       7.4586              0.0000     0.8363 f
  mem_cmd_o[17] (out)                                             0.0404    0.0002 &   0.8365 f
  data arrival time                                                                    0.8365

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8365
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9365


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3227     0.3227
  fifo_1__mem_fifo/dff/data_r_reg_0_/CLK (DFFX1)                  0.1613    0.0000     0.3227 r
  fifo_1__mem_fifo/dff/data_r_reg_0_/Q (DFFX1)                    0.0524    0.2165     0.5393 f
  fifo_1__mem_fifo/dff/data_o[0] (net)          2      12.2815              0.0000     0.5393 f
  fifo_1__mem_fifo/dff/data_o[0] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5393 f
  fifo_1__mem_fifo/data_o[0] (net)                     12.2815              0.0000     0.5393 f
  fifo_1__mem_fifo/data_o[0] (bsg_one_fifo_width_p570_3)                    0.0000     0.5393 f
  fifo_lo[48] (net)                                    12.2815              0.0000     0.5393 f
  U5080/IN2 (AND2X1)                                              0.0524   -0.0015 &   0.5378 f
  U5080/Q (AND2X1)                                                0.0509    0.0742     0.6119 f
  n2740 (net)                                   1      10.5993              0.0000     0.6119 f
  icc_place1927/INP (NBUFFX2)                                     0.0509   -0.0070 &   0.6049 f
  icc_place1927/Z (NBUFFX2)                                       0.2981    0.1508 @   0.7557 f
  io_cmd_o[0] (net)                             4     177.6646              0.0000     0.7557 f
  io_cmd_o[0] (out)                                               0.2981    0.0808 @   0.8365 f
  data arrival time                                                                    0.8365

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8365
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9365


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1397    0.0000     0.3079 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2740    0.2852 @   0.5931 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      83.8294              0.0000     0.5931 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.5931 r
  fifo_1__mem_fifo/v_o (net)                           83.8294              0.0000     0.5931 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.5931 r
  fifo_v_lo[1] (net)                                   83.8294              0.0000     0.5931 r
  U1963/IN1 (AND2X2)                                              0.2740   -0.0123 @   0.5808 r
  U1963/Q (AND2X2)                                                0.2773    0.2056 @   0.7864 r
  io_cmd_o[110] (net)                           4     156.3799              0.0000     0.7864 r
  io_cmd_o[110] (out)                                             0.2773    0.0502 @   0.8366 r
  data arrival time                                                                    0.8366

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8366
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9366


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3225     0.3225
  fifo_1__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1612    0.0000     0.3225 r
  fifo_1__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.0715    0.2057     0.5282 r
  fifo_1__mem_fifo/dff/data_o[15] (net)         2      17.0660              0.0000     0.5282 r
  fifo_1__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5282 r
  fifo_1__mem_fifo/data_o[15] (net)                    17.0660              0.0000     0.5282 r
  fifo_1__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_3)                   0.0000     0.5282 r
  fifo_lo[62] (net)                                    17.0660              0.0000     0.5282 r
  U1786/IN2 (MUX21X1)                                             0.0715   -0.0077 &   0.5205 r
  U1786/Q (MUX21X1)                                               0.1979    0.1584 @   0.6789 r
  n2730 (net)                                   1      57.8981              0.0000     0.6789 r
  icc_place1836/INP (NBUFFX2)                                     0.1979   -0.0440 @   0.6349 r
  icc_place1836/Z (NBUFFX2)                                       0.3371    0.1969 @   0.8318 r
  mem_cmd_o[15] (net)                           4     198.5579              0.0000     0.8318 r
  mem_cmd_o[15] (out)                                             0.3371    0.0049 @   0.8367 r
  data arrival time                                                                    0.8367

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8367
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9367


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2841     0.2841
  fifo_1__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.0717    0.0000     0.2841 r
  fifo_1__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.0568    0.1869     0.4710 r
  fifo_1__mem_fifo/dff/data_o[26] (net)         2      11.3984              0.0000     0.4710 r
  fifo_1__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4710 r
  fifo_1__mem_fifo/data_o[26] (net)                    11.3984              0.0000     0.4710 r
  fifo_1__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_3)                   0.0000     0.4710 r
  fifo_lo[73] (net)                                    11.3984              0.0000     0.4710 r
  U1808/IN2 (MUX21X1)                                             0.0568   -0.0020 &   0.4690 r
  U1808/Q (MUX21X1)                                               0.1576    0.1367 @   0.6057 r
  n2721 (net)                                   1      43.7875              0.0000     0.6057 r
  icc_place1815/INP (NBUFFX2)                                     0.1583   -0.0383 @   0.5674 r
  icc_place1815/Z (NBUFFX2)                                       0.2586    0.1538 @   0.7212 r
  io_cmd_o[26] (net)                            5     146.2767              0.0000     0.7212 r
  icc_place2040/INP (NBUFFX2)                                     0.2586    0.0130 @   0.7341 r
  icc_place2040/Z (NBUFFX2)                                       0.0692    0.1082 @   0.8423 r
  mem_cmd_o[26] (net)                           1      25.1936              0.0000     0.8423 r
  mem_cmd_o[26] (out)                                             0.0694   -0.0046 @   0.8377 r
  data arrival time                                                                    0.8377

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8377
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9377


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3131     0.3131
  fifo_1__mem_fifo/dff/data_r_reg_81_/CLK (DFFX1)                 0.1529    0.0000     0.3131 r
  fifo_1__mem_fifo/dff/data_r_reg_81_/Q (DFFX1)                   0.0385    0.2059     0.5191 f
  fifo_1__mem_fifo/dff/data_o[81] (net)         2       6.1390              0.0000     0.5191 f
  fifo_1__mem_fifo/dff/data_o[81] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5191 f
  fifo_1__mem_fifo/data_o[81] (net)                     6.1390              0.0000     0.5191 f
  fifo_1__mem_fifo/data_o[81] (bsg_one_fifo_width_p570_3)                   0.0000     0.5191 f
  fifo_lo[121] (net)                                    6.1390              0.0000     0.5191 f
  U1905/IN2 (AND2X1)                                              0.0385    0.0000 &   0.5191 f
  U1905/Q (AND2X1)                                                0.0419    0.0656     0.5847 f
  n2688 (net)                                   1       7.5765              0.0000     0.5847 f
  icc_place1874/INP (NBUFFX2)                                     0.0419    0.0002 &   0.5849 f
  icc_place1874/Z (NBUFFX2)                                       0.3350    0.1394 @   0.7243 f
  mem_cmd_o[81] (net)                           4     196.5487              0.0000     0.7243 f
  mem_cmd_o[81] (out)                                             0.3350    0.1135 @   0.8379 f
  data arrival time                                                                    0.8379

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8379
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9379


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3104     0.3104
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)                 0.1517    0.0000     0.3104 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)                   0.0375    0.1853     0.4957 r
  fifo_1__mem_fifo/dff/data_o[93] (net)         2       4.2486              0.0000     0.4957 r
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4957 r
  fifo_1__mem_fifo/data_o[93] (net)                     4.2486              0.0000     0.4957 r
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)                   0.0000     0.4957 r
  fifo_lo[133] (net)                                    4.2486              0.0000     0.4957 r
  U1929/IN2 (AND2X1)                                              0.0375    0.0000 &   0.4957 r
  U1929/Q (AND2X1)                                                0.0302    0.0543     0.5500 r
  n2683 (net)                                   1       2.5902              0.0000     0.5500 r
  icc_place1867/INP (NBUFFX2)                                     0.0302    0.0000 &   0.5500 r
  icc_place1867/Z (NBUFFX2)                                       0.3112    0.1601 @   0.7101 r
  mem_cmd_o[93] (net)                           4     185.4449              0.0000     0.7101 r
  icc_place2022/INP (NBUFFX2)                                     0.3112    0.0266 @   0.7367 r
  icc_place2022/Z (NBUFFX2)                                       0.0551    0.1059     0.8426 r
  io_cmd_o[93] (net)                            1      14.4426              0.0000     0.8426 r
  io_cmd_o[93] (out)                                              0.0551   -0.0046 &   0.8380 r
  data arrival time                                                                    0.8380

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8380
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9380


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3077     0.3077
  fifo_1__mem_fifo/dff/data_r_reg_109_/CLK (DFFX1)                0.1516    0.0000     0.3077 r
  fifo_1__mem_fifo/dff/data_r_reg_109_/Q (DFFX1)                  0.0421    0.2087     0.5163 f
  fifo_1__mem_fifo/dff/data_o[109] (net)        2       7.6917              0.0000     0.5163 f
  fifo_1__mem_fifo/dff/data_o[109] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5163 f
  fifo_1__mem_fifo/data_o[109] (net)                    7.6917              0.0000     0.5163 f
  fifo_1__mem_fifo/data_o[109] (bsg_one_fifo_width_p570_3)                  0.0000     0.5163 f
  fifo_lo[149] (net)                                    7.6917              0.0000     0.5163 f
  U1961/IN2 (AND2X1)                                              0.0421    0.0001 &   0.5164 f
  U1961/Q (AND2X1)                                                0.1865    0.1387 @   0.6551 f
  n2674 (net)                                   2      53.8384              0.0000     0.6551 f
  icc_place1917/INP (NBUFFX2)                                     0.1865   -0.0193 @   0.6358 f
  icc_place1917/Z (NBUFFX2)                                       0.2948    0.1809 @   0.8168 f
  mem_cmd_o[109] (net)                          3     176.7417              0.0000     0.8168 f
  mem_cmd_o[109] (out)                                            0.2948    0.0213 @   0.8380 f
  data arrival time                                                                    0.8380

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8380
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9380


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3077     0.3077
  fifo_1__mem_fifo/dff/data_r_reg_117_/CLK (DFFX1)                0.1515    0.0000     0.3077 r
  fifo_1__mem_fifo/dff/data_r_reg_117_/Q (DFFX1)                  0.0388    0.2061     0.5139 f
  fifo_1__mem_fifo/dff/data_o[117] (net)        2       6.2945              0.0000     0.5139 f
  fifo_1__mem_fifo/dff/data_o[117] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5139 f
  fifo_1__mem_fifo/data_o[117] (net)                    6.2945              0.0000     0.5139 f
  fifo_1__mem_fifo/data_o[117] (bsg_one_fifo_width_p570_3)                  0.0000     0.5139 f
  fifo_lo[157] (net)                                    6.2945              0.0000     0.5139 f
  U1977/IN2 (AND2X1)                                              0.0388    0.0000 &   0.5139 f
  U1977/Q (AND2X1)                                                0.0539    0.0730     0.5869 f
  n2670 (net)                                   1      11.7649              0.0000     0.5869 f
  icc_place1908/INP (NBUFFX2)                                     0.0539   -0.0063 &   0.5806 f
  icc_place1908/Z (NBUFFX2)                                       0.3270    0.1376 @   0.7182 f
  io_cmd_o[117] (net)                           4     191.3209              0.0000     0.7182 f
  io_cmd_o[117] (out)                                             0.3270    0.1199 @   0.8381 f
  data arrival time                                                                    0.8381

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8381
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9381


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3245     0.3245
  fifo_1__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1613    0.0000     0.3245 r
  fifo_1__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0757    0.2079     0.5324 r
  fifo_1__mem_fifo/dff/data_o[45] (net)         2      18.6473              0.0000     0.5324 r
  fifo_1__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5324 r
  fifo_1__mem_fifo/data_o[45] (net)                    18.6473              0.0000     0.5324 r
  fifo_1__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_3)                   0.0000     0.5324 r
  fifo_lo[92] (net)                                    18.6473              0.0000     0.5324 r
  U1846/IN2 (MUX21X1)                                             0.0757   -0.0006 &   0.5318 r
  U1846/Q (MUX21X1)                                               0.0781    0.1084     0.6402 r
  n2706 (net)                                   1      18.0725              0.0000     0.6402 r
  icc_place1784/INP (NBUFFX2)                                     0.0781   -0.0149 &   0.6254 r
  icc_place1784/Z (NBUFFX2)                                       0.2659    0.1367 @   0.7621 r
  io_cmd_o[45] (net)                            4     149.8303              0.0000     0.7621 r
  icc_place2046/INP (NBUFFX2)                                     0.2659   -0.0100 @   0.7521 r
  icc_place2046/Z (NBUFFX2)                                       0.0362    0.0862     0.8383 r
  mem_cmd_o[45] (net)                           1       1.1812              0.0000     0.8383 r
  mem_cmd_o[45] (out)                                             0.0362    0.0000 &   0.8383 r
  data arrival time                                                                    0.8383

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8383
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9383


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3245     0.3245
  fifo_1__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1613    0.0000     0.3245 r
  fifo_1__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.0734    0.2067     0.5312 r
  fifo_1__mem_fifo/dff/data_o[44] (net)         2      17.7818              0.0000     0.5312 r
  fifo_1__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5312 r
  fifo_1__mem_fifo/data_o[44] (net)                    17.7818              0.0000     0.5312 r
  fifo_1__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_3)                   0.0000     0.5312 r
  fifo_lo[91] (net)                                    17.7818              0.0000     0.5312 r
  U1844/IN2 (MUX21X1)                                             0.0734   -0.0072 &   0.5240 r
  U1844/Q (MUX21X1)                                               0.2286    0.1702 @   0.6942 r
  n2707 (net)                                   2      67.4493              0.0000     0.6942 r
  icc_place1785/INP (NBUFFX2)                                     0.2286   -0.0295 @   0.6647 r
  icc_place1785/Z (NBUFFX2)                                       0.2925    0.1844 @   0.8492 r
  mem_cmd_o[44] (net)                           3     169.7544              0.0000     0.8492 r
  mem_cmd_o[44] (out)                                             0.2925   -0.0107 @   0.8385 r
  data arrival time                                                                    0.8385

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8385
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9385


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3245     0.3245
  fifo_1__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1613    0.0000     0.3245 r
  fifo_1__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0654    0.2250     0.5495 f
  fifo_1__mem_fifo/dff/data_o[45] (net)         2      18.0588              0.0000     0.5495 f
  fifo_1__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5495 f
  fifo_1__mem_fifo/data_o[45] (net)                    18.0588              0.0000     0.5495 f
  fifo_1__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_3)                   0.0000     0.5495 f
  fifo_lo[92] (net)                                    18.0588              0.0000     0.5495 f
  U1846/IN2 (MUX21X1)                                             0.0654   -0.0003 &   0.5492 f
  U1846/Q (MUX21X1)                                               0.0779    0.1026     0.6518 f
  n2706 (net)                                   1      17.9525              0.0000     0.6518 f
  icc_place1784/INP (NBUFFX2)                                     0.0779   -0.0156 &   0.6362 f
  icc_place1784/Z (NBUFFX2)                                       0.2559    0.1405 @   0.7768 f
  io_cmd_o[45] (net)                            4     149.0845              0.0000     0.7768 f
  icc_place2046/INP (NBUFFX2)                                     0.2559   -0.0094 @   0.7674 f
  icc_place2046/Z (NBUFFX2)                                       0.0310    0.0716     0.8390 f
  mem_cmd_o[45] (net)                           1       1.1812              0.0000     0.8390 f
  mem_cmd_o[45] (out)                                             0.0310    0.0000 &   0.8390 f
  data arrival time                                                                    0.8390

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8390
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9390


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3232     0.3232
  fifo_0__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.1613    0.0000     0.3232 r
  fifo_0__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.0412    0.1886     0.5118 r
  fifo_0__mem_fifo/dff/data_o[28] (net)         2       5.5971              0.0000     0.5118 r
  fifo_0__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5118 r
  fifo_0__mem_fifo/data_o[28] (net)                     5.5971              0.0000     0.5118 r
  fifo_0__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_2)                   0.0000     0.5118 r
  fifo_lo[26] (net)                                     5.5971              0.0000     0.5118 r
  U1812/IN1 (MUX21X1)                                             0.0412    0.0000 &   0.5118 r
  U1812/Q (MUX21X1)                                               0.1339    0.1226 @   0.6344 r
  n5204 (net)                                   1      36.0006              0.0000     0.6344 r
  icc_place1811/INP (NBUFFX2)                                     0.1343    0.0045 @   0.6389 r
  icc_place1811/Z (NBUFFX2)                                       0.3419    0.1605 @   0.7994 r
  mem_cmd_o[28] (net)                           4     192.6543              0.0000     0.7994 r
  icc_place2041/INP (NBUFFX2)                                     0.3419   -0.0552 @   0.7443 r
  icc_place2041/Z (NBUFFX2)                                       0.0403    0.0947     0.8390 r
  io_cmd_o[28] (net)                            1       1.4398              0.0000     0.8390 r
  io_cmd_o[28] (out)                                              0.0403    0.0000 &   0.8390 r
  data arrival time                                                                    0.8390

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8390
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9390


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2817     0.2817
  fifo_0__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.0717    0.0000     0.2817 r
  fifo_0__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0359    0.1930     0.4747 f
  fifo_0__mem_fifo/dff/data_o[16] (net)         2       4.9699              0.0000     0.4747 f
  fifo_0__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4747 f
  fifo_0__mem_fifo/data_o[16] (net)                     4.9699              0.0000     0.4747 f
  fifo_0__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_2)                   0.0000     0.4747 f
  fifo_lo[14] (net)                                     4.9699              0.0000     0.4747 f
  U1788/IN1 (MUX21X1)                                             0.0359    0.0000 &   0.4748 f
  U1788/Q (MUX21X1)                                               0.4153    0.2427 @   0.7175 f
  n2729 (net)                                   4     127.3974              0.0000     0.7175 f
  icc_place1835/INP (NBUFFX2)                                     0.4153    0.0008 @   0.7183 f
  icc_place1835/Z (NBUFFX2)                                       0.1692    0.1461 @   0.8644 f
  mem_cmd_o[16] (net)                           1      89.7513              0.0000     0.8644 f
  mem_cmd_o[16] (out)                                             0.1692   -0.0252 @   0.8392 f
  data arrival time                                                                    0.8392

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8392
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9392


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3078     0.3078
  fifo_1__mem_fifo/dff/data_r_reg_89_/CLK (DFFX1)                 0.1515    0.0000     0.3078 r
  fifo_1__mem_fifo/dff/data_r_reg_89_/Q (DFFX1)                   0.0386    0.2059     0.5137 f
  fifo_1__mem_fifo/dff/data_o[89] (net)         2       6.1807              0.0000     0.5137 f
  fifo_1__mem_fifo/dff/data_o[89] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5137 f
  fifo_1__mem_fifo/data_o[89] (net)                     6.1807              0.0000     0.5137 f
  fifo_1__mem_fifo/data_o[89] (bsg_one_fifo_width_p570_3)                   0.0000     0.5137 f
  fifo_lo[129] (net)                                    6.1807              0.0000     0.5137 f
  U1921/IN2 (AND2X1)                                              0.0386    0.0000 &   0.5137 f
  U1921/Q (AND2X1)                                                0.3573    0.2120 @   0.7257 f
  io_cmd_o[89] (net)                            4     105.0478              0.0000     0.7257 f
  U1922/INP (NBUFFX2)                                             0.3573    0.0321 @   0.7579 f
  U1922/Z (NBUFFX2)                                               0.0531    0.0936 @   0.8515 f
  mem_cmd_o[89] (net)                           1      16.1183              0.0000     0.8515 f
  mem_cmd_o[89] (out)                                             0.0531   -0.0122 @   0.8392 f
  data arrival time                                                                    0.8392

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8392
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9392


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3077     0.3077
  fifo_1__mem_fifo/dff/data_r_reg_110_/CLK (DFFX1)                0.1516    0.0000     0.3077 r
  fifo_1__mem_fifo/dff/data_r_reg_110_/Q (DFFX1)                  0.0726    0.2055     0.5132 r
  fifo_1__mem_fifo/dff/data_o[110] (net)        2      17.4610              0.0000     0.5132 r
  fifo_1__mem_fifo/dff/data_o[110] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5132 r
  fifo_1__mem_fifo/data_o[110] (net)                   17.4610              0.0000     0.5132 r
  fifo_1__mem_fifo/data_o[110] (bsg_one_fifo_width_p570_3)                  0.0000     0.5132 r
  fifo_lo[150] (net)                                   17.4610              0.0000     0.5132 r
  U1963/IN2 (AND2X2)                                              0.0726   -0.0010 &   0.5122 r
  U1963/Q (AND2X2)                                                0.2773    0.1656 @   0.6778 r
  io_cmd_o[110] (net)                           4     156.3799              0.0000     0.6778 r
  U1964/INP (NBUFFX2)                                             0.2773    0.0252 @   0.7030 r
  U1964/Z (NBUFFX2)                                               0.1087    0.1270 @   0.8300 r
  mem_cmd_o[110] (net)                          1      50.8220              0.0000     0.8300 r
  mem_cmd_o[110] (out)                                            0.1087    0.0095 @   0.8395 r
  data arrival time                                                                    0.8395

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8395
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9395


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3332     0.3332
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)                 0.1584    0.0000     0.3332 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)                   0.0408    0.1881     0.5212 r
  fifo_1__mem_fifo/dff/data_o[73] (net)         2       5.4471              0.0000     0.5212 r
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5212 r
  fifo_1__mem_fifo/data_o[73] (net)                     5.4471              0.0000     0.5212 r
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)                   0.0000     0.5212 r
  fifo_lo[113] (net)                                    5.4471              0.0000     0.5212 r
  U1889/IN2 (AND2X1)                                              0.0408    0.0000 &   0.5213 r
  U1889/Q (AND2X1)                                                0.3602    0.1990 @   0.7202 r
  io_cmd_o[73] (net)                            4     112.4122              0.0000     0.7202 r
  U1890/INP (NBUFFX2)                                             0.3602   -0.0061 @   0.7141 r
  U1890/Z (NBUFFX2)                                               0.0802    0.1234 @   0.8375 r
  mem_cmd_o[73] (net)                           1      29.2240              0.0000     0.8375 r
  mem_cmd_o[73] (out)                                             0.0805    0.0033 @   0.8407 r
  data arrival time                                                                    0.8407

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8407
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9407


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3116     0.3116
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)                 0.1534    0.0000     0.3116 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)                   0.0373    0.2050     0.5167 f
  fifo_1__mem_fifo/dff/data_o[92] (net)         2       5.6317              0.0000     0.5167 f
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5167 f
  fifo_1__mem_fifo/data_o[92] (net)                     5.6317              0.0000     0.5167 f
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)                   0.0000     0.5167 f
  fifo_lo[132] (net)                                    5.6317              0.0000     0.5167 f
  U1927/IN2 (AND2X1)                                              0.0373    0.0000 &   0.5167 f
  U1927/Q (AND2X1)                                                0.4157    0.2551 @   0.7718 f
  io_cmd_o[92] (net)                            4     126.2206              0.0000     0.7718 f
  U1928/INP (NBUFFX2)                                             0.4157   -0.0443 @   0.7275 f
  U1928/Z (NBUFFX2)                                               0.0790    0.1099 @   0.8374 f
  mem_cmd_o[92] (net)                           1      31.4967              0.0000     0.8374 f
  mem_cmd_o[92] (out)                                             0.0793    0.0034 @   0.8408 f
  data arrival time                                                                    0.8408

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8408
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9408


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3232     0.3232
  fifo_0__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.1613    0.0000     0.3232 r
  fifo_0__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.0357    0.2044     0.5277 f
  fifo_0__mem_fifo/dff/data_o[28] (net)         2       4.9714              0.0000     0.5277 f
  fifo_0__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5277 f
  fifo_0__mem_fifo/data_o[28] (net)                     4.9714              0.0000     0.5277 f
  fifo_0__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_2)                   0.0000     0.5277 f
  fifo_lo[26] (net)                                     4.9714              0.0000     0.5277 f
  U1812/IN1 (MUX21X1)                                             0.0357    0.0000 &   0.5277 f
  U1812/Q (MUX21X1)                                               0.1307    0.1239 @   0.6516 f
  n5204 (net)                                   1      35.8806              0.0000     0.6516 f
  icc_place1811/INP (NBUFFX2)                                     0.1307    0.0043 @   0.6559 f
  icc_place1811/Z (NBUFFX2)                                       0.3292    0.1623 @   0.8182 f
  mem_cmd_o[28] (net)                           4     191.9086              0.0000     0.8182 f
  icc_place2041/INP (NBUFFX2)                                     0.3292   -0.0531 @   0.7651 f
  icc_place2041/Z (NBUFFX2)                                       0.0344    0.0759     0.8409 f
  io_cmd_o[28] (net)                            1       1.4398              0.0000     0.8409 f
  io_cmd_o[28] (out)                                              0.0344    0.0000 &   0.8409 f
  data arrival time                                                                    0.8409

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8409
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9409


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2829     0.2829
  fifo_1__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.0717    0.0000     0.2829 r
  fifo_1__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0547    0.2067     0.4896 f
  fifo_1__mem_fifo/dff/data_o[40] (net)         2      13.3458              0.0000     0.4896 f
  fifo_1__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4896 f
  fifo_1__mem_fifo/data_o[40] (net)                    13.3458              0.0000     0.4896 f
  fifo_1__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_3)                   0.0000     0.4896 f
  fifo_lo[87] (net)                                    13.3458              0.0000     0.4896 f
  U1836/IN2 (MUX21X1)                                             0.0547   -0.0022 &   0.4875 f
  U1836/Q (MUX21X1)                                               0.0343    0.0685     0.5560 f
  n5201 (net)                                   1       2.2166              0.0000     0.5560 f
  icc_place1793/INP (NBUFFX2)                                     0.0343    0.0000 &   0.5560 f
  icc_place1793/Z (NBUFFX2)                                       0.3151    0.1793 @   0.7353 f
  io_cmd_o[40] (net)                            5     195.2784              0.0000     0.7353 f
  icc_place2044/INP (NBUFFX2)                                     0.3151    0.0219 @   0.7572 f
  icc_place2044/Z (NBUFFX2)                                       0.0430    0.0834     0.8407 f
  mem_cmd_o[40] (net)                           1       8.8525              0.0000     0.8407 f
  mem_cmd_o[40] (out)                                             0.0430    0.0003 &   0.8410 f
  data arrival time                                                                    0.8410

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8410
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9410


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2833     0.2833
  fifo_1__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.0717    0.0000     0.2833 r
  fifo_1__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0523    0.1843     0.4676 r
  fifo_1__mem_fifo/dff/data_o[16] (net)         2       9.6659              0.0000     0.4676 r
  fifo_1__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4676 r
  fifo_1__mem_fifo/data_o[16] (net)                     9.6659              0.0000     0.4676 r
  fifo_1__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_3)                   0.0000     0.4676 r
  fifo_lo[63] (net)                                     9.6659              0.0000     0.4676 r
  U1788/IN2 (MUX21X1)                                             0.0523    0.0002 &   0.4678 r
  U1788/Q (MUX21X1)                                               0.4266    0.2326 @   0.7004 r
  n2729 (net)                                   4     128.1431              0.0000     0.7004 r
  icc_place1835/INP (NBUFFX2)                                     0.4266    0.0008 @   0.7012 r
  icc_place1835/Z (NBUFFX2)                                       0.1792    0.1663 @   0.8675 r
  mem_cmd_o[16] (net)                           1      89.7513              0.0000     0.8675 r
  mem_cmd_o[16] (out)                                             0.1792   -0.0264 @   0.8410 r
  data arrival time                                                                    0.8410

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8410
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9410


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2831     0.2831
  fifo_1__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.0717    0.0000     0.2831 r
  fifo_1__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.0512    0.1837     0.4668 r
  fifo_1__mem_fifo/dff/data_o[34] (net)         2       9.2370              0.0000     0.4668 r
  fifo_1__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4668 r
  fifo_1__mem_fifo/data_o[34] (net)                     9.2370              0.0000     0.4668 r
  fifo_1__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_3)                   0.0000     0.4668 r
  fifo_lo[81] (net)                                     9.2370              0.0000     0.4668 r
  U1824/IN2 (MUX21X1)                                             0.0512   -0.0011 &   0.4656 r
  U1824/Q (MUX21X1)                                               0.0413    0.0808     0.5464 r
  n2715 (net)                                   1       4.8842              0.0000     0.5464 r
  icc_place1802/INP (NBUFFX2)                                     0.0413    0.0001 &   0.5465 r
  icc_place1802/Z (NBUFFX2)                                       0.3908    0.1336 @   0.6802 r
  n2457 (net)                                   2     222.2295              0.0000     0.6802 r
  icc_place1803/INP (NBUFFX2)                                     0.3908   -0.0003 @   0.6798 r
  icc_place1803/Z (NBUFFX2)                                       0.1373    0.1547 @   0.8346 r
  mem_cmd_o[34] (net)                           3      69.4514              0.0000     0.8346 r
  mem_cmd_o[34] (out)                                             0.1380    0.0065 @   0.8411 r
  data arrival time                                                                    0.8411

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8411
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9411


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3123     0.3123
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)                 0.1529    0.0000     0.3123 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)                   0.0540    0.1956     0.5079 r
  fifo_1__mem_fifo/dff/data_o[83] (net)         2      10.3574              0.0000     0.5079 r
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5079 r
  fifo_1__mem_fifo/data_o[83] (net)                    10.3574              0.0000     0.5079 r
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)                   0.0000     0.5079 r
  fifo_lo[123] (net)                                   10.3574              0.0000     0.5079 r
  U1909/IN2 (AND2X1)                                              0.0540    0.0002 &   0.5081 r
  U1909/Q (AND2X1)                                                0.0336    0.0584     0.5665 r
  n2686 (net)                                   1       3.6346              0.0000     0.5665 r
  icc_place1871/INP (NBUFFX2)                                     0.0336    0.0000 &   0.5665 r
  icc_place1871/Z (NBUFFX2)                                       0.3671    0.1727 @   0.7392 r
  n2526 (net)                                   4     216.0350              0.0000     0.7392 r
  icc_place2025/INP (NBUFFX2)                                     0.3671    0.0051 @   0.7443 r
  icc_place2025/Z (NBUFFX2)                                       0.0408    0.0969     0.8412 r
  mem_cmd_o[83] (net)                           1       0.8959              0.0000     0.8412 r
  mem_cmd_o[83] (out)                                             0.0408    0.0000 &   0.8412 r
  data arrival time                                                                    0.8412

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8412
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9412


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2841     0.2841
  fifo_1__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.0717    0.0000     0.2841 r
  fifo_1__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.0491    0.2028     0.4870 f
  fifo_1__mem_fifo/dff/data_o[26] (net)         2      10.8098              0.0000     0.4870 f
  fifo_1__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4870 f
  fifo_1__mem_fifo/data_o[26] (net)                    10.8098              0.0000     0.4870 f
  fifo_1__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_3)                   0.0000     0.4870 f
  fifo_lo[73] (net)                                    10.8098              0.0000     0.4870 f
  U1808/IN2 (MUX21X1)                                             0.0491   -0.0018 &   0.4851 f
  U1808/Q (MUX21X1)                                               0.1541    0.1398 @   0.6249 f
  n2721 (net)                                   1      43.6676              0.0000     0.6249 f
  icc_place1815/INP (NBUFFX2)                                     0.1541   -0.0397 @   0.5852 f
  icc_place1815/Z (NBUFFX2)                                       0.2485    0.1530 @   0.7382 f
  io_cmd_o[26] (net)                            5     145.4729              0.0000     0.7382 f
  icc_place2040/INP (NBUFFX2)                                     0.2485    0.0134 @   0.7516 f
  icc_place2040/Z (NBUFFX2)                                       0.0635    0.0941 @   0.8458 f
  mem_cmd_o[26] (net)                           1      25.1936              0.0000     0.8458 f
  mem_cmd_o[26] (out)                                             0.0637   -0.0045 @   0.8412 f
  data arrival time                                                                    0.8412

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8412
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9412


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3232     0.3232
  fifo_0__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1613    0.0000     0.3232 r
  fifo_0__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0361    0.2048     0.5280 f
  fifo_0__mem_fifo/dff/data_o[29] (net)         2       5.1375              0.0000     0.5280 f
  fifo_0__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5280 f
  fifo_0__mem_fifo/data_o[29] (net)                     5.1375              0.0000     0.5280 f
  fifo_0__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_2)                   0.0000     0.5280 f
  fifo_lo[27] (net)                                     5.1375              0.0000     0.5280 f
  U1814/IN1 (MUX21X1)                                             0.0361    0.0000 &   0.5280 f
  U1814/Q (MUX21X1)                                               0.3119    0.2040 @   0.7320 f
  n2719 (net)                                   2      95.4012              0.0000     0.7320 f
  icc_place1809/INP (NBUFFX2)                                     0.3119   -0.0536 @   0.6784 f
  icc_place1809/Z (NBUFFX2)                                       0.1751    0.1529 @   0.8313 f
  mem_cmd_o[29] (net)                           3     102.4708              0.0000     0.8313 f
  mem_cmd_o[29] (out)                                             0.1751    0.0104 @   0.8417 f
  data arrival time                                                                    0.8417

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8417
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9417


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3119     0.3119
  fifo_1__mem_fifo/dff/data_r_reg_58_/CLK (DFFX1)                 0.1529    0.0000     0.3119 r
  fifo_1__mem_fifo/dff/data_r_reg_58_/Q (DFFX1)                   0.0452    0.1906     0.5024 r
  fifo_1__mem_fifo/dff/data_o[58] (net)         2       7.0418              0.0000     0.5024 r
  fifo_1__mem_fifo/dff/data_o[58] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5024 r
  fifo_1__mem_fifo/data_o[58] (net)                     7.0418              0.0000     0.5024 r
  fifo_1__mem_fifo/data_o[58] (bsg_one_fifo_width_p570_3)                   0.0000     0.5024 r
  fifo_lo[98] (net)                                     7.0418              0.0000     0.5024 r
  U1858/IN2 (AND2X1)                                              0.0452   -0.0007 &   0.5017 r
  U1858/Q (AND2X1)                                                0.1776    0.1245 @   0.6262 r
  n2701 (net)                                   2      52.3454              0.0000     0.6262 r
  icc_place1901/INP (NBUFFX2)                                     0.1776    0.0019 @   0.6281 r
  icc_place1901/Z (NBUFFX2)                                       0.2595    0.1484 @   0.7765 r
  io_cmd_o[58] (net)                            1     142.0302              0.0000     0.7765 r
  io_cmd_o[58] (out)                                              0.2595    0.0653 @   0.8418 r
  data arrival time                                                                    0.8418

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8418
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9418


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3076     0.3076
  fifo_1__mem_fifo/dff/data_r_reg_108_/CLK (DFFX1)                0.1516    0.0000     0.3076 r
  fifo_1__mem_fifo/dff/data_r_reg_108_/Q (DFFX1)                  0.0688    0.2263     0.5339 f
  fifo_1__mem_fifo/dff/data_o[108] (net)        3      19.5972              0.0000     0.5339 f
  fifo_1__mem_fifo/dff/data_o[108] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5339 f
  fifo_1__mem_fifo/data_o[108] (net)                   19.5972              0.0000     0.5339 f
  fifo_1__mem_fifo/data_o[108] (bsg_one_fifo_width_p570_3)                  0.0000     0.5339 f
  fifo_lo[148] (net)                                   19.5972              0.0000     0.5339 f
  icc_place2008/IN2 (AND2X1)                                      0.0688    0.0009 &   0.5348 f
  icc_place2008/Q (AND2X1)                                        0.4084    0.2367 @   0.7715 f
  n2744 (net)                                   1     119.1942              0.0000     0.7715 f
  U1960/INP (NBUFFX2)                                             0.4084   -0.0706 @   0.7009 f
  U1960/Z (NBUFFX2)                                               0.1206    0.1276 @   0.8284 f
  mem_cmd_o[108] (net)                          1      58.9303              0.0000     0.8284 f
  mem_cmd_o[108] (out)                                            0.1206    0.0134 @   0.8418 f
  data arrival time                                                                    0.8418

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8418
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9418


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2829     0.2829
  fifo_1__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.0717    0.0000     0.2829 r
  fifo_1__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0635    0.1906     0.4735 r
  fifo_1__mem_fifo/dff/data_o[40] (net)         2      13.9344              0.0000     0.4735 r
  fifo_1__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4735 r
  fifo_1__mem_fifo/data_o[40] (net)                    13.9344              0.0000     0.4735 r
  fifo_1__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_3)                   0.0000     0.4735 r
  fifo_lo[87] (net)                                    13.9344              0.0000     0.4735 r
  U1836/IN2 (MUX21X1)                                             0.0635   -0.0023 &   0.4712 r
  U1836/Q (MUX21X1)                                               0.0337    0.0785     0.5497 r
  n5201 (net)                                   1       2.3366              0.0000     0.5497 r
  icc_place1793/INP (NBUFFX2)                                     0.0337    0.0000 &   0.5497 r
  icc_place1793/Z (NBUFFX2)                                       0.3280    0.1686 @   0.7183 r
  io_cmd_o[40] (net)                            5     196.8038              0.0000     0.7183 r
  icc_place2044/INP (NBUFFX2)                                     0.3280    0.0220 @   0.7403 r
  icc_place2044/Z (NBUFFX2)                                       0.0489    0.1016     0.8419 r
  mem_cmd_o[40] (net)                           1       8.8525              0.0000     0.8419 r
  mem_cmd_o[40] (out)                                             0.0489    0.0003 &   0.8422 r
  data arrival time                                                                    0.8422

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8422
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9422


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3226     0.3226
  fifo_1__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.1612    0.0000     0.3226 r
  fifo_1__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.0487    0.1933     0.5159 r
  fifo_1__mem_fifo/dff/data_o[12] (net)         2       8.3421              0.0000     0.5159 r
  fifo_1__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5159 r
  fifo_1__mem_fifo/data_o[12] (net)                     8.3421              0.0000     0.5159 r
  fifo_1__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_3)                   0.0000     0.5159 r
  fifo_lo[59] (net)                                     8.3421              0.0000     0.5159 r
  U1780/IN2 (MUX21X1)                                             0.0487    0.0001 &   0.5160 r
  U1780/Q (MUX21X1)                                               0.1626    0.1381 @   0.6541 r
  n2732 (net)                                   2      45.9507              0.0000     0.6541 r
  icc_place1840/INP (NBUFFX2)                                     0.1631   -0.0287 @   0.6254 r
  icc_place1840/Z (NBUFFX2)                                       0.2985    0.1574 @   0.7827 r
  mem_cmd_o[12] (net)                           1     166.4403              0.0000     0.7827 r
  mem_cmd_o[12] (out)                                             0.2985    0.0597 @   0.8424 r
  data arrival time                                                                    0.8424

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8424
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9424


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3077     0.3077
  fifo_1__mem_fifo/dff/data_r_reg_109_/CLK (DFFX1)                0.1516    0.0000     0.3077 r
  fifo_1__mem_fifo/dff/data_r_reg_109_/Q (DFFX1)                  0.0421    0.2087     0.5163 f
  fifo_1__mem_fifo/dff/data_o[109] (net)        2       7.6917              0.0000     0.5163 f
  fifo_1__mem_fifo/dff/data_o[109] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5163 f
  fifo_1__mem_fifo/data_o[109] (net)                    7.6917              0.0000     0.5163 f
  fifo_1__mem_fifo/data_o[109] (bsg_one_fifo_width_p570_3)                  0.0000     0.5163 f
  fifo_lo[149] (net)                                    7.6917              0.0000     0.5163 f
  U1961/IN2 (AND2X1)                                              0.0421    0.0001 &   0.5164 f
  U1961/Q (AND2X1)                                                0.1865    0.1387 @   0.6551 f
  n2674 (net)                                   2      53.8384              0.0000     0.6551 f
  icc_place1918/INP (NBUFFX2)                                     0.1865   -0.0186 @   0.6366 f
  icc_place1918/Z (NBUFFX2)                                       0.2716    0.1507 @   0.7873 f
  io_cmd_o[109] (net)                           1     154.9890              0.0000     0.7873 f
  io_cmd_o[109] (out)                                             0.2716    0.0556 @   0.8429 f
  data arrival time                                                                    0.8429

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8429
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9429


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3129     0.3129
  fifo_1__mem_fifo/dff/data_r_reg_96_/CLK (DFFX1)                 0.1529    0.0000     0.3129 r
  fifo_1__mem_fifo/dff/data_r_reg_96_/Q (DFFX1)                   0.0379    0.2055     0.5184 f
  fifo_1__mem_fifo/dff/data_o[96] (net)         2       5.8980              0.0000     0.5184 f
  fifo_1__mem_fifo/dff/data_o[96] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5184 f
  fifo_1__mem_fifo/data_o[96] (net)                     5.8980              0.0000     0.5184 f
  fifo_1__mem_fifo/data_o[96] (bsg_one_fifo_width_p570_3)                   0.0000     0.5184 f
  fifo_lo[136] (net)                                    5.8980              0.0000     0.5184 f
  U1935/IN2 (AND2X1)                                              0.0379   -0.0004 &   0.5180 f
  U1935/Q (AND2X1)                                                0.0323    0.0586     0.5766 f
  n5191 (net)                                   1       4.2295              0.0000     0.5766 f
  icc_place1864/INP (NBUFFX2)                                     0.0323   -0.0008 &   0.5758 f
  icc_place1864/Z (NBUFFX2)                                       0.3406    0.1793 @   0.7551 f
  mem_cmd_o[96] (net)                           4     208.0431              0.0000     0.7551 f
  icc_place2019/INP (NBUFFX2)                                     0.3406    0.0104 @   0.7655 f
  icc_place2019/Z (NBUFFX2)                                       0.0425    0.0834     0.8489 f
  io_cmd_o[96] (net)                            1       7.5844              0.0000     0.8489 f
  io_cmd_o[96] (out)                                              0.0425   -0.0059 &   0.8430 f
  data arrival time                                                                    0.8430

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8430
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9430


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3232     0.3232
  fifo_1__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1613    0.0000     0.3232 r
  fifo_1__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.0701    0.2050     0.5282 r
  fifo_1__mem_fifo/dff/data_o[14] (net)         2      16.5331              0.0000     0.5282 r
  fifo_1__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5282 r
  fifo_1__mem_fifo/data_o[14] (net)                    16.5331              0.0000     0.5282 r
  fifo_1__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_3)                   0.0000     0.5282 r
  fifo_lo[61] (net)                                    16.5331              0.0000     0.5282 r
  U1784/IN2 (MUX21X1)                                             0.0701   -0.0059 &   0.5223 r
  U1784/Q (MUX21X1)                                               0.4102    0.2322 @   0.7544 r
  io_cmd_o[14] (net)                            4     123.4444              0.0000     0.7544 r
  U1785/INP (NBUFFX2)                                             0.4102   -0.0256 @   0.7288 r
  U1785/Z (NBUFFX2)                                               0.0565    0.1143     0.8431 r
  mem_cmd_o[14] (net)                           1      11.8734              0.0000     0.8431 r
  mem_cmd_o[14] (out)                                             0.0565    0.0005 &   0.8436 r
  data arrival time                                                                    0.8436

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8436
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9436


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff/data_r_reg_104_/CLK (DFFX1)                0.1515    0.0000     0.3079 r
  fifo_1__mem_fifo/dff/data_r_reg_104_/Q (DFFX1)                  0.0635    0.2008     0.5086 r
  fifo_1__mem_fifo/dff/data_o[104] (net)        2      14.0113              0.0000     0.5086 r
  fifo_1__mem_fifo/dff/data_o[104] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5086 r
  fifo_1__mem_fifo/data_o[104] (net)                   14.0113              0.0000     0.5086 r
  fifo_1__mem_fifo/data_o[104] (bsg_one_fifo_width_p570_3)                  0.0000     0.5086 r
  fifo_lo[144] (net)                                   14.0113              0.0000     0.5086 r
  U1951/IN2 (AND2X1)                                              0.0635   -0.0068 &   0.5019 r
  U1951/Q (AND2X1)                                                0.0384    0.0627     0.5645 r
  n2677 (net)                                   1       5.2498              0.0000     0.5645 r
  icc_place1923/INP (NBUFFX2)                                     0.0384    0.0001 &   0.5646 r
  icc_place1923/Z (NBUFFX2)                                       0.3607    0.1363 @   0.7010 r
  mem_cmd_o[104] (net)                          4     204.7931              0.0000     0.7010 r
  icc_place2015/INP (NBUFFX2)                                     0.3607    0.0465 @   0.7475 r
  icc_place2015/Z (NBUFFX2)                                       0.0407    0.0963     0.8438 r
  io_cmd_o[104] (net)                           1       1.0174              0.0000     0.8438 r
  io_cmd_o[104] (out)                                             0.0407    0.0000 &   0.8438 r
  data arrival time                                                                    0.8438

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8438
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9438


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3305     0.3305
  fifo_0__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1582    0.0000     0.3305 r
  fifo_0__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0397    0.1873     0.5178 r
  fifo_0__mem_fifo/dff/data_o[22] (net)         2       5.0370              0.0000     0.5178 r
  fifo_0__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5178 r
  fifo_0__mem_fifo/data_o[22] (net)                     5.0370              0.0000     0.5178 r
  fifo_0__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_2)                   0.0000     0.5178 r
  fifo_lo[20] (net)                                     5.0370              0.0000     0.5178 r
  U1800/IN1 (MUX21X1)                                             0.0397    0.0000 &   0.5178 r
  U1800/Q (MUX21X1)                                               0.1951    0.1486 @   0.6664 r
  n2724 (net)                                   2      57.2029              0.0000     0.6664 r
  icc_place1824/INP (NBUFFX2)                                     0.1951   -0.0323 @   0.6341 r
  icc_place1824/Z (NBUFFX2)                                       0.2937    0.1568 @   0.7909 r
  mem_cmd_o[22] (net)                           1     161.1629              0.0000     0.7909 r
  mem_cmd_o[22] (out)                                             0.2937    0.0534 @   0.8443 r
  data arrival time                                                                    0.8443

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8443
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9443


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3126     0.3126
  fifo_1__mem_fifo/dff/data_r_reg_61_/CLK (DFFX1)                 0.1529    0.0000     0.3126 r
  fifo_1__mem_fifo/dff/data_r_reg_61_/Q (DFFX1)                   0.0383    0.2058     0.5183 f
  fifo_1__mem_fifo/dff/data_o[61] (net)         2       6.0412              0.0000     0.5183 f
  fifo_1__mem_fifo/dff/data_o[61] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5183 f
  fifo_1__mem_fifo/data_o[61] (net)                     6.0412              0.0000     0.5183 f
  fifo_1__mem_fifo/data_o[61] (bsg_one_fifo_width_p570_3)                   0.0000     0.5183 f
  fifo_lo[101] (net)                                    6.0412              0.0000     0.5183 f
  U1865/IN2 (AND2X1)                                              0.0383   -0.0007 &   0.5177 f
  U1865/Q (AND2X1)                                                0.3717    0.2162 @   0.7339 f
  io_cmd_o[61] (net)                            4     108.8225              0.0000     0.7339 f
  U1866/INP (NBUFFX2)                                             0.3717    0.0031 @   0.7370 f
  U1866/Z (NBUFFX2)                                               0.0727    0.1042 @   0.8412 f
  mem_cmd_o[61] (net)                           1      27.9661              0.0000     0.8412 f
  mem_cmd_o[61] (out)                                             0.0731    0.0031 @   0.8443 f
  data arrival time                                                                    0.8443

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8443
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9443


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1397    0.0000     0.3079 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2740    0.2852 @   0.5931 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      83.8294              0.0000     0.5931 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.5931 r
  fifo_1__mem_fifo/v_o (net)                           83.8294              0.0000     0.5931 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.5931 r
  fifo_v_lo[1] (net)                                   83.8294              0.0000     0.5931 r
  U1951/IN1 (AND2X1)                                              0.2740   -0.0129 @   0.5802 r
  U1951/Q (AND2X1)                                                0.0384    0.0956     0.6758 r
  n2677 (net)                                   1       5.2498              0.0000     0.6758 r
  icc_place1923/INP (NBUFFX2)                                     0.0384    0.0001 &   0.6759 r
  icc_place1923/Z (NBUFFX2)                                       0.3607    0.1363 @   0.8122 r
  mem_cmd_o[104] (net)                          4     204.7931              0.0000     0.8122 r
  mem_cmd_o[104] (out)                                            0.3607    0.0324 @   0.8447 r
  data arrival time                                                                    0.8447

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8447
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9447


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3237     0.3237
  fifo_0__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.1613    0.0000     0.3237 r
  fifo_0__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.0508    0.2154     0.5391 f
  fifo_0__mem_fifo/dff/data_o[6] (net)          2      11.5613              0.0000     0.5391 f
  fifo_0__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5391 f
  fifo_0__mem_fifo/data_o[6] (net)                     11.5613              0.0000     0.5391 f
  fifo_0__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_2)                    0.0000     0.5391 f
  fifo_lo[4] (net)                                     11.5613              0.0000     0.5391 f
  U1768/IN1 (MUX21X1)                                             0.0508    0.0003 &   0.5394 f
  U1768/Q (MUX21X1)                                               0.3630    0.2385 @   0.7779 f
  io_cmd_o[6] (net)                             4     115.2141              0.0000     0.7779 f
  U1769/INP (NBUFFX2)                                             0.3630   -0.0336 @   0.7443 f
  U1769/Z (NBUFFX2)                                               0.1007    0.1182 @   0.8625 f
  mem_cmd_o[6] (net)                            1      48.1064              0.0000     0.8625 f
  mem_cmd_o[6] (out)                                              0.1007   -0.0166 @   0.8459 f
  data arrival time                                                                    0.8459

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8459
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9459


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3144     0.3144
  fifo_0__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1499    0.0000     0.3144 r
  fifo_0__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.0350    0.2028     0.5173 f
  fifo_0__mem_fifo/dff/data_o[44] (net)         2       4.6181              0.0000     0.5173 f
  fifo_0__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5173 f
  fifo_0__mem_fifo/data_o[44] (net)                     4.6181              0.0000     0.5173 f
  fifo_0__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_2)                   0.0000     0.5173 f
  fifo_lo[42] (net)                                     4.6181              0.0000     0.5173 f
  U1844/IN1 (MUX21X1)                                             0.0350    0.0000 &   0.5173 f
  U1844/Q (MUX21X1)                                               0.2239    0.1671 @   0.6844 f
  n2707 (net)                                   2      67.2094              0.0000     0.6844 f
  icc_place1786/INP (NBUFFX2)                                     0.2239   -0.0296 @   0.6549 f
  icc_place1786/Z (NBUFFX2)                                       0.2153    0.1474 @   0.8023 f
  io_cmd_o[44] (net)                            1     121.1346              0.0000     0.8023 f
  io_cmd_o[44] (out)                                              0.2153    0.0437 @   0.8459 f
  data arrival time                                                                    0.8459

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8459
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9459


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3306     0.3306
  fifo_0__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1582    0.0000     0.3306 r
  fifo_0__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.0358    0.2043     0.5348 f
  fifo_0__mem_fifo/dff/data_o[20] (net)         2       5.0062              0.0000     0.5348 f
  fifo_0__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5348 f
  fifo_0__mem_fifo/data_o[20] (net)                     5.0062              0.0000     0.5348 f
  fifo_0__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_2)                   0.0000     0.5348 f
  fifo_lo[18] (net)                                     5.0062              0.0000     0.5348 f
  U1796/IN1 (MUX21X1)                                             0.0358    0.0000 &   0.5349 f
  U1796/Q (MUX21X1)                                               0.0532    0.0787     0.6136 f
  n2726 (net)                                   1       8.8089              0.0000     0.6136 f
  icc_place1827/INP (NBUFFX2)                                     0.0532   -0.0068 &   0.6068 f
  icc_place1827/Z (NBUFFX2)                                       0.3317    0.1448 @   0.7516 f
  n2482 (net)                                   4     193.0407              0.0000     0.7516 f
  mem_cmd_o[20] (out)                                             0.3317    0.0945 @   0.8462 f
  data arrival time                                                                    0.8462

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8462
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9462


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3076     0.3076
  fifo_1__mem_fifo/dff/data_r_reg_99_/CLK (DFFX1)                 0.1516    0.0000     0.3076 r
  fifo_1__mem_fifo/dff/data_r_reg_99_/Q (DFFX1)                   0.0634    0.2229     0.5306 f
  fifo_1__mem_fifo/dff/data_o[99] (net)         2      17.1719              0.0000     0.5306 f
  fifo_1__mem_fifo/dff/data_o[99] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5306 f
  fifo_1__mem_fifo/data_o[99] (net)                    17.1719              0.0000     0.5306 f
  fifo_1__mem_fifo/data_o[99] (bsg_one_fifo_width_p570_3)                   0.0000     0.5306 f
  fifo_lo[139] (net)                                   17.1719              0.0000     0.5306 f
  U1941/IN2 (AND2X1)                                              0.0634   -0.0008 &   0.5298 f
  U1941/Q (AND2X1)                                                0.4889    0.2845 @   0.8143 f
  n2680 (net)                                   4     147.0463              0.0000     0.8143 f
  io_cmd_o[99] (out)                                              0.4889    0.0323 @   0.8466 f
  data arrival time                                                                    0.8466

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8466
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9466


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3104     0.3104
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)                 0.1517    0.0000     0.3104 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)                   0.0333    0.2017     0.5121 f
  fifo_1__mem_fifo/dff/data_o[93] (net)         2       3.9309              0.0000     0.5121 f
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5121 f
  fifo_1__mem_fifo/data_o[93] (net)                     3.9309              0.0000     0.5121 f
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)                   0.0000     0.5121 f
  fifo_lo[133] (net)                                    3.9309              0.0000     0.5121 f
  U1929/IN2 (AND2X1)                                              0.0333    0.0000 &   0.5121 f
  U1929/Q (AND2X1)                                                0.0271    0.0540     0.5660 f
  n2683 (net)                                   1       2.4703              0.0000     0.5660 f
  icc_place1867/INP (NBUFFX2)                                     0.0271    0.0000 &   0.5661 f
  icc_place1867/Z (NBUFFX2)                                       0.3001    0.1695 @   0.7356 f
  mem_cmd_o[93] (net)                           4     184.6992              0.0000     0.7356 f
  icc_place2022/INP (NBUFFX2)                                     0.3001    0.0265 @   0.7621 f
  icc_place2022/Z (NBUFFX2)                                       0.0492    0.0888     0.8509 f
  io_cmd_o[93] (net)                            1      14.4426              0.0000     0.8509 f
  io_cmd_o[93] (out)                                              0.0492   -0.0041 &   0.8468 f
  data arrival time                                                                    0.8468

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8468
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9468


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3077     0.3077
  fifo_1__mem_fifo/dff/data_r_reg_117_/CLK (DFFX1)                0.1515    0.0000     0.3077 r
  fifo_1__mem_fifo/dff/data_r_reg_117_/Q (DFFX1)                  0.0441    0.1897     0.4974 r
  fifo_1__mem_fifo/dff/data_o[117] (net)        2       6.6122              0.0000     0.4974 r
  fifo_1__mem_fifo/dff/data_o[117] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.4974 r
  fifo_1__mem_fifo/data_o[117] (net)                    6.6122              0.0000     0.4974 r
  fifo_1__mem_fifo/data_o[117] (bsg_one_fifo_width_p570_3)                  0.0000     0.4974 r
  fifo_lo[157] (net)                                    6.6122              0.0000     0.4974 r
  U1977/IN2 (AND2X1)                                              0.0441    0.0000 &   0.4974 r
  U1977/Q (AND2X1)                                                0.0567    0.0712     0.5687 r
  n2670 (net)                                   1      11.8849              0.0000     0.5687 r
  icc_place1908/INP (NBUFFX2)                                     0.0567   -0.0060 &   0.5627 r
  icc_place1908/Z (NBUFFX2)                                       0.3396    0.1343 @   0.6969 r
  io_cmd_o[117] (net)                           4     192.0666              0.0000     0.6969 r
  icc_place2013/INP (NBUFFX2)                                     0.3396    0.0498 @   0.7468 r
  icc_place2013/Z (NBUFFX2)                                       0.0487    0.1022     0.8490 r
  mem_cmd_o[117] (net)                          1       8.2632              0.0000     0.8490 r
  mem_cmd_o[117] (out)                                            0.0487   -0.0014 &   0.8475 r
  data arrival time                                                                    0.8475

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8475
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9475


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2834     0.2834
  fifo_1__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.0717    0.0000     0.2834 r
  fifo_1__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.0550    0.2069     0.4904 f
  fifo_1__mem_fifo/dff/data_o[25] (net)         2      13.4813              0.0000     0.4904 f
  fifo_1__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4904 f
  fifo_1__mem_fifo/data_o[25] (net)                    13.4813              0.0000     0.4904 f
  fifo_1__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_3)                   0.0000     0.4904 f
  fifo_lo[72] (net)                                    13.4813              0.0000     0.4904 f
  U1806/IN2 (MUX21X1)                                             0.0550   -0.0009 &   0.4894 f
  U1806/Q (MUX21X1)                                               0.2000    0.1633 @   0.6527 f
  n2722 (net)                                   2      59.8571              0.0000     0.6527 f
  icc_place1818/INP (NBUFFX2)                                     0.2000   -0.0060 @   0.6467 f
  icc_place1818/Z (NBUFFX2)                                       0.2299    0.1563 @   0.8030 f
  mem_cmd_o[25] (net)                           2     134.1004              0.0000     0.8030 f
  mem_cmd_o[25] (out)                                             0.2299    0.0447 @   0.8477 f
  data arrival time                                                                    0.8477

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8477
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9477


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  fifo_1__mem_fifo/dff/data_r_reg_67_/CLK (DFFX1)                 0.1529    0.0000     0.3130 r
  fifo_1__mem_fifo/dff/data_r_reg_67_/Q (DFFX1)                   0.0392    0.2065     0.5195 f
  fifo_1__mem_fifo/dff/data_o[67] (net)         2       6.4408              0.0000     0.5195 f
  fifo_1__mem_fifo/dff/data_o[67] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5195 f
  fifo_1__mem_fifo/data_o[67] (net)                     6.4408              0.0000     0.5195 f
  fifo_1__mem_fifo/data_o[67] (bsg_one_fifo_width_p570_3)                   0.0000     0.5195 f
  fifo_lo[107] (net)                                    6.4408              0.0000     0.5195 f
  U1877/IN2 (AND2X1)                                              0.0392    0.0001 &   0.5195 f
  U1877/Q (AND2X1)                                                0.0307    0.0578     0.5773 f
  n5196 (net)                                   1       3.6453              0.0000     0.5773 f
  icc_place1889/INP (NBUFFX2)                                     0.0307    0.0000 &   0.5773 f
  icc_place1889/Z (NBUFFX2)                                       0.3814    0.1844 @   0.7617 f
  n2544 (net)                                   4     232.0621              0.0000     0.7617 f
  mem_cmd_o[67] (out)                                             0.3814    0.0868 @   0.8485 f
  data arrival time                                                                    0.8485

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8485
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9485


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff/data_r_reg_104_/CLK (DFFX1)                0.1515    0.0000     0.3079 r
  fifo_1__mem_fifo/dff/data_r_reg_104_/Q (DFFX1)                  0.0556    0.2179     0.5258 f
  fifo_1__mem_fifo/dff/data_o[104] (net)        2      13.6936              0.0000     0.5258 f
  fifo_1__mem_fifo/dff/data_o[104] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5258 f
  fifo_1__mem_fifo/data_o[104] (net)                   13.6936              0.0000     0.5258 f
  fifo_1__mem_fifo/data_o[104] (bsg_one_fifo_width_p570_3)                  0.0000     0.5258 f
  fifo_lo[144] (net)                                   13.6936              0.0000     0.5258 f
  U1951/IN2 (AND2X1)                                              0.0556   -0.0061 &   0.5197 f
  U1951/Q (AND2X1)                                                0.0355    0.0647     0.5844 f
  n2677 (net)                                   1       5.1298              0.0000     0.5844 f
  icc_place1923/INP (NBUFFX2)                                     0.0355    0.0001 &   0.5844 f
  icc_place1923/Z (NBUFFX2)                                       0.3473    0.1407 @   0.7251 f
  mem_cmd_o[104] (net)                          4     204.0474              0.0000     0.7251 f
  icc_place2015/INP (NBUFFX2)                                     0.3473    0.0478 @   0.7729 f
  icc_place2015/Z (NBUFFX2)                                       0.0346    0.0764     0.8493 f
  io_cmd_o[104] (net)                           1       1.0174              0.0000     0.8493 f
  io_cmd_o[104] (out)                                             0.0346    0.0000 &   0.8493 f
  data arrival time                                                                    0.8493

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8493
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9493


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  fifo_0__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1493    0.0000     0.3145 r
  fifo_0__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.0407    0.1872     0.5017 r
  fifo_0__mem_fifo/dff/data_o[4] (net)          2       5.3900              0.0000     0.5017 r
  fifo_0__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5017 r
  fifo_0__mem_fifo/data_o[4] (net)                      5.3900              0.0000     0.5017 r
  fifo_0__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_2)                    0.0000     0.5017 r
  fifo_lo[2] (net)                                      5.3900              0.0000     0.5017 r
  U1764/IN1 (MUX21X1)                                             0.0407   -0.0006 &   0.5011 r
  U1764/Q (MUX21X1)                                               0.1188    0.1161 @   0.6172 r
  n5209 (net)                                   1      31.1000              0.0000     0.6172 r
  icc_place1849/INP (NBUFFX2)                                     0.1190   -0.0089 @   0.6083 r
  icc_place1849/Z (NBUFFX2)                                       0.3374    0.1966 @   0.8049 r
  mem_cmd_o[4] (net)                            4     206.9028              0.0000     0.8049 r
  mem_cmd_o[4] (out)                                              0.3374    0.0446 @   0.8495 r
  data arrival time                                                                    0.8495

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8495
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9495


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3090     0.3090
  fifo_1__mem_fifo/dff/data_r_reg_116_/CLK (DFFX1)                0.1517    0.0000     0.3090 r
  fifo_1__mem_fifo/dff/data_r_reg_116_/Q (DFFX1)                  0.0532    0.1950     0.5041 r
  fifo_1__mem_fifo/dff/data_o[116] (net)        2      10.0598              0.0000     0.5041 r
  fifo_1__mem_fifo/dff/data_o[116] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5041 r
  fifo_1__mem_fifo/data_o[116] (net)                   10.0598              0.0000     0.5041 r
  fifo_1__mem_fifo/data_o[116] (bsg_one_fifo_width_p570_3)                  0.0000     0.5041 r
  fifo_lo[156] (net)                                   10.0598              0.0000     0.5041 r
  U1975/IN2 (AND2X1)                                              0.0532   -0.0035 &   0.5006 r
  U1975/Q (AND2X1)                                                0.0335    0.0583     0.5589 r
  n2671 (net)                                   1       3.6215              0.0000     0.5589 r
  icc_place1909/INP (NBUFFX2)                                     0.0335    0.0000 &   0.5589 r
  icc_place1909/Z (NBUFFX2)                                       0.3600    0.1310 @   0.6899 r
  n2564 (net)                                   2     203.6088              0.0000     0.6899 r
  icc_place1910/INP (NBUFFX2)                                     0.3600   -0.0275 @   0.6624 r
  icc_place1910/Z (NBUFFX2)                                       0.1805    0.1607 @   0.8232 r
  io_cmd_o[116] (net)                           3      93.8079              0.0000     0.8232 r
  io_cmd_o[116] (out)                                             0.1805    0.0264 @   0.8496 r
  data arrival time                                                                    0.8496

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8496
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9496


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3232     0.3232
  fifo_1__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1613    0.0000     0.3232 r
  fifo_1__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.0606    0.2220     0.5452 f
  fifo_1__mem_fifo/dff/data_o[14] (net)         2      15.9445              0.0000     0.5452 f
  fifo_1__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5452 f
  fifo_1__mem_fifo/data_o[14] (net)                    15.9445              0.0000     0.5452 f
  fifo_1__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_3)                   0.0000     0.5452 f
  fifo_lo[61] (net)                                    15.9445              0.0000     0.5452 f
  U1784/IN2 (MUX21X1)                                             0.0606   -0.0054 &   0.5398 f
  U1784/Q (MUX21X1)                                               0.3987    0.2442 @   0.7840 f
  io_cmd_o[14] (net)                            4     122.6987              0.0000     0.7840 f
  U1785/INP (NBUFFX2)                                             0.3987   -0.0264 @   0.7576 f
  U1785/Z (NBUFFX2)                                               0.0501    0.0916     0.8492 f
  mem_cmd_o[14] (net)                           1      11.8734              0.0000     0.8492 f
  mem_cmd_o[14] (out)                                             0.0501    0.0005 &   0.8498 f
  data arrival time                                                                    0.8498

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8498
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9498


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3077     0.3077
  fifo_1__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1397    0.0000     0.3077 r
  fifo_1__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.0685    0.2025     0.5101 r
  fifo_1__mem_fifo/dff/data_o[2] (net)          2      15.9356              0.0000     0.5101 r
  fifo_1__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5101 r
  fifo_1__mem_fifo/data_o[2] (net)                     15.9356              0.0000     0.5101 r
  fifo_1__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_3)                    0.0000     0.5101 r
  fifo_lo[50] (net)                                    15.9356              0.0000     0.5101 r
  U1762/IN2 (MUX21X1)                                             0.0685   -0.0051 &   0.5051 r
  U1762/Q (MUX21X1)                                               0.5590    0.2717 @   0.7768 r
  n2738 (net)                                   2     165.9081              0.0000     0.7768 r
  mem_cmd_o[2] (out)                                              0.5590    0.0732 @   0.8500 r
  data arrival time                                                                    0.8500

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8500
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9500


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3123     0.3123
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)                 0.1529    0.0000     0.3123 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)                   0.0473    0.2124     0.5247 f
  fifo_1__mem_fifo/dff/data_o[83] (net)         2      10.0396              0.0000     0.5247 f
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5247 f
  fifo_1__mem_fifo/data_o[83] (net)                    10.0396              0.0000     0.5247 f
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)                   0.0000     0.5247 f
  fifo_lo[123] (net)                                   10.0396              0.0000     0.5247 f
  U1909/IN2 (AND2X1)                                              0.0473    0.0002 &   0.5249 f
  U1909/Q (AND2X1)                                                0.0307    0.0594     0.5844 f
  n2686 (net)                                   1       3.5147              0.0000     0.5844 f
  icc_place1871/INP (NBUFFX2)                                     0.0307    0.0000 &   0.5844 f
  icc_place1871/Z (NBUFFX2)                                       0.3543    0.1836 @   0.7680 f
  n2526 (net)                                   4     215.2893              0.0000     0.7680 f
  icc_place2025/INP (NBUFFX2)                                     0.3543    0.0055 @   0.7735 f
  icc_place2025/Z (NBUFFX2)                                       0.0348    0.0766     0.8501 f
  mem_cmd_o[83] (net)                           1       0.8959              0.0000     0.8501 f
  mem_cmd_o[83] (out)                                             0.0348    0.0000 &   0.8501 f
  data arrival time                                                                    0.8501

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8501
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9501


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2826     0.2826
  fifo_0__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.0717    0.0000     0.2826 r
  fifo_0__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.0423    0.1783     0.4609 r
  fifo_0__mem_fifo/dff/data_o[30] (net)         2       5.9469              0.0000     0.4609 r
  fifo_0__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4609 r
  fifo_0__mem_fifo/data_o[30] (net)                     5.9469              0.0000     0.4609 r
  fifo_0__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_2)                   0.0000     0.4609 r
  fifo_lo[28] (net)                                     5.9469              0.0000     0.4609 r
  U1816/IN1 (MUX21X1)                                             0.0423    0.0000 &   0.4610 r
  U1816/Q (MUX21X1)                                               0.1649    0.1347 @   0.5957 r
  n2718 (net)                                   1      46.2897              0.0000     0.5957 r
  icc_place1808/INP (NBUFFX2)                                     0.1656   -0.0255 @   0.5702 r
  icc_place1808/Z (NBUFFX2)                                       0.2247    0.1443 @   0.7145 r
  io_cmd_o[30] (net)                            4     123.2785              0.0000     0.7145 r
  icc_place2042/INP (NBUFFX2)                                     0.2247    0.0359 @   0.7504 r
  icc_place2042/Z (NBUFFX2)                                       0.0772    0.1077 @   0.8581 r
  mem_cmd_o[30] (net)                           1      31.7242              0.0000     0.8581 r
  mem_cmd_o[30] (out)                                             0.0775   -0.0078 @   0.8503 r
  data arrival time                                                                    0.8503

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8503
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9503


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3306     0.3306
  fifo_0__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1582    0.0000     0.3306 r
  fifo_0__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0355    0.2040     0.5346 f
  fifo_0__mem_fifo/dff/data_o[38] (net)         2       4.8620              0.0000     0.5346 f
  fifo_0__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5346 f
  fifo_0__mem_fifo/data_o[38] (net)                     4.8620              0.0000     0.5346 f
  fifo_0__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_2)                   0.0000     0.5346 f
  fifo_lo[36] (net)                                     4.8620              0.0000     0.5346 f
  U1832/IN1 (MUX21X1)                                             0.0355    0.0000 &   0.5346 f
  U1832/Q (MUX21X1)                                               0.2491    0.1790 @   0.7137 f
  n2712 (net)                                   2      75.6829              0.0000     0.7137 f
  icc_place1797/INP (NBUFFX2)                                     0.2491   -0.0537 @   0.6599 f
  icc_place1797/Z (NBUFFX2)                                       0.2711    0.1615 @   0.8214 f
  mem_cmd_o[38] (net)                           1     155.0376              0.0000     0.8214 f
  mem_cmd_o[38] (out)                                             0.2711    0.0290 @   0.8505 f
  data arrival time                                                                    0.8505

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8505
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9505


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3385     0.3385
  fifo_1__mem_fifo/dff/data_r_reg_121_/CLK (DFFX1)                0.1584    0.0000     0.3385 r
  fifo_1__mem_fifo/dff/data_r_reg_121_/Q (DFFX1)                  0.0372    0.2054     0.5439 f
  fifo_1__mem_fifo/dff/data_o[121] (net)        2       5.6128              0.0000     0.5439 f
  fifo_1__mem_fifo/dff/data_o[121] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5439 f
  fifo_1__mem_fifo/data_o[121] (net)                    5.6128              0.0000     0.5439 f
  fifo_1__mem_fifo/data_o[121] (bsg_one_fifo_width_p570_3)                  0.0000     0.5439 f
  fifo_lo[161] (net)                                    5.6128              0.0000     0.5439 f
  U1985/IN2 (AND2X1)                                              0.0372    0.0000 &   0.5439 f
  U1985/Q (AND2X1)                                                0.0493    0.0699     0.6138 f
  n2666 (net)                                   1      10.1932              0.0000     0.6138 f
  icc_place1902/INP (NBUFFX2)                                     0.0493    0.0004 &   0.6142 f
  icc_place1902/Z (NBUFFX2)                                       0.3101    0.1708 @   0.7850 f
  io_cmd_o[121] (net)                           4     188.5368              0.0000     0.7850 f
  io_cmd_o[121] (out)                                             0.3101    0.0655 @   0.8505 f
  data arrival time                                                                    0.8505

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8505
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9505


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3137     0.3137
  fifo_0__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1493    0.0000     0.3137 r
  fifo_0__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.0614    0.1994     0.5131 r
  fifo_0__mem_fifo/dff/data_o[2] (net)          2      13.1977              0.0000     0.5131 r
  fifo_0__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5131 r
  fifo_0__mem_fifo/data_o[2] (net)                     13.1977              0.0000     0.5131 r
  fifo_0__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_2)                    0.0000     0.5131 r
  fifo_lo[1] (net)                                     13.1977              0.0000     0.5131 r
  U1762/IN1 (MUX21X1)                                             0.0614   -0.0032 &   0.5099 r
  U1762/Q (MUX21X1)                                               0.5590    0.2680 @   0.7779 r
  n2738 (net)                                   2     165.9081              0.0000     0.7779 r
  mem_cmd_o[2] (out)                                              0.5590    0.0732 @   0.8510 r
  data arrival time                                                                    0.8510

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8510
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9510


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3077     0.3077
  fifo_1__mem_fifo/dff/data_r_reg_117_/CLK (DFFX1)                0.1515    0.0000     0.3077 r
  fifo_1__mem_fifo/dff/data_r_reg_117_/Q (DFFX1)                  0.0388    0.2061     0.5139 f
  fifo_1__mem_fifo/dff/data_o[117] (net)        2       6.2945              0.0000     0.5139 f
  fifo_1__mem_fifo/dff/data_o[117] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5139 f
  fifo_1__mem_fifo/data_o[117] (net)                    6.2945              0.0000     0.5139 f
  fifo_1__mem_fifo/data_o[117] (bsg_one_fifo_width_p570_3)                  0.0000     0.5139 f
  fifo_lo[157] (net)                                    6.2945              0.0000     0.5139 f
  U1977/IN2 (AND2X1)                                              0.0388    0.0000 &   0.5139 f
  U1977/Q (AND2X1)                                                0.0539    0.0730     0.5869 f
  n2670 (net)                                   1      11.7649              0.0000     0.5869 f
  icc_place1908/INP (NBUFFX2)                                     0.0539   -0.0063 &   0.5806 f
  icc_place1908/Z (NBUFFX2)                                       0.3270    0.1376 @   0.7182 f
  io_cmd_o[117] (net)                           4     191.3209              0.0000     0.7182 f
  icc_place2013/INP (NBUFFX2)                                     0.3270    0.0494 @   0.7676 f
  icc_place2013/Z (NBUFFX2)                                       0.0427    0.0834     0.8511 f
  mem_cmd_o[117] (net)                          1       8.2632              0.0000     0.8511 f
  mem_cmd_o[117] (out)                                            0.0427    0.0002 &   0.8513 f
  data arrival time                                                                    0.8513

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8513
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9513


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3131     0.3131
  fifo_1__mem_fifo/dff/data_r_reg_63_/CLK (DFFX1)                 0.1529    0.0000     0.3131 r
  fifo_1__mem_fifo/dff/data_r_reg_63_/Q (DFFX1)                   0.0428    0.1890     0.5020 r
  fifo_1__mem_fifo/dff/data_o[63] (net)         2       6.1697              0.0000     0.5020 r
  fifo_1__mem_fifo/dff/data_o[63] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5020 r
  fifo_1__mem_fifo/data_o[63] (net)                     6.1697              0.0000     0.5020 r
  fifo_1__mem_fifo/data_o[63] (bsg_one_fifo_width_p570_3)                   0.0000     0.5020 r
  fifo_lo[103] (net)                                    6.1697              0.0000     0.5020 r
  U1869/IN2 (AND2X1)                                              0.0428   -0.0007 &   0.5013 r
  U1869/Q (AND2X1)                                                0.0319    0.0560     0.5573 r
  n2698 (net)                                   1       3.1231              0.0000     0.5573 r
  icc_place1894/INP (NBUFFX2)                                     0.0319    0.0000 &   0.5574 r
  icc_place1894/Z (NBUFFX2)                                       0.3542    0.1331 @   0.6905 r
  io_cmd_o[63] (net)                            4     200.2656              0.0000     0.6905 r
  icc_place2051/INP (NBUFFX2)                                     0.3542    0.0671 @   0.7576 r
  icc_place2051/Z (NBUFFX2)                                       0.0475    0.1021     0.8597 r
  mem_cmd_o[63] (net)                           1       6.7244              0.0000     0.8597 r
  mem_cmd_o[63] (out)                                             0.0475   -0.0083 &   0.8513 r
  data arrival time                                                                    0.8513

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8513
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9513


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2834     0.2834
  fifo_1__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.0717    0.0000     0.2834 r
  fifo_1__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.0550    0.2069     0.4904 f
  fifo_1__mem_fifo/dff/data_o[25] (net)         2      13.4813              0.0000     0.4904 f
  fifo_1__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4904 f
  fifo_1__mem_fifo/data_o[25] (net)                    13.4813              0.0000     0.4904 f
  fifo_1__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_3)                   0.0000     0.4904 f
  fifo_lo[72] (net)                                    13.4813              0.0000     0.4904 f
  U1806/IN2 (MUX21X1)                                             0.0550   -0.0009 &   0.4894 f
  U1806/Q (MUX21X1)                                               0.2000    0.1633 @   0.6527 f
  n2722 (net)                                   2      59.8571              0.0000     0.6527 f
  icc_place1816/INP (NBUFFX2)                                     0.2000   -0.0094 @   0.6432 f
  icc_place1816/Z (NBUFFX2)                                       0.2461    0.1529 @   0.7961 f
  io_cmd_o[25] (net)                            4     141.5959              0.0000     0.7961 f
  io_cmd_o[25] (out)                                              0.2461    0.0552 @   0.8514 f
  data arrival time                                                                    0.8514

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8514
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9514


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2833     0.2833
  fifo_1__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.0717    0.0000     0.2833 r
  fifo_1__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0453    0.2002     0.4835 f
  fifo_1__mem_fifo/dff/data_o[16] (net)         2       9.0773              0.0000     0.4835 f
  fifo_1__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4835 f
  fifo_1__mem_fifo/data_o[16] (net)                     9.0773              0.0000     0.4835 f
  fifo_1__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_3)                   0.0000     0.4835 f
  fifo_lo[63] (net)                                     9.0773              0.0000     0.4835 f
  U1788/IN2 (MUX21X1)                                             0.0453    0.0002 &   0.4837 f
  U1788/Q (MUX21X1)                                               0.4153    0.2461 @   0.7298 f
  n2729 (net)                                   4     127.3974              0.0000     0.7298 f
  icc_place1835/INP (NBUFFX2)                                     0.4153    0.0008 @   0.7306 f
  icc_place1835/Z (NBUFFX2)                                       0.1692    0.1461 @   0.8767 f
  mem_cmd_o[16] (net)                           1      89.7513              0.0000     0.8767 f
  mem_cmd_o[16] (out)                                             0.1692   -0.0252 @   0.8515 f
  data arrival time                                                                    0.8515

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8515
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9515


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3245     0.3245
  fifo_1__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.1613    0.0000     0.3245 r
  fifo_1__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.0613    0.2224     0.5470 f
  fifo_1__mem_fifo/dff/data_o[5] (net)          2      16.2395              0.0000     0.5470 f
  fifo_1__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5470 f
  fifo_1__mem_fifo/data_o[5] (net)                     16.2395              0.0000     0.5470 f
  fifo_1__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_3)                    0.0000     0.5470 f
  fifo_lo[52] (net)                                    16.2395              0.0000     0.5470 f
  U1766/IN2 (MUX21X1)                                             0.0613   -0.0055 &   0.5415 f
  U1766/Q (MUX21X1)                                               0.4346    0.2525 @   0.7940 f
  n2737 (net)                                   4     132.2181              0.0000     0.7940 f
  mem_cmd_o[5] (out)                                              0.4346    0.0580 @   0.8519 f
  data arrival time                                                                    0.8519

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8519
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9519


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2830     0.2830
  fifo_0__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.0717    0.0000     0.2830 r
  fifo_0__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0454    0.1803     0.4634 r
  fifo_0__mem_fifo/dff/data_o[43] (net)         2       7.0552              0.0000     0.4634 r
  fifo_0__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4634 r
  fifo_0__mem_fifo/data_o[43] (net)                     7.0552              0.0000     0.4634 r
  fifo_0__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_2)                   0.0000     0.4634 r
  fifo_lo[41] (net)                                     7.0552              0.0000     0.4634 r
  U1842/IN1 (MUX21X1)                                             0.0454    0.0000 &   0.4634 r
  U1842/Q (MUX21X1)                                               0.1589    0.1331 @   0.5965 r
  n2708 (net)                                   1      44.3441              0.0000     0.5965 r
  icc_place1787/INP (NBUFFX2)                                     0.1595   -0.0159 @   0.5806 r
  icc_place1787/Z (NBUFFX2)                                       0.2762    0.1580 @   0.7386 r
  mem_cmd_o[43] (net)                           5     156.4668              0.0000     0.7386 r
  icc_place2045/INP (NBUFFX2)                                     0.2762    0.0271 @   0.7657 r
  icc_place2045/Z (NBUFFX2)                                       0.0367    0.0873     0.8531 r
  io_cmd_o[43] (net)                            1       1.1789              0.0000     0.8531 r
  io_cmd_o[43] (out)                                              0.0367   -0.0008 &   0.8522 r
  data arrival time                                                                    0.8522

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8522
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9522


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3131     0.3131
  fifo_1__mem_fifo/dff/data_r_reg_63_/CLK (DFFX1)                 0.1529    0.0000     0.3131 r
  fifo_1__mem_fifo/dff/data_r_reg_63_/Q (DFFX1)                   0.0378    0.2054     0.5185 f
  fifo_1__mem_fifo/dff/data_o[63] (net)         2       5.8520              0.0000     0.5185 f
  fifo_1__mem_fifo/dff/data_o[63] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5185 f
  fifo_1__mem_fifo/data_o[63] (net)                     5.8520              0.0000     0.5185 f
  fifo_1__mem_fifo/data_o[63] (bsg_one_fifo_width_p570_3)                   0.0000     0.5185 f
  fifo_lo[103] (net)                                    5.8520              0.0000     0.5185 f
  U1869/IN2 (AND2X1)                                              0.0378   -0.0006 &   0.5179 f
  U1869/Q (AND2X1)                                                0.0288    0.0561     0.5740 f
  n2698 (net)                                   1       3.0031              0.0000     0.5740 f
  icc_place1894/INP (NBUFFX2)                                     0.0288    0.0000 &   0.5740 f
  icc_place1894/Z (NBUFFX2)                                       0.3410    0.1372 @   0.7113 f
  io_cmd_o[63] (net)                            4     199.5198              0.0000     0.7113 f
  icc_place2051/INP (NBUFFX2)                                     0.3410    0.0670 @   0.7782 f
  icc_place2051/Z (NBUFFX2)                                       0.0414    0.0825     0.8607 f
  mem_cmd_o[63] (net)                           1       6.7244              0.0000     0.8607 f
  mem_cmd_o[63] (out)                                             0.0414   -0.0076 &   0.8531 f
  data arrival time                                                                    0.8531

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8531
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9531


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3235     0.3235
  fifo_0__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.1613    0.0000     0.3235 r
  fifo_0__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.0360    0.2047     0.5282 f
  fifo_0__mem_fifo/dff/data_o[12] (net)         2       5.0866              0.0000     0.5282 f
  fifo_0__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5282 f
  fifo_0__mem_fifo/data_o[12] (net)                     5.0866              0.0000     0.5282 f
  fifo_0__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_2)                   0.0000     0.5282 f
  fifo_lo[10] (net)                                     5.0866              0.0000     0.5282 f
  U1780/IN1 (MUX21X1)                                             0.0360   -0.0010 &   0.5271 f
  U1780/Q (MUX21X1)                                               0.1587    0.1391 @   0.6662 f
  n2732 (net)                                   2      45.7108              0.0000     0.6662 f
  icc_place1840/INP (NBUFFX2)                                     0.1587   -0.0299 @   0.6363 f
  icc_place1840/Z (NBUFFX2)                                       0.2875    0.1569 @   0.7932 f
  mem_cmd_o[12] (net)                           1     166.4403              0.0000     0.7932 f
  mem_cmd_o[12] (out)                                             0.2875    0.0606 @   0.8538 f
  data arrival time                                                                    0.8538

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8538
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9538


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1397    0.0000     0.3079 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2322    0.3007 @   0.6086 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      82.8366              0.0000     0.6086 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6086 f
  fifo_1__mem_fifo/v_o (net)                           82.8366              0.0000     0.6086 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6086 f
  fifo_v_lo[1] (net)                                   82.8366              0.0000     0.6086 f
  U1967/IN1 (AND2X1)                                              0.2322   -0.0032 @   0.6054 f
  U1967/Q (AND2X1)                                                0.3326    0.2236 @   0.8289 f
  io_cmd_o[112] (net)                           4      97.7473              0.0000     0.8289 f
  io_cmd_o[112] (out)                                             0.3326    0.0251 @   0.8541 f
  data arrival time                                                                    0.8541

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8541
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9541


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3076     0.3076
  fifo_1__mem_fifo/dff/data_r_reg_112_/CLK (DFFX1)                0.1516    0.0000     0.3076 r
  fifo_1__mem_fifo/dff/data_r_reg_112_/Q (DFFX1)                  0.0566    0.2186     0.5262 f
  fifo_1__mem_fifo/dff/data_o[112] (net)        2      14.1348              0.0000     0.5262 f
  fifo_1__mem_fifo/dff/data_o[112] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5262 f
  fifo_1__mem_fifo/data_o[112] (net)                   14.1348              0.0000     0.5262 f
  fifo_1__mem_fifo/data_o[112] (bsg_one_fifo_width_p570_3)                  0.0000     0.5262 f
  fifo_lo[152] (net)                                   14.1348              0.0000     0.5262 f
  U1967/IN2 (AND2X1)                                              0.0566   -0.0021 &   0.5241 f
  U1967/Q (AND2X1)                                                0.3326    0.2060 @   0.7301 f
  io_cmd_o[112] (net)                           4      97.7473              0.0000     0.7301 f
  U1968/INP (NBUFFX2)                                             0.3326    0.0121 @   0.7422 f
  U1968/Z (NBUFFX2)                                               0.0813    0.1081 @   0.8503 f
  mem_cmd_o[112] (net)                          1      35.7790              0.0000     0.8503 f
  mem_cmd_o[112] (out)                                            0.0813    0.0044 @   0.8547 f
  data arrival time                                                                    0.8547

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8547
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9547


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3232     0.3232
  fifo_0__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1613    0.0000     0.3232 r
  fifo_0__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0417    0.1889     0.5121 r
  fifo_0__mem_fifo/dff/data_o[29] (net)         2       5.7633              0.0000     0.5121 r
  fifo_0__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5121 r
  fifo_0__mem_fifo/data_o[29] (net)                     5.7633              0.0000     0.5121 r
  fifo_0__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_2)                   0.0000     0.5121 r
  fifo_lo[27] (net)                                     5.7633              0.0000     0.5121 r
  U1814/IN1 (MUX21X1)                                             0.0417    0.0000 &   0.5121 r
  U1814/Q (MUX21X1)                                               0.3192    0.1933 @   0.7055 r
  n2719 (net)                                   2      95.6411              0.0000     0.7055 r
  icc_place1810/INP (NBUFFX2)                                     0.3192   -0.0494 @   0.6560 r
  icc_place1810/Z (NBUFFX2)                                       0.2939    0.1759 @   0.8319 r
  io_cmd_o[29] (net)                            1     159.2051              0.0000     0.8319 r
  io_cmd_o[29] (out)                                              0.2939    0.0239 @   0.8559 r
  data arrival time                                                                    0.8559

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8559
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9559


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3117     0.3117
  fifo_1__mem_fifo/dff/data_r_reg_115_/CLK (DFFX1)                0.1529    0.0000     0.3117 r
  fifo_1__mem_fifo/dff/data_r_reg_115_/Q (DFFX1)                  0.0435    0.1894     0.5011 r
  fifo_1__mem_fifo/dff/data_o[115] (net)        2       6.3997              0.0000     0.5011 r
  fifo_1__mem_fifo/dff/data_o[115] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5011 r
  fifo_1__mem_fifo/data_o[115] (net)                    6.3997              0.0000     0.5011 r
  fifo_1__mem_fifo/data_o[115] (bsg_one_fifo_width_p570_3)                  0.0000     0.5011 r
  fifo_lo[155] (net)                                    6.3997              0.0000     0.5011 r
  U1973/IN2 (AND2X1)                                              0.0435   -0.0010 &   0.5001 r
  U1973/Q (AND2X1)                                                0.0507    0.0678     0.5679 r
  n5186 (net)                                   1       9.7218              0.0000     0.5679 r
  icc_place1912/INP (NBUFFX2)                                     0.0507   -0.0025 &   0.5654 r
  icc_place1912/Z (NBUFFX2)                                       0.3460    0.1793 @   0.7447 r
  mem_cmd_o[115] (net)                          4     208.3326              0.0000     0.7447 r
  icc_place2014/INP (NBUFFX2)                                     0.3460    0.0074 @   0.7521 r
  icc_place2014/Z (NBUFFX2)                                       0.0554    0.1087     0.8608 r
  io_cmd_o[115] (net)                           1      13.3673              0.0000     0.8608 r
  io_cmd_o[115] (out)                                             0.0554   -0.0047 &   0.8561 r
  data arrival time                                                                    0.8561

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8561
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9561


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2826     0.2826
  fifo_0__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.0717    0.0000     0.2826 r
  fifo_0__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.0367    0.1937     0.4763 f
  fifo_0__mem_fifo/dff/data_o[30] (net)         2       5.3211              0.0000     0.4763 f
  fifo_0__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4763 f
  fifo_0__mem_fifo/data_o[30] (net)                     5.3211              0.0000     0.4763 f
  fifo_0__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_2)                   0.0000     0.4763 f
  fifo_lo[28] (net)                                     5.3211              0.0000     0.4763 f
  U1816/IN1 (MUX21X1)                                             0.0367    0.0000 &   0.4763 f
  U1816/Q (MUX21X1)                                               0.1611    0.1398 @   0.6161 f
  n2718 (net)                                   1      46.1697              0.0000     0.6161 f
  icc_place1808/INP (NBUFFX2)                                     0.1611   -0.0268 @   0.5894 f
  icc_place1808/Z (NBUFFX2)                                       0.2154    0.1421 @   0.7315 f
  io_cmd_o[30] (net)                            4     122.5327              0.0000     0.7315 f
  icc_place2042/INP (NBUFFX2)                                     0.2154    0.0356 @   0.7671 f
  icc_place2042/Z (NBUFFX2)                                       0.0715    0.0962 @   0.8633 f
  mem_cmd_o[30] (net)                           1      31.7242              0.0000     0.8633 f
  mem_cmd_o[30] (out)                                             0.0719   -0.0072 @   0.8561 f
  data arrival time                                                                    0.8561

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8561
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9561


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2830     0.2830
  fifo_0__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.0717    0.0000     0.2830 r
  fifo_0__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0393    0.1958     0.4788 f
  fifo_0__mem_fifo/dff/data_o[43] (net)         2       6.4294              0.0000     0.4788 f
  fifo_0__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4788 f
  fifo_0__mem_fifo/data_o[43] (net)                     6.4294              0.0000     0.4788 f
  fifo_0__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_2)                   0.0000     0.4788 f
  fifo_lo[41] (net)                                     6.4294              0.0000     0.4788 f
  U1842/IN1 (MUX21X1)                                             0.0393    0.0000 &   0.4788 f
  U1842/Q (MUX21X1)                                               0.1553    0.1373 @   0.6161 f
  n2708 (net)                                   1      44.2241              0.0000     0.6161 f
  icc_place1787/INP (NBUFFX2)                                     0.1553   -0.0167 @   0.5994 f
  icc_place1787/Z (NBUFFX2)                                       0.2640    0.1571 @   0.7565 f
  mem_cmd_o[43] (net)                           5     155.1186              0.0000     0.7565 f
  icc_place2045/INP (NBUFFX2)                                     0.2640    0.0276 @   0.7841 f
  icc_place2045/Z (NBUFFX2)                                       0.0314    0.0721     0.8562 f
  io_cmd_o[43] (net)                            1       1.1789              0.0000     0.8562 f
  io_cmd_o[43] (out)                                              0.0314    0.0000 &   0.8562 f
  data arrival time                                                                    0.8562

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8562
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9562


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3090     0.3090
  fifo_1__mem_fifo/dff/data_r_reg_116_/CLK (DFFX1)                0.1517    0.0000     0.3090 r
  fifo_1__mem_fifo/dff/data_r_reg_116_/Q (DFFX1)                  0.0467    0.2119     0.5209 f
  fifo_1__mem_fifo/dff/data_o[116] (net)        2       9.7420              0.0000     0.5209 f
  fifo_1__mem_fifo/dff/data_o[116] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5209 f
  fifo_1__mem_fifo/data_o[116] (net)                    9.7420              0.0000     0.5209 f
  fifo_1__mem_fifo/data_o[116] (bsg_one_fifo_width_p570_3)                  0.0000     0.5209 f
  fifo_lo[156] (net)                                    9.7420              0.0000     0.5209 f
  U1975/IN2 (AND2X1)                                              0.0467   -0.0033 &   0.5176 f
  U1975/Q (AND2X1)                                                0.0306    0.0593     0.5768 f
  n2671 (net)                                   1       3.5016              0.0000     0.5768 f
  icc_place1909/INP (NBUFFX2)                                     0.0306    0.0000 &   0.5769 f
  icc_place1909/Z (NBUFFX2)                                       0.3474    0.1353 @   0.7121 f
  n2564 (net)                                   2     203.4888              0.0000     0.7121 f
  icc_place1910/INP (NBUFFX2)                                     0.3474   -0.0266 @   0.6856 f
  icc_place1910/Z (NBUFFX2)                                       0.1706    0.1443 @   0.8299 f
  io_cmd_o[116] (net)                           3      93.1821              0.0000     0.8299 f
  io_cmd_o[116] (out)                                             0.1706    0.0263 @   0.8562 f
  data arrival time                                                                    0.8562

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8562
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9562


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3113     0.3113
  fifo_1__mem_fifo/dff/data_r_reg_59_/CLK (DFFX1)                 0.1529    0.0000     0.3113 r
  fifo_1__mem_fifo/dff/data_r_reg_59_/Q (DFFX1)                   0.0425    0.1887     0.5000 r
  fifo_1__mem_fifo/dff/data_o[59] (net)         2       6.0518              0.0000     0.5000 r
  fifo_1__mem_fifo/dff/data_o[59] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5000 r
  fifo_1__mem_fifo/data_o[59] (net)                     6.0518              0.0000     0.5000 r
  fifo_1__mem_fifo/data_o[59] (bsg_one_fifo_width_p570_3)                   0.0000     0.5000 r
  fifo_lo[99] (net)                                     6.0518              0.0000     0.5000 r
  U1861/IN2 (AND2X1)                                              0.0425    0.0000 &   0.5000 r
  U1861/Q (AND2X1)                                                0.2031    0.1338 @   0.6339 r
  n2700 (net)                                   2      60.4267              0.0000     0.6339 r
  icc_place1899/INP (NBUFFX2)                                     0.2031   -0.0207 @   0.6132 r
  icc_place1899/Z (NBUFFX2)                                       0.3047    0.1636 @   0.7768 r
  io_cmd_o[59] (net)                            1     168.6283              0.0000     0.7768 r
  io_cmd_o[59] (out)                                              0.3047    0.0798 @   0.8566 r
  data arrival time                                                                    0.8566

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8566
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9566


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2842     0.2842
  fifo_1__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.0717    0.0000     0.2842 r
  fifo_1__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.0454    0.1804     0.4646 r
  fifo_1__mem_fifo/dff/data_o[30] (net)         2       7.0659              0.0000     0.4646 r
  fifo_1__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4646 r
  fifo_1__mem_fifo/data_o[30] (net)                     7.0659              0.0000     0.4646 r
  fifo_1__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_3)                   0.0000     0.4646 r
  fifo_lo[77] (net)                                     7.0659              0.0000     0.4646 r
  U1816/IN2 (MUX21X1)                                             0.0454    0.0001 &   0.4647 r
  U1816/Q (MUX21X1)                                               0.1649    0.1374 @   0.6021 r
  n2718 (net)                                   1      46.2897              0.0000     0.6021 r
  icc_place1808/INP (NBUFFX2)                                     0.1656   -0.0255 @   0.5765 r
  icc_place1808/Z (NBUFFX2)                                       0.2247    0.1443 @   0.7209 r
  io_cmd_o[30] (net)                            4     123.2785              0.0000     0.7209 r
  icc_place2042/INP (NBUFFX2)                                     0.2247    0.0359 @   0.7567 r
  icc_place2042/Z (NBUFFX2)                                       0.0772    0.1077 @   0.8644 r
  mem_cmd_o[30] (net)                           1      31.7242              0.0000     0.8644 r
  mem_cmd_o[30] (out)                                             0.0775   -0.0078 @   0.8567 r
  data arrival time                                                                    0.8567

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8567
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9567


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3148     0.3148
  fifo_0__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1497    0.0000     0.3148 r
  fifo_0__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.0412    0.1877     0.5024 r
  fifo_0__mem_fifo/dff/data_o[8] (net)          2       5.6007              0.0000     0.5024 r
  fifo_0__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5024 r
  fifo_0__mem_fifo/data_o[8] (net)                      5.6007              0.0000     0.5024 r
  fifo_0__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_2)                    0.0000     0.5024 r
  fifo_lo[6] (net)                                      5.6007              0.0000     0.5024 r
  U1772/IN1 (MUX21X1)                                             0.0412    0.0000 &   0.5025 r
  U1772/Q (MUX21X1)                                               0.4443    0.2500 @   0.7524 r
  n2735 (net)                                   4     138.8425              0.0000     0.7524 r
  icc_place1845/INP (NBUFFX2)                                     0.4443   -0.1391 @   0.6133 r
  icc_place1845/Z (NBUFFX2)                                       0.2898    0.1893 @   0.8026 r
  io_cmd_o[8] (net)                             1     152.9897              0.0000     0.8026 r
  io_cmd_o[8] (out)                                               0.2898    0.0542 @   0.8567 r
  data arrival time                                                                    0.8567

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8567
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9567


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2843     0.2843
  fifo_1__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.0717    0.0000     0.2843 r
  fifo_1__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0471    0.1814     0.4657 r
  fifo_1__mem_fifo/dff/data_o[43] (net)         2       7.6760              0.0000     0.4657 r
  fifo_1__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4657 r
  fifo_1__mem_fifo/data_o[43] (net)                     7.6760              0.0000     0.4657 r
  fifo_1__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_3)                   0.0000     0.4657 r
  fifo_lo[90] (net)                                     7.6760              0.0000     0.4657 r
  U1842/IN2 (MUX21X1)                                             0.0471    0.0001 &   0.4658 r
  U1842/Q (MUX21X1)                                               0.1589    0.1354 @   0.6012 r
  n2708 (net)                                   1      44.3441              0.0000     0.6012 r
  icc_place1787/INP (NBUFFX2)                                     0.1595   -0.0159 @   0.5853 r
  icc_place1787/Z (NBUFFX2)                                       0.2762    0.1580 @   0.7433 r
  mem_cmd_o[43] (net)                           5     156.4668              0.0000     0.7433 r
  icc_place2045/INP (NBUFFX2)                                     0.2762    0.0271 @   0.7704 r
  icc_place2045/Z (NBUFFX2)                                       0.0367    0.0873     0.8577 r
  io_cmd_o[43] (net)                            1       1.1789              0.0000     0.8577 r
  io_cmd_o[43] (out)                                              0.0367   -0.0008 &   0.8569 r
  data arrival time                                                                    0.8569

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8569
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9569


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3225     0.3225
  fifo_1__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1612    0.0000     0.3225 r
  fifo_1__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.0618    0.2228     0.5452 f
  fifo_1__mem_fifo/dff/data_o[15] (net)         2      16.4774              0.0000     0.5452 f
  fifo_1__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5452 f
  fifo_1__mem_fifo/data_o[15] (net)                    16.4774              0.0000     0.5452 f
  fifo_1__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_3)                   0.0000     0.5452 f
  fifo_lo[62] (net)                                    16.4774              0.0000     0.5452 f
  U1786/IN2 (MUX21X1)                                             0.0618   -0.0068 &   0.5384 f
  U1786/Q (MUX21X1)                                               0.1944    0.1613 @   0.6997 f
  n2730 (net)                                   1      57.7782              0.0000     0.6997 f
  icc_place1836/INP (NBUFFX2)                                     0.1944   -0.0465 @   0.6532 f
  icc_place1836/Z (NBUFFX2)                                       0.3248    0.1991 @   0.8524 f
  mem_cmd_o[15] (net)                           4     197.8121              0.0000     0.8524 f
  mem_cmd_o[15] (out)                                             0.3248    0.0053 @   0.8577 f
  data arrival time                                                                    0.8577

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8577
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9577


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3119     0.3119
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)                 0.1533    0.0000     0.3119 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)                   0.0401    0.2073     0.5192 f
  fifo_1__mem_fifo/dff/data_o[75] (net)         2       6.8549              0.0000     0.5192 f
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5192 f
  fifo_1__mem_fifo/data_o[75] (net)                     6.8549              0.0000     0.5192 f
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)                   0.0000     0.5192 f
  fifo_lo[115] (net)                                    6.8549              0.0000     0.5192 f
  U1893/IN2 (AND2X1)                                              0.0401   -0.0017 &   0.5175 f
  U1893/Q (AND2X1)                                                0.1218    0.1088 @   0.6263 f
  n2691 (net)                                   2      33.6002              0.0000     0.6263 f
  icc_place1881/INP (NBUFFX2)                                     0.1218   -0.0091 @   0.6172 f
  icc_place1881/Z (NBUFFX2)                                       0.3063    0.1560 @   0.7732 f
  io_cmd_o[75] (net)                            1     177.5738              0.0000     0.7732 f
  io_cmd_o[75] (out)                                              0.3063    0.0850 @   0.8582 f
  data arrival time                                                                    0.8582

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8582
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9582


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff/data_r_reg_102_/CLK (DFFX1)                0.1515    0.0000     0.3079 r
  fifo_1__mem_fifo/dff/data_r_reg_102_/Q (DFFX1)                  0.0554    0.1962     0.5041 r
  fifo_1__mem_fifo/dff/data_o[102] (net)        2      10.8917              0.0000     0.5041 r
  fifo_1__mem_fifo/dff/data_o[102] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5041 r
  fifo_1__mem_fifo/data_o[102] (net)                   10.8917              0.0000     0.5041 r
  fifo_1__mem_fifo/data_o[102] (bsg_one_fifo_width_p570_3)                  0.0000     0.5041 r
  fifo_lo[142] (net)                                   10.8917              0.0000     0.5041 r
  U1947/IN2 (AND2X1)                                              0.0554   -0.0007 &   0.5034 r
  U1947/Q (AND2X1)                                                0.1681    0.1211 @   0.6245 r
  n2678 (net)                                   2      48.8841              0.0000     0.6245 r
  icc_place1926/INP (NBUFFX2)                                     0.1681    0.0083 @   0.6328 r
  icc_place1926/Z (NBUFFX2)                                       0.2773    0.1476 @   0.7805 r
  io_cmd_o[102] (net)                           1     151.8491              0.0000     0.7805 r
  io_cmd_o[102] (out)                                             0.2773    0.0779 @   0.8584 r
  data arrival time                                                                    0.8584

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8584
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9584


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3245     0.3245
  fifo_1__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1613    0.0000     0.3245 r
  fifo_1__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.0634    0.2238     0.5483 f
  fifo_1__mem_fifo/dff/data_o[44] (net)         2      17.1932              0.0000     0.5483 f
  fifo_1__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5483 f
  fifo_1__mem_fifo/data_o[44] (net)                    17.1932              0.0000     0.5483 f
  fifo_1__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_3)                   0.0000     0.5483 f
  fifo_lo[91] (net)                                    17.1932              0.0000     0.5483 f
  U1844/IN2 (MUX21X1)                                             0.0634   -0.0063 &   0.5420 f
  U1844/Q (MUX21X1)                                               0.2239    0.1743 @   0.7163 f
  n2707 (net)                                   2      67.2094              0.0000     0.7163 f
  icc_place1785/INP (NBUFFX2)                                     0.2239   -0.0297 @   0.6866 f
  icc_place1785/Z (NBUFFX2)                                       0.2812    0.1823 @   0.8689 f
  mem_cmd_o[44] (net)                           3     169.1286              0.0000     0.8689 f
  mem_cmd_o[44] (out)                                             0.2812   -0.0096 @   0.8593 f
  data arrival time                                                                    0.8593

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8593
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9593


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2824     0.2824
  fifo_0__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.0717    0.0000     0.2824 r
  fifo_0__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.0407    0.1772     0.4597 r
  fifo_0__mem_fifo/dff/data_o[33] (net)         2       5.3640              0.0000     0.4597 r
  fifo_0__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4597 r
  fifo_0__mem_fifo/data_o[33] (net)                     5.3640              0.0000     0.4597 r
  fifo_0__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_2)                   0.0000     0.4597 r
  fifo_lo[31] (net)                                     5.3640              0.0000     0.4597 r
  U1822/IN1 (MUX21X1)                                             0.0407    0.0000 &   0.4597 r
  U1822/Q (MUX21X1)                                               0.4168    0.2231 @   0.6828 r
  n2716 (net)                                   2     124.7073              0.0000     0.6828 r
  icc_place1805/INP (NBUFFX2)                                     0.4168    0.0007 @   0.6835 r
  icc_place1805/Z (NBUFFX2)                                       0.2257    0.1849 @   0.8684 r
  mem_cmd_o[33] (net)                           3     122.6172              0.0000     0.8684 r
  mem_cmd_o[33] (out)                                             0.2257   -0.0088 @   0.8596 r
  data arrival time                                                                    0.8596

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8596
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9596


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2843     0.2843
  fifo_1__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.0717    0.0000     0.2843 r
  fifo_1__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0408    0.1970     0.4813 f
  fifo_1__mem_fifo/dff/data_o[43] (net)         2       7.0874              0.0000     0.4813 f
  fifo_1__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4813 f
  fifo_1__mem_fifo/data_o[43] (net)                     7.0874              0.0000     0.4813 f
  fifo_1__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_3)                   0.0000     0.4813 f
  fifo_lo[90] (net)                                     7.0874              0.0000     0.4813 f
  U1842/IN2 (MUX21X1)                                             0.0408    0.0001 &   0.4813 f
  U1842/Q (MUX21X1)                                               0.1553    0.1391 @   0.6204 f
  n2708 (net)                                   1      44.2241              0.0000     0.6204 f
  icc_place1787/INP (NBUFFX2)                                     0.1553   -0.0167 @   0.6037 f
  icc_place1787/Z (NBUFFX2)                                       0.2640    0.1571 @   0.7608 f
  mem_cmd_o[43] (net)                           5     155.1186              0.0000     0.7608 f
  icc_place2045/INP (NBUFFX2)                                     0.2640    0.0276 @   0.7884 f
  icc_place2045/Z (NBUFFX2)                                       0.0314    0.0721     0.8605 f
  io_cmd_o[43] (net)                            1       1.1789              0.0000     0.8605 f
  io_cmd_o[43] (out)                                              0.0314    0.0000 &   0.8605 f
  data arrival time                                                                    0.8605

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8605
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9605


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3077     0.3077
  fifo_1__mem_fifo/dff/data_r_reg_110_/CLK (DFFX1)                0.1516    0.0000     0.3077 r
  fifo_1__mem_fifo/dff/data_r_reg_110_/Q (DFFX1)                  0.0634    0.2229     0.5306 f
  fifo_1__mem_fifo/dff/data_o[110] (net)        2      17.1656              0.0000     0.5306 f
  fifo_1__mem_fifo/dff/data_o[110] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5306 f
  fifo_1__mem_fifo/data_o[110] (net)                   17.1656              0.0000     0.5306 f
  fifo_1__mem_fifo/data_o[110] (bsg_one_fifo_width_p570_3)                  0.0000     0.5306 f
  fifo_lo[150] (net)                                   17.1656              0.0000     0.5306 f
  U1963/IN2 (AND2X2)                                              0.0634   -0.0007 &   0.5299 f
  U1963/Q (AND2X2)                                                0.2831    0.1818 @   0.7117 f
  io_cmd_o[110] (net)                           4     155.6342              0.0000     0.7117 f
  U1964/INP (NBUFFX2)                                             0.2831    0.0252 @   0.7369 f
  U1964/Z (NBUFFX2)                                               0.1026    0.1144 @   0.8513 f
  mem_cmd_o[110] (net)                          1      50.8220              0.0000     0.8513 f
  mem_cmd_o[110] (out)                                            0.1026    0.0095 @   0.8607 f
  data arrival time                                                                    0.8607

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8607
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9607


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3305     0.3305
  fifo_0__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1582    0.0000     0.3305 r
  fifo_0__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0344    0.2031     0.5336 f
  fifo_0__mem_fifo/dff/data_o[22] (net)         2       4.4112              0.0000     0.5336 f
  fifo_0__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5336 f
  fifo_0__mem_fifo/data_o[22] (net)                     4.4112              0.0000     0.5336 f
  fifo_0__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_2)                   0.0000     0.5336 f
  fifo_lo[20] (net)                                     4.4112              0.0000     0.5336 f
  U1800/IN1 (MUX21X1)                                             0.0344    0.0000 &   0.5336 f
  U1800/Q (MUX21X1)                                               0.1916    0.1534 @   0.6871 f
  n2724 (net)                                   2      56.9630              0.0000     0.6871 f
  icc_place1824/INP (NBUFFX2)                                     0.1916   -0.0334 @   0.6537 f
  icc_place1824/Z (NBUFFX2)                                       0.2827    0.1534 @   0.8071 f
  mem_cmd_o[22] (net)                           1     161.1629              0.0000     0.8071 f
  mem_cmd_o[22] (out)                                             0.2827    0.0539 @   0.8610 f
  data arrival time                                                                    0.8610

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8610
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9610


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3244     0.3244
  fifo_1__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.1613    0.0000     0.3244 r
  fifo_1__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.0584    0.2207     0.5450 f
  fifo_1__mem_fifo/dff/data_o[1] (net)          2      14.9648              0.0000     0.5450 f
  fifo_1__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5450 f
  fifo_1__mem_fifo/data_o[1] (net)                     14.9648              0.0000     0.5450 f
  fifo_1__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_3)                    0.0000     0.5450 f
  fifo_lo[49] (net)                                    14.9648              0.0000     0.5450 f
  U1760/IN2 (MUX21X1)                                             0.0584    0.0006 &   0.5456 f
  U1760/Q (MUX21X1)                                               0.4401    0.2556 @   0.8011 f
  n2739 (net)                                   2     134.5060              0.0000     0.8011 f
  io_cmd_o[1] (out)                                               0.4401    0.0599 @   0.8610 f
  data arrival time                                                                    0.8610

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8610
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9610


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3226     0.3226
  fifo_1__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.1612    0.0000     0.3226 r
  fifo_1__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.0422    0.2096     0.5322 f
  fifo_1__mem_fifo/dff/data_o[12] (net)         2       7.7535              0.0000     0.5322 f
  fifo_1__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5322 f
  fifo_1__mem_fifo/data_o[12] (net)                     7.7535              0.0000     0.5322 f
  fifo_1__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_3)                   0.0000     0.5322 f
  fifo_lo[59] (net)                                     7.7535              0.0000     0.5322 f
  U1780/IN2 (MUX21X1)                                             0.0422   -0.0005 &   0.5318 f
  U1780/Q (MUX21X1)                                               0.1587    0.1418 @   0.6736 f
  n2732 (net)                                   2      45.7108              0.0000     0.6736 f
  icc_place1840/INP (NBUFFX2)                                     0.1587   -0.0299 @   0.6437 f
  icc_place1840/Z (NBUFFX2)                                       0.2875    0.1569 @   0.8005 f
  mem_cmd_o[12] (net)                           1     166.4403              0.0000     0.8005 f
  mem_cmd_o[12] (out)                                             0.2875    0.0606 @   0.8611 f
  data arrival time                                                                    0.8611

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8611
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9611


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff/data_r_reg_102_/CLK (DFFX1)                0.1515    0.0000     0.3079 r
  fifo_1__mem_fifo/dff/data_r_reg_102_/Q (DFFX1)                  0.0554    0.1962     0.5041 r
  fifo_1__mem_fifo/dff/data_o[102] (net)        2      10.8917              0.0000     0.5041 r
  fifo_1__mem_fifo/dff/data_o[102] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5041 r
  fifo_1__mem_fifo/data_o[102] (net)                   10.8917              0.0000     0.5041 r
  fifo_1__mem_fifo/data_o[102] (bsg_one_fifo_width_p570_3)                  0.0000     0.5041 r
  fifo_lo[142] (net)                                   10.8917              0.0000     0.5041 r
  U1947/IN2 (AND2X1)                                              0.0554   -0.0007 &   0.5034 r
  U1947/Q (AND2X1)                                                0.1681    0.1211 @   0.6245 r
  n2678 (net)                                   2      48.8841              0.0000     0.6245 r
  icc_place1925/INP (NBUFFX2)                                     0.1681    0.0080 @   0.6325 r
  icc_place1925/Z (NBUFFX2)                                       0.3021    0.1758 @   0.8083 r
  mem_cmd_o[102] (net)                          3     175.4064              0.0000     0.8083 r
  mem_cmd_o[102] (out)                                            0.3021    0.0528 @   0.8611 r
  data arrival time                                                                    0.8611

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8611
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9611


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3233     0.3233
  fifo_0__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.1613    0.0000     0.3233 r
  fifo_0__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.0390    0.1871     0.5104 r
  fifo_0__mem_fifo/dff/data_o[25] (net)         2       4.7997              0.0000     0.5104 r
  fifo_0__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5104 r
  fifo_0__mem_fifo/data_o[25] (net)                     4.7997              0.0000     0.5104 r
  fifo_0__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_2)                   0.0000     0.5104 r
  fifo_lo[23] (net)                                     4.7997              0.0000     0.5104 r
  U1806/IN1 (MUX21X1)                                             0.0390    0.0000 &   0.5104 r
  U1806/Q (MUX21X1)                                               0.2038    0.1521 @   0.6625 r
  n2722 (net)                                   2      60.0970              0.0000     0.6625 r
  icc_place1818/INP (NBUFFX2)                                     0.2038   -0.0057 @   0.6568 r
  icc_place1818/Z (NBUFFX2)                                       0.2398    0.1595 @   0.8163 r
  mem_cmd_o[25] (net)                           2     134.5560              0.0000     0.8163 r
  mem_cmd_o[25] (out)                                             0.2398    0.0449 @   0.8612 r
  data arrival time                                                                    0.8612

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8612
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9612


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3333     0.3333
  fifo_1__mem_fifo/dff/data_r_reg_100_/CLK (DFFX1)                0.1584    0.0000     0.3333 r
  fifo_1__mem_fifo/dff/data_r_reg_100_/Q (DFFX1)                  0.0524    0.2163     0.5496 f
  fifo_1__mem_fifo/dff/data_o[100] (net)        2      12.2747              0.0000     0.5496 f
  fifo_1__mem_fifo/dff/data_o[100] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5496 f
  fifo_1__mem_fifo/data_o[100] (net)                   12.2747              0.0000     0.5496 f
  fifo_1__mem_fifo/data_o[100] (bsg_one_fifo_width_p570_3)                  0.0000     0.5496 f
  fifo_lo[140] (net)                                   12.2747              0.0000     0.5496 f
  U1943/IN2 (AND2X1)                                              0.0524   -0.0010 &   0.5486 f
  U1943/Q (AND2X1)                                                0.0441    0.0700     0.6186 f
  n5189 (net)                                   1       8.2206              0.0000     0.6186 f
  icc_place1859/INP (NBUFFX2)                                     0.0441    0.0002 &   0.6188 f
  icc_place1859/Z (NBUFFX2)                                       0.3315    0.1886 @   0.8075 f
  mem_cmd_o[100] (net)                          4     206.4669              0.0000     0.8075 f
  mem_cmd_o[100] (out)                                            0.3315    0.0540 @   0.8615 f
  data arrival time                                                                    0.8615

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8615
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9615


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2842     0.2842
  fifo_1__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.0717    0.0000     0.2842 r
  fifo_1__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.0394    0.1958     0.4801 f
  fifo_1__mem_fifo/dff/data_o[30] (net)         2       6.4773              0.0000     0.4801 f
  fifo_1__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4801 f
  fifo_1__mem_fifo/data_o[30] (net)                     6.4773              0.0000     0.4801 f
  fifo_1__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_3)                   0.0000     0.4801 f
  fifo_lo[77] (net)                                     6.4773              0.0000     0.4801 f
  U1816/IN2 (MUX21X1)                                             0.0394    0.0001 &   0.4801 f
  U1816/Q (MUX21X1)                                               0.1611    0.1418 @   0.6219 f
  n2718 (net)                                   1      46.1697              0.0000     0.6219 f
  icc_place1808/INP (NBUFFX2)                                     0.1611   -0.0268 @   0.5952 f
  icc_place1808/Z (NBUFFX2)                                       0.2154    0.1421 @   0.7373 f
  io_cmd_o[30] (net)                            4     122.5327              0.0000     0.7373 f
  icc_place2042/INP (NBUFFX2)                                     0.2154    0.0356 @   0.7729 f
  icc_place2042/Z (NBUFFX2)                                       0.0715    0.0962 @   0.8691 f
  mem_cmd_o[30] (net)                           1      31.7242              0.0000     0.8691 f
  mem_cmd_o[30] (out)                                             0.0719   -0.0072 @   0.8619 f
  data arrival time                                                                    0.8619

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8619
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9619


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3245     0.3245
  fifo_1__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1613    0.0000     0.3245 r
  fifo_1__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.0734    0.2067     0.5312 r
  fifo_1__mem_fifo/dff/data_o[44] (net)         2      17.7818              0.0000     0.5312 r
  fifo_1__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5312 r
  fifo_1__mem_fifo/data_o[44] (net)                    17.7818              0.0000     0.5312 r
  fifo_1__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_3)                   0.0000     0.5312 r
  fifo_lo[91] (net)                                    17.7818              0.0000     0.5312 r
  U1844/IN2 (MUX21X1)                                             0.0734   -0.0072 &   0.5240 r
  U1844/Q (MUX21X1)                                               0.2286    0.1702 @   0.6942 r
  n2707 (net)                                   2      67.4493              0.0000     0.6942 r
  icc_place1786/INP (NBUFFX2)                                     0.2286   -0.0293 @   0.6648 r
  icc_place1786/Z (NBUFFX2)                                       0.2241    0.1534 @   0.8182 r
  io_cmd_o[44] (net)                            1     121.1346              0.0000     0.8182 r
  io_cmd_o[44] (out)                                              0.2241    0.0438 @   0.8620 r
  data arrival time                                                                    0.8620

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8620
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9620


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1397    0.0000     0.3079 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2322    0.3007 @   0.6086 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      82.8366              0.0000     0.6086 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6086 f
  fifo_1__mem_fifo/v_o (net)                           82.8366              0.0000     0.6086 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6086 f
  fifo_v_lo[1] (net)                                   82.8366              0.0000     0.6086 f
  U1963/IN1 (AND2X2)                                              0.2322   -0.0029 @   0.6057 f
  U1963/Q (AND2X2)                                                0.2831    0.2063 @   0.8120 f
  io_cmd_o[110] (net)                           4     155.6342              0.0000     0.8120 f
  io_cmd_o[110] (out)                                             0.2831    0.0502 @   0.8622 f
  data arrival time                                                                    0.8622

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8622
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9622


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[95]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3121     0.3121
  fifo_1__mem_fifo/dff/data_r_reg_95_/CLK (DFFX1)                 0.1529    0.0000     0.3121 r
  fifo_1__mem_fifo/dff/data_r_reg_95_/Q (DFFX1)                   0.0415    0.1881     0.5001 r
  fifo_1__mem_fifo/dff/data_o[95] (net)         2       5.6757              0.0000     0.5001 r
  fifo_1__mem_fifo/dff/data_o[95] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5001 r
  fifo_1__mem_fifo/data_o[95] (net)                     5.6757              0.0000     0.5001 r
  fifo_1__mem_fifo/data_o[95] (bsg_one_fifo_width_p570_3)                   0.0000     0.5001 r
  fifo_lo[135] (net)                                    5.6757              0.0000     0.5001 r
  U1933/IN2 (AND2X1)                                              0.0415    0.0000 &   0.5002 r
  U1933/Q (AND2X1)                                                0.0533    0.0690     0.5692 r
  n2681 (net)                                   1      10.6882              0.0000     0.5692 r
  icc_place1865/INP (NBUFFX2)                                     0.0533    0.0004 &   0.5696 r
  icc_place1865/Z (NBUFFX2)                                       0.3159    0.1707 @   0.7403 r
  mem_cmd_o[95] (net)                           4     190.1130              0.0000     0.7403 r
  icc_place2020/INP (NBUFFX2)                                     0.3159    0.0287 @   0.7691 r
  icc_place2020/Z (NBUFFX2)                                       0.0497    0.1015     0.8705 r
  io_cmd_o[95] (net)                            1       9.9991              0.0000     0.8705 r
  io_cmd_o[95] (out)                                              0.0497   -0.0083 &   0.8623 r
  data arrival time                                                                    0.8623

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8623
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9623


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1397    0.0000     0.3079 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2322    0.3007 @   0.6086 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      82.8366              0.0000     0.6086 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6086 f
  fifo_1__mem_fifo/v_o (net)                           82.8366              0.0000     0.6086 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6086 f
  fifo_v_lo[1] (net)                                   82.8366              0.0000     0.6086 f
  U1951/IN1 (AND2X1)                                              0.2322   -0.0035 @   0.6051 f
  U1951/Q (AND2X1)                                                0.0355    0.0824     0.6875 f
  n2677 (net)                                   1       5.1298              0.0000     0.6875 f
  icc_place1923/INP (NBUFFX2)                                     0.0355    0.0001 &   0.6876 f
  icc_place1923/Z (NBUFFX2)                                       0.3473    0.1407 @   0.8283 f
  mem_cmd_o[104] (net)                          4     204.0474              0.0000     0.8283 f
  mem_cmd_o[104] (out)                                            0.3473    0.0341 @   0.8623 f
  data arrival time                                                                    0.8623

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8623
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9623


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3332     0.3332
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)                 0.1584    0.0000     0.3332 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)                   0.0361    0.2045     0.5377 f
  fifo_1__mem_fifo/dff/data_o[73] (net)         2       5.1293              0.0000     0.5377 f
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5377 f
  fifo_1__mem_fifo/data_o[73] (net)                     5.1293              0.0000     0.5377 f
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)                   0.0000     0.5377 f
  fifo_lo[113] (net)                                    5.1293              0.0000     0.5377 f
  U1889/IN2 (AND2X1)                                              0.0361    0.0000 &   0.5377 f
  U1889/Q (AND2X1)                                                0.3707    0.2257 @   0.7634 f
  io_cmd_o[73] (net)                            4     111.6664              0.0000     0.7634 f
  U1890/INP (NBUFFX2)                                             0.3707   -0.0091 @   0.7543 f
  U1890/Z (NBUFFX2)                                               0.0745    0.1052 @   0.8595 f
  mem_cmd_o[73] (net)                           1      29.2240              0.0000     0.8595 f
  mem_cmd_o[73] (out)                                             0.0748    0.0033 @   0.8628 f
  data arrival time                                                                    0.8628

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8628
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9628


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3225     0.3225
  fifo_1__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.1612    0.0000     0.3225 r
  fifo_1__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.0438    0.1903     0.5127 r
  fifo_1__mem_fifo/dff/data_o[51] (net)         2       6.5126              0.0000     0.5127 r
  fifo_1__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5127 r
  fifo_1__mem_fifo/data_o[51] (net)                     6.5126              0.0000     0.5127 r
  fifo_1__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_3)                   0.0000     0.5127 r
  fifo_lo[94] (net)                                     6.5126              0.0000     0.5127 r
  U1850/IN2 (MUX21X1)                                             0.0438    0.0001 &   0.5128 r
  U1850/Q (MUX21X1)                                               0.1993    0.1532 @   0.6660 r
  n2704 (net)                                   1      58.5592              0.0000     0.6660 r
  icc_place1780/INP (NBUFFX2)                                     0.1993   -0.0504 @   0.6155 r
  icc_place1780/Z (NBUFFX2)                                       0.3259    0.1992 @   0.8148 r
  mem_cmd_o[51] (net)                           4     195.6678              0.0000     0.8148 r
  mem_cmd_o[51] (out)                                             0.3259    0.0495 @   0.8643 r
  data arrival time                                                                    0.8643

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8643
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9643


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)                 0.1529    0.0000     0.3130 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)                   0.0447    0.1902     0.5032 r
  fifo_1__mem_fifo/dff/data_o[66] (net)         2       6.8512              0.0000     0.5032 r
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5032 r
  fifo_1__mem_fifo/data_o[66] (net)                     6.8512              0.0000     0.5032 r
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)                   0.0000     0.5032 r
  fifo_lo[106] (net)                                    6.8512              0.0000     0.5032 r
  U1875/IN2 (AND2X1)                                              0.0447    0.0001 &   0.5033 r
  U1875/Q (AND2X1)                                                0.0307    0.0555     0.5588 r
  n2696 (net)                                   1       2.7212              0.0000     0.5588 r
  icc_place1891/INP (NBUFFX2)                                     0.0307    0.0000 &   0.5588 r
  icc_place1891/Z (NBUFFX2)                                       0.3491    0.1337 @   0.6925 r
  n2546 (net)                                   4     198.0682              0.0000     0.6925 r
  icc_place2031/INP (NBUFFX2)                                     0.3491    0.0429 @   0.7354 r
  icc_place2031/Z (NBUFFX2)                                       0.0860    0.1249 @   0.8603 r
  mem_cmd_o[66] (net)                           1      33.5053              0.0000     0.8603 r
  mem_cmd_o[66] (out)                                             0.0865    0.0042 @   0.8645 r
  data arrival time                                                                    0.8645

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8645
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9645


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3074     0.3074
  fifo_1__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1397    0.0000     0.3074 r
  fifo_1__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.0767    0.2066     0.5140 r
  fifo_1__mem_fifo/dff/data_o[4] (net)          2      19.0239              0.0000     0.5140 r
  fifo_1__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5140 r
  fifo_1__mem_fifo/data_o[4] (net)                     19.0239              0.0000     0.5140 r
  fifo_1__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_3)                    0.0000     0.5140 r
  fifo_lo[51] (net)                                    19.0239              0.0000     0.5140 r
  U1764/IN2 (MUX21X1)                                             0.0767   -0.0068 &   0.5072 r
  U1764/Q (MUX21X1)                                               0.1188    0.1262 @   0.6334 r
  n5209 (net)                                   1      31.1000              0.0000     0.6334 r
  icc_place1849/INP (NBUFFX2)                                     0.1190   -0.0089 @   0.6245 r
  icc_place1849/Z (NBUFFX2)                                       0.3374    0.1966 @   0.8211 r
  mem_cmd_o[4] (net)                            4     206.9028              0.0000     0.8211 r
  mem_cmd_o[4] (out)                                              0.3374    0.0446 @   0.8657 r
  data arrival time                                                                    0.8657

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8657
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9657


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3227     0.3227
  fifo_0__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.1612    0.0000     0.3227 r
  fifo_0__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.0475    0.1927     0.5154 r
  fifo_0__mem_fifo/dff/data_o[51] (net)         2       7.9043              0.0000     0.5154 r
  fifo_0__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5154 r
  fifo_0__mem_fifo/data_o[51] (net)                     7.9043              0.0000     0.5154 r
  fifo_0__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_2)                   0.0000     0.5154 r
  fifo_lo[45] (net)                                     7.9043              0.0000     0.5154 r
  U1850/IN1 (MUX21X1)                                             0.0475    0.0001 &   0.5155 r
  U1850/Q (MUX21X1)                                               0.1993    0.1520 @   0.6675 r
  n2704 (net)                                   1      58.5592              0.0000     0.6675 r
  icc_place1780/INP (NBUFFX2)                                     0.1993   -0.0504 @   0.6171 r
  icc_place1780/Z (NBUFFX2)                                       0.3259    0.1992 @   0.8163 r
  mem_cmd_o[51] (net)                           4     195.6678              0.0000     0.8163 r
  mem_cmd_o[51] (out)                                             0.3259    0.0495 @   0.8659 r
  data arrival time                                                                    0.8659

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8659
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9659


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3233     0.3233
  fifo_0__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.1613    0.0000     0.3233 r
  fifo_0__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.0390    0.1871     0.5104 r
  fifo_0__mem_fifo/dff/data_o[25] (net)         2       4.7997              0.0000     0.5104 r
  fifo_0__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5104 r
  fifo_0__mem_fifo/data_o[25] (net)                     4.7997              0.0000     0.5104 r
  fifo_0__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_2)                   0.0000     0.5104 r
  fifo_lo[23] (net)                                     4.7997              0.0000     0.5104 r
  U1806/IN1 (MUX21X1)                                             0.0390    0.0000 &   0.5104 r
  U1806/Q (MUX21X1)                                               0.2038    0.1521 @   0.6625 r
  n2722 (net)                                   2      60.0970              0.0000     0.6625 r
  icc_place1816/INP (NBUFFX2)                                     0.2038   -0.0092 @   0.6533 r
  icc_place1816/Z (NBUFFX2)                                       0.2572    0.1572 @   0.8105 r
  io_cmd_o[25] (net)                            4     142.2935              0.0000     0.8105 r
  io_cmd_o[25] (out)                                              0.2572    0.0554 @   0.8659 r
  data arrival time                                                                    0.8659

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8659
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9659


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2826     0.2826
  fifo_0__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.0717    0.0000     0.2826 r
  fifo_0__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.0394    0.1764     0.4589 r
  fifo_0__mem_fifo/dff/data_o[31] (net)         2       4.9022              0.0000     0.4589 r
  fifo_0__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4589 r
  fifo_0__mem_fifo/data_o[31] (net)                     4.9022              0.0000     0.4589 r
  fifo_0__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_2)                   0.0000     0.4589 r
  fifo_lo[29] (net)                                     4.9022              0.0000     0.4589 r
  U1818/IN1 (MUX21X1)                                             0.0394    0.0000 &   0.4590 r
  U1818/Q (MUX21X1)                                               0.1321    0.1215 @   0.5804 r
  n2717 (net)                                   1      35.4304              0.0000     0.5804 r
  icc_place1807/INP (NBUFFX2)                                     0.1324   -0.0132 @   0.5673 r
  icc_place1807/Z (NBUFFX2)                                       0.2762    0.1491 @   0.7164 r
  mem_cmd_o[31] (net)                           4     154.7930              0.0000     0.7164 r
  icc_place2043/INP (NBUFFX2)                                     0.2762    0.0510 @   0.7674 r
  icc_place2043/Z (NBUFFX2)                                       0.0494    0.0984     0.8658 r
  io_cmd_o[31] (net)                            1      11.2463              0.0000     0.8658 r
  io_cmd_o[31] (out)                                              0.0494    0.0005 &   0.8662 r
  data arrival time                                                                    0.8662

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8662
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9662


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3117     0.3117
  fifo_1__mem_fifo/dff/data_r_reg_115_/CLK (DFFX1)                0.1529    0.0000     0.3117 r
  fifo_1__mem_fifo/dff/data_r_reg_115_/Q (DFFX1)                  0.0383    0.2058     0.5176 f
  fifo_1__mem_fifo/dff/data_o[115] (net)        2       6.0820              0.0000     0.5176 f
  fifo_1__mem_fifo/dff/data_o[115] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5176 f
  fifo_1__mem_fifo/data_o[115] (net)                    6.0820              0.0000     0.5176 f
  fifo_1__mem_fifo/data_o[115] (bsg_one_fifo_width_p570_3)                  0.0000     0.5176 f
  fifo_lo[155] (net)                                    6.0820              0.0000     0.5176 f
  U1973/IN2 (AND2X1)                                              0.0383   -0.0009 &   0.5166 f
  U1973/Q (AND2X1)                                                0.0477    0.0691     0.5857 f
  n5186 (net)                                   1       9.6018              0.0000     0.5857 f
  icc_place1912/INP (NBUFFX2)                                     0.0477   -0.0025 &   0.5832 f
  icc_place1912/Z (NBUFFX2)                                       0.3339    0.1904 @   0.7736 f
  mem_cmd_o[115] (net)                          4     207.5868              0.0000     0.7736 f
  icc_place2014/INP (NBUFFX2)                                     0.3339    0.0074 @   0.7810 f
  icc_place2014/Z (NBUFFX2)                                       0.0493    0.0896     0.8706 f
  io_cmd_o[115] (net)                           1      13.3673              0.0000     0.8706 f
  io_cmd_o[115] (out)                                             0.0493   -0.0043 &   0.8663 f
  data arrival time                                                                    0.8663

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8663
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9663


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3119     0.3119
  fifo_1__mem_fifo/dff/data_r_reg_58_/CLK (DFFX1)                 0.1529    0.0000     0.3119 r
  fifo_1__mem_fifo/dff/data_r_reg_58_/Q (DFFX1)                   0.0398    0.2070     0.5189 f
  fifo_1__mem_fifo/dff/data_o[58] (net)         2       6.7241              0.0000     0.5189 f
  fifo_1__mem_fifo/dff/data_o[58] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5189 f
  fifo_1__mem_fifo/data_o[58] (net)                     6.7241              0.0000     0.5189 f
  fifo_1__mem_fifo/data_o[58] (bsg_one_fifo_width_p570_3)                   0.0000     0.5189 f
  fifo_lo[98] (net)                                     6.7241              0.0000     0.5189 f
  U1858/IN2 (AND2X1)                                              0.0398   -0.0006 &   0.5183 f
  U1858/Q (AND2X1)                                                0.1801    0.1361 @   0.6543 f
  n2701 (net)                                   2      52.1055              0.0000     0.6543 f
  icc_place1901/INP (NBUFFX2)                                     0.1801    0.0019 @   0.6562 f
  icc_place1901/Z (NBUFFX2)                                       0.2495    0.1463 @   0.8024 f
  io_cmd_o[58] (net)                            1     142.0302              0.0000     0.8024 f
  io_cmd_o[58] (out)                                              0.2495    0.0652 @   0.8676 f
  data arrival time                                                                    0.8676

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8676
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9676


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2826     0.2826
  fifo_0__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.0717    0.0000     0.2826 r
  fifo_0__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.0343    0.1917     0.4743 f
  fifo_0__mem_fifo/dff/data_o[31] (net)         2       4.2764              0.0000     0.4743 f
  fifo_0__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.4743 f
  fifo_0__mem_fifo/data_o[31] (net)                     4.2764              0.0000     0.4743 f
  fifo_0__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_2)                   0.0000     0.4743 f
  fifo_lo[29] (net)                                     4.2764              0.0000     0.4743 f
  U1818/IN1 (MUX21X1)                                             0.0343    0.0000 &   0.4743 f
  U1818/Q (MUX21X1)                                               0.1290    0.1227 @   0.5970 f
  n2717 (net)                                   1      35.3104              0.0000     0.5970 f
  icc_place1807/INP (NBUFFX2)                                     0.1290   -0.0136 @   0.5834 f
  icc_place1807/Z (NBUFFX2)                                       0.2648    0.1499 @   0.7333 f
  mem_cmd_o[31] (net)                           4     154.0473              0.0000     0.7333 f
  icc_place2043/INP (NBUFFX2)                                     0.2648    0.0509 @   0.7841 f
  icc_place2043/Z (NBUFFX2)                                       0.0438    0.0832     0.8673 f
  io_cmd_o[31] (net)                            1      11.2463              0.0000     0.8673 f
  io_cmd_o[31] (out)                                              0.0438    0.0005 &   0.8678 f
  data arrival time                                                                    0.8678

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8678
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9678


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)                 0.1529    0.0000     0.3130 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)                   0.0394    0.2067     0.5197 f
  fifo_1__mem_fifo/dff/data_o[66] (net)         2       6.5334              0.0000     0.5197 f
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5197 f
  fifo_1__mem_fifo/data_o[66] (net)                     6.5334              0.0000     0.5197 f
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)                   0.0000     0.5197 f
  fifo_lo[106] (net)                                    6.5334              0.0000     0.5197 f
  U1875/IN2 (AND2X1)                                              0.0394    0.0001 &   0.5198 f
  U1875/Q (AND2X1)                                                0.0277    0.0557     0.5754 f
  n2696 (net)                                   1       2.6012              0.0000     0.5754 f
  icc_place1891/INP (NBUFFX2)                                     0.0277    0.0000 &   0.5755 f
  icc_place1891/Z (NBUFFX2)                                       0.3359    0.1381 @   0.7136 f
  n2546 (net)                                   4     197.3225              0.0000     0.7136 f
  icc_place2031/INP (NBUFFX2)                                     0.3359    0.0439 @   0.7574 f
  icc_place2031/Z (NBUFFX2)                                       0.0782    0.1066 @   0.8640 f
  mem_cmd_o[66] (net)                           1      33.5053              0.0000     0.8640 f
  mem_cmd_o[66] (out)                                             0.0782    0.0040 @   0.8680 f
  data arrival time                                                                    0.8680

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8680
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9680


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2834     0.2834
  fifo_1__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.0717    0.0000     0.2834 r
  fifo_1__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.0508    0.1835     0.4669 r
  fifo_1__mem_fifo/dff/data_o[33] (net)         2       9.0941              0.0000     0.4669 r
  fifo_1__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4669 r
  fifo_1__mem_fifo/data_o[33] (net)                     9.0941              0.0000     0.4669 r
  fifo_1__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_3)                   0.0000     0.4669 r
  fifo_lo[80] (net)                                     9.0941              0.0000     0.4669 r
  U1822/IN2 (MUX21X1)                                             0.0508   -0.0026 &   0.4643 r
  U1822/Q (MUX21X1)                                               0.4168    0.2273 @   0.6915 r
  n2716 (net)                                   2     124.7073              0.0000     0.6915 r
  icc_place1805/INP (NBUFFX2)                                     0.4168    0.0007 @   0.6922 r
  icc_place1805/Z (NBUFFX2)                                       0.2257    0.1849 @   0.8771 r
  mem_cmd_o[33] (net)                           3     122.6172              0.0000     0.8771 r
  mem_cmd_o[33] (out)                                             0.2257   -0.0088 @   0.8683 r
  data arrival time                                                                    0.8683

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8683
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9683


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_90_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3113     0.3113
  fifo_1__mem_fifo/dff/data_r_reg_90_/CLK (DFFX1)                 0.1529    0.0000     0.3113 r
  fifo_1__mem_fifo/dff/data_r_reg_90_/Q (DFFX1)                   0.0408    0.1876     0.4989 r
  fifo_1__mem_fifo/dff/data_o[90] (net)         2       5.4469              0.0000     0.4989 r
  fifo_1__mem_fifo/dff/data_o[90] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.4989 r
  fifo_1__mem_fifo/data_o[90] (net)                     5.4469              0.0000     0.4989 r
  fifo_1__mem_fifo/data_o[90] (bsg_one_fifo_width_p570_3)                   0.0000     0.4989 r
  fifo_lo[130] (net)                                    5.4469              0.0000     0.4989 r
  U1923/IN2 (AND2X1)                                              0.0408    0.0000 &   0.4989 r
  U1923/Q (AND2X1)                                                0.0408    0.0616     0.5605 r
  n2684 (net)                                   1       6.2267              0.0000     0.5605 r
  icc_place1868/INP (NBUFFX2)                                     0.0408   -0.0012 &   0.5594 r
  icc_place1868/Z (NBUFFX2)                                       0.3216    0.1631 @   0.7224 r
  io_cmd_o[90] (net)                            4     190.5240              0.0000     0.7224 r
  icc_place2023/INP (NBUFFX2)                                     0.3216    0.0548 @   0.7772 r
  icc_place2023/Z (NBUFFX2)                                       0.0385    0.0919     0.8690 r
  mem_cmd_o[90] (net)                           1       0.8280              0.0000     0.8690 r
  mem_cmd_o[90] (out)                                             0.0385    0.0000 &   0.8691 r
  data arrival time                                                                    0.8691

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8691
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9691


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3317     0.3317
  fifo_0__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.1583    0.0000     0.3317 r
  fifo_0__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.0394    0.1871     0.5189 r
  fifo_0__mem_fifo/dff/data_o[13] (net)         2       4.9304              0.0000     0.5189 r
  fifo_0__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5189 r
  fifo_0__mem_fifo/data_o[13] (net)                     4.9304              0.0000     0.5189 r
  fifo_0__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_2)                   0.0000     0.5189 r
  fifo_lo[11] (net)                                     4.9304              0.0000     0.5189 r
  U1782/IN1 (MUX21X1)                                             0.0394    0.0000 &   0.5189 r
  U1782/Q (MUX21X1)                                               0.4411    0.2300 @   0.7489 r
  n2731 (net)                                   2     131.7943              0.0000     0.7489 r
  icc_place1837/INP (NBUFFX2)                                     0.4411   -0.0941 @   0.6548 r
  icc_place1837/Z (NBUFFX2)                                       0.2487    0.1850 @   0.8397 r
  mem_cmd_o[13] (net)                           3     130.1003              0.0000     0.8397 r
  mem_cmd_o[13] (out)                                             0.2487    0.0294 @   0.8691 r
  data arrival time                                                                    0.8691

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8691
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9691


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3232     0.3232
  fifo_0__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1613    0.0000     0.3232 r
  fifo_0__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0361    0.2048     0.5280 f
  fifo_0__mem_fifo/dff/data_o[29] (net)         2       5.1375              0.0000     0.5280 f
  fifo_0__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5280 f
  fifo_0__mem_fifo/data_o[29] (net)                     5.1375              0.0000     0.5280 f
  fifo_0__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_2)                   0.0000     0.5280 f
  fifo_lo[27] (net)                                     5.1375              0.0000     0.5280 f
  U1814/IN1 (MUX21X1)                                             0.0361    0.0000 &   0.5280 f
  U1814/Q (MUX21X1)                                               0.3119    0.2040 @   0.7320 f
  n2719 (net)                                   2      95.4012              0.0000     0.7320 f
  icc_place1810/INP (NBUFFX2)                                     0.3119   -0.0522 @   0.6798 f
  icc_place1810/Z (NBUFFX2)                                       0.2822    0.1646 @   0.8443 f
  io_cmd_o[29] (net)                            1     159.2051              0.0000     0.8443 f
  io_cmd_o[29] (out)                                              0.2822    0.0249 @   0.8693 f
  data arrival time                                                                    0.8693

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8693
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9693


1
