---
layout: project_page
title: RV32IM pipeline implementation group 2
permalink: /co502/e20/RV32IM-pipeline-implementation-group-2/
description: This Git repository contains the implementation of a RISC32IM processor
  pipeline using Verilog. The pipeline includes stages for instruction fetch, decode,
  execute, memory access, and write-back. The implementation includes a testbench
  for verification.
has_children: false
parent: E20 Advanced Computer Architecture (CO502)
grand_parent: Advanced Computer Architecture (CO502)
cover_url: /data/categories/co502/cover_page.jpg
thumbnail_url: /data/categories/co502/thumbnail.jpg
repo_url: https://github.com/cepdnaclk/e20-co502-RV32IM-pipeline-implementation-group-2
page_url: blank
forks: 0
watchers: 0
stars: 0
started_on: '2024-12-01T18:11:41Z'
---

This Git repository contains the implementation of a RISC32IM processor pipeline using Verilog. The pipeline includes stages for instruction fetch, decode, execute, memory access, and write-back. The implementation includes a testbench for verification.