<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='278' ll='280' type='unsigned int llvm::TargetRegisterInfo::getSpillSize(const llvm::TargetRegisterClass &amp; RC) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='276'>/// Return the size in bytes of the stack slot allocated to hold a spilled
  /// copy of a register from class RC.</doc>
<use f='llvm/llvm/lib/CodeGen/FixupStatepointCallerSaved.cpp' l='98' u='c' c='_ZL15getRegisterSizeRKN4llvm18TargetRegisterInfoENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/PrologEpilogInserter.cpp' l='438' u='c' c='_ZL27assignCalleeSavedSpillSlotsRN4llvm15MachineFunctionERKNS_9BitVectorERjS5_'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='306' u='c' c='_ZN12_GLOBAL__N_112RegAllocFast16getStackSpaceForEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterScavenging.cpp' l='449' u='c' c='_ZN4llvm12RegScavenger5spillENS_8RegisterERKNS_19TargetRegisterClassEiNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS7_'/>
<use f='llvm/llvm/lib/CodeGen/StackMaps.cpp' l='255' u='c' c='_ZNK4llvm9StackMaps12parseOperandEPKNS_14MachineOperandES3_RNS_11SmallVectorINS0_8LocationELj8EEERNS4_INS0_10LiveOutRegELj8EEE'/>
<use f='llvm/llvm/lib/CodeGen/StackMaps.cpp' l='341' u='c' c='_ZNK4llvm9StackMaps16createLiveOutRegEjPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='395' u='c' c='_ZNK4llvm15TargetInstrInfo17getStackSlotRangeEPKNS_19TargetRegisterClassEjRjS4_RKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='414' u='c' c='_ZNK4llvm15TargetInstrInfo17getStackSlotRangeEPKNS_19TargetRegisterClassEjRjS4_RKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1253' u='c' c='_ZNK4llvm18TargetLoweringBase23findRepresentativeClassEPKNS_18TargetRegisterInfoENS_3MVTE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1253' u='c' c='_ZNK4llvm18TargetLoweringBase23findRepresentativeClassEPKNS_18TargetRegisterInfoENS_3MVTE'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='95' u='c' c='_ZN4llvm10VirtRegMap15createSpillSlotEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FrameLowering.cpp' l='2680' u='c' c='_ZNK4llvm20AArch64FrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='3282' u='c' c='_ZNK4llvm16AArch64InstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19819528'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='3436' u='c' c='_ZNK4llvm16AArch64InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_111584307'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='1258' u='c' c='_ZNK4llvm15SIFrameLowering35processFunctionBeforeFrameFinalizedERNS_15MachineFunctionEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='1262' u='c' c='_ZNK4llvm15SIFrameLowering35processFunctionBeforeFrameFinalizedERNS_15MachineFunctionEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2669' u='c' c='_ZNK4llvm16SITargetLowering17passSpecialInputsERNS_14TargetLowering16CallLoweringInfoERNS_7CCStateERKNS_21SIMachineFunctionInfoERNS_15SmallVectorImplI3438745'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='1381' u='c' c='_ZNK4llvm11SIInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Targ4383026'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='1507' u='c' c='_ZNK4llvm11SIInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Targ11597923'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp' l='217' u='c' c='_ZN12_GLOBAL__N_117SILowerSGPRSpills20spillCalleeSavedRegsERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='1126' u='c' c='_ZNK4llvm16ARMBaseInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_15384722'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='1368' u='c' c='_ZNK4llvm16ARMBaseInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_113396408'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFrameLowering.cpp' l='2145' u='c' c='_ZNK4llvm16ARMFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1701' u='c' c='_ZNK4llvm20HexagonFrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1713' u='c' c='_ZNK4llvm20HexagonFrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1938' u='c' c='_ZNK4llvm20HexagonFrameLowering15expandStoreVec2ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegister1173712'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1990' u='c' c='_ZNK4llvm20HexagonFrameLowering14expandLoadVec2ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterI13612737'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='2168' u='c' c='_ZNK4llvm20HexagonFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE'/>
<use f='llvm/build/lib/Target/Hexagon/HexagonGenDAGISel.inc' l='73333' u='c' c='_ZNK4llvm19HexagonDAGToDAGISel18CheckNodePredicateEPNS_6SDNodeEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='1104' u='c' c='_ZNK4llvm16HexagonInstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='1143' u='c' c='_ZNK4llvm16HexagonInstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='2731' u='c' c='_ZNK4llvm16HexagonInstrInfo13isValidOffsetEjiPKNS_18TargetRegisterInfoEb'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='4396' u='c' c='_ZNK4llvm16HexagonInstrInfo16getMemAccessSizeERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVExtract.cpp' l='146' u='c' c='_ZN12_GLOBAL__N_115HexagonVExtract20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsFrameLowering.cpp' l='127' u='c' c='_ZNK4llvm17MipsFrameLowering17estimateStackSizeERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsMachineFunction.cpp' l='158' u='c' c='_ZN4llvm16MipsFunctionInfo18createEhDataRegsFIERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsMachineFunction.cpp' l='172' u='c' c='_ZN4llvm16MipsFunctionInfo14createISRRegFIERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsMachineFunction.cpp' l='198' u='c' c='_ZN4llvm16MipsFunctionInfo20getMoveF64ViaSpillFIERNS_15MachineFunctionEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEFrameLowering.cpp' l='896' u='c' c='_ZNK4llvm19MipsSEFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEFrameLowering.cpp' l='912' u='c' c='_ZNK4llvm19MipsSEFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFrameLowering.cpp' l='2210' u='c' c='_ZNK4llvm16PPCFrameLowering22addScavengingSpillSlotERNS_15MachineFunctionEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVFrameLowering.cpp' l='685' u='c' c='_ZNK4llvm18RISCVFrameLowering35processFunctionBeforeFrameFinalizedERNS_15MachineFunctionEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZFrameLowering.cpp' l='122' u='c' c='_ZNK4llvm20SystemZFrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE'/>
<use f='llvm/llvm/lib/Target/X86/X86FrameLowering.cpp' l='1881' u='c' c='_ZNK4llvm16X86FrameLowering24getWinEHFuncletFrameSizeERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86FrameLowering.cpp' l='2387' u='c' c='_ZNK4llvm16X86FrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='3541' u='c' c='_ZL21getLoadStoreRegOpcodeN4llvm8RegisterEPKNS_19TargetRegisterClassEbRKNS_12X86SubtargetEb'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='3816' u='c' c='_ZNK4llvm12X86InstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Tar3569723'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='3849' u='c' c='_ZNK4llvm12X86InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Tar16349147'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='6203' u='c' c='_ZL18getBroadcastOpcodePKN4llvm23X86MemoryFoldTableEntryEPKNS_19TargetRegisterClassERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='6297' u='c' c='_ZNK4llvm12X86InstrInfo19unfoldMemoryOperandERNS_15MachineFunctionERNS_12MachineInstrEjbbRNS_15SmallVectorImplIPS3_EE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='6374' u='c' c='_ZNK4llvm12X86InstrInfo19unfoldMemoryOperandERNS_15MachineFunctionERNS_12MachineInstrEjbbRNS_15SmallVectorImplIPS3_EE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='6441' u='c' c='_ZNK4llvm12X86InstrInfo19unfoldMemoryOperandERNS_12SelectionDAGEPNS_6SDNodeERNS_15SmallVectorImplIS4_EE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='6507' u='c' c='_ZNK4llvm12X86InstrInfo19unfoldMemoryOperandERNS_12SelectionDAGEPNS_6SDNodeERNS_15SmallVectorImplIS4_EE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreFrameLowering.cpp' l='577' u='c' c='_ZNK4llvm18XCoreFrameLowering35processFunctionBeforeFrameFinalizedERNS_15MachineFunctionEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreMachineFunctionInfo.cpp' l='43' u='c' c='_ZN4llvm17XCoreFunctionInfo17createLRSpillSlotERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreMachineFunctionInfo.cpp' l='45' u='c' c='_ZN4llvm17XCoreFunctionInfo17createLRSpillSlotERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreMachineFunctionInfo.cpp' l='60' u='c' c='_ZN4llvm17XCoreFunctionInfo17createFPSpillSlotERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreMachineFunctionInfo.cpp' l='72' u='c' c='_ZN4llvm17XCoreFunctionInfo17createEHSpillSlotERNS_15MachineFunctionE'/>
