Warning (10268): Verilog HDL information at casilla.sv(15): always construct contains both blocking and non-blocking assignments File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4 Nuevo/LABORATORIO-4-DD/casilla.sv Line: 15
Warning (10268): Verilog HDL information at memTurn.sv(13): always construct contains both blocking and non-blocking assignments File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4 Nuevo/LABORATORIO-4-DD/memTurn.sv Line: 13
Warning (10268): Verilog HDL information at machine.sv(6): always construct contains both blocking and non-blocking assignments File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4 Nuevo/LABORATORIO-4-DD/machine.sv Line: 6
