<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-ixp4xx › include › mach › ixp4xx-regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>ixp4xx-regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-ixp4xx/include/mach/ixp4xx-regs.h</span>
<span class="cm"> *</span>
<span class="cm"> * Register definitions for IXP4xx chipset. This file contains </span>
<span class="cm"> * register location and bit definitions only. Platform specific </span>
<span class="cm"> * definitions and helper function declarations are in platform.h </span>
<span class="cm"> * and machine-name.h.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2002 Intel Corporation.</span>
<span class="cm"> * Copyright (C) 2003-2004 MontaVista Software, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _ASM_ARM_IXP4XX_H_</span>
<span class="cp">#define _ASM_ARM_IXP4XX_H_</span>

<span class="cm">/*</span>
<span class="cm"> * IXP4xx Linux Memory Map:</span>
<span class="cm"> *</span>
<span class="cm"> * Phy		Size		Virt		Description</span>
<span class="cm"> * =========================================================================</span>
<span class="cm"> *</span>
<span class="cm"> * 0x00000000	0x10000000(max)	PAGE_OFFSET	System RAM</span>
<span class="cm"> *</span>
<span class="cm"> * 0x48000000	0x04000000	ioremap&#39;d	PCI Memory Space</span>
<span class="cm"> *</span>
<span class="cm"> * 0x50000000	0x10000000	ioremap&#39;d	EXP BUS</span>
<span class="cm"> *</span>
<span class="cm"> * 0x6000000	0x00004000	ioremap&#39;d	QMgr</span>
<span class="cm"> *</span>
<span class="cm"> * 0xC0000000	0x00001000	0xffbff000	PCI CFG</span>
<span class="cm"> *</span>
<span class="cm"> * 0xC4000000	0x00001000	0xffbfe000	EXP CFG</span>
<span class="cm"> *</span>
<span class="cm"> * 0xC8000000	0x00013000	0xffbeb000	On-Chip Peripherals</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * Queue Manager</span>
<span class="cm"> */</span>
<span class="cp">#define IXP4XX_QMGR_BASE_PHYS		(0x60000000)</span>
<span class="cp">#define IXP4XX_QMGR_REGION_SIZE		(0x00004000)</span>

<span class="cm">/*</span>
<span class="cm"> * Expansion BUS Configuration registers</span>
<span class="cm"> */</span>
<span class="cp">#define IXP4XX_EXP_CFG_BASE_PHYS	(0xC4000000)</span>
<span class="cp">#define IXP4XX_EXP_CFG_BASE_VIRT	(0xFFBFE000)</span>
<span class="cp">#define IXP4XX_EXP_CFG_REGION_SIZE	(0x00001000)</span>

<span class="cm">/*</span>
<span class="cm"> * PCI Config registers</span>
<span class="cm"> */</span>
<span class="cp">#define IXP4XX_PCI_CFG_BASE_PHYS	(0xC0000000)</span>
<span class="cp">#define	IXP4XX_PCI_CFG_BASE_VIRT	(0xFFBFF000)</span>
<span class="cp">#define IXP4XX_PCI_CFG_REGION_SIZE	(0x00001000)</span>

<span class="cm">/*</span>
<span class="cm"> * Peripheral space</span>
<span class="cm"> */</span>
<span class="cp">#define IXP4XX_PERIPHERAL_BASE_PHYS	(0xC8000000)</span>
<span class="cp">#define IXP4XX_PERIPHERAL_BASE_VIRT	(0xFFBEB000)</span>
<span class="cp">#define IXP4XX_PERIPHERAL_REGION_SIZE	(0x00013000)</span>

<span class="cm">/*</span>
<span class="cm"> * Debug UART</span>
<span class="cm"> *</span>
<span class="cm"> * This is basically a remap of UART1 into a region that is section</span>
<span class="cm"> * aligned so that it * can be used with the low-level debug code.</span>
<span class="cm"> */</span>
<span class="cp">#define	IXP4XX_DEBUG_UART_BASE_PHYS	(0xC8000000)</span>
<span class="cp">#define	IXP4XX_DEBUG_UART_BASE_VIRT	(0xffb00000)</span>
<span class="cp">#define	IXP4XX_DEBUG_UART_REGION_SIZE	(0x00001000)</span>

<span class="cp">#define IXP4XX_EXP_CS0_OFFSET	0x00</span>
<span class="cp">#define IXP4XX_EXP_CS1_OFFSET   0x04</span>
<span class="cp">#define IXP4XX_EXP_CS2_OFFSET   0x08</span>
<span class="cp">#define IXP4XX_EXP_CS3_OFFSET   0x0C</span>
<span class="cp">#define IXP4XX_EXP_CS4_OFFSET   0x10</span>
<span class="cp">#define IXP4XX_EXP_CS5_OFFSET   0x14</span>
<span class="cp">#define IXP4XX_EXP_CS6_OFFSET   0x18</span>
<span class="cp">#define IXP4XX_EXP_CS7_OFFSET   0x1C</span>
<span class="cp">#define IXP4XX_EXP_CFG0_OFFSET	0x20</span>
<span class="cp">#define IXP4XX_EXP_CFG1_OFFSET	0x24</span>
<span class="cp">#define IXP4XX_EXP_CFG2_OFFSET	0x28</span>
<span class="cp">#define IXP4XX_EXP_CFG3_OFFSET	0x2C</span>

<span class="cm">/*</span>
<span class="cm"> * Expansion Bus Controller registers.</span>
<span class="cm"> */</span>
<span class="cp">#define IXP4XX_EXP_REG(x) ((volatile u32 *)(IXP4XX_EXP_CFG_BASE_VIRT+(x)))</span>

<span class="cp">#define IXP4XX_EXP_CS0      IXP4XX_EXP_REG(IXP4XX_EXP_CS0_OFFSET)</span>
<span class="cp">#define IXP4XX_EXP_CS1      IXP4XX_EXP_REG(IXP4XX_EXP_CS1_OFFSET)</span>
<span class="cp">#define IXP4XX_EXP_CS2      IXP4XX_EXP_REG(IXP4XX_EXP_CS2_OFFSET) </span>
<span class="cp">#define IXP4XX_EXP_CS3      IXP4XX_EXP_REG(IXP4XX_EXP_CS3_OFFSET)</span>
<span class="cp">#define IXP4XX_EXP_CS4      IXP4XX_EXP_REG(IXP4XX_EXP_CS4_OFFSET)</span>
<span class="cp">#define IXP4XX_EXP_CS5      IXP4XX_EXP_REG(IXP4XX_EXP_CS5_OFFSET)</span>
<span class="cp">#define IXP4XX_EXP_CS6      IXP4XX_EXP_REG(IXP4XX_EXP_CS6_OFFSET)     </span>
<span class="cp">#define IXP4XX_EXP_CS7      IXP4XX_EXP_REG(IXP4XX_EXP_CS7_OFFSET)</span>

<span class="cp">#define IXP4XX_EXP_CFG0     IXP4XX_EXP_REG(IXP4XX_EXP_CFG0_OFFSET) </span>
<span class="cp">#define IXP4XX_EXP_CFG1     IXP4XX_EXP_REG(IXP4XX_EXP_CFG1_OFFSET) </span>
<span class="cp">#define IXP4XX_EXP_CFG2     IXP4XX_EXP_REG(IXP4XX_EXP_CFG2_OFFSET) </span>
<span class="cp">#define IXP4XX_EXP_CFG3     IXP4XX_EXP_REG(IXP4XX_EXP_CFG3_OFFSET)</span>


<span class="cm">/*</span>
<span class="cm"> * Peripheral Space Register Region Base Addresses</span>
<span class="cm"> */</span>
<span class="cp">#define IXP4XX_UART1_BASE_PHYS		(IXP4XX_PERIPHERAL_BASE_PHYS + 0x0000)</span>
<span class="cp">#define IXP4XX_UART2_BASE_PHYS		(IXP4XX_PERIPHERAL_BASE_PHYS + 0x1000)</span>
<span class="cp">#define IXP4XX_PMU_BASE_PHYS		(IXP4XX_PERIPHERAL_BASE_PHYS + 0x2000)</span>
<span class="cp">#define IXP4XX_INTC_BASE_PHYS		(IXP4XX_PERIPHERAL_BASE_PHYS + 0x3000)</span>
<span class="cp">#define IXP4XX_GPIO_BASE_PHYS		(IXP4XX_PERIPHERAL_BASE_PHYS + 0x4000)</span>
<span class="cp">#define IXP4XX_TIMER_BASE_PHYS		(IXP4XX_PERIPHERAL_BASE_PHYS + 0x5000)</span>
<span class="cp">#define IXP4XX_NPEA_BASE_PHYS   	(IXP4XX_PERIPHERAL_BASE_PHYS + 0x6000)</span>
<span class="cp">#define IXP4XX_NPEB_BASE_PHYS   	(IXP4XX_PERIPHERAL_BASE_PHYS + 0x7000)</span>
<span class="cp">#define IXP4XX_NPEC_BASE_PHYS   	(IXP4XX_PERIPHERAL_BASE_PHYS + 0x8000)</span>
<span class="cp">#define IXP4XX_EthB_BASE_PHYS		(IXP4XX_PERIPHERAL_BASE_PHYS + 0x9000)</span>
<span class="cp">#define IXP4XX_EthC_BASE_PHYS		(IXP4XX_PERIPHERAL_BASE_PHYS + 0xA000)</span>
<span class="cp">#define IXP4XX_USB_BASE_PHYS		(IXP4XX_PERIPHERAL_BASE_PHYS + 0xB000)</span>
<span class="cm">/* ixp46X only */</span>
<span class="cp">#define IXP4XX_EthA_BASE_PHYS		(IXP4XX_PERIPHERAL_BASE_PHYS + 0xC000)</span>
<span class="cp">#define IXP4XX_EthB1_BASE_PHYS		(IXP4XX_PERIPHERAL_BASE_PHYS + 0xD000)</span>
<span class="cp">#define IXP4XX_EthB2_BASE_PHYS		(IXP4XX_PERIPHERAL_BASE_PHYS + 0xE000)</span>
<span class="cp">#define IXP4XX_EthB3_BASE_PHYS		(IXP4XX_PERIPHERAL_BASE_PHYS + 0xF000)</span>
<span class="cp">#define IXP4XX_TIMESYNC_BASE_PHYS	(IXP4XX_PERIPHERAL_BASE_PHYS + 0x10000)</span>
<span class="cp">#define IXP4XX_I2C_BASE_PHYS		(IXP4XX_PERIPHERAL_BASE_PHYS + 0x11000)</span>
<span class="cp">#define IXP4XX_SSP_BASE_PHYS		(IXP4XX_PERIPHERAL_BASE_PHYS + 0x12000)</span>


<span class="cp">#define IXP4XX_UART1_BASE_VIRT		(IXP4XX_PERIPHERAL_BASE_VIRT + 0x0000)</span>
<span class="cp">#define IXP4XX_UART2_BASE_VIRT		(IXP4XX_PERIPHERAL_BASE_VIRT + 0x1000)</span>
<span class="cp">#define IXP4XX_PMU_BASE_VIRT		(IXP4XX_PERIPHERAL_BASE_VIRT + 0x2000)</span>
<span class="cp">#define IXP4XX_INTC_BASE_VIRT		(IXP4XX_PERIPHERAL_BASE_VIRT + 0x3000)</span>
<span class="cp">#define IXP4XX_GPIO_BASE_VIRT		(IXP4XX_PERIPHERAL_BASE_VIRT + 0x4000)</span>
<span class="cp">#define IXP4XX_TIMER_BASE_VIRT		(IXP4XX_PERIPHERAL_BASE_VIRT + 0x5000)</span>
<span class="cp">#define IXP4XX_NPEA_BASE_VIRT   	(IXP4XX_PERIPHERAL_BASE_VIRT + 0x6000)</span>
<span class="cp">#define IXP4XX_NPEB_BASE_VIRT   	(IXP4XX_PERIPHERAL_BASE_VIRT + 0x7000)</span>
<span class="cp">#define IXP4XX_NPEC_BASE_VIRT   	(IXP4XX_PERIPHERAL_BASE_VIRT + 0x8000)</span>
<span class="cp">#define IXP4XX_EthB_BASE_VIRT		(IXP4XX_PERIPHERAL_BASE_VIRT + 0x9000)</span>
<span class="cp">#define IXP4XX_EthC_BASE_VIRT		(IXP4XX_PERIPHERAL_BASE_VIRT + 0xA000)</span>
<span class="cp">#define IXP4XX_USB_BASE_VIRT		(IXP4XX_PERIPHERAL_BASE_VIRT + 0xB000)</span>
<span class="cm">/* ixp46X only */</span>
<span class="cp">#define IXP4XX_EthA_BASE_VIRT		(IXP4XX_PERIPHERAL_BASE_VIRT + 0xC000)</span>
<span class="cp">#define IXP4XX_EthB1_BASE_VIRT		(IXP4XX_PERIPHERAL_BASE_VIRT + 0xD000)</span>
<span class="cp">#define IXP4XX_EthB2_BASE_VIRT		(IXP4XX_PERIPHERAL_BASE_VIRT + 0xE000)</span>
<span class="cp">#define IXP4XX_EthB3_BASE_VIRT		(IXP4XX_PERIPHERAL_BASE_VIRT + 0xF000)</span>
<span class="cp">#define IXP4XX_TIMESYNC_BASE_VIRT	(IXP4XX_PERIPHERAL_BASE_VIRT + 0x10000)</span>
<span class="cp">#define IXP4XX_I2C_BASE_VIRT		(IXP4XX_PERIPHERAL_BASE_VIRT + 0x11000)</span>
<span class="cp">#define IXP4XX_SSP_BASE_VIRT		(IXP4XX_PERIPHERAL_BASE_VIRT + 0x12000)</span>

<span class="cm">/*</span>
<span class="cm"> * Constants to make it easy to access  Interrupt Controller registers</span>
<span class="cm"> */</span>
<span class="cp">#define IXP4XX_ICPR_OFFSET	0x00 </span><span class="cm">/* Interrupt Status */</span><span class="cp"></span>
<span class="cp">#define IXP4XX_ICMR_OFFSET	0x04 </span><span class="cm">/* Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define IXP4XX_ICLR_OFFSET	0x08 </span><span class="cm">/* Interrupt IRQ/FIQ Select */</span><span class="cp"></span>
<span class="cp">#define IXP4XX_ICIP_OFFSET      0x0C </span><span class="cm">/* IRQ Status */</span><span class="cp"></span>
<span class="cp">#define IXP4XX_ICFP_OFFSET	0x10 </span><span class="cm">/* FIQ Status */</span><span class="cp"></span>
<span class="cp">#define IXP4XX_ICHR_OFFSET	0x14 </span><span class="cm">/* Interrupt Priority */</span><span class="cp"></span>
<span class="cp">#define IXP4XX_ICIH_OFFSET	0x18 </span><span class="cm">/* IRQ Highest Pri Int */</span><span class="cp"></span>
<span class="cp">#define IXP4XX_ICFH_OFFSET	0x1C </span><span class="cm">/* FIQ Highest Pri Int */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * IXP465-only</span>
<span class="cm"> */</span>
<span class="cp">#define	IXP4XX_ICPR2_OFFSET	0x20 </span><span class="cm">/* Interrupt Status 2 */</span><span class="cp"></span>
<span class="cp">#define	IXP4XX_ICMR2_OFFSET	0x24 </span><span class="cm">/* Interrupt Enable 2 */</span><span class="cp"></span>
<span class="cp">#define	IXP4XX_ICLR2_OFFSET	0x28 </span><span class="cm">/* Interrupt IRQ/FIQ Select 2 */</span><span class="cp"></span>
<span class="cp">#define IXP4XX_ICIP2_OFFSET     0x2C </span><span class="cm">/* IRQ Status */</span><span class="cp"></span>
<span class="cp">#define IXP4XX_ICFP2_OFFSET	0x30 </span><span class="cm">/* FIQ Status */</span><span class="cp"></span>
<span class="cp">#define IXP4XX_ICEEN_OFFSET	0x34 </span><span class="cm">/* Error High Pri Enable */</span><span class="cp"></span>


<span class="cm">/*</span>
<span class="cm"> * Interrupt Controller Register Definitions.</span>
<span class="cm"> */</span>

<span class="cp">#define IXP4XX_INTC_REG(x) ((volatile u32 *)(IXP4XX_INTC_BASE_VIRT+(x)))</span>

<span class="cp">#define IXP4XX_ICPR	IXP4XX_INTC_REG(IXP4XX_ICPR_OFFSET)</span>
<span class="cp">#define IXP4XX_ICMR     IXP4XX_INTC_REG(IXP4XX_ICMR_OFFSET)</span>
<span class="cp">#define IXP4XX_ICLR     IXP4XX_INTC_REG(IXP4XX_ICLR_OFFSET)</span>
<span class="cp">#define IXP4XX_ICIP     IXP4XX_INTC_REG(IXP4XX_ICIP_OFFSET)</span>
<span class="cp">#define IXP4XX_ICFP     IXP4XX_INTC_REG(IXP4XX_ICFP_OFFSET)</span>
<span class="cp">#define IXP4XX_ICHR     IXP4XX_INTC_REG(IXP4XX_ICHR_OFFSET)</span>
<span class="cp">#define IXP4XX_ICIH     IXP4XX_INTC_REG(IXP4XX_ICIH_OFFSET) </span>
<span class="cp">#define IXP4XX_ICFH     IXP4XX_INTC_REG(IXP4XX_ICFH_OFFSET)</span>
<span class="cp">#define IXP4XX_ICPR2	IXP4XX_INTC_REG(IXP4XX_ICPR2_OFFSET)</span>
<span class="cp">#define IXP4XX_ICMR2    IXP4XX_INTC_REG(IXP4XX_ICMR2_OFFSET)</span>
<span class="cp">#define IXP4XX_ICLR2    IXP4XX_INTC_REG(IXP4XX_ICLR2_OFFSET)</span>
<span class="cp">#define IXP4XX_ICIP2    IXP4XX_INTC_REG(IXP4XX_ICIP2_OFFSET)</span>
<span class="cp">#define IXP4XX_ICFP2    IXP4XX_INTC_REG(IXP4XX_ICFP2_OFFSET)</span>
<span class="cp">#define IXP4XX_ICEEN    IXP4XX_INTC_REG(IXP4XX_ICEEN_OFFSET)</span>
                                                                                
<span class="cm">/*</span>
<span class="cm"> * Constants to make it easy to access GPIO registers</span>
<span class="cm"> */</span>
<span class="cp">#define IXP4XX_GPIO_GPOUTR_OFFSET       0x00</span>
<span class="cp">#define IXP4XX_GPIO_GPOER_OFFSET        0x04</span>
<span class="cp">#define IXP4XX_GPIO_GPINR_OFFSET        0x08</span>
<span class="cp">#define IXP4XX_GPIO_GPISR_OFFSET        0x0C</span>
<span class="cp">#define IXP4XX_GPIO_GPIT1R_OFFSET	0x10</span>
<span class="cp">#define IXP4XX_GPIO_GPIT2R_OFFSET	0x14</span>
<span class="cp">#define IXP4XX_GPIO_GPCLKR_OFFSET	0x18</span>
<span class="cp">#define IXP4XX_GPIO_GPDBSELR_OFFSET	0x1C</span>

<span class="cm">/* </span>
<span class="cm"> * GPIO Register Definitions.</span>
<span class="cm"> * [Only perform 32bit reads/writes]</span>
<span class="cm"> */</span>
<span class="cp">#define IXP4XX_GPIO_REG(x) ((volatile u32 *)(IXP4XX_GPIO_BASE_VIRT+(x)))</span>

<span class="cp">#define IXP4XX_GPIO_GPOUTR	IXP4XX_GPIO_REG(IXP4XX_GPIO_GPOUTR_OFFSET)</span>
<span class="cp">#define IXP4XX_GPIO_GPOER       IXP4XX_GPIO_REG(IXP4XX_GPIO_GPOER_OFFSET)</span>
<span class="cp">#define IXP4XX_GPIO_GPINR       IXP4XX_GPIO_REG(IXP4XX_GPIO_GPINR_OFFSET)</span>
<span class="cp">#define IXP4XX_GPIO_GPISR       IXP4XX_GPIO_REG(IXP4XX_GPIO_GPISR_OFFSET)</span>
<span class="cp">#define IXP4XX_GPIO_GPIT1R      IXP4XX_GPIO_REG(IXP4XX_GPIO_GPIT1R_OFFSET)</span>
<span class="cp">#define IXP4XX_GPIO_GPIT2R      IXP4XX_GPIO_REG(IXP4XX_GPIO_GPIT2R_OFFSET)</span>
<span class="cp">#define IXP4XX_GPIO_GPCLKR      IXP4XX_GPIO_REG(IXP4XX_GPIO_GPCLKR_OFFSET)</span>
<span class="cp">#define IXP4XX_GPIO_GPDBSELR    IXP4XX_GPIO_REG(IXP4XX_GPIO_GPDBSELR_OFFSET)</span>

<span class="cm">/*</span>
<span class="cm"> * GPIO register bit definitions</span>
<span class="cm"> */</span>

<span class="cm">/* Interrupt styles</span>
<span class="cm"> */</span>
<span class="cp">#define IXP4XX_GPIO_STYLE_ACTIVE_HIGH	0x0</span>
<span class="cp">#define IXP4XX_GPIO_STYLE_ACTIVE_LOW	0x1</span>
<span class="cp">#define IXP4XX_GPIO_STYLE_RISING_EDGE	0x2</span>
<span class="cp">#define IXP4XX_GPIO_STYLE_FALLING_EDGE	0x3</span>
<span class="cp">#define IXP4XX_GPIO_STYLE_TRANSITIONAL	0x4</span>

<span class="cm">/* </span>
<span class="cm"> * Mask used to clear interrupt styles </span>
<span class="cm"> */</span>
<span class="cp">#define IXP4XX_GPIO_STYLE_CLEAR		0x7</span>
<span class="cp">#define IXP4XX_GPIO_STYLE_SIZE		3</span>

<span class="cm">/*</span>
<span class="cm"> * Constants to make it easy to access Timer Control/Status registers</span>
<span class="cm"> */</span>
<span class="cp">#define IXP4XX_OSTS_OFFSET	0x00  </span><span class="cm">/* Continious TimeStamp */</span><span class="cp"></span>
<span class="cp">#define IXP4XX_OST1_OFFSET	0x04  </span><span class="cm">/* Timer 1 Timestamp */</span><span class="cp"></span>
<span class="cp">#define IXP4XX_OSRT1_OFFSET	0x08  </span><span class="cm">/* Timer 1 Reload */</span><span class="cp"></span>
<span class="cp">#define IXP4XX_OST2_OFFSET	0x0C  </span><span class="cm">/* Timer 2 Timestamp */</span><span class="cp"></span>
<span class="cp">#define IXP4XX_OSRT2_OFFSET	0x10  </span><span class="cm">/* Timer 2 Reload */</span><span class="cp"></span>
<span class="cp">#define IXP4XX_OSWT_OFFSET	0x14  </span><span class="cm">/* Watchdog Timer */</span><span class="cp"></span>
<span class="cp">#define IXP4XX_OSWE_OFFSET	0x18  </span><span class="cm">/* Watchdog Enable */</span><span class="cp"></span>
<span class="cp">#define IXP4XX_OSWK_OFFSET	0x1C  </span><span class="cm">/* Watchdog Key */</span><span class="cp"></span>
<span class="cp">#define IXP4XX_OSST_OFFSET	0x20  </span><span class="cm">/* Timer Status */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Operating System Timer Register Definitions.</span>
<span class="cm"> */</span>

<span class="cp">#define IXP4XX_TIMER_REG(x) ((volatile u32 *)(IXP4XX_TIMER_BASE_VIRT+(x)))</span>

<span class="cp">#define IXP4XX_OSTS	IXP4XX_TIMER_REG(IXP4XX_OSTS_OFFSET)</span>
<span class="cp">#define IXP4XX_OST1	IXP4XX_TIMER_REG(IXP4XX_OST1_OFFSET)</span>
<span class="cp">#define IXP4XX_OSRT1	IXP4XX_TIMER_REG(IXP4XX_OSRT1_OFFSET)</span>
<span class="cp">#define IXP4XX_OST2	IXP4XX_TIMER_REG(IXP4XX_OST2_OFFSET)</span>
<span class="cp">#define IXP4XX_OSRT2	IXP4XX_TIMER_REG(IXP4XX_OSRT2_OFFSET)</span>
<span class="cp">#define IXP4XX_OSWT	IXP4XX_TIMER_REG(IXP4XX_OSWT_OFFSET)</span>
<span class="cp">#define IXP4XX_OSWE	IXP4XX_TIMER_REG(IXP4XX_OSWE_OFFSET)</span>
<span class="cp">#define IXP4XX_OSWK	IXP4XX_TIMER_REG(IXP4XX_OSWK_OFFSET)</span>
<span class="cp">#define IXP4XX_OSST	IXP4XX_TIMER_REG(IXP4XX_OSST_OFFSET)</span>

<span class="cm">/*</span>
<span class="cm"> * Timer register values and bit definitions </span>
<span class="cm"> */</span>
<span class="cp">#define IXP4XX_OST_ENABLE		0x00000001</span>
<span class="cp">#define IXP4XX_OST_ONE_SHOT		0x00000002</span>
<span class="cm">/* Low order bits of reload value ignored */</span>
<span class="cp">#define IXP4XX_OST_RELOAD_MASK		0x00000003</span>
<span class="cp">#define IXP4XX_OST_DISABLED		0x00000000</span>
<span class="cp">#define IXP4XX_OSST_TIMER_1_PEND	0x00000001</span>
<span class="cp">#define IXP4XX_OSST_TIMER_2_PEND	0x00000002</span>
<span class="cp">#define IXP4XX_OSST_TIMER_TS_PEND	0x00000004</span>
<span class="cp">#define IXP4XX_OSST_TIMER_WDOG_PEND	0x00000008</span>
<span class="cp">#define IXP4XX_OSST_TIMER_WARM_RESET	0x00000010</span>

<span class="cp">#define	IXP4XX_WDT_KEY			0x0000482E</span>

<span class="cp">#define	IXP4XX_WDT_RESET_ENABLE		0x00000001</span>
<span class="cp">#define	IXP4XX_WDT_IRQ_ENABLE		0x00000002</span>
<span class="cp">#define	IXP4XX_WDT_COUNT_ENABLE		0x00000004</span>


<span class="cm">/*</span>
<span class="cm"> * Constants to make it easy to access PCI Control/Status registers</span>
<span class="cm"> */</span>
<span class="cp">#define PCI_NP_AD_OFFSET            0x00</span>
<span class="cp">#define PCI_NP_CBE_OFFSET           0x04</span>
<span class="cp">#define PCI_NP_WDATA_OFFSET         0x08</span>
<span class="cp">#define PCI_NP_RDATA_OFFSET         0x0c</span>
<span class="cp">#define PCI_CRP_AD_CBE_OFFSET       0x10</span>
<span class="cp">#define PCI_CRP_WDATA_OFFSET        0x14</span>
<span class="cp">#define PCI_CRP_RDATA_OFFSET        0x18</span>
<span class="cp">#define PCI_CSR_OFFSET              0x1c</span>
<span class="cp">#define PCI_ISR_OFFSET              0x20</span>
<span class="cp">#define PCI_INTEN_OFFSET            0x24</span>
<span class="cp">#define PCI_DMACTRL_OFFSET          0x28</span>
<span class="cp">#define PCI_AHBMEMBASE_OFFSET       0x2c</span>
<span class="cp">#define PCI_AHBIOBASE_OFFSET        0x30</span>
<span class="cp">#define PCI_PCIMEMBASE_OFFSET       0x34</span>
<span class="cp">#define PCI_AHBDOORBELL_OFFSET      0x38</span>
<span class="cp">#define PCI_PCIDOORBELL_OFFSET      0x3C</span>
<span class="cp">#define PCI_ATPDMA0_AHBADDR_OFFSET  0x40</span>
<span class="cp">#define PCI_ATPDMA0_PCIADDR_OFFSET  0x44</span>
<span class="cp">#define PCI_ATPDMA0_LENADDR_OFFSET  0x48</span>
<span class="cp">#define PCI_ATPDMA1_AHBADDR_OFFSET  0x4C</span>
<span class="cp">#define PCI_ATPDMA1_PCIADDR_OFFSET  0x50</span>
<span class="cp">#define PCI_ATPDMA1_LENADDR_OFFSET	0x54</span>

<span class="cm">/*</span>
<span class="cm"> * PCI Control/Status Registers</span>
<span class="cm"> */</span>
<span class="cp">#define IXP4XX_PCI_CSR(x) ((volatile u32 *)(IXP4XX_PCI_CFG_BASE_VIRT+(x)))</span>

<span class="cp">#define PCI_NP_AD               IXP4XX_PCI_CSR(PCI_NP_AD_OFFSET)</span>
<span class="cp">#define PCI_NP_CBE              IXP4XX_PCI_CSR(PCI_NP_CBE_OFFSET)</span>
<span class="cp">#define PCI_NP_WDATA            IXP4XX_PCI_CSR(PCI_NP_WDATA_OFFSET)</span>
<span class="cp">#define PCI_NP_RDATA            IXP4XX_PCI_CSR(PCI_NP_RDATA_OFFSET)</span>
<span class="cp">#define PCI_CRP_AD_CBE          IXP4XX_PCI_CSR(PCI_CRP_AD_CBE_OFFSET)</span>
<span class="cp">#define PCI_CRP_WDATA           IXP4XX_PCI_CSR(PCI_CRP_WDATA_OFFSET)</span>
<span class="cp">#define PCI_CRP_RDATA           IXP4XX_PCI_CSR(PCI_CRP_RDATA_OFFSET)</span>
<span class="cp">#define PCI_CSR                 IXP4XX_PCI_CSR(PCI_CSR_OFFSET) </span>
<span class="cp">#define PCI_ISR                 IXP4XX_PCI_CSR(PCI_ISR_OFFSET)</span>
<span class="cp">#define PCI_INTEN               IXP4XX_PCI_CSR(PCI_INTEN_OFFSET)</span>
<span class="cp">#define PCI_DMACTRL             IXP4XX_PCI_CSR(PCI_DMACTRL_OFFSET)</span>
<span class="cp">#define PCI_AHBMEMBASE          IXP4XX_PCI_CSR(PCI_AHBMEMBASE_OFFSET)</span>
<span class="cp">#define PCI_AHBIOBASE           IXP4XX_PCI_CSR(PCI_AHBIOBASE_OFFSET)</span>
<span class="cp">#define PCI_PCIMEMBASE          IXP4XX_PCI_CSR(PCI_PCIMEMBASE_OFFSET)</span>
<span class="cp">#define PCI_AHBDOORBELL         IXP4XX_PCI_CSR(PCI_AHBDOORBELL_OFFSET)</span>
<span class="cp">#define PCI_PCIDOORBELL         IXP4XX_PCI_CSR(PCI_PCIDOORBELL_OFFSET)</span>
<span class="cp">#define PCI_ATPDMA0_AHBADDR     IXP4XX_PCI_CSR(PCI_ATPDMA0_AHBADDR_OFFSET)</span>
<span class="cp">#define PCI_ATPDMA0_PCIADDR     IXP4XX_PCI_CSR(PCI_ATPDMA0_PCIADDR_OFFSET)</span>
<span class="cp">#define PCI_ATPDMA0_LENADDR     IXP4XX_PCI_CSR(PCI_ATPDMA0_LENADDR_OFFSET)</span>
<span class="cp">#define PCI_ATPDMA1_AHBADDR     IXP4XX_PCI_CSR(PCI_ATPDMA1_AHBADDR_OFFSET)</span>
<span class="cp">#define PCI_ATPDMA1_PCIADDR     IXP4XX_PCI_CSR(PCI_ATPDMA1_PCIADDR_OFFSET)</span>
<span class="cp">#define PCI_ATPDMA1_LENADDR     IXP4XX_PCI_CSR(PCI_ATPDMA1_LENADDR_OFFSET)</span>

<span class="cm">/*</span>
<span class="cm"> * PCI register values and bit definitions </span>
<span class="cm"> */</span>

<span class="cm">/* CSR bit definitions */</span>
<span class="cp">#define PCI_CSR_HOST    	0x00000001</span>
<span class="cp">#define PCI_CSR_ARBEN   	0x00000002</span>
<span class="cp">#define PCI_CSR_ADS     	0x00000004</span>
<span class="cp">#define PCI_CSR_PDS     	0x00000008</span>
<span class="cp">#define PCI_CSR_ABE     	0x00000010</span>
<span class="cp">#define PCI_CSR_DBT     	0x00000020</span>
<span class="cp">#define PCI_CSR_ASE     	0x00000100</span>
<span class="cp">#define PCI_CSR_IC      	0x00008000</span>

<span class="cm">/* ISR (Interrupt status) Register bit definitions */</span>
<span class="cp">#define PCI_ISR_PSE     	0x00000001</span>
<span class="cp">#define PCI_ISR_PFE     	0x00000002</span>
<span class="cp">#define PCI_ISR_PPE     	0x00000004</span>
<span class="cp">#define PCI_ISR_AHBE    	0x00000008</span>
<span class="cp">#define PCI_ISR_APDC    	0x00000010</span>
<span class="cp">#define PCI_ISR_PADC    	0x00000020</span>
<span class="cp">#define PCI_ISR_ADB     	0x00000040</span>
<span class="cp">#define PCI_ISR_PDB     	0x00000080</span>

<span class="cm">/* INTEN (Interrupt Enable) Register bit definitions */</span>
<span class="cp">#define PCI_INTEN_PSE   	0x00000001</span>
<span class="cp">#define PCI_INTEN_PFE   	0x00000002</span>
<span class="cp">#define PCI_INTEN_PPE   	0x00000004</span>
<span class="cp">#define PCI_INTEN_AHBE  	0x00000008</span>
<span class="cp">#define PCI_INTEN_APDC  	0x00000010</span>
<span class="cp">#define PCI_INTEN_PADC  	0x00000020</span>
<span class="cp">#define PCI_INTEN_ADB   	0x00000040</span>
<span class="cp">#define PCI_INTEN_PDB   	0x00000080</span>

<span class="cm">/*</span>
<span class="cm"> * Shift value for byte enable on NP cmd/byte enable register</span>
<span class="cm"> */</span>
<span class="cp">#define IXP4XX_PCI_NP_CBE_BESL		4</span>

<span class="cm">/*</span>
<span class="cm"> * PCI commands supported by NP access unit</span>
<span class="cm"> */</span>
<span class="cp">#define NP_CMD_IOREAD			0x2</span>
<span class="cp">#define NP_CMD_IOWRITE			0x3</span>
<span class="cp">#define NP_CMD_CONFIGREAD		0xa</span>
<span class="cp">#define NP_CMD_CONFIGWRITE		0xb</span>
<span class="cp">#define NP_CMD_MEMREAD			0x6</span>
<span class="cp">#define	NP_CMD_MEMWRITE			0x7</span>

<span class="cm">/*</span>
<span class="cm"> * Constants for CRP access into local config space</span>
<span class="cm"> */</span>
<span class="cp">#define CRP_AD_CBE_BESL         20</span>
<span class="cp">#define CRP_AD_CBE_WRITE	0x00010000</span>


<span class="cm">/*</span>
<span class="cm"> * USB Device Controller</span>
<span class="cm"> *</span>
<span class="cm"> * These are used by the USB gadget driver, so they don&#39;t follow the</span>
<span class="cm"> * IXP4XX_ naming convetions.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp"># define IXP4XX_USB_REG(x)       (*((volatile u32 *)(x)))</span>

<span class="cm">/* UDC Undocumented - Reserved1 */</span>
<span class="cp">#define UDC_RES1	IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x0004)  </span>
<span class="cm">/* UDC Undocumented - Reserved2 */</span>
<span class="cp">#define UDC_RES2	IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x0008)  </span>
<span class="cm">/* UDC Undocumented - Reserved3 */</span>
<span class="cp">#define UDC_RES3	IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x000C)  </span>
<span class="cm">/* UDC Control Register */</span>
<span class="cp">#define UDCCR		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x0000)  </span>
<span class="cm">/* UDC Endpoint 0 Control/Status Register */</span>
<span class="cp">#define UDCCS0		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x0010)  </span>
<span class="cm">/* UDC Endpoint 1 (IN) Control/Status Register */</span>
<span class="cp">#define UDCCS1		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x0014)  </span>
<span class="cm">/* UDC Endpoint 2 (OUT) Control/Status Register */</span>
<span class="cp">#define UDCCS2		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x0018)  </span>
<span class="cm">/* UDC Endpoint 3 (IN) Control/Status Register */</span>
<span class="cp">#define UDCCS3		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x001C)  </span>
<span class="cm">/* UDC Endpoint 4 (OUT) Control/Status Register */</span>
<span class="cp">#define UDCCS4		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x0020)  </span>
<span class="cm">/* UDC Endpoint 5 (Interrupt) Control/Status Register */</span>
<span class="cp">#define UDCCS5		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x0024)  </span>
<span class="cm">/* UDC Endpoint 6 (IN) Control/Status Register */</span>
<span class="cp">#define UDCCS6		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x0028)  </span>
<span class="cm">/* UDC Endpoint 7 (OUT) Control/Status Register */</span>
<span class="cp">#define UDCCS7		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x002C)  </span>
<span class="cm">/* UDC Endpoint 8 (IN) Control/Status Register */</span>
<span class="cp">#define UDCCS8		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x0030)  </span>
<span class="cm">/* UDC Endpoint 9 (OUT) Control/Status Register */</span>
<span class="cp">#define UDCCS9		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x0034)  </span>
<span class="cm">/* UDC Endpoint 10 (Interrupt) Control/Status Register */</span>
<span class="cp">#define UDCCS10		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x0038)  </span>
<span class="cm">/* UDC Endpoint 11 (IN) Control/Status Register */</span>
<span class="cp">#define UDCCS11		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x003C)  </span>
<span class="cm">/* UDC Endpoint 12 (OUT) Control/Status Register */</span>
<span class="cp">#define UDCCS12		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x0040)  </span>
<span class="cm">/* UDC Endpoint 13 (IN) Control/Status Register */</span>
<span class="cp">#define UDCCS13		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x0044)  </span>
<span class="cm">/* UDC Endpoint 14 (OUT) Control/Status Register */</span>
<span class="cp">#define UDCCS14		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x0048)  </span>
<span class="cm">/* UDC Endpoint 15 (Interrupt) Control/Status Register */</span>
<span class="cp">#define UDCCS15		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x004C)  </span>
<span class="cm">/* UDC Frame Number Register High */</span>
<span class="cp">#define UFNRH		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x0060)  </span>
<span class="cm">/* UDC Frame Number Register Low */</span>
<span class="cp">#define UFNRL		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x0064)  </span>
<span class="cm">/* UDC Byte Count Reg 2 */</span>
<span class="cp">#define UBCR2		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x0068)  </span>
<span class="cm">/* UDC Byte Count Reg 4 */</span>
<span class="cp">#define UBCR4		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x006c)  </span>
<span class="cm">/* UDC Byte Count Reg 7 */</span>
<span class="cp">#define UBCR7		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x0070)  </span>
<span class="cm">/* UDC Byte Count Reg 9 */</span>
<span class="cp">#define UBCR9		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x0074)  </span>
<span class="cm">/* UDC Byte Count Reg 12 */</span>
<span class="cp">#define UBCR12		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x0078)  </span>
<span class="cm">/* UDC Byte Count Reg 14 */</span>
<span class="cp">#define UBCR14		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x007c)  </span>
<span class="cm">/* UDC Endpoint 0 Data Register */</span>
<span class="cp">#define UDDR0		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x0080)  </span>
<span class="cm">/* UDC Endpoint 1 Data Register */</span>
<span class="cp">#define UDDR1		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x0100)  </span>
<span class="cm">/* UDC Endpoint 2 Data Register */</span>
<span class="cp">#define UDDR2		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x0180)  </span>
<span class="cm">/* UDC Endpoint 3 Data Register */</span>
<span class="cp">#define UDDR3		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x0200)  </span>
<span class="cm">/* UDC Endpoint 4 Data Register */</span>
<span class="cp">#define UDDR4		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x0400)  </span>
<span class="cm">/* UDC Endpoint 5 Data Register */</span>
<span class="cp">#define UDDR5		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x00A0)  </span>
<span class="cm">/* UDC Endpoint 6 Data Register */</span>
<span class="cp">#define UDDR6		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x0600)  </span>
<span class="cm">/* UDC Endpoint 7 Data Register */</span>
<span class="cp">#define UDDR7		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x0680)  </span>
<span class="cm">/* UDC Endpoint 8 Data Register */</span>
<span class="cp">#define UDDR8		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x0700)  </span>
<span class="cm">/* UDC Endpoint 9 Data Register */</span>
<span class="cp">#define UDDR9		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x0900)  </span>
<span class="cm">/* UDC Endpoint 10 Data Register */</span>
<span class="cp">#define UDDR10		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x00C0)  </span>
<span class="cm">/* UDC Endpoint 11 Data Register */</span>
<span class="cp">#define UDDR11		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x0B00)  </span>
<span class="cm">/* UDC Endpoint 12 Data Register */</span>
<span class="cp">#define UDDR12		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x0B80)  </span>
<span class="cm">/* UDC Endpoint 13 Data Register */</span>
<span class="cp">#define UDDR13		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x0C00)  </span>
<span class="cm">/* UDC Endpoint 14 Data Register */</span>
<span class="cp">#define UDDR14		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x0E00)  </span>
<span class="cm">/* UDC Endpoint 15 Data Register */</span>
<span class="cp">#define UDDR15		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x00E0)  </span>
<span class="cm">/* UDC Interrupt Control Register 0 */</span>
<span class="cp">#define UICR0		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x0050)  </span>
<span class="cm">/* UDC Interrupt Control Register 1 */</span>
<span class="cp">#define UICR1		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x0054)  </span>
<span class="cm">/* UDC Status Interrupt Register 0 */</span>
<span class="cp">#define USIR0		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x0058)  </span>
<span class="cm">/* UDC Status Interrupt Register 1 */</span>
<span class="cp">#define USIR1		IXP4XX_USB_REG(IXP4XX_USB_BASE_VIRT+0x005C)  </span>

<span class="cp">#define UDCCR_UDE	(1 &lt;&lt; 0)	</span><span class="cm">/* UDC enable */</span><span class="cp"></span>
<span class="cp">#define UDCCR_UDA	(1 &lt;&lt; 1)	</span><span class="cm">/* UDC active */</span><span class="cp"></span>
<span class="cp">#define UDCCR_RSM	(1 &lt;&lt; 2)	</span><span class="cm">/* Device resume */</span><span class="cp"></span>
<span class="cp">#define UDCCR_RESIR	(1 &lt;&lt; 3)	</span><span class="cm">/* Resume interrupt request */</span><span class="cp"></span>
<span class="cp">#define UDCCR_SUSIR	(1 &lt;&lt; 4)	</span><span class="cm">/* Suspend interrupt request */</span><span class="cp"></span>
<span class="cp">#define UDCCR_SRM	(1 &lt;&lt; 5)	</span><span class="cm">/* Suspend/resume interrupt mask */</span><span class="cp"></span>
<span class="cp">#define UDCCR_RSTIR	(1 &lt;&lt; 6)	</span><span class="cm">/* Reset interrupt request */</span><span class="cp"></span>
<span class="cp">#define UDCCR_REM	(1 &lt;&lt; 7)	</span><span class="cm">/* Reset interrupt mask */</span><span class="cp"></span>

<span class="cp">#define UDCCS0_OPR	(1 &lt;&lt; 0)	</span><span class="cm">/* OUT packet ready */</span><span class="cp"></span>
<span class="cp">#define UDCCS0_IPR	(1 &lt;&lt; 1)	</span><span class="cm">/* IN packet ready */</span><span class="cp"></span>
<span class="cp">#define UDCCS0_FTF	(1 &lt;&lt; 2)	</span><span class="cm">/* Flush Tx FIFO */</span><span class="cp"></span>
<span class="cp">#define UDCCS0_DRWF	(1 &lt;&lt; 3)	</span><span class="cm">/* Device remote wakeup feature */</span><span class="cp"></span>
<span class="cp">#define UDCCS0_SST	(1 &lt;&lt; 4)	</span><span class="cm">/* Sent stall */</span><span class="cp"></span>
<span class="cp">#define UDCCS0_FST	(1 &lt;&lt; 5)	</span><span class="cm">/* Force stall */</span><span class="cp"></span>
<span class="cp">#define UDCCS0_RNE	(1 &lt;&lt; 6)	</span><span class="cm">/* Receive FIFO no empty */</span><span class="cp"></span>
<span class="cp">#define UDCCS0_SA	(1 &lt;&lt; 7)	</span><span class="cm">/* Setup active */</span><span class="cp"></span>

<span class="cp">#define UDCCS_BI_TFS	(1 &lt;&lt; 0)	</span><span class="cm">/* Transmit FIFO service */</span><span class="cp"></span>
<span class="cp">#define UDCCS_BI_TPC	(1 &lt;&lt; 1)	</span><span class="cm">/* Transmit packet complete */</span><span class="cp"></span>
<span class="cp">#define UDCCS_BI_FTF	(1 &lt;&lt; 2)	</span><span class="cm">/* Flush Tx FIFO */</span><span class="cp"></span>
<span class="cp">#define UDCCS_BI_TUR	(1 &lt;&lt; 3)	</span><span class="cm">/* Transmit FIFO underrun */</span><span class="cp"></span>
<span class="cp">#define UDCCS_BI_SST	(1 &lt;&lt; 4)	</span><span class="cm">/* Sent stall */</span><span class="cp"></span>
<span class="cp">#define UDCCS_BI_FST	(1 &lt;&lt; 5)	</span><span class="cm">/* Force stall */</span><span class="cp"></span>
<span class="cp">#define UDCCS_BI_TSP	(1 &lt;&lt; 7)	</span><span class="cm">/* Transmit short packet */</span><span class="cp"></span>

<span class="cp">#define UDCCS_BO_RFS	(1 &lt;&lt; 0)	</span><span class="cm">/* Receive FIFO service */</span><span class="cp"></span>
<span class="cp">#define UDCCS_BO_RPC	(1 &lt;&lt; 1)	</span><span class="cm">/* Receive packet complete */</span><span class="cp"></span>
<span class="cp">#define UDCCS_BO_DME	(1 &lt;&lt; 3)	</span><span class="cm">/* DMA enable */</span><span class="cp"></span>
<span class="cp">#define UDCCS_BO_SST	(1 &lt;&lt; 4)	</span><span class="cm">/* Sent stall */</span><span class="cp"></span>
<span class="cp">#define UDCCS_BO_FST	(1 &lt;&lt; 5)	</span><span class="cm">/* Force stall */</span><span class="cp"></span>
<span class="cp">#define UDCCS_BO_RNE	(1 &lt;&lt; 6)	</span><span class="cm">/* Receive FIFO not empty */</span><span class="cp"></span>
<span class="cp">#define UDCCS_BO_RSP	(1 &lt;&lt; 7)	</span><span class="cm">/* Receive short packet */</span><span class="cp"></span>

<span class="cp">#define UDCCS_II_TFS	(1 &lt;&lt; 0)	</span><span class="cm">/* Transmit FIFO service */</span><span class="cp"></span>
<span class="cp">#define UDCCS_II_TPC	(1 &lt;&lt; 1)	</span><span class="cm">/* Transmit packet complete */</span><span class="cp"></span>
<span class="cp">#define UDCCS_II_FTF	(1 &lt;&lt; 2)	</span><span class="cm">/* Flush Tx FIFO */</span><span class="cp"></span>
<span class="cp">#define UDCCS_II_TUR	(1 &lt;&lt; 3)	</span><span class="cm">/* Transmit FIFO underrun */</span><span class="cp"></span>
<span class="cp">#define UDCCS_II_TSP	(1 &lt;&lt; 7)	</span><span class="cm">/* Transmit short packet */</span><span class="cp"></span>

<span class="cp">#define UDCCS_IO_RFS	(1 &lt;&lt; 0)	</span><span class="cm">/* Receive FIFO service */</span><span class="cp"></span>
<span class="cp">#define UDCCS_IO_RPC	(1 &lt;&lt; 1)	</span><span class="cm">/* Receive packet complete */</span><span class="cp"></span>
<span class="cp">#define UDCCS_IO_ROF	(1 &lt;&lt; 3)	</span><span class="cm">/* Receive overflow */</span><span class="cp"></span>
<span class="cp">#define UDCCS_IO_DME	(1 &lt;&lt; 3)	</span><span class="cm">/* DMA enable */</span><span class="cp"></span>
<span class="cp">#define UDCCS_IO_RNE	(1 &lt;&lt; 6)	</span><span class="cm">/* Receive FIFO not empty */</span><span class="cp"></span>
<span class="cp">#define UDCCS_IO_RSP	(1 &lt;&lt; 7)	</span><span class="cm">/* Receive short packet */</span><span class="cp"></span>

<span class="cp">#define UDCCS_INT_TFS	(1 &lt;&lt; 0)	</span><span class="cm">/* Transmit FIFO service */</span><span class="cp"></span>
<span class="cp">#define UDCCS_INT_TPC	(1 &lt;&lt; 1)	</span><span class="cm">/* Transmit packet complete */</span><span class="cp"></span>
<span class="cp">#define UDCCS_INT_FTF	(1 &lt;&lt; 2)	</span><span class="cm">/* Flush Tx FIFO */</span><span class="cp"></span>
<span class="cp">#define UDCCS_INT_TUR	(1 &lt;&lt; 3)	</span><span class="cm">/* Transmit FIFO underrun */</span><span class="cp"></span>
<span class="cp">#define UDCCS_INT_SST	(1 &lt;&lt; 4)	</span><span class="cm">/* Sent stall */</span><span class="cp"></span>
<span class="cp">#define UDCCS_INT_FST	(1 &lt;&lt; 5)	</span><span class="cm">/* Force stall */</span><span class="cp"></span>
<span class="cp">#define UDCCS_INT_TSP	(1 &lt;&lt; 7)	</span><span class="cm">/* Transmit short packet */</span><span class="cp"></span>

<span class="cp">#define UICR0_IM0	(1 &lt;&lt; 0)	</span><span class="cm">/* Interrupt mask ep 0 */</span><span class="cp"></span>
<span class="cp">#define UICR0_IM1	(1 &lt;&lt; 1)	</span><span class="cm">/* Interrupt mask ep 1 */</span><span class="cp"></span>
<span class="cp">#define UICR0_IM2	(1 &lt;&lt; 2)	</span><span class="cm">/* Interrupt mask ep 2 */</span><span class="cp"></span>
<span class="cp">#define UICR0_IM3	(1 &lt;&lt; 3)	</span><span class="cm">/* Interrupt mask ep 3 */</span><span class="cp"></span>
<span class="cp">#define UICR0_IM4	(1 &lt;&lt; 4)	</span><span class="cm">/* Interrupt mask ep 4 */</span><span class="cp"></span>
<span class="cp">#define UICR0_IM5	(1 &lt;&lt; 5)	</span><span class="cm">/* Interrupt mask ep 5 */</span><span class="cp"></span>
<span class="cp">#define UICR0_IM6	(1 &lt;&lt; 6)	</span><span class="cm">/* Interrupt mask ep 6 */</span><span class="cp"></span>
<span class="cp">#define UICR0_IM7	(1 &lt;&lt; 7)	</span><span class="cm">/* Interrupt mask ep 7 */</span><span class="cp"></span>

<span class="cp">#define UICR1_IM8	(1 &lt;&lt; 0)	</span><span class="cm">/* Interrupt mask ep 8 */</span><span class="cp"></span>
<span class="cp">#define UICR1_IM9	(1 &lt;&lt; 1)	</span><span class="cm">/* Interrupt mask ep 9 */</span><span class="cp"></span>
<span class="cp">#define UICR1_IM10	(1 &lt;&lt; 2)	</span><span class="cm">/* Interrupt mask ep 10 */</span><span class="cp"></span>
<span class="cp">#define UICR1_IM11	(1 &lt;&lt; 3)	</span><span class="cm">/* Interrupt mask ep 11 */</span><span class="cp"></span>
<span class="cp">#define UICR1_IM12	(1 &lt;&lt; 4)	</span><span class="cm">/* Interrupt mask ep 12 */</span><span class="cp"></span>
<span class="cp">#define UICR1_IM13	(1 &lt;&lt; 5)	</span><span class="cm">/* Interrupt mask ep 13 */</span><span class="cp"></span>
<span class="cp">#define UICR1_IM14	(1 &lt;&lt; 6)	</span><span class="cm">/* Interrupt mask ep 14 */</span><span class="cp"></span>
<span class="cp">#define UICR1_IM15	(1 &lt;&lt; 7)	</span><span class="cm">/* Interrupt mask ep 15 */</span><span class="cp"></span>

<span class="cp">#define USIR0_IR0	(1 &lt;&lt; 0)	</span><span class="cm">/* Interrupt request ep 0 */</span><span class="cp"></span>
<span class="cp">#define USIR0_IR1	(1 &lt;&lt; 1)	</span><span class="cm">/* Interrupt request ep 1 */</span><span class="cp"></span>
<span class="cp">#define USIR0_IR2	(1 &lt;&lt; 2)	</span><span class="cm">/* Interrupt request ep 2 */</span><span class="cp"></span>
<span class="cp">#define USIR0_IR3	(1 &lt;&lt; 3)	</span><span class="cm">/* Interrupt request ep 3 */</span><span class="cp"></span>
<span class="cp">#define USIR0_IR4	(1 &lt;&lt; 4)	</span><span class="cm">/* Interrupt request ep 4 */</span><span class="cp"></span>
<span class="cp">#define USIR0_IR5	(1 &lt;&lt; 5)	</span><span class="cm">/* Interrupt request ep 5 */</span><span class="cp"></span>
<span class="cp">#define USIR0_IR6	(1 &lt;&lt; 6)	</span><span class="cm">/* Interrupt request ep 6 */</span><span class="cp"></span>
<span class="cp">#define USIR0_IR7	(1 &lt;&lt; 7)	</span><span class="cm">/* Interrupt request ep 7 */</span><span class="cp"></span>

<span class="cp">#define USIR1_IR8	(1 &lt;&lt; 0)	</span><span class="cm">/* Interrupt request ep 8 */</span><span class="cp"></span>
<span class="cp">#define USIR1_IR9	(1 &lt;&lt; 1)	</span><span class="cm">/* Interrupt request ep 9 */</span><span class="cp"></span>
<span class="cp">#define USIR1_IR10	(1 &lt;&lt; 2)	</span><span class="cm">/* Interrupt request ep 10 */</span><span class="cp"></span>
<span class="cp">#define USIR1_IR11	(1 &lt;&lt; 3)	</span><span class="cm">/* Interrupt request ep 11 */</span><span class="cp"></span>
<span class="cp">#define USIR1_IR12	(1 &lt;&lt; 4)	</span><span class="cm">/* Interrupt request ep 12 */</span><span class="cp"></span>
<span class="cp">#define USIR1_IR13	(1 &lt;&lt; 5)	</span><span class="cm">/* Interrupt request ep 13 */</span><span class="cp"></span>
<span class="cp">#define USIR1_IR14	(1 &lt;&lt; 6)	</span><span class="cm">/* Interrupt request ep 14 */</span><span class="cp"></span>
<span class="cp">#define USIR1_IR15	(1 &lt;&lt; 7)	</span><span class="cm">/* Interrupt request ep 15 */</span><span class="cp"></span>

<span class="cp">#define DCMD_LENGTH	0x01fff		</span><span class="cm">/* length mask (max = 8K - 1) */</span><span class="cp"></span>

<span class="cm">/* &quot;fuse&quot; bits of IXP_EXP_CFG2 */</span>
<span class="cm">/* All IXP4xx CPUs */</span>
<span class="cp">#define IXP4XX_FEATURE_RCOMP		(1 &lt;&lt; 0)</span>
<span class="cp">#define IXP4XX_FEATURE_USB_DEVICE	(1 &lt;&lt; 1)</span>
<span class="cp">#define IXP4XX_FEATURE_HASH		(1 &lt;&lt; 2)</span>
<span class="cp">#define IXP4XX_FEATURE_AES		(1 &lt;&lt; 3)</span>
<span class="cp">#define IXP4XX_FEATURE_DES		(1 &lt;&lt; 4)</span>
<span class="cp">#define IXP4XX_FEATURE_HDLC		(1 &lt;&lt; 5)</span>
<span class="cp">#define IXP4XX_FEATURE_AAL		(1 &lt;&lt; 6)</span>
<span class="cp">#define IXP4XX_FEATURE_HSS		(1 &lt;&lt; 7)</span>
<span class="cp">#define IXP4XX_FEATURE_UTOPIA		(1 &lt;&lt; 8)</span>
<span class="cp">#define IXP4XX_FEATURE_NPEB_ETH0	(1 &lt;&lt; 9)</span>
<span class="cp">#define IXP4XX_FEATURE_NPEC_ETH		(1 &lt;&lt; 10)</span>
<span class="cp">#define IXP4XX_FEATURE_RESET_NPEA	(1 &lt;&lt; 11)</span>
<span class="cp">#define IXP4XX_FEATURE_RESET_NPEB	(1 &lt;&lt; 12)</span>
<span class="cp">#define IXP4XX_FEATURE_RESET_NPEC	(1 &lt;&lt; 13)</span>
<span class="cp">#define IXP4XX_FEATURE_PCI		(1 &lt;&lt; 14)</span>
<span class="cp">#define IXP4XX_FEATURE_UTOPIA_PHY_LIMIT	(3 &lt;&lt; 16)</span>
<span class="cp">#define IXP4XX_FEATURE_XSCALE_MAX_FREQ	(3 &lt;&lt; 22)</span>
<span class="cp">#define IXP42X_FEATURE_MASK		(IXP4XX_FEATURE_RCOMP            | \</span>
<span class="cp">					 IXP4XX_FEATURE_USB_DEVICE       | \</span>
<span class="cp">					 IXP4XX_FEATURE_HASH             | \</span>
<span class="cp">					 IXP4XX_FEATURE_AES              | \</span>
<span class="cp">					 IXP4XX_FEATURE_DES              | \</span>
<span class="cp">					 IXP4XX_FEATURE_HDLC             | \</span>
<span class="cp">					 IXP4XX_FEATURE_AAL              | \</span>
<span class="cp">					 IXP4XX_FEATURE_HSS              | \</span>
<span class="cp">					 IXP4XX_FEATURE_UTOPIA           | \</span>
<span class="cp">					 IXP4XX_FEATURE_NPEB_ETH0        | \</span>
<span class="cp">					 IXP4XX_FEATURE_NPEC_ETH         | \</span>
<span class="cp">					 IXP4XX_FEATURE_RESET_NPEA       | \</span>
<span class="cp">					 IXP4XX_FEATURE_RESET_NPEB       | \</span>
<span class="cp">					 IXP4XX_FEATURE_RESET_NPEC       | \</span>
<span class="cp">					 IXP4XX_FEATURE_PCI              | \</span>
<span class="cp">					 IXP4XX_FEATURE_UTOPIA_PHY_LIMIT | \</span>
<span class="cp">					 IXP4XX_FEATURE_XSCALE_MAX_FREQ)</span>


<span class="cm">/* IXP43x/46x CPUs */</span>
<span class="cp">#define IXP4XX_FEATURE_ECC_TIMESYNC	(1 &lt;&lt; 15)</span>
<span class="cp">#define IXP4XX_FEATURE_USB_HOST		(1 &lt;&lt; 18)</span>
<span class="cp">#define IXP4XX_FEATURE_NPEA_ETH		(1 &lt;&lt; 19)</span>
<span class="cp">#define IXP43X_FEATURE_MASK		(IXP42X_FEATURE_MASK             | \</span>
<span class="cp">					 IXP4XX_FEATURE_ECC_TIMESYNC     | \</span>
<span class="cp">					 IXP4XX_FEATURE_USB_HOST         | \</span>
<span class="cp">					 IXP4XX_FEATURE_NPEA_ETH)</span>

<span class="cm">/* IXP46x CPU (including IXP455) only */</span>
<span class="cp">#define IXP4XX_FEATURE_NPEB_ETH_1_TO_3	(1 &lt;&lt; 20)</span>
<span class="cp">#define IXP4XX_FEATURE_RSA		(1 &lt;&lt; 21)</span>
<span class="cp">#define IXP46X_FEATURE_MASK		(IXP43X_FEATURE_MASK             | \</span>
<span class="cp">					 IXP4XX_FEATURE_NPEB_ETH_1_TO_3  | \</span>
<span class="cp">					 IXP4XX_FEATURE_RSA)</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
