static void T_1 F_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = F_2 ( V_2 ) ;\r\nT_2 V_5 ;\r\nchar * V_6 = L_1 ;\r\nV_5 = F_3 ( V_4 -> V_7 + V_8 ) ;\r\nF_4 ( & V_2 -> V_9 , L_2 , V_10 , V_5 ) ;\r\nif ( ! V_5 )\r\nreturn;\r\nif ( F_5 ( V_5 , V_4 -> V_11 ) )\r\nV_6 = L_3 ;\r\nelse if ( F_6 ( V_5 , V_4 -> V_11 ) )\r\nV_6 = L_4 ;\r\nF_7 ( L_5 , V_6 ) ;\r\n}\r\nstatic void F_8 ( void )\r\n{\r\nF_9 ( V_12 | V_13 ,\r\nV_14 -> V_7 + V_15 ) ;\r\n}\r\nstatic void F_10 ( void )\r\n{\r\nasm volatile(\r\n".balign 32\n\t"\r\n" ldr r6, [%2, #" __stringify(AT91_SHDW_CR) "]\n\t"\r\n" str %1, [%0, #" __stringify(AT91_DDRSDRC_LPR) "]\n\t"\r\n" str %3, [%2, #" __stringify(AT91_SHDW_CR) "]\n\t"\r\n" b .\n\t"\r\n:\r\n: "r" (mpddrc_base),\r\n"r" cpu_to_le32(AT91_DDRSDRC_LPDDR2_PWOFF),\r\n"r" (at91_shdwc->at91_shdwc_base),\r\n"r" cpu_to_le32(AT91_SHDW_KEY | AT91_SHDW_SHDW)\r\n: "r0");\r\n}\r\nstatic T_2 F_11 ( struct V_1 * V_2 ,\r\nT_2 V_16 )\r\n{\r\nint V_17 ;\r\nint V_18 = F_12 ( V_19 ) - 1 ;\r\nunsigned long long V_20 ;\r\nunsigned long long V_21 = F_13 ( V_19 [ V_18 ] ) ;\r\nif ( V_16 > V_21 ) {\r\nF_14 ( & V_2 -> V_9 ,\r\nL_6 ,\r\nV_16 , V_21 ) ;\r\nreturn V_18 ;\r\n}\r\nfor ( V_17 = V_18 - 1 ; V_17 > 0 ; V_17 -- ) {\r\nV_20 = F_13 ( V_19 [ V_17 ] ) ;\r\nF_4 ( & V_2 -> V_9 , L_7 ,\r\nV_10 , V_17 , V_20 ) ;\r\nif ( V_16 > V_20 )\r\nbreak;\r\n}\r\nreturn V_17 + 1 ;\r\n}\r\nstatic T_2 F_15 ( struct V_1 * V_2 ,\r\nstruct V_22 * V_23 )\r\n{\r\nstruct V_22 * V_24 ;\r\nT_2 V_25 ;\r\nT_2 V_26 = 0 ;\r\nT_2 V_27 ;\r\nF_16 (np, cnp) {\r\nif ( F_17 ( V_24 , L_8 , & V_27 ) ) {\r\nF_14 ( & V_2 -> V_9 , L_9 ,\r\nV_24 -> V_28 ) ;\r\ncontinue;\r\n}\r\nV_25 = 1 << V_27 ;\r\nif ( ! ( V_25 & V_29 ) ) {\r\nF_14 ( & V_2 -> V_9 ,\r\nL_10 ,\r\nV_27 ) ;\r\ncontinue;\r\n}\r\nV_26 |= V_25 ;\r\nif ( F_18 ( V_24 , L_11 ) )\r\nV_26 |= F_19 ( V_27 ) ;\r\nF_4 ( & V_2 -> V_9 , L_12 ,\r\nV_10 , V_27 , V_26 ) ;\r\n}\r\nreturn V_26 ;\r\n}\r\nstatic void F_20 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = F_2 ( V_2 ) ;\r\nstruct V_22 * V_23 = V_2 -> V_9 . V_30 ;\r\nT_2 V_31 = 0 , V_32 , V_33 ;\r\nif ( ! V_23 ) {\r\nF_21 ( & V_2 -> V_9 , L_13 ) ;\r\nreturn;\r\n}\r\nif ( ! F_17 ( V_23 , L_14 , & V_32 ) )\r\nV_31 |= F_22 ( F_11 ( V_2 , V_32 ) ) ;\r\nif ( F_18 ( V_23 , L_15 ) )\r\nV_31 |= F_23 ( V_4 -> V_11 ) ;\r\nF_4 ( & V_2 -> V_9 , L_16 , V_10 , V_31 ) ;\r\nF_9 ( V_31 , V_4 -> V_7 + V_34 ) ;\r\nV_33 = F_15 ( V_2 , V_23 ) ;\r\nF_9 ( V_33 , V_4 -> V_7 + V_35 ) ;\r\n}\r\nstatic int T_1 F_24 ( struct V_1 * V_2 )\r\n{\r\nstruct V_36 * V_37 ;\r\nconst struct V_38 * V_39 ;\r\nstruct V_22 * V_23 ;\r\nT_2 V_40 ;\r\nint V_41 ;\r\nif ( ! V_2 -> V_9 . V_30 )\r\nreturn - V_42 ;\r\nV_14 = F_25 ( & V_2 -> V_9 , sizeof( * V_14 ) , V_43 ) ;\r\nif ( ! V_14 )\r\nreturn - V_44 ;\r\nF_26 ( V_2 , V_14 ) ;\r\nV_37 = F_27 ( V_2 , V_45 , 0 ) ;\r\nV_14 -> V_7 = F_28 ( & V_2 -> V_9 , V_37 ) ;\r\nif ( F_29 ( V_14 -> V_7 ) ) {\r\nF_21 ( & V_2 -> V_9 , L_17 ) ;\r\nreturn F_30 ( V_14 -> V_7 ) ;\r\n}\r\nV_39 = F_31 ( V_46 , V_2 -> V_9 . V_30 ) ;\r\nV_14 -> V_11 = (struct V_47 * ) ( V_39 -> V_48 ) ;\r\nV_49 = F_32 ( & V_2 -> V_9 , NULL ) ;\r\nif ( F_29 ( V_49 ) )\r\nreturn F_30 ( V_49 ) ;\r\nV_41 = F_33 ( V_49 ) ;\r\nif ( V_41 ) {\r\nF_21 ( & V_2 -> V_9 , L_18 ) ;\r\nreturn V_41 ;\r\n}\r\nF_1 ( V_2 ) ;\r\nF_20 ( V_2 ) ;\r\nV_50 = F_8 ;\r\nV_23 = F_34 ( NULL , NULL , L_19 ) ;\r\nif ( ! V_23 )\r\nreturn 0 ;\r\nV_51 = F_35 ( V_23 , 0 ) ;\r\nF_36 ( V_23 ) ;\r\nif ( ! V_51 )\r\nreturn 0 ;\r\nV_40 = F_3 ( V_51 + V_52 ) & V_53 ;\r\nif ( ( V_40 == V_54 ) ||\r\n( V_40 == V_55 ) )\r\nV_50 = F_10 ;\r\nelse\r\nF_37 ( V_51 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_3 F_38 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = F_2 ( V_2 ) ;\r\nif ( V_50 == F_8 ||\r\nV_50 == F_10 )\r\nV_50 = NULL ;\r\nF_9 ( 0 , V_4 -> V_7 + V_34 ) ;\r\nF_9 ( 0 , V_4 -> V_7 + V_35 ) ;\r\nF_39 ( V_49 ) ;\r\nreturn 0 ;\r\n}
