*********************************************************************************
Commit: c0ed723c173a04c856cb879dfcc4da41207501cc 
*********************************************************************************

[BoardPkg]

  Revert "[ADL-S]Updated uCode support for ADL S C0"
  
  This reverts commit 20a6b301d70b509d29e9582817fbb2eb0fff70c5.
  
  Change-Id: Ia06b68ae0f5bb9ba5042a312c4a3808b438f9f6a
  Original commit hash: 427a9a9e7f278d50a2a3c8bbfc95e425ac17261b
  
  AlderLakeBoardPkg/BoardPkg.fdf

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
*********************************************************************************
Commit: e31e4c8dfcdb74b9c8675906d1b7d506d942d8c8 
*********************************************************************************

[SiliconPkg]

  [ise][15010988887][ADL-S ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Adaptive VCC DLL flow
  
  [Feature Description]
  Adaptive VCC DLL flow instead of the static table.
  
  [Resolution]
  Adaptive VCC DLL flow
  
  Use the original VCCDLL target table
  1. VCCDLL target = Initial VCCDLL target - 25MV
  2. Run BeSelCal, InitDCC, DwSelCal2, Locl All DLL
  3. Check the MDLL Lock status
  4. If not locked, increase the VCCDLL target by 25MV and to back to step 2.
  5. If locked and the guardband is met, continue.
  
  [Impacted Area]
  VccDll
  
  [Register Impacted]
  PHY
  
  Hsd-es-id: 15010988887
  Change-Id: Ie705a2813ee5664bfbdda9ea431616a7af4473fe
  Original commit hash: 74d35f3ebf683c3549f208839490b2d735ea7ed7
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 955f7d38bcdb6f762030fcf2377a79b655be1fc8 
*********************************************************************************

[BoardPkg], [ASL]

  RaptorLake: [BIOS RCR] Request to add new HWID for ICCWDT device for RPL platform
  
  Hsd-es-id: 15010486392
  Change-Id: I6ebe38f8bff6207c4380abfe0b443b5bb5655390
  Original commit hash: 46bb893437312356935b9f6dd510416463f5b437
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcDev.asl
  AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/LPC_DEV.ASL
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 6a07f87add4405a45228738243ba2b77ff13726f 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  [ADL/RPL] external release code should have no Me Sps related code
  
  ME SPS code put under the PcdSpsEnable PCD that is defined as TRUE only for the projects supporting SPS FW
  
  Hsd-es-id: 18021070399
  Change-Id: I033e8da11eebf012bef7c5e20a34ac1bf705c3e5
  Original commit hash: 616872f15af288c4a1426bdacac991aab21f9aea
  
  AlderLakeBoardPkg/Policy/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdateLib.inf
  AlderLakeBoardPkg/Policy/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdateLibFsp.inf
  AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
  ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.inf
  ClientOneSiliconPkg/Include/Library/MeTypeLib.h
  ClientOneSiliconPkg/Include/Library/MeUtilsLib.h
  ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.inf
  ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLibNull/DxeAmtPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/Amt/Library/PeiAmtPolicyLib/PeiAmtPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/Mebx.inf
  ClientOneSiliconPkg/IpBlock/Amt/Sol/Dxe/SerialOverLan.inf
  ClientOneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.inf
  ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/HwAssetDxe.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/DxeMeLib.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeMePolicyLib/DxeMePolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeTypeLib/MeTypeLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeTypeLib/PeiDxeMeTypeLib.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsLib.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciPpiInit.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyCommonPeiLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/PeiMeLib.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyCommonLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/PeiDxeHeciInitLib.inf
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
  ClientOneSiliconPkg/IpBlock/Me/MeFwDowngrade/Dxe/MeFwDowngrade.inf
  ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosDxe.inf
  Features/Manageability/PsrFeaturePkg/PsrDxe/PlatformServiceRecord.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: e053bea355a1cd7dd68f7dc4a4bb5a9850e90614 
*********************************************************************************

[SiliconPkg]

  [ise][15010943165][RPL][LP5][Port from MTL]Read Leveling support for BG Mode
  
  [Issue/Feature Description]
  Due to hardware limitations read leveling cannot generate B2B traffic when in LP5 BG Mode
  ReadLeveling trainig requires B2B traffic and current CPGC setup will not work with MC BG Mode scheduler
  
  [Resolution]
  Map CPGC logical banks to different physical Bank Groups to ensure that bank transitions will iterate
  through Bank groups.
  Fix Read Leveling CPGC logical to physical bank mapping for BG mode to generate a unique pattern
  of reads to same/different bank groups. By doing this, this will create gaps between read bursts which will
  allow enough time for RecEn to toggle as expected.
  Read to Read same Rank TAT timing should be increased for BG mode in read leveling training
  to create gaps between read transactions to allow RecEn to toggle.
  
  [Impacted Platform]
  RPL bgmode
  
  Registers impacted: MC [ ] Phy [ ] Both [ ]
  
  Hsd-es-id: 15010943165
  Change-Id: I18f83ce1cb70e1ba977507f8bdd6cebc4192850a
  Original commit hash: 8aafa2b7df2d64cfbdc789d874335d8cd15f94d6
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: hardware

*********************************************************************************
Commit: d57b72034545b1ef54a4aee3b8816cfe9a4432ef 
*********************************************************************************

[SiliconPkg]

  AV1 decode failures due to Incorrect DFTRING hub bypass
  
  Hsd-es-id: 16016183216
  Change-Id: Ib08ba941d09da76e94cdaf0e1a42067c1ce5e3b3
  Original commit hash: eb7f3923ce399816f62b64fa3cd00048054ef13c
  
  AlderLakeFspPkg/AlderLakeFspPkg.dsc
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.inf
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Library/PeiGraphicsInitFruLib.h
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IgdRegs.h
  ClientOneSiliconPkg/Fru/AdlCpu/PeiLib.dsc
  ClientOneSiliconPkg/Include/Library/GraphicsInfoFruLib.h
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.inf
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: bba6db6163c79db00bce5d52835292f1b374fec3 
*********************************************************************************

[PlatformPkg]

  [ADL-N]: update reset GPIO pin for control logic1 for camera in BIOS default setting
  
  Due to RVP HW change, reset pin for control logic 1 is changed to A21.
  
  Hsd-es-id: 16016159765
  Change-Id: I0a7c55724193b7013565b8fc59ba8a860deac05f
  Original commit hash: bed3159c8c967fbbf2b7c68c245fd4049c3acbd0
  
  AlderLakePlatSamplePkg/Setup/MipiCameraAdlN.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 868884790ded406961ef5f5e3e049af96e216af4 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: Fix unsafe usage of external buffer
  
  It was found that memory copy used on an external buffer if used with
  malicious data could lead to a memory copy from SMRAM to outside buffer.
  This change negates that vulnerability and changes that only internal
  copy of the communication buffer will be used in SPI SMM handler code.
  This is a fix for CVE-2022-21198.
  
  Hsd-es-id: 18020908819
  Change-Id: I252c8029450eba48a068dbb8992206f696ecfe3d
  Original commit hash: 2e95cfba4a3a644a20ca6c238a1f96e95c3348db
  
  ClientOneSiliconPkg/IpBlock/Spi/Dxe/SpiSmmStub.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 3dbb0834a2a8da6f0e998479d5d83a3a2cbf3488 
*********************************************************************************

[CPU], [PCH], [SA]

  [RPL] Clean up MTL:Restricted relative code
  
  Remove MeteorLake relative code.
  
  Hsd-es-id: 15010855773
  Change-Id: I13058afaa4247eb8057901dd65bd2b1b47b72ef2
  Original commit hash: 0db6adcdd161352d44129609298a7f6dc3e60297
  
  ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
  ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchExtendedBiosDecodeRange.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
  ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
  ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInit.c
  ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: c5b86acc097954a55115ba4eac74ffaf821757eb 
*********************************************************************************

[SiliconPkg]

  [ISE][15010893361][MemoryInit]: Minior update according to CTE
  
  [Features/Issues]
  Some necessary changes detected by CTE.
  
  [Changes]
  1, restore lp_bank_mode from register.
  2, program GsmMctRCDW for Lp5.
  3, program GsmMctREFSbRd for Lp5 8Bank mode (and 16 bank mode).
  
  [Impacted]
  Phy
  
  Hsd-es-id: 15010893361
  Change-Id: I2d18ca732c886fb9d64bdfffe2bc0ad19ea65c23
  Original commit hash: 718d43e92867fbc4f51d399c540b68cd94757b05
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: NEC

*********************************************************************************
Commit: 2e0777109832a6b32dae62c9926ac3f3d3d9e2b4 
*********************************************************************************

[PlatformPkg]

  [RPL] Add some reserve bytes on SetupVariable.h for future extension
  
  In order to make sure the capsule update from ADLS to RPLS successfully,
  add 64 reserve bytes in CPU_SETUP and 256 reserve bytes in SA_SETUP for future extension.
  
  Hsd-es-id: 15010858504
  Change-Id: Iafeadd76777d9ca63d1d2982fee4ad5ea719953a
  Original commit hash: 444a90bc3a5daf544df7357804e3456d9eb5c856
  
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: future

*********************************************************************************
Commit: 02a0f1635b3178462361bfe09f43700559a70883 
*********************************************************************************

[CPU]

  RPL: Fix system reboot after every G3
  
  This patch is totally decoupling the FVM feature & IFWI Strap bit 19.
  For BIOS, don't rely on IFWI strap bit 19 for FVM feature control. BIOS
  can check the CPU type & IMVP version to decide whether should program
  the IccLimit (ignore IFWI strap bit19 value).
  
  With above change can avoid any reset caused by strap mismatch.
  
  Hsd-es-id: 1309629699
  Change-Id: I31adb3db80412e02ae5df83c82bbc36640065901
  Original commit hash: 3b9655eaa78e406bcc36a21bedbf96ef787d94c9
  
  ClientOneSiliconPkg/Cpu/IncludePrivate/Library/PeiCpuInitFruLib.h
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: strap

*********************************************************************************
Commit: 7aacb6ac793b447d20389fdd5ffd0e80dc752f40 
*********************************************************************************

[BoardPkg]

  AlderLakeBoardPkg: Remove InternalOnlyContent for MrcDqDqsSPD
  
  Rename RplPXXMapInternalOnly.dsc to RplPXXMap.dsc
  Remove InternalOnlyContent for MrcDqDqsSPD in AllStructPCD.dsc
  
  Hsd-es-id: 15010835168
  Change-Id: I5bea88d59d09c0655fa58b20881c0ad354036fa5
  Original commit hash: 4e50915c00341d82cf5bcdd8c96e90dd91a5c960
  
  AlderLakeBoardPkg/SBCVpdStructurePcd/AllStructPCD.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/RplPDqMap.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/RplPDqsMap.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/RplPSpdMap.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 1617b20556da1a512b3fcd50e6bc19200c25aaf5 
*********************************************************************************

[SiliconPkg]

  [ADL-S] 150W-8+8 IA TDC value doesn't meet the latest ADL VR spec
  -Updated IA TDC to 184A for 150W SKU as per VR Spec.
  
  Hsd-es-id: 15010851073
  Change-Id: Id6e5b6f65b46754606609e8d769fb00c8f1f2f31
  Original commit hash: c24cc6b63b8981bf203ba2b3cf74a1750648541d
  
  ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 00e8922e426b29031cad8711d3b093b4255f3569 
*********************************************************************************

[PlatformPkg]

  Enable Storage D3 hot option for desktop sku
  
  previously D3 Hot option for storage device is only
  available for mobile sku, now expose this option also
  for desktop sku
  
  Hsd-es-id: 15010842379
  Change-Id: Icbb74d2e7ac108aeae970bb277adb502d8fd7a8c
  Original commit hash: d8c557dd21100d256dd4804158323953c65da548
  
  AlderLakePlatSamplePkg/Setup/AcpiSetup.hfr
  AlderLakePlatSamplePkg/Setup/PlatformSetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: c6f134e4b4e10afe849576d3ebb15d72cf1bd8ba 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg]

  Revert "ClientOneSiliconPkg/Fru : BIOS ACPI code will suppress PCIe device 25-28, if they are not supported" due to bug HSD https://hsdes.intel.com/appstore/article/#/16015848312
  
  This reverts commit 46d312e0c1876293166b3d212dc180880aa0c934.
  
  Hsd-es-id: 16015848312
  Change-Id: Ibb28fcd6b0ffdcb4eeaccb884c72571ef1a56bd8
  Original commit hash: 850f0ba81db68ed4c5b98924a890d98cb11b8abb
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WwanFlash.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
  AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
  ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/PcieAdl.asl
  ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
  ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: c14bafc07c0dc688554e596a5d69409eae84203e 
*********************************************************************************

[PlatformPkg]

  Optimize binary size in BaseCpuInfoFruLib & PeiVrFruLib
  -- Isolate ADLS/ADLP/ADLN/ADLM/RPLP/RPLS relative code by checking Pcd.
  -- Correct Restricted tag for RPLP/RPLS
  
  Hsd-es-id: 15010739212
  Change-Id: I423458b9bba4b911d3c9f05e5ffd4f2ef0d04b30
  Original commit hash: 4266e89239157e834d11eb8e7101f5cd411c5286
  
  AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
  ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf
  ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: c1506bc9cef6002f22e4b0c0448033821991dd61 
*********************************************************************************

[SiliconPkg]

  [ISE][15010803605][MemoryInit] CTE updates
  
  [Changes]
  1. MultiCycCS changes for Gear4
  2. send nop cmd during ECT
  3. additional normalize to the lowest possible cycle for Ctl pi.
  4. set finestep to 2 for ddr5g2 in JWL
  5. set step to 16 for cvc
  6. new cacspitable for Lp5
  7. disable some tranings for CTE
  8. relax tWRWR_DG tWRWR_SG to tWRWR_MAX
  9. disable RDQS in Readleveling in CTE
  10. do not -3 on DecTcwl for DDR5 G4.
  11. enable safemode and safe config for CTE
  12. ScAdaptivePcit revert for DDR5
  13. Initial Wckpi for Lp5g4
  14. additional IORest after Jedec WCK training.
  
  [Impact]
  CTE
  
  Hsd-es-id: 15010803605
  Change-Id: I439c198ffca024b20dbcb940d3f37ec67cfaff6b
  Original commit hash: 1f6087324ded6c9ff22fdcaf07321c941e6fc11e
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: f0f142fd9973b87d5bf2fccdec0e9ef4fb4dbb5a 
*********************************************************************************

[PlatformPkg]

  Revert "Enable Storage D3 hot option for desktop sku"
  
  This reverts commit 920e1b8eaa258c9beec443711728bcd224c2cb33.
  
  Change-Id: I21a571921f0861b8049a7d413abab2140fdd96e5
  Original commit hash: f391a30beb8f84f2e88084fd66b7478c132af0b5
  
  AlderLakePlatSamplePkg/Setup/AcpiSetup.hfr
  AlderLakePlatSamplePkg/Setup/PlatformSetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: f9d35e12146dc77bbf1092a50ae7c0a12a221ef2 
*********************************************************************************

[SiliconPkg]

  Revert "Fru/AdlPch: External release BIOS code is wrong on HDA and PCH"
  
  This reverts commit b3f9a2fd39881b5b2fe65502089915cf9fe2fda5.
  
  Sun Apr 3 10:00:53 2022 +0800
  Original commit hash: d3fc2f30869ce4837a3ca89638ff37e4f76a8b58
  
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HdaSocLib/HdaSocLib.c
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSmbus.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: dea861816b2fa2f4ef8b70445de090b982100f7c 
*********************************************************************************

[CPU]

  Revert "RPL: Fix system reboot after every G3"
  
  This reverts commit 581f1bc6f49596c74b5bcda410b4e3bfbd14c8ab.
  
  Sun Apr 3 10:00:42 2022 +0800
  Original commit hash: 116cdf7d50ea008b6b788f20993b6e2e2d1a08e4
  
  ClientOneSiliconPkg/Cpu/IncludePrivate/Library/PeiCpuInitFruLib.h
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: e22f9f01e54bfbae1624c8d95455371d3bc9b585 
*********************************************************************************

[PlatformPkg]

  Revert "[RPL-S] Usb4HcMem: Fix an issue about NULL pointer"
  
  This reverts commit 5d97b618133e247350d649202c5f399110bbef43.
  
  Sun Apr 3 10:00:18 2022 +0800
  Original commit hash: b9aa910e341667a51b565137e43aee3a154af3fb
  
  AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HrSrvLib/Usb4HcMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 1a9b3e4011c8fb43fe3e74fc22f3af73364e3ab7 
*********************************************************************************

[BoardPkg]

  Revert "[RPL-S]Add uCode support for RPL - B0 0x103"
  
  This reverts commit b3df8601dea56aec083a202fd0101b3044f32557.
  
  Sun Apr 3 10:00:02 2022 +0800
  Original commit hash: 6a8788af0e534a21e809d1ab050d3627a0558b2d
  
  AlderLakeBoardPkg/BoardPkg.fdf

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
################################################################################

Report Summary: Backstop found 23 suspect commits for review 

Warnings Found:
  Commit: c0ed723    --Commit Message Contains Key Word: revert
  Commit: e31e4c8    --Commit Message Contains Key Word: step
  Commit: 955f7d3    --Commit Message Contains Key Word: HW
  Commit: 6a07f87    --Commit Message Contains Key Word: HW
  Commit: e053bea    --Commit Message Contains Key Word: hardware
  Commit: d57b720    --Commit Message Contains Key Word: bypass
  Commit: bba6db6    --Commit Message Contains Key Word: HW
  Commit: 8688847    --Commit Message Contains Key Word: internal
  Commit: 3dbb083    --Commit Message Contains Key Word: restricted
  Commit: c5b86ac    --Commit Message Contains Oem: NEC
  Commit: 2e07771    --Commit Message Contains Key Word: future
  Commit: 02a0f16    --Commit Message Contains Key Word: strap
  Commit: 7aacb6a    --Commit Message Contains Key Word: internal
  Commit: 1617b20    --Commit Message Contains Key Word: sku
  Commit: 00e8922    --Commit Message Contains Key Word: sku
  Commit: c6f134e    --Commit Message Contains Key Word: http
  Commit: c6f134e    --Commit Message Contains Key Word: revert
  Commit: c14bafc    --Commit Message Contains Key Word: restricted
  Commit: c1506bc    --Commit Message Contains Key Word: step
  Commit: c1506bc    --Commit Message Contains Key Word: revert
  Commit: f0f142f    --Commit Message Contains Key Word: revert
  Commit: f0f142f    --Commit Message Contains Key Word: sku
  Commit: f9d35e1    --Commit Message Contains Key Word: revert
  Commit: dea8618    --Commit Message Contains Key Word: revert
  Commit: e22f9f0    --Commit Message Contains Key Word: revert
  Commit: 1a9b3e4    --Commit Message Contains Key Word: revert
