INFO-FLOW: Workspace /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1 opened at Wed Sep 04 19:37:23 PDT 2024
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute     set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 15.68 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.31 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 16.02 sec.
Execute     create_clock -period 3.3 
INFO: [HLS 200-1510] Running: create_clock -period 3.3 
Execute       ap_set_clock -name default -period 3.3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 453.605 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp as C++
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp -foptimization-record-file=/home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_isp_accel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I../../../../../overlays/Vitis_Libraries/vision//L1/include -I./build -I./. -D__SDSVHLS__ -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_isp_accel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_isp_accel.cpp.clang.out.log 2> /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_isp_accel.cpp.clang.err.log 
Command         ap_eval done; 3.36 sec.
INFO-FLOW: Done: GCC PP 39 time: 3.4 seconds per iteration
Execute         set_directive_top ISPPipeline_accel -name=ISPPipeline_accel 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_isp_accel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/clang.out.log 2> /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/clang.err.log 
Command         ap_eval done; 6.74 sec.
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:711:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:716:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:721:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:726:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:731:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:736:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:741:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:746:9)
WARNING: [HLS 207-5527] 'factor' in '#pragma HLS array_reshape' is ignored (../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:759:47)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:463:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:464:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:245:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:250:9)
WARNING: [HLS 207-5529] extra token before variable expression is ignored (../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:411:33)
WARNING: [HLS 207-5529] extra token before variable expression is ignored (../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:412:33)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_isp_accel.pp.0.cpp std=c++0x -target fpga  -directive=/home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/.systemc_flag -fix-errors /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_isp_accel.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 7.14 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_isp_accel.pp.0.cpp std=c++0x -target fpga  -directive=/home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/all.directive.json -fix-errors /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_isp_accel.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 6.75 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_isp_accel.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_isp_accel.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 7.61 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 14.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_isp_accel.pp.0.cpp std=c++0x -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_isp_accel.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_isp_accel.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_isp_accel.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_isp_accel.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 12.99 sec.
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 14.75 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_isp_accel.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_isp_accel.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_isp_accel.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_isp_accel.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 6.57 sec.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:359:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:225:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 2 ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_isp_accel.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_isp_accel.pp.0.cpp -I../../../../../overlays/Vitis_Libraries/vision//L1/include -I./build -I./. -D__SDSVHLS__ -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_isp_accel.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_isp_accel.pp.0.cpp.clang.out.log 2> /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_isp_accel.pp.0.cpp.clang.err.log 
Command         ap_eval done; 6.77 sec.
WARNING: [HLS 207-4074] variable templates are a C++14 extension (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:97:45)
WARNING: [HLS 207-4074] variable templates are a C++14 extension (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:107:23)
WARNING: [HLS 207-5292] unused parameter 'src' (../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:517:30)
WARNING: [HLS 207-5292] unused parameter '_data' (../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:528:30)
WARNING: [HLS 207-5292] unused parameter 'index' (../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:541:14)
WARNING: [HLS 207-5292] unused parameter 'index' (../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:552:20)
WARNING: [HLS 207-5292] unused parameter 'dst' (../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:785:101)
WARNING: [HLS 207-5292] unused parameter 'stride' (../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:1043:41)
WARNING: [HLS 207-5292] unused parameter 'index' (../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:1232:102)
WARNING: [HLS 207-5292] unused parameter 'stride' (../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:1294:41)
WARNING: [HLS 207-5292] unused parameter 'index' (../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:1538:34)
WARNING: [HLS 207-5292] unused parameter 'in_val' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:39:23)
WARNING: [HLS 207-5292] unused parameter 'in_val' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:36:22)
WARNING: [HLS 207-5292] unused parameter 'thresh' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:71:32)
WARNING: [HLS 207-5292] unused parameter 'outputMin' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:272:35)
WARNING: [HLS 207-5292] unused parameter 'outputMax' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:273:35)
WARNING: [HLS 207-5292] unused parameter 'p' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:415:31)
WARNING: [HLS 207-5292] unused parameter 'outputMin' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:418:31)
WARNING: [HLS 207-5292] unused parameter 'outputMax' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:419:31)
WARNING: [HLS 207-5292] unused parameter 'in_val' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:33:18)
WARNING: [HLS 207-5292] unused parameter 'in_val' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_lensshadingcorrection.hpp:29:22)
WARNING: [HLS 207-5292] unused parameter 'in_val' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:87:22)
WARNING: [HLS 207-5292] unused parameter 'in_val' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:30:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bgr2hsv.hpp:147:43)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bgr2hsv.hpp:148:43)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bgr2hsv.hpp:149:46)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bgr2hsv.hpp:150:46)
WARNING: [HLS 207-5292] unused parameter 'in_val' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_aec.hpp:32:22)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 54.47 seconds. CPU system time: 2.07 seconds. Elapsed time: 61.74 seconds; current allocated memory: 484.516 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.0.bc -args  "/home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_isp_accel.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_isp_accel.g.bc -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.0.bc > /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command           ap_eval done; 0.3 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.3 sec.
Execute         run_link_or_opt -opt -out /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -args /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.1.lower.bc > /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command           ap_eval done; 1.52 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.52 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -args /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.2.m1.bc > /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 3.18 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.18 sec.
Execute         run_link_or_opt -opt -out /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=ISPPipeline_accel -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=ISPPipeline_accel -reflow-float-conversion -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc > /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 1.19 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.19 sec.
Execute         run_link_or_opt -out /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -args /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.4.m2.bc > /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.33 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.33 sec.
Execute         run_link_or_opt -opt -out /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=ISPPipeline_accel 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=ISPPipeline_accel -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc > /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.27 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.27 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
Execute         get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=ISPPipeline_accel -mllvm -hls-db-dir -mllvm /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 5.14 sec.
WARNING: [HLS 214-273] In function 'xf::cv::Mat<13, 1080, 1920, 1, 2>::Mat(int, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:670:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<17, 1080, 1920, 1, 2>::Mat(int, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:670:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<9, 1080, 1920, 1, 2>::Mat(int, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:670:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<1, 1080, 1920, 1, 2>::Mat(int, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:670:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<1, 1080, 1920, 1, 2>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:605:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<9, 1080, 1920, 1, 2>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:605:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<17, 1080, 1920, 1, 2>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:605:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<13, 1080, 1920, 1, 2>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:605:0)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<13, 1080, 1920, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<13, 1080, 1920, 1, 2>::Mat(int, int)' (../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:675:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<17, 1080, 1920, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<17, 1080, 1920, 1, 2>::Mat(int, int)' (../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:675:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<9, 1080, 1920, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<9, 1080, 1920, 1, 2>::Mat(int, int)' (../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:675:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<1, 1080, 1920, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<1, 1080, 1920, 1, 2>::Mat(int, int)' (../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:675:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<17, 1080, 1920, 1, 2>::Mat(int, int)' into 'void fifo_awb<17, 17, 1080, 1920, 1>(xf::cv::Mat<17, 1080, 1920, 1, 2>&, xf::cv::Mat<17, 1080, 1920, 1, 2>&, unsigned int (*) [1024], unsigned int (*) [1024], int*, int*, unsigned short, unsigned short, float)' (../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:217:46)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<13, 1080, 1920, 1, 2>::Mat(int, int)' into 'ISPpipeline(hls::stream<hls::axis<ap_uint<16>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short, unsigned short, unsigned int (*) [1024], unsigned int (*) [1024], int*, int*, unsigned short, unsigned short, unsigned char*, unsigned char, unsigned short)' (../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:346:46)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<13, 1080, 1920, 1, 2>::Mat(int, int)' into 'ISPpipeline(hls::stream<hls::axis<ap_uint<16>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short, unsigned short, unsigned int (*) [1024], unsigned int (*) [1024], int*, int*, unsigned short, unsigned short, unsigned char*, unsigned char, unsigned short)' (../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:347:49)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<13, 1080, 1920, 1, 2>::Mat(int, int)' into 'ISPpipeline(hls::stream<hls::axis<ap_uint<16>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short, unsigned short, unsigned int (*) [1024], unsigned int (*) [1024], int*, int*, unsigned short, unsigned short, unsigned char*, unsigned char, unsigned short)' (../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:348:49)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<13, 1080, 1920, 1, 2>::Mat(int, int)' into 'ISPpipeline(hls::stream<hls::axis<ap_uint<16>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short, unsigned short, unsigned int (*) [1024], unsigned int (*) [1024], int*, int*, unsigned short, unsigned short, unsigned char*, unsigned char, unsigned short)' (../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:349:49)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<17, 1080, 1920, 1, 2>::Mat(int, int)' into 'ISPpipeline(hls::stream<hls::axis<ap_uint<16>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short, unsigned short, unsigned int (*) [1024], unsigned int (*) [1024], int*, int*, unsigned short, unsigned short, unsigned char*, unsigned char, unsigned short)' (../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:350:49)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<17, 1080, 1920, 1, 2>::Mat(int, int)' into 'ISPpipeline(hls::stream<hls::axis<ap_uint<16>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short, unsigned short, unsigned int (*) [1024], unsigned int (*) [1024], int*, int*, unsigned short, unsigned short, unsigned char*, unsigned char, unsigned short)' (../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:351:49)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<17, 1080, 1920, 1, 2>::Mat(int, int)' into 'ISPpipeline(hls::stream<hls::axis<ap_uint<16>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short, unsigned short, unsigned int (*) [1024], unsigned int (*) [1024], int*, int*, unsigned short, unsigned short, unsigned char*, unsigned char, unsigned short)' (../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:352:49)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<17, 1080, 1920, 1, 2>::Mat(int, int)' into 'ISPpipeline(hls::stream<hls::axis<ap_uint<16>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short, unsigned short, unsigned int (*) [1024], unsigned int (*) [1024], int*, int*, unsigned short, unsigned short, unsigned char*, unsigned char, unsigned short)' (../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:353:49)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<9, 1080, 1920, 1, 2>::Mat(int, int)' into 'ISPpipeline(hls::stream<hls::axis<ap_uint<16>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short, unsigned short, unsigned int (*) [1024], unsigned int (*) [1024], int*, int*, unsigned short, unsigned short, unsigned char*, unsigned char, unsigned short)' (../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:354:48)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<9, 1080, 1920, 1, 2>::Mat(int, int)' into 'ISPpipeline(hls::stream<hls::axis<ap_uint<16>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short, unsigned short, unsigned int (*) [1024], unsigned int (*) [1024], int*, int*, unsigned short, unsigned short, unsigned char*, unsigned char, unsigned short)' (../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:355:48)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<1, 1080, 1920, 1, 2>::Mat(int, int)' into 'ISPpipeline(hls::stream<hls::axis<ap_uint<16>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short, unsigned short, unsigned int (*) [1024], unsigned int (*) [1024], int*, int*, unsigned short, unsigned short, unsigned char*, unsigned char, unsigned short)' (../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:356:49)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_147_1' is marked as complete unroll implied by the pipeline pragma (../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:147:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_148_2' is marked as complete unroll implied by the pipeline pragma (../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:148:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_83_4' is marked as complete unroll implied by the pipeline pragma (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:83:30)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:181:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_185_6' is marked as complete unroll implied by the pipeline pragma (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:185:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_190_7' is marked as complete unroll implied by the pipeline pragma (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:190:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_115_2' is marked as complete unroll implied by the pipeline pragma (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:115:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_119_3' is marked as complete unroll implied by the pipeline pragma (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:119:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_254_21' is marked as complete unroll implied by the pipeline pragma (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:254:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_390_5' is marked as complete unroll implied by the pipeline pragma (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:390:31)
INFO: [HLS 214-291] Loop 'MERGE_HIST_CH_UNROLL' is marked as complete unroll implied by the pipeline pragma (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:589:9)
INFO: [HLS 214-291] Loop 'MERGE_HIST_NPPC_UNROLL' is marked as complete unroll implied by the pipeline pragma (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:597:13)
INFO: [HLS 214-291] Loop 'PLANES_LOOP' is marked as complete unroll implied by the pipeline pragma (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:530:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_478_1' is marked as complete unroll implied by the pipeline pragma (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:478:20)
INFO: [HLS 214-291] Loop 'INITIALIZE' is marked as complete unroll implied by the pipeline pragma (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:451:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_322_2' is marked as complete unroll implied by the pipeline pragma (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:322:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_358_3' is marked as complete unroll implied by the pipeline pragma (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:358:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_363_4' is marked as complete unroll implied by the pipeline pragma (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:363:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_364_5' is marked as complete unroll implied by the pipeline pragma (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:364:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_365_6' is marked as complete unroll implied by the pipeline pragma (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:365:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_392_8' is marked as complete unroll implied by the pipeline pragma (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:392:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_381_7' is marked as complete unroll implied by the pipeline pragma (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:381:35)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:410:49)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_412_9' is marked as complete unroll implied by the pipeline pragma (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:412:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_429_10' is marked as complete unroll implied by the pipeline pragma (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:429:32)
INFO: [HLS 214-291] Loop 'ProcLoop' is marked as complete unroll implied by the pipeline pragma (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:97:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_100_2' is marked as complete unroll implied by the pipeline pragma (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:100:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:147:31) in function 'ColorMat2AXIvideo<9, 1080, 1920, 1>' completely with a factor of 1 (../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:100:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_2' (../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:148:35) in function 'ColorMat2AXIvideo<9, 1080, 1920, 1>' completely with a factor of 3 (../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:100:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_4' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:83:30) in function 'xf::cv::xFGAMMAKernel<9, 1080, 1920, 3, 15, 1, 9, 9, 1920>' completely with a factor of 3 (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:181:34) in function 'xf::cv::xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1>' completely with a factor of 3 (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:181:34) in function 'xf::cv::xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1>' completely with a factor of 1 (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_185_6' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:185:20) in function 'xf::cv::xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1>' completely with a factor of 1 (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_190_7' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:190:20) in function 'xf::cv::xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1>' completely with a factor of 3 (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_4' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:150:20) in function 'xf::cv::xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1>' completely with a factor of 3 (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_154_5' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:154:20) in function 'xf::cv::xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1>' completely with a factor of 1 (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_115_2' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:115:20) in function 'xf::cv::xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1>' completely with a factor of 1 (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_3' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:119:20) in function 'xf::cv::xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1>' completely with a factor of 3 (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_254_21' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:254:32) in function 'xf::cv::xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>' completely with a factor of 1 (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:130:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_390_5' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:390:31) in function 'xf::cv::AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>' completely with a factor of 3 (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'MERGE_HIST_CH_UNROLL' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:589:9) in function 'xf::cv::AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>' completely with a factor of 3 (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:419:0)
INFO: [HLS 214-186] Unrolling loop 'MERGE_HIST_NPPC_UNROLL' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:597:13) in function 'xf::cv::AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>' completely with a factor of 1 (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:419:0)
INFO: [HLS 214-186] Unrolling loop 'END_HIST_LOOP' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:568:5) in function 'xf::cv::AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>' completely with a factor of 3 (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:419:0)
WARNING: [HLS 214-327] Dependence pragma in loop 'PLANES_LOOP' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:530:13) is removed because the loop is unrolled completely (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:532:9)
WARNING: [HLS 214-327] Dependence pragma in loop 'PLANES_LOOP' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:530:13) is removed because the loop is unrolled completely (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:533:9)
INFO: [HLS 214-186] Unrolling loop 'PLANES_LOOP' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:530:13) in function 'xf::cv::AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>' completely with a factor of 3 (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:419:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_478_1' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:478:20) in function 'xf::cv::AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>' completely with a factor of 3 (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:419:0)
INFO: [HLS 214-186] Unrolling loop 'INITIALIZE' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:451:9) in function 'xf::cv::AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>' completely with a factor of 3 (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:419:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_322_2' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:322:20) in function 'xf::cv::demosaicing<3, 13, 17, 1080, 1920, 1, false>' completely with a factor of 3 (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:221:0)
INFO: [HLS 214-186] Unrolling loop 'Datafill' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:330:9) in function 'xf::cv::demosaicing<3, 13, 17, 1080, 1920, 1, false>' completely with a factor of 2 (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:221:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_358_3' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:358:31) in function 'xf::cv::demosaicing<3, 13, 17, 1080, 1920, 1, false>' completely with a factor of 1 (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:221:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_363_4' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:363:31) in function 'xf::cv::demosaicing<3, 13, 17, 1080, 1920, 1, false>' completely with a factor of 5 (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:221:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_364_5' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:364:35) in function 'xf::cv::demosaicing<3, 13, 17, 1080, 1920, 1, false>' completely with a factor of 1 (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:221:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_365_6' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:365:39) in function 'xf::cv::demosaicing<3, 13, 17, 1080, 1920, 1, false>' completely with a factor of 4 (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:221:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_392_8' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:392:35) in function 'xf::cv::demosaicing<3, 13, 17, 1080, 1920, 1, false>' completely with a factor of 1 (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:221:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_381_7' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:381:35) in function 'xf::cv::demosaicing<3, 13, 17, 1080, 1920, 1, false>' completely with a factor of 1 (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:221:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:410:49) in function 'xf::cv::demosaicing<3, 13, 17, 1080, 1920, 1, false>' completely with a factor of 1 (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:221:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_412_9' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:412:31) in function 'xf::cv::demosaicing<3, 13, 17, 1080, 1920, 1, false>' completely with a factor of 1 (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:221:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_429_10' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:429:32) in function 'xf::cv::demosaicing<3, 13, 17, 1080, 1920, 1, false>' completely with a factor of 1 (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:221:0)
INFO: [HLS 214-186] Unrolling loop 'ProcLoop' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:97:13) in function 'xf::cv::gaincontrolkernel<3, 13, 1080, 1920, 1, 1, 17, 17, 3, 3, 1920>' completely with a factor of 1 (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:78:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_100_2' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:100:27) in function 'xf::cv::blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>' completely with a factor of 1 (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:71:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<13, 1080, 1920, 1, 2>::write<2, (void*)0>(int, ap_uint<10>)' into 'void AXIVideo2BayerMat<13, 1080, 1920, 1>(hls::stream<hls::axis<ap_uint<16>, 1ul, 1ul, 1ul>, 0>&, xf::cv::Mat<13, 1080, 1920, 1, 2>&)' (../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<10> xf::cv::Mat<13, 1080, 1920, 1, 2>::read<2, (void*)0>(int)' into 'void xf::cv::blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>(xf::cv::Mat<13, 1080, 1920, 1, 2>&, xf::cv::Mat<13, 1080, 1920, 1, 2>&, DataType<13, 1>::cname, float)' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:71:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<10> xf_satcast_bl<ap_uint<10> >(int)' into 'void xf::cv::blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>(xf::cv::Mat<13, 1080, 1920, 1, 2>&, xf::cv::Mat<13, 1080, 1920, 1, 2>&, DataType<13, 1>::cname, float)' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:71:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<13, 1080, 1920, 1, 2>::write<2, (void*)0>(int, ap_uint<10>)' into 'void xf::cv::blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>(xf::cv::Mat<13, 1080, 1920, 1, 2>&, xf::cv::Mat<13, 1080, 1920, 1, 2>&, DataType<13, 1>::cname, float)' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:71:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<10> xf::cv::Mat<13, 1080, 1920, 1, 2>::read<2, (void*)0>(int)' into 'void xf::cv::gaincontrolkernel<3, 13, 1080, 1920, 1, 1, 17, 17, 3, 3, 1920>(xf::cv::Mat<13, 1080, 1920, 1, 2>&, xf::cv::Mat<13, 1080, 1920, 1, 2>&, unsigned short, unsigned short, unsigned short, unsigned short)' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:78:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<10> xf_satcast_gain<ap_uint<10> >(int)' into 'void xf::cv::gaincontrolkernel<3, 13, 1080, 1920, 1, 1, 17, 17, 3, 3, 1920>(xf::cv::Mat<13, 1080, 1920, 1, 2>&, xf::cv::Mat<13, 1080, 1920, 1, 2>&, unsigned short, unsigned short, unsigned short, unsigned short)' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:78:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<13, 1080, 1920, 1, 2>::write<2, (void*)0>(int, ap_uint<10>)' into 'void xf::cv::gaincontrolkernel<3, 13, 1080, 1920, 1, 1, 17, 17, 3, 3, 1920>(xf::cv::Mat<13, 1080, 1920, 1, 2>&, xf::cv::Mat<13, 1080, 1920, 1, 2>&, unsigned short, unsigned short, unsigned short, unsigned short)' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:78:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::gaincontrolkernel<3, 13, 1080, 1920, 1, 1, 17, 17, 3, 3, 1920>(xf::cv::Mat<13, 1080, 1920, 1, 2>&, xf::cv::Mat<13, 1080, 1920, 1, 2>&, unsigned short, unsigned short, unsigned short, unsigned short)' into 'void xf::cv::gaincontrol<3, 13, 1080, 1920, 1>(xf::cv::Mat<13, 1080, 1920, 1, 2>&, xf::cv::Mat<13, 1080, 1920, 1, 2>&, unsigned short, unsigned short)' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:176:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<10> xf::cv::Mat<13, 1080, 1920, 1, 2>::read<2, (void*)0>(int)' into 'void xf::cv::demosaicing<3, 13, 17, 1080, 1920, 1, false>(xf::cv::Mat<13, 1080, 1920, 1, 2>&, xf::cv::Mat<17, 1080, 1920, 1, 2>&)' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:221:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Core_Process<3, 13, 1, 17, 5>(DataType<13, 1>::uname (*) [5], int&, int&, int&, int, int, int)' into 'void xf::cv::demosaicing<3, 13, 17, 1080, 1920, 1, false>(xf::cv::Mat<13, 1080, 1920, 1, 2>&, xf::cv::Mat<17, 1080, 1920, 1, 2>&)' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:221:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<10> xf::cv::xf_satcast<10>(int)' into 'void xf::cv::demosaicing<3, 13, 17, 1080, 1920, 1, false>(xf::cv::Mat<13, 1080, 1920, 1, 2>&, xf::cv::Mat<17, 1080, 1920, 1, 2>&)' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:221:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<17, 1080, 1920, 1, 2>::write<2, (void*)0>(int, ap_uint<30>)' into 'void xf::cv::demosaicing<3, 13, 17, 1080, 1920, 1, false>(xf::cv::Mat<13, 1080, 1920, 1, 2>&, xf::cv::Mat<17, 1080, 1920, 1, 2>&)' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:221:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<30> xf::cv::Mat<17, 1080, 1920, 1, 2>::read<2, (void*)0>(int)' into 'void xf::cv::AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>(xf::cv::Mat<17, 1080, 1920, 1, 2>&, xf::cv::Mat<17, 1080, 1920, 1, 2>&, unsigned int (*) [1024], float, float, float, float, float)' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:419:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<17, 1080, 1920, 1, 2>::write<2, (void*)0>(int, ap_uint<30>)' into 'void xf::cv::AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>(xf::cv::Mat<17, 1080, 1920, 1, 2>&, xf::cv::Mat<17, 1080, 1920, 1, 2>&, unsigned int (*) [1024], float, float, float, float, float)' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:419:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<30> xf::cv::Mat<17, 1080, 1920, 1, 2>::read<2, (void*)0>(int)' into 'void xf::cv::AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>(xf::cv::Mat<17, 1080, 1920, 1, 2>&, xf::cv::Mat<17, 1080, 1920, 1, 2>&, unsigned int (*) [1024], float, float, float, float, float)' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:273:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<10> xf_satcast_awb<ap_uint<10> >(int)' into 'void xf::cv::AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>(xf::cv::Mat<17, 1080, 1920, 1, 2>&, xf::cv::Mat<17, 1080, 1920, 1, 2>&, unsigned int (*) [1024], float, float, float, float, float)' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:273:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<17, 1080, 1920, 1, 2>::write<2, (void*)0>(int, ap_uint<30>)' into 'void xf::cv::AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>(xf::cv::Mat<17, 1080, 1920, 1, 2>&, xf::cv::Mat<17, 1080, 1920, 1, 2>&, unsigned int (*) [1024], float, float, float, float, float)' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:273:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<30> xf::cv::Mat<17, 1080, 1920, 1, 2>::read<2, (void*)0>(int)' into 'void fifo_copy<17, 17, 1080, 1920, 1>(xf::cv::Mat<17, 1080, 1920, 1, 2>&, xf::cv::Mat<17, 1080, 1920, 1, 2>&, unsigned short, unsigned short)' (../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:177:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<17, 1080, 1920, 1, 2>::write<2, (void*)0>(int, ap_uint<30>)' into 'void fifo_copy<17, 17, 1080, 1920, 1>(xf::cv::Mat<17, 1080, 1920, 1, 2>&, xf::cv::Mat<17, 1080, 1920, 1, 2>&, unsigned short, unsigned short)' (../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:177:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<30> xf::cv::Mat<17, 1080, 1920, 1, 2>::read<2, (void*)0>(int)' into 'void xf::cv::xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>(xf::cv::Mat<17, 1080, 1920, 1, 2>&, xf::cv::Mat<17, 1080, 1920, 1, 2>&, ap_uint<8>, unsigned short, unsigned short)' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:130:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<10> xf_satcast_ccm<ap_uint<10> >(int)' into 'void xf::cv::xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>(xf::cv::Mat<17, 1080, 1920, 1, 2>&, xf::cv::Mat<17, 1080, 1920, 1, 2>&, ap_uint<8>, unsigned short, unsigned short)' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:130:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<17, 1080, 1920, 1, 2>::write<2, (void*)0>(int, ap_uint<30>)' into 'void xf::cv::xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>(xf::cv::Mat<17, 1080, 1920, 1, 2>&, xf::cv::Mat<17, 1080, 1920, 1, 2>&, ap_uint<8>, unsigned short, unsigned short)' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:130:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<30> xf::cv::Mat<17, 1080, 1920, 1, 2>::read<2, (void*)0>(int)' into 'void xf::cv::xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1>(xf::cv::Mat<17, 1080, 1920, 1, 2>&, xf::cv::Mat<9, 1080, 1920, 1, 2>&)' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:46:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<9, 1080, 1920, 1, 2>::write<2, (void*)0>(int, ap_uint<24>)' into 'void xf::cv::xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1>(xf::cv::Mat<17, 1080, 1920, 1, 2>&, xf::cv::Mat<9, 1080, 1920, 1, 2>&)' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:46:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<24> xf::cv::Mat<9, 1080, 1920, 1, 2>::read<2, (void*)0>(int)' into 'void xf::cv::xFGAMMAKernel<9, 1080, 1920, 3, 15, 1, 9, 9, 1920>(xf::cv::Mat<9, 1080, 1920, 1, 2>&, xf::cv::Mat<9, 1080, 1920, 1, 2>&, unsigned char*, unsigned short, unsigned short)' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:40:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<9, 1080, 1920, 1, 2>::write<2, (void*)0>(int, ap_uint<24>)' into 'void xf::cv::xFGAMMAKernel<9, 1080, 1920, 3, 15, 1, 9, 9, 1920>(xf::cv::Mat<9, 1080, 1920, 1, 2>&, xf::cv::Mat<9, 1080, 1920, 1, 2>&, unsigned char*, unsigned short, unsigned short)' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:40:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::xFGAMMAKernel<9, 1080, 1920, 3, 15, 1, 9, 9, 1920>(xf::cv::Mat<9, 1080, 1920, 1, 2>&, xf::cv::Mat<9, 1080, 1920, 1, 2>&, unsigned char*, unsigned short, unsigned short)' into 'void xf::cv::gammacorrection<9, 9, 1080, 1920, 1>(xf::cv::Mat<9, 1080, 1920, 1, 2>&, xf::cv::Mat<9, 1080, 1920, 1, 2>&, unsigned char*)' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:101:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<24> xf::cv::Mat<9, 1080, 1920, 1, 2>::read<2, (void*)0>(int)' into 'void ColorMat2AXIvideo<9, 1080, 1920, 1>(xf::cv::Mat<9, 1080, 1920, 1, 2>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:100:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf2cv18AWBhistogramkernelILi17ELi17ELi1080ELi1920ELi1ELi21ELi1ELi1024EEEvRNS0_3MatIXT_EXT1_EXT2_EXT3_ELi2EEES4_PAT6__jfffffE4acc1': Complete partitioning on dimension 1. (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:490:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf2cv18AWBhistogramkernelILi17ELi17ELi1080ELi1920ELi1ELi21ELi1ELi1024EEEvRNS0_3MatIXT_EXT1_EXT2_EXT3_ELi2EEES4_PAT6__jfffffE3acc': Complete partitioning on dimension 1. (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:489:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf2cv18AWBhistogramkernelILi17ELi17ELi1080ELi1920ELi1ELi21ELi1ELi1024EEEvRNS0_3MatIXT_EXT1_EXT2_EXT3_ELi2EEES4_PAT6__jfffffE4old1': Complete partitioning on dimension 1. (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:488:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf2cv18AWBhistogramkernelILi17ELi17ELi1080ELi1920ELi1ELi21ELi1ELi1024EEEvRNS0_3MatIXT_EXT1_EXT2_EXT3_ELi2EEES4_PAT6__jfffffE3old': Complete partitioning on dimension 1. (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:487:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9hist1_awb': Complete partitioning on dimension 1. (../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:22:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9hist0_awb': Complete partitioning on dimension 1. (../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:21:0)
INFO: [HLS 214-248] Applying array_partition to 'linebuffer': Complete partitioning on dimension 1. (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:242:38)
INFO: [HLS 214-248] Applying array_partition to 'imgblock': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:254:42)
INFO: [HLS 214-248] Applying array_partition to 'tmp_hist': Complete partitioning on dimension 1. (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:460:17)
INFO: [HLS 214-248] Applying array_partition to 'tmp_hist1': Complete partitioning on dimension 1. (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:461:17)
INFO: [HLS 214-248] Applying array_partition to 'minValue': Complete partitioning on dimension 1. (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:288:34)
INFO: [HLS 214-248] Applying array_partition to 'maxValue': Complete partitioning on dimension 1. (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:289:34)
INFO: [HLS 214-248] Applying array_partition to 'offset_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:104:25)
INFO: [HLS 214-248] Applying array_partition to 'lut_p.i': Complete partitioning on dimension 1. (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:45:19)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations.
WARNING: [HLS 214-203] Replacing invalid offset value '70' with '32' for s_axilite port 'mode_reg'. (../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:400:85)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<16>s.i16' into 'void AXIVideo2BayerMat<13, 1080, 1920, 1>(hls::stream<hls::axis<ap_uint<16>, 1ul, 1ul, 1ul>, 0>&, xf::cv::Mat<13, 1080, 1920, 1, 2>&) (.467.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'void AXIVideo2BayerMat<13, 1080, 1920, 1>(hls::stream<hls::axis<ap_uint<16>, 1ul, 1ul, 1ul>, 0>&, xf::cv::Mat<13, 1080, 1920, 1, 2>&) (.467.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<2>s.i2' into 'void AXIVideo2BayerMat<13, 1080, 1920, 1>(hls::stream<hls::axis<ap_uint<16>, 1ul, 1ul, 1ul>, 0>&, xf::cv::Mat<13, 1080, 1920, 1, 2>&) (.467.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i10.s_struct.ap_uint<10>s' into 'void AXIVideo2BayerMat<13, 1080, 1920, 1>(hls::stream<hls::axis<ap_uint<16>, 1ul, 1ul, 1ul>, 0>&, xf::cv::Mat<13, 1080, 1920, 1, 2>&) (.467.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i10.s_struct.ap_uint<10>s' into 'void xf::cv::blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>(xf::cv::Mat<13, 1080, 1920, 1, 2>&, xf::cv::Mat<13, 1080, 1920, 1, 2>&, DataType<13, 1>::cname, float) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i10.s_struct.ap_uint<10>s' into 'void xf::cv::gaincontrol<3, 13, 1080, 1920, 1>(xf::cv::Mat<13, 1080, 1920, 1, 2>&, xf::cv::Mat<13, 1080, 1920, 1, 2>&, unsigned short, unsigned short) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i30.s_struct.ap_uint<30>s' into 'void xf::cv::demosaicing<3, 13, 17, 1080, 1920, 1, false>(xf::cv::Mat<13, 1080, 1920, 1, 2>&, xf::cv::Mat<17, 1080, 1920, 1, 2>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i30.s_struct.ap_uint<30>s' into 'void xf::cv::AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>(xf::cv::Mat<17, 1080, 1920, 1, 2>&, xf::cv::Mat<17, 1080, 1920, 1, 2>&, unsigned int (*) [1024], float, float, float, float, float) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i30.s_struct.ap_uint<30>s' into 'void xf::cv::xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>(xf::cv::Mat<17, 1080, 1920, 1, 2>&, xf::cv::Mat<17, 1080, 1920, 1, 2>&, ap_uint<8>, unsigned short, unsigned short) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_struct.ap_uint<24>s' into 'void xf::cv::xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1>(xf::cv::Mat<17, 1080, 1920, 1, 2>&, xf::cv::Mat<9, 1080, 1920, 1, 2>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_struct.ap_uint<24>s' into 'void xf::cv::gammacorrection<9, 9, 1080, 1920, 1>(xf::cv::Mat<9, 1080, 1920, 1, 2>&, xf::cv::Mat<9, 1080, 1920, 1, 2>&, unsigned char*) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_struct.ap_uint<24>s' into 'void ColorMat2AXIvideo<9, 1080, 1920, 1>(xf::cv::Mat<9, 1080, 1920, 1, 2>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&) (.449.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'void ColorMat2AXIvideo<9, 1080, 1920, 1>(xf::cv::Mat<9, 1080, 1920, 1, 2>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&) (.449.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3.s_struct.ap_uint<3>s' into 'void ColorMat2AXIvideo<9, 1080, 1920, 1>(xf::cv::Mat<9, 1080, 1920, 1, 2>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&) (.449.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11.89 seconds. CPU system time: 1.04 seconds. Elapsed time: 14.73 seconds; current allocated memory: 486.906 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 486.906 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top ISPPipeline_accel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.0.bc -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 1.31 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.55 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.32 seconds; current allocated memory: 552.781 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.1.bc -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.53 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.2.prechk.bc -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.28 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.74 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.81 seconds; current allocated memory: 629.137 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.g.1.bc to /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.o.1.bc -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_136_1' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:136) in function 'xf::cv::xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_145_3' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:145) in function 'xf::cv::xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_154_5' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:154) in function 'xf::cv::xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_163_7' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:163) in function 'xf::cv::xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_172_9' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:172) in function 'xf::cv::xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_181_11' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:181) in function 'xf::cv::xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_190_13' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:190) in function 'xf::cv::xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_199_15' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:199) in function 'xf::cv::xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_208_17' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:208) in function 'xf::cv::xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_217_19' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:217) in function 'xf::cv::xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_3' in function 'xf::cv::gammacorrection<9, 9, 1080, 1920, 1>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_136_1' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:136) in function 'xf::cv::xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_145_3' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:145) in function 'xf::cv::xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_154_5' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:154) in function 'xf::cv::xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_163_7' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:163) in function 'xf::cv::xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_172_9' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:172) in function 'xf::cv::xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_181_11' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:181) in function 'xf::cv::xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_190_13' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:190) in function 'xf::cv::xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_199_15' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:199) in function 'xf::cv::xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_208_17' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:208) in function 'xf::cv::xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_217_19' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:217) in function 'xf::cv::xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'loop_col_mat2axi' (../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:129:9) in function 'ColorMat2AXIvideo<9, 1080, 1920, 1>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'loop_col_zxi2mat' (../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:71:9) in function 'AXIVideo2BayerMat<13, 1080, 1920, 1>'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_137_2' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:137) in function 'xf::cv::xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_146_4' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:146) in function 'xf::cv::xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_155_6' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:155) in function 'xf::cv::xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_164_8' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:164) in function 'xf::cv::xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_173_10' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:173) in function 'xf::cv::xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_182_12' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:182) in function 'xf::cv::xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_191_14' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:191) in function 'xf::cv::xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_200_16' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:200) in function 'xf::cv::xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_209_18' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:209) in function 'xf::cv::xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_218_20' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:218) in function 'xf::cv::xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'ccm_matrix.V' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:131) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'yuv_rgb_709_arr_hls_1.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'yuv_rgb_601_arr_hls_1.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'yuv_rgb_2020_arr_hls_1.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'rgb_yuv_709_arr_hls_1.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'rgb_yuv_601_arr_hls_1.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'rgb_yuv_2020_arr_hls_1.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'full_to_16_235_arr_hls_1.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'full_from_16_235_arr_hls_1.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'bt709_bt2020_arr_hls_1.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'bt2020_bt709_arr_hls_1.V' in dimension 2 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'fifo_awb<17, 17, 1080, 1920, 1>' (../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:217:1), detected/extracted 2 process function(s): 
	 'xf::cv::AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024>'
	 'xf::cv::AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024>'.
INFO: [XFORM 203-712] Applying dataflow to function 'ISPpipeline' (../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:346:1), detected/extracted 11 process function(s): 
	 'entry_proc'
	 'ISPpipeline_Block_entry1_proc'
	 'AXIVideo2BayerMat<13, 1080, 1920, 1>'
	 'xf::cv::blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9'
	 'xf::cv::gaincontrol<3, 13, 1080, 1920, 1>'
	 'xf::cv::demosaicing<3, 13, 17, 1080, 1920, 1, false>'
	 'function_awb<17, 17, 1080, 1920, 1>'
	 'xf::cv::colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2>'
	 'xf::cv::xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1>'
	 'xf::cv::gammacorrection<9, 9, 1080, 1920, 1>'
	 'ColorMat2AXIvideo<9, 1080, 1920, 1>'.
Command           transform done; 1.24 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.o.1.tmp.bc -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:248:9) to (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:245:9) in function 'xf::cv::xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:218:60) to (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:216:25) in function 'xf::cv::xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:218:60) to (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:216:25) in function 'xf::cv::xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:218:60) to (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:248:17) in function 'xf::cv::xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:92:9) to (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:90:9) in function 'xf::cv::gaincontrol<3, 13, 1080, 1920, 1>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:320:9) to (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:318:9) in function 'xf::cv::demosaicing<3, 13, 17, 1080, 1920, 1, false>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:287:9) to (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:318:9) in function 'xf::cv::demosaicing<3, 13, 17, 1080, 1920, 1, false>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:93:9) to (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:91:22) in function 'xf::cv::blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:303:20) in function 'xf::cv::AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::cv::xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1>' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:97:9)...9 expression(s) balanced.
Command           transform done; 0.58 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.68 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.83 seconds; current allocated memory: 726.766 MB.
Execute           get_config_compile -enable_auto_rewind 
Execute           get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.o.2.bc -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_ROW' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165:16) in function 'xf::cv::xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1>'.
WARNING: [HLS 200-1946] Dependence pragma (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:174:9) in loop 'LOOP_COL' may become invalid because the loop was flattened with the outer loop 'LOOP_ROW'.
WARNING: [HLS 200-1946] Dependence pragma (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:174:9) in loop 'LOOP_COL' may become invalid because the loop was flattened with the outer loop 'LOOP_ROW'.
WARNING: [HLS 200-1946] Dependence pragma (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:174:9) in loop 'LOOP_COL' may become invalid because the loop was flattened with the outer loop 'LOOP_ROW'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_2' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:42:23) in function 'xf::cv::gammacorrection<9, 9, 1080, 1920, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'LineBuffer' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:265:14) in function 'xf::cv::demosaicing<3, 13, 17, 1080, 1920, 1, false>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_303_1' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:306:27) in function 'xf::cv::AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'offset_buffer.V' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:123:53)
INFO: [HLS 200-472] Inferring partial write operation for 'offset_buffer.V' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:216:86)
INFO: [HLS 200-472] Inferring partial write operation for 'lut_p' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:57:42)
INFO: [HLS 200-472] Inferring partial write operation for 'linebuffer.V' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:275:30)
INFO: [HLS 200-472] Inferring partial write operation for 'linebuffer.V.2' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:276:34)
INFO: [HLS 200-472] Inferring partial write operation for 'linebuffer.V' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:389:42)
INFO: [HLS 200-472] Inferring partial write operation for 'linebuffer.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'hist_0' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:455:14)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_hist.V' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:482:17)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_hist1.V' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:483:29)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_hist.V' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:551:38)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_hist1.V' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:557:40)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_hist.V' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:575:31)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_hist1.V' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:576:33)
INFO: [HLS 200-472] Inferring partial write operation for 'hist_0' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:604:25)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'offset_buffer.V.2' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'offset_buffer.V.1' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'offset_buffer.V' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:104).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuffer.V.3' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:242).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuffer.V.2' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:242).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuffer.V.1' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:242).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuffer.V' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:242).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'hist_2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'hist_1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'hist_0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'minValue.V.4' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:288).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'minValue.V.3' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:288).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'minValue.V' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:288).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'hist_2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'hist_1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'hist_0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'maxValue.V.4' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:289).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'maxValue.V.3' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:289).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'maxValue.V' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:289).
WARNING: [HLS 200-1450] Process AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process AXIVideo2BayerMat<13, 1080, 1920, 1> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process function_awb<17, 17, 1080, 1920, 1> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process function_awb<17, 17, 1080, 1920, 1> has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process gammacorrection<9, 9, 1080, 1920, 1> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command           transform done; 1.3 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.06 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.3 seconds; current allocated memory: 1.155 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 5.27 sec.
Command       elaborate done; 81.75 sec.
Execute       ap_eval exec zip -j /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.15 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'ISPPipeline_accel' ...
Execute         ap_set_top_model ISPPipeline_accel 
WARNING: [SYN 201-103] Legalizing function name 'AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_start_hunt' to 'AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt'.
WARNING: [SYN 201-103] Legalizing function name 'AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat' to 'AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat'.
WARNING: [SYN 201-103] Legalizing function name 'AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_last_hunt' to 'AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt'.
WARNING: [SYN 201-103] Legalizing function name 'AXIVideo2BayerMat<13, 1080, 1920, 1>' to 'AXIVideo2BayerMat_13_1080_1920_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1' to 'blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1'.
WARNING: [SYN 201-103] Legalizing function name 'blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9' to 'blackLevelCorrection_13_1080_1920_1_16_15_1_9'.
WARNING: [SYN 201-103] Legalizing function name 'gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop' to 'gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop'.
WARNING: [SYN 201-103] Legalizing function name 'gaincontrol<3, 13, 1080, 1920, 1>' to 'gaincontrol_3_13_1080_1920_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero' to 'demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero'.
WARNING: [SYN 201-103] Legalizing function name 'rb_kernel<ap_uint<10>, 5>' to 'rb_kernel_ap_uint_10_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'g_kernel<ap_uint<10>, 5>' to 'g_kernel_ap_uint_10_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'rgb_bgr_kernel<ap_uint<10>, 5>' to 'rgb_bgr_kernel_ap_uint_10_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'rgr_bgb_kernel<ap_uint<10>, 5>' to 'rgr_bgb_kernel_ap_uint_10_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop' to 'demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop'.
WARNING: [SYN 201-103] Legalizing function name 'demosaicing<3, 13, 17, 1080, 1920, 1, false>' to 'demosaicing_3_13_17_1080_1920_1_false_s'.
WARNING: [SYN 201-103] Legalizing function name 'fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop' to 'fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop'.
WARNING: [SYN 201-103] Legalizing function name 'fifo_copy<17, 17, 1080, 1920, 1>' to 'fifo_copy_17_17_1080_1920_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_INITIALIZE_HIST' to 'AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST'.
WARNING: [SYN 201-103] Legalizing function name 'AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP' to 'AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP'.
WARNING: [SYN 201-103] Legalizing function name 'AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP' to 'AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP'.
WARNING: [SYN 201-103] Legalizing function name 'AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>' to 'AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s'.
WARNING: [SYN 201-103] Legalizing function name 'AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024>' to 'AWBhistogram_17_17_1080_1920_1_1_1024_s'.
WARNING: [SYN 201-103] Legalizing function name 'AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1' to 'AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1'.
WARNING: [SYN 201-103] Legalizing function name 'AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>' to 'AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024>' to 'AWBNormalization_17_17_1080_1920_1_1_1024_s'.
WARNING: [SYN 201-103] Legalizing function name 'fifo_awb<17, 17, 1080, 1920, 1>' to 'fifo_awb_17_17_1080_1920_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'function_awb<17, 17, 1080, 1920, 1>' to 'function_awb_17_17_1080_1920_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>_Pipeline_colLoop' to 'xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop'.
WARNING: [SYN 201-103] Legalizing function name 'xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>' to 'xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2>' to 'colorcorrectionmatrix_0_17_17_1080_1920_1_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1>' to 'xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3' to 'gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3'.
WARNING: [SYN 201-103] Legalizing function name 'gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop' to 'gammacorrection_9_9_1080_1920_1_Pipeline_colLoop'.
WARNING: [SYN 201-103] Legalizing function name 'gammacorrection<9, 9, 1080, 1920, 1>' to 'gammacorrection_9_9_1080_1920_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi' to 'ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi'.
WARNING: [SYN 201-103] Legalizing function name 'ColorMat2AXIvideo<9, 1080, 1920, 1>' to 'ColorMat2AXIvideo_9_1080_1920_1_s'.
Command         ap_set_top_model done; 0.12 sec.
Execute         get_model_list ISPPipeline_accel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model ISPPipeline_accel 
Execute         preproc_iomode -model ISPpipeline 
Execute         preproc_iomode -model ColorMat2AXIvideo<9, 1080, 1920, 1> 
Execute         preproc_iomode -model ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi 
Execute         preproc_iomode -model gammacorrection<9, 9, 1080, 1920, 1> 
Execute         preproc_iomode -model gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop 
Execute         preproc_iomode -model gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 
Execute         preproc_iomode -model xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1> 
Execute         preproc_iomode -model xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL 
Execute         preproc_iomode -model xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1 
Execute         preproc_iomode -model colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2> 
Execute         preproc_iomode -model xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2> 
Execute         preproc_iomode -model xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>_Pipeline_colLoop 
Execute         preproc_iomode -model function_awb<17, 17, 1080, 1920, 1> 
Execute         preproc_iomode -model fifo_awb<17, 17, 1080, 1920, 1> 
Execute         preproc_iomode -model AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024> 
Execute         preproc_iomode -model AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2> 
Execute         preproc_iomode -model AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1 
Execute         preproc_iomode -model AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4 
Execute         preproc_iomode -model AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 
Execute         preproc_iomode -model AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> 
Execute         preproc_iomode -model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024> 
Execute         preproc_iomode -model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP 
Execute         preproc_iomode -model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP 
Execute         preproc_iomode -model AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP 
Execute         preproc_iomode -model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_INITIALIZE_HIST 
Execute         preproc_iomode -model fifo_copy<17, 17, 1080, 1920, 1> 
Execute         preproc_iomode -model fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop 
Execute         preproc_iomode -model demosaicing<3, 13, 17, 1080, 1920, 1, false> 
Execute         preproc_iomode -model demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop 
Execute         preproc_iomode -model rgr_bgb_kernel<ap_uint<10>, 5> 
Execute         preproc_iomode -model rgb_bgr_kernel<ap_uint<10>, 5> 
Execute         preproc_iomode -model g_kernel<ap_uint<10>, 5> 
Execute         preproc_iomode -model rb_kernel<ap_uint<10>, 5> 
Execute         preproc_iomode -model demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero 
Execute         preproc_iomode -model demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1 
Execute         preproc_iomode -model gaincontrol<3, 13, 1080, 1920, 1> 
Execute         preproc_iomode -model gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop 
Execute         preproc_iomode -model blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9 
Execute         preproc_iomode -model blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1 
Execute         preproc_iomode -model AXIVideo2BayerMat<13, 1080, 1920, 1> 
Execute         preproc_iomode -model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_last_hunt 
Execute         preproc_iomode -model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat 
Execute         preproc_iomode -model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_start_hunt 
Execute         preproc_iomode -model ISPpipeline_Block_entry1_proc 
Execute         preproc_iomode -model entry_proc 
Execute         get_model_list ISPPipeline_accel -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc ISPpipeline_Block_entry1_proc {AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_start_hunt} {AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat} {AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_last_hunt} {AXIVideo2BayerMat<13, 1080, 1920, 1>} {blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1} {blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9} {gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop} {gaincontrol<3, 13, 1080, 1920, 1>} demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1 {demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero} {rb_kernel<ap_uint<10>, 5>} {g_kernel<ap_uint<10>, 5>} {rgb_bgr_kernel<ap_uint<10>, 5>} {rgr_bgb_kernel<ap_uint<10>, 5>} {demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop} {demosaicing<3, 13, 17, 1080, 1920, 1, false>} {fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop} {fifo_copy<17, 17, 1080, 1920, 1>} {AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_INITIALIZE_HIST} AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP {AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP} {AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP} {AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>} {AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024>} AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4 {AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1} {AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>} {AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024>} {fifo_awb<17, 17, 1080, 1920, 1>} {function_awb<17, 17, 1080, 1920, 1>} {xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>_Pipeline_colLoop} {xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>} {colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2>} xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1 xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL {xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1>} {gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3} {gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop} {gammacorrection<9, 9, 1080, 1920, 1>} {ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi} {ColorMat2AXIvideo<9, 1080, 1920, 1>} ISPpipeline ISPPipeline_accel
INFO-FLOW: Configuring Module : entry_proc ...
Execute         set_default_model entry_proc 
Execute         apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : ISPpipeline_Block_entry1_proc ...
Execute         set_default_model ISPpipeline_Block_entry1_proc 
Execute         apply_spec_resource_limit ISPpipeline_Block_entry1_proc 
INFO-FLOW: Configuring Module : AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_start_hunt ...
Execute         set_default_model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_start_hunt 
Execute         apply_spec_resource_limit AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_start_hunt 
INFO-FLOW: Configuring Module : AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat ...
Execute         set_default_model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat 
Execute         apply_spec_resource_limit AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat 
INFO-FLOW: Configuring Module : AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_last_hunt ...
Execute         set_default_model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_last_hunt 
Execute         apply_spec_resource_limit AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_last_hunt 
INFO-FLOW: Configuring Module : AXIVideo2BayerMat<13, 1080, 1920, 1> ...
Execute         set_default_model AXIVideo2BayerMat<13, 1080, 1920, 1> 
Execute         apply_spec_resource_limit AXIVideo2BayerMat<13, 1080, 1920, 1> 
INFO-FLOW: Configuring Module : blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1 ...
Execute         set_default_model blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1 
Execute         apply_spec_resource_limit blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1 
INFO-FLOW: Configuring Module : blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9 ...
Execute         set_default_model blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9 
Execute         apply_spec_resource_limit blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9 
INFO-FLOW: Configuring Module : gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop ...
Execute         set_default_model gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop 
Execute         apply_spec_resource_limit gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop 
INFO-FLOW: Configuring Module : gaincontrol<3, 13, 1080, 1920, 1> ...
Execute         set_default_model gaincontrol<3, 13, 1080, 1920, 1> 
Execute         apply_spec_resource_limit gaincontrol<3, 13, 1080, 1920, 1> 
INFO-FLOW: Configuring Module : demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1 ...
Execute         set_default_model demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1 
Execute         apply_spec_resource_limit demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1 
INFO-FLOW: Configuring Module : demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero ...
Execute         set_default_model demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero 
Execute         apply_spec_resource_limit demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero 
INFO-FLOW: Configuring Module : rb_kernel<ap_uint<10>, 5> ...
Execute         set_default_model rb_kernel<ap_uint<10>, 5> 
Execute         apply_spec_resource_limit rb_kernel<ap_uint<10>, 5> 
INFO-FLOW: Configuring Module : g_kernel<ap_uint<10>, 5> ...
Execute         set_default_model g_kernel<ap_uint<10>, 5> 
Execute         apply_spec_resource_limit g_kernel<ap_uint<10>, 5> 
INFO-FLOW: Configuring Module : rgb_bgr_kernel<ap_uint<10>, 5> ...
Execute         set_default_model rgb_bgr_kernel<ap_uint<10>, 5> 
Execute         apply_spec_resource_limit rgb_bgr_kernel<ap_uint<10>, 5> 
INFO-FLOW: Configuring Module : rgr_bgb_kernel<ap_uint<10>, 5> ...
Execute         set_default_model rgr_bgb_kernel<ap_uint<10>, 5> 
Execute         apply_spec_resource_limit rgr_bgb_kernel<ap_uint<10>, 5> 
INFO-FLOW: Configuring Module : demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop ...
Execute         set_default_model demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop 
Execute         apply_spec_resource_limit demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop 
INFO-FLOW: Configuring Module : demosaicing<3, 13, 17, 1080, 1920, 1, false> ...
Execute         set_default_model demosaicing<3, 13, 17, 1080, 1920, 1, false> 
Execute         apply_spec_resource_limit demosaicing<3, 13, 17, 1080, 1920, 1, false> 
INFO-FLOW: Configuring Module : fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop ...
Execute         set_default_model fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop 
Execute         apply_spec_resource_limit fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop 
INFO-FLOW: Configuring Module : fifo_copy<17, 17, 1080, 1920, 1> ...
Execute         set_default_model fifo_copy<17, 17, 1080, 1920, 1> 
Execute         apply_spec_resource_limit fifo_copy<17, 17, 1080, 1920, 1> 
INFO-FLOW: Configuring Module : AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_INITIALIZE_HIST ...
Execute         set_default_model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_INITIALIZE_HIST 
Execute         apply_spec_resource_limit AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_INITIALIZE_HIST 
INFO-FLOW: Configuring Module : AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP ...
Execute         set_default_model AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP 
Execute         apply_spec_resource_limit AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP 
INFO-FLOW: Configuring Module : AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP ...
Execute         set_default_model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP 
Execute         apply_spec_resource_limit AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP 
INFO-FLOW: Configuring Module : AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP ...
Execute         set_default_model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP 
Execute         apply_spec_resource_limit AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP 
INFO-FLOW: Configuring Module : AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024> ...
Execute         set_default_model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024> 
Execute         apply_spec_resource_limit AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024> 
INFO-FLOW: Configuring Module : AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> ...
Execute         set_default_model AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> 
Execute         apply_spec_resource_limit AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> 
INFO-FLOW: Configuring Module : AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 ...
Execute         set_default_model AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 
Execute         apply_spec_resource_limit AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 
INFO-FLOW: Configuring Module : AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4 ...
Execute         set_default_model AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4 
Execute         apply_spec_resource_limit AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4 
INFO-FLOW: Configuring Module : AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1 ...
Execute         set_default_model AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1 
Execute         apply_spec_resource_limit AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1 
INFO-FLOW: Configuring Module : AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2> ...
Execute         set_default_model AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2> 
Execute         apply_spec_resource_limit AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2> 
INFO-FLOW: Configuring Module : AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024> ...
Execute         set_default_model AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024> 
Execute         apply_spec_resource_limit AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024> 
INFO-FLOW: Configuring Module : fifo_awb<17, 17, 1080, 1920, 1> ...
Execute         set_default_model fifo_awb<17, 17, 1080, 1920, 1> 
Execute         apply_spec_resource_limit fifo_awb<17, 17, 1080, 1920, 1> 
INFO-FLOW: Configuring Module : function_awb<17, 17, 1080, 1920, 1> ...
Execute         set_default_model function_awb<17, 17, 1080, 1920, 1> 
Execute         apply_spec_resource_limit function_awb<17, 17, 1080, 1920, 1> 
INFO-FLOW: Configuring Module : xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>_Pipeline_colLoop ...
Execute         set_default_model xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>_Pipeline_colLoop 
Execute         apply_spec_resource_limit xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>_Pipeline_colLoop 
INFO-FLOW: Configuring Module : xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2> ...
Execute         set_default_model xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2> 
Execute         apply_spec_resource_limit xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2> 
INFO-FLOW: Configuring Module : colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2> ...
Execute         set_default_model colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2> 
Execute         apply_spec_resource_limit colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2> 
INFO-FLOW: Configuring Module : xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1 ...
Execute         set_default_model xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1 
Execute         apply_spec_resource_limit xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1 
INFO-FLOW: Configuring Module : xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL ...
Execute         set_default_model xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL 
Execute         apply_spec_resource_limit xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL 
INFO-FLOW: Configuring Module : xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1> ...
Execute         set_default_model xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1> 
Execute         apply_spec_resource_limit xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1> 
INFO-FLOW: Configuring Module : gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 ...
Execute         set_default_model gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 
Execute         apply_spec_resource_limit gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 
INFO-FLOW: Configuring Module : gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop ...
Execute         set_default_model gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop 
Execute         apply_spec_resource_limit gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop 
INFO-FLOW: Configuring Module : gammacorrection<9, 9, 1080, 1920, 1> ...
Execute         set_default_model gammacorrection<9, 9, 1080, 1920, 1> 
Execute         apply_spec_resource_limit gammacorrection<9, 9, 1080, 1920, 1> 
INFO-FLOW: Configuring Module : ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi ...
Execute         set_default_model ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi 
Execute         apply_spec_resource_limit ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi 
INFO-FLOW: Configuring Module : ColorMat2AXIvideo<9, 1080, 1920, 1> ...
Execute         set_default_model ColorMat2AXIvideo<9, 1080, 1920, 1> 
Execute         apply_spec_resource_limit ColorMat2AXIvideo<9, 1080, 1920, 1> 
INFO-FLOW: Configuring Module : ISPpipeline ...
Execute         set_default_model ISPpipeline 
Execute         apply_spec_resource_limit ISPpipeline 
INFO-FLOW: Configuring Module : ISPPipeline_accel ...
Execute         set_default_model ISPPipeline_accel 
Execute         apply_spec_resource_limit ISPPipeline_accel 
INFO-FLOW: Model list for preprocess: entry_proc ISPpipeline_Block_entry1_proc {AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_start_hunt} {AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat} {AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_last_hunt} {AXIVideo2BayerMat<13, 1080, 1920, 1>} {blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1} {blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9} {gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop} {gaincontrol<3, 13, 1080, 1920, 1>} demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1 {demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero} {rb_kernel<ap_uint<10>, 5>} {g_kernel<ap_uint<10>, 5>} {rgb_bgr_kernel<ap_uint<10>, 5>} {rgr_bgb_kernel<ap_uint<10>, 5>} {demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop} {demosaicing<3, 13, 17, 1080, 1920, 1, false>} {fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop} {fifo_copy<17, 17, 1080, 1920, 1>} {AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_INITIALIZE_HIST} AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP {AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP} {AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP} {AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>} {AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024>} AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4 {AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1} {AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>} {AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024>} {fifo_awb<17, 17, 1080, 1920, 1>} {function_awb<17, 17, 1080, 1920, 1>} {xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>_Pipeline_colLoop} {xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>} {colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2>} xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1 xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL {xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1>} {gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3} {gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop} {gammacorrection<9, 9, 1080, 1920, 1>} {ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi} {ColorMat2AXIvideo<9, 1080, 1920, 1>} ISPpipeline ISPPipeline_accel
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute         set_default_model entry_proc 
Execute         cdfg_preprocess -model entry_proc 
Execute         rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: ISPpipeline_Block_entry1_proc ...
Execute         set_default_model ISPpipeline_Block_entry1_proc 
Execute         cdfg_preprocess -model ISPpipeline_Block_entry1_proc 
Execute         rtl_gen_preprocess ISPpipeline_Block_entry1_proc 
INFO-FLOW: Preprocessing Module: AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_start_hunt ...
Execute         set_default_model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_start_hunt 
Execute         cdfg_preprocess -model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_start_hunt 
Execute         rtl_gen_preprocess AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_start_hunt 
INFO-FLOW: Preprocessing Module: AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat ...
Execute         set_default_model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat 
Execute         cdfg_preprocess -model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat 
Execute         rtl_gen_preprocess AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat 
INFO-FLOW: Preprocessing Module: AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_last_hunt ...
Execute         set_default_model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_last_hunt 
Execute         cdfg_preprocess -model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_last_hunt 
Execute         rtl_gen_preprocess AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_last_hunt 
INFO-FLOW: Preprocessing Module: AXIVideo2BayerMat<13, 1080, 1920, 1> ...
Execute         set_default_model AXIVideo2BayerMat<13, 1080, 1920, 1> 
Execute         cdfg_preprocess -model AXIVideo2BayerMat<13, 1080, 1920, 1> 
Execute         rtl_gen_preprocess AXIVideo2BayerMat<13, 1080, 1920, 1> 
INFO-FLOW: Preprocessing Module: blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1 ...
Execute         set_default_model blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1 
Execute         cdfg_preprocess -model blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1 
Execute         rtl_gen_preprocess blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1 
INFO-FLOW: Preprocessing Module: blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9 ...
Execute         set_default_model blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9 
Execute         cdfg_preprocess -model blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9 
Execute         rtl_gen_preprocess blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9 
INFO-FLOW: Preprocessing Module: gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop ...
Execute         set_default_model gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop 
Execute         cdfg_preprocess -model gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop 
Execute         rtl_gen_preprocess gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop 
INFO-FLOW: Preprocessing Module: gaincontrol<3, 13, 1080, 1920, 1> ...
Execute         set_default_model gaincontrol<3, 13, 1080, 1920, 1> 
Execute         cdfg_preprocess -model gaincontrol<3, 13, 1080, 1920, 1> 
Execute         rtl_gen_preprocess gaincontrol<3, 13, 1080, 1920, 1> 
INFO-FLOW: Preprocessing Module: demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1 ...
Execute         set_default_model demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1 
Execute         cdfg_preprocess -model demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1 
Execute         rtl_gen_preprocess demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1 
INFO-FLOW: Preprocessing Module: demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero ...
Execute         set_default_model demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero 
Execute         cdfg_preprocess -model demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero 
Execute         rtl_gen_preprocess demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero 
INFO-FLOW: Preprocessing Module: rb_kernel<ap_uint<10>, 5> ...
Execute         set_default_model rb_kernel<ap_uint<10>, 5> 
Execute         cdfg_preprocess -model rb_kernel<ap_uint<10>, 5> 
Execute         rtl_gen_preprocess rb_kernel<ap_uint<10>, 5> 
INFO-FLOW: Preprocessing Module: g_kernel<ap_uint<10>, 5> ...
Execute         set_default_model g_kernel<ap_uint<10>, 5> 
Execute         cdfg_preprocess -model g_kernel<ap_uint<10>, 5> 
Execute         rtl_gen_preprocess g_kernel<ap_uint<10>, 5> 
INFO-FLOW: Preprocessing Module: rgb_bgr_kernel<ap_uint<10>, 5> ...
Execute         set_default_model rgb_bgr_kernel<ap_uint<10>, 5> 
Execute         cdfg_preprocess -model rgb_bgr_kernel<ap_uint<10>, 5> 
Execute         rtl_gen_preprocess rgb_bgr_kernel<ap_uint<10>, 5> 
INFO-FLOW: Preprocessing Module: rgr_bgb_kernel<ap_uint<10>, 5> ...
Execute         set_default_model rgr_bgb_kernel<ap_uint<10>, 5> 
Execute         cdfg_preprocess -model rgr_bgb_kernel<ap_uint<10>, 5> 
Execute         rtl_gen_preprocess rgr_bgb_kernel<ap_uint<10>, 5> 
INFO-FLOW: Preprocessing Module: demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop ...
Execute         set_default_model demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop 
Execute         cdfg_preprocess -model demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop 
Execute         rtl_gen_preprocess demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop 
INFO-FLOW: Preprocessing Module: demosaicing<3, 13, 17, 1080, 1920, 1, false> ...
Execute         set_default_model demosaicing<3, 13, 17, 1080, 1920, 1, false> 
Execute         cdfg_preprocess -model demosaicing<3, 13, 17, 1080, 1920, 1, false> 
Execute         rtl_gen_preprocess demosaicing<3, 13, 17, 1080, 1920, 1, false> 
INFO-FLOW: Preprocessing Module: fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop ...
Execute         set_default_model fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop 
Execute         cdfg_preprocess -model fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop 
Execute         rtl_gen_preprocess fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop 
INFO-FLOW: Preprocessing Module: fifo_copy<17, 17, 1080, 1920, 1> ...
Execute         set_default_model fifo_copy<17, 17, 1080, 1920, 1> 
Execute         cdfg_preprocess -model fifo_copy<17, 17, 1080, 1920, 1> 
Execute         rtl_gen_preprocess fifo_copy<17, 17, 1080, 1920, 1> 
INFO-FLOW: Preprocessing Module: AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_INITIALIZE_HIST ...
Execute         set_default_model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_INITIALIZE_HIST 
Execute         cdfg_preprocess -model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_INITIALIZE_HIST 
Execute         rtl_gen_preprocess AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_INITIALIZE_HIST 
INFO-FLOW: Preprocessing Module: AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP ...
Execute         set_default_model AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP 
Execute         cdfg_preprocess -model AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP 
Execute         rtl_gen_preprocess AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP 
INFO-FLOW: Preprocessing Module: AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP ...
Execute         set_default_model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP 
Execute         cdfg_preprocess -model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP 
Execute         rtl_gen_preprocess AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP 
INFO-FLOW: Preprocessing Module: AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP ...
Execute         set_default_model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP 
Execute         cdfg_preprocess -model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP 
Execute         rtl_gen_preprocess AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP 
INFO-FLOW: Preprocessing Module: AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024> ...
Execute         set_default_model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024> 
Execute         cdfg_preprocess -model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024> 
Execute         rtl_gen_preprocess AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024> 
INFO-FLOW: Preprocessing Module: AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> ...
Execute         set_default_model AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> 
Execute         cdfg_preprocess -model AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> 
Execute         rtl_gen_preprocess AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> 
INFO-FLOW: Preprocessing Module: AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 ...
Execute         set_default_model AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 
Execute         cdfg_preprocess -model AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 
Execute         rtl_gen_preprocess AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 
INFO-FLOW: Preprocessing Module: AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4 ...
Execute         set_default_model AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4 
Execute         cdfg_preprocess -model AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4 
Execute         rtl_gen_preprocess AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4 
INFO-FLOW: Preprocessing Module: AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1 ...
Execute         set_default_model AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1 
Execute         cdfg_preprocess -model AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1 
Execute         rtl_gen_preprocess AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1 
INFO-FLOW: Preprocessing Module: AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2> ...
Execute         set_default_model AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2> 
Execute         cdfg_preprocess -model AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2> 
Execute         rtl_gen_preprocess AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2> 
INFO-FLOW: Preprocessing Module: AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024> ...
Execute         set_default_model AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024> 
Execute         cdfg_preprocess -model AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024> 
Execute         rtl_gen_preprocess AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024> 
INFO-FLOW: Preprocessing Module: fifo_awb<17, 17, 1080, 1920, 1> ...
Execute         set_default_model fifo_awb<17, 17, 1080, 1920, 1> 
Execute         cdfg_preprocess -model fifo_awb<17, 17, 1080, 1920, 1> 
Execute         rtl_gen_preprocess fifo_awb<17, 17, 1080, 1920, 1> 
INFO-FLOW: Preprocessing Module: function_awb<17, 17, 1080, 1920, 1> ...
Execute         set_default_model function_awb<17, 17, 1080, 1920, 1> 
Execute         cdfg_preprocess -model function_awb<17, 17, 1080, 1920, 1> 
Execute         rtl_gen_preprocess function_awb<17, 17, 1080, 1920, 1> 
INFO-FLOW: Preprocessing Module: xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>_Pipeline_colLoop ...
Execute         set_default_model xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>_Pipeline_colLoop 
Execute         cdfg_preprocess -model xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>_Pipeline_colLoop 
Execute         rtl_gen_preprocess xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>_Pipeline_colLoop 
INFO-FLOW: Preprocessing Module: xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2> ...
Execute         set_default_model xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2> 
Execute         cdfg_preprocess -model xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2> 
Execute         rtl_gen_preprocess xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2> 
INFO-FLOW: Preprocessing Module: colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2> ...
Execute         set_default_model colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2> 
Execute         cdfg_preprocess -model colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2> 
Execute         rtl_gen_preprocess colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2> 
INFO-FLOW: Preprocessing Module: xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1 ...
Execute         set_default_model xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1 
Execute         cdfg_preprocess -model xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1 
Execute         rtl_gen_preprocess xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1 
INFO-FLOW: Preprocessing Module: xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL ...
Execute         set_default_model xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL 
Execute         cdfg_preprocess -model xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL 
Execute         rtl_gen_preprocess xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL 
INFO-FLOW: Preprocessing Module: xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1> ...
Execute         set_default_model xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1> 
Execute         cdfg_preprocess -model xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1> 
Execute         rtl_gen_preprocess xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1> 
INFO-FLOW: Preprocessing Module: gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 ...
Execute         set_default_model gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 
Execute         cdfg_preprocess -model gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 
Execute         rtl_gen_preprocess gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 
INFO-FLOW: Preprocessing Module: gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop ...
Execute         set_default_model gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop 
Execute         cdfg_preprocess -model gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop 
Execute         rtl_gen_preprocess gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop 
INFO-FLOW: Preprocessing Module: gammacorrection<9, 9, 1080, 1920, 1> ...
Execute         set_default_model gammacorrection<9, 9, 1080, 1920, 1> 
Execute         cdfg_preprocess -model gammacorrection<9, 9, 1080, 1920, 1> 
Execute         rtl_gen_preprocess gammacorrection<9, 9, 1080, 1920, 1> 
INFO-FLOW: Preprocessing Module: ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi ...
Execute         set_default_model ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi 
Execute         cdfg_preprocess -model ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi 
Execute         rtl_gen_preprocess ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi 
INFO-FLOW: Preprocessing Module: ColorMat2AXIvideo<9, 1080, 1920, 1> ...
Execute         set_default_model ColorMat2AXIvideo<9, 1080, 1920, 1> 
Execute         cdfg_preprocess -model ColorMat2AXIvideo<9, 1080, 1920, 1> 
Execute         rtl_gen_preprocess ColorMat2AXIvideo<9, 1080, 1920, 1> 
INFO-FLOW: Preprocessing Module: ISPpipeline ...
Execute         set_default_model ISPpipeline 
Execute         cdfg_preprocess -model ISPpipeline 
Execute         rtl_gen_preprocess ISPpipeline 
INFO-FLOW: Preprocessing Module: ISPPipeline_accel ...
Execute         set_default_model ISPPipeline_accel 
Execute         cdfg_preprocess -model ISPPipeline_accel 
Execute         rtl_gen_preprocess ISPPipeline_accel 
INFO-FLOW: Model list for synthesis: entry_proc ISPpipeline_Block_entry1_proc {AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_start_hunt} {AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat} {AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_last_hunt} {AXIVideo2BayerMat<13, 1080, 1920, 1>} {blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1} {blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9} {gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop} {gaincontrol<3, 13, 1080, 1920, 1>} demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1 {demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero} {rb_kernel<ap_uint<10>, 5>} {g_kernel<ap_uint<10>, 5>} {rgb_bgr_kernel<ap_uint<10>, 5>} {rgr_bgb_kernel<ap_uint<10>, 5>} {demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop} {demosaicing<3, 13, 17, 1080, 1920, 1, false>} {fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop} {fifo_copy<17, 17, 1080, 1920, 1>} {AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_INITIALIZE_HIST} AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP {AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP} {AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP} {AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>} {AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024>} AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4 {AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1} {AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>} {AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024>} {fifo_awb<17, 17, 1080, 1920, 1>} {function_awb<17, 17, 1080, 1920, 1>} {xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>_Pipeline_colLoop} {xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>} {colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2>} xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1 xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL {xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1>} {gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3} {gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop} {gammacorrection<9, 9, 1080, 1920, 1>} {ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi} {ColorMat2AXIvideo<9, 1080, 1920, 1>} ISPpipeline ISPPipeline_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model entry_proc 
Execute         schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.157 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute         set_default_model entry_proc 
Execute         bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.157 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ISPpipeline_Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ISPpipeline_Block_entry1_proc 
Execute         schedule -model ISPpipeline_Block_entry1_proc 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.239ns) exceeds the target (target clock period: 3.3ns, clock uncertainty: 0.891ns, effective delay budget: 2.409ns).
WARNING: [HLS 200-1016] The critical path in module 'ISPpipeline_Block_entry1_proc' consists of the following:	wire read operation ('pawb_read', ../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614) on port 'pawb' (../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614) [4]  (0 ns)
	'uitofp' operation ('conv', ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364) [8]  (3.24 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.157 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPpipeline_Block_entry1_proc.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPpipeline_Block_entry1_proc.sched.adb -f 
INFO-FLOW: Finish scheduling ISPpipeline_Block_entry1_proc.
Execute         set_default_model ISPpipeline_Block_entry1_proc 
Execute         bind -model ISPpipeline_Block_entry1_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.157 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPpipeline_Block_entry1_proc.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPpipeline_Block_entry1_proc.bind.adb -f 
INFO-FLOW: Finish binding ISPpipeline_Block_entry1_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_start_hunt 
Execute         schedule -model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_start_hunt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_start_hunt'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_start_hunt'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.158 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt.sched.adb -f 
INFO-FLOW: Finish scheduling AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_start_hunt.
Execute         set_default_model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_start_hunt 
Execute         bind -model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_start_hunt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.158 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt.bind.adb -f 
INFO-FLOW: Finish binding AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_start_hunt.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat 
Execute         schedule -model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_col_zxi2mat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_col_zxi2mat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.158 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat.sched.adb -f 
INFO-FLOW: Finish scheduling AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat.
Execute         set_default_model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat 
Execute         bind -model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.158 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat.bind.adb -f 
INFO-FLOW: Finish binding AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_last_hunt 
Execute         schedule -model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_last_hunt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_last_hunt'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_last_hunt'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.159 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt.sched.adb -f 
INFO-FLOW: Finish scheduling AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_last_hunt.
Execute         set_default_model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_last_hunt 
Execute         bind -model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_last_hunt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.159 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt.bind.adb -f 
INFO-FLOW: Finish binding AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_last_hunt.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIVideo2BayerMat_13_1080_1920_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIVideo2BayerMat<13, 1080, 1920, 1> 
Execute         schedule -model AXIVideo2BayerMat<13, 1080, 1920, 1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.159 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling AXIVideo2BayerMat<13, 1080, 1920, 1>.
Execute         set_default_model AXIVideo2BayerMat<13, 1080, 1920, 1> 
Execute         bind -model AXIVideo2BayerMat<13, 1080, 1920, 1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.159 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_s.bind.adb -f 
INFO-FLOW: Finish binding AXIVideo2BayerMat<13, 1080, 1920, 1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1 
Execute         schedule -model blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_91_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.159 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1.sched.adb -f 
INFO-FLOW: Finish scheduling blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1.
Execute         set_default_model blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1 
Execute         bind -model blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.159 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1.bind.adb -f 
INFO-FLOW: Finish binding blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'blackLevelCorrection_13_1080_1920_1_16_15_1_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9 
Execute         schedule -model blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=LoopCount) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.160 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/blackLevelCorrection_13_1080_1920_1_16_15_1_9.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/blackLevelCorrection_13_1080_1920_1_16_15_1_9.sched.adb -f 
INFO-FLOW: Finish scheduling blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9.
Execute         set_default_model blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9 
Execute         bind -model blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.160 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/blackLevelCorrection_13_1080_1920_1_16_15_1_9.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/blackLevelCorrection_13_1080_1920_1_16_15_1_9.bind.adb -f 
INFO-FLOW: Finish binding blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop 
Execute         schedule -model gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ColLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'ColLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.160 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop.sched.adb -f 
INFO-FLOW: Finish scheduling gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop.
Execute         set_default_model gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop 
Execute         bind -model gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.160 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop.bind.adb -f 
INFO-FLOW: Finish binding gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaincontrol_3_13_1080_1920_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model gaincontrol<3, 13, 1080, 1920, 1> 
Execute         schedule -model gaincontrol<3, 13, 1080, 1920, 1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.160 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gaincontrol_3_13_1080_1920_1_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gaincontrol_3_13_1080_1920_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling gaincontrol<3, 13, 1080, 1920, 1>.
Execute         set_default_model gaincontrol<3, 13, 1080, 1920, 1> 
Execute         bind -model gaincontrol<3, 13, 1080, 1920, 1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.160 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gaincontrol_3_13_1080_1920_1_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gaincontrol_3_13_1080_1920_1_s.bind.adb -f 
INFO-FLOW: Finish binding gaincontrol<3, 13, 1080, 1920, 1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1 
Execute         schedule -model demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LineBuffer_VITIS_LOOP_269_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LineBuffer_VITIS_LOOP_269_1'
WARNING: [HLS 200-871] Estimated clock period (2.55788ns) exceeds the target (target clock period: 3.3ns, clock uncertainty: 0.891ns, effective delay budget: 2.409ns).
WARNING: [HLS 200-1016] The critical path in module 'demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1' consists of the following:	'alloca' operation ('j') [8]  (0 ns)
	'load' operation ('j_load', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:269) on local variable 'j' [28]  (0 ns)
	'icmp' operation ('icmp_ln269', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:269) [32]  (0.944 ns)
	'select' operation ('select_ln265', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:265) [33]  (0.389 ns)
	'add' operation ('add_ln269', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:269) [55]  (0.798 ns)
	'store' operation ('j_write_ln269', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:269) of variable 'add_ln269', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:269 on local variable 'j' [58]  (0.427 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.161 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1.sched.adb -f 
INFO-FLOW: Finish scheduling demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1.
Execute         set_default_model demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1 
Execute         bind -model demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.161 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1.bind.adb -f 
INFO-FLOW: Finish binding demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero 
Execute         schedule -model demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Zero'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Zero'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.161 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero.sched.adb -f 
INFO-FLOW: Finish scheduling demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero.
Execute         set_default_model demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero 
Execute         bind -model demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.161 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero.bind.adb -f 
INFO-FLOW: Finish binding demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rb_kernel_ap_uint_10_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model rb_kernel<ap_uint<10>, 5> 
Execute         schedule -model rb_kernel<ap_uint<10>, 5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rb_kernel<ap_uint<10>, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 4, function 'rb_kernel<ap_uint<10>, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.161 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/rb_kernel_ap_uint_10_5_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/rb_kernel_ap_uint_10_5_s.sched.adb -f 
INFO-FLOW: Finish scheduling rb_kernel<ap_uint<10>, 5>.
Execute         set_default_model rb_kernel<ap_uint<10>, 5> 
Execute         bind -model rb_kernel<ap_uint<10>, 5> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.161 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/rb_kernel_ap_uint_10_5_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/rb_kernel_ap_uint_10_5_s.bind.adb -f 
INFO-FLOW: Finish binding rb_kernel<ap_uint<10>, 5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'g_kernel_ap_uint_10_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model g_kernel<ap_uint<10>, 5> 
Execute         schedule -model g_kernel<ap_uint<10>, 5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'g_kernel<ap_uint<10>, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 3, function 'g_kernel<ap_uint<10>, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.162 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/g_kernel_ap_uint_10_5_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/g_kernel_ap_uint_10_5_s.sched.adb -f 
INFO-FLOW: Finish scheduling g_kernel<ap_uint<10>, 5>.
Execute         set_default_model g_kernel<ap_uint<10>, 5> 
Execute         bind -model g_kernel<ap_uint<10>, 5> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.162 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/g_kernel_ap_uint_10_5_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/g_kernel_ap_uint_10_5_s.bind.adb -f 
INFO-FLOW: Finish binding g_kernel<ap_uint<10>, 5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rgb_bgr_kernel_ap_uint_10_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model rgb_bgr_kernel<ap_uint<10>, 5> 
Execute         schedule -model rgb_bgr_kernel<ap_uint<10>, 5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rgb_bgr_kernel<ap_uint<10>, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 3, function 'rgb_bgr_kernel<ap_uint<10>, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.162 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/rgb_bgr_kernel_ap_uint_10_5_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/rgb_bgr_kernel_ap_uint_10_5_s.sched.adb -f 
INFO-FLOW: Finish scheduling rgb_bgr_kernel<ap_uint<10>, 5>.
Execute         set_default_model rgb_bgr_kernel<ap_uint<10>, 5> 
Execute         bind -model rgb_bgr_kernel<ap_uint<10>, 5> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.162 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/rgb_bgr_kernel_ap_uint_10_5_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/rgb_bgr_kernel_ap_uint_10_5_s.bind.adb -f 
INFO-FLOW: Finish binding rgb_bgr_kernel<ap_uint<10>, 5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rgr_bgb_kernel_ap_uint_10_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model rgr_bgb_kernel<ap_uint<10>, 5> 
Execute         schedule -model rgr_bgb_kernel<ap_uint<10>, 5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rgr_bgb_kernel<ap_uint<10>, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 3, function 'rgr_bgb_kernel<ap_uint<10>, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.163 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/rgr_bgb_kernel_ap_uint_10_5_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/rgr_bgb_kernel_ap_uint_10_5_s.sched.adb -f 
INFO-FLOW: Finish scheduling rgr_bgb_kernel<ap_uint<10>, 5>.
Execute         set_default_model rgr_bgb_kernel<ap_uint<10>, 5> 
Execute         bind -model rgr_bgb_kernel<ap_uint<10>, 5> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.163 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/rgr_bgb_kernel_ap_uint_10_5_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/rgr_bgb_kernel_ap_uint_10_5_s.bind.adb -f 
INFO-FLOW: Finish binding rgr_bgb_kernel<ap_uint<10>, 5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop 
Execute         schedule -model demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Col_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'Col_Loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.165 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop.sched.adb -f 
INFO-FLOW: Finish scheduling demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop.
Execute         set_default_model demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop 
Execute         bind -model demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.165 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop.bind.adb -f 
INFO-FLOW: Finish binding demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demosaicing_3_13_17_1080_1920_1_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model demosaicing<3, 13, 17, 1080, 1920, 1, false> 
Execute         schedule -model demosaicing<3, 13, 17, 1080, 1920, 1, false> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.55788ns) exceeds the target (target clock period: 3.3ns, clock uncertainty: 0.891ns, effective delay budget: 2.409ns).
WARNING: [HLS 200-1016] The critical path in module 'demosaicing_3_13_17_1080_1920_1_false_s' consists of the following:	'call' operation ('_ln0') to 'demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1' [35]  (2.56 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.166 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_3_13_17_1080_1920_1_false_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_3_13_17_1080_1920_1_false_s.sched.adb -f 
INFO-FLOW: Finish scheduling demosaicing<3, 13, 17, 1080, 1920, 1, false>.
Execute         set_default_model demosaicing<3, 13, 17, 1080, 1920, 1, false> 
Execute         bind -model demosaicing<3, 13, 17, 1080, 1920, 1, false> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'linebuffer_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'linebuffer_V_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'linebuffer_V_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'linebuffer_V_3' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.166 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_3_13_17_1080_1920_1_false_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.38 sec.
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_3_13_17_1080_1920_1_false_s.bind.adb -f 
INFO-FLOW: Finish binding demosaicing<3, 13, 17, 1080, 1920, 1, false>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop 
Execute         schedule -model fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Col_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Col_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.166 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop.sched.adb -f 
INFO-FLOW: Finish scheduling fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop.
Execute         set_default_model fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop 
Execute         bind -model fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.166 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop.bind.adb -f 
INFO-FLOW: Finish binding fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fifo_copy_17_17_1080_1920_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model fifo_copy<17, 17, 1080, 1920, 1> 
Execute         schedule -model fifo_copy<17, 17, 1080, 1920, 1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.166 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/fifo_copy_17_17_1080_1920_1_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/fifo_copy_17_17_1080_1920_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling fifo_copy<17, 17, 1080, 1920, 1>.
Execute         set_default_model fifo_copy<17, 17, 1080, 1920, 1> 
Execute         bind -model fifo_copy<17, 17, 1080, 1920, 1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.166 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/fifo_copy_17_17_1080_1920_1_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/fifo_copy_17_17_1080_1920_1_s.bind.adb -f 
INFO-FLOW: Finish binding fifo_copy<17, 17, 1080, 1920, 1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_INITIALIZE_HIST 
Execute         schedule -model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_INITIALIZE_HIST 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INITIALIZE_HIST'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'INITIALIZE_HIST'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.167 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST.sched.adb -f 
INFO-FLOW: Finish scheduling AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_INITIALIZE_HIST.
Execute         set_default_model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_INITIALIZE_HIST 
Execute         bind -model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_INITIALIZE_HIST 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.167 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST.bind.adb -f 
INFO-FLOW: Finish binding AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_INITIALIZE_HIST.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP 
Execute         schedule -model AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'HIST_INITIALIZE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'HIST_INITIALIZE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.167 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP.
Execute         set_default_model AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP 
Execute         bind -model AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.167 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP.bind.adb -f 
INFO-FLOW: Finish binding AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP 
Execute         schedule -model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 6, loop 'COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.168 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP.
Execute         set_default_model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP 
Execute         bind -model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.168 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP.bind.adb -f 
INFO-FLOW: Finish binding AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP 
Execute         schedule -model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MERGE_HIST_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'MERGE_HIST_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.169 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP.
Execute         set_default_model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP 
Execute         bind -model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.169 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP.bind.adb -f 
INFO-FLOW: Finish binding AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024> 
Execute         schedule -model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.169 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s.sched.adb -f 
INFO-FLOW: Finish scheduling AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>.
Execute         set_default_model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024> 
Execute         bind -model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'tmp_hist_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'tmp_hist_V_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'tmp_hist_V_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'tmp_hist1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'tmp_hist1_V_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'tmp_hist1_V_2' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.169 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s.bind.adb -f 
INFO-FLOW: Finish binding AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AWBhistogram_17_17_1080_1920_1_1_1024_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> 
Execute         schedule -model AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.169 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogram_17_17_1080_1920_1_1_1024_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogram_17_17_1080_1920_1_1_1024_s.sched.adb -f 
INFO-FLOW: Finish scheduling AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024>.
Execute         set_default_model AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> 
Execute         bind -model AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.169 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogram_17_17_1080_1920_1_1_1024_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogram_17_17_1080_1920_1_1_1024_s.bind.adb -f 
INFO-FLOW: Finish binding AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 
Execute         schedule -model AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_319_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln319', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln319', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_319_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.171 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3.sched.adb -f 
INFO-FLOW: Finish scheduling AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3.
Execute         set_default_model AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 
Execute         bind -model AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.171 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3.bind.adb -f 
INFO-FLOW: Finish binding AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4 
Execute         schedule -model AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_329_4'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_329_4'
WARNING: [HLS 200-871] Estimated clock period (2.44912ns) exceeds the target (target clock period: 3.3ns, clock uncertainty: 0.891ns, effective delay budget: 2.409ns).
WARNING: [HLS 200-1016] The critical path in module 'AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4' consists of the following:	'load' operation ('n2.V') on local variable 'lhs.V' [36]  (0 ns)
	'sub' operation ('ret.V') [48]  (1.02 ns)
	'icmp' operation ('icmp_ln1081') [49]  (1.01 ns)
	blocking operation 0.427 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.171 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4.sched.adb -f 
INFO-FLOW: Finish scheduling AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4.
Execute         set_default_model AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4 
Execute         bind -model AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.171 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4.bind.adb -f 
INFO-FLOW: Finish binding AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1 
Execute         schedule -model AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_13) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Col_Loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'Col_Loop1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.172 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1.sched.adb -f 
INFO-FLOW: Finish scheduling AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1.
Execute         set_default_model AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1 
Execute         bind -model AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.172 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1.bind.adb -f 
INFO-FLOW: Finish binding AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2> 
Execute         schedule -model AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=total) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.173 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.41 sec.
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>.
Execute         set_default_model AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2> 
Execute         bind -model AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.32 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.173 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.41 sec.
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s.bind.adb -f 
INFO-FLOW: Finish binding AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AWBNormalization_17_17_1080_1920_1_1_1024_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024> 
Execute         schedule -model AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.173 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalization_17_17_1080_1920_1_1_1024_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalization_17_17_1080_1920_1_1_1024_s.sched.adb -f 
INFO-FLOW: Finish scheduling AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024>.
Execute         set_default_model AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024> 
Execute         bind -model AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.174 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalization_17_17_1080_1920_1_1_1024_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.26 sec.
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalization_17_17_1080_1920_1_1_1024_s.bind.adb -f 
INFO-FLOW: Finish binding AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fifo_awb_17_17_1080_1920_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model fifo_awb<17, 17, 1080, 1920, 1> 
Execute         schedule -model fifo_awb<17, 17, 1080, 1920, 1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.174 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/fifo_awb_17_17_1080_1920_1_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/fifo_awb_17_17_1080_1920_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling fifo_awb<17, 17, 1080, 1920, 1>.
Execute         set_default_model fifo_awb<17, 17, 1080, 1920, 1> 
Execute         bind -model fifo_awb<17, 17, 1080, 1920, 1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.174 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/fifo_awb_17_17_1080_1920_1_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.35 sec.
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/fifo_awb_17_17_1080_1920_1_s.bind.adb -f 
INFO-FLOW: Finish binding fifo_awb<17, 17, 1080, 1920, 1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'function_awb_17_17_1080_1920_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model function_awb<17, 17, 1080, 1920, 1> 
Execute         schedule -model function_awb<17, 17, 1080, 1920, 1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.174 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/function_awb_17_17_1080_1920_1_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/function_awb_17_17_1080_1920_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling function_awb<17, 17, 1080, 1920, 1>.
Execute         set_default_model function_awb<17, 17, 1080, 1920, 1> 
Execute         bind -model function_awb<17, 17, 1080, 1920, 1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.174 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/function_awb_17_17_1080_1920_1_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.36 sec.
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/function_awb_17_17_1080_1920_1_s.bind.adb -f 
INFO-FLOW: Finish binding function_awb<17, 17, 1080, 1920, 1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>_Pipeline_colLoop 
Execute         schedule -model xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>_Pipeline_colLoop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_5) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'colLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'colLoop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.175 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop.sched.adb -f 
INFO-FLOW: Finish scheduling xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>_Pipeline_colLoop.
Execute         set_default_model xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>_Pipeline_colLoop 
Execute         bind -model xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>_Pipeline_colLoop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.175 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop.bind.adb -f 
INFO-FLOW: Finish binding xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>_Pipeline_colLoop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2> 
Execute         schedule -model xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.176 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>.
Execute         set_default_model xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2> 
Execute         bind -model xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.176 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s.bind.adb -f 
INFO-FLOW: Finish binding xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'colorcorrectionmatrix_0_17_17_1080_1920_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2> 
Execute         schedule -model colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.176 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/colorcorrectionmatrix_0_17_17_1080_1920_1_2_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/colorcorrectionmatrix_0_17_17_1080_1920_1_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2>.
Execute         set_default_model colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2> 
Execute         bind -model colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.176 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/colorcorrectionmatrix_0_17_17_1080_1920_1_2_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/colorcorrectionmatrix_0_17_17_1080_1920_1_2_s.bind.adb -f 
INFO-FLOW: Finish binding colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1 
Execute         schedule -model xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_110_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_110_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.176 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1.sched.adb -f 
INFO-FLOW: Finish scheduling xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1.
Execute         set_default_model xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1 
Execute         bind -model xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.176 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1.bind.adb -f 
INFO-FLOW: Finish binding xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL 
Execute         schedule -model xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_ROW_LOOP_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'LOOP_ROW_LOOP_COL'
WARNING: [HLS 200-871] Estimated clock period (2.5865ns) exceeds the target (target clock period: 3.3ns, clock uncertainty: 0.891ns, effective delay budget: 2.409ns).
WARNING: [HLS 200-1016] The critical path in module 'xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL' consists of the following:	'load' operation ('col_index_1_load', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170) on local variable 'col_index' [41]  (0 ns)
	'icmp' operation ('icmp_ln170', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170) [44]  (0.976 ns)
	'select' operation ('select_ln165', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165) [45]  (0.375 ns)
	'add' operation ('col_index', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170) [256]  (0.809 ns)
	'store' operation ('col_index_1_write_ln170', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170) of variable 'col_index', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170 on local variable 'col_index' [267]  (0.427 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.178 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL.sched.adb -f 
INFO-FLOW: Finish scheduling xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL.
Execute         set_default_model xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL 
Execute         bind -model xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.178 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL.bind.adb -f 
INFO-FLOW: Finish binding xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1> 
Execute         schedule -model xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln165) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.178 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1>.
Execute         set_default_model xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1> 
Execute         bind -model xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.178 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s.bind.adb -f 
INFO-FLOW: Finish binding xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 
Execute         schedule -model gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_2_VITIS_LOOP_56_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_55_2_VITIS_LOOP_56_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.178 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3.sched.adb -f 
INFO-FLOW: Finish scheduling gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3.
Execute         set_default_model gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 
Execute         bind -model gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.178 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3.bind.adb -f 
INFO-FLOW: Finish binding gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gammacorrection_9_9_1080_1920_1_Pipeline_colLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop 
Execute         schedule -model gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'colLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'colLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.179 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gammacorrection_9_9_1080_1920_1_Pipeline_colLoop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gammacorrection_9_9_1080_1920_1_Pipeline_colLoop.sched.adb -f 
INFO-FLOW: Finish scheduling gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop.
Execute         set_default_model gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop 
Execute         bind -model gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.179 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gammacorrection_9_9_1080_1920_1_Pipeline_colLoop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gammacorrection_9_9_1080_1920_1_Pipeline_colLoop.bind.adb -f 
INFO-FLOW: Finish binding gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gammacorrection_9_9_1080_1920_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model gammacorrection<9, 9, 1080, 1920, 1> 
Execute         schedule -model gammacorrection<9, 9, 1080, 1920, 1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.179 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gammacorrection_9_9_1080_1920_1_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gammacorrection_9_9_1080_1920_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling gammacorrection<9, 9, 1080, 1920, 1>.
Execute         set_default_model gammacorrection<9, 9, 1080, 1920, 1> 
Execute         bind -model gammacorrection<9, 9, 1080, 1920, 1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.179 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gammacorrection_9_9_1080_1920_1_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gammacorrection_9_9_1080_1920_1_s.bind.adb -f 
INFO-FLOW: Finish binding gammacorrection<9, 9, 1080, 1920, 1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi 
Execute         schedule -model ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_col_mat2axi'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_col_mat2axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.180 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi.sched.adb -f 
INFO-FLOW: Finish scheduling ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi.
Execute         set_default_model ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi 
Execute         bind -model ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.180 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi.bind.adb -f 
INFO-FLOW: Finish binding ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ColorMat2AXIvideo_9_1080_1920_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ColorMat2AXIvideo<9, 1080, 1920, 1> 
Execute         schedule -model ColorMat2AXIvideo<9, 1080, 1920, 1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.180 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ColorMat2AXIvideo_9_1080_1920_1_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ColorMat2AXIvideo_9_1080_1920_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling ColorMat2AXIvideo<9, 1080, 1920, 1>.
Execute         set_default_model ColorMat2AXIvideo<9, 1080, 1920, 1> 
Execute         bind -model ColorMat2AXIvideo<9, 1080, 1920, 1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.180 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ColorMat2AXIvideo_9_1080_1920_1_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ColorMat2AXIvideo_9_1080_1920_1_s.bind.adb -f 
INFO-FLOW: Finish binding ColorMat2AXIvideo<9, 1080, 1920, 1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ISPpipeline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ISPpipeline 
Execute         schedule -model ISPpipeline 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.239ns) exceeds the target (target clock period: 3.3ns, clock uncertainty: 0.891ns, effective delay budget: 2.409ns).
WARNING: [HLS 200-1016] The critical path in module 'ISPpipeline' consists of the following:	wire read operation ('pawb_read') on port 'pawb' [40]  (0 ns)
	'call' operation ('call_ret') to 'ISPpipeline_Block_entry1_proc' [94]  (3.24 ns)

INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO ltm_in_cols_c24_channel (from ISPpipeline_Block_entry1_proc_U0 to function_awb_17_17_1080_1920_1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO ltm_in_rows_c23_channel (from ISPpipeline_Block_entry1_proc_U0 to function_awb_17_17_1080_1920_1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO thresh_loc_channel (from ISPpipeline_Block_entry1_proc_U0 to function_awb_17_17_1080_1920_1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO aecin_cols_channel (from ISPpipeline_Block_entry1_proc_U0 to gammacorrection_9_9_1080_1920_1_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO aecin_rows_channel (from ISPpipeline_Block_entry1_proc_U0 to gammacorrection_9_9_1080_1920_1_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO p_dst_cols_channel (from ISPpipeline_Block_entry1_proc_U0 to ColorMat2AXIvideo_9_1080_1920_1_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO p_dst_rows_channel (from ISPpipeline_Block_entry1_proc_U0 to ColorMat2AXIvideo_9_1080_1920_1_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO lsc_out_cols_channel (from ISPpipeline_Block_entry1_proc_U0 to xf_QuatizationDithering_17_9_1080_1920_256_1024_1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO lsc_out_rows_channel (from ISPpipeline_Block_entry1_proc_U0 to xf_QuatizationDithering_17_9_1080_1920_256_1024_1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gain_out_cols_channel (from ISPpipeline_Block_entry1_proc_U0 to demosaicing_3_13_17_1080_1920_1_false_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gain_out_rows_channel (from ISPpipeline_Block_entry1_proc_U0 to demosaicing_3_13_17_1080_1920_1_false_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO imgInput2_cols_channel (from ISPpipeline_Block_entry1_proc_U0 to gaincontrol_3_13_1080_1920_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO imgInput2_rows_channel (from ISPpipeline_Block_entry1_proc_U0 to gaincontrol_3_13_1080_1920_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO demosaic_out_rows_channel (from ISPpipeline_Block_entry1_proc_U0 to function_awb_17_17_1080_1920_1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO demosaic_out_cols_channel (from ISPpipeline_Block_entry1_proc_U0 to function_awb_17_17_1080_1920_1_U0) to 6 to improve performance and/or avoid deadlocks.
Command         schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.180 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPpipeline.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPpipeline.sched.adb -f 
INFO-FLOW: Finish scheduling ISPpipeline.
Execute         set_default_model ISPpipeline 
Execute         bind -model ISPpipeline 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.47 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.181 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPpipeline.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.18 sec.
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPpipeline.bind.adb -f 
INFO-FLOW: Finish binding ISPpipeline.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ISPPipeline_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ISPPipeline_accel 
Execute         schedule -model ISPPipeline_accel 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.239ns) exceeds the target (target clock period: 3.3ns, clock uncertainty: 0.891ns, effective delay budget: 2.409ns).
WARNING: [HLS 200-1016] The critical path in module 'ISPPipeline_accel' consists of the following:	'call' operation ('_ln430', ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:430) to 'ISPpipeline' [93]  (3.24 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.34 seconds; current allocated memory: 1.181 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.sched.adb -f 
INFO-FLOW: Finish scheduling ISPPipeline_accel.
Execute         set_default_model ISPPipeline_accel 
Execute         bind -model ISPPipeline_accel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.44 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.181 GB.
Execute         syn_report -verbosereport -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.17 sec.
Execute         db_write -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.bind.adb -f 
INFO-FLOW: Finish binding ISPPipeline_accel.
Execute         get_model_list ISPPipeline_accel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess entry_proc 
Execute         rtl_gen_preprocess ISPpipeline_Block_entry1_proc 
Execute         rtl_gen_preprocess AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_start_hunt 
Execute         rtl_gen_preprocess AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat 
Execute         rtl_gen_preprocess AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_last_hunt 
Execute         rtl_gen_preprocess AXIVideo2BayerMat<13, 1080, 1920, 1> 
Execute         rtl_gen_preprocess blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1 
Execute         rtl_gen_preprocess blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9 
Execute         rtl_gen_preprocess gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop 
Execute         rtl_gen_preprocess gaincontrol<3, 13, 1080, 1920, 1> 
Execute         rtl_gen_preprocess demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1 
Execute         rtl_gen_preprocess demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero 
Execute         rtl_gen_preprocess rb_kernel<ap_uint<10>, 5> 
Execute         rtl_gen_preprocess g_kernel<ap_uint<10>, 5> 
Execute         rtl_gen_preprocess rgb_bgr_kernel<ap_uint<10>, 5> 
Execute         rtl_gen_preprocess rgr_bgb_kernel<ap_uint<10>, 5> 
Execute         rtl_gen_preprocess demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop 
Execute         rtl_gen_preprocess demosaicing<3, 13, 17, 1080, 1920, 1, false> 
Execute         rtl_gen_preprocess fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop 
Execute         rtl_gen_preprocess fifo_copy<17, 17, 1080, 1920, 1> 
Execute         rtl_gen_preprocess AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_INITIALIZE_HIST 
Execute         rtl_gen_preprocess AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP 
Execute         rtl_gen_preprocess AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP 
Execute         rtl_gen_preprocess AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP 
Execute         rtl_gen_preprocess AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024> 
Execute         rtl_gen_preprocess AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> 
Execute         rtl_gen_preprocess AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 
Execute         rtl_gen_preprocess AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4 
Execute         rtl_gen_preprocess AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1 
Execute         rtl_gen_preprocess AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2> 
Execute         rtl_gen_preprocess AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024> 
Execute         rtl_gen_preprocess fifo_awb<17, 17, 1080, 1920, 1> 
Execute         rtl_gen_preprocess function_awb<17, 17, 1080, 1920, 1> 
Execute         rtl_gen_preprocess xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>_Pipeline_colLoop 
Execute         rtl_gen_preprocess xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2> 
Execute         rtl_gen_preprocess colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2> 
Execute         rtl_gen_preprocess xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1 
Execute         rtl_gen_preprocess xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL 
Execute         rtl_gen_preprocess xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1> 
Execute         rtl_gen_preprocess gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 
Execute         rtl_gen_preprocess gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop 
Execute         rtl_gen_preprocess gammacorrection<9, 9, 1080, 1920, 1> 
Execute         rtl_gen_preprocess ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi 
Execute         rtl_gen_preprocess ColorMat2AXIvideo<9, 1080, 1920, 1> 
Execute         rtl_gen_preprocess ISPpipeline 
Execute         rtl_gen_preprocess ISPPipeline_accel 
INFO-FLOW: Model list for RTL generation: entry_proc ISPpipeline_Block_entry1_proc {AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_start_hunt} {AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat} {AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_last_hunt} {AXIVideo2BayerMat<13, 1080, 1920, 1>} {blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1} {blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9} {gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop} {gaincontrol<3, 13, 1080, 1920, 1>} demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1 {demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero} {rb_kernel<ap_uint<10>, 5>} {g_kernel<ap_uint<10>, 5>} {rgb_bgr_kernel<ap_uint<10>, 5>} {rgr_bgb_kernel<ap_uint<10>, 5>} {demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop} {demosaicing<3, 13, 17, 1080, 1920, 1, false>} {fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop} {fifo_copy<17, 17, 1080, 1920, 1>} {AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_INITIALIZE_HIST} AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP {AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP} {AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP} {AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>} {AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024>} AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4 {AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1} {AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>} {AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024>} {fifo_awb<17, 17, 1080, 1920, 1>} {function_awb<17, 17, 1080, 1920, 1>} {xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>_Pipeline_colLoop} {xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>} {colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2>} xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1 xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL {xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1>} {gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3} {gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop} {gammacorrection<9, 9, 1080, 1920, 1>} {ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi} {ColorMat2AXIvideo<9, 1080, 1920, 1>} ISPpipeline ISPPipeline_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model entry_proc -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.29 seconds; current allocated memory: 1.181 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl entry_proc -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_entry_proc 
Execute         gen_rtl entry_proc -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_entry_proc 
Execute         syn_report -csynth -model entry_proc -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/entry_proc_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model entry_proc -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/entry_proc_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model entry_proc -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/entry_proc.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model entry_proc -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/entry_proc.adb 
Execute         db_write -model entry_proc -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info entry_proc -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ISPpipeline_Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model ISPpipeline_Block_entry1_proc -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPpipeline_Block_entry1_proc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ISPpipeline_Block_entry1_proc'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.183 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ISPpipeline_Block_entry1_proc -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_ISPpipeline_Block_entry1_proc 
Execute         gen_rtl ISPpipeline_Block_entry1_proc -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_ISPpipeline_Block_entry1_proc 
Execute         syn_report -csynth -model ISPpipeline_Block_entry1_proc -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/ISPpipeline_Block_entry1_proc_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model ISPpipeline_Block_entry1_proc -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/ISPpipeline_Block_entry1_proc_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model ISPpipeline_Block_entry1_proc -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPpipeline_Block_entry1_proc.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model ISPpipeline_Block_entry1_proc -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPpipeline_Block_entry1_proc.adb 
Execute         db_write -model ISPpipeline_Block_entry1_proc -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ISPpipeline_Block_entry1_proc -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPpipeline_Block_entry1_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_start_hunt -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.183 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_start_hunt -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt 
Execute         gen_rtl AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_start_hunt -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt 
Execute         syn_report -csynth -model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_start_hunt -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_start_hunt -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_start_hunt -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_start_hunt -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt.adb 
Execute         db_write -model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_start_hunt -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_start_hunt -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat' pipeline 'loop_col_zxi2mat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.184 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat 
Execute         gen_rtl AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat 
Execute         syn_report -csynth -model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat.adb 
Execute         db_write -model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_last_hunt -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.185 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_last_hunt -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt 
Execute         gen_rtl AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_last_hunt -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt 
Execute         syn_report -csynth -model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_last_hunt -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_last_hunt -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_last_hunt -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_last_hunt -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt.adb 
Execute         db_write -model AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_last_hunt -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_last_hunt -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIVideo2BayerMat_13_1080_1920_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model AXIVideo2BayerMat<13, 1080, 1920, 1> -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIVideo2BayerMat_13_1080_1920_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.186 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIVideo2BayerMat<13, 1080, 1920, 1> -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_AXIVideo2BayerMat_13_1080_1920_1_s 
Execute         gen_rtl AXIVideo2BayerMat<13, 1080, 1920, 1> -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_AXIVideo2BayerMat_13_1080_1920_1_s 
Execute         syn_report -csynth -model AXIVideo2BayerMat<13, 1080, 1920, 1> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/AXIVideo2BayerMat_13_1080_1920_1_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model AXIVideo2BayerMat<13, 1080, 1920, 1> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/AXIVideo2BayerMat_13_1080_1920_1_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model AXIVideo2BayerMat<13, 1080, 1920, 1> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model AXIVideo2BayerMat<13, 1080, 1920, 1> -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_s.adb 
Execute         db_write -model AXIVideo2BayerMat<13, 1080, 1920, 1> -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIVideo2BayerMat<13, 1080, 1920, 1> -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1 -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1' pipeline 'VITIS_LOOP_91_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_16ns_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.187 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1 -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1 
Execute         gen_rtl blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1 -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1 
Execute         syn_report -csynth -model blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1 -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1 -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1 -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1 -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1.adb 
Execute         db_write -model blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1 -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1 -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'blackLevelCorrection_13_1080_1920_1_16_15_1_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9 -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/blackLevelCorrection_13_1080_1920_1_16_15_1_9.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_11ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'blackLevelCorrection_13_1080_1920_1_16_15_1_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.188 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9 -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_blackLevelCorrection_13_1080_1920_1_16_15_1_9 
Execute         gen_rtl blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9 -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_blackLevelCorrection_13_1080_1920_1_16_15_1_9 
Execute         syn_report -csynth -model blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9 -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/blackLevelCorrection_13_1080_1920_1_16_15_1_9_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9 -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/blackLevelCorrection_13_1080_1920_1_16_15_1_9_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9 -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/blackLevelCorrection_13_1080_1920_1_16_15_1_9.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9 -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/blackLevelCorrection_13_1080_1920_1_16_15_1_9.adb 
Execute         db_write -model blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9 -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9 -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/blackLevelCorrection_13_1080_1920_1_16_15_1_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop' pipeline 'ColLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_10ns_26_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.189 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop 
Execute         gen_rtl gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop 
Execute         syn_report -csynth -model gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop.adb 
Execute         db_write -model gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaincontrol_3_13_1080_1920_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model gaincontrol<3, 13, 1080, 1920, 1> -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gaincontrol_3_13_1080_1920_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaincontrol_3_13_1080_1920_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.190 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl gaincontrol<3, 13, 1080, 1920, 1> -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_gaincontrol_3_13_1080_1920_1_s 
Execute         gen_rtl gaincontrol<3, 13, 1080, 1920, 1> -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_gaincontrol_3_13_1080_1920_1_s 
Execute         syn_report -csynth -model gaincontrol<3, 13, 1080, 1920, 1> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/gaincontrol_3_13_1080_1920_1_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model gaincontrol<3, 13, 1080, 1920, 1> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/gaincontrol_3_13_1080_1920_1_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model gaincontrol<3, 13, 1080, 1920, 1> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gaincontrol_3_13_1080_1920_1_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model gaincontrol<3, 13, 1080, 1920, 1> -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gaincontrol_3_13_1080_1920_1_s.adb 
Execute         db_write -model gaincontrol<3, 13, 1080, 1920, 1> -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info gaincontrol<3, 13, 1080, 1920, 1> -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gaincontrol_3_13_1080_1920_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1 -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1' pipeline 'LineBuffer_VITIS_LOOP_269_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.191 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1 -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1 
Execute         gen_rtl demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1 -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1 
Execute         syn_report -csynth -model demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1 -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1 -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1 -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1 -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1.adb 
Execute         db_write -model demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1 -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1 -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero' pipeline 'Zero' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.192 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero 
Execute         gen_rtl demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero 
Execute         syn_report -csynth -model demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero.adb 
Execute         db_write -model demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rb_kernel_ap_uint_10_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model rb_kernel<ap_uint<10>, 5> -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/rb_kernel_ap_uint_10_5_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'rb_kernel_ap_uint_10_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.193 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl rb_kernel<ap_uint<10>, 5> -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_rb_kernel_ap_uint_10_5_s 
Execute         gen_rtl rb_kernel<ap_uint<10>, 5> -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_rb_kernel_ap_uint_10_5_s 
Execute         syn_report -csynth -model rb_kernel<ap_uint<10>, 5> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/rb_kernel_ap_uint_10_5_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model rb_kernel<ap_uint<10>, 5> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/rb_kernel_ap_uint_10_5_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model rb_kernel<ap_uint<10>, 5> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/rb_kernel_ap_uint_10_5_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model rb_kernel<ap_uint<10>, 5> -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/rb_kernel_ap_uint_10_5_s.adb 
Execute         db_write -model rb_kernel<ap_uint<10>, 5> -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info rb_kernel<ap_uint<10>, 5> -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/rb_kernel_ap_uint_10_5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'g_kernel_ap_uint_10_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model g_kernel<ap_uint<10>, 5> -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/g_kernel_ap_uint_10_5_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'g_kernel_ap_uint_10_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.195 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl g_kernel<ap_uint<10>, 5> -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_g_kernel_ap_uint_10_5_s 
Execute         gen_rtl g_kernel<ap_uint<10>, 5> -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_g_kernel_ap_uint_10_5_s 
Execute         syn_report -csynth -model g_kernel<ap_uint<10>, 5> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/g_kernel_ap_uint_10_5_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model g_kernel<ap_uint<10>, 5> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/g_kernel_ap_uint_10_5_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model g_kernel<ap_uint<10>, 5> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/g_kernel_ap_uint_10_5_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model g_kernel<ap_uint<10>, 5> -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/g_kernel_ap_uint_10_5_s.adb 
Execute         db_write -model g_kernel<ap_uint<10>, 5> -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info g_kernel<ap_uint<10>, 5> -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/g_kernel_ap_uint_10_5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rgb_bgr_kernel_ap_uint_10_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model rgb_bgr_kernel<ap_uint<10>, 5> -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/rgb_bgr_kernel_ap_uint_10_5_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'rgb_bgr_kernel_ap_uint_10_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.196 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl rgb_bgr_kernel<ap_uint<10>, 5> -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_rgb_bgr_kernel_ap_uint_10_5_s 
Execute         gen_rtl rgb_bgr_kernel<ap_uint<10>, 5> -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_rgb_bgr_kernel_ap_uint_10_5_s 
Execute         syn_report -csynth -model rgb_bgr_kernel<ap_uint<10>, 5> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/rgb_bgr_kernel_ap_uint_10_5_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model rgb_bgr_kernel<ap_uint<10>, 5> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/rgb_bgr_kernel_ap_uint_10_5_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model rgb_bgr_kernel<ap_uint<10>, 5> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/rgb_bgr_kernel_ap_uint_10_5_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model rgb_bgr_kernel<ap_uint<10>, 5> -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/rgb_bgr_kernel_ap_uint_10_5_s.adb 
Execute         db_write -model rgb_bgr_kernel<ap_uint<10>, 5> -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info rgb_bgr_kernel<ap_uint<10>, 5> -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/rgb_bgr_kernel_ap_uint_10_5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rgr_bgb_kernel_ap_uint_10_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model rgr_bgb_kernel<ap_uint<10>, 5> -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/rgr_bgb_kernel_ap_uint_10_5_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'rgr_bgb_kernel_ap_uint_10_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.197 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl rgr_bgb_kernel<ap_uint<10>, 5> -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_rgr_bgb_kernel_ap_uint_10_5_s 
Execute         gen_rtl rgr_bgb_kernel<ap_uint<10>, 5> -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_rgr_bgb_kernel_ap_uint_10_5_s 
Execute         syn_report -csynth -model rgr_bgb_kernel<ap_uint<10>, 5> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/rgr_bgb_kernel_ap_uint_10_5_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model rgr_bgb_kernel<ap_uint<10>, 5> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/rgr_bgb_kernel_ap_uint_10_5_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model rgr_bgb_kernel<ap_uint<10>, 5> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/rgr_bgb_kernel_ap_uint_10_5_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model rgr_bgb_kernel<ap_uint<10>, 5> -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/rgr_bgb_kernel_ap_uint_10_5_s.adb 
Execute         db_write -model rgr_bgb_kernel<ap_uint<10>, 5> -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info rgr_bgb_kernel<ap_uint<10>, 5> -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/rgr_bgb_kernel_ap_uint_10_5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop' pipeline 'Col_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_10_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.200 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop 
Execute         gen_rtl demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop 
Execute         syn_report -csynth -model demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.28 sec.
Execute         db_write -model demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop.adb 
Execute         db_write -model demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demosaicing_3_13_17_1080_1920_1_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model demosaicing<3, 13, 17, 1080, 1920, 1, false> -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_3_13_17_1080_1920_1_false_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_42_10_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demosaicing_3_13_17_1080_1920_1_false_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.205 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl demosaicing<3, 13, 17, 1080, 1920, 1, false> -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_demosaicing_3_13_17_1080_1920_1_false_s 
Execute         gen_rtl demosaicing<3, 13, 17, 1080, 1920, 1, false> -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_demosaicing_3_13_17_1080_1920_1_false_s 
Execute         syn_report -csynth -model demosaicing<3, 13, 17, 1080, 1920, 1, false> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/demosaicing_3_13_17_1080_1920_1_false_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model demosaicing<3, 13, 17, 1080, 1920, 1, false> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/demosaicing_3_13_17_1080_1920_1_false_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model demosaicing<3, 13, 17, 1080, 1920, 1, false> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_3_13_17_1080_1920_1_false_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.42 sec.
Execute         db_write -model demosaicing<3, 13, 17, 1080, 1920, 1, false> -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_3_13_17_1080_1920_1_false_s.adb 
Execute         db_write -model demosaicing<3, 13, 17, 1080, 1920, 1, false> -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info demosaicing<3, 13, 17, 1080, 1920, 1, false> -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_3_13_17_1080_1920_1_false_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop' pipeline 'Col_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.207 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop 
Execute         gen_rtl fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop 
Execute         syn_report -csynth -model fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop.adb 
Execute         db_write -model fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fifo_copy_17_17_1080_1920_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model fifo_copy<17, 17, 1080, 1920, 1> -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/fifo_copy_17_17_1080_1920_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fifo_copy_17_17_1080_1920_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.208 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl fifo_copy<17, 17, 1080, 1920, 1> -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_fifo_copy_17_17_1080_1920_1_s 
Execute         gen_rtl fifo_copy<17, 17, 1080, 1920, 1> -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_fifo_copy_17_17_1080_1920_1_s 
Execute         syn_report -csynth -model fifo_copy<17, 17, 1080, 1920, 1> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/fifo_copy_17_17_1080_1920_1_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model fifo_copy<17, 17, 1080, 1920, 1> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/fifo_copy_17_17_1080_1920_1_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model fifo_copy<17, 17, 1080, 1920, 1> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/fifo_copy_17_17_1080_1920_1_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model fifo_copy<17, 17, 1080, 1920, 1> -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/fifo_copy_17_17_1080_1920_1_s.adb 
Execute         db_write -model fifo_copy<17, 17, 1080, 1920, 1> -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info fifo_copy<17, 17, 1080, 1920, 1> -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/fifo_copy_17_17_1080_1920_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_INITIALIZE_HIST -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.208 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_INITIALIZE_HIST -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST 
Execute         gen_rtl AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_INITIALIZE_HIST -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST 
Execute         syn_report -csynth -model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_INITIALIZE_HIST -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_INITIALIZE_HIST -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_INITIALIZE_HIST -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_INITIALIZE_HIST -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST.adb 
Execute         db_write -model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_INITIALIZE_HIST -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_INITIALIZE_HIST -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.209 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP 
Execute         gen_rtl AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP 
Execute         syn_report -csynth -model AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP.adb 
Execute         db_write -model AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP' pipeline 'COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.211 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP 
Execute         gen_rtl AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP 
Execute         syn_report -csynth -model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP.adb 
Execute         db_write -model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP' pipeline 'MERGE_HIST_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.214 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP 
Execute         gen_rtl AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP 
Execute         syn_report -csynth -model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP.adb 
Execute         db_write -model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024> -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_6' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_tmp_hist1_V_1_RAM_T2P_BRAM_1R1W' to 'AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_tmp_hist1_V_1_RAM_T2P_BRAM_1bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_tmp_hist1_V_2_RAM_T2P_BRAM_1R1W' to 'AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_tmp_hist1_V_2_RAM_T2P_BRAM_1cud' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.216 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024> -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s 
Execute         gen_rtl AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024> -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s 
Execute         syn_report -csynth -model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024> -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s.adb 
Execute         db_write -model AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024> -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024> -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AWBhistogram_17_17_1080_1920_1_1_1024_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogram_17_17_1080_1920_1_1_1024_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AWBhistogram_17_17_1080_1920_1_1_1024_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.219 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_AWBhistogram_17_17_1080_1920_1_1_1024_s 
Execute         gen_rtl AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_AWBhistogram_17_17_1080_1920_1_1_1024_s 
Execute         syn_report -csynth -model AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/AWBhistogram_17_17_1080_1920_1_1_1024_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/AWBhistogram_17_17_1080_1920_1_1_1024_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogram_17_17_1080_1920_1_1_1024_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogram_17_17_1080_1920_1_1_1024_s.adb 
Execute         db_write -model AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogram_17_17_1080_1920_1_1_1024_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3' pipeline 'VITIS_LOOP_319_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.219 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 
Execute         gen_rtl AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 
Execute         syn_report -csynth -model AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3.adb 
Execute         db_write -model AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4 -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4' pipeline 'VITIS_LOOP_329_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.221 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4 -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4 
Execute         gen_rtl AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4 -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4 
Execute         syn_report -csynth -model AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4 -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4 -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4 -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4 -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4.adb 
Execute         db_write -model AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4 -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4 -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1 -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1' pipeline 'Col_Loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_26s_18s_44_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.224 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1 -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1 
Execute         gen_rtl AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1 -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1 
Execute         syn_report -csynth -model AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1 -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1 -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1 -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1 -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1.adb 
Execute         db_write -model AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1 -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1 -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2> -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_22ns_21ns_43_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_42ns_81_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_45ns_87_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_11ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_22ns_18s_40_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_18s_26_36_seq_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s'.
Command         create_rtl_model done; 0.29 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.228 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2> -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s 
Execute         gen_rtl AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2> -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s 
Execute         syn_report -csynth -model AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.46 sec.
Execute         db_write -model AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2> -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s.adb 
Execute         db_write -model AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2> -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2> -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AWBNormalization_17_17_1080_1920_1_1_1024_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024> -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalization_17_17_1080_1920_1_1_1024_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AWBNormalization_17_17_1080_1920_1_1_1024_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.231 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024> -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_AWBNormalization_17_17_1080_1920_1_1_1024_s 
Execute         gen_rtl AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024> -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_AWBNormalization_17_17_1080_1920_1_1_1024_s 
Execute         syn_report -csynth -model AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/AWBNormalization_17_17_1080_1920_1_1_1024_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/AWBNormalization_17_17_1080_1920_1_1_1024_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalization_17_17_1080_1920_1_1_1024_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.26 sec.
Execute         db_write -model AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024> -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalization_17_17_1080_1920_1_1_1024_s.adb 
Execute         db_write -model AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024> -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024> -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalization_17_17_1080_1920_1_1_1024_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fifo_awb_17_17_1080_1920_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model fifo_awb<17, 17, 1080, 1920, 1> -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/fifo_awb_17_17_1080_1920_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fifo_awb_17_17_1080_1920_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.232 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl fifo_awb<17, 17, 1080, 1920, 1> -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_fifo_awb_17_17_1080_1920_1_s 
Execute         gen_rtl fifo_awb<17, 17, 1080, 1920, 1> -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_fifo_awb_17_17_1080_1920_1_s 
Execute         syn_report -csynth -model fifo_awb<17, 17, 1080, 1920, 1> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/fifo_awb_17_17_1080_1920_1_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model fifo_awb<17, 17, 1080, 1920, 1> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/fifo_awb_17_17_1080_1920_1_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model fifo_awb<17, 17, 1080, 1920, 1> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/fifo_awb_17_17_1080_1920_1_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.35 sec.
Execute         db_write -model fifo_awb<17, 17, 1080, 1920, 1> -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/fifo_awb_17_17_1080_1920_1_s.adb 
Execute         db_write -model fifo_awb<17, 17, 1080, 1920, 1> -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info fifo_awb<17, 17, 1080, 1920, 1> -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/fifo_awb_17_17_1080_1920_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'function_awb_17_17_1080_1920_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model function_awb<17, 17, 1080, 1920, 1> -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/function_awb_17_17_1080_1920_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'function_awb_17_17_1080_1920_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.233 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl function_awb<17, 17, 1080, 1920, 1> -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_function_awb_17_17_1080_1920_1_s 
Execute         gen_rtl function_awb<17, 17, 1080, 1920, 1> -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_function_awb_17_17_1080_1920_1_s 
Execute         syn_report -csynth -model function_awb<17, 17, 1080, 1920, 1> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/function_awb_17_17_1080_1920_1_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model function_awb<17, 17, 1080, 1920, 1> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/function_awb_17_17_1080_1920_1_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model function_awb<17, 17, 1080, 1920, 1> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/function_awb_17_17_1080_1920_1_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.36 sec.
Execute         db_write -model function_awb<17, 17, 1080, 1920, 1> -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/function_awb_17_17_1080_1920_1_s.adb 
Execute         db_write -model function_awb<17, 17, 1080, 1920, 1> -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info function_awb<17, 17, 1080, 1920, 1> -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/function_awb_17_17_1080_1920_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>_Pipeline_colLoop -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop' pipeline 'colLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_29s_39_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_30ns_39_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_23s_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_24s_34_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_26s_36_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop'.
Command         create_rtl_model done; 0.4 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.235 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>_Pipeline_colLoop -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop 
Execute         gen_rtl xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>_Pipeline_colLoop -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop 
Execute         syn_report -csynth -model xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>_Pipeline_colLoop -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>_Pipeline_colLoop -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>_Pipeline_colLoop -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>_Pipeline_colLoop -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop.adb 
Execute         db_write -model xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>_Pipeline_colLoop -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>_Pipeline_colLoop -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2> -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.237 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2> -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s 
Execute         gen_rtl xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2> -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s 
Execute         syn_report -csynth -model xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -model xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2> -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s.adb 
Execute         db_write -model xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2> -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2> -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'colorcorrectionmatrix_0_17_17_1080_1920_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2> -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/colorcorrectionmatrix_0_17_17_1080_1920_1_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'colorcorrectionmatrix_0_17_17_1080_1920_1_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.237 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2> -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_colorcorrectionmatrix_0_17_17_1080_1920_1_2_s 
Execute         gen_rtl colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2> -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_colorcorrectionmatrix_0_17_17_1080_1920_1_2_s 
Execute         syn_report -csynth -model colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/colorcorrectionmatrix_0_17_17_1080_1920_1_2_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/colorcorrectionmatrix_0_17_17_1080_1920_1_2_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/colorcorrectionmatrix_0_17_17_1080_1920_1_2_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -model colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2> -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/colorcorrectionmatrix_0_17_17_1080_1920_1_2_s.adb 
Execute         db_write -model colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2> -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2> -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/colorcorrectionmatrix_0_17_17_1080_1920_1_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1 -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.238 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1 -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1 
Execute         gen_rtl xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1 -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1 
Execute         syn_report -csynth -model xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1 -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1 -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1 -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1 -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1.adb 
Execute         db_write -model xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1 -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1 -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL' pipeline 'LOOP_ROW_LOOP_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.240 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL 
Execute         gen_rtl xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL 
Execute         syn_report -csynth -model xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         syn_report -rtlxml -model xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.31 sec.
Execute         db_write -model xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL.adb 
Execute         db_write -model xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1> -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s_offset_buffer_V_RAM_AUTO_1R1W' to 'xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s_offset_buffer_V_RAM_AUTO_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s_offset_buffer_V_1_RAM_AUTO_1R1W' to 'xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s_offset_buffer_V_1_RAM_AUTeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s_offset_buffer_V_2_RAM_AUTO_1R1W' to 'xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s_offset_buffer_V_2_RAM_AUTfYi' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_12ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.244 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1> -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s 
Execute         gen_rtl xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1> -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s 
Execute         syn_report -csynth -model xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -model xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1> -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s.adb 
Execute         db_write -model xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1> -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1> -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3' pipeline 'VITIS_LOOP_55_2_VITIS_LOOP_56_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.245 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 
Execute         gen_rtl gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 
Execute         syn_report -csynth -model gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3.adb 
Execute         db_write -model gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gammacorrection_9_9_1080_1920_1_Pipeline_colLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gammacorrection_9_9_1080_1920_1_Pipeline_colLoop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gammacorrection_9_9_1080_1920_1_Pipeline_colLoop' pipeline 'colLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gammacorrection_9_9_1080_1920_1_Pipeline_colLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.246 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_gammacorrection_9_9_1080_1920_1_Pipeline_colLoop 
Execute         gen_rtl gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_gammacorrection_9_9_1080_1920_1_Pipeline_colLoop 
Execute         syn_report -csynth -model gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/gammacorrection_9_9_1080_1920_1_Pipeline_colLoop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/gammacorrection_9_9_1080_1920_1_Pipeline_colLoop_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gammacorrection_9_9_1080_1920_1_Pipeline_colLoop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gammacorrection_9_9_1080_1920_1_Pipeline_colLoop.adb 
Execute         db_write -model gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gammacorrection_9_9_1080_1920_1_Pipeline_colLoop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gammacorrection_9_9_1080_1920_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model gammacorrection<9, 9, 1080, 1920, 1> -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gammacorrection_9_9_1080_1920_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'gammacorrection_9_9_1080_1920_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.247 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl gammacorrection<9, 9, 1080, 1920, 1> -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_gammacorrection_9_9_1080_1920_1_s 
Execute         gen_rtl gammacorrection<9, 9, 1080, 1920, 1> -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_gammacorrection_9_9_1080_1920_1_s 
Execute         syn_report -csynth -model gammacorrection<9, 9, 1080, 1920, 1> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/gammacorrection_9_9_1080_1920_1_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model gammacorrection<9, 9, 1080, 1920, 1> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/gammacorrection_9_9_1080_1920_1_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model gammacorrection<9, 9, 1080, 1920, 1> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gammacorrection_9_9_1080_1920_1_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model gammacorrection<9, 9, 1080, 1920, 1> -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gammacorrection_9_9_1080_1920_1_s.adb 
Execute         db_write -model gammacorrection<9, 9, 1080, 1920, 1> -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info gammacorrection<9, 9, 1080, 1920, 1> -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gammacorrection_9_9_1080_1920_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi' pipeline 'loop_col_mat2axi' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.248 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi 
Execute         gen_rtl ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi 
Execute         syn_report -csynth -model ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi.adb 
Execute         db_write -model ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ColorMat2AXIvideo_9_1080_1920_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model ColorMat2AXIvideo<9, 1080, 1920, 1> -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ColorMat2AXIvideo_9_1080_1920_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ColorMat2AXIvideo_9_1080_1920_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.249 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ColorMat2AXIvideo<9, 1080, 1920, 1> -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_ColorMat2AXIvideo_9_1080_1920_1_s 
Execute         gen_rtl ColorMat2AXIvideo<9, 1080, 1920, 1> -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_ColorMat2AXIvideo_9_1080_1920_1_s 
Execute         syn_report -csynth -model ColorMat2AXIvideo<9, 1080, 1920, 1> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/ColorMat2AXIvideo_9_1080_1920_1_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model ColorMat2AXIvideo<9, 1080, 1920, 1> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/ColorMat2AXIvideo_9_1080_1920_1_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model ColorMat2AXIvideo<9, 1080, 1920, 1> -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ColorMat2AXIvideo_9_1080_1920_1_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model ColorMat2AXIvideo<9, 1080, 1920, 1> -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ColorMat2AXIvideo_9_1080_1920_1_s.adb 
Execute         db_write -model ColorMat2AXIvideo<9, 1080, 1920, 1> -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ColorMat2AXIvideo<9, 1080, 1920, 1> -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ColorMat2AXIvideo_9_1080_1920_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ISPpipeline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model ISPpipeline -top_prefix ISPPipeline_accel_ -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPpipeline.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w30_d2_S' is changed to 'fifo_w30_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ISPpipeline'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.252 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ISPpipeline -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel_ISPpipeline 
Execute         gen_rtl ISPpipeline -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel_ISPpipeline 
Execute         syn_report -csynth -model ISPpipeline -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/ISPpipeline_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model ISPpipeline -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/ISPpipeline_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model ISPpipeline -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPpipeline.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.23 sec.
Execute         db_write -model ISPpipeline -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPpipeline.adb 
Execute         db_write -model ISPpipeline -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ISPpipeline -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPpipeline 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ISPPipeline_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model ISPPipeline_accel -top_prefix  -sub_prefix ISPPipeline_accel_ -mg_file /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'ISPPipeline_accel/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ISPPipeline_accel/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ISPPipeline_accel/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ISPPipeline_accel/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ISPPipeline_accel/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ISPPipeline_accel/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ISPPipeline_accel/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ISPPipeline_accel/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ISPPipeline_accel/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ISPPipeline_accel/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ISPPipeline_accel/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ISPPipeline_accel/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ISPPipeline_accel/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ISPPipeline_accel/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ISPPipeline_accel/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ISPPipeline_accel/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ISPPipeline_accel/rgain' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ISPPipeline_accel/bgain' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ISPPipeline_accel/gamma_lut' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ISPPipeline_accel/mode_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ISPPipeline_accel/pawb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ISPPipeline_accel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'flag' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'width', 'height', 'mode_reg', 'rgain', 'bgain', 'pawb', 'gamma_lut' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ISPPipeline_accel'.
Command         create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.82 seconds; current allocated memory: 1.255 GB.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ISPPipeline_accel -istop -style xilinx -f -lang vhdl -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/vhdl/ISPPipeline_accel 
Execute         gen_rtl ISPPipeline_accel -istop -style xilinx -f -lang vlog -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/verilog/ISPPipeline_accel 
Execute         syn_report -csynth -model ISPPipeline_accel -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/ISPPipeline_accel_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model ISPPipeline_accel -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/ISPPipeline_accel_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model ISPPipeline_accel -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.17 sec.
Execute         db_write -model ISPPipeline_accel -f -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.adb 
Execute         db_write -model ISPPipeline_accel -bindview -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ISPPipeline_accel -p /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel 
Execute         export_constraint_db -f -tool general -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.constraint.tcl 
Execute         syn_report -designview -model ISPPipeline_accel -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.design.xml 
Command         syn_report done; 1.27 sec.
Execute         syn_report -csynthDesign -model ISPPipeline_accel -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model ISPPipeline_accel -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model ISPPipeline_accel -o /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks ISPPipeline_accel 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain ISPPipeline_accel 
INFO-FLOW: Model list for RTL component generation: entry_proc ISPpipeline_Block_entry1_proc {AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_start_hunt} {AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_col_zxi2mat} {AXIVideo2BayerMat<13, 1080, 1920, 1>_Pipeline_loop_last_hunt} {AXIVideo2BayerMat<13, 1080, 1920, 1>} {blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1} {blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9} {gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop} {gaincontrol<3, 13, 1080, 1920, 1>} demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1 {demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero} {rb_kernel<ap_uint<10>, 5>} {g_kernel<ap_uint<10>, 5>} {rgb_bgr_kernel<ap_uint<10>, 5>} {rgr_bgb_kernel<ap_uint<10>, 5>} {demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop} {demosaicing<3, 13, 17, 1080, 1920, 1, false>} {fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop} {fifo_copy<17, 17, 1080, 1920, 1>} {AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_INITIALIZE_HIST} AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP {AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP} {AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP} {AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>} {AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024>} AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4 {AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1} {AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>} {AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024>} {fifo_awb<17, 17, 1080, 1920, 1>} {function_awb<17, 17, 1080, 1920, 1>} {xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>_Pipeline_colLoop} {xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>} {colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2>} xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1 xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL {xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1>} {gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3} {gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop} {gammacorrection<9, 9, 1080, 1920, 1>} {ColorMat2AXIvideo<9, 1080, 1920, 1>_Pipeline_loop_col_mat2axi} {ColorMat2AXIvideo<9, 1080, 1920, 1>} ISPpipeline ISPPipeline_accel
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [ISPpipeline_Block_entry1_proc] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPpipeline_Block_entry1_proc.compgen.tcl 
INFO-FLOW: Found component ISPPipeline_accel_fmul_32ns_32ns_32_8_max_dsp_1.
INFO-FLOW: Append model ISPPipeline_accel_fmul_32ns_32ns_32_8_max_dsp_1
INFO-FLOW: Found component ISPPipeline_accel_uitofp_32ns_32_7_no_dsp_1.
INFO-FLOW: Append model ISPPipeline_accel_uitofp_32ns_32_7_no_dsp_1
INFO-FLOW: Handling components in module [AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt.compgen.tcl 
INFO-FLOW: Found component ISPPipeline_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat.compgen.tcl 
INFO-FLOW: Found component ISPPipeline_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt.compgen.tcl 
INFO-FLOW: Found component ISPPipeline_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIVideo2BayerMat_13_1080_1920_1_s] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1.compgen.tcl 
INFO-FLOW: Found component ISPPipeline_accel_mul_mul_10ns_16ns_26_4_1.
INFO-FLOW: Append model ISPPipeline_accel_mul_mul_10ns_16ns_26_4_1
INFO-FLOW: Found component ISPPipeline_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [blackLevelCorrection_13_1080_1920_1_16_15_1_9] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/blackLevelCorrection_13_1080_1920_1_16_15_1_9.compgen.tcl 
INFO-FLOW: Found component ISPPipeline_accel_mul_mul_11ns_11ns_22_4_1.
INFO-FLOW: Append model ISPPipeline_accel_mul_mul_11ns_11ns_22_4_1
INFO-FLOW: Handling components in module [gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop.compgen.tcl 
INFO-FLOW: Found component ISPPipeline_accel_mul_mul_16ns_10ns_26_4_1.
INFO-FLOW: Append model ISPPipeline_accel_mul_mul_16ns_10ns_26_4_1
INFO-FLOW: Found component ISPPipeline_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [gaincontrol_3_13_1080_1920_1_s] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gaincontrol_3_13_1080_1920_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1.compgen.tcl 
INFO-FLOW: Found component ISPPipeline_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero.compgen.tcl 
INFO-FLOW: Found component ISPPipeline_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rb_kernel_ap_uint_10_5_s] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/rb_kernel_ap_uint_10_5_s.compgen.tcl 
INFO-FLOW: Handling components in module [g_kernel_ap_uint_10_5_s] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/g_kernel_ap_uint_10_5_s.compgen.tcl 
INFO-FLOW: Handling components in module [rgb_bgr_kernel_ap_uint_10_5_s] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/rgb_bgr_kernel_ap_uint_10_5_s.compgen.tcl 
INFO-FLOW: Handling components in module [rgr_bgb_kernel_ap_uint_10_5_s] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/rgr_bgb_kernel_ap_uint_10_5_s.compgen.tcl 
INFO-FLOW: Handling components in module [demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop.compgen.tcl 
INFO-FLOW: Found component ISPPipeline_accel_mux_42_10_1_1.
INFO-FLOW: Append model ISPPipeline_accel_mux_42_10_1_1
INFO-FLOW: Found component ISPPipeline_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [demosaicing_3_13_17_1080_1920_1_false_s] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_3_13_17_1080_1920_1_false_s.compgen.tcl 
INFO-FLOW: Found component ISPPipeline_accel_demosaicing_3_13_17_1080_1920_1_false_s_linebuffer_V_RAM_T2P_BRAM_1R1W.
INFO-FLOW: Append model ISPPipeline_accel_demosaicing_3_13_17_1080_1920_1_false_s_linebuffer_V_RAM_T2P_BRAM_1R1W
INFO-FLOW: Handling components in module [fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop.compgen.tcl 
INFO-FLOW: Found component ISPPipeline_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fifo_copy_17_17_1080_1920_1_s] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/fifo_copy_17_17_1080_1920_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST.compgen.tcl 
INFO-FLOW: Found component ISPPipeline_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP.compgen.tcl 
INFO-FLOW: Found component ISPPipeline_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP.compgen.tcl 
INFO-FLOW: Found component ISPPipeline_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP.compgen.tcl 
INFO-FLOW: Found component ISPPipeline_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s.compgen.tcl 
INFO-FLOW: Found component ISPPipeline_accel_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_tmp_hist_V_RAM_T2P_BRAM_1R1W.
INFO-FLOW: Append model ISPPipeline_accel_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_tmp_hist_V_RAM_T2P_BRAM_1R1W
INFO-FLOW: Handling components in module [AWBhistogram_17_17_1080_1920_1_1_1024_s] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogram_17_17_1080_1920_1_1_1024_s.compgen.tcl 
INFO-FLOW: Handling components in module [AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3.compgen.tcl 
INFO-FLOW: Found component ISPPipeline_accel_mux_32_32_1_1.
INFO-FLOW: Append model ISPPipeline_accel_mux_32_32_1_1
INFO-FLOW: Found component ISPPipeline_accel_mux_32_18_1_1.
INFO-FLOW: Append model ISPPipeline_accel_mux_32_18_1_1
INFO-FLOW: Found component ISPPipeline_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4.compgen.tcl 
INFO-FLOW: Found component ISPPipeline_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1.compgen.tcl 
INFO-FLOW: Found component ISPPipeline_accel_mul_mul_26s_18s_44_4_1.
INFO-FLOW: Append model ISPPipeline_accel_mul_mul_26s_18s_44_4_1
INFO-FLOW: Found component ISPPipeline_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s.compgen.tcl 
INFO-FLOW: Found component ISPPipeline_accel_fpext_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model ISPPipeline_accel_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: Found component ISPPipeline_accel_mul_22ns_21ns_43_4_1.
INFO-FLOW: Append model ISPPipeline_accel_mul_22ns_21ns_43_4_1
INFO-FLOW: Found component ISPPipeline_accel_mul_43ns_45ns_87_5_1.
INFO-FLOW: Append model ISPPipeline_accel_mul_43ns_45ns_87_5_1
INFO-FLOW: Found component ISPPipeline_accel_mul_40s_42ns_81_2_1.
INFO-FLOW: Append model ISPPipeline_accel_mul_40s_42ns_81_2_1
INFO-FLOW: Found component ISPPipeline_accel_sdiv_32ns_18s_26_36_seq_1.
INFO-FLOW: Append model ISPPipeline_accel_sdiv_32ns_18s_26_36_seq_1
INFO-FLOW: Found component ISPPipeline_accel_mul_mul_22ns_18s_40_4_1.
INFO-FLOW: Append model ISPPipeline_accel_mul_mul_22ns_18s_40_4_1
INFO-FLOW: Handling components in module [AWBNormalization_17_17_1080_1920_1_1_1024_s] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalization_17_17_1080_1920_1_1_1024_s.compgen.tcl 
INFO-FLOW: Handling components in module [fifo_awb_17_17_1080_1920_1_s] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/fifo_awb_17_17_1080_1920_1_s.compgen.tcl 
INFO-FLOW: Found component ISPPipeline_accel_fifo_w30_d2_S.
INFO-FLOW: Append model ISPPipeline_accel_fifo_w30_d2_S
INFO-FLOW: Handling components in module [function_awb_17_17_1080_1920_1_s] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/function_awb_17_17_1080_1920_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop.compgen.tcl 
INFO-FLOW: Found component ISPPipeline_accel_mul_10ns_30ns_39_2_1.
INFO-FLOW: Append model ISPPipeline_accel_mul_10ns_30ns_39_2_1
INFO-FLOW: Found component ISPPipeline_accel_mul_10ns_29s_39_2_1.
INFO-FLOW: Append model ISPPipeline_accel_mul_10ns_29s_39_2_1
INFO-FLOW: Found component ISPPipeline_accel_mul_mul_10ns_26s_36_4_1.
INFO-FLOW: Append model ISPPipeline_accel_mul_mul_10ns_26s_36_4_1
INFO-FLOW: Found component ISPPipeline_accel_mul_mul_10ns_23s_33_4_1.
INFO-FLOW: Append model ISPPipeline_accel_mul_mul_10ns_23s_33_4_1
INFO-FLOW: Found component ISPPipeline_accel_mul_mul_10ns_24s_34_4_1.
INFO-FLOW: Append model ISPPipeline_accel_mul_mul_10ns_24s_34_4_1
INFO-FLOW: Found component ISPPipeline_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s.compgen.tcl 
INFO-FLOW: Handling components in module [colorcorrectionmatrix_0_17_17_1080_1920_1_2_s] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/colorcorrectionmatrix_0_17_17_1080_1920_1_2_s.compgen.tcl 
INFO-FLOW: Handling components in module [xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1.compgen.tcl 
INFO-FLOW: Found component ISPPipeline_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL.compgen.tcl 
INFO-FLOW: Found component ISPPipeline_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s.compgen.tcl 
INFO-FLOW: Found component ISPPipeline_accel_mul_mul_11ns_12ns_22_4_1.
INFO-FLOW: Append model ISPPipeline_accel_mul_mul_11ns_12ns_22_4_1
INFO-FLOW: Found component ISPPipeline_accel_xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s_offset_buffer_V_RAM_AUTO_dEe.
INFO-FLOW: Append model ISPPipeline_accel_xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s_offset_buffer_V_RAM_AUTO_dEe
INFO-FLOW: Handling components in module [gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3.compgen.tcl 
INFO-FLOW: Found component ISPPipeline_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [gammacorrection_9_9_1080_1920_1_Pipeline_colLoop] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gammacorrection_9_9_1080_1920_1_Pipeline_colLoop.compgen.tcl 
INFO-FLOW: Found component ISPPipeline_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [gammacorrection_9_9_1080_1920_1_s] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gammacorrection_9_9_1080_1920_1_s.compgen.tcl 
INFO-FLOW: Found component ISPPipeline_accel_gammacorrection_9_9_1080_1920_1_s_lut_p_RAM_AUTO_1R1W.
INFO-FLOW: Append model ISPPipeline_accel_gammacorrection_9_9_1080_1920_1_s_lut_p_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi.compgen.tcl 
INFO-FLOW: Found component ISPPipeline_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ColorMat2AXIvideo_9_1080_1920_1_s] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ColorMat2AXIvideo_9_1080_1920_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [ISPpipeline] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPpipeline.compgen.tcl 
INFO-FLOW: Found component ISPPipeline_accel_fifo_w16_d5_S.
INFO-FLOW: Append model ISPPipeline_accel_fifo_w16_d5_S
INFO-FLOW: Found component ISPPipeline_accel_fifo_w16_d5_S.
INFO-FLOW: Append model ISPPipeline_accel_fifo_w16_d5_S
INFO-FLOW: Found component ISPPipeline_accel_fifo_w11_d6_S.
INFO-FLOW: Append model ISPPipeline_accel_fifo_w11_d6_S
INFO-FLOW: Found component ISPPipeline_accel_fifo_w11_d6_S.
INFO-FLOW: Append model ISPPipeline_accel_fifo_w11_d6_S
INFO-FLOW: Found component ISPPipeline_accel_fifo_w11_d2_S.
INFO-FLOW: Append model ISPPipeline_accel_fifo_w11_d2_S
INFO-FLOW: Found component ISPPipeline_accel_fifo_w11_d2_S.
INFO-FLOW: Append model ISPPipeline_accel_fifo_w11_d2_S
INFO-FLOW: Found component ISPPipeline_accel_fifo_w32_d6_S.
INFO-FLOW: Append model ISPPipeline_accel_fifo_w32_d6_S
INFO-FLOW: Found component ISPPipeline_accel_fifo_w11_d9_S.
INFO-FLOW: Append model ISPPipeline_accel_fifo_w11_d9_S
INFO-FLOW: Found component ISPPipeline_accel_fifo_w11_d9_S.
INFO-FLOW: Append model ISPPipeline_accel_fifo_w11_d9_S
INFO-FLOW: Found component ISPPipeline_accel_fifo_w11_d10_S.
INFO-FLOW: Append model ISPPipeline_accel_fifo_w11_d10_S
INFO-FLOW: Found component ISPPipeline_accel_fifo_w11_d10_S.
INFO-FLOW: Append model ISPPipeline_accel_fifo_w11_d10_S
INFO-FLOW: Found component ISPPipeline_accel_fifo_w11_d8_S.
INFO-FLOW: Append model ISPPipeline_accel_fifo_w11_d8_S
INFO-FLOW: Found component ISPPipeline_accel_fifo_w11_d8_S.
INFO-FLOW: Append model ISPPipeline_accel_fifo_w11_d8_S
INFO-FLOW: Found component ISPPipeline_accel_fifo_w11_d5_S.
INFO-FLOW: Append model ISPPipeline_accel_fifo_w11_d5_S
INFO-FLOW: Found component ISPPipeline_accel_fifo_w11_d5_S.
INFO-FLOW: Append model ISPPipeline_accel_fifo_w11_d5_S
INFO-FLOW: Found component ISPPipeline_accel_fifo_w11_d4_S.
INFO-FLOW: Append model ISPPipeline_accel_fifo_w11_d4_S
INFO-FLOW: Found component ISPPipeline_accel_fifo_w11_d4_S.
INFO-FLOW: Append model ISPPipeline_accel_fifo_w11_d4_S
INFO-FLOW: Found component ISPPipeline_accel_fifo_w11_d6_S.
INFO-FLOW: Append model ISPPipeline_accel_fifo_w11_d6_S
INFO-FLOW: Found component ISPPipeline_accel_fifo_w11_d6_S.
INFO-FLOW: Append model ISPPipeline_accel_fifo_w11_d6_S
INFO-FLOW: Found component ISPPipeline_accel_fifo_w10_d2_S.
INFO-FLOW: Append model ISPPipeline_accel_fifo_w10_d2_S
INFO-FLOW: Found component ISPPipeline_accel_fifo_w11_d2_S.
INFO-FLOW: Append model ISPPipeline_accel_fifo_w11_d2_S
INFO-FLOW: Found component ISPPipeline_accel_fifo_w11_d2_S.
INFO-FLOW: Append model ISPPipeline_accel_fifo_w11_d2_S
INFO-FLOW: Found component ISPPipeline_accel_fifo_w10_d2_S.
INFO-FLOW: Append model ISPPipeline_accel_fifo_w10_d2_S
INFO-FLOW: Found component ISPPipeline_accel_fifo_w10_d2_S.
INFO-FLOW: Append model ISPPipeline_accel_fifo_w10_d2_S
INFO-FLOW: Found component ISPPipeline_accel_fifo_w30_d2_S_x.
INFO-FLOW: Append model ISPPipeline_accel_fifo_w30_d2_S_x
INFO-FLOW: Found component ISPPipeline_accel_fifo_w30_d2_S_x.
INFO-FLOW: Append model ISPPipeline_accel_fifo_w30_d2_S_x
INFO-FLOW: Found component ISPPipeline_accel_fifo_w11_d2_S.
INFO-FLOW: Append model ISPPipeline_accel_fifo_w11_d2_S
INFO-FLOW: Found component ISPPipeline_accel_fifo_w11_d2_S.
INFO-FLOW: Append model ISPPipeline_accel_fifo_w11_d2_S
INFO-FLOW: Found component ISPPipeline_accel_fifo_w30_d2_S_x.
INFO-FLOW: Append model ISPPipeline_accel_fifo_w30_d2_S_x
INFO-FLOW: Found component ISPPipeline_accel_fifo_w24_d2_S.
INFO-FLOW: Append model ISPPipeline_accel_fifo_w24_d2_S
INFO-FLOW: Found component ISPPipeline_accel_fifo_w24_d2_S.
INFO-FLOW: Append model ISPPipeline_accel_fifo_w24_d2_S
INFO-FLOW: Found component ISPPipeline_accel_start_for_blackLevelCorrection_13_1080_1920_1_16_15_1_9_U0.
INFO-FLOW: Append model ISPPipeline_accel_start_for_blackLevelCorrection_13_1080_1920_1_16_15_1_9_U0
INFO-FLOW: Found component ISPPipeline_accel_start_for_colorcorrectionmatrix_0_17_17_1080_1920_1_2_U0.
INFO-FLOW: Append model ISPPipeline_accel_start_for_colorcorrectionmatrix_0_17_17_1080_1920_1_2_U0
INFO-FLOW: Handling components in module [ISPPipeline_accel] ... 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.compgen.tcl 
INFO-FLOW: Found component ISPPipeline_accel_p_ZL9hist0_awb_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model ISPPipeline_accel_p_ZL9hist0_awb_0_RAM_AUTO_1R1W
INFO-FLOW: Found component ISPPipeline_accel_CTRL_s_axi.
INFO-FLOW: Append model ISPPipeline_accel_CTRL_s_axi
INFO-FLOW: Found component ISPPipeline_accel_regslice_both.
INFO-FLOW: Append model ISPPipeline_accel_regslice_both
INFO-FLOW: Found component ISPPipeline_accel_regslice_both.
INFO-FLOW: Append model ISPPipeline_accel_regslice_both
INFO-FLOW: Found component ISPPipeline_accel_regslice_both.
INFO-FLOW: Append model ISPPipeline_accel_regslice_both
INFO-FLOW: Found component ISPPipeline_accel_regslice_both.
INFO-FLOW: Append model ISPPipeline_accel_regslice_both
INFO-FLOW: Found component ISPPipeline_accel_regslice_both.
INFO-FLOW: Append model ISPPipeline_accel_regslice_both
INFO-FLOW: Found component ISPPipeline_accel_regslice_both.
INFO-FLOW: Append model ISPPipeline_accel_regslice_both
INFO-FLOW: Found component ISPPipeline_accel_regslice_both.
INFO-FLOW: Append model ISPPipeline_accel_regslice_both
INFO-FLOW: Found component ISPPipeline_accel_regslice_both.
INFO-FLOW: Append model ISPPipeline_accel_regslice_both
INFO-FLOW: Found component ISPPipeline_accel_regslice_both.
INFO-FLOW: Append model ISPPipeline_accel_regslice_both
INFO-FLOW: Found component ISPPipeline_accel_regslice_both.
INFO-FLOW: Append model ISPPipeline_accel_regslice_both
INFO-FLOW: Found component ISPPipeline_accel_regslice_both.
INFO-FLOW: Append model ISPPipeline_accel_regslice_both
INFO-FLOW: Found component ISPPipeline_accel_regslice_both.
INFO-FLOW: Append model ISPPipeline_accel_regslice_both
INFO-FLOW: Found component ISPPipeline_accel_regslice_both.
INFO-FLOW: Append model ISPPipeline_accel_regslice_both
INFO-FLOW: Found component ISPPipeline_accel_regslice_both.
INFO-FLOW: Append model ISPPipeline_accel_regslice_both
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model ISPpipeline_Block_entry1_proc
INFO-FLOW: Append model AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt
INFO-FLOW: Append model AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat
INFO-FLOW: Append model AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt
INFO-FLOW: Append model AXIVideo2BayerMat_13_1080_1920_1_s
INFO-FLOW: Append model blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1
INFO-FLOW: Append model blackLevelCorrection_13_1080_1920_1_16_15_1_9
INFO-FLOW: Append model gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop
INFO-FLOW: Append model gaincontrol_3_13_1080_1920_1_s
INFO-FLOW: Append model demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1
INFO-FLOW: Append model demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero
INFO-FLOW: Append model rb_kernel_ap_uint_10_5_s
INFO-FLOW: Append model g_kernel_ap_uint_10_5_s
INFO-FLOW: Append model rgb_bgr_kernel_ap_uint_10_5_s
INFO-FLOW: Append model rgr_bgb_kernel_ap_uint_10_5_s
INFO-FLOW: Append model demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop
INFO-FLOW: Append model demosaicing_3_13_17_1080_1920_1_false_s
INFO-FLOW: Append model fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop
INFO-FLOW: Append model fifo_copy_17_17_1080_1920_1_s
INFO-FLOW: Append model AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST
INFO-FLOW: Append model AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP
INFO-FLOW: Append model AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP
INFO-FLOW: Append model AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP
INFO-FLOW: Append model AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s
INFO-FLOW: Append model AWBhistogram_17_17_1080_1920_1_1_1024_s
INFO-FLOW: Append model AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3
INFO-FLOW: Append model AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4
INFO-FLOW: Append model AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1
INFO-FLOW: Append model AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s
INFO-FLOW: Append model AWBNormalization_17_17_1080_1920_1_1_1024_s
INFO-FLOW: Append model fifo_awb_17_17_1080_1920_1_s
INFO-FLOW: Append model function_awb_17_17_1080_1920_1_s
INFO-FLOW: Append model xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop
INFO-FLOW: Append model xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s
INFO-FLOW: Append model colorcorrectionmatrix_0_17_17_1080_1920_1_2_s
INFO-FLOW: Append model xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1
INFO-FLOW: Append model xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL
INFO-FLOW: Append model xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s
INFO-FLOW: Append model gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3
INFO-FLOW: Append model gammacorrection_9_9_1080_1920_1_Pipeline_colLoop
INFO-FLOW: Append model gammacorrection_9_9_1080_1920_1_s
INFO-FLOW: Append model ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi
INFO-FLOW: Append model ColorMat2AXIvideo_9_1080_1920_1_s
INFO-FLOW: Append model ISPpipeline
INFO-FLOW: Append model ISPPipeline_accel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: ISPPipeline_accel_fmul_32ns_32ns_32_8_max_dsp_1 ISPPipeline_accel_uitofp_32ns_32_7_no_dsp_1 ISPPipeline_accel_flow_control_loop_pipe_sequential_init ISPPipeline_accel_flow_control_loop_pipe_sequential_init ISPPipeline_accel_flow_control_loop_pipe_sequential_init ISPPipeline_accel_mul_mul_10ns_16ns_26_4_1 ISPPipeline_accel_flow_control_loop_pipe_sequential_init ISPPipeline_accel_mul_mul_11ns_11ns_22_4_1 ISPPipeline_accel_mul_mul_16ns_10ns_26_4_1 ISPPipeline_accel_flow_control_loop_pipe_sequential_init ISPPipeline_accel_flow_control_loop_pipe_sequential_init ISPPipeline_accel_flow_control_loop_pipe_sequential_init ISPPipeline_accel_mux_42_10_1_1 ISPPipeline_accel_flow_control_loop_pipe_sequential_init ISPPipeline_accel_demosaicing_3_13_17_1080_1920_1_false_s_linebuffer_V_RAM_T2P_BRAM_1R1W ISPPipeline_accel_flow_control_loop_pipe_sequential_init ISPPipeline_accel_flow_control_loop_pipe_sequential_init ISPPipeline_accel_flow_control_loop_pipe_sequential_init ISPPipeline_accel_flow_control_loop_pipe_sequential_init ISPPipeline_accel_flow_control_loop_pipe_sequential_init ISPPipeline_accel_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_tmp_hist_V_RAM_T2P_BRAM_1R1W ISPPipeline_accel_mux_32_32_1_1 ISPPipeline_accel_mux_32_18_1_1 ISPPipeline_accel_flow_control_loop_pipe_sequential_init ISPPipeline_accel_flow_control_loop_pipe_sequential_init ISPPipeline_accel_mul_mul_26s_18s_44_4_1 ISPPipeline_accel_flow_control_loop_pipe_sequential_init ISPPipeline_accel_fpext_32ns_64_2_no_dsp_1 ISPPipeline_accel_mul_22ns_21ns_43_4_1 ISPPipeline_accel_mul_43ns_45ns_87_5_1 ISPPipeline_accel_mul_40s_42ns_81_2_1 ISPPipeline_accel_sdiv_32ns_18s_26_36_seq_1 ISPPipeline_accel_mul_mul_22ns_18s_40_4_1 ISPPipeline_accel_fifo_w30_d2_S ISPPipeline_accel_mul_10ns_30ns_39_2_1 ISPPipeline_accel_mul_10ns_29s_39_2_1 ISPPipeline_accel_mul_mul_10ns_26s_36_4_1 ISPPipeline_accel_mul_mul_10ns_23s_33_4_1 ISPPipeline_accel_mul_mul_10ns_24s_34_4_1 ISPPipeline_accel_flow_control_loop_pipe_sequential_init ISPPipeline_accel_flow_control_loop_pipe_sequential_init ISPPipeline_accel_flow_control_loop_pipe_sequential_init ISPPipeline_accel_mul_mul_11ns_12ns_22_4_1 ISPPipeline_accel_xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s_offset_buffer_V_RAM_AUTO_dEe ISPPipeline_accel_flow_control_loop_pipe_sequential_init ISPPipeline_accel_flow_control_loop_pipe_sequential_init ISPPipeline_accel_gammacorrection_9_9_1080_1920_1_s_lut_p_RAM_AUTO_1R1W ISPPipeline_accel_flow_control_loop_pipe_sequential_init ISPPipeline_accel_fifo_w16_d5_S ISPPipeline_accel_fifo_w16_d5_S ISPPipeline_accel_fifo_w11_d6_S ISPPipeline_accel_fifo_w11_d6_S ISPPipeline_accel_fifo_w11_d2_S ISPPipeline_accel_fifo_w11_d2_S ISPPipeline_accel_fifo_w32_d6_S ISPPipeline_accel_fifo_w11_d9_S ISPPipeline_accel_fifo_w11_d9_S ISPPipeline_accel_fifo_w11_d10_S ISPPipeline_accel_fifo_w11_d10_S ISPPipeline_accel_fifo_w11_d8_S ISPPipeline_accel_fifo_w11_d8_S ISPPipeline_accel_fifo_w11_d5_S ISPPipeline_accel_fifo_w11_d5_S ISPPipeline_accel_fifo_w11_d4_S ISPPipeline_accel_fifo_w11_d4_S ISPPipeline_accel_fifo_w11_d6_S ISPPipeline_accel_fifo_w11_d6_S ISPPipeline_accel_fifo_w10_d2_S ISPPipeline_accel_fifo_w11_d2_S ISPPipeline_accel_fifo_w11_d2_S ISPPipeline_accel_fifo_w10_d2_S ISPPipeline_accel_fifo_w10_d2_S ISPPipeline_accel_fifo_w30_d2_S_x ISPPipeline_accel_fifo_w30_d2_S_x ISPPipeline_accel_fifo_w11_d2_S ISPPipeline_accel_fifo_w11_d2_S ISPPipeline_accel_fifo_w30_d2_S_x ISPPipeline_accel_fifo_w24_d2_S ISPPipeline_accel_fifo_w24_d2_S ISPPipeline_accel_start_for_blackLevelCorrection_13_1080_1920_1_16_15_1_9_U0 ISPPipeline_accel_start_for_colorcorrectionmatrix_0_17_17_1080_1920_1_2_U0 ISPPipeline_accel_p_ZL9hist0_awb_0_RAM_AUTO_1R1W ISPPipeline_accel_CTRL_s_axi ISPPipeline_accel_regslice_both ISPPipeline_accel_regslice_both ISPPipeline_accel_regslice_both ISPPipeline_accel_regslice_both ISPPipeline_accel_regslice_both ISPPipeline_accel_regslice_both ISPPipeline_accel_regslice_both ISPPipeline_accel_regslice_both ISPPipeline_accel_regslice_both ISPPipeline_accel_regslice_both ISPPipeline_accel_regslice_both ISPPipeline_accel_regslice_both ISPPipeline_accel_regslice_both ISPPipeline_accel_regslice_both entry_proc ISPpipeline_Block_entry1_proc AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt AXIVideo2BayerMat_13_1080_1920_1_s blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1 blackLevelCorrection_13_1080_1920_1_16_15_1_9 gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop gaincontrol_3_13_1080_1920_1_s demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1 demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero rb_kernel_ap_uint_10_5_s g_kernel_ap_uint_10_5_s rgb_bgr_kernel_ap_uint_10_5_s rgr_bgb_kernel_ap_uint_10_5_s demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop demosaicing_3_13_17_1080_1920_1_false_s fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop fifo_copy_17_17_1080_1920_1_s AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s AWBhistogram_17_17_1080_1920_1_1_1024_s AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4 AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1 AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s AWBNormalization_17_17_1080_1920_1_1_1024_s fifo_awb_17_17_1080_1920_1_s function_awb_17_17_1080_1920_1_s xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s colorcorrectionmatrix_0_17_17_1080_1920_1_2_s xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1 xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 gammacorrection_9_9_1080_1920_1_Pipeline_colLoop gammacorrection_9_9_1080_1920_1_s ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi ColorMat2AXIvideo_9_1080_1920_1_s ISPpipeline ISPPipeline_accel
INFO-FLOW: Generating /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model ISPPipeline_accel_fmul_32ns_32ns_32_8_max_dsp_1
INFO-FLOW: To file: write model ISPPipeline_accel_uitofp_32ns_32_7_no_dsp_1
INFO-FLOW: To file: write model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ISPPipeline_accel_mul_mul_10ns_16ns_26_4_1
INFO-FLOW: To file: write model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ISPPipeline_accel_mul_mul_11ns_11ns_22_4_1
INFO-FLOW: To file: write model ISPPipeline_accel_mul_mul_16ns_10ns_26_4_1
INFO-FLOW: To file: write model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ISPPipeline_accel_mux_42_10_1_1
INFO-FLOW: To file: write model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ISPPipeline_accel_demosaicing_3_13_17_1080_1920_1_false_s_linebuffer_V_RAM_T2P_BRAM_1R1W
INFO-FLOW: To file: write model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ISPPipeline_accel_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_tmp_hist_V_RAM_T2P_BRAM_1R1W
INFO-FLOW: To file: write model ISPPipeline_accel_mux_32_32_1_1
INFO-FLOW: To file: write model ISPPipeline_accel_mux_32_18_1_1
INFO-FLOW: To file: write model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ISPPipeline_accel_mul_mul_26s_18s_44_4_1
INFO-FLOW: To file: write model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ISPPipeline_accel_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model ISPPipeline_accel_mul_22ns_21ns_43_4_1
INFO-FLOW: To file: write model ISPPipeline_accel_mul_43ns_45ns_87_5_1
INFO-FLOW: To file: write model ISPPipeline_accel_mul_40s_42ns_81_2_1
INFO-FLOW: To file: write model ISPPipeline_accel_sdiv_32ns_18s_26_36_seq_1
INFO-FLOW: To file: write model ISPPipeline_accel_mul_mul_22ns_18s_40_4_1
INFO-FLOW: To file: write model ISPPipeline_accel_fifo_w30_d2_S
INFO-FLOW: To file: write model ISPPipeline_accel_mul_10ns_30ns_39_2_1
INFO-FLOW: To file: write model ISPPipeline_accel_mul_10ns_29s_39_2_1
INFO-FLOW: To file: write model ISPPipeline_accel_mul_mul_10ns_26s_36_4_1
INFO-FLOW: To file: write model ISPPipeline_accel_mul_mul_10ns_23s_33_4_1
INFO-FLOW: To file: write model ISPPipeline_accel_mul_mul_10ns_24s_34_4_1
INFO-FLOW: To file: write model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ISPPipeline_accel_mul_mul_11ns_12ns_22_4_1
INFO-FLOW: To file: write model ISPPipeline_accel_xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s_offset_buffer_V_RAM_AUTO_dEe
INFO-FLOW: To file: write model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ISPPipeline_accel_gammacorrection_9_9_1080_1920_1_s_lut_p_RAM_AUTO_1R1W
INFO-FLOW: To file: write model ISPPipeline_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ISPPipeline_accel_fifo_w16_d5_S
INFO-FLOW: To file: write model ISPPipeline_accel_fifo_w16_d5_S
INFO-FLOW: To file: write model ISPPipeline_accel_fifo_w11_d6_S
INFO-FLOW: To file: write model ISPPipeline_accel_fifo_w11_d6_S
INFO-FLOW: To file: write model ISPPipeline_accel_fifo_w11_d2_S
INFO-FLOW: To file: write model ISPPipeline_accel_fifo_w11_d2_S
INFO-FLOW: To file: write model ISPPipeline_accel_fifo_w32_d6_S
INFO-FLOW: To file: write model ISPPipeline_accel_fifo_w11_d9_S
INFO-FLOW: To file: write model ISPPipeline_accel_fifo_w11_d9_S
INFO-FLOW: To file: write model ISPPipeline_accel_fifo_w11_d10_S
INFO-FLOW: To file: write model ISPPipeline_accel_fifo_w11_d10_S
INFO-FLOW: To file: write model ISPPipeline_accel_fifo_w11_d8_S
INFO-FLOW: To file: write model ISPPipeline_accel_fifo_w11_d8_S
INFO-FLOW: To file: write model ISPPipeline_accel_fifo_w11_d5_S
INFO-FLOW: To file: write model ISPPipeline_accel_fifo_w11_d5_S
INFO-FLOW: To file: write model ISPPipeline_accel_fifo_w11_d4_S
INFO-FLOW: To file: write model ISPPipeline_accel_fifo_w11_d4_S
INFO-FLOW: To file: write model ISPPipeline_accel_fifo_w11_d6_S
INFO-FLOW: To file: write model ISPPipeline_accel_fifo_w11_d6_S
INFO-FLOW: To file: write model ISPPipeline_accel_fifo_w10_d2_S
INFO-FLOW: To file: write model ISPPipeline_accel_fifo_w11_d2_S
INFO-FLOW: To file: write model ISPPipeline_accel_fifo_w11_d2_S
INFO-FLOW: To file: write model ISPPipeline_accel_fifo_w10_d2_S
INFO-FLOW: To file: write model ISPPipeline_accel_fifo_w10_d2_S
INFO-FLOW: To file: write model ISPPipeline_accel_fifo_w30_d2_S_x
INFO-FLOW: To file: write model ISPPipeline_accel_fifo_w30_d2_S_x
INFO-FLOW: To file: write model ISPPipeline_accel_fifo_w11_d2_S
INFO-FLOW: To file: write model ISPPipeline_accel_fifo_w11_d2_S
INFO-FLOW: To file: write model ISPPipeline_accel_fifo_w30_d2_S_x
INFO-FLOW: To file: write model ISPPipeline_accel_fifo_w24_d2_S
INFO-FLOW: To file: write model ISPPipeline_accel_fifo_w24_d2_S
INFO-FLOW: To file: write model ISPPipeline_accel_start_for_blackLevelCorrection_13_1080_1920_1_16_15_1_9_U0
INFO-FLOW: To file: write model ISPPipeline_accel_start_for_colorcorrectionmatrix_0_17_17_1080_1920_1_2_U0
INFO-FLOW: To file: write model ISPPipeline_accel_p_ZL9hist0_awb_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model ISPPipeline_accel_CTRL_s_axi
INFO-FLOW: To file: write model ISPPipeline_accel_regslice_both
INFO-FLOW: To file: write model ISPPipeline_accel_regslice_both
INFO-FLOW: To file: write model ISPPipeline_accel_regslice_both
INFO-FLOW: To file: write model ISPPipeline_accel_regslice_both
INFO-FLOW: To file: write model ISPPipeline_accel_regslice_both
INFO-FLOW: To file: write model ISPPipeline_accel_regslice_both
INFO-FLOW: To file: write model ISPPipeline_accel_regslice_both
INFO-FLOW: To file: write model ISPPipeline_accel_regslice_both
INFO-FLOW: To file: write model ISPPipeline_accel_regslice_both
INFO-FLOW: To file: write model ISPPipeline_accel_regslice_both
INFO-FLOW: To file: write model ISPPipeline_accel_regslice_both
INFO-FLOW: To file: write model ISPPipeline_accel_regslice_both
INFO-FLOW: To file: write model ISPPipeline_accel_regslice_both
INFO-FLOW: To file: write model ISPPipeline_accel_regslice_both
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model ISPpipeline_Block_entry1_proc
INFO-FLOW: To file: write model AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt
INFO-FLOW: To file: write model AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat
INFO-FLOW: To file: write model AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt
INFO-FLOW: To file: write model AXIVideo2BayerMat_13_1080_1920_1_s
INFO-FLOW: To file: write model blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1
INFO-FLOW: To file: write model blackLevelCorrection_13_1080_1920_1_16_15_1_9
INFO-FLOW: To file: write model gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop
INFO-FLOW: To file: write model gaincontrol_3_13_1080_1920_1_s
INFO-FLOW: To file: write model demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1
INFO-FLOW: To file: write model demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero
INFO-FLOW: To file: write model rb_kernel_ap_uint_10_5_s
INFO-FLOW: To file: write model g_kernel_ap_uint_10_5_s
INFO-FLOW: To file: write model rgb_bgr_kernel_ap_uint_10_5_s
INFO-FLOW: To file: write model rgr_bgb_kernel_ap_uint_10_5_s
INFO-FLOW: To file: write model demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop
INFO-FLOW: To file: write model demosaicing_3_13_17_1080_1920_1_false_s
INFO-FLOW: To file: write model fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop
INFO-FLOW: To file: write model fifo_copy_17_17_1080_1920_1_s
INFO-FLOW: To file: write model AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST
INFO-FLOW: To file: write model AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP
INFO-FLOW: To file: write model AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP
INFO-FLOW: To file: write model AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP
INFO-FLOW: To file: write model AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s
INFO-FLOW: To file: write model AWBhistogram_17_17_1080_1920_1_1_1024_s
INFO-FLOW: To file: write model AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3
INFO-FLOW: To file: write model AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4
INFO-FLOW: To file: write model AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1
INFO-FLOW: To file: write model AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s
INFO-FLOW: To file: write model AWBNormalization_17_17_1080_1920_1_1_1024_s
INFO-FLOW: To file: write model fifo_awb_17_17_1080_1920_1_s
INFO-FLOW: To file: write model function_awb_17_17_1080_1920_1_s
INFO-FLOW: To file: write model xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop
INFO-FLOW: To file: write model xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s
INFO-FLOW: To file: write model colorcorrectionmatrix_0_17_17_1080_1920_1_2_s
INFO-FLOW: To file: write model xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1
INFO-FLOW: To file: write model xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL
INFO-FLOW: To file: write model xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s
INFO-FLOW: To file: write model gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3
INFO-FLOW: To file: write model gammacorrection_9_9_1080_1920_1_Pipeline_colLoop
INFO-FLOW: To file: write model gammacorrection_9_9_1080_1920_1_s
INFO-FLOW: To file: write model ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi
INFO-FLOW: To file: write model ColorMat2AXIvideo_9_1080_1920_1_s
INFO-FLOW: To file: write model ISPpipeline
INFO-FLOW: To file: write model ISPPipeline_accel
INFO-FLOW: Generating /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.300 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/vhdl' dstVlogDir='/home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/vlog' tclDir='/home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db' modelList='ISPPipeline_accel_fmul_32ns_32ns_32_8_max_dsp_1
ISPPipeline_accel_uitofp_32ns_32_7_no_dsp_1
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_mul_mul_10ns_16ns_26_4_1
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_mul_mul_11ns_11ns_22_4_1
ISPPipeline_accel_mul_mul_16ns_10ns_26_4_1
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_mux_42_10_1_1
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_demosaicing_3_13_17_1080_1920_1_false_s_linebuffer_V_RAM_T2P_BRAM_1R1W
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_tmp_hist_V_RAM_T2P_BRAM_1R1W
ISPPipeline_accel_mux_32_32_1_1
ISPPipeline_accel_mux_32_18_1_1
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_mul_mul_26s_18s_44_4_1
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_fpext_32ns_64_2_no_dsp_1
ISPPipeline_accel_mul_22ns_21ns_43_4_1
ISPPipeline_accel_mul_43ns_45ns_87_5_1
ISPPipeline_accel_mul_40s_42ns_81_2_1
ISPPipeline_accel_sdiv_32ns_18s_26_36_seq_1
ISPPipeline_accel_mul_mul_22ns_18s_40_4_1
ISPPipeline_accel_fifo_w30_d2_S
ISPPipeline_accel_mul_10ns_30ns_39_2_1
ISPPipeline_accel_mul_10ns_29s_39_2_1
ISPPipeline_accel_mul_mul_10ns_26s_36_4_1
ISPPipeline_accel_mul_mul_10ns_23s_33_4_1
ISPPipeline_accel_mul_mul_10ns_24s_34_4_1
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_mul_mul_11ns_12ns_22_4_1
ISPPipeline_accel_xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s_offset_buffer_V_RAM_AUTO_dEe
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_gammacorrection_9_9_1080_1920_1_s_lut_p_RAM_AUTO_1R1W
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_fifo_w16_d5_S
ISPPipeline_accel_fifo_w16_d5_S
ISPPipeline_accel_fifo_w11_d6_S
ISPPipeline_accel_fifo_w11_d6_S
ISPPipeline_accel_fifo_w11_d2_S
ISPPipeline_accel_fifo_w11_d2_S
ISPPipeline_accel_fifo_w32_d6_S
ISPPipeline_accel_fifo_w11_d9_S
ISPPipeline_accel_fifo_w11_d9_S
ISPPipeline_accel_fifo_w11_d10_S
ISPPipeline_accel_fifo_w11_d10_S
ISPPipeline_accel_fifo_w11_d8_S
ISPPipeline_accel_fifo_w11_d8_S
ISPPipeline_accel_fifo_w11_d5_S
ISPPipeline_accel_fifo_w11_d5_S
ISPPipeline_accel_fifo_w11_d4_S
ISPPipeline_accel_fifo_w11_d4_S
ISPPipeline_accel_fifo_w11_d6_S
ISPPipeline_accel_fifo_w11_d6_S
ISPPipeline_accel_fifo_w10_d2_S
ISPPipeline_accel_fifo_w11_d2_S
ISPPipeline_accel_fifo_w11_d2_S
ISPPipeline_accel_fifo_w10_d2_S
ISPPipeline_accel_fifo_w10_d2_S
ISPPipeline_accel_fifo_w30_d2_S_x
ISPPipeline_accel_fifo_w30_d2_S_x
ISPPipeline_accel_fifo_w11_d2_S
ISPPipeline_accel_fifo_w11_d2_S
ISPPipeline_accel_fifo_w30_d2_S_x
ISPPipeline_accel_fifo_w24_d2_S
ISPPipeline_accel_fifo_w24_d2_S
ISPPipeline_accel_start_for_blackLevelCorrection_13_1080_1920_1_16_15_1_9_U0
ISPPipeline_accel_start_for_colorcorrectionmatrix_0_17_17_1080_1920_1_2_U0
ISPPipeline_accel_p_ZL9hist0_awb_0_RAM_AUTO_1R1W
ISPPipeline_accel_CTRL_s_axi
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
entry_proc
ISPpipeline_Block_entry1_proc
AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt
AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat
AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt
AXIVideo2BayerMat_13_1080_1920_1_s
blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1
blackLevelCorrection_13_1080_1920_1_16_15_1_9
gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop
gaincontrol_3_13_1080_1920_1_s
demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1
demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero
rb_kernel_ap_uint_10_5_s
g_kernel_ap_uint_10_5_s
rgb_bgr_kernel_ap_uint_10_5_s
rgr_bgb_kernel_ap_uint_10_5_s
demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop
demosaicing_3_13_17_1080_1920_1_false_s
fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop
fifo_copy_17_17_1080_1920_1_s
AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST
AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP
AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP
AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP
AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s
AWBhistogram_17_17_1080_1920_1_1_1024_s
AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3
AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4
AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1
AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s
AWBNormalization_17_17_1080_1920_1_1_1024_s
fifo_awb_17_17_1080_1920_1_s
function_awb_17_17_1080_1920_1_s
xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop
xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s
colorcorrectionmatrix_0_17_17_1080_1920_1_2_s
xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1
xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL
xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s
gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3
gammacorrection_9_9_1080_1920_1_Pipeline_colLoop
gammacorrection_9_9_1080_1920_1_s
ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi
ColorMat2AXIvideo_9_1080_1920_1_s
ISPpipeline
ISPPipeline_accel
' expOnly='0'
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/entry_proc.compgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPpipeline_Block_entry1_proc.compgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt.compgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat.compgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt.compgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_s.compgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1.compgen.tcl 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/blackLevelCorrection_13_1080_1920_1_16_15_1_9.compgen.tcl 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop.compgen.tcl 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gaincontrol_3_13_1080_1920_1_s.compgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1.compgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero.compgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/rb_kernel_ap_uint_10_5_s.compgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/g_kernel_ap_uint_10_5_s.compgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/rgb_bgr_kernel_ap_uint_10_5_s.compgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/rgr_bgb_kernel_ap_uint_10_5_s.compgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop.compgen.tcl 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_3_13_17_1080_1920_1_false_s.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'ISPPipeline_accel_demosaicing_3_13_17_1080_1920_1_false_s_linebuffer_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop.compgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/fifo_copy_17_17_1080_1920_1_s.compgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST.compgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP.compgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP.compgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP.compgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'ISPPipeline_accel_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_tmp_hist_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogram_17_17_1080_1920_1_1_1024_s.compgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3.compgen.tcl 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4.compgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1.compgen.tcl 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s.compgen.tcl 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalization_17_17_1080_1920_1_1_1024_s.compgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/fifo_awb_17_17_1080_1920_1_s.compgen.tcl 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'impop_data_U(ISPPipeline_accel_fifo_w30_d2_S)' using Shift Registers.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/function_awb_17_17_1080_1920_1_s.compgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop.compgen.tcl 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s.compgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/colorcorrectionmatrix_0_17_17_1080_1920_1_2_s.compgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1.compgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL.compgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s.compgen.tcl 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'ISPPipeline_accel_xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s_offset_buffer_V_RAM_AUTO_dEe_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3.compgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gammacorrection_9_9_1080_1920_1_Pipeline_colLoop.compgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gammacorrection_9_9_1080_1920_1_s.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'ISPPipeline_accel_gammacorrection_9_9_1080_1920_1_s_lut_p_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi.compgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ColorMat2AXIvideo_9_1080_1920_1_s.compgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPpipeline.compgen.tcl 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rgain_c_U(ISPPipeline_accel_fifo_w16_d5_S)' using Shift Registers.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'bgain_c_U(ISPPipeline_accel_fifo_w16_d5_S)' using Shift Registers.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ltm_in_cols_c24_channel_U(ISPPipeline_accel_fifo_w11_d6_S)' using Shift Registers.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ltm_in_rows_c23_channel_U(ISPPipeline_accel_fifo_w11_d6_S)' using Shift Registers.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'imgInput1_cols_c22_channel_U(ISPPipeline_accel_fifo_w11_d2_S)' using Shift Registers.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'imgInput1_rows_c21_channel_U(ISPPipeline_accel_fifo_w11_d2_S)' using Shift Registers.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'thresh_loc_channel_U(ISPPipeline_accel_fifo_w32_d6_S)' using Shift Registers.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'aecin_cols_channel_U(ISPPipeline_accel_fifo_w11_d9_S)' using Shift Registers.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'aecin_rows_channel_U(ISPPipeline_accel_fifo_w11_d9_S)' using Shift Registers.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_cols_channel_U(ISPPipeline_accel_fifo_w11_d10_S)' using Shift Registers.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_rows_channel_U(ISPPipeline_accel_fifo_w11_d10_S)' using Shift Registers.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'lsc_out_cols_channel_U(ISPPipeline_accel_fifo_w11_d8_S)' using Shift Registers.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'lsc_out_rows_channel_U(ISPPipeline_accel_fifo_w11_d8_S)' using Shift Registers.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'gain_out_cols_channel_U(ISPPipeline_accel_fifo_w11_d5_S)' using Shift Registers.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'gain_out_rows_channel_U(ISPPipeline_accel_fifo_w11_d5_S)' using Shift Registers.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'imgInput2_cols_channel_U(ISPPipeline_accel_fifo_w11_d4_S)' using Shift Registers.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'imgInput2_rows_channel_U(ISPPipeline_accel_fifo_w11_d4_S)' using Shift Registers.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'demosaic_out_rows_channel_U(ISPPipeline_accel_fifo_w11_d6_S)' using Shift Registers.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'demosaic_out_cols_channel_U(ISPPipeline_accel_fifo_w11_d6_S)' using Shift Registers.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'imgInput1_data_U(ISPPipeline_accel_fifo_w10_d2_S)' using Shift Registers.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'imgInput1_rows_c_U(ISPPipeline_accel_fifo_w11_d2_S)' using Shift Registers.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'imgInput1_cols_c_U(ISPPipeline_accel_fifo_w11_d2_S)' using Shift Registers.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'imgInput2_data_U(ISPPipeline_accel_fifo_w10_d2_S)' using Shift Registers.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'gain_out_data_U(ISPPipeline_accel_fifo_w10_d2_S)' using Shift Registers.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'demosaic_out_data_U(ISPPipeline_accel_fifo_w30_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ltm_in_data_U(ISPPipeline_accel_fifo_w30_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ltm_in_rows_c_U(ISPPipeline_accel_fifo_w11_d2_S)' using Shift Registers.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ltm_in_cols_c_U(ISPPipeline_accel_fifo_w11_d2_S)' using Shift Registers.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'lsc_out_data_U(ISPPipeline_accel_fifo_w30_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'aecin_data_U(ISPPipeline_accel_fifo_w24_d2_S)' using Shift Registers.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_data_U(ISPPipeline_accel_fifo_w24_d2_S)' using Shift Registers.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_blackLevelCorrection_13_1080_1920_1_16_15_1_9_U0_U(ISPPipeline_accel_start_for_blackLevelCorrection_13_1080_1920_1_16_15_1_9_U0)' using Shift Registers.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_colorcorrectionmatrix_0_17_17_1080_1920_1_2_U0_U(ISPPipeline_accel_start_for_colorcorrectionmatrix_0_17_17_1080_1920_1_2_U0)' using Shift Registers.
Command         ap_source done; 1.54 sec.
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'ISPPipeline_accel_p_ZL9hist0_awb_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute           source ./CTRL.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.93 seconds. CPU system time: 0.14 seconds. Elapsed time: 5.15 seconds; current allocated memory: 1.257 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='ISPPipeline_accel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt
INFO-FLOW: No bind nodes found for module_name AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt
INFO-FLOW: No bind nodes found for module_name AWBhistogram_17_17_1080_1920_1_1_1024_s
INFO-FLOW: No bind nodes found for module_name AWBNormalization_17_17_1080_1920_1_1_1024_s
INFO-FLOW: No bind nodes found for module_name function_awb_17_17_1080_1920_1_s
INFO-FLOW: No bind nodes found for module_name colorcorrectionmatrix_0_17_17_1080_1920_1_2_s
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute         get_config_op mul -impl 
Execute         get_config_op mul -latency 
Execute         get_config_op mul -precision 
Execute         get_config_op add -impl 
Execute         get_config_op add -latency 
Execute         get_config_op add -precision 
Execute         get_config_op sub -impl 
Execute         get_config_op sub -latency 
Execute         get_config_op sub -precision 
Execute         get_config_op fadd -impl 
Execute         get_config_op fadd -latency 
Execute         get_config_op fadd -precision 
Execute         get_config_op fsub -impl 
Execute         get_config_op fsub -latency 
Execute         get_config_op fsub -precision 
Execute         get_config_op fdiv -impl 
Execute         get_config_op fdiv -latency 
Execute         get_config_op fdiv -precision 
Execute         get_config_op fexp -impl 
Execute         get_config_op fexp -latency 
Execute         get_config_op fexp -precision 
Execute         get_config_op flog -impl 
Execute         get_config_op flog -latency 
Execute         get_config_op flog -precision 
Execute         get_config_op fmul -impl 
Execute         get_config_op fmul -latency 
Execute         get_config_op fmul -precision 
Execute         get_config_op frsqrt -impl 
Execute         get_config_op frsqrt -latency 
Execute         get_config_op frsqrt -precision 
Execute         get_config_op frecip -impl 
Execute         get_config_op frecip -latency 
Execute         get_config_op frecip -precision 
Execute         get_config_op fsqrt -impl 
Execute         get_config_op fsqrt -latency 
Execute         get_config_op fsqrt -precision 
Execute         get_config_op dadd -impl 
Execute         get_config_op dadd -latency 
Execute         get_config_op dadd -precision 
Execute         get_config_op dsub -impl 
Execute         get_config_op dsub -latency 
Execute         get_config_op dsub -precision 
Execute         get_config_op ddiv -impl 
Execute         get_config_op ddiv -latency 
Execute         get_config_op ddiv -precision 
Execute         get_config_op dexp -impl 
Execute         get_config_op dexp -latency 
Execute         get_config_op dexp -precision 
Execute         get_config_op dlog -impl 
Execute         get_config_op dlog -latency 
Execute         get_config_op dlog -precision 
Execute         get_config_op dmul -impl 
Execute         get_config_op dmul -latency 
Execute         get_config_op dmul -precision 
Execute         get_config_op drsqrt -impl 
Execute         get_config_op drsqrt -latency 
Execute         get_config_op drsqrt -precision 
Execute         get_config_op drecip -impl 
Execute         get_config_op drecip -latency 
Execute         get_config_op drecip -precision 
Execute         get_config_op dsqrt -impl 
Execute         get_config_op dsqrt -latency 
Execute         get_config_op dsqrt -precision 
Execute         get_config_op hadd -impl 
Execute         get_config_op hadd -latency 
Execute         get_config_op hadd -precision 
Execute         get_config_op hsub -impl 
Execute         get_config_op hsub -latency 
Execute         get_config_op hsub -precision 
Execute         get_config_op hdiv -impl 
Execute         get_config_op hdiv -latency 
Execute         get_config_op hdiv -precision 
Execute         get_config_op hmul -impl 
Execute         get_config_op hmul -latency 
Execute         get_config_op hmul -precision 
Execute         get_config_op hsqrt -impl 
Execute         get_config_op hsqrt -latency 
Execute         get_config_op hsqrt -precision 
Execute         get_config_op facc -impl 
Execute         get_config_op facc -latency 
Execute         get_config_op facc -precision 
Execute         get_config_op fmacc -impl 
Execute         get_config_op fmacc -latency 
Execute         get_config_op fmacc -precision 
Execute         get_config_op fmadd -impl 
Execute         get_config_op fmadd -latency 
Execute         get_config_op fmadd -precision 
Execute         get_config_storage fifo -auto_srl_max_bits 
Execute         get_config_storage fifo -auto_srl_max_depth 
Execute         get_config_storage fifo -impl 
Execute         get_solution -flow_target 
Execute         get_config_array_partition -complete_threshold 
Execute         get_config_array_partition -throughput_driven 
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -ignore_long_run_time 
Execute         get_config_compile -name_max_length 
Execute         get_config_compile -no_signed_zeros 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -pipeline_style 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pre_tcl 
Execute         get_config_compile -unsafe_math_optimizations 
Execute         get_config_dataflow -default_channel 
Execute         get_config_dataflow -disable_fifo_sizing_opt 
Execute         get_config_dataflow -fifo_depth 
Execute         get_config_dataflow -override_user_fifo_depth 
Execute         get_config_dataflow -scalar_fifo_depth 
Execute         get_config_dataflow -start_fifo_depth 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_dataflow -strict_stable_sync 
Execute         get_config_dataflow -task_level_fifo_depth 
Execute         get_config_debug -directory 
Execute         get_config_debug -enable 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         get_config_export -format 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_export -ipname 
Execute         get_config_export -library 
Execute         get_config_export -output 
Execute         get_config_export -rtl 
Execute         get_config_export -taxonomy 
Execute         get_config_export -vendor 
Execute         get_config_export -version 
Execute         get_config_export -vivado_clock 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_max_timing_paths 
Execute         get_config_export -vivado_optimization_level 
Execute         get_config_export -vivado_pblock 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_export -vivado_report_level 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_interface -clock_enable 
Execute         get_config_interface -default_slave_interface 
Execute         get_config_interface -m_axi_addr64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_buffer_impl 
Execute         get_config_interface -m_axi_conservative_mode 
Execute         get_config_interface -m_axi_flush_mode 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -register_io 
Execute         get_config_interface -s_axilite_auto_restart_counter 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -s_axilite_interrupt_mode 
Execute         get_config_interface -s_axilite_mailbox 
Execute         get_config_interface -s_axilite_status_regs 
Execute         get_config_interface -s_axilite_sw_reset 
Execute         get_config_rtl -deadlock_detection 
Execute         get_config_rtl -header 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -mult_keep_attribute 
Execute         get_config_rtl -register_all_io 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -reset 
Execute         get_config_rtl -reset_async 
Execute         get_config_rtl -reset_level 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='ISPPipeline_accel_fmul_32ns_32ns_32_8_max_dsp_1
ISPPipeline_accel_uitofp_32ns_32_7_no_dsp_1
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_mul_mul_10ns_16ns_26_4_1
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_mul_mul_11ns_11ns_22_4_1
ISPPipeline_accel_mul_mul_16ns_10ns_26_4_1
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_mux_42_10_1_1
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_demosaicing_3_13_17_1080_1920_1_false_s_linebuffer_V_RAM_T2P_BRAM_1R1W
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_tmp_hist_V_RAM_T2P_BRAM_1R1W
ISPPipeline_accel_mux_32_32_1_1
ISPPipeline_accel_mux_32_18_1_1
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_mul_mul_26s_18s_44_4_1
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_fpext_32ns_64_2_no_dsp_1
ISPPipeline_accel_mul_22ns_21ns_43_4_1
ISPPipeline_accel_mul_43ns_45ns_87_5_1
ISPPipeline_accel_mul_40s_42ns_81_2_1
ISPPipeline_accel_sdiv_32ns_18s_26_36_seq_1
ISPPipeline_accel_mul_mul_22ns_18s_40_4_1
ISPPipeline_accel_fifo_w30_d2_S
ISPPipeline_accel_mul_10ns_30ns_39_2_1
ISPPipeline_accel_mul_10ns_29s_39_2_1
ISPPipeline_accel_mul_mul_10ns_26s_36_4_1
ISPPipeline_accel_mul_mul_10ns_23s_33_4_1
ISPPipeline_accel_mul_mul_10ns_24s_34_4_1
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_mul_mul_11ns_12ns_22_4_1
ISPPipeline_accel_xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s_offset_buffer_V_RAM_AUTO_dEe
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_gammacorrection_9_9_1080_1920_1_s_lut_p_RAM_AUTO_1R1W
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_fifo_w16_d5_S
ISPPipeline_accel_fifo_w16_d5_S
ISPPipeline_accel_fifo_w11_d6_S
ISPPipeline_accel_fifo_w11_d6_S
ISPPipeline_accel_fifo_w11_d2_S
ISPPipeline_accel_fifo_w11_d2_S
ISPPipeline_accel_fifo_w32_d6_S
ISPPipeline_accel_fifo_w11_d9_S
ISPPipeline_accel_fifo_w11_d9_S
ISPPipeline_accel_fifo_w11_d10_S
ISPPipeline_accel_fifo_w11_d10_S
ISPPipeline_accel_fifo_w11_d8_S
ISPPipeline_accel_fifo_w11_d8_S
ISPPipeline_accel_fifo_w11_d5_S
ISPPipeline_accel_fifo_w11_d5_S
ISPPipeline_accel_fifo_w11_d4_S
ISPPipeline_accel_fifo_w11_d4_S
ISPPipeline_accel_fifo_w11_d6_S
ISPPipeline_accel_fifo_w11_d6_S
ISPPipeline_accel_fifo_w10_d2_S
ISPPipeline_accel_fifo_w11_d2_S
ISPPipeline_accel_fifo_w11_d2_S
ISPPipeline_accel_fifo_w10_d2_S
ISPPipeline_accel_fifo_w10_d2_S
ISPPipeline_accel_fifo_w30_d2_S_x
ISPPipeline_accel_fifo_w30_d2_S_x
ISPPipeline_accel_fifo_w11_d2_S
ISPPipeline_accel_fifo_w11_d2_S
ISPPipeline_accel_fifo_w30_d2_S_x
ISPPipeline_accel_fifo_w24_d2_S
ISPPipeline_accel_fifo_w24_d2_S
ISPPipeline_accel_start_for_blackLevelCorrection_13_1080_1920_1_16_15_1_9_U0
ISPPipeline_accel_start_for_colorcorrectionmatrix_0_17_17_1080_1920_1_2_U0
ISPPipeline_accel_p_ZL9hist0_awb_0_RAM_AUTO_1R1W
ISPPipeline_accel_CTRL_s_axi
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
entry_proc
ISPpipeline_Block_entry1_proc
AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt
AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat
AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt
AXIVideo2BayerMat_13_1080_1920_1_s
blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1
blackLevelCorrection_13_1080_1920_1_16_15_1_9
gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop
gaincontrol_3_13_1080_1920_1_s
demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1
demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero
rb_kernel_ap_uint_10_5_s
g_kernel_ap_uint_10_5_s
rgb_bgr_kernel_ap_uint_10_5_s
rgr_bgb_kernel_ap_uint_10_5_s
demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop
demosaicing_3_13_17_1080_1920_1_false_s
fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop
fifo_copy_17_17_1080_1920_1_s
AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST
AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP
AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP
AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP
AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s
AWBhistogram_17_17_1080_1920_1_1_1024_s
AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3
AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4
AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1
AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s
AWBNormalization_17_17_1080_1920_1_1_1024_s
fifo_awb_17_17_1080_1920_1_s
function_awb_17_17_1080_1920_1_s
xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop
xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s
colorcorrectionmatrix_0_17_17_1080_1920_1_2_s
xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1
xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL
xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s
gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3
gammacorrection_9_9_1080_1920_1_Pipeline_colLoop
gammacorrection_9_9_1080_1920_1_s
ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi
ColorMat2AXIvideo_9_1080_1920_1_s
ISPpipeline
ISPPipeline_accel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/global.setting.tcl 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/top-io-be.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.compgen.dataonly.tcl 
Execute         get_config_interface -s_axilite_interrupt_mode 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.compgen.dataonly.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         get_config_export -vendor 
Execute         get_config_export -library 
Execute         get_config_export -version 
Execute         get_config_export -ipname 
Execute         get_config_export -taxonomy 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/entry_proc.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPpipeline_Block_entry1_proc.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_s.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/blackLevelCorrection_13_1080_1920_1_16_15_1_9.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gaincontrol_3_13_1080_1920_1_s.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/rb_kernel_ap_uint_10_5_s.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/g_kernel_ap_uint_10_5_s.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/rgb_bgr_kernel_ap_uint_10_5_s.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/rgr_bgb_kernel_ap_uint_10_5_s.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_3_13_17_1080_1920_1_false_s.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/fifo_copy_17_17_1080_1920_1_s.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogram_17_17_1080_1920_1_1_1024_s.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalization_17_17_1080_1920_1_1_1024_s.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/fifo_awb_17_17_1080_1920_1_s.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/function_awb_17_17_1080_1920_1_s.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/colorcorrectionmatrix_0_17_17_1080_1920_1_2_s.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gammacorrection_9_9_1080_1920_1_Pipeline_colLoop.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gammacorrection_9_9_1080_1920_1_s.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ColorMat2AXIvideo_9_1080_1920_1_s.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPpipeline.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.tbgen.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.constraint.tcl 
Execute         sc_get_clocks ISPPipeline_accel 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_debug -directory 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/impl/misc/ISPPipeline_accel_fmul_32ns_32ns_32_8_max_dsp_1_ip.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/impl/misc/ISPPipeline_accel_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute         source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/impl/misc/ISPPipeline_accel_uitofp_32ns_32_7_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME CTRL_s_axi_U SOURCE {} VARIABLE {} MODULE ISPPipeline_accel LOOP {} BUNDLEDNAME CTRL DSP 0 BRAM 1 URAM 0}} report_dict {TOPINST ISPPipeline_accel MODULE2INSTS {ISPPipeline_accel ISPPipeline_accel ISPpipeline grp_ISPpipeline_fu_189 entry_proc entry_proc_U0 ISPpipeline_Block_entry1_proc ISPpipeline_Block_entry1_proc_U0 AXIVideo2BayerMat_13_1080_1920_1_s AXIVideo2BayerMat_13_1080_1920_1_U0 AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt grp_AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt_fu_181 AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat grp_AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat_fu_201 AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt grp_AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt_fu_228 blackLevelCorrection_13_1080_1920_1_16_15_1_9 blackLevelCorrection_13_1080_1920_1_16_15_1_9_U0 blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1 grp_blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1_fu_46 gaincontrol_3_13_1080_1920_1_s gaincontrol_3_13_1080_1920_1_U0 gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop grp_gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop_fu_82 demosaicing_3_13_17_1080_1920_1_false_s demosaicing_3_13_17_1080_1920_1_false_U0 demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1 grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298 demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310 demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322 rb_kernel_ap_uint_10_5_s grp_rb_kernel_ap_uint_10_5_s_fu_571 g_kernel_ap_uint_10_5_s grp_g_kernel_ap_uint_10_5_s_fu_586 rgb_bgr_kernel_ap_uint_10_5_s grp_rgb_bgr_kernel_ap_uint_10_5_s_fu_601 rgr_bgb_kernel_ap_uint_10_5_s grp_rgr_bgb_kernel_ap_uint_10_5_s_fu_618 function_awb_17_17_1080_1920_1_s function_awb_17_17_1080_1920_1_U0 fifo_copy_17_17_1080_1920_1_s grp_fifo_copy_17_17_1080_1920_1_s_fu_156 fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop grp_fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop_fu_54 fifo_awb_17_17_1080_1920_1_s grp_fifo_awb_17_17_1080_1920_1_s_fu_168 AWBhistogram_17_17_1080_1920_1_1_1024_s AWBhistogram_17_17_1080_1920_1_1_1024_U0 AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_fu_64 AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258 AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268 AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284 AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323 AWBNormalization_17_17_1080_1920_1_1_1024_s AWBNormalization_17_17_1080_1920_1_1_1024_U0 AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s_fu_50 AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254 AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4 grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272 AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1 grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1_fu_294 colorcorrectionmatrix_0_17_17_1080_1920_1_2_s colorcorrectionmatrix_0_17_17_1080_1920_1_2_U0 xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s grp_xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s_fu_44 xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop grp_xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop_fu_54 xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s xf_QuatizationDithering_17_9_1080_1920_256_1024_1_U0 xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1 grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1_fu_54 xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_62 gammacorrection_9_9_1080_1920_1_s gammacorrection_9_9_1080_1920_1_U0 gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 grp_gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3_fu_80 gammacorrection_9_9_1080_1920_1_Pipeline_colLoop grp_gammacorrection_9_9_1080_1920_1_Pipeline_colLoop_fu_92 ColorMat2AXIvideo_9_1080_1920_1_s ColorMat2AXIvideo_9_1080_1920_1_U0 ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi grp_ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi_fu_82} INST2MODULE {ISPPipeline_accel ISPPipeline_accel grp_ISPpipeline_fu_189 ISPpipeline entry_proc_U0 entry_proc ISPpipeline_Block_entry1_proc_U0 ISPpipeline_Block_entry1_proc AXIVideo2BayerMat_13_1080_1920_1_U0 AXIVideo2BayerMat_13_1080_1920_1_s grp_AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt_fu_181 AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt grp_AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat_fu_201 AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat grp_AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt_fu_228 AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt blackLevelCorrection_13_1080_1920_1_16_15_1_9_U0 blackLevelCorrection_13_1080_1920_1_16_15_1_9 grp_blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1_fu_46 blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1 gaincontrol_3_13_1080_1920_1_U0 gaincontrol_3_13_1080_1920_1_s grp_gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop_fu_82 gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop demosaicing_3_13_17_1080_1920_1_false_U0 demosaicing_3_13_17_1080_1920_1_false_s grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298 demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1 grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310 demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322 demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop grp_rb_kernel_ap_uint_10_5_s_fu_571 rb_kernel_ap_uint_10_5_s grp_g_kernel_ap_uint_10_5_s_fu_586 g_kernel_ap_uint_10_5_s grp_rgb_bgr_kernel_ap_uint_10_5_s_fu_601 rgb_bgr_kernel_ap_uint_10_5_s grp_rgr_bgb_kernel_ap_uint_10_5_s_fu_618 rgr_bgb_kernel_ap_uint_10_5_s function_awb_17_17_1080_1920_1_U0 function_awb_17_17_1080_1920_1_s grp_fifo_copy_17_17_1080_1920_1_s_fu_156 fifo_copy_17_17_1080_1920_1_s grp_fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop_fu_54 fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop grp_fifo_awb_17_17_1080_1920_1_s_fu_168 fifo_awb_17_17_1080_1920_1_s AWBhistogram_17_17_1080_1920_1_1_1024_U0 AWBhistogram_17_17_1080_1920_1_1_1024_s grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_fu_64 AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258 AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268 AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284 AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323 AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP AWBNormalization_17_17_1080_1920_1_1_1024_U0 AWBNormalization_17_17_1080_1920_1_1_1024_s grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s_fu_50 AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254 AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272 AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4 grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1_fu_294 AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1 colorcorrectionmatrix_0_17_17_1080_1920_1_2_U0 colorcorrectionmatrix_0_17_17_1080_1920_1_2_s grp_xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s_fu_44 xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s grp_xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop_fu_54 xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop xf_QuatizationDithering_17_9_1080_1920_256_1024_1_U0 xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1_fu_54 xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1 grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_62 xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL gammacorrection_9_9_1080_1920_1_U0 gammacorrection_9_9_1080_1920_1_s grp_gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3_fu_80 gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 grp_gammacorrection_9_9_1080_1920_1_Pipeline_colLoop_fu_92 gammacorrection_9_9_1080_1920_1_Pipeline_colLoop ColorMat2AXIvideo_9_1080_1920_1_U0 ColorMat2AXIvideo_9_1080_1920_1_s grp_ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi_fu_82 ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi} INSTDATA {ISPPipeline_accel {DEPTH 1 CHILDREN grp_ISPpipeline_fu_189} grp_ISPpipeline_fu_189 {DEPTH 2 CHILDREN {entry_proc_U0 ISPpipeline_Block_entry1_proc_U0 AXIVideo2BayerMat_13_1080_1920_1_U0 blackLevelCorrection_13_1080_1920_1_16_15_1_9_U0 gaincontrol_3_13_1080_1920_1_U0 demosaicing_3_13_17_1080_1920_1_false_U0 function_awb_17_17_1080_1920_1_U0 colorcorrectionmatrix_0_17_17_1080_1920_1_2_U0 xf_QuatizationDithering_17_9_1080_1920_256_1024_1_U0 gammacorrection_9_9_1080_1920_1_U0 ColorMat2AXIvideo_9_1080_1920_1_U0}} entry_proc_U0 {DEPTH 3 CHILDREN {}} ISPpipeline_Block_entry1_proc_U0 {DEPTH 3 CHILDREN {}} AXIVideo2BayerMat_13_1080_1920_1_U0 {DEPTH 3 CHILDREN {grp_AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt_fu_181 grp_AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat_fu_201 grp_AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt_fu_228}} grp_AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt_fu_181 {DEPTH 4 CHILDREN {}} grp_AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat_fu_201 {DEPTH 4 CHILDREN {}} grp_AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt_fu_228 {DEPTH 4 CHILDREN {}} blackLevelCorrection_13_1080_1920_1_16_15_1_9_U0 {DEPTH 3 CHILDREN grp_blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1_fu_46} grp_blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1_fu_46 {DEPTH 4 CHILDREN {}} gaincontrol_3_13_1080_1920_1_U0 {DEPTH 3 CHILDREN grp_gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop_fu_82} grp_gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop_fu_82 {DEPTH 4 CHILDREN {}} demosaicing_3_13_17_1080_1920_1_false_U0 {DEPTH 3 CHILDREN {grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298 grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310 grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322}} grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298 {DEPTH 4 CHILDREN {}} grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310 {DEPTH 4 CHILDREN {}} grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322 {DEPTH 4 CHILDREN {grp_rb_kernel_ap_uint_10_5_s_fu_571 grp_g_kernel_ap_uint_10_5_s_fu_586 grp_rgb_bgr_kernel_ap_uint_10_5_s_fu_601 grp_rgr_bgb_kernel_ap_uint_10_5_s_fu_618}} grp_rb_kernel_ap_uint_10_5_s_fu_571 {DEPTH 5 CHILDREN {}} grp_g_kernel_ap_uint_10_5_s_fu_586 {DEPTH 5 CHILDREN {}} grp_rgb_bgr_kernel_ap_uint_10_5_s_fu_601 {DEPTH 5 CHILDREN {}} grp_rgr_bgb_kernel_ap_uint_10_5_s_fu_618 {DEPTH 5 CHILDREN {}} function_awb_17_17_1080_1920_1_U0 {DEPTH 3 CHILDREN {grp_fifo_copy_17_17_1080_1920_1_s_fu_156 grp_fifo_awb_17_17_1080_1920_1_s_fu_168}} grp_fifo_copy_17_17_1080_1920_1_s_fu_156 {DEPTH 4 CHILDREN grp_fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop_fu_54} grp_fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop_fu_54 {DEPTH 5 CHILDREN {}} grp_fifo_awb_17_17_1080_1920_1_s_fu_168 {DEPTH 4 CHILDREN {AWBhistogram_17_17_1080_1920_1_1_1024_U0 AWBNormalization_17_17_1080_1920_1_1_1024_U0}} AWBhistogram_17_17_1080_1920_1_1_1024_U0 {DEPTH 5 CHILDREN grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_fu_64} grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_fu_64 {DEPTH 6 CHILDREN {grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258 grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268 grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284 grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323}} grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258 {DEPTH 7 CHILDREN {}} grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268 {DEPTH 7 CHILDREN {}} grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284 {DEPTH 7 CHILDREN {}} grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323 {DEPTH 7 CHILDREN {}} AWBNormalization_17_17_1080_1920_1_1_1024_U0 {DEPTH 5 CHILDREN grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s_fu_50} grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s_fu_50 {DEPTH 6 CHILDREN {grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254 grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272 grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1_fu_294}} grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254 {DEPTH 7 CHILDREN {}} grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272 {DEPTH 7 CHILDREN {}} grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1_fu_294 {DEPTH 7 CHILDREN {}} colorcorrectionmatrix_0_17_17_1080_1920_1_2_U0 {DEPTH 3 CHILDREN grp_xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s_fu_44} grp_xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s_fu_44 {DEPTH 4 CHILDREN grp_xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop_fu_54} grp_xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop_fu_54 {DEPTH 5 CHILDREN {}} xf_QuatizationDithering_17_9_1080_1920_256_1024_1_U0 {DEPTH 3 CHILDREN {grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1_fu_54 grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_62}} grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1_fu_54 {DEPTH 4 CHILDREN {}} grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_62 {DEPTH 4 CHILDREN {}} gammacorrection_9_9_1080_1920_1_U0 {DEPTH 3 CHILDREN {grp_gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3_fu_80 grp_gammacorrection_9_9_1080_1920_1_Pipeline_colLoop_fu_92}} grp_gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3_fu_80 {DEPTH 4 CHILDREN {}} grp_gammacorrection_9_9_1080_1920_1_Pipeline_colLoop_fu_92 {DEPTH 4 CHILDREN {}} ColorMat2AXIvideo_9_1080_1920_1_U0 {DEPTH 3 CHILDREN grp_ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi_fu_82} grp_ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi_fu_82 {DEPTH 4 CHILDREN {}}} MODULEDATA {ISPpipeline_Block_entry1_proc {BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U5 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364 VARIABLE thresh LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}}} AREA {DSP 3 BRAM 0 URAM 0}} AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_4_fu_197_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:67 VARIABLE j_4 LOOP loop_col_zxi2mat BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} AXIVideo2BayerMat_13_1080_1920_1_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_8_fu_284_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:61 VARIABLE i_8 LOOP loop_row_axi2mat BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_5_fu_101_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:91 VARIABLE i_5 LOOP VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_128_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542 VARIABLE ret_V LOOP VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_10ns_16ns_26_4_1_U59 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V LOOP VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 1 BRAM 0 URAM 0}} blackLevelCorrection_13_1080_1920_1_16_15_1_9 {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_11ns_11ns_22_4_1_U64 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:82 VARIABLE LoopCount LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 2 BRAM 0 URAM 0}} gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_V_6_fu_127_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE j_V_6 LOOP ColLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16ns_10ns_26_4_1_U70 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540 VARIABLE ret_V LOOP ColLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16ns_10ns_26_4_1_U71 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540 VARIABLE ret_V_39 LOOP ColLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 2 BRAM 0 URAM 0}} gaincontrol_3_13_1080_1920_1_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_V_6_fu_112_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE i_V_6 LOOP RowLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln265_fu_178_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:265 VARIABLE add_ln265 LOOP LineBuffer_VITIS_LOOP_269_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln265_1_fu_204_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:265 VARIABLE add_ln265_1 LOOP LineBuffer_VITIS_LOOP_269_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln269_fu_222_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:269 VARIABLE add_ln269 LOOP LineBuffer_VITIS_LOOP_269_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln318_fu_158_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:318 VARIABLE add_ln318 LOOP Zero BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rb_kernel_ap_uint_10_5_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_36_fu_120_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541 VARIABLE ret_V_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1541_fu_138_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541 VARIABLE add_ln1541 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_37_fu_148_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541 VARIABLE ret_V_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln75_fu_210_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:75 VARIABLE sub_ln75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_38_fu_162_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541 VARIABLE ret_V_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1541_11_fu_180_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541 VARIABLE add_ln1541_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_190_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541 VARIABLE ret_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t3_fu_252_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:78 VARIABLE t3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln79_fu_262_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:79 VARIABLE sub_ln79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_282_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:80 VARIABLE add_ln80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln80_fu_296_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:80 VARIABLE sub_ln80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln80_1_fu_325_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:80 VARIABLE sub_ln80_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} g_kernel_ap_uint_10_5_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_43_fu_108_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541 VARIABLE ret_V_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1541_fu_126_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541 VARIABLE add_ln1541 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_44_fu_136_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541 VARIABLE ret_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_45_fu_154_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541 VARIABLE ret_V_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1541_15_fu_172_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541 VARIABLE add_ln1541_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_182_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541 VARIABLE ret_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_fu_200_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:61 VARIABLE sub_ln61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_220_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:64 VARIABLE add_ln64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln64_fu_234_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:64 VARIABLE sub_ln64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln64_1_fu_267_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:64 VARIABLE sub_ln64_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} rgb_bgr_kernel_ap_uint_10_5_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_128_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541 VARIABLE ret_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_31_fu_156_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541 VARIABLE ret_V_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1541_fu_174_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541 VARIABLE add_ln1541 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_32_fu_184_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541 VARIABLE ret_V_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1541_6_fu_202_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541 VARIABLE add_ln1541_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_29_fu_212_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541 VARIABLE ret_V_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_30_fu_226_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541 VARIABLE ret_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_fu_248_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:115 VARIABLE add_ln115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_1_fu_258_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:115 VARIABLE add_ln115_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_2_fu_278_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:115 VARIABLE add_ln115_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln116_fu_291_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:116 VARIABLE sub_ln116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln116_1_fu_315_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:116 VARIABLE sub_ln116_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln116_2_fu_338_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:116 VARIABLE sub_ln116_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} rgr_bgb_kernel_ap_uint_10_5_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_128_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541 VARIABLE ret_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_25_fu_142_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541 VARIABLE ret_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1541_fu_160_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541 VARIABLE add_ln1541 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_26_fu_170_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541 VARIABLE ret_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1541_2_fu_188_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541 VARIABLE add_ln1541_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_23_fu_198_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541 VARIABLE ret_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_24_fu_212_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541 VARIABLE ret_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_fu_248_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:97 VARIABLE add_ln97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_1_fu_258_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:97 VARIABLE add_ln97_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_2_fu_278_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:97 VARIABLE add_ln97_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln98_fu_291_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:98 VARIABLE sub_ln98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln98_1_fu_315_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:98 VARIABLE sub_ln98_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln98_2_fu_338_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:98 VARIABLE sub_ln98_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln344_fu_742_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344 VARIABLE add_ln344 LOOP Col_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln406_fu_768_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:406 VARIABLE add_ln406 LOOP Col_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} demosaicing_3_13_17_1080_1920_1_false_s {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA yes RTLNAME linebuffer_V_U SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:242 VARIABLE linebuffer_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA yes RTLNAME linebuffer_V_1_U SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:242 VARIABLE linebuffer_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA yes RTLNAME linebuffer_V_2_U SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:242 VARIABLE linebuffer_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA yes RTLNAME linebuffer_V_3_U SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:242 VARIABLE linebuffer_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub161_fu_393_p2 SOURCE {} VARIABLE sub161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub219_fu_399_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:265 VARIABLE sub219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_421_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:285 VARIABLE i_3 LOOP Row_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln285_fu_716_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:285 VARIABLE add_ln285 LOOP Row_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 8 URAM 0}} fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_V_2_fu_76_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE col_V_2 LOOP Col_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fifo_copy_17_17_1080_1920_1_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME row_V_2_fu_76_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE row_V_2 LOOP Row_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln445_fu_92_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:445 VARIABLE add_ln445 LOOP INITIALIZE_HIST BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_fu_148_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886 LOOP HIST_INITIALIZE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_acc_6_fu_939_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:546 VARIABLE tmp_acc_6 LOOP COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_acc1_6_fu_1008_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:547 VARIABLE tmp_acc1_6 LOOP COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_acc_7_fu_957_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:546 VARIABLE tmp_acc_7 LOOP COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_acc1_7_fu_1022_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:547 VARIABLE tmp_acc1_7 LOOP COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_acc_8_fu_975_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:546 VARIABLE tmp_acc_8 LOOP COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_acc1_8_fu_1036_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:547 VARIABLE tmp_acc1_8 LOOP COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_3_fu_596_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515 VARIABLE col_3 LOOP COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_fu_187_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886 LOOP MERGE_HIST_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME value_fu_208_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:601 VARIABLE value LOOP MERGE_HIST_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME value_3_fu_214_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:601 VARIABLE value_3 LOOP MERGE_HIST_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME value_4_fu_220_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:601 VARIABLE value_4 LOOP MERGE_HIST_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA yes RTLNAME tmp_hist_V_U SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:460 VARIABLE tmp_hist_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA yes RTLNAME tmp_hist_V_1_U SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:460 VARIABLE tmp_hist_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA yes RTLNAME tmp_hist_V_2_U SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:460 VARIABLE tmp_hist_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA yes RTLNAME tmp_hist1_V_U SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:461 VARIABLE tmp_hist1_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA yes RTLNAME tmp_hist1_V_1_U SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:461 VARIABLE tmp_hist1_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA yes RTLNAME tmp_hist1_V_2_U SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:461 VARIABLE tmp_hist1_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME row_2_fu_428_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:509 VARIABLE row_2 LOOP ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln515_fu_434_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515 VARIABLE add_ln515 LOOP ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 12 URAM 0}} AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_304_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541 VARIABLE ret_V LOOP VITIS_LOOP_319_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p1_V_2_fu_334_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE p1_V_2 LOOP VITIS_LOOP_319_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n1_V_fu_339_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE n1_V LOOP VITIS_LOOP_319_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME minValue_V_1_fu_357_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE minValue_V_1 LOOP VITIS_LOOP_319_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_fu_367_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542 VARIABLE ret_V LOOP VITIS_LOOP_329_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p2_V_3_fu_383_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE p2_V_3 LOOP VITIS_LOOP_329_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME n2_V_fu_388_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE n2_V LOOP VITIS_LOOP_329_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME maxValue_V_7_fu_406_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE maxValue_V_7 LOOP VITIS_LOOP_329_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_V_4_fu_183_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE col_V_4 LOOP Col_Loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME value_V_fu_229_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE value_V LOOP Col_Loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_26s_18s_44_4_1_U294 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_13 LOOP Col_Loop1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_14_fu_311_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_14 LOOP Col_Loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME value_V_1_fu_249_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE value_V_1 LOOP Col_Loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_26s_18s_44_4_1_U295 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_16 LOOP Col_Loop1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_17_fu_390_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_17 LOOP Col_Loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME value_V_2_fu_269_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE value_V_2 LOOP Col_Loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_26s_18s_44_4_1_U296 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_19 LOOP Col_Loop1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_20_fu_469_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_20 LOOP Col_Loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 3 BRAM 0 URAM 0}} AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_11ns_11ns_22_4_1_U314 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE total LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_1_fu_454_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_fu_472_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:610 VARIABLE F2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln616_fu_484_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616 VARIABLE add_ln616 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln616_fu_490_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616 VARIABLE sub_ln616 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_22ns_18s_40_4_1_U315 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_42ns_81_2_1_U310 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1349 VARIABLE mul_ln1349 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1349_fu_697_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1349 VARIABLE sub_ln1349 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1349_1_fu_726_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1349 VARIABLE sub_ln1349_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_761_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE ret_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_54_fu_633_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1394 VARIABLE ret_V_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_22ns_21ns_43_4_1_U308 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1349 VARIABLE r_V_24 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_43ns_45ns_87_5_1_U309 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1349 VARIABLE mul_ln1349_2 LOOP {} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln303_fu_806_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:303 VARIABLE add_ln303 LOOP VITIS_LOOP_303_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln859_fu_817_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE sub_ln859 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln859_1_fu_823_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE sub_ln859_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln859_2_fu_829_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE sub_ln859_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME row_V_4_fu_909_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE row_V_4 LOOP Row_Loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 17 BRAM 0 URAM 0}} fifo_awb_17_17_1080_1920_1_s {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME impop_data_U SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:217 VARIABLE impop_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 17 BRAM 12 URAM 0}} xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_V_2_fu_151_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE j_V_2 LOOP colLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_30ns_39_2_1_U370 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_1 LOOP colLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_29s_39_2_1_U371 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_3 LOOP colLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_10ns_26s_36_4_1_U374 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_5 LOOP colLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_10ns_26s_36_4_1_U375 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_6 LOOP colLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_30ns_39_2_1_U372 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_7 LOOP colLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_10ns_23s_33_4_1_U376 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_8 LOOP colLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_10ns_24s_34_4_1_U377 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_9 LOOP colLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_10ns_26s_36_4_1_U378 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_10 LOOP colLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_30ns_39_2_1_U373 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_11 LOOP colLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_12_fu_330_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE ret_V_12 LOOP colLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_13_fu_369_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE ret_V_13 LOOP colLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_415_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE ret_V LOOP colLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_15_fu_343_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE ret_V_15 LOOP colLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_16_fu_443_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE ret_V_16 LOOP colLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_6_fu_489_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE ret_V_6 LOOP colLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_18_fu_357_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE ret_V_18 LOOP colLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_19_fu_517_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE ret_V_19 LOOP colLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_10_fu_563_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE ret_V_10 LOOP colLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 9 BRAM 0 URAM 0}} xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_V_2_fu_76_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE i_V_2 LOOP rowLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 9 BRAM 0 URAM 0}} xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_fu_100_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:110 VARIABLE add_ln110 LOOP VITIS_LOOP_110_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_1_fu_339_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165 VARIABLE add_ln165_1 LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub232_fu_963_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170 VARIABLE sub232 LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME q_2nd_err_scale7_2_fu_440_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE q_2nd_err_scale7_2 LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_4_fu_544_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541 VARIABLE p_Val2_4 LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln204_fu_981_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:204 VARIABLE add_ln204 LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_2_fu_1021_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_2 LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_tmp_V_2_fu_1041_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE sum_tmp_V_2 LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME q_2nd_err_scale7_1_fu_611_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE q_2nd_err_scale7_1 LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_8_fu_721_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541 VARIABLE p_Val2_8 LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln204_1_fu_1122_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:204 VARIABLE add_ln204_1 LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_7_fu_1162_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_7 LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_tmp_V_1_fu_1182_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE sum_tmp_V_1 LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME q_2nd_err_scale7_fu_788_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE q_2nd_err_scale7 LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_12_fu_898_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541 VARIABLE p_Val2_12 LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln204_2_fu_1263_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:204 VARIABLE add_ln204_2 LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_12_fu_1303_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_12 LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_tmp_V_fu_1323_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE sum_tmp_V LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_index_fu_375_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170 VARIABLE col_index LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME offset_buffer_V_U SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:104 VARIABLE offset_buffer_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME offset_buffer_V_1_U SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:104 VARIABLE offset_buffer_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME offset_buffer_V_2_U SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:104 VARIABLE offset_buffer_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_fu_79_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165 VARIABLE add_ln165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_11ns_12ns_22_4_1_U407 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165 VARIABLE mul_ln165 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 1 BRAM 3 URAM 0}} gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1073_fu_152_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1073 VARIABLE add_ln1073 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_fu_178_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_218_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541 VARIABLE ret_V LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_V_fu_192_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE j_V LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} gammacorrection_9_9_1080_1920_1_Pipeline_colLoop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_V_4_fu_134_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE j_V_4 LOOP colLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} gammacorrection_9_9_1080_1920_1_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME lut_p_U SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:45 VARIABLE lut_p LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME lut_p_1_U SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:45 VARIABLE lut_p_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME lut_p_2_U SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:45 VARIABLE lut_p_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_V_4_fu_117_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE i_V_4 LOOP rowLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 3 URAM 0}} ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_2_fu_171_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:125 VARIABLE j_2 LOOP loop_col_mat2axi BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ColorMat2AXIvideo_9_1080_1920_1_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_109_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:108 VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_6_fu_139_p2 SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:120 VARIABLE i_6 LOOP loop_row_mat2axi BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ISPpipeline {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ltm_in_cols_c_U SOURCE {} VARIABLE ltm_in_cols_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ltm_in_rows_c_U SOURCE {} VARIABLE ltm_in_rows_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgInput1_cols_c_U SOURCE {} VARIABLE imgInput1_cols_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgInput1_rows_c_U SOURCE {} VARIABLE imgInput1_rows_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bgain_c_U SOURCE {} VARIABLE bgain_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME rgain_c_U SOURCE {} VARIABLE rgain_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgInput1_data_U SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:346 VARIABLE imgInput1_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgInput2_data_U SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:347 VARIABLE imgInput2_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME gain_out_data_U SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:349 VARIABLE gain_out_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME demosaic_out_data_U SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:350 VARIABLE demosaic_out_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ltm_in_data_U SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:352 VARIABLE ltm_in_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME lsc_out_data_U SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:353 VARIABLE lsc_out_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_dst_data_U SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:354 VARIABLE p_dst_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aecin_data_U SOURCE ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:355 VARIABLE aecin_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ltm_in_cols_c24_channel_U SOURCE {} VARIABLE ltm_in_cols_c24_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ltm_in_rows_c23_channel_U SOURCE {} VARIABLE ltm_in_rows_c23_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgInput1_cols_c22_channel_U SOURCE {} VARIABLE imgInput1_cols_c22_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgInput1_rows_c21_channel_U SOURCE {} VARIABLE imgInput1_rows_c21_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME thresh_loc_channel_U SOURCE {} VARIABLE thresh_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aecin_cols_channel_U SOURCE {} VARIABLE aecin_cols_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aecin_rows_channel_U SOURCE {} VARIABLE aecin_rows_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_dst_cols_channel_U SOURCE {} VARIABLE p_dst_cols_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_dst_rows_channel_U SOURCE {} VARIABLE p_dst_rows_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME lsc_out_cols_channel_U SOURCE {} VARIABLE lsc_out_cols_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME lsc_out_rows_channel_U SOURCE {} VARIABLE lsc_out_rows_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME gain_out_cols_channel_U SOURCE {} VARIABLE gain_out_cols_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME gain_out_rows_channel_U SOURCE {} VARIABLE gain_out_rows_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgInput2_cols_channel_U SOURCE {} VARIABLE imgInput2_cols_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgInput2_rows_channel_U SOURCE {} VARIABLE imgInput2_rows_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME demosaic_out_rows_channel_U SOURCE {} VARIABLE demosaic_out_rows_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME demosaic_out_cols_channel_U SOURCE {} VARIABLE demosaic_out_cols_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 34 BRAM 26 URAM 0}} ISPPipeline_accel {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL9hist0_awb_0_U SOURCE {} VARIABLE p_ZL9hist0_awb_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL9hist0_awb_1_U SOURCE {} VARIABLE p_ZL9hist0_awb_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL9hist0_awb_2_U SOURCE {} VARIABLE p_ZL9hist0_awb_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL9hist1_awb_0_U SOURCE {} VARIABLE p_ZL9hist1_awb_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL9hist1_awb_1_U SOURCE {} VARIABLE p_ZL9hist1_awb_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL9hist1_awb_2_U SOURCE {} VARIABLE p_ZL9hist1_awb_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 34 BRAM 39 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt {AREA {DSP 0 BRAM 0 URAM 0}} AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt {AREA {DSP 0 BRAM 0 URAM 0}} AWBhistogram_17_17_1080_1920_1_1_1024_s {AREA {DSP 0 BRAM 12 URAM 0}} AWBNormalization_17_17_1080_1920_1_1_1024_s {AREA {DSP 17 BRAM 0 URAM 0}} function_awb_17_17_1080_1920_1_s {AREA {DSP 17 BRAM 12 URAM 0}} colorcorrectionmatrix_0_17_17_1080_1920_1_2_s {AREA {DSP 9 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.4 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.33 seconds; current allocated memory: 1.274 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for ISPPipeline_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for ISPPipeline_accel.
Execute         syn_report -model ISPPipeline_accel -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 308.74 MHz
Command       autosyn done; 41.7 sec.
Command     csynth_design done; 123.61 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 109.88 seconds. CPU system time: 4.37 seconds. Elapsed time: 123.61 seconds; current allocated memory: 853.668 MB.
Execute     export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=ISPPipeline_accel xml_exists=0
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.tbgen.tcl 
Execute       get_config_rtl -deadlock_detection 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.tbgen.tcl 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to ISPPipeline_accel
Execute       get_config_rtl -deadlock_detection 
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=21
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=143 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='ISPPipeline_accel_fmul_32ns_32ns_32_8_max_dsp_1
ISPPipeline_accel_uitofp_32ns_32_7_no_dsp_1
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_mul_mul_10ns_16ns_26_4_1
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_mul_mul_11ns_11ns_22_4_1
ISPPipeline_accel_mul_mul_16ns_10ns_26_4_1
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_mux_42_10_1_1
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_demosaicing_3_13_17_1080_1920_1_false_s_linebuffer_V_RAM_T2P_BRAM_1R1W
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_tmp_hist_V_RAM_T2P_BRAM_1R1W
ISPPipeline_accel_mux_32_32_1_1
ISPPipeline_accel_mux_32_18_1_1
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_mul_mul_26s_18s_44_4_1
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_fpext_32ns_64_2_no_dsp_1
ISPPipeline_accel_mul_22ns_21ns_43_4_1
ISPPipeline_accel_mul_43ns_45ns_87_5_1
ISPPipeline_accel_mul_40s_42ns_81_2_1
ISPPipeline_accel_sdiv_32ns_18s_26_36_seq_1
ISPPipeline_accel_mul_mul_22ns_18s_40_4_1
ISPPipeline_accel_fifo_w30_d2_S
ISPPipeline_accel_mul_10ns_30ns_39_2_1
ISPPipeline_accel_mul_10ns_29s_39_2_1
ISPPipeline_accel_mul_mul_10ns_26s_36_4_1
ISPPipeline_accel_mul_mul_10ns_23s_33_4_1
ISPPipeline_accel_mul_mul_10ns_24s_34_4_1
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_mul_mul_11ns_12ns_22_4_1
ISPPipeline_accel_xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s_offset_buffer_V_RAM_AUTO_dEe
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_gammacorrection_9_9_1080_1920_1_s_lut_p_RAM_AUTO_1R1W
ISPPipeline_accel_flow_control_loop_pipe_sequential_init
ISPPipeline_accel_fifo_w16_d5_S
ISPPipeline_accel_fifo_w16_d5_S
ISPPipeline_accel_fifo_w11_d6_S
ISPPipeline_accel_fifo_w11_d6_S
ISPPipeline_accel_fifo_w11_d2_S
ISPPipeline_accel_fifo_w11_d2_S
ISPPipeline_accel_fifo_w32_d6_S
ISPPipeline_accel_fifo_w11_d9_S
ISPPipeline_accel_fifo_w11_d9_S
ISPPipeline_accel_fifo_w11_d10_S
ISPPipeline_accel_fifo_w11_d10_S
ISPPipeline_accel_fifo_w11_d8_S
ISPPipeline_accel_fifo_w11_d8_S
ISPPipeline_accel_fifo_w11_d5_S
ISPPipeline_accel_fifo_w11_d5_S
ISPPipeline_accel_fifo_w11_d4_S
ISPPipeline_accel_fifo_w11_d4_S
ISPPipeline_accel_fifo_w11_d6_S
ISPPipeline_accel_fifo_w11_d6_S
ISPPipeline_accel_fifo_w10_d2_S
ISPPipeline_accel_fifo_w11_d2_S
ISPPipeline_accel_fifo_w11_d2_S
ISPPipeline_accel_fifo_w10_d2_S
ISPPipeline_accel_fifo_w10_d2_S
ISPPipeline_accel_fifo_w30_d2_S_x
ISPPipeline_accel_fifo_w30_d2_S_x
ISPPipeline_accel_fifo_w11_d2_S
ISPPipeline_accel_fifo_w11_d2_S
ISPPipeline_accel_fifo_w30_d2_S_x
ISPPipeline_accel_fifo_w24_d2_S
ISPPipeline_accel_fifo_w24_d2_S
ISPPipeline_accel_start_for_blackLevelCorrection_13_1080_1920_1_16_15_1_9_U0
ISPPipeline_accel_start_for_colorcorrectionmatrix_0_17_17_1080_1920_1_2_U0
ISPPipeline_accel_p_ZL9hist0_awb_0_RAM_AUTO_1R1W
ISPPipeline_accel_CTRL_s_axi
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
ISPPipeline_accel_regslice_both
entry_proc
ISPpipeline_Block_entry1_proc
AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt
AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat
AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt
AXIVideo2BayerMat_13_1080_1920_1_s
blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1
blackLevelCorrection_13_1080_1920_1_16_15_1_9
gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop
gaincontrol_3_13_1080_1920_1_s
demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1
demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero
rb_kernel_ap_uint_10_5_s
g_kernel_ap_uint_10_5_s
rgb_bgr_kernel_ap_uint_10_5_s
rgr_bgb_kernel_ap_uint_10_5_s
demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop
demosaicing_3_13_17_1080_1920_1_false_s
fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop
fifo_copy_17_17_1080_1920_1_s
AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST
AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP
AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP
AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP
AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s
AWBhistogram_17_17_1080_1920_1_1_1024_s
AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3
AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4
AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1
AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s
AWBNormalization_17_17_1080_1920_1_1_1024_s
fifo_awb_17_17_1080_1920_1_s
function_awb_17_17_1080_1920_1_s
xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop
xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s
colorcorrectionmatrix_0_17_17_1080_1920_1_2_s
xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1
xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL
xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s
gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3
gammacorrection_9_9_1080_1920_1_Pipeline_colLoop
gammacorrection_9_9_1080_1920_1_s
ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi
ColorMat2AXIvideo_9_1080_1920_1_s
ISPpipeline
ISPPipeline_accel
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/top-io-be.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.compgen.dataonly.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPpipeline_Block_entry1_proc.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AXIVideo2BayerMat_13_1080_1920_1_s.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/blackLevelCorrection_13_1080_1920_1_16_15_1_9.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gaincontrol_3_13_1080_1920_1_s.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/rb_kernel_ap_uint_10_5_s.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/g_kernel_ap_uint_10_5_s.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/rgb_bgr_kernel_ap_uint_10_5_s.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/rgr_bgb_kernel_ap_uint_10_5_s.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/demosaicing_3_13_17_1080_1920_1_false_s.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/fifo_copy_17_17_1080_1920_1_s.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBhistogram_17_17_1080_1920_1_1_1024_s.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/AWBNormalization_17_17_1080_1920_1_1_1024_s.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/fifo_awb_17_17_1080_1920_1_s.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/function_awb_17_17_1080_1920_1_s.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/colorcorrectionmatrix_0_17_17_1080_1920_1_2_s.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gammacorrection_9_9_1080_1920_1_Pipeline_colLoop.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/gammacorrection_9_9_1080_1920_1_s.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ColorMat2AXIvideo_9_1080_1920_1_s.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPpipeline.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.constraint.tcl 
Execute       sc_get_clocks ISPPipeline_accel 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/impl/misc/ISPPipeline_accel_fmul_32ns_32ns_32_8_max_dsp_1_ip.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/impl/misc/ISPPipeline_accel_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/impl/misc/ISPPipeline_accel_uitofp_32ns_32_7_no_dsp_1_ip.tcl 
Execute       get_config_rtl -deadlock_detection 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.tbgen.tcl 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to ISPPipeline_accel
Execute       get_config_rtl -deadlock_detection 
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/driver
Execute       get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.compgen.dataonly.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=ISPPipeline_accel
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.rtl_wrap.cfg.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.tbgen.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.tbgen.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ip_xdc_file 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.constraint.tcl 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/ISPPipeline_accel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/amahpour/code/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_rpiMipiRx_DP/ip/isp_single_kv260/isppipeline.prj/sol1/impl/ip/pack.sh
Execute       get_config_export -output 
Execute       send_msg_by_id INFO @200-802@%s isppipeline.prj/sol1/impl/export.zip 
INFO: [HLS 200-802] Generated output file isppipeline.prj/sol1/impl/export.zip
Command     export_design done; 70.03 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 31.83 seconds. CPU system time: 2.91 seconds. Elapsed time: 70.03 seconds; current allocated memory: 9.312 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.11 sec.
