#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Dec 19 12:02:22 2024
# Process ID: 15412
# Current directory: C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13768 C:\Users\air\Desktop\gitFPGA\FPGAproject\project\1_spi\1_spi.xpr
# Log file: C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/vivado.log
# Journal file: C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/constrs_1/new/w25q64.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/fpga/Vivado201803/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
[Thu Dec 19 12:02:43 2024] Launched synth_1...
Run output will be captured here: C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sources_1/new/w25q64.v] -no_script -reset -force -quiet
remove_files  C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sources_1/new/w25q64.v
export_ip_user_files -of_objects  [get_files C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sources_1/new/key_filter.v] -no_script -reset -force -quiet
remove_files  C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sources_1/new/key_filter.v
export_ip_user_files -of_objects  [get_files C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sim_1/new/w25q64_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sim_1/new/w25q64_tb.v
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 16
[Thu Dec 19 12:03:44 2024] Launched synth_1...
Run output will be captured here: C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.runs/synth_1/runme.log
set_property top spi_tb [get_filesets sim_1]
reset_run synth_1
launch_runs synth_1 -jobs 16
[Thu Dec 19 12:04:32 2024] Launched synth_1...
Run output will be captured here: C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/constrs_1/new/w25q64.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/constrs_1/new/w25q64.xdc
reset_run synth_1
launch_runs synth_1 -jobs 16
[Thu Dec 19 12:04:56 2024] Launched synth_1...
Run output will be captured here: C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Vivado201803/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 97cec986f6744d1b81cafb0fec7cb173 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sources_1/new/spi_drive.v" Line 1. Module spi_diver(CPHA=1) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_diver(CPHA=1)
Compiling module xil_defaultlib.spi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim/xsim.dir/spi_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 19 12:05:36 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_tb_behav -key {Behavioral:sim_1:Functional:spi_tb} -tclbatch {spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 894.961 ; gain = 49.105
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 920.473 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.runs/synth_1

launch_runs synth_1 -jobs 16
[Thu Dec 19 12:13:23 2024] Launched synth_1...
Run output will be captured here: C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sources_1/new/spi_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_diver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sim_1/new/spi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Vivado201803/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 97cec986f6744d1b81cafb0fec7cb173 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sources_1/new/spi_drive.v" Line 1. Module spi_diver(CPHA=1) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_diver(CPHA=1)
Compiling module xil_defaultlib.spi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_tb_behav -key {Behavioral:sim_1:Functional:spi_tb} -tclbatch {spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.runs/synth_1

launch_runs synth_1 -jobs 16
[Thu Dec 19 12:15:48 2024] Launched synth_1...
Run output will be captured here: C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sources_1/new/spi_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_diver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sim_1/new/spi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Vivado201803/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 97cec986f6744d1b81cafb0fec7cb173 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sources_1/new/spi_drive.v" Line 1. Module spi_diver(CPHA=1) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_diver(CPHA=1)
Compiling module xil_defaultlib.spi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_tb_behav -key {Behavioral:sim_1:Functional:spi_tb} -tclbatch {spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.runs/synth_1

launch_runs synth_1 -jobs 16
[Thu Dec 19 12:18:17 2024] Launched synth_1...
Run output will be captured here: C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sources_1/new/spi_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_diver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sim_1/new/spi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Vivado201803/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 97cec986f6744d1b81cafb0fec7cb173 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sources_1/new/spi_drive.v" Line 1. Module spi_diver(COPL=0,CPHA=1) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_diver(COPL=0,CPHA=1)
Compiling module xil_defaultlib.spi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sources_1/new/spi_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_diver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sim_1/new/spi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Vivado201803/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 97cec986f6744d1b81cafb0fec7cb173 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sources_1/new/spi_drive.v" Line 1. Module spi_diver(COPL=0,CPHA=1) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_diver(COPL=0,CPHA=1)
Compiling module xil_defaultlib.spi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run all
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/spi_tb/spi}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Vivado201803/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 97cec986f6744d1b81cafb0fec7cb173 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sources_1/new/spi_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_diver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sim_1/new/spi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Vivado201803/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 97cec986f6744d1b81cafb0fec7cb173 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sources_1/new/spi_drive.v" Line 1. Module spi_diver(CPHA=1) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_diver(CPHA=1)
Compiling module xil_defaultlib.spi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.runs/synth_1

launch_runs synth_1 -jobs 16
[Thu Dec 19 12:23:29 2024] Launched synth_1...
Run output will be captured here: C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sources_1/new/spi_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_diver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sim_1/new/spi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Vivado201803/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 97cec986f6744d1b81cafb0fec7cb173 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sources_1/new/spi_drive.v" Line 1. Module spi_diver(COPL=1) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_diver(COPL=1)
Compiling module xil_defaultlib.spi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_tb_behav -key {Behavioral:sim_1:Functional:spi_tb} -tclbatch {spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.runs/synth_1

launch_runs synth_1 -jobs 16
[Thu Dec 19 12:25:47 2024] Launched synth_1...
Run output will be captured here: C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sources_1/new/spi_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_diver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sim_1/new/spi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Vivado201803/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 97cec986f6744d1b81cafb0fec7cb173 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sources_1/new/spi_drive.v" Line 1. Module spi_diver(COPL=1) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_diver(COPL=1)
Compiling module xil_defaultlib.spi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_tb_behav -key {Behavioral:sim_1:Functional:spi_tb} -tclbatch {spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sources_1/new/spi_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_diver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sim_1/new/spi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Vivado201803/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 97cec986f6744d1b81cafb0fec7cb173 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sources_1/new/spi_drive.v" Line 1. Module spi_diver_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_diver_default
Compiling module xil_defaultlib.spi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 920.473 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sources_1/new/spi_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_diver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sim_1/new/spi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Vivado201803/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 97cec986f6744d1b81cafb0fec7cb173 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sources_1/new/spi_drive.v" Line 1. Module spi_diver(CPHA=1) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_diver(CPHA=1)
Compiling module xil_defaultlib.spi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 920.473 ; gain = 0.000
run all
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/spi_tb/spi}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Vivado201803/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 97cec986f6744d1b81cafb0fec7cb173 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 19 12:33:50 2024...
