   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "spi_master.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.XMC_USIC_CH_SetInputSource,"ax",%progbits
  20              	 .align 2
  21              	 .thumb
  22              	 .thumb_func
  24              	XMC_USIC_CH_SetInputSource:
  25              	.LFB186:
  26              	 .file 1 "D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc/xmc_usic.h"
   1:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
   2:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @file xmc_usic.h
   3:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @date 2020-12-05
   4:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
   5:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @cond
   6:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *****************************************************************************
   7:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMClib v2.2.0 - XMC Peripheral Driver Library
   8:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
   9:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Copyright (c) 2015-2020, Infineon Technologies AG
  10:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * All rights reserved.
  11:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
  12:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Boost Software License - Version 1.0 - August 17th, 2003
  13:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
  14:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Permission is hereby granted, free of charge, to any person or organization
  15:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * obtaining a copy of the software and accompanying documentation covered by
  16:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * this license (the "Software") to use, reproduce, display, distribute,
  17:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * execute, and transmit the Software, and to prepare derivative works of the
  18:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Software, and to permit third-parties to whom the Software is furnished to
  19:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * do so, all subject to the following:
  20:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
  21:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * The copyright notices in the Software and this entire statement, including
  22:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * the above license grant, this restriction and the following disclaimer,
  23:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * must be included in all copies of the Software, in whole or in part, and
  24:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * all derivative works of the Software, unless such copies or derivative
  25:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * works are solely in the form of machine-executable object code generated by
  26:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * a source language processor.
  27:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
  28:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  29:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  30:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
  31:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
  32:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
  33:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
  34:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * DEALINGS IN THE SOFTWARE.
  35:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
  36:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * To improve the quality of the software, users are encouraged to share
  37:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * modifications, enhancements or bug fixes with Infineon Technologies AG
  38:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * at XMCSupport@infineon.com.
  39:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *****************************************************************************
  40:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
  41:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Change History
  42:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * --------------
  43:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
  44:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-02-20:
  45:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Initial draft<br>
  46:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Documentation improved <br>
  47:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
  48:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-05-08:
  49:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_SetInputTriggerCombinationMode() and XMC_USIC_CH_SetTransmitBufferStatus
  50:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
  51:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-06-20:
  52:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Removed version macros and declaration of GetDriverVersion API
  53:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
  54:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-17:
  55:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Bug fixed in XMC_USIC_CH_SetTransmitBufferStatus API. OR operator removed.
  56:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
  57:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-24:
  58:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for enabling/disabling delay compensation XMC_USIC_CH_DisableDelayCompensation(
  59:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *       XMC_USIC_CH_DisableDelayCompensation()
  60:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
  61:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-25:
  62:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for defining if the data shift unit input is derived
  63:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *       from the input data path DXn or from the selected protocol pre-processors: XMC_USIC_CH_Con
  64:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *       and XMC_USIC_CH_ConnectInputDataShiftToDataInput()
  65:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
  66:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-27:
  67:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Fixed bug in XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1T value.
  68:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for direct TBUF access: XMC_USIC_CH_WriteToTBUF() and XMC_USIC_CH_WriteToTBUFTC
  69:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for external input for BRG configuration:XMC_USIC_CH_ConfigExternalInputSignalT
  70:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
  71:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-28:
  72:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added API for enabling the transfer trigger unit to set bit TCSR.TE if the trigger signal 
  73:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *       Clear to Send (CTS) signal: XMC_USIC_CH_EnableTBUFDataValidTrigger() and XMC_USIC_CH_Disab
  74:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
  75:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 2016-03-09:
  76:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Optimization of write only registers
  77:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
  78:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 2016-04-10:
  79:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added an API to put the data into FIFO when hardware port control is enabled: XMC_USIC_CH_
  80:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
  81:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 2017-02-10:
  82:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_SetShiftDirection() to allow selection of shift direction of the data wo
  83:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_GetCaptureTimerValue() and XMC_USIC_CH_SetFractionalDivider()
  84:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
  85:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 2017-09-08:
  86:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Fixed value of macro XMC_USIC_CH_SHIFT_DIRECTION_MSB_FIRST used in XMC_USIC_CH_SetShiftDir
  87:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
  88:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 2018-09-29:
  89:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_SetBaudrateEx which uses the integer divider instead of the fractional d
  90:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
  91:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 2019-05-07:
  92:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_GetBaudrate(), XMC_USIC_CH_GetSCLKFrequency() and XMC_USIC_CH_GetMCLKFre
  93:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
  94:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 2019-07-01:
  95:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Changed XMC_USIC_CH_SetBaudrateEx() input parameter types
  96:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
  97:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 2019-09-30:
  98:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_InvalidateReadData(), XMC_USIC_CH_EnableWordLengthControl() and XMC_USIC
  99:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 100:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 2019-12-05:
 101:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_TXFIFO_PutDataEx()
 102:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 103:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 2020-04-30:
 104:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_TXFIFO_SetTriggerLimit() and XMC_USIC_CH_RXFIFO_SetTriggerLimit()
 105:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 106:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 2020-12-05:
 107:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1S to XMC_USIC_CH_BRG_CLOCK_SOURCE_t
 108:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_BRG_CTQSEL_t
 109:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_SetBaudrateDivider()
 110:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 
 111:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @endcond
 112:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 113:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
 114:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 115:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #ifndef XMC_USIC_H
 116:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC_H
 117:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 118:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * HEADER FILES
 119:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 120:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 121:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #include "xmc_common.h"
 122:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 123:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 124:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @addtogroup XMClib XMC Peripheral Library
 125:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @{
 126:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
 127:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 128:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 129:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @addtogroup USIC
 130:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @brief Universal Serial Interface Channel(USIC) driver for serial communication.
 131:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 132:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * The Universal Serial Interface Channel(USIC) module is a flexible interface module
 133:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * covering several serial communication protocols. A USIC module contains two
 134:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * independent communication channels named USICx_CH0 and USICx_CH1, with x
 135:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * being the number of the USIC module. The user can program, during run-time, which protocol will 
 136:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * by each communication channel and which pins are used.
 137:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * The driver provides APIs, configuration structures and enumerations to configure common features
 138:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * communication protocols.
 139:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 140:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC driver features:
 141:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of FIFO for transmit and receive functions.
 142:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Provides a structure type XMC_USIC_CH_t to represent the USIC channel registers in a programm
 143:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  friendly format.
 144:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of automatic update for frame length, word length, slave select or slave
 145:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows transmission of data to FIFO using XMC_USIC_CH_TXFIFO_PutData() and XMC_USIC_CH_TXFIFO
 146:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows reading of received data in FIFO using XMC_USIC_CH_RXFIFO_GetData()
 147:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of baudrate using XMC_USIC_CH_SetBaudrate()
 148:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Provides API to trigger interrupts using XMC_USIC_CH_TriggerServiceRequest()
 149:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @{
 150:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
 151:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 152:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 153:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * MACROS
 154:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 155:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 156:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0 ((XMC_USIC_t *)USIC0_BASE)			/**< USIC0 module base address */
 157:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0_CH0 ((XMC_USIC_CH_t *)USIC0_CH0_BASE)	/**< USIC0 channel 0 base address */
 158:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0_CH1 ((XMC_USIC_CH_t *)USIC0_CH1_BASE)	/**< USIC0 channel 1 base address */
 159:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 160:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(USIC1)
 161:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1 ((XMC_USIC_t *)USIC1_BASE)			/**< USIC1 module base address */
 162:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1_CH0 ((XMC_USIC_CH_t *)USIC1_CH0_BASE)	/**< USIC1 channel 0 base address */
 163:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1_CH1 ((XMC_USIC_CH_t *)USIC1_CH1_BASE)	/**< USIC1 channel 1 base address */
 164:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 165:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 166:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(USIC2)
 167:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2 ((XMC_USIC_t *)USIC2_BASE)			/**< USIC2 module base address */
 168:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2_CH0 ((XMC_USIC_CH_t *)USIC2_CH0_BASE)	/**< USIC2 channel 0 base address */
 169:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2_CH1 ((XMC_USIC_CH_t *)USIC2_CH1_BASE)	/**< USIC2 channel 1 base address */
 170:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 171:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 172:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEL_Msk  USIC_CH_DX0CR_DSEL_Msk   /**< Common mask for DSEL bitfield mask in 
 173:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEL_Pos  USIC_CH_DX0CR_DSEL_Pos   /**< Common mask for DSEL bitfield position
 174:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_SFSEL_Pos USIC_CH_DX0CR_SFSEL_Pos  /**< Common mask for SFSEL bitfield positio
 175:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_SFSEL_Msk USIC_CH_DX0CR_SFSEL_Msk  /**< Common mask for SFSEL bitfield mask in
 176:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DPOL_Msk  USIC_CH_DX0CR_DPOL_Msk   /**< Common mask for DPOL bitfield mask in 
 177:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DFEN_Msk  USIC_CH_DX0CR_DFEN_Msk   /**< Common mask for DFEN bitfield mask in 
 178:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEN_Msk  USIC_CH_DX0CR_DSEN_Msk   /**< Common mask for DSEN bitfield mask in 
 179:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_CM_Pos    USIC_CH_DX0CR_CM_Pos     /**< Common mask for CM bitfield position i
 180:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_CM_Msk    USIC_CH_DX0CR_CM_Msk     /**< Common mask for CM bitfield mask in DX
 181:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_INSW_Msk  USIC_CH_DX0CR_INSW_Msk   /**< Common mask for INSW bitfield mask in 
 182:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_INSW_pos  USIC_CH_DX0CR_INSW_Pos   /**< Common mask for INSW bitfield position
 183:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 184:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #if UC_FAMILY == XMC1
 185:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #include "xmc1_usic_map.h"
 186:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 187:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 188:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #if UC_FAMILY == XMC4
 189:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #include "xmc4_usic_map.h"
 190:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 191:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 192:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 193:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * ENUMS
 194:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 195:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 196:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 197:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel driver status
 198:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
 199:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_STATUS
 200:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 201:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_OK,    /**< USIC driver status : OK */
 202:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_ERROR, /**< USIC driver status : ERROR */
 203:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_BUSY   /**< USIC driver status : BUSY */
 204:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_STATUS_t;
 205:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 206:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 207:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel kernel mode
 208:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** */
 209:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_KERNEL_MODE
 210:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 211:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_RUN_0  = 0x0UL,  /**< Run mode 0 (transmission and reception possible)*/
 212:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_RUN_1  = 0x1UL << USIC_CH_KSCFG_NOMCFG_Pos,  /**< Run mode 1 (transmissio
 213:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_STOP_0 = 0x2UL << USIC_CH_KSCFG_NOMCFG_Pos,  /**< Stop mode 0 (no transmi
 214:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_STOP_1 = 0x3UL << USIC_CH_KSCFG_NOMCFG_Pos   /**< Stop mode 1 (both trans
 215:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_KERNEL_MODE_t;
 216:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 217:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 218:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel operating mode
 219:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
 220:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_OPERATING_MODE
 221:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 222:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_IDLE = 0x0UL, /**< USIC channel idle */
 223:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_SPI  = 0x1UL << USIC_CH_CCR_MODE_Pos, /**< SPI mode */
 224:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_UART = 0x2UL << USIC_CH_CCR_MODE_Pos, /**< UART mode */
 225:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_I2S  = 0x3UL << USIC_CH_CCR_MODE_Pos, /**< I2S mode */
 226:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_I2C  = 0x4UL << USIC_CH_CCR_MODE_Pos  /**< I2C mode */
 227:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_OPERATING_MODE_t;
 228:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 229:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 230:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel inputs
 231:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
 232:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT
 233:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 234:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX0, /**< DX0 input */
 235:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX1, /**< DX1 input */
 236:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX2, /**< DX2 input */
 237:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX3, /**< DX3 input */
 238:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX4, /**< DX4 input */
 239:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX5  /**< DX5 input */
 240:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_t;
 241:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 242:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 243:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel input source sampling frequency
 244:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
 245:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT_SAMPLING_FREQ
 246:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 247:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_SAMPLING_FREQ_FPERIPH            = 0x0UL, /**< Use fperiph frequency for input 
 248:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_SAMPLING_FREQ_FRACTIONAL_DIVIDER = 0x1UL << USIC_CH_DXCR_SFSEL_Pos  /**< Use fF
 249:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_SAMPLING_FREQ_t;
 250:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 251:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 252:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel input combination mode
 253:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
 254:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT_COMBINATION_MODE
 255:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 256:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_TRIGGER_DISABLED = 0x0UL, /**< The trigger activation is disab
 257:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_RISING_EDGE      = 0x1UL, /**< A rising edge activates DXnT*/
 258:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_FALLING_EDGE     = 0x2UL, /**< A falling edge activates DXnT*/
 259:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_BOTH_EDGES       = 0x3UL, /**< Both edges activate DXnT*/
 260:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_COMBINATION_MODE_t;
 261:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 262:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 263:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel data transmission start modes.
 264:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Data shifted out of the transmit pin depends on the value configured for the
 265:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * TDEN bitfield of the TCSR register. Following enum values are used for configuring
 266:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * the TCSR->TDEN bitfield.
 267:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
 268:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_START_TRANSMISION_MODE
 269:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 270:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_DISABLED      = 0x0U, /**< Passive data level is sent out on transm
 271:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV        = 0x1UL << USIC_CH_TCSR_TDEN_Pos, /**< Transmission o
 272:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_0 = 0x2UL << USIC_CH_TCSR_TDEN_Pos, /**< Transmission o
 273:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_1 = 0x3UL << USIC_CH_TCSR_TDEN_Pos  /**< Transmission o
 274:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_START_TRANSMISION_MODE_t;
 275:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 276:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 277:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel interrupt node pointers
 278:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
 279:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INTERRUPT_NODE_POINTER
 280:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 281:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT      = USIC_CH_INPR_TSINP_Pos, /**< Node pointe
 282:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER     = USIC_CH_INPR_TBINP_Pos, /**< Node pointe
 283:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEIVE             = USIC_CH_INPR_RINP_Pos,  /**< Node pointe
 284:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE   = USIC_CH_INPR_AINP_Pos,  /**< Node pointe
 285:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL            = USIC_CH_INPR_PINP_Pos   /**< Node pointe
 286:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INTERRUPT_NODE_POINTER_t;
 287:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 288:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 289:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel events
 290:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
 291:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_EVENT
 292:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 293:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_RECEIVE_START       = USIC_CH_CCR_RSIEN_Msk, /**< Receive start event */
 294:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_DATA_LOST           = USIC_CH_CCR_DLIEN_Msk, /**< Data lost event */
 295:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_TRANSMIT_SHIFT      = USIC_CH_CCR_TSIEN_Msk, /**< Transmit shift event */
 296:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_TRANSMIT_BUFFER     = USIC_CH_CCR_TBIEN_Msk, /**< Transmit buffer event */
 297:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_STANDARD_RECEIVE    = USIC_CH_CCR_RIEN_Msk,  /**< Receive event */
 298:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE = USIC_CH_CCR_AIEN_Msk,  /**< Alternate receive event */
 299:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_BAUD_RATE_GENERATOR = USIC_CH_CCR_BRGIEN_Msk /**< Baudrate generator event */
 300:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_EVENT_t;
 301:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 302:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 303:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel parity mode
 304:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** */
 305:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_PARITY_MODE
 306:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 307:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_NONE     = 0x0UL,  /**< Disable parity mode */
 308:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_EVEN     = 0x2UL << USIC_CH_CCR_PM_Pos,  /**< Enable even parity mode */
 309:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_ODD      = 0x3UL << USIC_CH_CCR_PM_Pos   /**< Enable odd parity mode */
 310:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_PARITY_MODE_t;
 311:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 312:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 313:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data output mode
 314:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** */
 315:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_DATA_OUTPUT_MODE
 316:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 317:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_DATA_OUTPUT_MODE_NORMAL   = 0x0UL,  /**< Data output normal mode */
 318:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_DATA_OUTPUT_MODE_INVERTED = 0x1UL << USIC_CH_SCTR_DOCFG_Pos   /**< Data output invert
 319:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_DATA_OUTPUT_MODE_t;
 320:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 321:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 322:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data transmit buffer status
 323:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** */
 324:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TBUF_STATUS
 325:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 326:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_IDLE = 0x0UL,                 /**< Transfer buffer is currently idle*/
 327:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_BUSY = USIC_CH_TCSR_TDV_Msk   /**< Transfer buffer is currently busy*/
 328:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TBUF_STATUS_t;
 329:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 330:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 331:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 332:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 333:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data transmit buffer status modification
 334:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** */
 335:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TBUF_STATUS_SET
 336:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 337:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_SET_BUSY   = 0x1UL, /**< Set Transfer buffer status to busy*/
 338:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_SET_IDLE   = 0x2UL  /**< Set Transfer buffer status to idle*/
 339:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TBUF_STATUS_SET_t;
 340:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 341:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 342:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive buffer status
 343:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** */
 344:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RBUF_STATUS
 345:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 346:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RBUF_STATUS_DATA_VALID0 = USIC_CH_RBUFSR_RDV0_Msk, /**< RBUF0 data has not yet been r
 347:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RBUF_STATUS_DATA_VALID1 = USIC_CH_RBUFSR_RDV1_Msk  /**< RBUF1 data has not yet been r
 348:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RBUF_STATUS_t;
 349:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 350:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 351:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel output signal passive data level
 352:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** */
 353:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USCI_CH_PASSIVE_DATA_LEVEL
 354:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 355:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PASSIVE_DATA_LEVEL0 = 0x0UL, /**< Passive level(idle mode signal level) 0 */
 356:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PASSIVE_DATA_LEVEL1 = 0x1UL << USIC_CH_SCTR_PDL_Pos  /**< Passive level(idle mode sig
 357:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_PASSIVE_DATA_LEVEL_t;
 358:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 359:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 360:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO size
 361:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** */
 362:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_FIFO_SIZE
 363:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 364:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_DISABLED     = 0x0U,  /**< FIFO Disabled */
 365:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_2WORDS  = 0x1U,  /**< FIFO size: 2 words */
 366:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_4WORDS  = 0x2U,  /**< FIFO size: 4 words */
 367:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_8WORDS  = 0x3U,  /**< FIFO size: 8 words */
 368:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_16WORDS = 0x4U,  /**< FIFO size: 16 words */
 369:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_32WORDS = 0x5U,  /**< FIFO size: 32 words */
 370:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_64WORDS = 0x6U   /**< FIFO size: 64 words */
 371:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_FIFO_SIZE_t;
 372:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 373:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 374:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO interrupt node pointers
 375:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** */
 376:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER
 377:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 378:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD  = USIC_CH_TBCTR_STBINP_Pos,  /**< Node pointe
 379:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE = USIC_CH_TBCTR_ATBINP_Pos   /**< Node pointe
 380:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t;
 381:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 382:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 383:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO event configuration
 384:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** */
 385:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_EVENT_CONF
 386:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 387:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD  = USIC_CH_TBCTR_STBIEN_Msk,   /**< Enable FIFO standard t
 388:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_CONF_ERROR     = (int32_t)USIC_CH_TBCTR_TBERIEN_Msk  /**< Enable transmi
 389:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_EVENT_CONF_t;
 390:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 391:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 392:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO status
 393:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** */
 394:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_EVENT
 395:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 396:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_STANDARD = USIC_CH_TRBSR_STBI_Msk,    /**< Transmit FIFO status: Standar
 397:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_ERROR    = USIC_CH_TRBSR_TBERI_Msk    /**< Transmit FIFO status: Error e
 398:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_EVENT_t;
 399:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 400:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 401:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO interrupt node pointers
 402:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** */
 403:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER
 404:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 405:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD  = USIC_CH_RBCTR_SRBINP_Pos, /**< Node pointer
 406:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE = USIC_CH_RBCTR_ARBINP_Pos  /**< Node pointer
 407:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t;
 408:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 409:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 410:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO event configuration
 411:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** */
 412:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_EVENT_CONF
 413:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 414:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD  = USIC_CH_RBCTR_SRBIEN_Msk,   /**< Enable FIFO standard r
 415:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_ERROR     = (int32_t)USIC_CH_RBCTR_RBERIEN_Msk,  /**< Enable receiv
 416:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE = USIC_CH_RBCTR_ARBIEN_Msk   /**< Enable FIFO alternative
 417:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_EVENT_CONF_t;
 418:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 419:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 420:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO status
 421:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** */
 422:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_EVENT
 423:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 424:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_STANDARD  = USIC_CH_TRBSR_SRBI_Msk,   /**< Receive FIFO status: Standard
 425:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_ERROR     = USIC_CH_TRBSR_RBERI_Msk,  /**< Receive FIFO status: Error ev
 426:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_ALTERNATE = USIC_CH_TRBSR_ARBI_Msk    /**< Receive FIFO status: Alternat
 427:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_EVENT_t;
 428:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 429:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 430:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator clock source
 431:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** */
 432:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_CLOCK_SOURCE
 433:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 434:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_SOURCE_DIVIDER = 0x0UL, /**< Baudrate generator clock source : Source divid
 435:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1T    = 0x2UL << USIC_CH_BRG_CLKSEL_Pos,  /**< Baudrate generator 
 436:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1S    = 0x3UL << USIC_CH_BRG_CLKSEL_Pos  /**< Baudrate generator c
 437:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_CLOCK_SOURCE_t;
 438:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 439:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 440:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel input selection for CTQ
 441:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** */
 442:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_CTQSEL
 443:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 444:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CTQSEL_PDIV = 0x0UL, /**< fCTQIN = fPDIV */
 445:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CTQSEL_PPP  = 0x1UL << USIC_CH_BRG_CTQSEL_Pos,  /**< fCTQIN = fPPP */
 446:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CTQSEL_SCLK = 0x2UL << USIC_CH_BRG_CTQSEL_Pos,  /**< fCTQIN = fSCLK */
 447:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CTQSEL_MCLK = 0x3UL << USIC_CH_BRG_CTQSEL_Pos  /**< fCTQIN = fMCLK */
 448:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_CTQSEL_t;
 449:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 450:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 451:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 452:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator divider mode
 453:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** */
 454:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE
 455:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 456:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_DISABLED   = 0x0UL, /**< Baudrate generator clock divider: Dis
 457:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_NORMAL     = 0x1UL << USIC_CH_FDR_DM_Pos, /**< Baudrate genera
 458:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL = 0x2UL << USIC_CH_FDR_DM_Pos  /**< Baudrate genera
 459:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_t;
 460:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 461:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 462:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator master clock passive level
 463:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** */
 464:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL
 465:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 466:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_0 = 0x0UL, /**< Baudrate generator master clock passiv
 467:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_1 = 0x1UL << USIC_CH_BRG_MCLKCFG_Pos  /**< Baudrate ge
 468:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_t;
 469:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 470:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 471:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator shift clock passive level
 472:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** */
 473:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL
 474:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 475:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED = 0x0UL, /**< Shift clock passive leve
 476:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_DISABLED = 0x1UL << USIC_CH_BRG_SCLKCFG_Pos, /*
 477:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_ENABLED  = (int32_t)(0x2UL << USIC_CH_BRG_SCLKC
 478:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_ENABLED  = (int32_t)(0x3UL << USIC_CH_BRG_SCLKC
 479:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t;
 480:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 481:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 482:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator shift clock output
 483:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** */
 484:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT
 485:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 486:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK = 0x0UL, /**< Baudrate generator shift clock output: SCL.
 487:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1 = 0x1UL << USIC_CH_BRG_SCLKOSEL_Pos   /**< Baudrate genera
 488:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t;
 489:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 490:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 491:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel shift direction.
 492:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** * Defines the shift direction of the data words for transmission and reception
 493:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** */
 494:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_SHIFT_DIRECTION
 495:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 496:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_SHIFT_DIRECTION_LSB_FIRST = 0x0UL, /**< Shift LSB first. The first data bit of a data
 497:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_SHIFT_DIRECTION_MSB_FIRST = 0x1UL << USIC_CH_SCTR_SDIR_Pos /**< Shift MSB first. The 
 498:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_SHIFT_DIRECTION_t;
 499:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 500:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 501:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 502:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * DATA STRUCTURES
 503:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 504:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 505:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /*Anonymous structure/union guard start*/
 506:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(__CC_ARM)
 507:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #pragma push
 508:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #pragma anon_unions
 509:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #elif defined(__TASKING__)
 510:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #pragma warning 586
 511:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 512:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 513:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 514:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC module structure
 515:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
 516:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** typedef USIC_GLOBAL_TypeDef XMC_USIC_t;
 517:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 518:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 519:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel structure.<br> The members of the structure are same as in the device header file,
 520:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * except for some registers.
 521:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * DX0CR, DX1CR, DX2CR, DX3CR, DX4CR and DX5CR are replaced with the array DXCR[6].
 522:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * TBUF0 to TBUF31 are replaced with TBUF[32].
 523:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * IN0 to IN31 are replaced with IN[32].
 524:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
 525:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** typedef struct XMC_USIC_CH
 526:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 527:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED0;
 528:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  CCFG;			/**< Channel configuration register*/
 529:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED1;
 530:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  KSCFG;			/**< Kernel state configuration register*/
 531:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  FDR;			/**< Fractional divider configuration register*/
 532:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BRG;			/**< Baud rate generator register*/
 533:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  INPR;			/**< Interrupt node pointer register*/
 534:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  DXCR[6];		/**< Input control registers DX0 to DX5.*/
 535:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  SCTR;			/**< Shift control register*/
 536:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TCSR;
 537:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 538:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   union
 539:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   {
 540:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_IICMode;	/**< I2C protocol configuration register*/
 541:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_IISMode; /**< I2S protocol configuration register*/
 542:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_SSCMode;	/**< SPI protocol configuration register*/
 543:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR;			/**< Protocol configuration register*/
 544:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_ASCMode;	/**< UART protocol configuration register*/
 545:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   };
 546:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  CCR;			/**< Channel control register*/
 547:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  CMTR;			/**< Capture mode timer register*/
 548:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 549:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   union
 550:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   {
 551:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_IICMode;	/**< I2C protocol status register*/
 552:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_IISMode;	/**< I2S protocol status register*/
 553:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_SSCMode;	/**< SPI protocol status register*/
 554:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR;			/**< Protocol status register*/
 555:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_ASCMode;	/**< UART protocol status register*/
 556:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   };
 557:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  PSCR;			/**< Protocol status clear register*/
 558:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUFSR;		/**< Receive buffer status register*/
 559:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF;			/**< Receive buffer register*/
 560:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUFD;			/**< Debug mode receive buffer register*/
 561:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF0;			/**< Receive buffer 0*/
 562:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF1;			/**< Receive buffer 1*/
 563:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF01SR;		/**< Receive buffer status register*/
 564:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  FMR;			/**< Flag modification register*/
 565:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED2[5];
 566:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TBUF[32];		/**< Tranmsit buffer registers*/
 567:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BYP;			/**< FIFO bypass register*/
 568:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BYPCR;			/**< FIFO bypass control register*/
 569:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TBCTR;			/**< Transmit FIFO control register*/
 570:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  RBCTR;			/**< Receive FIFO control register*/
 571:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  TRBPTR;		/**< Transmit/recive buffer pointer register*/
 572:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TRBSR;			/**< Transmit/receive buffer status register*/
 573:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  TRBSCR;		/**< Transmit/receive buffer status clear register*/
 574:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  OUTR;			/**< Receive FIFO output register*/
 575:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  OUTDR;			/**< Receive FIFO debug output register*/
 576:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED3[23];
 577:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  IN[32];		/**< Transmit FIFO input register*/
 578:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_t;
 579:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 580:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 581:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /*Anonymous structure/union guard end*/
 582:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(__CC_ARM)
 583:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #pragma pop
 584:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #elif defined(__TASKING__)
 585:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #pragma warning restore
 586:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 587:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 588:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 589:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * API PROTOTYPES
 590:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  ******************************************************************************/
 591:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 592:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #ifdef __cplusplus
 593:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** extern "C" {
 594:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 595:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 596:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_IsModuleValid(const XMC_USIC_t *const module)
 597:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 598:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   bool tmp;
 599:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 600:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = (module == XMC_USIC0);
 601:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC1)
 602:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || (module == XMC_USIC1);
 603:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 604:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC2)
 605:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || (module == XMC_USIC2);
 606:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 607:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 608:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   return tmp;
 609:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
 610:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 611:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_IsChannelValid(const XMC_USIC_CH_t *const channel)
 612:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 613:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   bool tmp;
 614:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 615:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = ((channel == XMC_USIC0_CH0) || (channel == XMC_USIC0_CH1));
 616:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC1)
 617:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || ((channel == XMC_USIC1_CH0) || (channel == XMC_USIC1_CH1));
 618:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 619:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC2)
 620:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || ((channel == XMC_USIC2_CH0) || (channel == XMC_USIC2_CH1));
 621:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 622:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 623:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   return tmp;
 624:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
 625:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 626:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /* Common APIs */
 627:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 628:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 629:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  usic Pointer to USIC module handler of type @ref XMC_USIC_t.\n
 630:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC0 to @ref XMC_USIC2 based on device support.
 631:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 632:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 633:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 634:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the USIC module.\n\n
 635:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the clock for the USIC module by following the
 636:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * clock enabling sequence for the selected device.
 637:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 638:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 639:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Enable(), XMC_USIC_Disable() \n\n\n
 640:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
 641:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_Enable(XMC_USIC_t *const usic);
 642:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 643:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  usic Pointer to USIC module handler of type @ref XMC_USIC_t.\n
 644:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC0 to @ref XMC_USIC2 based on device support.
 645:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 646:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 647:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 648:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the USIC module.\n\n
 649:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the clock for the USIC module by following the clock
 650:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * disabling sequence for the selected device.
 651:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 652:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 653:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Disable(), XMC_USIC_Enable() \n\n\n
 654:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
 655:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_Disable(XMC_USIC_t *const usic);
 656:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 657:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 658:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 659:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 660:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 661:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 662:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the USIC channel. \n\n
 663:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel is enabled by setting the module enable bit in KSCFG register bitfield MODEN.
 664:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * On enabling, the channel is set to idle mode.
 665:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 666:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 667:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Disable(), XMC_USIC_Enable() \n\n\n
 668:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
 669:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_Enable(XMC_USIC_CH_t *const channel);
 670:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 671:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 672:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 673:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 674:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 675:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 676:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the USIC channel.\n\n
 677:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel is disabled by setting the module enable bit(MDEN) to 0 in the register KSCFG.
 678:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 679:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 680:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Enable(), XMC_USIC_Disable() \n\n\n
 681:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
 682:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_Disable(XMC_USIC_CH_t *const channel);
 683:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 684:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 685:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 686:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 687:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  rate Desired baudrate. \b Range: minimum value = 100, maximum value depends on the perip
 688:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				and \a oversampling. Maximum baudrate can be derived using the formula: (fperiph * 1023)/(10
 689:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  oversampling Required oversampling. The value indicates the number of time quanta for on
 690:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 						This can be related to the number of samples for each logic state of the data signal. \n
 691:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: 1 to 32. Value should be chosen based on the protocol used.
 692:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status indicating the baudrate configuration.\n
 693:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_STATUS_OK if baudrate is successfully configured,
 694:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 					  @ref XMC_USIC_CH_STATUS_ERROR if desired baudrate or oversampling is invalid.
 695:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 696:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 697:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the baudrate of the USIC channel. \n\n
 698:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Baudrate is configured by considering the peripheral frequency and the desired baudrate.
 699:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Optimum values of FDR->STEP and BRG->PDIV are calulated and used for generating the desired
 700:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * baudrate.
 701:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 702:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 703:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetStartTransmisionMode(), XMC_USIC_CH_SetInputSource() \n\n\n
 704:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
 705:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrate(XMC_USIC_CH_t *const channel, uint32_t rate, uint32_t 
 706:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 707:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 708:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 709:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
 710:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  rate Desired baudrate. Only integer dividers of peripheral clock are achievable
 711:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  oversampling Required oversampling. The value indicates the number of time quanta for on
 712:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *            This can be related to the number of samples for each logic state of the data signal.
 713:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *            \b Range: 1 to 32. Value should be chosen based on the protocol used.
 714:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status indicating the baudrate configuration.\n
 715:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *      \b Range: @ref XMC_USIC_CH_STATUS_OK if baudrate is successfully configured,
 716:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *            @ref XMC_USIC_CH_STATUS_ERROR if desired baudrate or oversampling is invalid.
 717:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 718:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 719:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the baudrate of the USIC channel using the integer divider which restrics the achieva
 720:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Baudrate is configured by considering the peripheral frequency and the desired baudrate.
 721:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Optimum values of FDR->STEP and BRG->PDIV are calulated and used for generating the desired
 722:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * baudrate.
 723:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 724:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 725:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetStartTransmisionMode(), XMC_USIC_CH_SetInputSource() \n\n\n
 726:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
 727:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrateEx(XMC_USIC_CH_t *const channel, int32_t rate, int32_t 
 728:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 729:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 730:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 731:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
 732:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  clksel Baudrate generator clock source.
 733:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  pppen Enable 2:1 Divider for fPPP.
 734:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  pdiv Divider Factor to generate fPDIV = fPPP / (pDIV + 1)
 735:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  ctqsel Input selection for CTQ.
 736:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  pctq Pre-Divider for Time Quanta Counter. fCTQIN / (PCQT + 1)
 737:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  dctq Denominator for Time Quanta Counter. fTQ / (DCTQ + 1)
 738:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 739:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 740:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 741:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the baudrate generator of the USIC channel.
 742:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 743:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 744:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetFractionalDivider() \n\n\n
 745:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
 746:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_SetBaudrateDivider(XMC_USIC_CH_t *const channel, 
 747:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****                                     XMC_USIC_CH_BRG_CLOCK_SOURCE_t clksel,
 748:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****                                     bool pppen,
 749:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****                                     uint32_t pdiv,
 750:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****                                     XMC_USIC_CH_BRG_CTQSEL_t ctqsel,
 751:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****                                     uint32_t pctq,
 752:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****                                     uint32_t dctq);
 753:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 754:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 755:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 756:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
 757:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return baudrate currently used by USIC channel for .\n
 758:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 759:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 760:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Calculates the current used baudrate (fCTQIN) of a USIC channel. \n\n
 761:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @image html ../images/usic_brg.png
 762:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @image latex ../images/usic_brg.png
 763:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 764:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 765:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetBaudrateMode(), XMC_USIC_CH_SetBaudrate(), XMC_USIC_CH_SetBaudrateEx() \n\n\n
 766:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
 767:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** uint32_t XMC_USIC_CH_GetBaudrate(XMC_USIC_CH_t *const channel);
 768:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 769:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 770:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 771:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
 772:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return baudrate currently used by USIC channel.\n
 773:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 774:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 775:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Calculates the current used SCLK frequency of a USIC channel. \n\n
 776:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @image html ../images/usic_brg.png
 777:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @image latex ../images/usic_brg.png
 778:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 779:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 780:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetBaudrateMode(), XMC_USIC_CH_SetBaudrate(), XMC_USIC_CH_SetBaudrateEx() \n\n\n
 781:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
 782:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** uint32_t XMC_USIC_CH_GetSCLKFrequency(XMC_USIC_CH_t *const channel);
 783:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 784:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 785:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 786:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
 787:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return baudrate currently used by USIC channel.\n
 788:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 789:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 790:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Calculates the current used MCLK frequency of a USIC channel. \n\n
 791:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @image html ../images/usic_brg.png
 792:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @image latex ../images/usic_brg.png
 793:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 794:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 795:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetBaudrateMode(), XMC_USIC_CH_SetBaudrate(), XMC_USIC_CH_SetBaudrateEx() \n\n\n
 796:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
 797:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** uint32_t XMC_USIC_CH_GetMCLKFrequency(XMC_USIC_CH_t *const channel);
 798:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 799:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 800:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 801:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 802:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  pdiv Desired divider for the external frequency input. \b Range: minimum value = 1, maxi
 803:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  oversampling Required oversampling. The value indicates the number of time quanta for on
 804:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 						This can be related to the number of samples for each logic state of the data signal. \n
 805:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: 1 to 32. Value should be chosen based on the protocol used.
 806:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  combination_mode Selects which edge of the synchronized(and optionally filtered) signal 
 807:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *                          output DXnT of the input stage.
 808:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 809:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 810:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 811:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 812:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the external frequency input for the Baudrate Generator and configures the divider, over
 813:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * the combination mode of the USIC channel. \n\n
 814:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 815:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 816:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetBRGInputClockSource(), XMC_USIC_CH_SetInputTriggerCombinationMode() \n\n\n
 817:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
 818:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_ConfigExternalInputSignalToBRG(XMC_USIC_CH_t *const channel,
 819:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     const uint16_t pdiv,
 820:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t oversampling,
 821:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_INPUT_COMBINATION_MODE_t combination_mode);
 822:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 823:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 824:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 825:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 826:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 827:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 828:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  source Input source select for the input stage. The table below maps the enum value with
 829:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * <table><tr><td>0</td><td>DXnA</td></tr><tr><td>1</td><td>DXnB</td></tr><tr><td>2</td><td>DXnC</t
 830:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * <tr><td>4</td><td>DXnE</td></tr><tr><td>5</td><td>DXnF</td></tr><tr><td>6</td><td>DXnG</td></tr>
 831:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * </tr></table>
 832:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 833:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 834:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 835:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects the data source for USIC input stage.\n\n
 836:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects the input data signal source among DXnA, DXnB.. DXnG for the input stage. The API can be
 837:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * like DX0CR, DX1CR etc.
 838:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 839:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 840:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableIn
 841:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 842:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
 843:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INP
 844:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
  27              	 .loc 1 844 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32 0000 80B4     	 push {r7}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 4
  35              	 .cfi_offset 7,-4
  36 0002 83B0     	 sub sp,sp,#12
  37              	.LCFI1:
  38              	 .cfi_def_cfa_offset 16
  39 0004 00AF     	 add r7,sp,#0
  40              	.LCFI2:
  41              	 .cfi_def_cfa_register 7
  42 0006 7860     	 str r0,[r7,#4]
  43 0008 0B46     	 mov r3,r1
  44 000a FB70     	 strb r3,[r7,#3]
  45 000c 1346     	 mov r3,r2
  46 000e BB70     	 strb r3,[r7,#2]
 845:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
  47              	 .loc 1 845 0
  48 0010 F878     	 ldrb r0,[r7,#3]
  49 0012 FB78     	 ldrb r3,[r7,#3]
  50 0014 7A68     	 ldr r2,[r7,#4]
  51 0016 0633     	 adds r3,r3,#6
  52 0018 9B00     	 lsls r3,r3,#2
  53 001a 1344     	 add r3,r3,r2
  54 001c 5B68     	 ldr r3,[r3,#4]
  55 001e 23F00702 	 bic r2,r3,#7
 846:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****                                     ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
  56              	 .loc 1 846 0
  57 0022 BB78     	 ldrb r3,[r7,#2]
 845:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
  58              	 .loc 1 845 0
  59 0024 1A43     	 orrs r2,r2,r3
  60 0026 7968     	 ldr r1,[r7,#4]
  61 0028 831D     	 adds r3,r0,#6
  62 002a 9B00     	 lsls r3,r3,#2
  63 002c 0B44     	 add r3,r3,r1
  64 002e 5A60     	 str r2,[r3,#4]
 847:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
  65              	 .loc 1 847 0
  66 0030 0C37     	 adds r7,r7,#12
  67              	.LCFI3:
  68              	 .cfi_def_cfa_offset 4
  69 0032 BD46     	 mov sp,r7
  70              	.LCFI4:
  71              	 .cfi_def_cfa_register 13
  72              	 
  73 0034 5DF8047B 	 ldr r7,[sp],#4
  74              	.LCFI5:
  75              	 .cfi_restore 7
  76              	 .cfi_def_cfa_offset 0
  77 0038 7047     	 bx lr
  78              	 .cfi_endproc
  79              	.LFE186:
  81 003a 00BF     	 .section .text.XMC_USIC_CH_WriteToTBUFTCI,"ax",%progbits
  82              	 .align 2
  83              	 .thumb
  84              	 .thumb_func
  86              	XMC_USIC_CH_WriteToTBUFTCI:
  87              	.LFB201:
 848:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 849:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 850:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 851:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 852:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 853:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 854:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 855:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 856:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * The input of the data shift unit is controlled by the
 857:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * protocol pre-processor. \n\n
 858:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 859:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 860:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_ConnectInputDataShiftToDataInput()\n\n\n
 861:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
 862:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_ConnectInputDataShiftToPPP(XMC_USIC_CH_t *const channel, const XMC
 863:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 864:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &= (uint32_t)~USIC_CH_DXCR_INSW_Msk;
 865:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
 866:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 867:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 868:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 869:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 870:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 871:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 872:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 873:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 874:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 875:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * The input of the data shift unit is connected to
 876:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * the selected data input line. \n\n
 877:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 878:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * This setting is used
 879:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * if the signals are directly derived from an input
 880:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * pin without treatment by the protocol preprocessor.
 881:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 882:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_ConnectInputDataShiftToPPP()\n\n\n
 883:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
 884:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_ConnectInputDataShiftToDataInput(XMC_USIC_CH_t *const channel, con
 885:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 886:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= USIC_CH_DXCR_INSW_Msk;
 887:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
 888:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 889:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 890:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 891:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 892:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 893:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 894:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 895:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 896:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 897:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables input inversion for USIC channel input data signal. \n\n
 898:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 899:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Polarity of the input source can be changed to provide inverted data input.
 900:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 901:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableInputInversion()\n\n\n
 902:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
 903:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableInputInversion(XMC_USIC_CH_t *const channel, const XMC_USIC_
 904:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 905:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= USIC_CH_DXCR_DPOL_Msk;
 906:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
 907:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 908:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 909:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 910:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 911:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 912:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 913:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 914:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 915:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 916:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables input inversion for USIC channel. \n\n
 917:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 918:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Resets the input data polarity for the USIC channel input data signal.
 919:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 920:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputInversion()\n\n\n
 921:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
 922:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableInputInversion(XMC_USIC_CH_t *const channel, const XMC_USIC
 923:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 924:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &= (uint32_t)~USIC_CH_DXCR_DPOL_Msk;
 925:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
 926:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 927:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 928:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 929:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 930:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 931:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 932:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 933:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables delay compensation. \n\n
 934:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 935:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Delay compensation can be applied to the receive path.
 936:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 937:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableDelayCompensation()\n\n\n
 938:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
 939:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableDelayCompensation(XMC_USIC_CH_t *const channel)
 940:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 941:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[1U] |= USIC_CH_DX1CR_DCEN_Msk;
 942:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
 943:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 944:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 945:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 946:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 947:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 948:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 949:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 950:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables delay compensation.. \n\n
 951:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 952:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 953:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableDelayCompensation()\n\n\n
 954:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
 955:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableDelayCompensation(XMC_USIC_CH_t *const channel)
 956:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 957:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[1U] &= (uint32_t)~USIC_CH_DX1CR_DCEN_Msk;
 958:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
 959:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
 960:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 961:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 962:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 963:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 964:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 965:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 966:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 967:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 968:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the input digital filter for USIC channel input data signal. \n\n
 969:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will be digitally filtered.
 970:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 971:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 972:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableInputDigitalFilter()\n\n\n
 973:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
 974:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableInputDigitalFilter(XMC_USIC_CH_t *const channel, const XMC_U
 975:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 976:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= (uint32_t)USIC_CH_DXCR_DFEN_Msk;
 977:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
 978:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 979:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 980:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 981:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 982:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 983:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 984:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 985:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 986:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the input digital filter for USIC channel input data signal. \n\n
 987:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will not be digitally filtered.
 988:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
 989:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 990:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputDigitalFilter()\n\n\n
 991:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
 992:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableInputDigitalFilter(XMC_USIC_CH_t *const channel, const XMC_
 993:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 994:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &= (uint32_t)~USIC_CH_DXCR_DFEN_Msk;
 995:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
 996:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
 997:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 998:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 999:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
1000:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
1001:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1002:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1003:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1004:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables input synchronization for the USIC channel input data signal. \n\n
1005:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will be synchronized with fPERIPH.
1006:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * A noisy signal can be synchronized and filtered by enabling the digital filter.
1007:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1008:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1009:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableInputSync(), XMC_USIC_CH_EnableInputDigitalFilter()\n\n\n
1010:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1011:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableInputSync(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_IN
1012:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
1013:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= (uint32_t)USIC_CH_DXCR_DSEN_Msk;
1014:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
1015:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1016:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1017:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1018:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
1019:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
1020:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1021:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1022:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1023:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables input synchronization for the USIC channel input data signal. \n\n
1024:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will not be synchronized.
1025:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1026:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1027:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputSync(), XMC_USIC_CH_DisableInputDigitalFilter() \n\n\n
1028:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1029:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableInputSync(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_I
1030:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
1031:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &= (uint32_t)~USIC_CH_DXCR_DSEN_Msk;
1032:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
1033:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1034:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1035:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1036:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
1037:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
1038:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  sampling_freq Sampling frequency value of type \a XMC_USIC_CH_INPUT_SAMPLING_FREQ_t.
1039:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1040:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1041:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1042:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets sampling frequency for USIC channel input data signal. \n\n
1043:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1044:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1045:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSource(), XMC_USIC_CH_EnableInputSync(), XMC_USIC_CH_EnableInputDigitalFilte
1046:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1047:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputSamplingFreq(XMC_USIC_CH_t *const channel,
1048:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_INPUT_t input,
1049:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_INPUT_SAMPLING_FREQ_t sampling_freq)
1050:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
1051:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)(channel->DXCR[input] & (~USIC_CH_DXCR_SFSEL_Msk)) |
1052:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****                          ((uint32_t)sampling_freq);
1053:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
1054:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1055:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1056:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1057:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1058:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
1059:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
1060:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  combination_mode Combination mode value of type \a XMC_USIC_CH_INPUT_COMBINATION_MODE_t.
1061:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1062:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1063:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1064:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects which edge of the synchronized signal DXnS activates the trigger output DXnT of the inpu
1065:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1066:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1067:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSource(), XMC_USIC_CH_EnableInputSync(), XMC_USIC_CH_EnableInputDigitalFilte
1068:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1069:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputTriggerCombinationMode(XMC_USIC_CH_t *const channel,
1070:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_INPUT_t input,
1071:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_INPUT_COMBINATION_MODE_t combination_mode)
1072:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
1073:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)(channel->DXCR[input] & (~USIC_CH_DXCR_CM_Msk)) |
1074:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****                          ((uint32_t)combination_mode << USIC_CH_DXCR_CM_Pos);
1075:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
1076:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1077:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1078:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1079:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1080:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  clock_source clock source for the BRG.
1081:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1082:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1083:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1084:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the clock source for the BRG. \n\n
1085:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1086:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1087:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputTriggerCombinationMode(), XMC_USIC_CH_SetExternalClockBRGDivider()\n\n\n
1088:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1089:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetBRGInputClockSource(XMC_USIC_CH_t *const channel, const XMC_USI
1090:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
1091:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG = (uint32_t)(channel->BRG & (~USIC_CH_BRG_CLKSEL_Msk)) | (uint32_t)(clock_source);
1092:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
1093:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1094:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1095:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1096:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1097:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted. \n
1098:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: 16bit unsigned data. minimum= 0, maximum= 65535
1099:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1100:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1101:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1102:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data into the transmit buffer. \n\n
1103:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * The data provided is placed in TBUF[0U].
1104:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1105:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1106:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1107:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_WriteToTBUFTCI() \n\n\n
1108:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1109:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_WriteToTBUF(XMC_USIC_CH_t *const channel, const uint16_t data)
1110:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
1111:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBUF[0U] = data;
1112:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
1113:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1114:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1115:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1116:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1117:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted.
1118:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param transmit_control_information transmit control information to be configured while transmit
1119:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: minimum= 0, maximum= 31.
1120:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1121:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1122:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1123:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data to the transmit buffer in a control mode. \n\n
1124:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * When the respective control mode is enabled , this API can be used.
1125:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1126:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1127:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1128:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_WriteToTBUF() \n\n\n
1129:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1130:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_WriteToTBUFTCI(XMC_USIC_CH_t *const channel,
1131:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     const uint16_t data,
1132:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t transmit_control_information)
1133:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
  88              	 .loc 1 1133 0
  89              	 .cfi_startproc
  90              	 
  91              	 
  92              	 
  93 0000 80B4     	 push {r7}
  94              	.LCFI6:
  95              	 .cfi_def_cfa_offset 4
  96              	 .cfi_offset 7,-4
  97 0002 85B0     	 sub sp,sp,#20
  98              	.LCFI7:
  99              	 .cfi_def_cfa_offset 24
 100 0004 00AF     	 add r7,sp,#0
 101              	.LCFI8:
 102              	 .cfi_def_cfa_register 7
 103 0006 F860     	 str r0,[r7,#12]
 104 0008 0B46     	 mov r3,r1
 105 000a 7A60     	 str r2,[r7,#4]
 106 000c 7B81     	 strh r3,[r7,#10]
1134:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBUF[transmit_control_information] = data;
 107              	 .loc 1 1134 0
 108 000e 7989     	 ldrh r1,[r7,#10]
 109 0010 FB68     	 ldr r3,[r7,#12]
 110 0012 7A68     	 ldr r2,[r7,#4]
 111 0014 2032     	 adds r2,r2,#32
 112 0016 43F82210 	 str r1,[r3,r2,lsl#2]
1135:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
 113              	 .loc 1 1135 0
 114 001a 1437     	 adds r7,r7,#20
 115              	.LCFI9:
 116              	 .cfi_def_cfa_offset 4
 117 001c BD46     	 mov sp,r7
 118              	.LCFI10:
 119              	 .cfi_def_cfa_register 13
 120              	 
 121 001e 5DF8047B 	 ldr r7,[sp],#4
 122              	.LCFI11:
 123              	 .cfi_restore 7
 124              	 .cfi_def_cfa_offset 0
 125 0022 7047     	 bx lr
 126              	 .cfi_endproc
 127              	.LFE201:
 129              	 .section .text.XMC_USIC_CH_GetTransmitBufferStatus,"ax",%progbits
 130              	 .align 2
 131              	 .thumb
 132              	 .thumb_func
 134              	XMC_USIC_CH_GetTransmitBufferStatus:
 135              	.LFB209:
1136:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1137:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1138:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1139:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1140:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  word_length Number of bits to be configured for a data word. \n
1141:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 					   \b Range: minimum= 1, maximum= 16. \n
1142:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 					   e.g: For word length of 8, \a word_length should be provided as 8.
1143:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1144:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1145:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1146:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the data word length in number of bits. \n\n
1147:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the number of bits to represent a data word. Frame length should be a multiple of word leng
1148:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1149:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1150:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetFrameLength()\n\n\n
1151:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1152:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_len
1153:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
1154:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_WLE_Msk)) |
1155:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****                   (uint32_t)(((uint32_t)word_length - 1UL)  << USIC_CH_SCTR_WLE_Pos);
1156:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
1157:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1158:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1159:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1160:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
1161:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  word_length Number of bits to be configured for a data word. \n
1162:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *             \b Range: minimum= 1, maximum= 16. \n
1163:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *             e.g: For word length of 8, \a word_length should be provided as 8.
1164:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1165:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1166:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1167:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the data word length in number of bits. \n\n
1168:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the number of bits to represent a data word. Frame length should be a multiple of word leng
1169:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1170:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1171:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetFrameLength()\n\n\n
1172:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1173:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetShiftDirection(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_
1174:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
1175:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_SDIR_Msk)) | (uint32_t)shift_direction;
1176:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
1177:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1178:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1179:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1180:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1181:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
1182:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Captured counter value
1183:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1184:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1185:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1186:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * The value of the counter is captured if one of the trigger signals DX0T or DX1T are activated by
1187:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1188:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_GetCaptureTimerValue(const XMC_USIC_CH_t *const channel)
1189:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
1190:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   return channel->CMTR;
1191:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
1192:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1193:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1194:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1195:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
1196:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  mode divider mode ::XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_t \n
1197:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  step divider \n
1198:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *             \b XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_NORMAL resulting divider = 1023 - step \n
1199:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *             \b XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL resulting divider = 1023 / step \n
1200:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1201:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1202:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1203:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1204:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * The fractional divider generates its output frequency fFD by either dividing the input frequency
1205:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1206:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1207:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetFractionalDivider(XMC_USIC_CH_t *const channel, const XMC_USIC_
1208:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
1209:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->FDR = mode | step;
1210:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
1211:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1212:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1213:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1214:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1215:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  frame_length Number of bits in a frame. \n
1216:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: minimum= 1, maximum= 0x3f. The maximum value for fixed frame size is 0x3f. \n
1217:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 						e.g: For a frame length of 16, \a frame_length should be provided as 16.
1218:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1219:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1220:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1221:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Define the data frame length.\n\n
1222:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Set the number of bits to be serially transmitted in a frame.
1223:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * The frame length should be multiples of word length. If the value is set to 0x40, the frame leng
1224:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * has to be controlled explicitly.
1225:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1226:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1227:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetWordLength(), XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
1228:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1229:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_l
1230:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
1231:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_FLE_Msk)) |
1232:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****                   (((uint32_t)frame_length - 0x1U)  << USIC_CH_SCTR_FLE_Pos);
1233:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
1234:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1235:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1236:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1237:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1238:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Bit mask of the channel events to be enabled. Use @ref XMC_USIC_CH_EVENT_t for the 
1239:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC_CH_EVENT_RECEIVE_START, @ref XMC_USIC_CH_EVENT_DATA_LOST etc. Multip
1240:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				can be combined using \a OR operation.
1241:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1242:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1243:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1244:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Enable the channel interrupt events.\n\n
1245:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Common channel events related to serial communication can be configured using this API.
1246:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Multiple events can be combined using the bitwise OR operation and configured in one function ca
1247:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EVENT_t enumerates multiple protocol event bitmasks. These enumerations can be used 
1248:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1249:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1250:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
1251:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1252:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
1253:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
1254:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->CCR |= event;
1255:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
1256:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1257:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1258:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1259:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				  \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device sup
1260:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Bit mask of the channel events to be disabled. Use @ref XMC_USIC_CH_EVENT_t for the
1261:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC_CH_EVENT_RECEIVE_START, @ref XMC_USIC_CH_EVENT_DATA_LOST etc. Multip
1262:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				can be combined using \a OR operation.
1263:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1264:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1265:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1266:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Disable the channel interrupt events. \n\n
1267:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Multiple events can be combined using the bitwise OR operation and configured in one function ca
1268:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EVENT_t enumerates multiple protocol event bitmasks. These enumerations can be used 
1269:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1270:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1271:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
1272:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** */
1273:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
1274:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
1275:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->CCR &= (uint32_t)~event;
1276:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
1277:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1278:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1279:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1280:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				  \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device sup
1281:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  interrupt_node Interrupt node pointer to be configured. \n
1282:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  \b Range: @ref XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT,
1283:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  			@ref XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER etc.
1284:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param service_request Service request number.\n
1285:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  \b Range: 0 to 5.
1286:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1287:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1288:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1289:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the interrupt node for USIC channel events. \n\n
1290:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * For an event to generate interrupt, node pointer should be configured with service request(SR0, 
1291:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * The NVIC node gets linked to the interrupt event by doing so.<br>
1292:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: NVIC node should be separately enabled to generate the interrupt.
1293:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1294:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1295:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableEvent() \n\n\n
1296:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1297:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
1298:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
1299:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t service_request);
1300:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1301:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1302:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1303:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1304:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Stataus @ref XMC_USIC_CH_TBUF_STATUS_IDLE if transmit buffer is free,
1305:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *                 @ref XMC_USIC_CH_TBUF_STATUS_BUSY if transmit buffer is busy.
1306:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1307:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1308:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets transmit buffer status. \n\n
1309:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Status indicates whether the transmit buffer is free, or busy transmitting data.
1310:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * The status depends on the value of TDV flag in TCSR register.
1311:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * This status can be used while transmitting data. Transmit data when the transmit buffer
1312:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * status is @ref XMC_USIC_CH_TBUF_STATUS_IDLE.
1313:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1314:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1315:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetDataOutputMode() \n\n\n
1316:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1317:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const 
1318:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 136              	 .loc 1 1318 0
 137              	 .cfi_startproc
 138              	 
 139              	 
 140              	 
 141 0000 80B4     	 push {r7}
 142              	.LCFI12:
 143              	 .cfi_def_cfa_offset 4
 144              	 .cfi_offset 7,-4
 145 0002 83B0     	 sub sp,sp,#12
 146              	.LCFI13:
 147              	 .cfi_def_cfa_offset 16
 148 0004 00AF     	 add r7,sp,#0
 149              	.LCFI14:
 150              	 .cfi_def_cfa_register 7
 151 0006 7860     	 str r0,[r7,#4]
1319:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
 152              	 .loc 1 1319 0
 153 0008 7B68     	 ldr r3,[r7,#4]
 154 000a 9B6B     	 ldr r3,[r3,#56]
 155 000c DBB2     	 uxtb r3,r3
 156 000e 23F07F03 	 bic r3,r3,#127
 157 0012 DBB2     	 uxtb r3,r3
1320:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
 158              	 .loc 1 1320 0
 159 0014 1846     	 mov r0,r3
 160 0016 0C37     	 adds r7,r7,#12
 161              	.LCFI15:
 162              	 .cfi_def_cfa_offset 4
 163 0018 BD46     	 mov sp,r7
 164              	.LCFI16:
 165              	 .cfi_def_cfa_register 13
 166              	 
 167 001a 5DF8047B 	 ldr r7,[sp],#4
 168              	.LCFI17:
 169              	 .cfi_restore 7
 170              	 .cfi_def_cfa_offset 0
 171 001e 7047     	 bx lr
 172              	 .cfi_endproc
 173              	.LFE209:
 175              	 .section .text.XMC_USIC_CH_GetReceiveBufferStatus,"ax",%progbits
 176              	 .align 2
 177              	 .thumb
 178              	 .thumb_func
 180              	XMC_USIC_CH_GetReceiveBufferStatus:
 181              	.LFB210:
1321:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1322:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1323:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @brief API to get receive buffer status
1324:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1325:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1326:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status of data validity check for RBUF0 and RBUF1. \n
1327:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 		   Returned value should be masked with RDV0 and RDV1 bits to know the status. \n
1328:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 		   \b Range: @ref XMC_USIC_CH_RBUF_STATUS_DATA_VALID0, @ref XMC_USIC_CH_RBUF_STATUS_DATA_VALID
1329:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1330:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1331:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if RBUF0 and RBUF1 have valid unread data. \n\n
1332:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * It checks the bits RDV0 and RDV1 of the RBUFSR register.
1333:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Returns the value of RBUFSR masked with bitmasks of RDV0 and RDV1.
1334:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * It can be used to decide whether 2bytes has to be read from RBUF or 1 byte.
1335:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * If both bitmasks XMC_USIC_CH_RBUF_STATUS_DATA_VALID0 and XMC_USIC_CH_RBUF_STATUS_DATA_VALID1
1336:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * are set, then 2 bytes can be read from RBUF. If only either of them is set, then only one byte
1337:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * can be read from RBUF.
1338:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1339:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus() \n\n\n
1340:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1341:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_GetReceiveBufferStatus(XMC_USIC_CH_t *const channel)
1342:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 182              	 .loc 1 1342 0
 183              	 .cfi_startproc
 184              	 
 185              	 
 186              	 
 187 0000 80B4     	 push {r7}
 188              	.LCFI18:
 189              	 .cfi_def_cfa_offset 4
 190              	 .cfi_offset 7,-4
 191 0002 83B0     	 sub sp,sp,#12
 192              	.LCFI19:
 193              	 .cfi_def_cfa_offset 16
 194 0004 00AF     	 add r7,sp,#0
 195              	.LCFI20:
 196              	 .cfi_def_cfa_register 7
 197 0006 7860     	 str r0,[r7,#4]
1343:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   return ((uint32_t) (channel->RBUFSR & (USIC_CH_RBUFSR_RDV0_Msk | USIC_CH_RBUFSR_RDV1_Msk)));
 198              	 .loc 1 1343 0
 199 0008 7B68     	 ldr r3,[r7,#4]
 200 000a 1B6D     	 ldr r3,[r3,#80]
 201 000c 03F4C043 	 and r3,r3,#24576
1344:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
 202              	 .loc 1 1344 0
 203 0010 1846     	 mov r0,r3
 204 0012 0C37     	 adds r7,r7,#12
 205              	.LCFI21:
 206              	 .cfi_def_cfa_offset 4
 207 0014 BD46     	 mov sp,r7
 208              	.LCFI22:
 209              	 .cfi_def_cfa_register 13
 210              	 
 211 0016 5DF8047B 	 ldr r7,[sp],#4
 212              	.LCFI23:
 213              	 .cfi_restore 7
 214              	 .cfi_def_cfa_offset 0
 215 001a 7047     	 bx lr
 216              	 .cfi_endproc
 217              	.LFE210:
 219              	 .section .text.XMC_USIC_CH_TXFIFO_DisableEvent,"ax",%progbits
 220              	 .align 2
 221              	 .thumb
 222              	 .thumb_func
 224              	XMC_USIC_CH_TXFIFO_DisableEvent:
 225              	.LFB225:
1345:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1346:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1347:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1348:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1349:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1350:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  start_transmision_mode Transmission mode to be enabled. \n
1351:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 								\b Range: @ref XMC_USIC_CH_START_TRANSMISION_DISABLED,
1352:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 								@ref XMC_USIC_CH_START_TRANSMISION_ON_TDV, @ref XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2
1353:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 								@ref XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_1
1354:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1355:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1356:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1357:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1358:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures data transmission. \n\n
1359:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * The configuration affects the data shifted on the DOUT0 pin.
1360:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1361:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1362:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus(), XMC_USIC_CH_SetDataOutputMode() \n\n\n
1363:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1364:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetStartTransmisionMode(XMC_USIC_CH_t *const channel,
1365:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_START_TRANSMISION_MODE_t start_transmision_mode)
1366:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
1367:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR = (uint32_t)(channel->TCSR & (~USIC_CH_TCSR_TDEN_Msk)) | (uint32_t)start_transmisio
1368:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
1369:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1370:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1371:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1372:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1373:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1374:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  data_output_mode  Data output mode. \n
1375:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_DATA_OUTPUT_MODE_NORMAL, @ref XMC_USIC_CH_DATA_OUTPUT_MODE_INVERTE
1376:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1377:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1378:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1379:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the mode for data output. \n\n
1380:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel can be configured to shift inverted data or direct data based on the input to the A
1381:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1382:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1383:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetStartTransmisionMode() \n\n\n
1384:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1385:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetDataOutputMode(XMC_USIC_CH_t *const channel,
1386:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_DATA_OUTPUT_MODE_t data_output_mode)
1387:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
1388:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_DOCFG_Msk)) | (uint32_t)data_output_mod
1389:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
1390:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1391:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1392:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1393:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1394:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1395:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1396:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1397:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables automatic update of frame length. \n\n
1398:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * When the automatic update of frame length is enabled, frame length is configured based on the
1399:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * index of the TBUF[]/IN[] register array. When the data is written to TBUF[x], frame length is co
1400:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * with the mask value of \a x at the last 5 bit positions. Same logic is applicable if data is wri
1401:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * IN[x] register.
1402:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1403:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1404:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableFrameLengthControl(), XMC_USIC_CH_TXFIFO_PutDataFLEMode() \n\n\n
1405:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1406:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableFrameLengthControl(XMC_USIC_CH_t *const channel)
1407:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
1408:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR = (uint32_t)(channel->TCSR & (~(USIC_CH_TCSR_WLEMD_Msk |
1409:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****                              USIC_CH_TCSR_SELMD_Msk |
1410:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****                              USIC_CH_TCSR_WAMD_Msk |
1411:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****                              USIC_CH_TCSR_HPCMD_Msk))) |
1412:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****                   (uint32_t)USIC_CH_TCSR_FLEMD_Msk;
1413:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
1414:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1415:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1416:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1417:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1418:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1419:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1420:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1421:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables automatic update of word length. \n\n
1422:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * When the automatic update of word length is enabled, word length is configured based on the
1423:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * index of the TBUF[]/IN[] register array. When the data is written to TBUF[x], word length is con
1424:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * with the mask value of \a x at the last 5 bit positions. Same logic is applicable if data is wri
1425:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * IN[x] register.
1426:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1427:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1428:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableFrameLengthControl(), XMC_USIC_CH_TXFIFO_PutDataFLEMode() \n\n\n
1429:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1430:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableWordLengthControl(XMC_USIC_CH_t *const channel)
1431:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
1432:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR = (uint32_t)(channel->TCSR & (~(USIC_CH_TCSR_WLEMD_Msk |
1433:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****                              USIC_CH_TCSR_SELMD_Msk |
1434:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****                              USIC_CH_TCSR_WAMD_Msk |
1435:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****                              USIC_CH_TCSR_HPCMD_Msk))) |
1436:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****                   (uint32_t)USIC_CH_TCSR_WLEMD_Msk;
1437:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
1438:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1439:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1440:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1441:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1442:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1443:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1444:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1445:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables automatic update of frame length. \n\n
1446:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * When automatic update of frame length is disabled, frame length has to configured explicitly.
1447:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Frame length remains fixed until it is changed again.
1448:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1449:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1450:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableFrameLengthControl(), XMC_USIC_CH_SetFrameLength() \n\n\n
1451:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1452:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableFrameLengthControl(XMC_USIC_CH_t *const channel)
1453:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
1454:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR &= (uint32_t)~USIC_CH_TCSR_FLEMD_Msk;
1455:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
1456:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1457:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1458:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1459:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1460:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1461:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1462:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1463:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables automatic update of word length. \n\n
1464:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * When automatic update of word length is disabled, word length has to configured explicitly.
1465:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Word length remains fixed until it is changed again.
1466:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1467:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1468:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableFrameLengthControl(), XMC_USIC_CH_SetWordLength() \n\n\n
1469:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1470:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableWordLengthControl(XMC_USIC_CH_t *const channel)
1471:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
1472:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR &= (uint32_t)~USIC_CH_TCSR_WLEMD_Msk;
1473:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
1474:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1475:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1476:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1477:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1478:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1479:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1480:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1481:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Bit TCSR.TE is set if DX2T becomes active while TDV = 1. \n\n
1482:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the transfer trigger unit to set bit TCSR.TE if the trigger signal DX2T becomes active
1483:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * for event driven transfer starts.
1484:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1485:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1486:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableTBUFDataValidTrigger()\n\n\n
1487:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1488:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableTBUFDataValidTrigger(XMC_USIC_CH_t *const channel)
1489:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
1490:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR |= (uint32_t)USIC_CH_TCSR_TDVTR_Msk;
1491:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
1492:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1493:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1494:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1495:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1496:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1497:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1498:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1499:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the trigger of TDV depending on DX2T signal. \n\n
1500:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Bit TCSR.TE is permanently set.
1501:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1502:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1503:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableTBUFDataValidTrigger() \n\n\n
1504:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1505:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableTBUFDataValidTrigger(XMC_USIC_CH_t *const channel)
1506:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
1507:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR &= (uint32_t)~USIC_CH_TCSR_TDVTR_Msk;
1508:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
1509:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1510:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1511:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1512:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1513:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  service_request_line service request number of the event to be triggered. \n
1514:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: 0 to 5.
1515:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1516:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1517:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1518:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Trigger a USIC interrupt service request.\n\n
1519:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * When the USIC service request is triggered, the NVIC interrupt associated with it will be
1520:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * generated if enabled.
1521:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1522:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1523:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
1524:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1525:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TriggerServiceRequest(XMC_USIC_CH_t *const channel, const uint32_t
1526:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
1527:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->FMR = (uint32_t)(USIC_CH_FMR_SIO0_Msk << service_request_line);
1528:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
1529:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1530:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1531:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1532:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1533:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  transmit_buffer_status clearing or setting the TDV flag. \n
1534:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1535:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1536:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1537:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1538:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Modify TCSR.TDV and TCSR.TE to control the start of a data word transmission by software.
1539:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1540:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1541:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus() \n\n\n
1542:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1543:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetTransmitBufferStatus(XMC_USIC_CH_t *const channel,
1544:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_TBUF_STATUS_SET_t transmit_buffer_status)
1545:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
1546:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->FMR = (uint32_t)transmit_buffer_status;
1547:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
1548:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1549:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1550:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1551:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1552:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1553:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1554:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1555:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1556:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Modify TCSR.TDV and TCSR.TE to control the start of a data word transmission by software.
1557:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1558:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1559:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus() \n\n\n
1560:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1561:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_InvalidateReadData(XMC_USIC_CH_t *const channel)
1562:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
1563:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->FMR = USIC_CH_FMR_CRDV0_Msk | USIC_CH_FMR_CRDV1_Msk;
1564:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
1565:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1566:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1567:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1568:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1569:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1570:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  passive_level Value of passive level for the channel. \n
1571:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_PASSIVE_DATA_LEVEL0, @ref XMC_USIC_CH_PASSIVE_DATA_LEVEL1
1572:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1573:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1574:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1575:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Set the passive data level of the output signal. \n\n
1576:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * When the USIC channel transmit stage is idle, the output signal level stays at the
1577:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * configured passive level.
1578:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1579:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1580:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus(), XMC_USIC_CH_SetStartTransmisionMode() \n\n\n
1581:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1582:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetPassiveDataLevel(XMC_USIC_CH_t *const channel,
1583:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_PASSIVE_DATA_LEVEL_t passive_level)
1584:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
1585:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR &= (~USIC_CH_SCTR_PDL_Msk);
1586:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR |= (uint32_t)passive_level;
1587:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
1588:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1589:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /* TX FIFO APIs */
1590:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1591:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1592:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1593:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data_pointer Start position inside the FIFO buffer. \n
1594:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to 63.
1595:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param size Required size of the transmit FIFO. \n
1596:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: @ref XMC_USIC_CH_FIFO_DISABLED, @ref XMC_USIC_CH_FIFO_SIZE_2WORDS.. @ref XMC_USIC_CH
1597:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold of transmit FIFO filling level to be considered for generating events. \n
1598:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a size -1.
1599:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1600:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1601:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1602:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Initializes the transmit FIFO. \n\n
1603:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Transmit FIFO is a subset of a common FIFO sized 64 words. This FIFO is shared between 2 channel
1604:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Each channel can share the FIFO for transmission and reception. \a data_pointer represents the s
1605:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * from where transmit data can be put, for the selected USIC channel. \a size represents the size 
1606:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 2. Since the FIFO is shared between 2 USIC channels, FIFO size should be carefully selected. A F
1607:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * event is generated when the FIFO filling level falls below the \a limit value.
1608:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1609:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1610:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_EnableEvent(), XMC_USIC_CH_TXFIFO_SetInterruptNodePointer() \n\n\n
1611:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1612:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_TXFIFO_Configure(XMC_USIC_CH_t *const channel,
1613:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****                                   const uint32_t data_pointer,
1614:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****                                   const XMC_USIC_CH_FIFO_SIZE_t size,
1615:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****                                   const uint32_t limit);
1616:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1617:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1618:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1619:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1620:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param size Required size of the transmit FIFO. \n
1621:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: @ref XMC_USIC_CH_FIFO_DISABLED, @ref XMC_USIC_CH_FIFO_SIZE_2WORDS.. @ref XMC_USIC_CH
1622:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold for transmit FIFO filling level to be considered for generating events. \
1623:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a size -1.
1624:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1625:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1626:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \deprecated { Use XMC_USIC_CH_TXFIFO_SetSizeTriggerLimit() }
1627:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1628:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1629:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the size and trigger limit for the transmit FIFO. \n\n
1630:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * The API is not to be called for initializing the transmit FIFO. The API shall be used for the
1631:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * runtime change of transmit FIFO trigger limit. FIFO start position will not be affected on execu
1632:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1633:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1634:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit() \n\n\n
1635:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1636:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_TXFIFO_SetSizeTriggerLimit(XMC_USIC_CH_t *const channel,
1637:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_FIFO_SIZE_t size,
1638:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t limit);
1639:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1640:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1641:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1642:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1643:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1644:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold for transmit FIFO filling level to be considered for generating events. \
1645:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a fifo size -1.
1646:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1647:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1648:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1649:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the trigger limit for the TX FIFO. \n\n
1650:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1651:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1652:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit() \n\n\n
1653:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1654:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_SetTriggerLimit(XMC_USIC_CH_t *const channel,
1655:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t limit)
1656:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
1657:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBCTR = (channel->TBCTR & (uint32_t)~USIC_CH_TBCTR_LIMIT_Msk) | ((limit << USIC_CH_TBCTR
1658:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
1659:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1660:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1661:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1662:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1663:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1664:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1665:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Events to be enabled. Multiple events can be bitwise OR combined. @ref XMC_USIC_CH_
1666:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1667:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1668:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1669:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the interrupt events related to transmit FIFO. \n\n
1670:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Event bitmasks can be constructed using the enumeration @ref XMC_USIC_CH_TXFIFO_EVENT_CONF_t.
1671:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Multiple events can be enabled by providing multiple events in a single call. For providing
1672:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple events, combine the events using bitwise OR operation. Events are configured in the TBC
1673:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1674:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: API only enables the events. For interrupt generation, interrupt node must be configured a
1675:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * must be enabled.
1676:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1677:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1678:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_SetInterruptNodePointer() \n\n\n
1679:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1680:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t ev
1681:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
1682:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBCTR |= event;
1683:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
1684:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1685:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1686:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1687:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1688:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1689:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Events to be disabled. @ref XMC_USIC_CH_TXFIFO_EVENT_CONF_t \n
1690:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1691:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1692:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1693:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the interrupt events related to transmit FIFO. \n\n
1694:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * By disabling the interrupt events, generation of interrupt is stopped. User can poll the event
1695:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * flags from the status register using the API XMC_USIC_CH_TXFIFO_GetEvent().
1696:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Event bitmasks can be constructed using the enumeration @ref XMC_USIC_CH_TXFIFO_EVENT_CONF_t. Fo
1697:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple events, combine the events using bitwise OR operation.
1698:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1699:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1700:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_GetEvent(), XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
1701:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1702:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t e
1703:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 226              	 .loc 1 1703 0
 227              	 .cfi_startproc
 228              	 
 229              	 
 230              	 
 231 0000 80B4     	 push {r7}
 232              	.LCFI24:
 233              	 .cfi_def_cfa_offset 4
 234              	 .cfi_offset 7,-4
 235 0002 83B0     	 sub sp,sp,#12
 236              	.LCFI25:
 237              	 .cfi_def_cfa_offset 16
 238 0004 00AF     	 add r7,sp,#0
 239              	.LCFI26:
 240              	 .cfi_def_cfa_register 7
 241 0006 7860     	 str r0,[r7,#4]
 242 0008 3960     	 str r1,[r7]
1704:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBCTR &= (uint32_t)~event;
 243              	 .loc 1 1704 0
 244 000a 7B68     	 ldr r3,[r7,#4]
 245 000c D3F80821 	 ldr r2,[r3,#264]
 246 0010 3B68     	 ldr r3,[r7]
 247 0012 DB43     	 mvns r3,r3
 248 0014 1A40     	 ands r2,r2,r3
 249 0016 7B68     	 ldr r3,[r7,#4]
 250 0018 C3F80821 	 str r2,[r3,#264]
1705:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
 251              	 .loc 1 1705 0
 252 001c 0C37     	 adds r7,r7,#12
 253              	.LCFI27:
 254              	 .cfi_def_cfa_offset 4
 255 001e BD46     	 mov sp,r7
 256              	.LCFI28:
 257              	 .cfi_def_cfa_register 13
 258              	 
 259 0020 5DF8047B 	 ldr r7,[sp],#4
 260              	.LCFI29:
 261              	 .cfi_restore 7
 262              	 .cfi_def_cfa_offset 0
 263 0024 7047     	 bx lr
 264              	 .cfi_endproc
 265              	.LFE225:
 267 0026 00BF     	 .section .text.XMC_USIC_CH_TXFIFO_PutDataHPCMode,"ax",%progbits
 268              	 .align 2
 269              	 .thumb
 270              	 .thumb_func
 272              	XMC_USIC_CH_TXFIFO_PutDataHPCMode:
 273              	.LFB229:
1706:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1707:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1708:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1709:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				      \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
1710:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param interrupt_node Node pointer representing the transmit FIFO events. \n
1711:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  \b Range: @ref XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
1712:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  			@ref XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE
1713:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param service_request The service request to be used for interrupt generation. \n
1714:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  \b Range: 0 to 5.
1715:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1716:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1717:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1718:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets an interrupt node for the transmit FIFO events.\n\n
1719:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * A node pointer represents one or more interrupt events. Service request represents the interrupt
1720:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * among the 6 interrupt nodes available for USIC module.
1721:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * API configures the service request to be used for interrupt generation for the events selected.
1722:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * A transmit FIFO event can generate an interrupt only if the interrupt node is configured for the
1723:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * the interrupt generation is enabled for the event. For example, transmit FIFO standard transmit 
1724:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * interrupt is generated if the interrupt node for the same is set and interrupt is enabled.<br>
1725:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1726:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: NVIC node should be explicitly enabled for the interrupt generation.
1727:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1728:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1729:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
1730:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1731:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
1732:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
1733:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t service_request);
1734:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1735:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1736:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1737:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1738:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted. \n
1739:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: 16bit unsigned data. minimum= 0, maximum= 65535
1740:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1741:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1742:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1743:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data into the transmit FIFO. \n\n
1744:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * The data provided is placed in the transmit FIFO.
1745:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * The transmit FIFO should be configured before calling this API.
1746:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1747:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1748:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
1749:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1750:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_PutData(XMC_USIC_CH_t *const channel, const uint16_t data)
1751:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
1752:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->IN[0] = data;
1753:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
1754:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1755:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1756:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1757:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1758:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted. \n
1759:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: 16bit unsigned data. minimum= 0, maximum= 65535
1760:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param loc Input location. \n
1761:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1762:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1763:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1764:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Transmit data can be loaded to TBUF by software by writing to the transmit buffer input
1765:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * locations TBUFx (x = 00-31), consisting of 32 consecutive addresses. The data written
1766:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * to one of these input locations is stored in the transmit buffer TBUF. Additionally, the
1767:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * address of the written location is evaluated and can be used for additional control
1768:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * purposes. This 5-bit wide information (named Transmit Control Information TCI) can be
1769:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * used for different purposes in different protocols.
1770:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1771:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1772:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableWordLengthControl() \n
1773:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
1774:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1775:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_PutDataEx(XMC_USIC_CH_t *const channel, const uint16_t data
1776:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
1777:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->IN[loc] = data;
1778:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
1779:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1780:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1781:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1782:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1783:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted.
1784:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param frame_length Frame length to be configured while transmitting the data. \n
1785:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: minimum= 0, maximum= 31. e.g: For a frame length of 16, set \a frame_length as 15.
1786:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1787:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1788:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1789:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data to the transmit FIFO in frame length control mode. \n\n
1790:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * When frame length control is enabled for dynamic update of frame length, this API can be used.
1791:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \a frame_length represents the frame length to be updated by the peripheral.
1792:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \a frame_length is used as index for the IN[] register array.
1793:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1794:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1795:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_PutDataEx() \n
1796:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
1797:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1798:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_PutDataFLEMode(XMC_USIC_CH_t *const channel,
1799:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     const uint16_t data,
1800:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t frame_length)
1801:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
1802:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->IN[frame_length] = data;
1803:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
1804:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1805:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1806:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1807:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1808:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted.
1809:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param frame_length Frame length to be configured while transmitting the data. \n
1810:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: minimum= 0, maximum= 31. e.g: For a frame length of 16, set \a frame_length as 15.
1811:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1812:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1813:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1814:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data to the transmit FIFO in hardware port control mode. \n\n
1815:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * When hardware port control is enabled for dynamic update of frame length, this API can be used.
1816:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \a frame_length represents the frame length to be updated by the peripheral.
1817:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \a frame_length is used as index for the IN[] register array.
1818:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1819:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1820:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
1821:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1822:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_PutDataHPCMode(XMC_USIC_CH_t *const channel,
1823:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     const uint16_t data,
1824:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t frame_length)
1825:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 274              	 .loc 1 1825 0
 275              	 .cfi_startproc
 276              	 
 277              	 
 278              	 
 279 0000 80B4     	 push {r7}
 280              	.LCFI30:
 281              	 .cfi_def_cfa_offset 4
 282              	 .cfi_offset 7,-4
 283 0002 85B0     	 sub sp,sp,#20
 284              	.LCFI31:
 285              	 .cfi_def_cfa_offset 24
 286 0004 00AF     	 add r7,sp,#0
 287              	.LCFI32:
 288              	 .cfi_def_cfa_register 7
 289 0006 F860     	 str r0,[r7,#12]
 290 0008 0B46     	 mov r3,r1
 291 000a 7A60     	 str r2,[r7,#4]
 292 000c 7B81     	 strh r3,[r7,#10]
1826:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->IN[frame_length] = data;
 293              	 .loc 1 1826 0
 294 000e 7989     	 ldrh r1,[r7,#10]
 295 0010 FB68     	 ldr r3,[r7,#12]
 296 0012 7A68     	 ldr r2,[r7,#4]
 297 0014 6032     	 adds r2,r2,#96
 298 0016 43F82210 	 str r1,[r3,r2,lsl#2]
1827:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
 299              	 .loc 1 1827 0
 300 001a 1437     	 adds r7,r7,#20
 301              	.LCFI33:
 302              	 .cfi_def_cfa_offset 4
 303 001c BD46     	 mov sp,r7
 304              	.LCFI34:
 305              	 .cfi_def_cfa_register 13
 306              	 
 307 001e 5DF8047B 	 ldr r7,[sp],#4
 308              	.LCFI35:
 309              	 .cfi_restore 7
 310              	 .cfi_def_cfa_offset 0
 311 0022 7047     	 bx lr
 312              	 .cfi_endproc
 313              	.LFE229:
 315              	 .section .text.XMC_USIC_CH_TXFIFO_Flush,"ax",%progbits
 316              	 .align 2
 317              	 .thumb
 318              	 .thumb_func
 320              	XMC_USIC_CH_TXFIFO_Flush:
 321              	.LFB230:
1828:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1829:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1830:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1831:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1832:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1833:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1834:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1835:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Clears the contents of transmit FIFO. \n\n
1836:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Transmit FIFO contents will be cleared and the filling level will be reset to 0.
1837:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1838:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1839:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_GetLevel() \n\n\n
1840:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1841:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_Flush(XMC_USIC_CH_t *const channel)
1842:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 322              	 .loc 1 1842 0
 323              	 .cfi_startproc
 324              	 
 325              	 
 326              	 
 327 0000 80B4     	 push {r7}
 328              	.LCFI36:
 329              	 .cfi_def_cfa_offset 4
 330              	 .cfi_offset 7,-4
 331 0002 83B0     	 sub sp,sp,#12
 332              	.LCFI37:
 333              	 .cfi_def_cfa_offset 16
 334 0004 00AF     	 add r7,sp,#0
 335              	.LCFI38:
 336              	 .cfi_def_cfa_register 7
 337 0006 7860     	 str r0,[r7,#4]
1843:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TRBSCR = (uint32_t)USIC_CH_TRBSCR_FLUSHTB_Msk;
 338              	 .loc 1 1843 0
 339 0008 7B68     	 ldr r3,[r7,#4]
 340 000a 4FF40042 	 mov r2,#32768
 341 000e C3F81821 	 str r2,[r3,#280]
1844:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
 342              	 .loc 1 1844 0
 343 0012 0C37     	 adds r7,r7,#12
 344              	.LCFI39:
 345              	 .cfi_def_cfa_offset 4
 346 0014 BD46     	 mov sp,r7
 347              	.LCFI40:
 348              	 .cfi_def_cfa_register 13
 349              	 
 350 0016 5DF8047B 	 ldr r7,[sp],#4
 351              	.LCFI41:
 352              	 .cfi_restore 7
 353              	 .cfi_def_cfa_offset 0
 354 001a 7047     	 bx lr
 355              	 .cfi_endproc
 356              	.LFE230:
 358              	 .section .text.XMC_USIC_CH_TXFIFO_IsFull,"ax",%progbits
 359              	 .align 2
 360              	 .thumb
 361              	 .thumb_func
 363              	XMC_USIC_CH_TXFIFO_IsFull:
 364              	.LFB231:
1845:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1846:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1847:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1848:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1849:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status \a true if transmit FIFO is full
1850:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *              \a false if transmit FIFO is not full.
1851:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1852:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1853:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if transmit FIFO is full. \n\n
1854:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * When the transmit FIFO filling level reaches the configured size, FIFO full flag is set.
1855:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * User should not write to the FIFO when the transmit FIFO is full.
1856:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1857:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1858:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_IsEmpty(), XMC_USIC_CH_TXFIFO_Flush() \n\n\n
1859:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1860:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsFull(XMC_USIC_CH_t *const channel)
1861:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 365              	 .loc 1 1861 0
 366              	 .cfi_startproc
 367              	 
 368              	 
 369              	 
 370 0000 80B4     	 push {r7}
 371              	.LCFI42:
 372              	 .cfi_def_cfa_offset 4
 373              	 .cfi_offset 7,-4
 374 0002 83B0     	 sub sp,sp,#12
 375              	.LCFI43:
 376              	 .cfi_def_cfa_offset 16
 377 0004 00AF     	 add r7,sp,#0
 378              	.LCFI44:
 379              	 .cfi_def_cfa_register 7
 380 0006 7860     	 str r0,[r7,#4]
1862:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   return (bool)(channel->TRBSR & USIC_CH_TRBSR_TFULL_Msk);
 381              	 .loc 1 1862 0
 382 0008 7B68     	 ldr r3,[r7,#4]
 383 000a D3F81431 	 ldr r3,[r3,#276]
 384 000e 03F48053 	 and r3,r3,#4096
 385 0012 002B     	 cmp r3,#0
 386 0014 14BF     	 ite ne
 387 0016 0123     	 movne r3,#1
 388 0018 0023     	 moveq r3,#0
 389 001a DBB2     	 uxtb r3,r3
1863:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
 390              	 .loc 1 1863 0
 391 001c 1846     	 mov r0,r3
 392 001e 0C37     	 adds r7,r7,#12
 393              	.LCFI45:
 394              	 .cfi_def_cfa_offset 4
 395 0020 BD46     	 mov sp,r7
 396              	.LCFI46:
 397              	 .cfi_def_cfa_register 13
 398              	 
 399 0022 5DF8047B 	 ldr r7,[sp],#4
 400              	.LCFI47:
 401              	 .cfi_restore 7
 402              	 .cfi_def_cfa_offset 0
 403 0026 7047     	 bx lr
 404              	 .cfi_endproc
 405              	.LFE231:
 407              	 .section .text.XMC_USIC_CH_RXFIFO_DisableEvent,"ax",%progbits
 408              	 .align 2
 409              	 .thumb
 410              	 .thumb_func
 412              	XMC_USIC_CH_RXFIFO_DisableEvent:
 413              	.LFB238:
1864:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1865:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1866:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1867:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1868:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status \a true if transmit FIFO is empty
1869:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *              \a false if transmit FIFO has some data.
1870:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1871:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1872:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if transmit FIFO is empty. \n\n
1873:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * When the transmit FIFO is empty, data can be written to FIFO.
1874:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * When the last written word to the transmit FIFO is transmitted out of the FIFO,
1875:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * FIFO empty flag is set.
1876:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1877:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1878:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_Flush(), XMC_USIC_CH_TXFIFO_PutData() \n\n\n
1879:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1880:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
1881:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
1882:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   return (bool)(channel->TRBSR & USIC_CH_TRBSR_TEMPTY_Msk);
1883:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
1884:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1885:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1886:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1887:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1888:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Transmit FIFO filling level. \n
1889:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: minimum= 0(FIFO empty), maximum= transmit FIFO size.
1890:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1891:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1892:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets the transmit FIFO filling level. \n\n
1893:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * For every word written to the FIFO, filling level is updated. The API gives the value
1894:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * of this filling level.
1895:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1896:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1897:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_Flush(), XMC_USIC_CH_TXFIFO_PutData() \n\n\n
1898:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1899:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_TXFIFO_GetLevel(XMC_USIC_CH_t *const channel)
1900:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
1901:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   return ((uint32_t)(channel->TRBSR & USIC_CH_TRBSR_TBFLVL_Msk) >> USIC_CH_TRBSR_TBFLVL_Pos);
1902:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
1903:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1904:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1905:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1906:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1907:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status of standard transmit and transmit buffer error events. @ref XMC_USIC_CH_TXFIFO_EV
1908:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1909:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1910:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets the transmit FIFO event status. \n\n
1911:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Gives the status of transmit FIFO standard transmit buffer event and transmit buffer error event
1912:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * The status bits are located at their bit positions in the TRBSR register in the returned value.
1913:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * User can make use of the @ref XMC_USIC_CH_TXFIFO_EVENT_t enumeration for checking the status of 
1914:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * The status can be found by using the bitwise AND operation on the returned value with the enumer
1915:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1916:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: Event status flags should be cleared by the user explicitly.
1917:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1918:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1919:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_ClearEvent() \n\n\n
1920:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1921:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_TXFIFO_GetEvent(XMC_USIC_CH_t *const channel)
1922:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
1923:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   return (uint32_t)((channel->TRBSR) & (USIC_CH_TRBSR_STBI_Msk |
1924:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****                                         USIC_CH_TRBSR_TBERI_Msk));
1925:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
1926:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1927:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1928:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1929:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1930:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  event Transmit FIFO events to be cleared. \n
1931:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 			     \b Range: @ref XMC_USIC_CH_TXFIFO_EVENT_STANDARD, @ref XMC_USIC_CH_TXFIFO_EVENT_ERROR.
1932:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1933:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1934:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1935:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Clears the transmit FIFO event flags in the status register. \n\n
1936:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel peripheral does not clear the event flags after they are read.
1937:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * This API clears the events provided in the \a mask value.
1938:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_EVENT enumeration can be used as input. Multiple events
1939:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * can be cleared by providing a mask value obtained by bitwise OR operation of
1940:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple event enumerations.
1941:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1942:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1943:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_GetEvent() \n\n\n
1944:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1945:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_ClearEvent(XMC_USIC_CH_t *const channel,
1946:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t event)
1947:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
1948:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TRBSCR = event;
1949:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
1950:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1951:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1952:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1953:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1954:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data_pointer Start position inside the FIFO buffer. \n
1955:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to 63.
1956:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param size Required size of the receive FIFO. \n
1957:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: @ref XMC_USIC_CH_FIFO_DISABLED, @ref XMC_USIC_CH_FIFO_SIZE_2WORDS.. @ref XMC_USIC_CH
1958:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold of receive FIFO filling level to be considered for generating events. \n
1959:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a size -1.
1960:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1961:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1962:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1963:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the receive FIFO. \n\n
1964:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Receive FIFO is the subset of a common FIFO sized 64 words. This FIFO is shared between 2 channe
1965:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Each channel can share the FIFO for transmission and reception. \a data_pointer represents the s
1966:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * from where received data can be put. \a size represents the size of receive FIFO as a multiple o
1967:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Since the FIFO is shared between 2 USIC channels, FIFO size should be carefully selected. A FIFO
1968:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * event or alternative receive buffer event is generated when the FIFO filling level exceeds the \
1969:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1970:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1971:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_EnableEvent(), XMC_USIC_CH_RXFIFO_SetInterruptNodePointer() \n\n\n
1972:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** */
1973:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_RXFIFO_Configure(XMC_USIC_CH_t *const channel,
1974:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****                                   const uint32_t data_pointer,
1975:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****                                   const XMC_USIC_CH_FIFO_SIZE_t size,
1976:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****                                   const uint32_t limit);
1977:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
1978:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
1979:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1980:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1981:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param size Required size of the receive FIFO. \n
1982:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: @ref XMC_USIC_CH_FIFO_DISABLED, @ref XMC_USIC_CH_FIFO_SIZE_2WORDS.. @ref XMC_USIC_CH
1983:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold for receive FIFO filling level to be considered for generating events. \n
1984:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a size -1.
1985:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1986:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1987:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \deprecated { Use XMC_USIC_CH_RXFIFO_SetTriggerLimit() }
1988:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1989:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1990:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the size and trigger limit for the receive FIFO. \n\n
1991:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * The API is not to be called for initializing the receive FIFO. The API shall be used for the
1992:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * runtime change of receive FIFO trigger limit. FIFO start position will not be affected on execut
1993:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
1994:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1995:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_SetSizeTriggerLimit()\ n\n\n
1996:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
1997:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(XMC_USIC_CH_t *const channel,
1998:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_FIFO_SIZE_t size,
1999:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t limit);
2000:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
2001:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
2002:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2003:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2004:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold for transmit FIFO filling level to be considered for generating events. \
2005:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a fifo size -1.
2006:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
2007:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
2008:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2009:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the trigger limit for the TX FIFO. \n\n
2010:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
2011:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2012:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_SetSizeTriggerLimit() \n\n\n
2013:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
2014:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_RXFIFO_SetTriggerLimit(XMC_USIC_CH_t *const channel,
2015:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t limit)
2016:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
2017:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->RBCTR = (channel->RBCTR & (uint32_t)~USIC_CH_RBCTR_LIMIT_Msk) | ((limit << USIC_CH_RBCTR
2018:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
2019:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
2020:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
2021:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2022:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2023:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Events to be enabled. Multiple events can be bitwise OR combined. @ref XMC_USIC_CH_
2024:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
2025:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
2026:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2027:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the interrupt events related to transmit FIFO. \n\n
2028:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Event bitmasks can be constructed using the enumeration @ref XMC_USIC_CH_RXFIFO_EVENT_CONF_t.
2029:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Multiple events can be enabled by providing multiple events in a single call. For providing
2030:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple events, combine the events using bitwise OR operation.<br>
2031:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
2032:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: API only enables the events. For interrupt generation, interrupt node must be configured a
2033:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * must be enabled.
2034:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
2035:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2036:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_SetInterruptNodePointer() \n\n\n
2037:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
2038:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_RXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t ev
2039:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
2040:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->RBCTR |= event;
2041:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
2042:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
2043:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
2044:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
2045:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2046:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2047:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Events to be disabled. \n
2048:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD, @ref XMC_USIC_CH_RXFIFO_EVENT_CONF_ERR
2049:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 			@ref XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE.
2050:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
2051:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
2052:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2053:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the selected interrupt events related to receive FIFO. \n\n
2054:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * By disabling the interrupt events, generation of interrupt is stopped. User can poll the event
2055:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * flags from the status register using the API XMC_USIC_CH_RXFIFO_GetEvent().
2056:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Event bitmasks can be constructed using the enumeration \a XMC_USIC_CH_RXFIFO_EVENT_CONF. For pr
2057:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple events, combine the events using bitwise OR operation.
2058:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
2059:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2060:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_GetEvent(), XMC_USIC_CH_RXFIFO_EnableEvent() \n\n\n
2061:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
2062:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_RXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t e
2063:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 414              	 .loc 1 2063 0
 415              	 .cfi_startproc
 416              	 
 417              	 
 418              	 
 419 0000 80B4     	 push {r7}
 420              	.LCFI48:
 421              	 .cfi_def_cfa_offset 4
 422              	 .cfi_offset 7,-4
 423 0002 83B0     	 sub sp,sp,#12
 424              	.LCFI49:
 425              	 .cfi_def_cfa_offset 16
 426 0004 00AF     	 add r7,sp,#0
 427              	.LCFI50:
 428              	 .cfi_def_cfa_register 7
 429 0006 7860     	 str r0,[r7,#4]
 430 0008 3960     	 str r1,[r7]
2064:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->RBCTR &= (uint32_t)~event;
 431              	 .loc 1 2064 0
 432 000a 7B68     	 ldr r3,[r7,#4]
 433 000c D3F80C21 	 ldr r2,[r3,#268]
 434 0010 3B68     	 ldr r3,[r7]
 435 0012 DB43     	 mvns r3,r3
 436 0014 1A40     	 ands r2,r2,r3
 437 0016 7B68     	 ldr r3,[r7,#4]
 438 0018 C3F80C21 	 str r2,[r3,#268]
2065:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
 439              	 .loc 1 2065 0
 440 001c 0C37     	 adds r7,r7,#12
 441              	.LCFI51:
 442              	 .cfi_def_cfa_offset 4
 443 001e BD46     	 mov sp,r7
 444              	.LCFI52:
 445              	 .cfi_def_cfa_register 13
 446              	 
 447 0020 5DF8047B 	 ldr r7,[sp],#4
 448              	.LCFI53:
 449              	 .cfi_restore 7
 450              	 .cfi_def_cfa_offset 0
 451 0024 7047     	 bx lr
 452              	 .cfi_endproc
 453              	.LFE238:
 455 0026 00BF     	 .section .text.XMC_USIC_CH_RXFIFO_Flush,"ax",%progbits
 456              	 .align 2
 457              	 .thumb
 458              	 .thumb_func
 460              	XMC_USIC_CH_RXFIFO_Flush:
 461              	.LFB240:
2066:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
2067:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
2068:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2069:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2070:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param interrupt_node Node pointer representing the receive FIFO events. \n
2071:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 					\b Range: @ref XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
2072:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 					@ref XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE
2073:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param service_request The service request to be used for interrupt generation.\n
2074:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 					\b Range: 0 to 5.
2075:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
2076:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
2077:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2078:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets an interrupt node for the receive FIFO events. \n\n
2079:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * A node pointer represents one or more interrupt events. Service request represents the interrupt
2080:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * among the 6 interrupt nodes available for USIC module.
2081:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * API configures the service request to be used for interrupt generation for the events selected.
2082:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * A receive FIFO event can generate an interrupt only if the interrupt node is configured for the 
2083:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * the interrupt generation is enabled for the event. For example, transmit FIFO standard transmit 
2084:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * interrupt is generated if the interrupt node for the same is set and interrupt is enabled.<br>
2085:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
2086:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: NVIC node should be explicitly enabled for the interrupt generation.
2087:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
2088:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2089:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_EnableEvent() \n\n\n
2090:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
2091:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
2092:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
2093:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t service_request);
2094:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
2095:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
2096:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2097:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2098:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Value read from the receive FIFO. \n
2099:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: 16bit data. Length of data depends on the word length configuration.
2100:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
2101:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2102:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets data from the receive FIFO. \n\n
2103:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Receive FIFO should be read only if data is availble in the FIFO. This can be checked using
2104:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * the API XMC_USIC_CH_RXFIFO_IsEmpty(). Receive FIFO error flag will be set if an attempt is made
2105:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * to read from an empty receive FIFO. To read all the received data, user should keep reading data
2106:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * until receive FIFO is empty.
2107:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
2108:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2109:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_ClearEvent() \n\n\n
2110:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
2111:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint16_t XMC_USIC_CH_RXFIFO_GetData(XMC_USIC_CH_t *const channel)
2112:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
2113:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   return (uint16_t)(channel->OUTR);
2114:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
2115:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
2116:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
2117:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2118:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2119:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
2120:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
2121:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2122:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Clears the contents of receive FIFO. \n\n
2123:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Receive FIFO contents will be cleared and the filling level will be reset to 0.
2124:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
2125:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2126:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_GetLevel() \n\n\n
2127:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
2128:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_RXFIFO_Flush(XMC_USIC_CH_t *const channel)
2129:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 462              	 .loc 1 2129 0
 463              	 .cfi_startproc
 464              	 
 465              	 
 466              	 
 467 0000 80B4     	 push {r7}
 468              	.LCFI54:
 469              	 .cfi_def_cfa_offset 4
 470              	 .cfi_offset 7,-4
 471 0002 83B0     	 sub sp,sp,#12
 472              	.LCFI55:
 473              	 .cfi_def_cfa_offset 16
 474 0004 00AF     	 add r7,sp,#0
 475              	.LCFI56:
 476              	 .cfi_def_cfa_register 7
 477 0006 7860     	 str r0,[r7,#4]
2130:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TRBSCR = (uint32_t)USIC_CH_TRBSCR_FLUSHRB_Msk;
 478              	 .loc 1 2130 0
 479 0008 7B68     	 ldr r3,[r7,#4]
 480 000a 4FF48042 	 mov r2,#16384
 481 000e C3F81821 	 str r2,[r3,#280]
2131:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
 482              	 .loc 1 2131 0
 483 0012 0C37     	 adds r7,r7,#12
 484              	.LCFI57:
 485              	 .cfi_def_cfa_offset 4
 486 0014 BD46     	 mov sp,r7
 487              	.LCFI58:
 488              	 .cfi_def_cfa_register 13
 489              	 
 490 0016 5DF8047B 	 ldr r7,[sp],#4
 491              	.LCFI59:
 492              	 .cfi_restore 7
 493              	 .cfi_def_cfa_offset 0
 494 001a 7047     	 bx lr
 495              	 .cfi_endproc
 496              	.LFE240:
 498              	 .section .text.XMC_USIC_CH_RXFIFO_IsEmpty,"ax",%progbits
 499              	 .align 2
 500              	 .thumb
 501              	 .thumb_func
 503              	XMC_USIC_CH_RXFIFO_IsEmpty:
 504              	.LFB242:
2132:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
2133:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
2134:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2135:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2136:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status \a true if receive FIFO is full
2137:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *              \a false if receive FIFO is not full.
2138:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
2139:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2140:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if receive FIFO is full. \n\n
2141:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * When the receive FIFO filling level reaches the configured size, FIFO full flag is set.
2142:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Any data received when the receive FIFO is full, is lost.
2143:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
2144:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2145:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_IsEmpty(), XMC_USIC_CH_RXFIFO_Flush() \n\n\n
2146:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
2147:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_CH_RXFIFO_IsFull(XMC_USIC_CH_t *const channel)
2148:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
2149:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   return (bool)(channel->TRBSR & USIC_CH_TRBSR_RFULL_Msk);
2150:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
2151:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
2152:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
2153:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2154:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2155:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status \a true if receive FIFO is empty,
2156:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *              \a false if receive FIFO has some data.
2157:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
2158:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2159:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if receive FIFO is empty. \n\n
2160:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * When the receive FIFO is empty, received data will be put in receive FIFO.
2161:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * When the last received word in the FIFO is read, FIFO empty flag is set. Any attempt
2162:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * to read from an empty receive FIFO will set the receive FIFO error flag.
2163:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
2164:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2165:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_Flush(), XMC_USIC_CH_RXFIFO_PutData() \n\n\n
2166:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
2167:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_CH_RXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
2168:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 505              	 .loc 1 2168 0
 506              	 .cfi_startproc
 507              	 
 508              	 
 509              	 
 510 0000 80B4     	 push {r7}
 511              	.LCFI60:
 512              	 .cfi_def_cfa_offset 4
 513              	 .cfi_offset 7,-4
 514 0002 83B0     	 sub sp,sp,#12
 515              	.LCFI61:
 516              	 .cfi_def_cfa_offset 16
 517 0004 00AF     	 add r7,sp,#0
 518              	.LCFI62:
 519              	 .cfi_def_cfa_register 7
 520 0006 7860     	 str r0,[r7,#4]
2169:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   return (bool)(channel->TRBSR & USIC_CH_TRBSR_REMPTY_Msk);
 521              	 .loc 1 2169 0
 522 0008 7B68     	 ldr r3,[r7,#4]
 523 000a D3F81431 	 ldr r3,[r3,#276]
 524 000e 03F00803 	 and r3,r3,#8
 525 0012 002B     	 cmp r3,#0
 526 0014 14BF     	 ite ne
 527 0016 0123     	 movne r3,#1
 528 0018 0023     	 moveq r3,#0
 529 001a DBB2     	 uxtb r3,r3
2170:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
 530              	 .loc 1 2170 0
 531 001c 1846     	 mov r0,r3
 532 001e 0C37     	 adds r7,r7,#12
 533              	.LCFI63:
 534              	 .cfi_def_cfa_offset 4
 535 0020 BD46     	 mov sp,r7
 536              	.LCFI64:
 537              	 .cfi_def_cfa_register 13
 538              	 
 539 0022 5DF8047B 	 ldr r7,[sp],#4
 540              	.LCFI65:
 541              	 .cfi_restore 7
 542              	 .cfi_def_cfa_offset 0
 543 0026 7047     	 bx lr
 544              	 .cfi_endproc
 545              	.LFE242:
 547              	 .section .text.XMC_USIC_CH_RXFIFO_ClearEvent,"ax",%progbits
 548              	 .align 2
 549              	 .thumb
 550              	 .thumb_func
 552              	XMC_USIC_CH_RXFIFO_ClearEvent:
 553              	.LFB245:
2171:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
2172:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
2173:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2174:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2175:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return uint32_t Receive FIFO filling level. \n
2176:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: minimum= 0(FIFO empty), maximum= receive FIFO size.
2177:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
2178:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2179:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets the receive FIFO filling level. \n\n
2180:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * For every word received, the filling level is incremented. The API gives the value
2181:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * of this filling level. The filling level is decremented when the data is read out of the
2182:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * receive FIFO.
2183:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
2184:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2185:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_Flush(), XMC_USIC_CH_RXFIFO_PutData() \n\n\n
2186:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
2187:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_RXFIFO_GetLevel(XMC_USIC_CH_t *const channel)
2188:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
2189:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   return ((uint32_t)(channel->TRBSR & USIC_CH_TRBSR_RBFLVL_Msk) >> USIC_CH_TRBSR_RBFLVL_Pos);
2190:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
2191:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
2192:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
2193:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2194:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2195:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status of standard receive buffer, alternative receive buffer and receive buffer error e
2196:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_RXFIFO_EVENT_STANDARD, @ref XMC_USIC_CH_RXFIFO_EVENT_ERROR,
2197:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 					  @ref XMC_USIC_CH_RXFIFO_EVENT_ALTERNATE.
2198:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
2199:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2200:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets the receive FIFO events' status. \n\n
2201:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Gives the status of receive FIFO standard receive buffer event, alternative receive buffer event
2202:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * The status bits are located at their bitpositions in the TRBSR register in the returned value.
2203:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * User can make use of the XMC_USIC_CH_RXFIFO_EVENT enumeration for checking the status of return 
2204:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * The status can be found by using the bitwise AND operation on the returned value with the enumer
2205:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
2206:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: Event status flags should be cleared by the user explicitly.
2207:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
2208:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2209:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_ClearEvent()\n\n\n
2210:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
2211:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_RXFIFO_GetEvent(XMC_USIC_CH_t *const channel)
2212:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
2213:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   return (uint32_t)((channel->TRBSR) & (USIC_CH_TRBSR_SRBI_Msk |
2214:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****                                         USIC_CH_TRBSR_RBERI_Msk |
2215:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****                                         USIC_CH_TRBSR_ARBI_Msk));
2216:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
2217:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
2218:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
2219:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2220:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2221:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  event Receive FIFO events to be cleared. \n
2222:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_RXFIFO_EVENT_STANDARD, @ref XMC_USIC_CH_RXFIFO_EVENT_ERROR,
2223:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 					  @ref XMC_USIC_CH_RXFIFO_EVENT_ALTERNATE.
2224:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
2225:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
2226:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2227:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Clears the receive FIFO event flags in the status register. \n\n
2228:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel peripheral does not clear the event flags after they are read.
2229:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * This API clears the events provided in the \a mask value.
2230:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_EVENT enumeration can be used as input. Multiple events
2231:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * can be cleared by providing a mask value obtained by bitwise OR operation of
2232:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple event enumerations.
2233:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
2234:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2235:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_GetEvent() \n\n\n
2236:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
2237:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_RXFIFO_ClearEvent(XMC_USIC_CH_t *const channel,
2238:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t event)
2239:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 554              	 .loc 1 2239 0
 555              	 .cfi_startproc
 556              	 
 557              	 
 558              	 
 559 0000 80B4     	 push {r7}
 560              	.LCFI66:
 561              	 .cfi_def_cfa_offset 4
 562              	 .cfi_offset 7,-4
 563 0002 83B0     	 sub sp,sp,#12
 564              	.LCFI67:
 565              	 .cfi_def_cfa_offset 16
 566 0004 00AF     	 add r7,sp,#0
 567              	.LCFI68:
 568              	 .cfi_def_cfa_register 7
 569 0006 7860     	 str r0,[r7,#4]
 570 0008 3960     	 str r1,[r7]
2240:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TRBSCR = event;
 571              	 .loc 1 2240 0
 572 000a 7B68     	 ldr r3,[r7,#4]
 573 000c 3A68     	 ldr r2,[r7]
 574 000e C3F81821 	 str r2,[r3,#280]
2241:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
 575              	 .loc 1 2241 0
 576 0012 0C37     	 adds r7,r7,#12
 577              	.LCFI69:
 578              	 .cfi_def_cfa_offset 4
 579 0014 BD46     	 mov sp,r7
 580              	.LCFI70:
 581              	 .cfi_def_cfa_register 13
 582              	 
 583 0016 5DF8047B 	 ldr r7,[sp],#4
 584              	.LCFI71:
 585              	 .cfi_restore 7
 586              	 .cfi_def_cfa_offset 0
 587 001a 7047     	 bx lr
 588              	 .cfi_endproc
 589              	.LFE245:
 591              	 .section .text.XMC_USIC_CH_ConfigureShiftClockOutput,"ax",%progbits
 592              	 .align 2
 593              	 .thumb
 594              	 .thumb_func
 596              	XMC_USIC_CH_ConfigureShiftClockOutput:
 597              	.LFB249:
2242:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
2243:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
2244:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2245:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2246:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
2247:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
2248:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2249:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables time measurement using the capture mode timer. \n\n
2250:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Time measurement is enabled by setting the timer enable flag in BRG register.
2251:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
2252:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2253:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableTimeMeasurement() \n\n\n
2254:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
2255:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableTimeMeasurement(XMC_USIC_CH_t *const channel)
2256:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
2257:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG |= (uint32_t)USIC_CH_BRG_TMEN_Msk;
2258:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
2259:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
2260:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
2261:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2262:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2263:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
2264:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
2265:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2266:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables time measurement using the capture mode timer. \n\n
2267:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Time measurement is disabled by clearing the timer enable flag in BRG register.
2268:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
2269:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2270:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableTimeMeasurement() \n\n\n
2271:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
2272:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableTimeMeasurement(XMC_USIC_CH_t *const channel)
2273:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
2274:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG &= (uint32_t)~USIC_CH_BRG_TMEN_Msk;
2275:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
2276:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
2277:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
2278:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2279:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2280:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param passive_level Passive level for the master clock output. \n
2281:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 					\b Range: @ref XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_0, @ref XMC_USIC_CH_BRG_MASTER_CL
2282:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
2283:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
2284:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2285:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the idle mode pin level for the master clock output. \n
2286:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
2287:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetMclkOutputPassiveLevel(XMC_USIC_CH_t *const channel,
2288:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_t passive_level)
2289:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
2290:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG = (uint32_t)(channel->BRG & (~USIC_CH_BRG_MCLKCFG_Msk)) | (uint32_t)passive_level;
2291:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
2292:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
2293:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2294:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2295:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param passive_level Passive level for the clock output. \n
2296:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 					\b Range: @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED,
2297:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 							  @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_ENABLED,
2298:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 							  @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_DISABLED,
2299:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *							  @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_ENABLED,
2300:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param clock_output Shift clock source selection. \n
2301:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 					\b Range: Use @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK,
2302:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 								  @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1
2303:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
2304:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
2305:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2306:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the idle mode shift clock output level and selects the shift clock source. \n\n
2307:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Shift clock idle mode output level can be set to logic high or low. Shift clock output can be co
2308:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * delay of half shift clock period. Both the configurations are available as enumeration values de
2309:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t.
2310:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * This value should be configured based on the slave device requirement.
2311:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Shift clock source can be selected between internal clock(master) and external input(slave).
2312:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
2313:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
2314:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_ConfigureShiftClockOutput(XMC_USIC_CH_t *const channel,
2315:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t passive_level,
2316:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t clock_output)
2317:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 598              	 .loc 1 2317 0
 599              	 .cfi_startproc
 600              	 
 601              	 
 602              	 
 603 0000 80B4     	 push {r7}
 604              	.LCFI72:
 605              	 .cfi_def_cfa_offset 4
 606              	 .cfi_offset 7,-4
 607 0002 85B0     	 sub sp,sp,#20
 608              	.LCFI73:
 609              	 .cfi_def_cfa_offset 24
 610 0004 00AF     	 add r7,sp,#0
 611              	.LCFI74:
 612              	 .cfi_def_cfa_register 7
 613 0006 F860     	 str r0,[r7,#12]
 614 0008 B960     	 str r1,[r7,#8]
 615 000a 7A60     	 str r2,[r7,#4]
2318:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG = (uint32_t)(channel->BRG & (~(USIC_CH_BRG_SCLKCFG_Msk |
 616              	 .loc 1 2318 0
 617 000c FB68     	 ldr r3,[r7,#12]
 618 000e 5B69     	 ldr r3,[r3,#20]
 619 0010 23F05042 	 bic r2,r3,#-805306368
2319:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****                             USIC_CH_BRG_SCLKOSEL_Msk))) |
2320:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****                  (uint32_t)passive_level |
 620              	 .loc 1 2320 0
 621 0014 BB68     	 ldr r3,[r7,#8]
2319:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****                             USIC_CH_BRG_SCLKOSEL_Msk))) |
 622              	 .loc 1 2319 0
 623 0016 1A43     	 orrs r2,r2,r3
 624              	 .loc 1 2320 0
 625 0018 7B68     	 ldr r3,[r7,#4]
 626 001a 1A43     	 orrs r2,r2,r3
2318:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG = (uint32_t)(channel->BRG & (~(USIC_CH_BRG_SCLKCFG_Msk |
 627              	 .loc 1 2318 0
 628 001c FB68     	 ldr r3,[r7,#12]
 629 001e 5A61     	 str r2,[r3,#20]
2321:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****                  (uint32_t)clock_output;
2322:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
 630              	 .loc 1 2322 0
 631 0020 1437     	 adds r7,r7,#20
 632              	.LCFI75:
 633              	 .cfi_def_cfa_offset 4
 634 0022 BD46     	 mov sp,r7
 635              	.LCFI76:
 636              	 .cfi_def_cfa_register 13
 637              	 
 638 0024 5DF8047B 	 ldr r7,[sp],#4
 639              	.LCFI77:
 640              	 .cfi_restore 7
 641              	 .cfi_def_cfa_offset 0
 642 0028 7047     	 bx lr
 643              	 .cfi_endproc
 644              	.LFE249:
 646 002a 00BF     	 .section .text.XMC_USIC_CH_SetMode,"ax",%progbits
 647              	 .align 2
 648              	 .thumb
 649              	 .thumb_func
 651              	XMC_USIC_CH_SetMode:
 652              	.LFB250:
2323:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** 
2324:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** /**
2325:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2326:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2327:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @param mode USIC channel operation mode. \n
2328:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC_CH_OPERATING_MODE_IDLE, @ref XMC_USIC_CH_OPERATING_MODE_SPI,
2329:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  @ref XMC_USIC_CH_OPERATING_MODE_UART, @ref XMC_USIC_CH_OPERATING_MODE_I2S,
2330:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  @ref XMC_USIC_CH_OPERATING_MODE_I2C.
2331:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
2332:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
2333:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2334:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the USIC channel operation mode.\n\n
2335:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * A USIC channel can support multiple serial communication protocols like UART, SPI, I2C and I2S.
2336:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * The API sets the input operation mode to the USIC channel.
2337:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  *
2338:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2339:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_Enable(), XMC_USIC_CH_Enable() \n\n\n
2340:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****  */
2341:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetMode(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_OPERATING_
2342:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** {
 653              	 .loc 1 2342 0
 654              	 .cfi_startproc
 655              	 
 656              	 
 657              	 
 658 0000 80B4     	 push {r7}
 659              	.LCFI78:
 660              	 .cfi_def_cfa_offset 4
 661              	 .cfi_offset 7,-4
 662 0002 83B0     	 sub sp,sp,#12
 663              	.LCFI79:
 664              	 .cfi_def_cfa_offset 16
 665 0004 00AF     	 add r7,sp,#0
 666              	.LCFI80:
 667              	 .cfi_def_cfa_register 7
 668 0006 7860     	 str r0,[r7,#4]
 669 0008 0B46     	 mov r3,r1
 670 000a FB70     	 strb r3,[r7,#3]
2343:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h ****   channel->CCR = (uint32_t)(channel->CCR & (~(USIC_CH_CCR_MODE_Msk))) | (uint32_t)mode;
 671              	 .loc 1 2343 0
 672 000c 7B68     	 ldr r3,[r7,#4]
 673 000e 1B6C     	 ldr r3,[r3,#64]
 674 0010 23F00F02 	 bic r2,r3,#15
 675 0014 FB78     	 ldrb r3,[r7,#3]
 676 0016 1A43     	 orrs r2,r2,r3
 677 0018 7B68     	 ldr r3,[r7,#4]
 678 001a 1A64     	 str r2,[r3,#64]
2344:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_usic.h **** }
 679              	 .loc 1 2344 0
 680 001c 0C37     	 adds r7,r7,#12
 681              	.LCFI81:
 682              	 .cfi_def_cfa_offset 4
 683 001e BD46     	 mov sp,r7
 684              	.LCFI82:
 685              	 .cfi_def_cfa_register 13
 686              	 
 687 0020 5DF8047B 	 ldr r7,[sp],#4
 688              	.LCFI83:
 689              	 .cfi_restore 7
 690              	 .cfi_def_cfa_offset 0
 691 0024 7047     	 bx lr
 692              	 .cfi_endproc
 693              	.LFE250:
 695 0026 00BF     	 .section .text.XMC_SPI_CH_Start,"ax",%progbits
 696              	 .align 2
 697              	 .thumb
 698              	 .thumb_func
 700              	XMC_SPI_CH_Start:
 701              	.LFB252:
 702              	 .file 2 "D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc/xmc_spi.h"
   1:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
   2:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @file xmc_spi.h
   3:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @date 2020-12-05
   4:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
   5:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @cond
   6:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *****************************************************************************
   7:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMClib v2.2.0 - XMC Peripheral Driver Library
   8:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
   9:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Copyright (c) 2015-2020, Infineon Technologies AG
  10:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * All rights reserved.
  11:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
  12:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Boost Software License - Version 1.0 - August 17th, 2003
  13:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
  14:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Permission is hereby granted, free of charge, to any person or organization
  15:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * obtaining a copy of the software and accompanying documentation covered by
  16:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * this license (the "Software") to use, reproduce, display, distribute,
  17:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * execute, and transmit the Software, and to prepare derivative works of the
  18:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Software, and to permit third-parties to whom the Software is furnished to
  19:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * do so, all subject to the following:
  20:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
  21:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * The copyright notices in the Software and this entire statement, including
  22:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * the above license grant, this restriction and the following disclaimer,
  23:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * must be included in all copies of the Software, in whole or in part, and
  24:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * all derivative works of the Software, unless such copies or derivative
  25:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * works are solely in the form of machine-executable object code generated by
  26:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * a source language processor.
  27:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
  28:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  29:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  30:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
  31:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
  32:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
  33:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
  34:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * DEALINGS IN THE SOFTWARE.
  35:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
  36:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * To improve the quality of the software, users are encouraged to share
  37:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * modifications, enhancements or bug fixes with Infineon Technologies AG
  38:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * at XMCSupport@infineon.com.
  39:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *****************************************************************************
  40:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
  41:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Change History
  42:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * --------------
  43:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
  44:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-02-20:
  45:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Initial
  46:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
  47:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-05-20:
  48:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Documentation improved <br>
  49:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added XMC_SPI_CH_SetSlaveSelectDelay(), XMC_SPI_CH_TriggerServiceRequest() and
  50:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *       XMC_SPI_CH_SelectInterruptNodePointer() <br>
  51:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added XMC_SPI_CH_SetInterwordDelaySCLK() <br>
  52:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
  53:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-06-20:
  54:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Removed version macros and declaration of GetDriverVersion API <br>
  55:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
  56:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-08-24:
  57:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added APIs for enabling/disabling delay compensation XMC_SPI_CH_DisableDelayCompensation()
  58:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *       XMC_SPI_CH_EnableDelayCompensation() <br>
  59:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
  60:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-08-27:
  61:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added APIs for external input for BRG configuration:XMC_SPI_CH_ConfigExternalInputSignalTo
  62:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
  63:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-09-01:
  64:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Modified XMC_SPI_CH_SetInputSource() for avoiding complete DXCR register overwriting. <br>
  65:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Modified XMC_SPI_CH_EVENT_t enum for supporting XMC_SPI_CH_EnableEvent() and XMC_SPI_CH_Di
  66:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *       for supporting multiple events configuration <br>
  67:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
  68:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-09-08:
  69:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Adding API for configuring the receiving clock phase in the slave:XMC_SPI_CH_DataLatchedIn
  70:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
  71:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * 2016-04-10:
  72:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added an API for configuring the transmit mode:XMC_SPI_CH_SetTransmitMode() <br>
  73:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
  74:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * 2016-05-20:
  75:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added XMC_SPI_CH_EnableDataTransmission() and XMC_SPI_CH_DisableDataTransmission()
  76:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
  77:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * 2019-03-30:
  78:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Fix XMC_SPI_CH_MODE_STANDARD_HALFDUPLEX macro value
  79:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
  80:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * 2019-05-07:
  81:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added normal_divider_mode to XMC_SPI_CH_CONFIG_t configuration structure.
  82:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *       It selects normal divider mode for baudrate generator instead of default fractional divide
  83:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added XMC_SPI_CH_SetBaudrateEx()
  84:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
  85:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * 2019-09-04:
  86:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *    - Added XMC_SPI_CLOCK_MODE_t enum
  87:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
  88:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * 2020-12-05:
  89:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *    - Added XMC_SPI_CH_InitEx() that allows user select if automatic baudrate configuration shoul
  90:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * 
  91:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @endcond
  92:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
  93:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
  94:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
  95:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** #ifndef XMC_SPI_H
  96:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI_H
  97:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
  98:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**************************************************************************************************
  99:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * HEADER FILES
 100:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  **************************************************************************************************
 101:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** #include "xmc_usic.h"
 102:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 103:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 104:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @addtogroup XMClib XMC Peripheral Library
 105:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @{
 106:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 107:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 108:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 109:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @addtogroup SPI
 110:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @brief Synchronous serial channel driver for SPI-like communication.
 111:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 112:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * The SPI driver uses Universal Serial Interface Channel(USIC) module.
 113:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * The USIC module supports multiple data lines for SPI communication. \n
 114:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Full duplex communication with 2 separate lines for transmission and reception.
 115:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Half duplex communication with 1 common line shared for transmission and reception.
 116:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Dual mode communication with 2 common lines shared for transmission and reception.
 117:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Quad mode communication with 4 common lines shared for transmission and reception.<br><br>
 118:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 119:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * SPI driver provides structures, enumerations and APIs for configuring the USIC channel for SPI c
 120:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * and also for data transaction.<br>
 121:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * SPI driver features:
 122:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Configuration structure XMC_SPI_CH_CONFIG_t and SPI initialization function XMC_SPI_CH_Init()
 123:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Allows configuration of protocol word and frame length using XMC_SPI_CH_SetWordLength(), XMC_
 124:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Allows manipulation of data frame at runtime using XMC_SPI_CH_EnableSOF(), XMC_SPI_CH_EnableE
 125:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  XMC_SPI_CH_EnableSlaveSelect(), XMC_SPI_CH_DisableSlaveSelect()
 126:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Provides APIs for transmitting data and receiving data using XMC_SPI_CH_Transmit(), XMC_SPI_C
 127:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Allows configuration of shift clock using XMC_SPI_CH_ConfigureShiftClockOutput()
 128:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Provides enumeration of SPI protocol events using @ref XMC_SPI_CH_STATUS_FLAG_t
 129:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @{
 130:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 131:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 132:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**************************************************************************************************
 133:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * MACROS
 134:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  **************************************************************************************************
 135:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 136:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** #if defined(USIC0)
 137:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI0_CH0 XMC_USIC0_CH0 /**< SPI0 channel 0 base address */
 138:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI0_CH1 XMC_USIC0_CH1 /**< SPI0 channel 1 base address */
 139:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** #endif
 140:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 141:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** #if defined(USIC1)
 142:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI1_CH0 XMC_USIC1_CH0 /**< SPI1 channel 0 base address */
 143:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI1_CH1 XMC_USIC1_CH1 /**< SPI1 channel 1 base address */
 144:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** #endif
 145:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 146:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** #if defined(USIC2)
 147:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI2_CH0 XMC_USIC2_CH0 /**< SPI2 channel 0 base address */
 148:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI2_CH1 XMC_USIC2_CH1 /**< SPI2 channel 1 base address */
 149:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** #endif
 150:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 151:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**************************************************************************************************
 152:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * ENUMS
 153:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  **************************************************************************************************
 154:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 155:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 156:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines return status of SPI driver APIs
 157:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 158:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_STATUS
 159:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
 160:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_OK,    /**< Status of the Module: OK */
 161:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_ERROR, /**< Status of the Module: ERROR */
 162:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_BUSY   /**< The Module is busy */
 163:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_STATUS_t;
 164:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 165:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines the SPI bus mode
 166:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 167:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_BUS_MODE
 168:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
 169:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BUS_MODE_MASTER, /**< SPI Master */
 170:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BUS_MODE_SLAVE   /**< SPI Slave */
 171:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_BUS_MODE_t;
 172:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 173:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 174:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines the Polarity of the slave select signals SELO[7:0] in relation to the master slave selec
 175:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 176:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_SLAVE_SEL_MSLS_INV
 177:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
 178:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SEL_SAME_AS_MSLS = 0x0UL, /**< The SELO outputs have the same polarity as the MS
 179:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****                                                   (active high) */
 180:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SEL_INV_TO_MSLS = 0x1UL << USIC_CH_PCR_SSCMode_SELINV_Pos /**< The SELO outputs 
 181:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                   polarity to the M
 182:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                   (active low)*/
 183:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_SLAVE_SEL_MSLS_INV_t;
 184:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 185:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 186:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines the Polarity of the data inputs.
 187:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 188:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_DATA_POLARITY
 189:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
 190:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_DATA_POLARITY_DIRECT = 0x0UL, /**< The polarity of the data line is not inverted */
 191:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_DATA_POLARITY_INVERT = 0x1UL << USIC_CH_DX2CR_DPOL_Pos /**< The polarity of the data l
 192:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_DATA_POLARITY_t;
 193:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 194:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 195:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines Slave Select lines
 196:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 197:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_SLAVE_SELECT
 198:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
 199:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_0 = 1UL << USIC_CH_PCR_SSCMode_SELO_Pos,  /**< Slave Select line 0 */
 200:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_1 = 2UL << USIC_CH_PCR_SSCMode_SELO_Pos,  /**< Slave Select line 1 */
 201:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_2 = 4UL << USIC_CH_PCR_SSCMode_SELO_Pos,  /**< Slave Select line 2 */
 202:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_3 = 8UL << USIC_CH_PCR_SSCMode_SELO_Pos,  /**< Slave Select line 3 */
 203:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_4 = 16UL << USIC_CH_PCR_SSCMode_SELO_Pos, /**< Slave Select line 4 */
 204:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_5 = 32UL << USIC_CH_PCR_SSCMode_SELO_Pos, /**< Slave Select line 5 */
 205:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_6 = 64UL << USIC_CH_PCR_SSCMode_SELO_Pos, /**< Slave Select line 6 */
 206:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_7 = 128UL << USIC_CH_PCR_SSCMode_SELO_Pos /**< Slave Select line 7 */
 207:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_SLAVE_SELECT_t;
 208:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 209:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 210:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines SPI specific events
 211:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 212:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_EVENT
 213:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
 214:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_RECEIVE_START       = USIC_CH_CCR_RSIEN_Msk, /**< Receive start event */
 215:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_DATA_LOST           = USIC_CH_CCR_DLIEN_Msk, /**< Data lost event */
 216:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_TRANSMIT_SHIFT      = USIC_CH_CCR_TSIEN_Msk, /**< Transmit shift event */
 217:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_TRANSMIT_BUFFER     = USIC_CH_CCR_TBIEN_Msk, /**< Transmit buffer event */
 218:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_STANDARD_RECEIVE    = USIC_CH_CCR_RIEN_Msk,  /**< Receive event */
 219:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_ALTERNATIVE_RECEIVE = USIC_CH_CCR_AIEN_Msk,  /**< Alternate receive event */
 220:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_BAUD_RATE_GENERATOR = USIC_CH_CCR_BRGIEN_Msk, /**< Baudrate generator event */
 221:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 222:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_PARITY_ERROR = USIC_CH_PCR_SSCMode_PARIEN_Msk >> 13U,       /**< Parity error ev
 223:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_MSLS_CHANGE =  USIC_CH_PCR_SSCMode_MSLSIEN_Msk >> 13U,      /**< Master slave se
 224:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_DX2TIEN_ACTIVATED = USIC_CH_PCR_SSCMode_DX2TIEN_Msk >> 13U  /**< Slave select in
 225:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_EVENT_t;
 226:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 227:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 228:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines SPI event status
 229:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 230:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_STATUS_FLAG
 231:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
 232:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_MSLS = USIC_CH_PSR_SSCMode_MSLS_Msk,                          /**< Status 
 233:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             select(
 234:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_DX2S = USIC_CH_PSR_SSCMode_DX2S_Msk,                          /**< Status 
 235:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             input(D
 236:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_MSLS_EVENT_DETECTED = USIC_CH_PSR_SSCMode_MSLSEV_Msk,         /**< Status 
 237:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             output 
 238:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_DX2T_EVENT_DETECTED = USIC_CH_PSR_SSCMode_DX2TEV_Msk,         /**< Status 
 239:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             input s
 240:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_PARITY_ERROR_EVENT_DETECTED = USIC_CH_PSR_SSCMode_PARERR_Msk, /**< Indicat
 241:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             parity 
 242:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_RECEIVER_START_INDICATION = USIC_CH_PSR_SSCMode_RSIF_Msk,     /**< Status 
 243:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             event *
 244:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_DATA_LOST_INDICATION = USIC_CH_PSR_SSCMode_DLIF_Msk,          /**< Status 
 245:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_TRANSMIT_SHIFT_INDICATION = USIC_CH_PSR_SSCMode_TSIF_Msk,      /**< Status
 246:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             event *
 247:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION = USIC_CH_PSR_SSCMode_TBIF_Msk,    /**< Status 
 248:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             event *
 249:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_RECEIVE_INDICATION = USIC_CH_PSR_SSCMode_RIF_Msk,             /**< Status 
 250:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_ALTERNATIVE_RECEIVE_INDICATION = USIC_CH_PSR_SSCMode_AIF_Msk, /**< Status 
 251:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             receive
 252:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_BAUD_RATE_GENERATOR_INDICATION = USIC_CH_PSR_SSCMode_BRGIF_Msk/**< Status 
 253:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             generat
 254:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_STATUS_FLAG_t;
 255:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 256:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 257:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines input frequency sources for slave select signal delay configuration.
 258:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 259:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY
 260:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
 261:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_FPDIV = 0x0UL, /**< Output of PDIV divider: FPDIV */
 262:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_FPPP  = 0x1UL << USIC_CH_PCR_SSCMode_CTQSEL1_Pos, /**< P
 263:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_FSCLK = 0x2UL << USIC_CH_PCR_SSCMode_CTQSEL1_Pos, /**< S
 264:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_FMCLK = 0x3UL << USIC_CH_PCR_SSCMode_CTQSEL1_Pos  /**< M
 265:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_t;
 266:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 267:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 268:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Define data and clock input stages
 269:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 270:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_INPUT
 271:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
 272:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_DIN0 = 0UL,         /**< Data input stage 0 */
 273:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_SLAVE_SCLKIN = 1UL, /**< Clock input stage */
 274:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_SLAVE_SELIN = 2UL,  /**< Slave select input stage */
 275:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_DIN1 = 3UL,         /**< Data input stage 1 */
 276:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_DIN2 = 4UL,         /**< Data input stage 2 */
 277:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_DIN3 = 5UL          /**< Data input stage 3 */
 278:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_INPUT_t;
 279:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 280:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 281:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Define SPI data transfer mode
 282:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 283:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_MODE
 284:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
 285:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_MODE_STANDARD = 0UL,            /**< SPI standard full duplex mode */
 286:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_MODE_STANDARD_HALFDUPLEX = 5UL, /**< SPI standard half duplex mode */
 287:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_MODE_DUAL = 6UL,                /**< SPI half duplex mode with dual data lines */
 288:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_MODE_QUAD = 7UL                 /**< SPI half duplex mode with quad data lines */
 289:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_MODE_t;
 290:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 291:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 292:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 293:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * SPI Baudrate Generator shift clock passive level
 294:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 295:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL
 296:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
 297:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   /**< Passive clock level 0, delay disabled */
 298:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED = XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_L
 299:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   /**< Passive clock level 1, delay disabled */
 300:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_DISABLED = XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_L
 301:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   /**< Passive clock level 0, delay enabled */
 302:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_ENABLED  = XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_L
 303:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   /**< Passive clock level 1, delay enabled */
 304:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_ENABLED  = XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_L
 305:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t;
 306:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 307:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 308:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * SPI clock modes
 309:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 310:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 311:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /* CPOL=0 is a clock which idles at 0, and each cycle consists of a pulse of 1. That is, the leadin
 312:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /* CPOL=1 is a clock which idles at 1, and each cycle consists of a pulse of 0. That is, the leadin
 313:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /* CPHA=0, the "out" side changes the data on the trailing edge of the preceding clock cycle, while
 314:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****    The out side holds the data valid until the trailing edge of the current clock cycle. For the fi
 315:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /* For CPHA=1, the "out" side changes the data on the leading edge of the current clock cycle, whil
 316:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   The out side holds the data valid until the leading edge of the following clock cycle. For the la
 317:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CLOCK_MODE
 318:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
 319:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CPOL_0_CPHA_0 = XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_ENABLED,
 320:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CPOL_0_CPHA_1 = XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED,
 321:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CPOL_1_CPHA_0 = XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_DISABLED,
 322:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CPOL_1_CPHA_1 = XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_ENABLED
 323:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CLOCK_MODE_t;
 324:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 325:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 326:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * SPI Baudrate Generator shift clock output
 327:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** */
 328:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT
 329:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
 330:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK = XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK,  /**< Baudrate 
 331:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1  = XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1   /**< Clock obta
 332:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_t;
 333:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 334:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 335:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * SPI channel interrupt node pointers
 336:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 337:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_INTERRUPT_NODE_POINTER
 338:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
 339:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT      = XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSM
 340:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER     = XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSM
 341:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INTERRUPT_NODE_POINTER_RECEIVE             = XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEIV
 342:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE   = XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTERN
 343:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INTERRUPT_NODE_POINTER_PROTOCOL            = XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOC
 344:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_INTERRUPT_NODE_POINTER_t;
 345:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 346:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**************************************************************************************************
 347:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * DATA STRUCTURES
 348:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** ***************************************************************************************************
 349:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 350:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 351:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Structure for initializing SPI channel.
 352:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 353:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** typedef struct XMC_SPI_CH_CONFIG
 354:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
 355:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   uint32_t baudrate;							                /**< Module baud rate for communication */
 356:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   bool normal_divider_mode;                       /**< Selects normal divider mode for baudrate gen
 357:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BUS_MODE_t bus_mode;                 /**< Bus mode: Master/Slave */
 358:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SEL_MSLS_INV_t selo_inversion; /**< Enable inversion of Slave select signal rela
 359:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****                                                        MSLS signal  */
 360:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_PARITY_MODE_t parity_mode;          /**< Enable parity check for transmit and receive
 361:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_CONFIG_t;
 362:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 363:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**************************************************************************************************
 364:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * API PROTOTYPES
 365:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  **************************************************************************************************
 366:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 367:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** #ifdef __cplusplus
 368:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** extern "C" {
 369:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** #endif
 370:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 371:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 372:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 373:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param config pointer to constant SPI channel configuration data structure.\n
 374:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *               Refer data structure @ref XMC_SPI_CH_CONFIG_t for detail.
 375:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param init_brg Selects if the baudrate generator should be configured automatically.
 376:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 377:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 378:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 379:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 380:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Initializes the selected SPI \a channel with the \a config structure.\n\n
 381:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Enable SPI channel by calling XMC_USIC_CH_Enable() and then configures
 382:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * <ul>
 383:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Baudrate,</li>
 384:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Passive data level as active high,</li>
 385:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Shift control signal as active high,</li>
 386:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Frame length as 64U,</li>
 387:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Word length as 8U,</li>
 388:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enable Hardware port control mode,</li>
 389:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enable transmission of data TDV(Transmit data valid) bit is set to 1,</li>
 390:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enable invalidation of data in TBUF once loaded into shift register,</li>
 391:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Parity mode settings</li>
 392:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * </ul>
 393:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * And if master mode is selected,
 394:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * <ul>
 395:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enables MSLS signal generation,</li>
 396:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>configures slave selection as normal mode,</li>
 397:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Set polarity for the Slave signal,</li>
 398:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enable Frame end mode(MSLS signal is kept active after transmission of a frame)</li>
 399:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * </ul>
 400:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 401:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_InitEx(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_CONFIG_t *const config, bool 
 402:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 403:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 404:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 405:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param config pointer to constant SPI channel configuration data structure.\n
 406:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *               Refer data structure @ref XMC_SPI_CH_CONFIG_t for detail.
 407:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 408:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 409:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 410:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 411:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Initializes the selected SPI \a channel with the \a config structure.\n\n
 412:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Enable SPI channel by calling XMC_USIC_CH_Enable() and then configures
 413:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * <ul>
 414:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Baudrate,</li>
 415:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Passive data level as active high,</li>
 416:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Shift control signal as active high,</li>
 417:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Frame length as 64U,</li>
 418:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Word length as 8U,</li>
 419:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enable Hardware port control mode,</li>
 420:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enable transmission of data TDV(Transmit data valid) bit is set to 1,</li>
 421:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enable invalidation of data in TBUF once loaded into shift register,</li>
 422:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Parity mode settings</li>
 423:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * </ul>
 424:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * And if master mode is selected,
 425:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * <ul>
 426:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enables MSLS signal generation,</li>
 427:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>configures slave selection as normal mode,</li>
 428:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Set polarity for the Slave signal,</li>
 429:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enable Frame end mode(MSLS signal is kept active after transmission of a frame)</li>
 430:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * </ul>
 431:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 432:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_Init(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_CONFIG_t *const
 433:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
 434:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_InitEx(channel, config, true);
 435:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** }
 436:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 437:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 438:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 439:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 440:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 441:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 442:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 443:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the selected USIC channel to operate in SPI mode, by setting CCR.MODE bits.\n\n
 444:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * It should be executed after XMC_SPI_CH_Init() during initialization. By invoking XMC_SPI_CH_Stop
 445:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * to IDLE state. Call XMC_SPI_CH_Start() to set the SPI mode again, as needed later in the program
 446:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 447:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 448:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Init(), XMC_SPI_CH_Stop()
 449:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 450:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_Start(XMC_USIC_CH_t *const channel)
 451:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
 703              	 .loc 2 451 0
 704              	 .cfi_startproc
 705              	 
 706              	 
 707 0000 80B5     	 push {r7,lr}
 708              	.LCFI84:
 709              	 .cfi_def_cfa_offset 8
 710              	 .cfi_offset 7,-8
 711              	 .cfi_offset 14,-4
 712 0002 82B0     	 sub sp,sp,#8
 713              	.LCFI85:
 714              	 .cfi_def_cfa_offset 16
 715 0004 00AF     	 add r7,sp,#0
 716              	.LCFI86:
 717              	 .cfi_def_cfa_register 7
 718 0006 7860     	 str r0,[r7,#4]
 452:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   /* USIC channel in SPI mode */
 453:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_SetMode(channel, XMC_USIC_CH_OPERATING_MODE_SPI);
 719              	 .loc 2 453 0
 720 0008 7868     	 ldr r0,[r7,#4]
 721 000a 0121     	 movs r1,#1
 722 000c FFF7FEFF 	 bl XMC_USIC_CH_SetMode
 454:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** }
 723              	 .loc 2 454 0
 724 0010 0837     	 adds r7,r7,#8
 725              	.LCFI87:
 726              	 .cfi_def_cfa_offset 8
 727 0012 BD46     	 mov sp,r7
 728              	.LCFI88:
 729              	 .cfi_def_cfa_register 13
 730              	 
 731 0014 80BD     	 pop {r7,pc}
 732              	 .cfi_endproc
 733              	.LFE252:
 735 0016 00BF     	 .section .text.XMC_SPI_CH_SetTransmitMode,"ax",%progbits
 736              	 .align 2
 737              	 .thumb
 738              	 .thumb_func
 740              	XMC_SPI_CH_SetTransmitMode:
 741              	.LFB253:
 455:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 456:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 457:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 458:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 459:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @return XMC_SPI_CH_STATUS_t Status of the SPI driver after the request for stopping is processed
 460:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *        XMC_SPI_CH_STATUS_OK- If the USIC channel is successfully put to IDLE mode. \n
 461:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *        XMC_SPI_CH_STATUS_BUSY- If the USIC channel is busy transmitting data.
 462:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 463:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 464:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the selected SPI channel to IDLE mode, by clearing CCR.MODE bits.\n\n
 465:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * After calling XMC_SPI_CH_Stop, channel is IDLE mode. So no communication is supported. XMC_SPI_C
 466:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * invoked to start the communication again.
 467:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 468:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 469:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Start()
 470:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 471:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** XMC_SPI_CH_STATUS_t XMC_SPI_CH_Stop(XMC_USIC_CH_t *const channel);
 472:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 473:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 474:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 475:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param rate Bus speed in bits per second
 476:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 477:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @return XMC_SPI_CH_STATUS_t Status of the SPI driver after the request for setting baudrate is p
 478:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *        XMC_SPI_CH_STATUS_OK- If the baudrate is successfully changed. \n
 479:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *        XMC_SPI_CH_STATUS_ERROR- If the new baudrate value is out of range.
 480:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 481:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 482:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Sets the bus speed in bits per second
 483:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 484:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 485:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Init(), XMC_SPI_CH_Stop(), XMC_USIC_CH_GetSCLKFrequency()
 486:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 487:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** XMC_SPI_CH_STATUS_t XMC_SPI_CH_SetBaudrate(XMC_USIC_CH_t *const channel, const uint32_t rate);
 488:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 489:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 490:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 491:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param rate Bus speed in bits per second
 492:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param normal_divider_mode Selects normal divider mode for baudrate generator instead of default
 493:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 494:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @return XMC_SPI_CH_STATUS_t Status of the SPI driver after the request for setting baudrate is p
 495:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *        XMC_SPI_CH_STATUS_OK- If the baudrate is successfully changed. \n
 496:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *        XMC_SPI_CH_STATUS_ERROR- If the new baudrate value is out of range.
 497:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 498:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 499:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Sets the bus speed in bits per second
 500:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 501:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 502:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Init(), XMC_SPI_CH_Stop(), XMC_USIC_CH_GetSCLKFrequency()
 503:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 504:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** XMC_SPI_CH_STATUS_t XMC_SPI_CH_SetBaudrateEx(XMC_USIC_CH_t *const channel, const uint32_t rate, boo
 505:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 506:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 507:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 508:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param slave Slave select signal.\n
 509:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *              Refer @ref XMC_SPI_CH_SLAVE_SELECT_t for valid values.
 510:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 511:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 512:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 513:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 514:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Enable the selected slave signal by setting PCR.SELO bits.\n\n
 515:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Each slave is connected with one slave select signal. This is not configured in XMC_SPI_CH_Init(
 516:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableSlaveSelect() with required \a slave to to start the communication. After finis
 517:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * communication XMC_SPI_CH_DisableSlaveSelect() can be invoked to disable the slaves.
 518:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 519:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 520:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableSlaveSelect()
 521:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 522:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_EnableSlaveSelect(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_SLAVE_SELECT_t sla
 523:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 524:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 525:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant ponter to XMC_USIC_CH_t, pointing to the USIC channel base address.
 526:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 527:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 528:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 529:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 530:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Disable all the slave signals by clearing PCR.SELO bits.\n\n
 531:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableSlaveSelect() has to be invoked to start the communication with the desired sla
 532:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 533:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 534:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableSlaveSelect()
 535:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 536:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_DisableSlaveSelect(XMC_USIC_CH_t *const channel);
 537:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 538:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 539:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 540:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param mode Communication mode of the SPI, based on this mode TCI(Transmit control information)i
 541:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *             Refer @ref XMC_SPI_CH_MODE_t for valid values.
 542:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 543:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 544:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 545:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 546:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * In Dual and Quad modes,  hardware port control(CCR.HPCEN) mode is enabled. \n\n
 547:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * By enabling this the direction of the data pin is updated by hardware itself. Before transmittin
 548:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * mode to ensure the proper communication.
 549:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 550:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 551:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Transmit()
 552:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 553:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetTransmitMode(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_MODE
 554:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
 742              	 .loc 2 554 0
 743              	 .cfi_startproc
 744              	 
 745              	 
 746              	 
 747 0000 80B4     	 push {r7}
 748              	.LCFI89:
 749              	 .cfi_def_cfa_offset 4
 750              	 .cfi_offset 7,-4
 751 0002 83B0     	 sub sp,sp,#12
 752              	.LCFI90:
 753              	 .cfi_def_cfa_offset 16
 754 0004 00AF     	 add r7,sp,#0
 755              	.LCFI91:
 756              	 .cfi_def_cfa_register 7
 757 0006 7860     	 str r0,[r7,#4]
 758 0008 0B46     	 mov r3,r1
 759 000a FB70     	 strb r3,[r7,#3]
 555:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   channel->CCR = (channel->CCR & (uint32_t)(~USIC_CH_CCR_HPCEN_Msk)) |
 760              	 .loc 2 555 0
 761 000c 7B68     	 ldr r3,[r7,#4]
 762 000e 1B6C     	 ldr r3,[r3,#64]
 763 0010 23F0C002 	 bic r2,r3,#192
 556:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****                  (((uint32_t) mode << USIC_CH_CCR_HPCEN_Pos) & (uint32_t)USIC_CH_CCR_HPCEN_Msk);
 764              	 .loc 2 556 0
 765 0014 FB78     	 ldrb r3,[r7,#3]
 766 0016 9B01     	 lsls r3,r3,#6
 767 0018 DBB2     	 uxtb r3,r3
 555:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   channel->CCR = (channel->CCR & (uint32_t)(~USIC_CH_CCR_HPCEN_Msk)) |
 768              	 .loc 2 555 0
 769 001a 1A43     	 orrs r2,r2,r3
 770 001c 7B68     	 ldr r3,[r7,#4]
 771 001e 1A64     	 str r2,[r3,#64]
 557:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** }
 772              	 .loc 2 557 0
 773 0020 0C37     	 adds r7,r7,#12
 774              	.LCFI92:
 775              	 .cfi_def_cfa_offset 4
 776 0022 BD46     	 mov sp,r7
 777              	.LCFI93:
 778              	 .cfi_def_cfa_register 13
 779              	 
 780 0024 5DF8047B 	 ldr r7,[sp],#4
 781              	.LCFI94:
 782              	 .cfi_restore 7
 783              	 .cfi_def_cfa_offset 0
 784 0028 7047     	 bx lr
 785              	 .cfi_endproc
 786              	.LFE253:
 788 002a 00BF     	 .section .text.XMC_SPI_CH_GetStatusFlag,"ax",%progbits
 789              	 .align 2
 790              	 .thumb
 791              	 .thumb_func
 793              	XMC_SPI_CH_GetStatusFlag:
 794              	.LFB257:
 558:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 559:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 560:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 561:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param data Data to be transmitted
 562:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param mode Communication mode of the SPI, based on this mode TCI(Transmit control information)i
 563:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *             Refer @ref XMC_SPI_CH_MODE_t for valid values.
 564:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 565:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 566:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 567:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 568:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Puts the data into FIFO, if FIFO mode is enabled or else into standard buffer, by setting the pr
 569:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * In Dual and Quad modes,  hardware port control(CCR.HPCEN) mode is enabled. By enabling this the 
 570:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * pin is updated by hardware itself. TCI(Transmit Control Information) allows dynamic control of b
 571:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * and pin direction during data transfers by writing to SCTR.DSM and SCTR.HPCDIR bit fields. To su
 572:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * update, TCSR.HPCMD(Hardware Port control) will be enabled during the initialization using XMC_SP
 573:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 574:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 575:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 576:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Receive()
 577:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 578:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_Transmit(XMC_USIC_CH_t *const channel, const uint16_t data, const XMC_SPI_CH_MODE_t
 579:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 580:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 581:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 582:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param mode Communication mode of the SPI, based on this mode TCI(Transmit control information)i
 583:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *             Refer @ref XMC_SPI_CH_MODE_t for valid values.
 584:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 585:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 586:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 587:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 588:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Transmits a dummy data(FFFFH) to provide clock for slave and receives the data from the slave.\n
 589:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Receive() receives the data and places it into buffer based on the FIFO selection. Af
 590:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_GetReceivedData() can be invoked to read the data from the buffers.
 591:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 592:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 593:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_GetReceivedDaa()
 594:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 595:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_Receive(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_MODE_t mode)
 596:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
 597:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   /* Transmit dummy data */
 598:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_Transmit(channel, (uint16_t)0xffffU, (XMC_SPI_CH_MODE_t)((uint16_t)mode & 0xfffbU));
 599:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** }
 600:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 601:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 602:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 603:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 604:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @return uint16_t Data read from the receive buffer.
 605:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 606:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 607:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Reads data from the receive buffer based on the FIFO selection.\n\n
 608:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Invocation of XMC_SPI_CH_Receive() receives the data and place it into receive buffer. After rec
 609:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_GetReceivedData() can be used to read the data from the buffer.
 610:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 611:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 612:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Receive()
 613:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 614:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** uint16_t XMC_SPI_CH_GetReceivedData(XMC_USIC_CH_t *const channel);
 615:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 616:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 617:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 618:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 619:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 620:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 621:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 622:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the order of data transfer from LSB to MSB, by clearing SCTR.SDIR bit.\n\n
 623:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * This is typically based on the slave settings. Invoke XMC_SPI_CH_SetBitOrderLsbFirst() to set di
 624:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * the program.
 625:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 626:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 627:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_SetBitOrderMsbFirst()
 628:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 629:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetBitOrderLsbFirst(XMC_USIC_CH_t *const channel)
 630:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
 631:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   channel->SCTR &= (uint32_t)~USIC_CH_SCTR_SDIR_Msk;
 632:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** }
 633:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 634:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 635:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 636:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 637:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 638:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 639:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 640:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the order of data transfer from MSB to LSB, by setting SCTR.SDIR bit.\n\n
 641:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * This is typically based on the slave settings. This is not set during XMC_SPI_CH_Init().
 642:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Invoke XMC_SPI_CH_SetBitOrderMsbFirst() to set direction as needed in the program.
 643:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 644:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 645:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_SetBitOrderLsbFirst()
 646:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 647:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetBitOrderMsbFirst(XMC_USIC_CH_t *const channel)
 648:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
 649:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   channel->SCTR |= (uint32_t)USIC_CH_SCTR_SDIR_Msk;
 650:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** }
 651:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 652:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 653:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 654:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param event Protocol events which have to be enabled.
 655:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *              Refer @ XMC_SPI_CH_EVENT_t for valid values. <b>OR</b> combinations of these enum i
 656:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *              as input.
 657:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 658:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 659:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 660:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 661:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Enables the SPI protocol specific events, by configuring PCR register.\n\n
 662:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Events can be enabled as needed using XMC_SPI_CH_EnableEvent().
 663:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableEvent() can be used to disable the events.
 664:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 665:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 666:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableEvent()
 667:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 668:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event);
 669:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 670:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 671:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 672:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param event Protocol events which have to be disabled.
 673:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *              Refer @ XMC_SPI_CH_EVENT_t for valid values. <b>OR</b> combinations of these enum i
 674:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *              as input.
 675:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 676:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 677:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 678:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 679:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Disables the SPI protocol specific events, by configuring PCR register.\n\n
 680:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * After disabling the events, XMC_SPI_CH_EnableEvent() has to be invoked to re-enable the events.
 681:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 682:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 683:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableEvent()
 684:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 685:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event);
 686:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 687:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 688:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 689:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 690:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @return uint32_t Status of SPI protocol events.
 691:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 692:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 693:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Returns the status of the events, by reading PSR register.\n\n
 694:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * This indicates the status of the all the events, for SPI communication.
 695:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 696:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 697:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_ClearStatusFlag()
 698:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 699:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE uint32_t XMC_SPI_CH_GetStatusFlag(XMC_USIC_CH_t *const channel)
 700:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
 795              	 .loc 2 700 0
 796              	 .cfi_startproc
 797              	 
 798              	 
 799              	 
 800 0000 80B4     	 push {r7}
 801              	.LCFI95:
 802              	 .cfi_def_cfa_offset 4
 803              	 .cfi_offset 7,-4
 804 0002 83B0     	 sub sp,sp,#12
 805              	.LCFI96:
 806              	 .cfi_def_cfa_offset 16
 807 0004 00AF     	 add r7,sp,#0
 808              	.LCFI97:
 809              	 .cfi_def_cfa_register 7
 810 0006 7860     	 str r0,[r7,#4]
 701:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   return channel->PSR_SSCMode;
 811              	 .loc 2 701 0
 812 0008 7B68     	 ldr r3,[r7,#4]
 813 000a 9B6C     	 ldr r3,[r3,#72]
 702:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** }
 814              	 .loc 2 702 0
 815 000c 1846     	 mov r0,r3
 816 000e 0C37     	 adds r7,r7,#12
 817              	.LCFI98:
 818              	 .cfi_def_cfa_offset 4
 819 0010 BD46     	 mov sp,r7
 820              	.LCFI99:
 821              	 .cfi_def_cfa_register 13
 822              	 
 823 0012 5DF8047B 	 ldr r7,[sp],#4
 824              	.LCFI100:
 825              	 .cfi_restore 7
 826              	 .cfi_def_cfa_offset 0
 827 0016 7047     	 bx lr
 828              	 .cfi_endproc
 829              	.LFE257:
 831              	 .section .text.XMC_SPI_CH_ClearStatusFlag,"ax",%progbits
 832              	 .align 2
 833              	 .thumb
 834              	 .thumb_func
 836              	XMC_SPI_CH_ClearStatusFlag:
 837              	.LFB258:
 703:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 704:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 705:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 706:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param flag Protocol event status to be cleared for detection of next occurence.
 707:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *              Refer @ XMC_SPI_CH_STATUS_FLAG_t for valid values. <b>OR</b> combinations of these 
 708:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *              as input.
 709:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 710:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 711:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 712:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Clears the events specified, by setting PSCR register.\n\n
 713:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * During communication the events occurred have to be cleared to detect their next occurence.\n
 714:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * e.g: During transmission Transmit buffer event occurs to indicating data word transfer has start
 715:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *       event has to be cleared after transmission of each data word. Otherwise next event cannot 
 716:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 717:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 718:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_GetStatusFlag()
 719:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 720:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, const uint32_t flag)
 721:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
 838              	 .loc 2 721 0
 839              	 .cfi_startproc
 840              	 
 841              	 
 842              	 
 843 0000 80B4     	 push {r7}
 844              	.LCFI101:
 845              	 .cfi_def_cfa_offset 4
 846              	 .cfi_offset 7,-4
 847 0002 83B0     	 sub sp,sp,#12
 848              	.LCFI102:
 849              	 .cfi_def_cfa_offset 16
 850 0004 00AF     	 add r7,sp,#0
 851              	.LCFI103:
 852              	 .cfi_def_cfa_register 7
 853 0006 7860     	 str r0,[r7,#4]
 854 0008 3960     	 str r1,[r7]
 722:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PSCR |= flag;
 855              	 .loc 2 722 0
 856 000a 7B68     	 ldr r3,[r7,#4]
 857 000c DA6C     	 ldr r2,[r3,#76]
 858 000e 3B68     	 ldr r3,[r7]
 859 0010 1A43     	 orrs r2,r2,r3
 860 0012 7B68     	 ldr r3,[r7,#4]
 861 0014 DA64     	 str r2,[r3,#76]
 723:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** }
 862              	 .loc 2 723 0
 863 0016 0C37     	 adds r7,r7,#12
 864              	.LCFI104:
 865              	 .cfi_def_cfa_offset 4
 866 0018 BD46     	 mov sp,r7
 867              	.LCFI105:
 868              	 .cfi_def_cfa_register 13
 869              	 
 870 001a 5DF8047B 	 ldr r7,[sp],#4
 871              	.LCFI106:
 872              	 .cfi_restore 7
 873              	 .cfi_def_cfa_offset 0
 874 001e 7047     	 bx lr
 875              	 .cfi_endproc
 876              	.LFE258:
 878              	 .section .text.XMC_SPI_CH_SetSlaveSelectDelay,"ax",%progbits
 879              	 .align 2
 880              	 .thumb
 881              	 .thumb_func
 883              	XMC_SPI_CH_SetSlaveSelectDelay:
 884              	.LFB266:
 724:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 725:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 726:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 727:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 728:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 729:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 730:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 731:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Enables the generation of Master clock by setting PCR.MCLK bit.\n\n
 732:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * This clock can be used as a clock reference for external devices. This is not enabled during ini
 733:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Init(). Invoke XMC_SPI_CH_EnableMasterClock() to enable as needed in the program, or 
 734:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableMasterClock().
 735:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 736:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 737:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableMasterClock()
 738:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 739:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_EnableMasterClock(XMC_USIC_CH_t *const channel)
 740:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
 741:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode |= (uint32_t)USIC_CH_PCR_SSCMode_MCLK_Msk;
 742:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** }
 743:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 744:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 745:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 746:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 747:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 748:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 749:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 750:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Disables the generation of Master clock by clearing PCR.MCLK bit.\n\n
 751:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * This clock can be enabled by invoking XMC_SPI_CH_EnableMasterClock() as needed in the program.
 752:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 753:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 754:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableMasterClock()
 755:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 756:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DisableMasterClock(XMC_USIC_CH_t *const channel)
 757:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
 758:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode &= (uint32_t)~USIC_CH_PCR_SSCMode_MCLK_Msk;
 759:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** }
 760:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** #ifdef USIC_CH_PCR_SSCMode_SLPHSEL_Msk
 761:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 762:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 763:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 764:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 765:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 766:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 767:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Data bits are shifted out with the leading edge of the shift clock signal and latched in with th
 768:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 769:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 770:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DataLatchedInLeadingEdge()
 771:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 772:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DataLatchedInTrailingEdge(XMC_USIC_CH_t *const channel)
 773:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
 774:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode &= (uint32_t)~USIC_CH_PCR_SSCMode_SLPHSEL_Msk;
 775:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** }
 776:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 777:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 778:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 779:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 780:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 781:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 782:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 783:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * The first data bit is shifted out when the data shift unit receives a low to high transition fro
 784:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * stage. Subsequent bits are shifted out with the trailing edge of the shift clock signal. Data bi
 785:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * always latched in with the leading edge.
 786:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 787:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 788:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DataLatchedInTrailingEdge()
 789:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 790:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DataLatchedInLeadingEdge(XMC_USIC_CH_t *const channel)
 791:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
 792:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode |= USIC_CH_PCR_SSCMode_SLPHSEL_Msk;
 793:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** }
 794:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** #endif
 795:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 796:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 797:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 798:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 799:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 800:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 801:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Enables the delay after each word, by setting PCR.TIWEN bit.\n\n
 802:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * The inter word delay starts at the end of last SCLK cycle of data word. During this time no cloc
 803:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * generated and MSLS signal stays active. If inter word delay is not enabled, last data bit of a d
 804:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * followed by the first data bit of the next data word. This is not enabled in XMC_SPI_CH_Init(). 
 805:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableInterwordDelay() has to be invoked as needed in the program. And can be disable
 806:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableInterwordDelay().
 807:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 808:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 809:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableInterwordDelay()
 810:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 811:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_EnableInterwordDelay(XMC_USIC_CH_t *const channel)
 812:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
 813:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode |= (uint32_t)USIC_CH_PCR_SSCMode_TIWEN_Msk;
 814:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** }
 815:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 816:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 817:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 818:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 819:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 820:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 821:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 822:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Disables the delay after after each word, by clearing PCR.TIWEN bit.\n\n
 823:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * So the last data bit of a data word is directly followed by the first data bit of the next data 
 824:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * be enabled by invoking XMC_SPI_CH_EnableInterwordDelay().
 825:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 826:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 827:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableInterwordDelay()
 828:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 829:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DisableInterwordDelay(XMC_USIC_CH_t *const channel)
 830:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
 831:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode &= (uint32_t)~USIC_CH_PCR_SSCMode_TIWEN_Msk;
 832:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** }
 833:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 834:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 835:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 836:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param tinterword_delay_ns delay in terms of nano seconds.
 837:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 838:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 839:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 840:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 841:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Configures the inter word delay by setting PCR.PCTQ1, PCR.DCTQ1 bit fields.\n\n
 842:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * The inter word delay is dependent on the peripheral clock. The maximum possible value is calcula
 843:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * below formula\n
 844:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *            Maximum inter word delay = ((1 + PCTQ1_max)(1 + DCTQ1_max)) / peripheral clock\n
 845:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *                                       where PCTQ1_max = 3 and DCTQ1_max = 31\n
 846:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * After configuring the inter word delay, this has to be enabled by invoking XMC_SPI_CH_EnableInte
 847:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 848:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 849:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableInterwordDelay(),XMC_SPI_CH_SetInterwordDelaySCLK()
 850:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 851:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_SetInterwordDelay(XMC_USIC_CH_t *const channel, uint32_t tinterword_delay_ns);
 852:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 853:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 854:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 855:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param sclk_period  in terms of clk cycles.
 856:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 857:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 858:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 859:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 860:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Configures the inter word delay by setting PCR.DCTQ1 bit fields.\n\n
 861:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * This delay is dependent on the peripheral clock. The maximum possible value supported by this AP
 862:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * is 32 clock cycles.
 863:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * After configuring the inter word delay, this has to be enabled by invoking XMC_SPI_CH_EnableInte
 864:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 865:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 866:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableInterwordDelay(),XMC_SPI_CH_EnableInterwordDelay()
 867:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 868:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetInterwordDelaySCLK(XMC_USIC_CH_t *const channel, uint32_t sclk_p
 869:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
 870:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode = (uint32_t)((channel->PCR_SSCMode) & (~(USIC_CH_PCR_SSCMode_DCTQ1_Msk |
 871:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****                                     USIC_CH_PCR_SSCMode_PCTQ1_Msk |
 872:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****                                     USIC_CH_PCR_SSCMode_CTQSEL1_Msk))) |
 873:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****                          (((sclk_period - 1U) <<  USIC_CH_PCR_SSCMode_DCTQ1_Pos) |
 874:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****                           (0x02U <<  USIC_CH_PCR_SSCMode_CTQSEL1_Pos));
 875:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** }
 876:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 877:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 878:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 879:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param sclk_period delay in terms of sclk clock cycles.
 880:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 881:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 882:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 883:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 884:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Configures the leading/trailing delay by setting BRG.DCTQ bit field.\n\n
 885:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * This delay is dependent on the peripheral clock. The maximum possible value supported by this AP
 886:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * is 30 clock cycles.
 887:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 888:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 889:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetSlaveSelectDelay(XMC_USIC_CH_t *const channel, uint32_t sclk_per
 890:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
 885              	 .loc 2 890 0
 886              	 .cfi_startproc
 887              	 
 888              	 
 889              	 
 890 0000 80B4     	 push {r7}
 891              	.LCFI107:
 892              	 .cfi_def_cfa_offset 4
 893              	 .cfi_offset 7,-4
 894 0002 83B0     	 sub sp,sp,#12
 895              	.LCFI108:
 896              	 .cfi_def_cfa_offset 16
 897 0004 00AF     	 add r7,sp,#0
 898              	.LCFI109:
 899              	 .cfi_def_cfa_register 7
 900 0006 7860     	 str r0,[r7,#4]
 901 0008 3960     	 str r1,[r7]
 891:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 892:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 902              	 .loc 2 892 0
 903 000a 7B68     	 ldr r3,[r7,#4]
 904 000c 5B69     	 ldr r3,[r3,#20]
 905 000e 23F4FE42 	 bic r2,r3,#32512
 893:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****                                    USIC_CH_BRG_PCTQ_Msk)) |
 894:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****                  (((sclk_period - 1U) << USIC_CH_BRG_DCTQ_Pos) | (0x01U << USIC_CH_BRG_PCTQ_Pos));
 906              	 .loc 2 894 0
 907 0012 3B68     	 ldr r3,[r7]
 908 0014 013B     	 subs r3,r3,#1
 909 0016 9B02     	 lsls r3,r3,#10
 893:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****                                    USIC_CH_BRG_PCTQ_Msk)) |
 910              	 .loc 2 893 0
 911 0018 1343     	 orrs r3,r3,r2
 912 001a 43F48072 	 orr r2,r3,#256
 892:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****                                    USIC_CH_BRG_PCTQ_Msk)) |
 913              	 .loc 2 892 0
 914 001e 7B68     	 ldr r3,[r7,#4]
 915 0020 5A61     	 str r2,[r3,#20]
 895:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** }
 916              	 .loc 2 895 0
 917 0022 0C37     	 adds r7,r7,#12
 918              	.LCFI110:
 919              	 .cfi_def_cfa_offset 4
 920 0024 BD46     	 mov sp,r7
 921              	.LCFI111:
 922              	 .cfi_def_cfa_register 13
 923              	 
 924 0026 5DF8047B 	 ldr r7,[sp],#4
 925              	.LCFI112:
 926              	 .cfi_restore 7
 927              	 .cfi_def_cfa_offset 0
 928 002a 7047     	 bx lr
 929              	 .cfi_endproc
 930              	.LFE266:
 932              	 .section .text.XMC_SPI_CH_ConfigureShiftClockOutput,"ax",%progbits
 933              	 .align 2
 934              	 .thumb
 935              	 .thumb_func
 937              	XMC_SPI_CH_ConfigureShiftClockOutput:
 938              	.LFB269:
 896:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 897:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 898:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 899:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 900:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 901:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 902:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 903:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 904:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Configure to keep MSLS(Slave select signal) active even after finishing the current data frame,
 905:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * by setting PCR.FEM bit.\n\n
 906:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * This is typically used during the transmission of multi-data word frames, where there is possibi
 907:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * delivering the data. Frame end mode is enabled in XMC_SPI_CH_Init() during initialization. To di
 908:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableFEM() can be invoked as needed in the program.
 909:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 910:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 911:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableFEM()
 912:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 913:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_EnableFEM(XMC_USIC_CH_t *const channel)
 914:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
 915:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode |= (uint32_t)USIC_CH_PCR_SSCMode_FEM_Msk;
 916:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** }
 917:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 918:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 919:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 920:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 921:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 922:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 923:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 924:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Configure to disable the MSLS(Slave select signal) if the current data frame is considered as fi
 925:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * by setting PCR.FEM bit.\n\n
 926:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 927:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * When the last bit of a data word has been sent out and the transmit buffer TBUF does not contain
 928:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * considered as frame is ended and MSLS(Slave select signal) is disabled.
 929:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 930:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 931:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableFEM()
 932:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 933:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DisableFEM(XMC_USIC_CH_t *const channel)
 934:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
 935:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode &= (uint32_t)~USIC_CH_PCR_SSCMode_FEM_Msk;
 936:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** }
 937:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 938:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 939:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 940:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param passive_level polarity and delay of the selected shift clock.\n
 941:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *                      Refer @ref XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t for valid inputs.
 942:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param clock_output shift clock source.\n
 943:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *                     Refer @ref XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_t for valid inputs.
 944:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 945:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 946:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 947:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 948:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Configures the shift clock source with the selected polarity and delay by setting BRG.SCLKOSEL a
 949:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * In Master mode operation, shift clock is generated by the internal baud rate generator. This SCL
 950:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * for external slave devices by SCLKOUT signal.\n
 951:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * In Slave mode, the signal is received from the external master. So the DX1(input) stage has to b
 952:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * The shift clock output(SCLKOUT) signal polarity can be set relative to SCLK, with the delay of h
 953:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * period. These settings are applicable only in master mode.
 954:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 955:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_ConfigureShiftClockOutput(XMC_USIC_CH_t *const channel,
 956:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****     const XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t passive_level,
 957:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****     const XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_t clock_output)
 958:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
 939              	 .loc 2 958 0
 940              	 .cfi_startproc
 941              	 
 942              	 
 943 0000 80B5     	 push {r7,lr}
 944              	.LCFI113:
 945              	 .cfi_def_cfa_offset 8
 946              	 .cfi_offset 7,-8
 947              	 .cfi_offset 14,-4
 948 0002 84B0     	 sub sp,sp,#16
 949              	.LCFI114:
 950              	 .cfi_def_cfa_offset 24
 951 0004 00AF     	 add r7,sp,#0
 952              	.LCFI115:
 953              	 .cfi_def_cfa_register 7
 954 0006 F860     	 str r0,[r7,#12]
 955 0008 B960     	 str r1,[r7,#8]
 956 000a 7A60     	 str r2,[r7,#4]
 959:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_ConfigureShiftClockOutput(channel, (XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t)passi
 957              	 .loc 2 959 0
 958 000c F868     	 ldr r0,[r7,#12]
 959 000e B968     	 ldr r1,[r7,#8]
 960 0010 7A68     	 ldr r2,[r7,#4]
 961 0012 FFF7FEFF 	 bl XMC_USIC_CH_ConfigureShiftClockOutput
 960:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****                                         (XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t)clock_output);
 961:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** }
 962              	 .loc 2 961 0
 963 0016 1037     	 adds r7,r7,#16
 964              	.LCFI116:
 965              	 .cfi_def_cfa_offset 8
 966 0018 BD46     	 mov sp,r7
 967              	.LCFI117:
 968              	 .cfi_def_cfa_register 13
 969              	 
 970 001a 80BD     	 pop {r7,pc}
 971              	 .cfi_endproc
 972              	.LFE269:
 974              	 .section .text.XMC_SPI_CH_SetInputSource,"ax",%progbits
 975              	 .align 2
 976              	 .thumb
 977              	 .thumb_func
 979              	XMC_SPI_CH_SetInputSource:
 980              	.LFB276:
 962:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 963:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 964:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 965:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  word_length Number of bits to be configured for a data word. \n
 966:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *         \b Range: 1 to 16.
 967:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 968:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 969:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 970:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description</b><br>
 971:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines the data word length.\n\n
 972:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Sets the number of bits to represent a data word. Frame length should be a multiple of word leng
 973:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 974:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 975:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_SetFrameLength()
 976:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
 977:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_leng
 978:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
 979:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_SetWordLength(channel, word_length);
 980:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** }
 981:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
 982:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
 983:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 984:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  frame_length Number of bits in a frame. \n
 985:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *                \b Range: 1 to 64. If the value 64 is configured, then the frame does not
 986:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *                automatically end. User should explicitly end the frame.
 987:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 988:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 989:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 990:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description</b><br>
 991:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Define the data frame length.\n\n
 992:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the number of bits to be serially transmitted in a frame.
 993:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * The frame length should be multiples of word length. If the value is set to 64, the frame does n
 994:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * automatically end. Use XMC_SPI_CH_DisableSlaveSelect() to end the frame after all the data
 995:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * is transmitted.
 996:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
 997:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 998:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_USIC_CH_SetWordLength(), XMC_USIC_CH_EnableFrameLengthControl(), XMC_SPI_CH_DisableSlaveSele
 999:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
1000:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_le
1001:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
1002:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_SetFrameLength(channel, frame_length);
1003:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** }
1004:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
1005:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
1006:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
1007:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
1008:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
1009:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
1010:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description</b><br>
1011:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Configure the handling of start of frame through software, by setting TCSR.SOF bit.\n\n
1012:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * This can be used if the software handles the TBUF data without FIFO. If SOF is set, a valid cont
1013:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * considered as first word of a new frame by finishing the currently running frame. For software h
1014:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * it is recommended to configure TCSR.WLEMD as 0. This is not configured during initialization. XM
1015:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * can be called as needed in the program and can be disabled by XMC_SPI_CH_DisableSOF().
1016:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
1017:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
1018:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableSOF()
1019:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
1020:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_EnableSOF(XMC_USIC_CH_t *const channel)
1021:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
1022:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   channel->TCSR |= (uint32_t)USIC_CH_TCSR_SOF_Msk;
1023:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** }
1024:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
1025:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
1026:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
1027:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
1028:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
1029:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
1030:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description</b><br>
1031:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the control of the handling start of frame through hardware, by clearing TCSR.SOF bit.\n\n
1032:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Typically this can be disabled, where the transmission control is done by the hardware.
1033:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
1034:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
1035:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableSOF()
1036:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
1037:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DisableSOF(XMC_USIC_CH_t *const channel)
1038:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
1039:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   channel->TCSR &= (uint32_t)~USIC_CH_TCSR_SOF_Msk;
1040:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** }
1041:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
1042:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
1043:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
1044:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
1045:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
1046:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
1047:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description</b><br>
1048:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Configure the handling of end of frame through software, by setting TCSR.EOF bit.\n\n
1049:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * This can be used if the software handles the TBUF data without FIFO. If EOF is set, a valid cont
1050:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * considered as last word of a frame. After transfer of the last word, MSLS signal becomes inactiv
1051:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * handling of EOF bit, it is recommended to configure TCSR.WLEMD as 0. \n
1052:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \b Note: The API should be called before putting the last data word of the frame to TBUF.
1053:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
1054:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
1055:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableEOF()
1056:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
1057:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_EnableEOF(XMC_USIC_CH_t *const channel)
1058:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
1059:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   channel->TCSR |= (uint32_t)USIC_CH_TCSR_EOF_Msk;
1060:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** }
1061:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
1062:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
1063:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
1064:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
1065:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
1066:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
1067:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description</b><br>
1068:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Configure the handling of end of frame through hardware, by clearing TCSR.EOF bit.\n\n
1069:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Typically this can be disabled, where the transmission control is done by the hardware.
1070:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
1071:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
1072:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableEOF()
1073:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
1074:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DisableEOF(XMC_USIC_CH_t *const channel)
1075:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
1076:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   channel->TCSR &= (uint32_t)~USIC_CH_TCSR_EOF_Msk;
1077:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** }
1078:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** 
1079:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** /**
1080:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
1081:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  input SPI channel input stage.\n
1082:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *               Refer @ref XMC_SPI_CH_INPUT_t for valid values
1083:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  source Input source select for the input stage.
1084:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *                Range : [0 to 7]
1085:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
1086:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
1087:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  *
1088:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description</b><br>
1089:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Selects the data source for SPI input stage, by configuring DXCR.DSEL bits.\n\n
1090:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * Selects the input data signal source among DXnA, DXnB.. DXnG for the input stage. The API can be
1091:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * input stages like DX0CR, DX1CR etc. This is not done during initialization. This has to be confi
1092:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  * the SPI communication.
1093:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****  */
1094:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetInputSource(XMC_USIC_CH_t *const channel,
1095:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****     const XMC_SPI_CH_INPUT_t input,
1096:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****     const uint8_t source)
1097:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** {
 981              	 .loc 2 1097 0
 982              	 .cfi_startproc
 983              	 
 984              	 
 985 0000 80B5     	 push {r7,lr}
 986              	.LCFI118:
 987              	 .cfi_def_cfa_offset 8
 988              	 .cfi_offset 7,-8
 989              	 .cfi_offset 14,-4
 990 0002 82B0     	 sub sp,sp,#8
 991              	.LCFI119:
 992              	 .cfi_def_cfa_offset 16
 993 0004 00AF     	 add r7,sp,#0
 994              	.LCFI120:
 995              	 .cfi_def_cfa_register 7
 996 0006 7860     	 str r0,[r7,#4]
 997 0008 0B46     	 mov r3,r1
 998 000a FB70     	 strb r3,[r7,#3]
 999 000c 1346     	 mov r3,r2
 1000 000e BB70     	 strb r3,[r7,#2]
1098:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   channel->DXCR[input] = (uint32_t)(channel->DXCR[input] & (~USIC_CH_DX0CR_DSEN_Msk)) | USIC_CH_DX0
 1001              	 .loc 2 1098 0
 1002 0010 F878     	 ldrb r0,[r7,#3]
 1003 0012 FB78     	 ldrb r3,[r7,#3]
 1004 0014 7A68     	 ldr r2,[r7,#4]
 1005 0016 0633     	 adds r3,r3,#6
 1006 0018 9B00     	 lsls r3,r3,#2
 1007 001a 1344     	 add r3,r3,r2
 1008 001c 5B68     	 ldr r3,[r3,#4]
 1009 001e 23F05003 	 bic r3,r3,#80
 1010 0022 43F01002 	 orr r2,r3,#16
 1011 0026 7968     	 ldr r1,[r7,#4]
 1012 0028 831D     	 adds r3,r0,#6
 1013 002a 9B00     	 lsls r3,r3,#2
 1014 002c 0B44     	 add r3,r3,r1
 1015 002e 5A60     	 str r2,[r3,#4]
1099:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_SetInputSource(channel, (XMC_USIC_CH_INPUT_t)input, source);
 1016              	 .loc 2 1099 0
 1017 0030 FA78     	 ldrb r2,[r7,#3]
 1018 0032 BB78     	 ldrb r3,[r7,#2]
 1019 0034 7868     	 ldr r0,[r7,#4]
 1020 0036 1146     	 mov r1,r2
 1021 0038 1A46     	 mov r2,r3
 1022 003a FFF7FEFF 	 bl XMC_USIC_CH_SetInputSource
1100:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc\xmc_spi.h **** }
 1023              	 .loc 2 1100 0
 1024 003e 0837     	 adds r7,r7,#8
 1025              	.LCFI121:
 1026              	 .cfi_def_cfa_offset 8
 1027 0040 BD46     	 mov sp,r7
 1028              	.LCFI122:
 1029              	 .cfi_def_cfa_register 13
 1030              	 
 1031 0042 80BD     	 pop {r7,pc}
 1032              	 .cfi_endproc
 1033              	.LFE276:
 1035              	 .section .text.SPI_MASTER_GetAppVersion,"ax",%progbits
 1036              	 .align 2
 1037              	 .global SPI_MASTER_GetAppVersion
 1038              	 .thumb
 1039              	 .thumb_func
 1041              	SPI_MASTER_GetAppVersion:
 1042              	.LFB312:
 1043              	 .file 3 "../Dave/Generated/SPI_MASTER/spi_master.c"
   1:../Dave/Generated/SPI_MASTER/spi_master.c **** /**
   2:../Dave/Generated/SPI_MASTER/spi_master.c ****  * @file spi_master.c
   3:../Dave/Generated/SPI_MASTER/spi_master.c ****  * @date 2018-06-20
   4:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
   5:../Dave/Generated/SPI_MASTER/spi_master.c ****  * NOTE:
   6:../Dave/Generated/SPI_MASTER/spi_master.c ****  * This file is generated by DAVE. Any manual modification done to this file will be lost when the 
   7:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
   8:../Dave/Generated/SPI_MASTER/spi_master.c ****  * @cond
   9:../Dave/Generated/SPI_MASTER/spi_master.c ****  **************************************************************************************************
  10:../Dave/Generated/SPI_MASTER/spi_master.c ****  * SPI_MASTER v4.3.30 - Configures the properties of USIC channel to support SPI mode of communicat
  11:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  12:../Dave/Generated/SPI_MASTER/spi_master.c ****  * Copyright (c) 2015-2020, Infineon Technologies AG
  13:../Dave/Generated/SPI_MASTER/spi_master.c ****  * All rights reserved.
  14:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  15:../Dave/Generated/SPI_MASTER/spi_master.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  16:../Dave/Generated/SPI_MASTER/spi_master.c ****  * following conditions are met:
  17:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  18:../Dave/Generated/SPI_MASTER/spi_master.c ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  19:../Dave/Generated/SPI_MASTER/spi_master.c ****  *   disclaimer.
  20:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  21:../Dave/Generated/SPI_MASTER/spi_master.c ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  22:../Dave/Generated/SPI_MASTER/spi_master.c ****  *   following disclaimer in the documentation and/or other materials provided with the distributio
  23:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  24:../Dave/Generated/SPI_MASTER/spi_master.c ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  25:../Dave/Generated/SPI_MASTER/spi_master.c ****  *   products derived from this software without specific prior written permission.
  26:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  27:../Dave/Generated/SPI_MASTER/spi_master.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  28:../Dave/Generated/SPI_MASTER/spi_master.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  29:../Dave/Generated/SPI_MASTER/spi_master.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  30:../Dave/Generated/SPI_MASTER/spi_master.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  31:../Dave/Generated/SPI_MASTER/spi_master.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  32:../Dave/Generated/SPI_MASTER/spi_master.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  33:../Dave/Generated/SPI_MASTER/spi_master.c ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  34:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  35:../Dave/Generated/SPI_MASTER/spi_master.c ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  36:../Dave/Generated/SPI_MASTER/spi_master.c ****  * with Infineon Technologies AG (dave@infineon.com).
  37:../Dave/Generated/SPI_MASTER/spi_master.c ****  **************************************************************************************************
  38:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  39:../Dave/Generated/SPI_MASTER/spi_master.c ****  * Change History
  40:../Dave/Generated/SPI_MASTER/spi_master.c ****  * --------------
  41:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  42:../Dave/Generated/SPI_MASTER/spi_master.c ****  * 2015-02-16:
  43:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - Initial version<br>
  44:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  45:../Dave/Generated/SPI_MASTER/spi_master.c ****  * 2015-02-20:
  46:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - SPI_MASTER_SetMode() API is updated to return, error if mode change is not possible.<br>
  47:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  48:../Dave/Generated/SPI_MASTER/spi_master.c ****  * 2015-05-08:
  49:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - SPI_MASTER_SetBaudRate() and SPI_MASTER_Transfer() are added<br>
  50:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - "SPI_MASTER_OVERSAMPLING" macro is removed, since it is not being used<br>
  51:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - SPI_MASTER_lInit() prototype is moved to spi_master_conf.c file<br>
  52:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - All local APIs are made as static<br>
  53:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - Added SPI_MASTER_lPortModeSet() and SPI_MASTER_lPortModeReset() to support SPI_MASTER_SetB
  54:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - SPI_MASTER_lStd_RBUF_Flush() renamed as SPI_MASTER_lStd_RBUFFlush()<br>
  55:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - SPI_MASTER_lGetFIFOSize() is removed by replacing the functionality<br>
  56:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - In SPI_MASTER_Receive(), SPI_MASTER_Transmit() APIs a runtime condition check is added for
  57:../Dave/Generated/SPI_MASTER/spi_master.c ****  *       and length<br>
  58:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - In SPI_MASTER_lTransmitHandler() API, local call to FIFO fill is removed and replaced with
  59:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  60:../Dave/Generated/SPI_MASTER/spi_master.c ****  * 2015-06-20:
  61:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - For SPI_MASTER_Transfer(), SPI_MASTER_Receive(), SPI_MASTER_Transmit() APIs, the input dat
  62:../Dave/Generated/SPI_MASTER/spi_master.c ****  *       from 16-bit to 8-bit.
  63:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - Word count in Transmission and reception APIs, is updated according to the word length set
  64:../Dave/Generated/SPI_MASTER/spi_master.c ****  *       instead of data length.
  65:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - In SPI_MASTER_Transfer() API, a check is added to support full duplex mode only.
  66:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - SPI_MASTER_lFIFORead() local API signature is changed to accept number of bytes per word.
  67:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - word_length is moved from SPI_MASTER_CONFIG_t to SPI_MASTER_DYNAMIC_CONFIG_t, to support r
  68:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - Abort API are updated to return the status.
  69:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  70:../Dave/Generated/SPI_MASTER/spi_master.c ****  * 2015-07-07:
  71:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - DYNAMIC_CONFIG_t is renamed as RUNTIME_t
  72:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  73:../Dave/Generated/SPI_MASTER/spi_master.c ****  * 2015-09-30:
  74:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - SPI_MASTER_STATUS_MODE_MISMATCH is returned from the transmit and receive APIs
  75:../Dave/Generated/SPI_MASTER/spi_master.c ****  * 
  76:../Dave/Generated/SPI_MASTER/spi_master.c ****  * 2015-10-08:
  77:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - SPI_MASTER_lValidateModeChange() local API is added to chekc the mode change is vaild or n
  78:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - Abort APIs are updated.
  79:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  80:../Dave/Generated/SPI_MASTER/spi_master.c ****  * 2015-10-14:
  81:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - new variable "spi_master_config_mode" to store the actual mode generated during initialisa
  82:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - SPI_MASTER_lValidateModeChange() is updated to support full-duplex to half-duplex mode.
  83:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - XMC_USIC_CH_TriggerServiceRequest() is removed from the DMA transmit by adding during init
  84:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  85:../Dave/Generated/SPI_MASTER/spi_master.c ****  * 2015-12-17:
  86:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - Corrected transmission of unintended data during reception.
  87:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  88:../Dave/Generated/SPI_MASTER/spi_master.c ****  * 2016-04-07:
  89:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - memcpy() usage is eliminated.
  90:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - Usage of the XMC_SPI_Transmit() API is replaced with  XMC_USIC_CH_WriteToTBUFTCI(),
  91:../Dave/Generated/SPI_MASTER/spi_master.c ****  *       XMC_USIC_CH_TXFIFO_PutDataHPCMode() based on the mode selected to improve the performance.
  92:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  93:../Dave/Generated/SPI_MASTER/spi_master.c ****  * 2016-06-07:
  94:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - SPI_MASTER_Receive API in direct mode, corrected.
  95:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  96:../Dave/Generated/SPI_MASTER/spi_master.c ****  * 2016-10-26:
  97:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - Fix issue when using FIFO and high baudrates by setting the RX FIFO limit to half of the R
  98:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  99:../Dave/Generated/SPI_MASTER/spi_master.c ****  * 2018-06-20:
 100:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - Fix SPI_MASTER_lReceiveHandler FIFO limit setting
 101:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
 102:../Dave/Generated/SPI_MASTER/spi_master.c ****  * @endcond
 103:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
 104:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
 105:../Dave/Generated/SPI_MASTER/spi_master.c **** /**************************************************************************************************
 106:../Dave/Generated/SPI_MASTER/spi_master.c ****  * HEADER FILES
 107:../Dave/Generated/SPI_MASTER/spi_master.c ****  **************************************************************************************************
 108:../Dave/Generated/SPI_MASTER/spi_master.c **** #include "spi_master.h"
 109:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 110:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 111:../Dave/Generated/SPI_MASTER/spi_master.c **** /**************************************************************************************************
 112:../Dave/Generated/SPI_MASTER/spi_master.c ****  * MACROS
 113:../Dave/Generated/SPI_MASTER/spi_master.c ****  **************************************************************************************************
 114:../Dave/Generated/SPI_MASTER/spi_master.c **** #define SPI_MASTER_WORD_LENGTH_8_BIT             (8U) /* This is used to check while incrementing t
 115:../Dave/Generated/SPI_MASTER/spi_master.c **** #define SPI_MASTER_2_BYTES_PER_WORD              (2U) /* Word length is 16-bits */
 116:../Dave/Generated/SPI_MASTER/spi_master.c **** #define SPI_MASTER_1_BYTE_PER_WORD               (1U) /* Word length is 8-bits */
 117:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 118:../Dave/Generated/SPI_MASTER/spi_master.c **** #define SPI_MASTER_RECEIVE_INDICATION_FLAG       ((uint32_t)XMC_SPI_CH_STATUS_FLAG_RECEIVE_INDICATI
 119:../Dave/Generated/SPI_MASTER/spi_master.c ****                                                   (uint32_t)XMC_SPI_CH_STATUS_FLAG_ALTERNATIVE_RECE
 120:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 121:../Dave/Generated/SPI_MASTER/spi_master.c **** #define SPI_MASTER_FIFO_RECEIVE_INDICATION_FLAG  ((uint32_t)XMC_USIC_CH_RXFIFO_EVENT_STANDARD | \
 122:../Dave/Generated/SPI_MASTER/spi_master.c ****                                                   (uint32_t)XMC_USIC_CH_RXFIFO_EVENT_ALTERNATE)
 123:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 124:../Dave/Generated/SPI_MASTER/spi_master.c **** #define SPI_MASTER_RECEIVE_EVENT                 ((uint32_t)XMC_SPI_CH_EVENT_STANDARD_RECEIVE | \
 125:../Dave/Generated/SPI_MASTER/spi_master.c ****                                                   (uint32_t)XMC_SPI_CH_EVENT_ALTERNATIVE_RECEIVE)
 126:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 127:../Dave/Generated/SPI_MASTER/spi_master.c **** #define SPI_MASTER_FIFO_RECEIVE_EVENT            ((uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD 
 128:../Dave/Generated/SPI_MASTER/spi_master.c ****                                                   (uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE
 129:../Dave/Generated/SPI_MASTER/spi_master.c **** /**************************************************************************************************
 130:../Dave/Generated/SPI_MASTER/spi_master.c ****  * LOCAL DATA
 131:../Dave/Generated/SPI_MASTER/spi_master.c **** ***************************************************************************************************
 132:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 133:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 134:../Dave/Generated/SPI_MASTER/spi_master.c **** /**************************************************************************************************
 135:../Dave/Generated/SPI_MASTER/spi_master.c ****  * LOCAL ROUTINES
 136:../Dave/Generated/SPI_MASTER/spi_master.c ****  **************************************************************************************************
 137:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_INTERRUPT_TRANSMIT_MODE == 1U)
 138:../Dave/Generated/SPI_MASTER/spi_master.c **** /* Transmit interrupt handler for the APP */
 139:../Dave/Generated/SPI_MASTER/spi_master.c **** void SPI_MASTER_lTransmitHandler(const SPI_MASTER_t * const handle);
 140:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 141:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 142:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_INTERRUPT_RECEIVE_MODE == 1U)
 143:../Dave/Generated/SPI_MASTER/spi_master.c **** static SPI_MASTER_STATUS_t SPI_MASTER_lReceiveIRQ(const SPI_MASTER_t *const handle, uint32_t count)
 144:../Dave/Generated/SPI_MASTER/spi_master.c **** /* This is used to reconfigure the FIFO settings dynamically */
 145:../Dave/Generated/SPI_MASTER/spi_master.c **** static void SPI_MASTER_lReconfigureRxFIFO(const SPI_MASTER_t * const handle, uint32_t data_size);
 146:../Dave/Generated/SPI_MASTER/spi_master.c **** /* Read data from FIFO */
 147:../Dave/Generated/SPI_MASTER/spi_master.c **** static void SPI_MASTER_lFIFORead(const SPI_MASTER_t * const handle, const uint32_t bytes_per_word);
 148:../Dave/Generated/SPI_MASTER/spi_master.c **** /* Receive interrupt handler for the APP */
 149:../Dave/Generated/SPI_MASTER/spi_master.c **** void SPI_MASTER_lReceiveHandler(const SPI_MASTER_t * const handle);
 150:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 151:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 152:../Dave/Generated/SPI_MASTER/spi_master.c **** #if(SPI_MASTER_DMA_RECEIVE_MODE == 1U)
 153:../Dave/Generated/SPI_MASTER/spi_master.c **** static SPI_MASTER_STATUS_t SPI_MASTER_lReceiveDMA(const SPI_MASTER_t *const handle, uint32_t count)
 154:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 155:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 156:../Dave/Generated/SPI_MASTER/spi_master.c **** #if(SPI_MASTER_DIRECT_TRANSMIT_MODE == 1U)
 157:../Dave/Generated/SPI_MASTER/spi_master.c **** static SPI_MASTER_STATUS_t SPI_MASTER_lStartTransmitPolling(const SPI_MASTER_t *const handle, uint8
 158:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 159:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 160:../Dave/Generated/SPI_MASTER/spi_master.c **** #if(SPI_MASTER_DIRECT_RECEIVE_MODE == 1U)
 161:../Dave/Generated/SPI_MASTER/spi_master.c **** static SPI_MASTER_STATUS_t SPI_MASTER_lStartReceivePolling(const SPI_MASTER_t *const handle, uint8_
 162:../Dave/Generated/SPI_MASTER/spi_master.c **** static SPI_MASTER_STATUS_t SPI_MASTER_lReceivePolling(const SPI_MASTER_t *const handle, uint32_t co
 163:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 164:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 165:../Dave/Generated/SPI_MASTER/spi_master.c **** #ifdef SPI_MASTER_PARITY_ERROR
 166:../Dave/Generated/SPI_MASTER/spi_master.c **** /* Protocol interrupt handler for the APP */
 167:../Dave/Generated/SPI_MASTER/spi_master.c **** void SPI_MASTER_lProtocolHandler(const SPI_MASTER_t * const handle);
 168:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 169:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 170:../Dave/Generated/SPI_MASTER/spi_master.c **** /* Flush RBUF0, RBUF1 */
 171:../Dave/Generated/SPI_MASTER/spi_master.c **** static void SPI_MASTER_lStdRBUFFlush(XMC_USIC_CH_t *const channel);
 172:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 173:../Dave/Generated/SPI_MASTER/spi_master.c **** /* This is used to reconfigure the registers while changing the SPI mode dynamically */
 174:../Dave/Generated/SPI_MASTER/spi_master.c **** static void SPI_MASTER_lPortConfig(const SPI_MASTER_t* handle);
 175:../Dave/Generated/SPI_MASTER/spi_master.c **** /* Set the mode of the port pin according to the configuration */
 176:../Dave/Generated/SPI_MASTER/spi_master.c **** static void SPI_MASTER_lPortModeSet(const SPI_MASTER_t* handle);
 177:../Dave/Generated/SPI_MASTER/spi_master.c **** /* Set the mode of the port pin as input */
 178:../Dave/Generated/SPI_MASTER/spi_master.c **** static void SPI_MASTER_lPortModeReset(const SPI_MASTER_t* handle);
 179:../Dave/Generated/SPI_MASTER/spi_master.c **** /* Returns whether mode change is valid or not */
 180:../Dave/Generated/SPI_MASTER/spi_master.c **** static SPI_MASTER_STATUS_t SPI_MASTER_lValidateModeChange(const SPI_MASTER_t * handle, XMC_SPI_CH_M
 181:../Dave/Generated/SPI_MASTER/spi_master.c **** /**************************************************************************************************
 182:../Dave/Generated/SPI_MASTER/spi_master.c ****  * API IMPLEMENTATION
 183:../Dave/Generated/SPI_MASTER/spi_master.c ****  **************************************************************************************************
 184:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
 185:../Dave/Generated/SPI_MASTER/spi_master.c ****  * API to retrieve the version of the SPI_MASTER
 186:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
 187:../Dave/Generated/SPI_MASTER/spi_master.c **** DAVE_APP_VERSION_t SPI_MASTER_GetAppVersion()
 188:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 1044              	 .loc 3 188 0
 1045              	 .cfi_startproc
 1046              	 
 1047              	 
 1048              	 
 1049 0000 80B4     	 push {r7}
 1050              	.LCFI123:
 1051              	 .cfi_def_cfa_offset 4
 1052              	 .cfi_offset 7,-4
 1053 0002 83B0     	 sub sp,sp,#12
 1054              	.LCFI124:
 1055              	 .cfi_def_cfa_offset 16
 1056 0004 00AF     	 add r7,sp,#0
 1057              	.LCFI125:
 1058              	 .cfi_def_cfa_register 7
 189:../Dave/Generated/SPI_MASTER/spi_master.c ****   DAVE_APP_VERSION_t version;
 190:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 191:../Dave/Generated/SPI_MASTER/spi_master.c ****   version.major = SPI_MASTER_MAJOR_VERSION;
 1059              	 .loc 3 191 0
 1060 0006 0423     	 movs r3,#4
 1061 0008 3B70     	 strb r3,[r7]
 192:../Dave/Generated/SPI_MASTER/spi_master.c ****   version.minor = SPI_MASTER_MINOR_VERSION;
 1062              	 .loc 3 192 0
 1063 000a 0323     	 movs r3,#3
 1064 000c 7B70     	 strb r3,[r7,#1]
 193:../Dave/Generated/SPI_MASTER/spi_master.c ****   version.patch = SPI_MASTER_PATCH_VERSION;
 1065              	 .loc 3 193 0
 1066 000e 1E23     	 movs r3,#30
 1067 0010 BB70     	 strb r3,[r7,#2]
 194:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 195:../Dave/Generated/SPI_MASTER/spi_master.c ****   return version;
 1068              	 .loc 3 195 0
 1069 0012 3B1D     	 adds r3,r7,#4
 1070 0014 3A46     	 mov r2,r7
 1071 0016 1268     	 ldr r2,[r2]
 1072 0018 1146     	 mov r1,r2
 1073 001a 1980     	 strh r1,[r3]
 1074 001c 0233     	 adds r3,r3,#2
 1075 001e 120C     	 lsrs r2,r2,#16
 1076 0020 1A70     	 strb r2,[r3]
 1077 0022 0023     	 movs r3,#0
 1078 0024 3A79     	 ldrb r2,[r7,#4]
 1079 0026 62F30703 	 bfi r3,r2,#0,#8
 1080 002a 7A79     	 ldrb r2,[r7,#5]
 1081 002c 62F30F23 	 bfi r3,r2,#8,#8
 1082 0030 BA79     	 ldrb r2,[r7,#6]
 1083 0032 62F31743 	 bfi r3,r2,#16,#8
 196:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 1084              	 .loc 3 196 0
 1085 0036 1846     	 mov r0,r3
 1086 0038 0C37     	 adds r7,r7,#12
 1087              	.LCFI126:
 1088              	 .cfi_def_cfa_offset 4
 1089 003a BD46     	 mov sp,r7
 1090              	.LCFI127:
 1091              	 .cfi_def_cfa_register 13
 1092              	 
 1093 003c 5DF8047B 	 ldr r7,[sp],#4
 1094              	.LCFI128:
 1095              	 .cfi_restore 7
 1096              	 .cfi_def_cfa_offset 0
 1097 0040 7047     	 bx lr
 1098              	 .cfi_endproc
 1099              	.LFE312:
 1101 0042 00BF     	 .section .text.SPI_MASTER_Init,"ax",%progbits
 1102              	 .align 2
 1103              	 .global SPI_MASTER_Init
 1104              	 .thumb
 1105              	 .thumb_func
 1107              	SPI_MASTER_Init:
 1108              	.LFB313:
 197:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 198:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
 199:../Dave/Generated/SPI_MASTER/spi_master.c ****  * This function initializes the SPI channel, based on UI configuration.
 200:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
 201:../Dave/Generated/SPI_MASTER/spi_master.c **** SPI_MASTER_STATUS_t SPI_MASTER_Init(SPI_MASTER_t* const handle)
 202:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 1109              	 .loc 3 202 0
 1110              	 .cfi_startproc
 1111              	 
 1112              	 
 1113 0000 80B5     	 push {r7,lr}
 1114              	.LCFI129:
 1115              	 .cfi_def_cfa_offset 8
 1116              	 .cfi_offset 7,-8
 1117              	 .cfi_offset 14,-4
 1118 0002 84B0     	 sub sp,sp,#16
 1119              	.LCFI130:
 1120              	 .cfi_def_cfa_offset 24
 1121 0004 00AF     	 add r7,sp,#0
 1122              	.LCFI131:
 1123              	 .cfi_def_cfa_register 7
 1124 0006 7860     	 str r0,[r7,#4]
 203:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_STATUS_t status;
 204:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 205:../Dave/Generated/SPI_MASTER/spi_master.c ****   XMC_ASSERT("SPI_MASTER_Init:handle NULL" , (handle != NULL));
 206:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 207:../Dave/Generated/SPI_MASTER/spi_master.c ****   /* Configure the port registers and data input registers of SPI channel */
 208:../Dave/Generated/SPI_MASTER/spi_master.c ****   status = handle->config->fptr_spi_master_config();
 1125              	 .loc 3 208 0
 1126 0008 7B68     	 ldr r3,[r7,#4]
 1127 000a 5B68     	 ldr r3,[r3,#4]
 1128 000c 5B68     	 ldr r3,[r3,#4]
 1129 000e 9847     	 blx r3
 1130 0010 0346     	 mov r3,r0
 1131 0012 FB73     	 strb r3,[r7,#15]
 209:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 210:../Dave/Generated/SPI_MASTER/spi_master.c ****   return status;
 1132              	 .loc 3 210 0
 1133 0014 FB7B     	 ldrb r3,[r7,#15]
 211:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 1134              	 .loc 3 211 0
 1135 0016 1846     	 mov r0,r3
 1136 0018 1037     	 adds r7,r7,#16
 1137              	.LCFI132:
 1138              	 .cfi_def_cfa_offset 8
 1139 001a BD46     	 mov sp,r7
 1140              	.LCFI133:
 1141              	 .cfi_def_cfa_register 13
 1142              	 
 1143 001c 80BD     	 pop {r7,pc}
 1144              	 .cfi_endproc
 1145              	.LFE313:
 1147 001e 00BF     	 .section .text.SPI_MASTER_SetMode,"ax",%progbits
 1148              	 .align 2
 1149              	 .global SPI_MASTER_SetMode
 1150              	 .thumb
 1151              	 .thumb_func
 1153              	SPI_MASTER_SetMode:
 1154              	.LFB314:
 212:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 213:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
 214:../Dave/Generated/SPI_MASTER/spi_master.c ****  * Change the SPI mode of communication.
 215:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
 216:../Dave/Generated/SPI_MASTER/spi_master.c **** SPI_MASTER_STATUS_t SPI_MASTER_SetMode(SPI_MASTER_t* const handle,
 217:../Dave/Generated/SPI_MASTER/spi_master.c ****                                        const XMC_SPI_CH_MODE_t mode)
 218:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 1155              	 .loc 3 218 0
 1156              	 .cfi_startproc
 1157              	 
 1158              	 
 1159 0000 80B5     	 push {r7,lr}
 1160              	.LCFI134:
 1161              	 .cfi_def_cfa_offset 8
 1162              	 .cfi_offset 7,-8
 1163              	 .cfi_offset 14,-4
 1164 0002 84B0     	 sub sp,sp,#16
 1165              	.LCFI135:
 1166              	 .cfi_def_cfa_offset 24
 1167 0004 00AF     	 add r7,sp,#0
 1168              	.LCFI136:
 1169              	 .cfi_def_cfa_register 7
 1170 0006 7860     	 str r0,[r7,#4]
 1171 0008 0B46     	 mov r3,r1
 1172 000a FB70     	 strb r3,[r7,#3]
 219:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_STATUS_t status;
 220:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 221:../Dave/Generated/SPI_MASTER/spi_master.c ****   XMC_ASSERT("SPI_MASTER_Configure:handle NULL" , (handle != NULL));
 222:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 223:../Dave/Generated/SPI_MASTER/spi_master.c ****   status = SPI_MASTER_STATUS_SUCCESS;
 1173              	 .loc 3 223 0
 1174 000c 0023     	 movs r3,#0
 1175 000e FB73     	 strb r3,[r7,#15]
 224:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 225:../Dave/Generated/SPI_MASTER/spi_master.c ****   if ((false == handle->runtime->tx_busy) && (false == handle->runtime->rx_busy))
 1176              	 .loc 3 225 0
 1177 0010 7B68     	 ldr r3,[r7,#4]
 1178 0012 9B68     	 ldr r3,[r3,#8]
 1179 0014 93F82030 	 ldrb r3,[r3,#32]
 1180 0018 DBB2     	 uxtb r3,r3
 1181 001a 83F00103 	 eor r3,r3,#1
 1182 001e DBB2     	 uxtb r3,r3
 1183 0020 002B     	 cmp r3,#0
 1184 0022 22D0     	 beq .L32
 1185              	 .loc 3 225 0 is_stmt 0 discriminator 1
 1186 0024 7B68     	 ldr r3,[r7,#4]
 1187 0026 9B68     	 ldr r3,[r3,#8]
 1188 0028 DB7F     	 ldrb r3,[r3,#31]
 1189 002a DBB2     	 uxtb r3,r3
 1190 002c 83F00103 	 eor r3,r3,#1
 1191 0030 DBB2     	 uxtb r3,r3
 1192 0032 002B     	 cmp r3,#0
 1193 0034 19D0     	 beq .L32
 226:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 227:../Dave/Generated/SPI_MASTER/spi_master.c ****     if (handle->runtime->spi_master_mode != mode)
 1194              	 .loc 3 227 0 is_stmt 1
 1195 0036 7B68     	 ldr r3,[r7,#4]
 1196 0038 9B68     	 ldr r3,[r3,#8]
 1197 003a 1B7F     	 ldrb r3,[r3,#28]
 1198 003c DBB2     	 uxtb r3,r3
 1199 003e FA78     	 ldrb r2,[r7,#3]
 1200 0040 9A42     	 cmp r2,r3
 1201 0042 11D0     	 beq .L33
 228:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 229:../Dave/Generated/SPI_MASTER/spi_master.c ****       status =  SPI_MASTER_lValidateModeChange(handle, mode);
 1202              	 .loc 3 229 0
 1203 0044 FB78     	 ldrb r3,[r7,#3]
 1204 0046 7868     	 ldr r0,[r7,#4]
 1205 0048 1946     	 mov r1,r3
 1206 004a FFF7FEFF 	 bl SPI_MASTER_lValidateModeChange
 1207 004e 0346     	 mov r3,r0
 1208 0050 FB73     	 strb r3,[r7,#15]
 230:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 231:../Dave/Generated/SPI_MASTER/spi_master.c ****       if (SPI_MASTER_STATUS_SUCCESS == status)
 1209              	 .loc 3 231 0
 1210 0052 FB7B     	 ldrb r3,[r7,#15]
 1211 0054 002B     	 cmp r3,#0
 1212 0056 07D1     	 bne .L33
 232:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 233:../Dave/Generated/SPI_MASTER/spi_master.c ****         handle->runtime->spi_master_mode = mode;
 1213              	 .loc 3 233 0
 1214 0058 7B68     	 ldr r3,[r7,#4]
 1215 005a 9B68     	 ldr r3,[r3,#8]
 1216 005c FA78     	 ldrb r2,[r7,#3]
 1217 005e 1A77     	 strb r2,[r3,#28]
 234:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 235:../Dave/Generated/SPI_MASTER/spi_master.c ****         /* This changes the operating mode and related settings */
 236:../Dave/Generated/SPI_MASTER/spi_master.c ****         SPI_MASTER_lPortConfig(handle);
 1218              	 .loc 3 236 0
 1219 0060 7868     	 ldr r0,[r7,#4]
 1220 0062 FFF7FEFF 	 bl SPI_MASTER_lPortConfig
 227:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 1221              	 .loc 3 227 0
 1222 0066 02E0     	 b .L34
 1223              	.L33:
 1224 0068 01E0     	 b .L34
 1225              	.L32:
 237:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 238:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 239:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 240:../Dave/Generated/SPI_MASTER/spi_master.c ****   else
 241:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 242:../Dave/Generated/SPI_MASTER/spi_master.c ****     status = SPI_MASTER_STATUS_BUSY;
 1226              	 .loc 3 242 0
 1227 006a 0223     	 movs r3,#2
 1228 006c FB73     	 strb r3,[r7,#15]
 1229              	.L34:
 243:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 244:../Dave/Generated/SPI_MASTER/spi_master.c ****   return status;
 1230              	 .loc 3 244 0
 1231 006e FB7B     	 ldrb r3,[r7,#15]
 245:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 1232              	 .loc 3 245 0
 1233 0070 1846     	 mov r0,r3
 1234 0072 1037     	 adds r7,r7,#16
 1235              	.LCFI137:
 1236              	 .cfi_def_cfa_offset 8
 1237 0074 BD46     	 mov sp,r7
 1238              	.LCFI138:
 1239              	 .cfi_def_cfa_register 13
 1240              	 
 1241 0076 80BD     	 pop {r7,pc}
 1242              	 .cfi_endproc
 1243              	.LFE314:
 1245              	 .section .text.SPI_MASTER_SetBaudRate,"ax",%progbits
 1246              	 .align 2
 1247              	 .global SPI_MASTER_SetBaudRate
 1248              	 .thumb
 1249              	 .thumb_func
 1251              	SPI_MASTER_SetBaudRate:
 1252              	.LFB315:
 246:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 247:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
 248:../Dave/Generated/SPI_MASTER/spi_master.c ****  * Set the baud rate during runtime.
 249:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
 250:../Dave/Generated/SPI_MASTER/spi_master.c **** SPI_MASTER_STATUS_t SPI_MASTER_SetBaudRate(SPI_MASTER_t* const handle, const uint32_t baud_rate)
 251:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 1253              	 .loc 3 251 0
 1254              	 .cfi_startproc
 1255              	 
 1256              	 
 1257 0000 80B5     	 push {r7,lr}
 1258              	.LCFI139:
 1259              	 .cfi_def_cfa_offset 8
 1260              	 .cfi_offset 7,-8
 1261              	 .cfi_offset 14,-4
 1262 0002 84B0     	 sub sp,sp,#16
 1263              	.LCFI140:
 1264              	 .cfi_def_cfa_offset 24
 1265 0004 00AF     	 add r7,sp,#0
 1266              	.LCFI141:
 1267              	 .cfi_def_cfa_register 7
 1268 0006 7860     	 str r0,[r7,#4]
 1269 0008 3960     	 str r1,[r7]
 252:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_STATUS_t status;
 253:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 254:../Dave/Generated/SPI_MASTER/spi_master.c ****   if ((false == handle->runtime->tx_busy) && (false == handle->runtime->rx_busy))
 1270              	 .loc 3 254 0
 1271 000a 7B68     	 ldr r3,[r7,#4]
 1272 000c 9B68     	 ldr r3,[r3,#8]
 1273 000e 93F82030 	 ldrb r3,[r3,#32]
 1274 0012 DBB2     	 uxtb r3,r3
 1275 0014 83F00103 	 eor r3,r3,#1
 1276 0018 DBB2     	 uxtb r3,r3
 1277 001a 002B     	 cmp r3,#0
 1278 001c 3FD0     	 beq .L37
 1279              	 .loc 3 254 0 is_stmt 0 discriminator 1
 1280 001e 7B68     	 ldr r3,[r7,#4]
 1281 0020 9B68     	 ldr r3,[r3,#8]
 1282 0022 DB7F     	 ldrb r3,[r3,#31]
 1283 0024 DBB2     	 uxtb r3,r3
 1284 0026 83F00103 	 eor r3,r3,#1
 1285 002a DBB2     	 uxtb r3,r3
 1286 002c 002B     	 cmp r3,#0
 1287 002e 36D0     	 beq .L37
 255:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 256:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* Stops the SPI channel */
 257:../Dave/Generated/SPI_MASTER/spi_master.c ****     status = (SPI_MASTER_STATUS_t)XMC_SPI_CH_Stop(handle->channel);
 1288              	 .loc 3 257 0 is_stmt 1
 1289 0030 7B68     	 ldr r3,[r7,#4]
 1290 0032 1B68     	 ldr r3,[r3]
 1291 0034 1846     	 mov r0,r3
 1292 0036 FFF7FEFF 	 bl XMC_SPI_CH_Stop
 1293 003a 0346     	 mov r3,r0
 1294 003c FB73     	 strb r3,[r7,#15]
 258:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 259:../Dave/Generated/SPI_MASTER/spi_master.c ****     if (SPI_MASTER_STATUS_SUCCESS == status)
 1295              	 .loc 3 259 0
 1296 003e FB7B     	 ldrb r3,[r7,#15]
 1297 0040 002B     	 cmp r3,#0
 1298 0042 2BD1     	 bne .L38
 260:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 261:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Set all the pins as input */
 262:../Dave/Generated/SPI_MASTER/spi_master.c ****       SPI_MASTER_lPortModeReset(handle);
 1299              	 .loc 3 262 0
 1300 0044 7868     	 ldr r0,[r7,#4]
 1301 0046 FFF7FEFF 	 bl SPI_MASTER_lPortModeReset
 263:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 264:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Update the new baud rate */
 265:../Dave/Generated/SPI_MASTER/spi_master.c ****       status = (SPI_MASTER_STATUS_t)XMC_SPI_CH_SetBaudrate(handle->channel, baud_rate);
 1302              	 .loc 3 265 0
 1303 004a 7B68     	 ldr r3,[r7,#4]
 1304 004c 1B68     	 ldr r3,[r3]
 1305 004e 1846     	 mov r0,r3
 1306 0050 3968     	 ldr r1,[r7]
 1307 0052 FFF7FEFF 	 bl XMC_SPI_CH_SetBaudrate
 1308 0056 0346     	 mov r3,r0
 1309 0058 FB73     	 strb r3,[r7,#15]
 266:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 267:../Dave/Generated/SPI_MASTER/spi_master.c ****       if (SPI_MASTER_STATUS_SUCCESS == status)
 1310              	 .loc 3 267 0
 1311 005a FB7B     	 ldrb r3,[r7,#15]
 1312 005c 002B     	 cmp r3,#0
 1313 005e 09D1     	 bne .L39
 268:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 269:../Dave/Generated/SPI_MASTER/spi_master.c ****         /* Configure Leading/Trailing delay */
 270:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_SPI_CH_SetSlaveSelectDelay(handle->channel, (uint32_t)handle->config->leading_trailing_
 1314              	 .loc 3 270 0
 1315 0060 7B68     	 ldr r3,[r7,#4]
 1316 0062 1A68     	 ldr r2,[r3]
 1317 0064 7B68     	 ldr r3,[r7,#4]
 1318 0066 5B68     	 ldr r3,[r3,#4]
 1319 0068 93F88830 	 ldrb r3,[r3,#136]
 1320 006c 1046     	 mov r0,r2
 1321 006e 1946     	 mov r1,r3
 1322 0070 FFF7FEFF 	 bl XMC_SPI_CH_SetSlaveSelectDelay
 1323              	.L39:
 271:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 272:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 273:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Configure the clock polarity and clock delay */
 274:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_SPI_CH_ConfigureShiftClockOutput(handle->channel,
 1324              	 .loc 3 274 0
 1325 0074 7B68     	 ldr r3,[r7,#4]
 1326 0076 1A68     	 ldr r2,[r3]
 275:../Dave/Generated/SPI_MASTER/spi_master.c ****                                            handle->config->shift_clk_passive_level,
 1327              	 .loc 3 275 0
 1328 0078 7B68     	 ldr r3,[r7,#4]
 1329 007a 5B68     	 ldr r3,[r3,#4]
 274:../Dave/Generated/SPI_MASTER/spi_master.c ****                                            handle->config->shift_clk_passive_level,
 1330              	 .loc 3 274 0
 1331 007c D3F88030 	 ldr r3,[r3,#128]
 1332 0080 1046     	 mov r0,r2
 1333 0082 1946     	 mov r1,r3
 1334 0084 0022     	 movs r2,#0
 1335 0086 FFF7FEFF 	 bl XMC_SPI_CH_ConfigureShiftClockOutput
 276:../Dave/Generated/SPI_MASTER/spi_master.c ****                                            XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK);
 277:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Start the SPI channel */
 278:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_SPI_CH_Start(handle->channel);
 1336              	 .loc 3 278 0
 1337 008a 7B68     	 ldr r3,[r7,#4]
 1338 008c 1B68     	 ldr r3,[r3]
 1339 008e 1846     	 mov r0,r3
 1340 0090 FFF7FEFF 	 bl XMC_SPI_CH_Start
 279:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 280:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Set the mode of the according the generated configuration */
 281:../Dave/Generated/SPI_MASTER/spi_master.c ****       SPI_MASTER_lPortModeSet(handle);
 1341              	 .loc 3 281 0
 1342 0094 7868     	 ldr r0,[r7,#4]
 1343 0096 FFF7FEFF 	 bl SPI_MASTER_lPortModeSet
 259:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 1344              	 .loc 3 259 0
 1345 009a 02E0     	 b .L40
 1346              	.L38:
 1347 009c 01E0     	 b .L40
 1348              	.L37:
 282:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 283:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 284:../Dave/Generated/SPI_MASTER/spi_master.c ****   else
 285:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 286:../Dave/Generated/SPI_MASTER/spi_master.c ****     status = SPI_MASTER_STATUS_BUSY;
 1349              	 .loc 3 286 0
 1350 009e 0223     	 movs r3,#2
 1351 00a0 FB73     	 strb r3,[r7,#15]
 1352              	.L40:
 287:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 288:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 289:../Dave/Generated/SPI_MASTER/spi_master.c ****   return status;
 1353              	 .loc 3 289 0
 1354 00a2 FB7B     	 ldrb r3,[r7,#15]
 290:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 1355              	 .loc 3 290 0
 1356 00a4 1846     	 mov r0,r3
 1357 00a6 1037     	 adds r7,r7,#16
 1358              	.LCFI142:
 1359              	 .cfi_def_cfa_offset 8
 1360 00a8 BD46     	 mov sp,r7
 1361              	.LCFI143:
 1362              	 .cfi_def_cfa_register 13
 1363              	 
 1364 00aa 80BD     	 pop {r7,pc}
 1365              	 .cfi_endproc
 1366              	.LFE315:
 1368              	 .section .text.SPI_MASTER_Transmit,"ax",%progbits
 1369              	 .align 2
 1370              	 .global SPI_MASTER_Transmit
 1371              	 .thumb
 1372              	 .thumb_func
 1374              	SPI_MASTER_Transmit:
 1375              	.LFB316:
 291:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 292:../Dave/Generated/SPI_MASTER/spi_master.c **** SPI_MASTER_STATUS_t SPI_MASTER_Transmit(const SPI_MASTER_t *const handle, uint8_t* dataptr, uint32_
 293:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 1376              	 .loc 3 293 0
 1377              	 .cfi_startproc
 1378              	 
 1379              	 
 1380 0000 80B5     	 push {r7,lr}
 1381              	.LCFI144:
 1382              	 .cfi_def_cfa_offset 8
 1383              	 .cfi_offset 7,-8
 1384              	 .cfi_offset 14,-4
 1385 0002 86B0     	 sub sp,sp,#24
 1386              	.LCFI145:
 1387              	 .cfi_def_cfa_offset 32
 1388 0004 00AF     	 add r7,sp,#0
 1389              	.LCFI146:
 1390              	 .cfi_def_cfa_register 7
 1391 0006 F860     	 str r0,[r7,#12]
 1392 0008 B960     	 str r1,[r7,#8]
 1393 000a 7A60     	 str r2,[r7,#4]
 294:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_STATUS_t status;
 295:../Dave/Generated/SPI_MASTER/spi_master.c ****   
 296:../Dave/Generated/SPI_MASTER/spi_master.c ****    status = SPI_MASTER_STATUS_FAILURE;
 1394              	 .loc 3 296 0
 1395 000c 0123     	 movs r3,#1
 1396 000e FB75     	 strb r3,[r7,#23]
 297:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 298:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_INTERRUPT_TRANSMIT_MODE == 1U)
 299:../Dave/Generated/SPI_MASTER/spi_master.c ****   if (handle->config->transmit_mode == SPI_MASTER_TRANSFER_MODE_INTERRUPT)
 300:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 301:../Dave/Generated/SPI_MASTER/spi_master.c ****     status = SPI_MASTER_StartTransmitIRQ(handle, dataptr, count);
 302:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 303:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 304:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 305:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_DMA_TRANSMIT_MODE == 1U)
 306:../Dave/Generated/SPI_MASTER/spi_master.c ****   if (handle->config->transmit_mode == SPI_MASTER_TRANSFER_MODE_DMA)
 307:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 308:../Dave/Generated/SPI_MASTER/spi_master.c ****     status = SPI_MASTER_StartTransmitDMA(handle, dataptr, count);
 309:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 310:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 311:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 312:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_DIRECT_TRANSMIT_MODE == 1U)
 313:../Dave/Generated/SPI_MASTER/spi_master.c ****   if (handle->config->transmit_mode == SPI_MASTER_TRANSFER_MODE_DIRECT)
 1397              	 .loc 3 313 0
 1398 0010 FB68     	 ldr r3,[r7,#12]
 1399 0012 5B68     	 ldr r3,[r3,#4]
 1400 0014 93F88430 	 ldrb r3,[r3,#132]
 1401 0018 022B     	 cmp r3,#2
 1402 001a 06D1     	 bne .L43
 314:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 315:../Dave/Generated/SPI_MASTER/spi_master.c ****     status = SPI_MASTER_lStartTransmitPolling(handle, dataptr, count);
 1403              	 .loc 3 315 0
 1404 001c F868     	 ldr r0,[r7,#12]
 1405 001e B968     	 ldr r1,[r7,#8]
 1406 0020 7A68     	 ldr r2,[r7,#4]
 1407 0022 FFF7FEFF 	 bl SPI_MASTER_lStartTransmitPolling
 1408 0026 0346     	 mov r3,r0
 1409 0028 FB75     	 strb r3,[r7,#23]
 1410              	.L43:
 316:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 317:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 318:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 319:../Dave/Generated/SPI_MASTER/spi_master.c ****   return status;
 1411              	 .loc 3 319 0
 1412 002a FB7D     	 ldrb r3,[r7,#23]
 320:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 1413              	 .loc 3 320 0
 1414 002c 1846     	 mov r0,r3
 1415 002e 1837     	 adds r7,r7,#24
 1416              	.LCFI147:
 1417              	 .cfi_def_cfa_offset 8
 1418 0030 BD46     	 mov sp,r7
 1419              	.LCFI148:
 1420              	 .cfi_def_cfa_register 13
 1421              	 
 1422 0032 80BD     	 pop {r7,pc}
 1423              	 .cfi_endproc
 1424              	.LFE316:
 1426              	 .section .text.SPI_MASTER_Receive,"ax",%progbits
 1427              	 .align 2
 1428              	 .global SPI_MASTER_Receive
 1429              	 .thumb
 1430              	 .thumb_func
 1432              	SPI_MASTER_Receive:
 1433              	.LFB317:
 321:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 322:../Dave/Generated/SPI_MASTER/spi_master.c **** SPI_MASTER_STATUS_t SPI_MASTER_Receive(const SPI_MASTER_t *const handle, uint8_t* dataptr, uint32_t
 323:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 1434              	 .loc 3 323 0
 1435              	 .cfi_startproc
 1436              	 
 1437              	 
 1438 0000 80B5     	 push {r7,lr}
 1439              	.LCFI149:
 1440              	 .cfi_def_cfa_offset 8
 1441              	 .cfi_offset 7,-8
 1442              	 .cfi_offset 14,-4
 1443 0002 86B0     	 sub sp,sp,#24
 1444              	.LCFI150:
 1445              	 .cfi_def_cfa_offset 32
 1446 0004 00AF     	 add r7,sp,#0
 1447              	.LCFI151:
 1448              	 .cfi_def_cfa_register 7
 1449 0006 F860     	 str r0,[r7,#12]
 1450 0008 B960     	 str r1,[r7,#8]
 1451 000a 7A60     	 str r2,[r7,#4]
 324:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_STATUS_t status;
 325:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 326:../Dave/Generated/SPI_MASTER/spi_master.c ****   status = SPI_MASTER_STATUS_FAILURE;
 1452              	 .loc 3 326 0
 1453 000c 0123     	 movs r3,#1
 1454 000e FB75     	 strb r3,[r7,#23]
 327:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 328:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_INTERRUPT_RECEIVE_MODE == 1U)
 329:../Dave/Generated/SPI_MASTER/spi_master.c ****   if (handle->config->receive_mode == SPI_MASTER_TRANSFER_MODE_INTERRUPT)
 330:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 331:../Dave/Generated/SPI_MASTER/spi_master.c ****     status = SPI_MASTER_StartReceiveIRQ(handle, dataptr, count);
 332:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 333:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 334:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 335:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_DMA_RECEIVE_MODE == 1U)
 336:../Dave/Generated/SPI_MASTER/spi_master.c ****   if (handle->config->receive_mode == SPI_MASTER_TRANSFER_MODE_DMA)
 337:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 338:../Dave/Generated/SPI_MASTER/spi_master.c ****     status = SPI_MASTER_StartReceiveDMA(handle, dataptr, count);
 339:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 340:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 341:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 342:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_DIRECT_RECEIVE_MODE == 1U)
 343:../Dave/Generated/SPI_MASTER/spi_master.c ****   if (handle->config->receive_mode == SPI_MASTER_TRANSFER_MODE_DIRECT)
 1455              	 .loc 3 343 0
 1456 0010 FB68     	 ldr r3,[r7,#12]
 1457 0012 5B68     	 ldr r3,[r3,#4]
 1458 0014 93F88530 	 ldrb r3,[r3,#133]
 1459 0018 022B     	 cmp r3,#2
 1460 001a 06D1     	 bne .L46
 344:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 345:../Dave/Generated/SPI_MASTER/spi_master.c ****     status = SPI_MASTER_lStartReceivePolling(handle, dataptr, count);
 1461              	 .loc 3 345 0
 1462 001c F868     	 ldr r0,[r7,#12]
 1463 001e B968     	 ldr r1,[r7,#8]
 1464 0020 7A68     	 ldr r2,[r7,#4]
 1465 0022 FFF7FEFF 	 bl SPI_MASTER_lStartReceivePolling
 1466 0026 0346     	 mov r3,r0
 1467 0028 FB75     	 strb r3,[r7,#23]
 1468              	.L46:
 346:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 347:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 348:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 349:../Dave/Generated/SPI_MASTER/spi_master.c ****   return status;
 1469              	 .loc 3 349 0
 1470 002a FB7D     	 ldrb r3,[r7,#23]
 350:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 1471              	 .loc 3 350 0
 1472 002c 1846     	 mov r0,r3
 1473 002e 1837     	 adds r7,r7,#24
 1474              	.LCFI152:
 1475              	 .cfi_def_cfa_offset 8
 1476 0030 BD46     	 mov sp,r7
 1477              	.LCFI153:
 1478              	 .cfi_def_cfa_register 13
 1479              	 
 1480 0032 80BD     	 pop {r7,pc}
 1481              	 .cfi_endproc
 1482              	.LFE317:
 1484              	 .section .text.SPI_MASTER_lStartTransmitPolling,"ax",%progbits
 1485              	 .align 2
 1486              	 .thumb
 1487              	 .thumb_func
 1489              	SPI_MASTER_lStartTransmitPolling:
 1490              	.LFB318:
 351:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 352:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_INTERRUPT_TRANSMIT_MODE == 1U)
 353:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
 354:../Dave/Generated/SPI_MASTER/spi_master.c ****  * Transmit the number of data words specified.
 355:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
 356:../Dave/Generated/SPI_MASTER/spi_master.c **** SPI_MASTER_STATUS_t SPI_MASTER_StartTransmitIRQ(const SPI_MASTER_t *const handle, uint8_t* dataptr,
 357:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 358:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_STATUS_t status;
 359:../Dave/Generated/SPI_MASTER/spi_master.c ****   uint32_t bytes_per_word = SPI_MASTER_1_BYTE_PER_WORD; /* This is to support the word length 8 and
 360:../Dave/Generated/SPI_MASTER/spi_master.c ****                                                            Specify the number of bytes for the conf
 361:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_RUNTIME_t * runtime_handle;
 362:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 363:../Dave/Generated/SPI_MASTER/spi_master.c ****   XMC_ASSERT("SPI_MASTER_StartTransmitIRQ:handle NULL" , (handle != NULL));
 364:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 365:../Dave/Generated/SPI_MASTER/spi_master.c ****   status = SPI_MASTER_STATUS_MODE_MISMATCH;
 366:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle = handle->runtime;
 367:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 368:../Dave/Generated/SPI_MASTER/spi_master.c ****   if (handle->config->transmit_mode == SPI_MASTER_TRANSFER_MODE_INTERRUPT)
 369:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 370:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* Check whether SPI channel is free or not */
 371:../Dave/Generated/SPI_MASTER/spi_master.c ****     if ((dataptr != NULL) && (count > 0U))
 372:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 373:../Dave/Generated/SPI_MASTER/spi_master.c ****       status = SPI_MASTER_STATUS_BUSY;
 374:../Dave/Generated/SPI_MASTER/spi_master.c ****       /*Check data pointer is valid or not*/
 375:../Dave/Generated/SPI_MASTER/spi_master.c ****       if (false == runtime_handle->tx_busy)
 376:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 377:../Dave/Generated/SPI_MASTER/spi_master.c ****         if (handle->runtime->word_length > SPI_MASTER_WORD_LENGTH_8_BIT)
 378:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
 379:../Dave/Generated/SPI_MASTER/spi_master.c ****           bytes_per_word = SPI_MASTER_2_BYTES_PER_WORD; /* Word length is 16-bits */
 380:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
 381:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 382:../Dave/Generated/SPI_MASTER/spi_master.c ****         /* Obtain the address of data, size of data */
 383:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->tx_data = dataptr;
 384:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->tx_data_count = (uint32_t)count << (bytes_per_word - 1U);
 385:../Dave/Generated/SPI_MASTER/spi_master.c ****         /* Initialize to first index and set the busy flag */
 386:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->tx_data_index = 0U;
 387:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->tx_busy = true;
 388:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 389:../Dave/Generated/SPI_MASTER/spi_master.c ****         /* Enable the transmit buffer event */
 390:../Dave/Generated/SPI_MASTER/spi_master.c ****         if ((uint32_t)handle->config->tx_fifo_size > 0U)
 391:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
 392:../Dave/Generated/SPI_MASTER/spi_master.c ****           /* Flush the Transmit FIFO */
 393:../Dave/Generated/SPI_MASTER/spi_master.c ****           XMC_USIC_CH_TXFIFO_Flush(handle->channel);
 394:../Dave/Generated/SPI_MASTER/spi_master.c ****           XMC_USIC_CH_TXFIFO_EnableEvent(handle->channel,(uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_ST
 395:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
 396:../Dave/Generated/SPI_MASTER/spi_master.c ****         else
 397:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
 398:../Dave/Generated/SPI_MASTER/spi_master.c ****           XMC_USIC_CH_EnableEvent(handle->channel,(uint32_t)XMC_USIC_CH_EVENT_TRANSMIT_BUFFER);
 399:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
 400:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_SPI_CH_SetTransmitMode(handle->channel, runtime_handle->spi_master_mode);
 401:../Dave/Generated/SPI_MASTER/spi_master.c ****         status = SPI_MASTER_STATUS_SUCCESS;
 402:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 403:../Dave/Generated/SPI_MASTER/spi_master.c ****         /* Trigger the transmit buffer interrupt */
 404:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_USIC_CH_TriggerServiceRequest(handle->channel, (uint32_t)handle->config->tx_sr);
 405:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 406:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 407:../Dave/Generated/SPI_MASTER/spi_master.c ****     else
 408:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 409:../Dave/Generated/SPI_MASTER/spi_master.c ****       status = SPI_MASTER_STATUS_BUFFER_INVALID;
 410:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 411:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 412:../Dave/Generated/SPI_MASTER/spi_master.c ****   return status;
 413:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 414:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 415:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 416:../Dave/Generated/SPI_MASTER/spi_master.c **** #if(SPI_MASTER_DMA_TRANSMIT_MODE == 1U)
 417:../Dave/Generated/SPI_MASTER/spi_master.c **** SPI_MASTER_STATUS_t SPI_MASTER_StartTransmitDMA(const SPI_MASTER_t *const handle, uint8_t *data_ptr
 418:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 419:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_STATUS_t status;
 420:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_RUNTIME_t * runtime_handle;
 421:../Dave/Generated/SPI_MASTER/spi_master.c ****   uint32_t dma_ctll;
 422:../Dave/Generated/SPI_MASTER/spi_master.c ****   uint32_t mode;
 423:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 424:../Dave/Generated/SPI_MASTER/spi_master.c ****   XMC_ASSERT("SPI_MASTER_StartTransmitDMA:handle NULL" , (handle != NULL));
 425:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 426:../Dave/Generated/SPI_MASTER/spi_master.c ****   status = SPI_MASTER_STATUS_MODE_MISMATCH;
 427:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle = handle->runtime;
 428:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 429:../Dave/Generated/SPI_MASTER/spi_master.c ****   if (handle->config->transmit_mode == SPI_MASTER_TRANSFER_MODE_DMA)
 430:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 431:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* Check whether SPI channel is free or not */
 432:../Dave/Generated/SPI_MASTER/spi_master.c ****     if (false == runtime_handle->tx_busy)
 433:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 434:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Check data pointer is valid or not */
 435:../Dave/Generated/SPI_MASTER/spi_master.c ****       if ((data_ptr != NULL) && (block_size > 0U) && (block_size <= SPI_MASTER_DMA_MAXCOUNT))
 436:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 437:../Dave/Generated/SPI_MASTER/spi_master.c ****         /* Obtain the address of data, size of data */
 438:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->tx_data_count = block_size;
 439:../Dave/Generated/SPI_MASTER/spi_master.c ****         /* Initialize to first index and set the busy flag */
 440:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->tx_data_index = 0U;
 441:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->tx_busy = true;
 442:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 443:../Dave/Generated/SPI_MASTER/spi_master.c ****         if (runtime_handle->tx_data_dummy == true)
 444:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
 445:../Dave/Generated/SPI_MASTER/spi_master.c ****           dma_ctll = (uint32_t)handle->global_dma->dma->CH[handle->dma_ch_tx_number].CTLL;
 446:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 447:../Dave/Generated/SPI_MASTER/spi_master.c ****           dma_ctll = (uint32_t)(dma_ctll & (uint32_t)(~(GPDMA0_CH_CTLL_SINC_Msk))) |
 448:../Dave/Generated/SPI_MASTER/spi_master.c ****                                ((uint32_t)XMC_DMA_CH_ADDRESS_COUNT_MODE_NO_CHANGE << GPDMA0_CH_CTLL
 449:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 450:../Dave/Generated/SPI_MASTER/spi_master.c ****           handle->global_dma->dma->CH[handle->dma_ch_tx_number].CTLL = dma_ctll;
 451:../Dave/Generated/SPI_MASTER/spi_master.c ****           mode = (uint32_t)((uint32_t)handle->runtime->spi_master_mode & 0xfffbU);
 452:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
 453:../Dave/Generated/SPI_MASTER/spi_master.c ****         else
 454:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
 455:../Dave/Generated/SPI_MASTER/spi_master.c ****           runtime_handle->tx_data = data_ptr;
 456:../Dave/Generated/SPI_MASTER/spi_master.c ****           dma_ctll = handle->global_dma->dma->CH[handle->dma_ch_tx_number].CTLL;
 457:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 458:../Dave/Generated/SPI_MASTER/spi_master.c ****           dma_ctll = (uint32_t)(dma_ctll & (~GPDMA0_CH_CTLL_SINC_Msk)) |
 459:../Dave/Generated/SPI_MASTER/spi_master.c ****                                ((uint32_t)XMC_DMA_CH_ADDRESS_COUNT_MODE_INCREMENT << GPDMA0_CH_CTLL
 460:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 461:../Dave/Generated/SPI_MASTER/spi_master.c ****           handle->global_dma->dma->CH[handle->dma_ch_tx_number].CTLL = dma_ctll;
 462:../Dave/Generated/SPI_MASTER/spi_master.c ****           mode = (uint32_t)handle->runtime->spi_master_mode;
 463:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
 464:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 465:../Dave/Generated/SPI_MASTER/spi_master.c ****         /* Enable transmit event generation */
 466:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_SPI_CH_EnableEvent(handle->channel, (uint32_t)XMC_SPI_CH_EVENT_RECEIVE_START);
 467:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 468:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_DMA_CH_SetBlockSize(handle->global_dma->dma, handle->dma_ch_tx_number, block_size);
 469:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 470:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_DMA_CH_SetSourceAddress(handle->global_dma->dma, handle->dma_ch_tx_number, (uint32_t)ru
 471:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 472:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_SPI_CH_SetTransmitMode(handle->channel, runtime_handle->spi_master_mode);
 473:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 474:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_DMA_CH_SetDestinationAddress(handle->global_dma->dma,
 475:../Dave/Generated/SPI_MASTER/spi_master.c ****                                          handle->dma_ch_tx_number,
 476:../Dave/Generated/SPI_MASTER/spi_master.c ****                                          (uint32_t)&(handle->channel->TBUF[mode]));
 477:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 478:../Dave/Generated/SPI_MASTER/spi_master.c ****         status = SPI_MASTER_STATUS_SUCCESS;
 479:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 480:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_DMA_CH_Enable(handle->global_dma->dma, handle->dma_ch_tx_number);
 481:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 482:../Dave/Generated/SPI_MASTER/spi_master.c ****       else
 483:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 484:../Dave/Generated/SPI_MASTER/spi_master.c ****         status = SPI_MASTER_STATUS_BUFFER_INVALID;
 485:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 486:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 487:../Dave/Generated/SPI_MASTER/spi_master.c ****     else
 488:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 489:../Dave/Generated/SPI_MASTER/spi_master.c ****       status = SPI_MASTER_STATUS_BUSY;
 490:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 491:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 492:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 493:../Dave/Generated/SPI_MASTER/spi_master.c ****   return status;
 494:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 495:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 496:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 497:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_DIRECT_TRANSMIT_MODE == 1U)
 498:../Dave/Generated/SPI_MASTER/spi_master.c **** SPI_MASTER_STATUS_t SPI_MASTER_lStartTransmitPolling(const SPI_MASTER_t *const handle, uint8_t* dat
 499:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 1491              	 .loc 3 499 0
 1492              	 .cfi_startproc
 1493              	 
 1494              	 
 1495 0000 90B5     	 push {r4,r7,lr}
 1496              	.LCFI154:
 1497              	 .cfi_def_cfa_offset 12
 1498              	 .cfi_offset 4,-12
 1499              	 .cfi_offset 7,-8
 1500              	 .cfi_offset 14,-4
 1501 0002 89B0     	 sub sp,sp,#36
 1502              	.LCFI155:
 1503              	 .cfi_def_cfa_offset 48
 1504 0004 00AF     	 add r7,sp,#0
 1505              	.LCFI156:
 1506              	 .cfi_def_cfa_register 7
 1507 0006 F860     	 str r0,[r7,#12]
 1508 0008 B960     	 str r1,[r7,#8]
 1509 000a 7A60     	 str r2,[r7,#4]
 500:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_STATUS_t status;
 501:../Dave/Generated/SPI_MASTER/spi_master.c ****   uint16_t data;
 502:../Dave/Generated/SPI_MASTER/spi_master.c ****   uint32_t bytes_per_word = SPI_MASTER_1_BYTE_PER_WORD;; /* This is to support the word length 8 an
 1510              	 .loc 3 502 0
 1511 000c 0123     	 movs r3,#1
 1512 000e BB61     	 str r3,[r7,#24]
 503:../Dave/Generated/SPI_MASTER/spi_master.c ****                                                             Specify the number of bytes for the con
 504:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_RUNTIME_t * runtime_handle;
 505:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 506:../Dave/Generated/SPI_MASTER/spi_master.c ****   status = SPI_MASTER_STATUS_BUSY;
 1513              	 .loc 3 506 0
 1514 0010 0223     	 movs r3,#2
 1515 0012 FB77     	 strb r3,[r7,#31]
 507:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle = handle->runtime;
 1516              	 .loc 3 507 0
 1517 0014 FB68     	 ldr r3,[r7,#12]
 1518 0016 9B68     	 ldr r3,[r3,#8]
 1519 0018 7B61     	 str r3,[r7,#20]
 508:../Dave/Generated/SPI_MASTER/spi_master.c ****   data = 0U;
 1520              	 .loc 3 508 0
 1521 001a 0023     	 movs r3,#0
 1522 001c BB83     	 strh r3,[r7,#28]
 509:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 510:../Dave/Generated/SPI_MASTER/spi_master.c ****   XMC_ASSERT("SPI_MASTER_lStartTransmitPolling:handle NULL" , (handle != NULL));
 511:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 512:../Dave/Generated/SPI_MASTER/spi_master.c ****   /* Check whether SPI channel is free or not */
 513:../Dave/Generated/SPI_MASTER/spi_master.c ****   if ((dataptr != NULL) && (count > 0U))
 1523              	 .loc 3 513 0
 1524 001e BB68     	 ldr r3,[r7,#8]
 1525 0020 002B     	 cmp r3,#0
 1526 0022 00F0F080 	 beq .L49
 1527              	 .loc 3 513 0 is_stmt 0 discriminator 1
 1528 0026 7B68     	 ldr r3,[r7,#4]
 1529 0028 002B     	 cmp r3,#0
 1530 002a 00F0EC80 	 beq .L49
 514:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 515:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* Check data pointer is valid or not */
 516:../Dave/Generated/SPI_MASTER/spi_master.c ****     if (false == runtime_handle->tx_busy)
 1531              	 .loc 3 516 0 is_stmt 1
 1532 002e 7B69     	 ldr r3,[r7,#20]
 1533 0030 93F82030 	 ldrb r3,[r3,#32]
 1534 0034 DBB2     	 uxtb r3,r3
 1535 0036 83F00103 	 eor r3,r3,#1
 1536 003a DBB2     	 uxtb r3,r3
 1537 003c 002B     	 cmp r3,#0
 1538 003e 00F0E180 	 beq .L50
 517:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 518:../Dave/Generated/SPI_MASTER/spi_master.c ****       if (handle->runtime->word_length > SPI_MASTER_WORD_LENGTH_8_BIT)
 1539              	 .loc 3 518 0
 1540 0042 FB68     	 ldr r3,[r7,#12]
 1541 0044 9B68     	 ldr r3,[r3,#8]
 1542 0046 1B68     	 ldr r3,[r3]
 1543 0048 082B     	 cmp r3,#8
 1544 004a 01D9     	 bls .L51
 519:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 520:../Dave/Generated/SPI_MASTER/spi_master.c ****         bytes_per_word = SPI_MASTER_2_BYTES_PER_WORD; /* Word length is 16-bits */
 1545              	 .loc 3 520 0
 1546 004c 0223     	 movs r3,#2
 1547 004e BB61     	 str r3,[r7,#24]
 1548              	.L51:
 521:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 522:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 523:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->tx_busy = true;
 1549              	 .loc 3 523 0
 1550 0050 7B69     	 ldr r3,[r7,#20]
 1551 0052 0122     	 movs r2,#1
 1552 0054 83F82020 	 strb r2,[r3,#32]
 524:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Obtain the address of data, size of data */
 525:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->tx_data = dataptr;
 1553              	 .loc 3 525 0
 1554 0058 7B69     	 ldr r3,[r7,#20]
 1555 005a BA68     	 ldr r2,[r7,#8]
 1556 005c 9A61     	 str r2,[r3,#24]
 526:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->tx_data_count = (uint32_t)count << (bytes_per_word - 1U);
 1557              	 .loc 3 526 0
 1558 005e BB69     	 ldr r3,[r7,#24]
 1559 0060 013B     	 subs r3,r3,#1
 1560 0062 1A46     	 mov r2,r3
 1561 0064 7B68     	 ldr r3,[r7,#4]
 1562 0066 03FA02F2 	 lsl r2,r3,r2
 1563 006a 7B69     	 ldr r3,[r7,#20]
 1564 006c 5A60     	 str r2,[r3,#4]
 527:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Initialize to first index and set the busy flag */
 528:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->tx_data_index = 0U;
 1565              	 .loc 3 528 0
 1566 006e 7B69     	 ldr r3,[r7,#20]
 1567 0070 0022     	 movs r2,#0
 1568 0072 9A60     	 str r2,[r3,#8]
 529:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 530:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_SPI_CH_SetTransmitMode(handle->channel, runtime_handle->spi_master_mode);
 1569              	 .loc 3 530 0
 1570 0074 FB68     	 ldr r3,[r7,#12]
 1571 0076 1A68     	 ldr r2,[r3]
 1572 0078 7B69     	 ldr r3,[r7,#20]
 1573 007a 1B7F     	 ldrb r3,[r3,#28]
 1574 007c DBB2     	 uxtb r3,r3
 1575 007e 1046     	 mov r0,r2
 1576 0080 1946     	 mov r1,r3
 1577 0082 FFF7FEFF 	 bl XMC_SPI_CH_SetTransmitMode
 531:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 532:../Dave/Generated/SPI_MASTER/spi_master.c ****       if ((uint32_t)handle->config->tx_fifo_size > 0U)
 1578              	 .loc 3 532 0
 1579 0086 FB68     	 ldr r3,[r7,#12]
 1580 0088 5B68     	 ldr r3,[r3,#4]
 1581 008a 93F87C30 	 ldrb r3,[r3,#124]
 1582 008e 002B     	 cmp r3,#0
 1583 0090 4BD0     	 beq .L52
 533:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 534:../Dave/Generated/SPI_MASTER/spi_master.c ****         /* Flush the Transmit FIFO */
 535:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_USIC_CH_TXFIFO_Flush(handle->channel);
 1584              	 .loc 3 535 0
 1585 0092 FB68     	 ldr r3,[r7,#12]
 1586 0094 1B68     	 ldr r3,[r3]
 1587 0096 1846     	 mov r0,r3
 1588 0098 FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_Flush
 536:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 537:../Dave/Generated/SPI_MASTER/spi_master.c ****         while (runtime_handle->tx_data_index < runtime_handle->tx_data_count)
 1589              	 .loc 3 537 0
 1590 009c 3EE0     	 b .L53
 1591              	.L59:
 538:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
 539:../Dave/Generated/SPI_MASTER/spi_master.c ****           while (XMC_USIC_CH_TXFIFO_IsFull(handle->channel) == true)
 1592              	 .loc 3 539 0
 1593 009e 00BF     	 nop
 1594              	.L54:
 1595              	 .loc 3 539 0 is_stmt 0 discriminator 1
 1596 00a0 FB68     	 ldr r3,[r7,#12]
 1597 00a2 1B68     	 ldr r3,[r3]
 1598 00a4 1846     	 mov r0,r3
 1599 00a6 FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_IsFull
 1600 00aa 0346     	 mov r3,r0
 1601 00ac 002B     	 cmp r3,#0
 1602 00ae F7D1     	 bne .L54
 540:../Dave/Generated/SPI_MASTER/spi_master.c ****           {
 541:../Dave/Generated/SPI_MASTER/spi_master.c ****               /* Wait until FIFO is having space for next entry */
 542:../Dave/Generated/SPI_MASTER/spi_master.c ****           }
 543:../Dave/Generated/SPI_MASTER/spi_master.c ****           if (runtime_handle->tx_data_dummy == true)
 1603              	 .loc 3 543 0 is_stmt 1
 1604 00b0 7B69     	 ldr r3,[r7,#20]
 1605 00b2 93F82130 	 ldrb r3,[r3,#33]
 1606 00b6 DBB2     	 uxtb r3,r3
 1607 00b8 002B     	 cmp r3,#0
 1608 00ba 0BD0     	 beq .L55
 544:../Dave/Generated/SPI_MASTER/spi_master.c ****           {
 545:../Dave/Generated/SPI_MASTER/spi_master.c ****             XMC_USIC_CH_TXFIFO_PutDataHPCMode(handle->channel, 0xFFFFU, (uint32_t)runtime_handle->s
 1609              	 .loc 3 545 0
 1610 00bc FB68     	 ldr r3,[r7,#12]
 1611 00be 1A68     	 ldr r2,[r3]
 1612 00c0 7B69     	 ldr r3,[r7,#20]
 1613 00c2 1B7F     	 ldrb r3,[r3,#28]
 1614 00c4 DBB2     	 uxtb r3,r3
 1615 00c6 1046     	 mov r0,r2
 1616 00c8 4FF6FF71 	 movw r1,#65535
 1617 00cc 1A46     	 mov r2,r3
 1618 00ce FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_PutDataHPCMode
 1619 00d2 1DE0     	 b .L56
 1620              	.L55:
 546:../Dave/Generated/SPI_MASTER/spi_master.c ****           }
 547:../Dave/Generated/SPI_MASTER/spi_master.c ****           else
 548:../Dave/Generated/SPI_MASTER/spi_master.c ****           {
 549:../Dave/Generated/SPI_MASTER/spi_master.c ****             if(bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
 1621              	 .loc 3 549 0
 1622 00d4 BB69     	 ldr r3,[r7,#24]
 1623 00d6 022B     	 cmp r3,#2
 1624 00d8 07D1     	 bne .L57
 550:../Dave/Generated/SPI_MASTER/spi_master.c ****             {
 551:../Dave/Generated/SPI_MASTER/spi_master.c ****               data = *((uint16_t*)&runtime_handle->tx_data[runtime_handle->tx_data_index]);
 1625              	 .loc 3 551 0
 1626 00da 7B69     	 ldr r3,[r7,#20]
 1627 00dc 9A69     	 ldr r2,[r3,#24]
 1628 00de 7B69     	 ldr r3,[r7,#20]
 1629 00e0 9B68     	 ldr r3,[r3,#8]
 1630 00e2 1344     	 add r3,r3,r2
 1631 00e4 1B88     	 ldrh r3,[r3]
 1632 00e6 BB83     	 strh r3,[r7,#28]
 1633 00e8 06E0     	 b .L58
 1634              	.L57:
 552:../Dave/Generated/SPI_MASTER/spi_master.c ****             }
 553:../Dave/Generated/SPI_MASTER/spi_master.c ****             else
 554:../Dave/Generated/SPI_MASTER/spi_master.c ****             {
 555:../Dave/Generated/SPI_MASTER/spi_master.c ****               data = runtime_handle->tx_data[runtime_handle->tx_data_index];
 1635              	 .loc 3 555 0
 1636 00ea 7B69     	 ldr r3,[r7,#20]
 1637 00ec 9A69     	 ldr r2,[r3,#24]
 1638 00ee 7B69     	 ldr r3,[r7,#20]
 1639 00f0 9B68     	 ldr r3,[r3,#8]
 1640 00f2 1344     	 add r3,r3,r2
 1641 00f4 1B78     	 ldrb r3,[r3]
 1642 00f6 BB83     	 strh r3,[r7,#28]
 1643              	.L58:
 556:../Dave/Generated/SPI_MASTER/spi_master.c ****             }
 557:../Dave/Generated/SPI_MASTER/spi_master.c ****             XMC_USIC_CH_TXFIFO_PutDataHPCMode(handle->channel, data, (uint32_t)runtime_handle->spi_
 1644              	 .loc 3 557 0
 1645 00f8 FB68     	 ldr r3,[r7,#12]
 1646 00fa 1A68     	 ldr r2,[r3]
 1647 00fc 7B69     	 ldr r3,[r7,#20]
 1648 00fe 1B7F     	 ldrb r3,[r3,#28]
 1649 0100 DBB2     	 uxtb r3,r3
 1650 0102 1C46     	 mov r4,r3
 1651 0104 BB8B     	 ldrh r3,[r7,#28]
 1652 0106 1046     	 mov r0,r2
 1653 0108 1946     	 mov r1,r3
 1654 010a 2246     	 mov r2,r4
 1655 010c FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_PutDataHPCMode
 1656              	.L56:
 558:../Dave/Generated/SPI_MASTER/spi_master.c ****           }
 559:../Dave/Generated/SPI_MASTER/spi_master.c ****           (runtime_handle->tx_data_index)+= bytes_per_word;
 1657              	 .loc 3 559 0
 1658 0110 7B69     	 ldr r3,[r7,#20]
 1659 0112 9A68     	 ldr r2,[r3,#8]
 1660 0114 BB69     	 ldr r3,[r7,#24]
 1661 0116 1A44     	 add r2,r2,r3
 1662 0118 7B69     	 ldr r3,[r7,#20]
 1663 011a 9A60     	 str r2,[r3,#8]
 1664              	.L53:
 537:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
 1665              	 .loc 3 537 0
 1666 011c 7B69     	 ldr r3,[r7,#20]
 1667 011e 9A68     	 ldr r2,[r3,#8]
 1668 0120 7B69     	 ldr r3,[r7,#20]
 1669 0122 5B68     	 ldr r3,[r3,#4]
 1670 0124 9A42     	 cmp r2,r3
 1671 0126 BAD3     	 bcc .L59
 1672 0128 56E0     	 b .L60
 1673              	.L52:
 560:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
 561:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 562:../Dave/Generated/SPI_MASTER/spi_master.c ****       else
 563:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 564:../Dave/Generated/SPI_MASTER/spi_master.c ****         do
 565:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
 566:../Dave/Generated/SPI_MASTER/spi_master.c ****           while((uint32_t)XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == (uint32_t)XMC_USI
 1674              	 .loc 3 566 0
 1675 012a 00BF     	 nop
 1676              	.L61:
 1677              	 .loc 3 566 0 is_stmt 0 discriminator 1
 1678 012c FB68     	 ldr r3,[r7,#12]
 1679 012e 1B68     	 ldr r3,[r3]
 1680 0130 1846     	 mov r0,r3
 1681 0132 FFF7FEFF 	 bl XMC_USIC_CH_GetTransmitBufferStatus
 1682 0136 0346     	 mov r3,r0
 1683 0138 802B     	 cmp r3,#128
 1684 013a F7D0     	 beq .L61
 567:../Dave/Generated/SPI_MASTER/spi_master.c ****           {
 568:../Dave/Generated/SPI_MASTER/spi_master.c ****           }
 569:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 570:../Dave/Generated/SPI_MASTER/spi_master.c ****           if (runtime_handle->tx_data_dummy == true)
 1685              	 .loc 3 570 0 is_stmt 1
 1686 013c 7B69     	 ldr r3,[r7,#20]
 1687 013e 93F82130 	 ldrb r3,[r3,#33]
 1688 0142 DBB2     	 uxtb r3,r3
 1689 0144 002B     	 cmp r3,#0
 1690 0146 0BD0     	 beq .L62
 571:../Dave/Generated/SPI_MASTER/spi_master.c ****           {
 572:../Dave/Generated/SPI_MASTER/spi_master.c ****             XMC_USIC_CH_WriteToTBUFTCI(handle->channel, 0xFFFFU, runtime_handle->spi_master_mode);
 1691              	 .loc 3 572 0
 1692 0148 FB68     	 ldr r3,[r7,#12]
 1693 014a 1A68     	 ldr r2,[r3]
 1694 014c 7B69     	 ldr r3,[r7,#20]
 1695 014e 1B7F     	 ldrb r3,[r3,#28]
 1696 0150 DBB2     	 uxtb r3,r3
 1697 0152 1046     	 mov r0,r2
 1698 0154 4FF6FF71 	 movw r1,#65535
 1699 0158 1A46     	 mov r2,r3
 1700 015a FFF7FEFF 	 bl XMC_USIC_CH_WriteToTBUFTCI
 1701 015e 1DE0     	 b .L63
 1702              	.L62:
 573:../Dave/Generated/SPI_MASTER/spi_master.c ****           }
 574:../Dave/Generated/SPI_MASTER/spi_master.c ****           else
 575:../Dave/Generated/SPI_MASTER/spi_master.c ****           {
 576:../Dave/Generated/SPI_MASTER/spi_master.c ****             if(bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
 1703              	 .loc 3 576 0
 1704 0160 BB69     	 ldr r3,[r7,#24]
 1705 0162 022B     	 cmp r3,#2
 1706 0164 07D1     	 bne .L64
 577:../Dave/Generated/SPI_MASTER/spi_master.c ****             {
 578:../Dave/Generated/SPI_MASTER/spi_master.c ****               data = *((uint16_t*)&runtime_handle->tx_data[runtime_handle->tx_data_index]);
 1707              	 .loc 3 578 0
 1708 0166 7B69     	 ldr r3,[r7,#20]
 1709 0168 9A69     	 ldr r2,[r3,#24]
 1710 016a 7B69     	 ldr r3,[r7,#20]
 1711 016c 9B68     	 ldr r3,[r3,#8]
 1712 016e 1344     	 add r3,r3,r2
 1713 0170 1B88     	 ldrh r3,[r3]
 1714 0172 BB83     	 strh r3,[r7,#28]
 1715 0174 06E0     	 b .L65
 1716              	.L64:
 579:../Dave/Generated/SPI_MASTER/spi_master.c ****             }
 580:../Dave/Generated/SPI_MASTER/spi_master.c ****             else
 581:../Dave/Generated/SPI_MASTER/spi_master.c ****             {
 582:../Dave/Generated/SPI_MASTER/spi_master.c ****               data = runtime_handle->tx_data[runtime_handle->tx_data_index];
 1717              	 .loc 3 582 0
 1718 0176 7B69     	 ldr r3,[r7,#20]
 1719 0178 9A69     	 ldr r2,[r3,#24]
 1720 017a 7B69     	 ldr r3,[r7,#20]
 1721 017c 9B68     	 ldr r3,[r3,#8]
 1722 017e 1344     	 add r3,r3,r2
 1723 0180 1B78     	 ldrb r3,[r3]
 1724 0182 BB83     	 strh r3,[r7,#28]
 1725              	.L65:
 583:../Dave/Generated/SPI_MASTER/spi_master.c ****             }
 584:../Dave/Generated/SPI_MASTER/spi_master.c ****             XMC_USIC_CH_WriteToTBUFTCI(handle->channel, data, runtime_handle->spi_master_mode);
 1726              	 .loc 3 584 0
 1727 0184 FB68     	 ldr r3,[r7,#12]
 1728 0186 1A68     	 ldr r2,[r3]
 1729 0188 7B69     	 ldr r3,[r7,#20]
 1730 018a 1B7F     	 ldrb r3,[r3,#28]
 1731 018c DBB2     	 uxtb r3,r3
 1732 018e 1C46     	 mov r4,r3
 1733 0190 BB8B     	 ldrh r3,[r7,#28]
 1734 0192 1046     	 mov r0,r2
 1735 0194 1946     	 mov r1,r3
 1736 0196 2246     	 mov r2,r4
 1737 0198 FFF7FEFF 	 bl XMC_USIC_CH_WriteToTBUFTCI
 1738              	.L63:
 585:../Dave/Generated/SPI_MASTER/spi_master.c ****           }
 586:../Dave/Generated/SPI_MASTER/spi_master.c ****           (runtime_handle->tx_data_index)+=bytes_per_word;
 1739              	 .loc 3 586 0
 1740 019c 7B69     	 ldr r3,[r7,#20]
 1741 019e 9A68     	 ldr r2,[r3,#8]
 1742 01a0 BB69     	 ldr r3,[r7,#24]
 1743 01a2 1A44     	 add r2,r2,r3
 1744 01a4 7B69     	 ldr r3,[r7,#20]
 1745 01a6 9A60     	 str r2,[r3,#8]
 587:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 588:../Dave/Generated/SPI_MASTER/spi_master.c ****           while ((XMC_SPI_CH_GetStatusFlag(handle->channel) & (uint32_t)XMC_SPI_CH_STATUS_FLAG_RECE
 1746              	 .loc 3 588 0
 1747 01a8 00BF     	 nop
 1748              	.L66:
 1749              	 .loc 3 588 0 is_stmt 0 discriminator 1
 1750 01aa FB68     	 ldr r3,[r7,#12]
 1751 01ac 1B68     	 ldr r3,[r3]
 1752 01ae 1846     	 mov r0,r3
 1753 01b0 FFF7FEFF 	 bl XMC_SPI_CH_GetStatusFlag
 1754 01b4 0346     	 mov r3,r0
 1755 01b6 03F48063 	 and r3,r3,#1024
 1756 01ba 002B     	 cmp r3,#0
 1757 01bc F5D0     	 beq .L66
 589:../Dave/Generated/SPI_MASTER/spi_master.c ****           {
 590:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 591:../Dave/Generated/SPI_MASTER/spi_master.c ****           }
 592:../Dave/Generated/SPI_MASTER/spi_master.c ****           XMC_SPI_CH_ClearStatusFlag(handle->channel, (uint32_t)XMC_SPI_CH_STATUS_FLAG_RECEIVER_STA
 1758              	 .loc 3 592 0 is_stmt 1
 1759 01be FB68     	 ldr r3,[r7,#12]
 1760 01c0 1B68     	 ldr r3,[r3]
 1761 01c2 1846     	 mov r0,r3
 1762 01c4 4FF48061 	 mov r1,#1024
 1763 01c8 FFF7FEFF 	 bl XMC_SPI_CH_ClearStatusFlag
 593:../Dave/Generated/SPI_MASTER/spi_master.c ****         } while(runtime_handle->tx_data_index < runtime_handle->tx_data_count);
 1764              	 .loc 3 593 0
 1765 01cc 7B69     	 ldr r3,[r7,#20]
 1766 01ce 9A68     	 ldr r2,[r3,#8]
 1767 01d0 7B69     	 ldr r3,[r7,#20]
 1768 01d2 5B68     	 ldr r3,[r3,#4]
 1769 01d4 9A42     	 cmp r2,r3
 1770 01d6 A8D3     	 bcc .L52
 1771              	.L60:
 594:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 595:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 596:../Dave/Generated/SPI_MASTER/spi_master.c ****       while((uint32_t)XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == (uint32_t)XMC_USIC_CH
 1772              	 .loc 3 596 0 discriminator 1
 1773 01d8 00BF     	 nop
 1774              	.L67:
 1775 01da FB68     	 ldr r3,[r7,#12]
 1776 01dc 1B68     	 ldr r3,[r3]
 1777 01de 1846     	 mov r0,r3
 1778 01e0 FFF7FEFF 	 bl XMC_USIC_CH_GetTransmitBufferStatus
 1779 01e4 0346     	 mov r3,r0
 1780 01e6 802B     	 cmp r3,#128
 1781 01e8 F7D0     	 beq .L67
 597:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 598:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 599:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 600:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->tx_busy = false;
 1782              	 .loc 3 600 0
 1783 01ea 7B69     	 ldr r3,[r7,#20]
 1784 01ec 0022     	 movs r2,#0
 1785 01ee 83F82020 	 strb r2,[r3,#32]
 601:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->tx_data_count = 0U;
 1786              	 .loc 3 601 0
 1787 01f2 7B69     	 ldr r3,[r7,#20]
 1788 01f4 0022     	 movs r2,#0
 1789 01f6 5A60     	 str r2,[r3,#4]
 602:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->tx_data_index = 0U;
 1790              	 .loc 3 602 0
 1791 01f8 7B69     	 ldr r3,[r7,#20]
 1792 01fa 0022     	 movs r2,#0
 1793 01fc 9A60     	 str r2,[r3,#8]
 603:../Dave/Generated/SPI_MASTER/spi_master.c ****       status = SPI_MASTER_STATUS_SUCCESS;
 1794              	 .loc 3 603 0
 1795 01fe 0023     	 movs r3,#0
 1796 0200 FB77     	 strb r3,[r7,#31]
 516:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 1797              	 .loc 3 516 0
 1798 0202 02E0     	 b .L68
 1799              	.L50:
 1800 0204 01E0     	 b .L68
 1801              	.L49:
 604:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 605:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 606:../Dave/Generated/SPI_MASTER/spi_master.c ****   else
 607:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 608:../Dave/Generated/SPI_MASTER/spi_master.c ****     status = SPI_MASTER_STATUS_BUFFER_INVALID;
 1802              	 .loc 3 608 0
 1803 0206 0323     	 movs r3,#3
 1804 0208 FB77     	 strb r3,[r7,#31]
 1805              	.L68:
 609:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 610:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle->rx_data_dummy = true;
 1806              	 .loc 3 610 0
 1807 020a 7B69     	 ldr r3,[r7,#20]
 1808 020c 0122     	 movs r2,#1
 1809 020e 83F82220 	 strb r2,[r3,#34]
 611:../Dave/Generated/SPI_MASTER/spi_master.c ****   return status;
 1810              	 .loc 3 611 0
 1811 0212 FB7F     	 ldrb r3,[r7,#31]
 612:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 1812              	 .loc 3 612 0
 1813 0214 1846     	 mov r0,r3
 1814 0216 2437     	 adds r7,r7,#36
 1815              	.LCFI157:
 1816              	 .cfi_def_cfa_offset 12
 1817 0218 BD46     	 mov sp,r7
 1818              	.LCFI158:
 1819              	 .cfi_def_cfa_register 13
 1820              	 
 1821 021a 90BD     	 pop {r4,r7,pc}
 1822              	 .cfi_endproc
 1823              	.LFE318:
 1825              	 .section .text.SPI_MASTER_lStartReceivePolling,"ax",%progbits
 1826              	 .align 2
 1827              	 .thumb
 1828              	 .thumb_func
 1830              	SPI_MASTER_lStartReceivePolling:
 1831              	.LFB319:
 613:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 614:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 615:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_DIRECT_RECEIVE_MODE == 1U)
 616:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 617:../Dave/Generated/SPI_MASTER/spi_master.c **** SPI_MASTER_STATUS_t SPI_MASTER_lStartReceivePolling(const SPI_MASTER_t *const handle, uint8_t* data
 618:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 1832              	 .loc 3 618 0
 1833              	 .cfi_startproc
 1834              	 
 1835              	 
 1836 0000 80B5     	 push {r7,lr}
 1837              	.LCFI159:
 1838              	 .cfi_def_cfa_offset 8
 1839              	 .cfi_offset 7,-8
 1840              	 .cfi_offset 14,-4
 1841 0002 86B0     	 sub sp,sp,#24
 1842              	.LCFI160:
 1843              	 .cfi_def_cfa_offset 32
 1844 0004 00AF     	 add r7,sp,#0
 1845              	.LCFI161:
 1846              	 .cfi_def_cfa_register 7
 1847 0006 F860     	 str r0,[r7,#12]
 1848 0008 B960     	 str r1,[r7,#8]
 1849 000a 7A60     	 str r2,[r7,#4]
 619:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_STATUS_t status;
 620:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 621:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_RUNTIME_t * runtime_handle;
 622:../Dave/Generated/SPI_MASTER/spi_master.c ****   static uint8_t dummy_data[2] = {0xFFU, 0xFFU};
 623:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 624:../Dave/Generated/SPI_MASTER/spi_master.c ****   XMC_ASSERT("SPI_MASTER_lStartReceivePolling:handle NULL" , (handle != NULL));
 625:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 626:../Dave/Generated/SPI_MASTER/spi_master.c ****   status = SPI_MASTER_STATUS_BUSY;
 1850              	 .loc 3 626 0
 1851 000c 0223     	 movs r3,#2
 1852 000e FB75     	 strb r3,[r7,#23]
 627:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle = handle->runtime;
 1853              	 .loc 3 627 0
 1854 0010 FB68     	 ldr r3,[r7,#12]
 1855 0012 9B68     	 ldr r3,[r3,#8]
 1856 0014 3B61     	 str r3,[r7,#16]
 628:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 629:../Dave/Generated/SPI_MASTER/spi_master.c ****   if ((dataptr != NULL) && (count > 0U))
 1857              	 .loc 3 629 0
 1858 0016 BB68     	 ldr r3,[r7,#8]
 1859 0018 002B     	 cmp r3,#0
 1860 001a 33D0     	 beq .L71
 1861              	 .loc 3 629 0 is_stmt 0 discriminator 1
 1862 001c 7B68     	 ldr r3,[r7,#4]
 1863 001e 002B     	 cmp r3,#0
 1864 0020 30D0     	 beq .L71
 630:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 631:../Dave/Generated/SPI_MASTER/spi_master.c ****     /*Check data pointer is valid or not*/
 632:../Dave/Generated/SPI_MASTER/spi_master.c ****     if ((false == runtime_handle->rx_busy) && (false == runtime_handle->tx_busy))
 1865              	 .loc 3 632 0 is_stmt 1
 1866 0022 3B69     	 ldr r3,[r7,#16]
 1867 0024 DB7F     	 ldrb r3,[r3,#31]
 1868 0026 DBB2     	 uxtb r3,r3
 1869 0028 83F00103 	 eor r3,r3,#1
 1870 002c DBB2     	 uxtb r3,r3
 1871 002e 002B     	 cmp r3,#0
 1872 0030 27D0     	 beq .L72
 1873              	 .loc 3 632 0 is_stmt 0 discriminator 1
 1874 0032 3B69     	 ldr r3,[r7,#16]
 1875 0034 93F82030 	 ldrb r3,[r3,#32]
 1876 0038 DBB2     	 uxtb r3,r3
 1877 003a 83F00103 	 eor r3,r3,#1
 1878 003e DBB2     	 uxtb r3,r3
 1879 0040 002B     	 cmp r3,#0
 1880 0042 1ED0     	 beq .L72
 633:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 634:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->rx_busy = true;
 1881              	 .loc 3 634 0 is_stmt 1
 1882 0044 3B69     	 ldr r3,[r7,#16]
 1883 0046 0122     	 movs r2,#1
 1884 0048 DA77     	 strb r2,[r3,#31]
 635:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->rx_data = dataptr;
 1885              	 .loc 3 635 0
 1886 004a 3B69     	 ldr r3,[r7,#16]
 1887 004c BA68     	 ldr r2,[r7,#8]
 1888 004e 5A61     	 str r2,[r3,#20]
 636:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->tx_data = &dummy_data[0];
 1889              	 .loc 3 636 0
 1890 0050 3B69     	 ldr r3,[r7,#16]
 1891 0052 104A     	 ldr r2,.L75
 1892 0054 9A61     	 str r2,[r3,#24]
 637:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->tx_data_dummy = true;
 1893              	 .loc 3 637 0
 1894 0056 3B69     	 ldr r3,[r7,#16]
 1895 0058 0122     	 movs r2,#1
 1896 005a 83F82120 	 strb r2,[r3,#33]
 638:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->rx_data_dummy = false;
 1897              	 .loc 3 638 0
 1898 005e 3B69     	 ldr r3,[r7,#16]
 1899 0060 0022     	 movs r2,#0
 1900 0062 83F82220 	 strb r2,[r3,#34]
 639:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 640:../Dave/Generated/SPI_MASTER/spi_master.c ****       status = SPI_MASTER_lReceivePolling(handle, count);
 1901              	 .loc 3 640 0
 1902 0066 F868     	 ldr r0,[r7,#12]
 1903 0068 7968     	 ldr r1,[r7,#4]
 1904 006a FFF7FEFF 	 bl SPI_MASTER_lReceivePolling
 1905 006e 0346     	 mov r3,r0
 1906 0070 FB75     	 strb r3,[r7,#23]
 641:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 642:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->tx_data_dummy = false;
 1907              	 .loc 3 642 0
 1908 0072 3B69     	 ldr r3,[r7,#16]
 1909 0074 0022     	 movs r2,#0
 1910 0076 83F82120 	 strb r2,[r3,#33]
 643:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->rx_busy = false;
 1911              	 .loc 3 643 0
 1912 007a 3B69     	 ldr r3,[r7,#16]
 1913 007c 0022     	 movs r2,#0
 1914 007e DA77     	 strb r2,[r3,#31]
 632:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 1915              	 .loc 3 632 0
 1916 0080 02E0     	 b .L73
 1917              	.L72:
 1918 0082 01E0     	 b .L73
 1919              	.L71:
 644:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 645:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 646:../Dave/Generated/SPI_MASTER/spi_master.c ****   else
 647:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 648:../Dave/Generated/SPI_MASTER/spi_master.c ****     status = SPI_MASTER_STATUS_BUFFER_INVALID;
 1920              	 .loc 3 648 0
 1921 0084 0323     	 movs r3,#3
 1922 0086 FB75     	 strb r3,[r7,#23]
 1923              	.L73:
 649:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 650:../Dave/Generated/SPI_MASTER/spi_master.c ****   return status;
 1924              	 .loc 3 650 0
 1925 0088 FB7D     	 ldrb r3,[r7,#23]
 651:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 1926              	 .loc 3 651 0
 1927 008a 1846     	 mov r0,r3
 1928 008c 1837     	 adds r7,r7,#24
 1929              	.LCFI162:
 1930              	 .cfi_def_cfa_offset 8
 1931 008e BD46     	 mov sp,r7
 1932              	.LCFI163:
 1933              	 .cfi_def_cfa_register 13
 1934              	 
 1935 0090 80BD     	 pop {r7,pc}
 1936              	.L76:
 1937 0092 00BF     	 .align 2
 1938              	.L75:
 1939 0094 00000000 	 .word dummy_data.8901
 1940              	 .cfi_endproc
 1941              	.LFE319:
 1943              	 .section .text.SPI_MASTER_Transfer,"ax",%progbits
 1944              	 .align 2
 1945              	 .global SPI_MASTER_Transfer
 1946              	 .thumb
 1947              	 .thumb_func
 1949              	SPI_MASTER_Transfer:
 1950              	.LFB320:
 652:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 653:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 654:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 655:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 656:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_INTERRUPT_RECEIVE_MODE == 1U)
 657:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
 658:../Dave/Generated/SPI_MASTER/spi_master.c ****  * Receive the specified the number of data words.
 659:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
 660:../Dave/Generated/SPI_MASTER/spi_master.c **** SPI_MASTER_STATUS_t SPI_MASTER_StartReceiveIRQ(const SPI_MASTER_t *const handle, uint8_t* dataptr, 
 661:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 662:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_STATUS_t status;
 663:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_RUNTIME_t * runtime_handle;
 664:../Dave/Generated/SPI_MASTER/spi_master.c ****   static uint8_t dummy_data[2] = {0xFFU, 0xFFU};
 665:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 666:../Dave/Generated/SPI_MASTER/spi_master.c ****   XMC_ASSERT("SPI_MASTER_StartReceiveIRQ:handle NULL" , (handle != NULL));
 667:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 668:../Dave/Generated/SPI_MASTER/spi_master.c ****   status = SPI_MASTER_STATUS_MODE_MISMATCH;
 669:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle = handle->runtime;
 670:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 671:../Dave/Generated/SPI_MASTER/spi_master.c ****   if (handle->config->receive_mode == SPI_MASTER_TRANSFER_MODE_INTERRUPT)
 672:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 673:../Dave/Generated/SPI_MASTER/spi_master.c ****     status = SPI_MASTER_STATUS_BUSY;
 674:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* Check whether SPI channel is free or not */
 675:../Dave/Generated/SPI_MASTER/spi_master.c ****     if ((dataptr != NULL) && (count > 0U))
 676:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 677:../Dave/Generated/SPI_MASTER/spi_master.c ****       /*Check data pointer is valid or not*/
 678:../Dave/Generated/SPI_MASTER/spi_master.c ****       if ((false == runtime_handle->rx_busy) && (false == runtime_handle->tx_busy))
 679:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 680:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->rx_busy = true;
 681:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->rx_data = dataptr;
 682:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->tx_data = &dummy_data[0];
 683:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->tx_data_count = count;
 684:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->tx_data_dummy = true;
 685:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->rx_data_dummy = false;
 686:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 687:../Dave/Generated/SPI_MASTER/spi_master.c ****         status = SPI_MASTER_lReceiveIRQ(handle, count);
 688:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 689:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 690:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 691:../Dave/Generated/SPI_MASTER/spi_master.c ****     else
 692:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 693:../Dave/Generated/SPI_MASTER/spi_master.c ****       status = SPI_MASTER_STATUS_BUFFER_INVALID;
 694:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 695:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 696:../Dave/Generated/SPI_MASTER/spi_master.c ****   return status;
 697:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 698:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 699:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 700:../Dave/Generated/SPI_MASTER/spi_master.c **** #if(SPI_MASTER_DMA_RECEIVE_MODE == 1U)
 701:../Dave/Generated/SPI_MASTER/spi_master.c **** SPI_MASTER_STATUS_t SPI_MASTER_StartReceiveDMA(const SPI_MASTER_t  *const handle, uint8_t *dataptr,
 702:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 703:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_STATUS_t status;
 704:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_RUNTIME_t * runtime_handle;
 705:../Dave/Generated/SPI_MASTER/spi_master.c ****   static uint8_t dummy_data[2] = {0xFFU, 0xFFU};
 706:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 707:../Dave/Generated/SPI_MASTER/spi_master.c ****   XMC_ASSERT("SPI_MASTER_StartReceiveDMA:handle NULL" , (handle != NULL));
 708:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 709:../Dave/Generated/SPI_MASTER/spi_master.c ****   status = SPI_MASTER_STATUS_MODE_MISMATCH;
 710:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle = handle->runtime;
 711:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 712:../Dave/Generated/SPI_MASTER/spi_master.c ****   if (handle->config->receive_mode == SPI_MASTER_TRANSFER_MODE_DMA)
 713:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 714:../Dave/Generated/SPI_MASTER/spi_master.c ****     status = SPI_MASTER_STATUS_BUSY;
 715:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* Check whether SPI channel is free or not */
 716:../Dave/Generated/SPI_MASTER/spi_master.c ****     if ((false == runtime_handle->rx_busy) && (false == runtime_handle->tx_busy))
 717:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 718:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Check data pointer is valid or not */
 719:../Dave/Generated/SPI_MASTER/spi_master.c ****       if ((dataptr != NULL) && (block_size > 0U) && (block_size <= SPI_MASTER_DMA_MAXCOUNT))
 720:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 721:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->rx_busy = true;
 722:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->rx_data = dataptr;
 723:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->tx_data = &dummy_data[0];
 724:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->tx_data_count = block_size;
 725:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->tx_data_dummy = true;
 726:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->rx_data_dummy = false;
 727:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 728:../Dave/Generated/SPI_MASTER/spi_master.c ****         status = SPI_MASTER_lReceiveDMA(handle, block_size);
 729:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 730:../Dave/Generated/SPI_MASTER/spi_master.c ****       else
 731:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 732:../Dave/Generated/SPI_MASTER/spi_master.c ****         status = SPI_MASTER_STATUS_BUFFER_INVALID;
 733:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 734:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 735:../Dave/Generated/SPI_MASTER/spi_master.c ****     else
 736:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 737:../Dave/Generated/SPI_MASTER/spi_master.c ****       status = SPI_MASTER_STATUS_BUSY;
 738:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 739:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 740:../Dave/Generated/SPI_MASTER/spi_master.c ****   return status;
 741:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 742:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 743:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 744:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
 745:../Dave/Generated/SPI_MASTER/spi_master.c ****  * Transmit and receive the data at the same time. This is supported for full duplex mode only.
 746:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
 747:../Dave/Generated/SPI_MASTER/spi_master.c **** SPI_MASTER_STATUS_t SPI_MASTER_Transfer(const SPI_MASTER_t *const handle,
 748:../Dave/Generated/SPI_MASTER/spi_master.c ****                                         uint8_t* tx_dataptr,
 749:../Dave/Generated/SPI_MASTER/spi_master.c ****                                         uint8_t* rx_dataptr,
 750:../Dave/Generated/SPI_MASTER/spi_master.c ****                                         uint32_t count)
 751:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 1951              	 .loc 3 751 0
 1952              	 .cfi_startproc
 1953              	 
 1954              	 
 1955 0000 80B5     	 push {r7,lr}
 1956              	.LCFI164:
 1957              	 .cfi_def_cfa_offset 8
 1958              	 .cfi_offset 7,-8
 1959              	 .cfi_offset 14,-4
 1960 0002 86B0     	 sub sp,sp,#24
 1961              	.LCFI165:
 1962              	 .cfi_def_cfa_offset 32
 1963 0004 00AF     	 add r7,sp,#0
 1964              	.LCFI166:
 1965              	 .cfi_def_cfa_register 7
 1966 0006 F860     	 str r0,[r7,#12]
 1967 0008 B960     	 str r1,[r7,#8]
 1968 000a 7A60     	 str r2,[r7,#4]
 1969 000c 3B60     	 str r3,[r7]
 752:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_STATUS_t status;
 753:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_RUNTIME_t * runtime_handle;
 754:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 755:../Dave/Generated/SPI_MASTER/spi_master.c ****   XMC_ASSERT("SPI_MASTER_Transfer:handle NULL" , (handle != NULL));
 756:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 757:../Dave/Generated/SPI_MASTER/spi_master.c ****   status = SPI_MASTER_STATUS_BUSY;
 1970              	 .loc 3 757 0
 1971 000e 0223     	 movs r3,#2
 1972 0010 FB75     	 strb r3,[r7,#23]
 758:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle = handle->runtime;
 1973              	 .loc 3 758 0
 1974 0012 FB68     	 ldr r3,[r7,#12]
 1975 0014 9B68     	 ldr r3,[r3,#8]
 1976 0016 3B61     	 str r3,[r7,#16]
 759:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 760:../Dave/Generated/SPI_MASTER/spi_master.c ****   if (XMC_SPI_CH_MODE_STANDARD == runtime_handle->spi_master_mode)
 1977              	 .loc 3 760 0
 1978 0018 3B69     	 ldr r3,[r7,#16]
 1979 001a 1B7F     	 ldrb r3,[r3,#28]
 1980 001c DBB2     	 uxtb r3,r3
 1981 001e 002B     	 cmp r3,#0
 1982 0020 42D1     	 bne .L78
 761:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 762:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* Check whether SPI channel is free or not */
 763:../Dave/Generated/SPI_MASTER/spi_master.c ****     if ((tx_dataptr != NULL) && (rx_dataptr != NULL) && (count > 0U))
 1983              	 .loc 3 763 0
 1984 0022 BB68     	 ldr r3,[r7,#8]
 1985 0024 002B     	 cmp r3,#0
 1986 0026 3BD0     	 beq .L79
 1987              	 .loc 3 763 0 is_stmt 0 discriminator 1
 1988 0028 7B68     	 ldr r3,[r7,#4]
 1989 002a 002B     	 cmp r3,#0
 1990 002c 38D0     	 beq .L79
 1991              	 .loc 3 763 0 discriminator 2
 1992 002e 3B68     	 ldr r3,[r7]
 1993 0030 002B     	 cmp r3,#0
 1994 0032 35D0     	 beq .L79
 764:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 765:../Dave/Generated/SPI_MASTER/spi_master.c ****       /*Check data pointer is valid or not*/
 766:../Dave/Generated/SPI_MASTER/spi_master.c ****       if ((false == runtime_handle->rx_busy) && (false == runtime_handle->tx_busy))
 1995              	 .loc 3 766 0 is_stmt 1
 1996 0034 3B69     	 ldr r3,[r7,#16]
 1997 0036 DB7F     	 ldrb r3,[r3,#31]
 1998 0038 DBB2     	 uxtb r3,r3
 1999 003a 83F00103 	 eor r3,r3,#1
 2000 003e DBB2     	 uxtb r3,r3
 2001 0040 002B     	 cmp r3,#0
 2002 0042 2CD0     	 beq .L80
 2003              	 .loc 3 766 0 is_stmt 0 discriminator 1
 2004 0044 3B69     	 ldr r3,[r7,#16]
 2005 0046 93F82030 	 ldrb r3,[r3,#32]
 2006 004a DBB2     	 uxtb r3,r3
 2007 004c 83F00103 	 eor r3,r3,#1
 2008 0050 DBB2     	 uxtb r3,r3
 2009 0052 002B     	 cmp r3,#0
 2010 0054 23D0     	 beq .L80
 767:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 768:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->rx_busy = true;
 2011              	 .loc 3 768 0 is_stmt 1
 2012 0056 3B69     	 ldr r3,[r7,#16]
 2013 0058 0122     	 movs r2,#1
 2014 005a DA77     	 strb r2,[r3,#31]
 769:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->rx_data = rx_dataptr;
 2015              	 .loc 3 769 0
 2016 005c 3B69     	 ldr r3,[r7,#16]
 2017 005e 7A68     	 ldr r2,[r7,#4]
 2018 0060 5A61     	 str r2,[r3,#20]
 770:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->tx_data = tx_dataptr;
 2019              	 .loc 3 770 0
 2020 0062 3B69     	 ldr r3,[r7,#16]
 2021 0064 BA68     	 ldr r2,[r7,#8]
 2022 0066 9A61     	 str r2,[r3,#24]
 771:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->tx_data_count = count;
 2023              	 .loc 3 771 0
 2024 0068 3B69     	 ldr r3,[r7,#16]
 2025 006a 3A68     	 ldr r2,[r7]
 2026 006c 5A60     	 str r2,[r3,#4]
 772:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->tx_data_dummy = false;
 2027              	 .loc 3 772 0
 2028 006e 3B69     	 ldr r3,[r7,#16]
 2029 0070 0022     	 movs r2,#0
 2030 0072 83F82120 	 strb r2,[r3,#33]
 773:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->rx_data_dummy = false;
 2031              	 .loc 3 773 0
 2032 0076 3B69     	 ldr r3,[r7,#16]
 2033 0078 0022     	 movs r2,#0
 2034 007a 83F82220 	 strb r2,[r3,#34]
 774:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 775:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_INTERRUPT_RECEIVE_MODE == 1U)
 776:../Dave/Generated/SPI_MASTER/spi_master.c ****         if (handle->config->receive_mode == SPI_MASTER_TRANSFER_MODE_INTERRUPT)
 777:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
 778:../Dave/Generated/SPI_MASTER/spi_master.c ****           status = SPI_MASTER_lReceiveIRQ(handle, count);
 779:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
 780:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 781:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_DMA_RECEIVE_MODE == 1U)
 782:../Dave/Generated/SPI_MASTER/spi_master.c ****         if (handle->config->receive_mode == SPI_MASTER_TRANSFER_MODE_DMA)
 783:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
 784:../Dave/Generated/SPI_MASTER/spi_master.c ****           status = SPI_MASTER_lReceiveDMA(handle, count);
 785:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
 786:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 787:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_DIRECT_RECEIVE_MODE == 1U)
 788:../Dave/Generated/SPI_MASTER/spi_master.c ****         if (handle->config->receive_mode == SPI_MASTER_TRANSFER_MODE_DIRECT)
 2035              	 .loc 3 788 0
 2036 007e FB68     	 ldr r3,[r7,#12]
 2037 0080 5B68     	 ldr r3,[r3,#4]
 2038 0082 93F88530 	 ldrb r3,[r3,#133]
 2039 0086 022B     	 cmp r3,#2
 2040 0088 09D1     	 bne .L80
 789:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
 790:../Dave/Generated/SPI_MASTER/spi_master.c ****           status = SPI_MASTER_lReceivePolling(handle, count);
 2041              	 .loc 3 790 0
 2042 008a F868     	 ldr r0,[r7,#12]
 2043 008c 3968     	 ldr r1,[r7]
 2044 008e FFF7FEFF 	 bl SPI_MASTER_lReceivePolling
 2045 0092 0346     	 mov r3,r0
 2046 0094 FB75     	 strb r3,[r7,#23]
 791:../Dave/Generated/SPI_MASTER/spi_master.c ****           runtime_handle->rx_busy = false;
 2047              	 .loc 3 791 0
 2048 0096 3B69     	 ldr r3,[r7,#16]
 2049 0098 0022     	 movs r2,#0
 2050 009a DA77     	 strb r2,[r3,#31]
 766:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 2051              	 .loc 3 766 0
 2052 009c 03E0     	 b .L81
 2053              	.L80:
 2054 009e 02E0     	 b .L81
 2055              	.L79:
 792:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
 793:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 794:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 795:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 796:../Dave/Generated/SPI_MASTER/spi_master.c ****     else
 797:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 798:../Dave/Generated/SPI_MASTER/spi_master.c ****       status = SPI_MASTER_STATUS_BUFFER_INVALID;
 2056              	 .loc 3 798 0
 2057 00a0 0323     	 movs r3,#3
 2058 00a2 FB75     	 strb r3,[r7,#23]
 2059 00a4 02E0     	 b .L82
 2060              	.L81:
 2061 00a6 01E0     	 b .L82
 2062              	.L78:
 799:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 800:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 801:../Dave/Generated/SPI_MASTER/spi_master.c ****   else
 802:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 803:../Dave/Generated/SPI_MASTER/spi_master.c ****     status = SPI_MASTER_STATUS_FAILURE;
 2063              	 .loc 3 803 0
 2064 00a8 0123     	 movs r3,#1
 2065 00aa FB75     	 strb r3,[r7,#23]
 2066              	.L82:
 804:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 805:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 806:../Dave/Generated/SPI_MASTER/spi_master.c ****   return status;
 2067              	 .loc 3 806 0
 2068 00ac FB7D     	 ldrb r3,[r7,#23]
 807:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 2069              	 .loc 3 807 0
 2070 00ae 1846     	 mov r0,r3
 2071 00b0 1837     	 adds r7,r7,#24
 2072              	.LCFI167:
 2073              	 .cfi_def_cfa_offset 8
 2074 00b2 BD46     	 mov sp,r7
 2075              	.LCFI168:
 2076              	 .cfi_def_cfa_register 13
 2077              	 
 2078 00b4 80BD     	 pop {r7,pc}
 2079              	 .cfi_endproc
 2080              	.LFE320:
 2082 00b6 00BF     	 .section .text.SPI_MASTER_AbortReceive,"ax",%progbits
 2083              	 .align 2
 2084              	 .global SPI_MASTER_AbortReceive
 2085              	 .thumb
 2086              	 .thumb_func
 2088              	SPI_MASTER_AbortReceive:
 2089              	.LFB321:
 808:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 809:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 810:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
 811:../Dave/Generated/SPI_MASTER/spi_master.c ****  * Aborts the ongoing data reception.
 812:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
 813:../Dave/Generated/SPI_MASTER/spi_master.c **** SPI_MASTER_STATUS_t SPI_MASTER_AbortReceive(const SPI_MASTER_t *const handle)
 814:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 2090              	 .loc 3 814 0
 2091              	 .cfi_startproc
 2092              	 
 2093              	 
 2094 0000 80B5     	 push {r7,lr}
 2095              	.LCFI169:
 2096              	 .cfi_def_cfa_offset 8
 2097              	 .cfi_offset 7,-8
 2098              	 .cfi_offset 14,-4
 2099 0002 84B0     	 sub sp,sp,#16
 2100              	.LCFI170:
 2101              	 .cfi_def_cfa_offset 24
 2102 0004 00AF     	 add r7,sp,#0
 2103              	.LCFI171:
 2104              	 .cfi_def_cfa_register 7
 2105 0006 7860     	 str r0,[r7,#4]
 815:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_STATUS_t status;
 816:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 817:../Dave/Generated/SPI_MASTER/spi_master.c ****   status = SPI_MASTER_STATUS_FAILURE;
 2106              	 .loc 3 817 0
 2107 0008 0123     	 movs r3,#1
 2108 000a FB73     	 strb r3,[r7,#15]
 818:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 819:../Dave/Generated/SPI_MASTER/spi_master.c ****   if ((handle->config->receive_mode != SPI_MASTER_TRANSFER_MODE_DIRECT) && (handle->runtime->rx_bus
 2109              	 .loc 3 819 0
 2110 000c 7B68     	 ldr r3,[r7,#4]
 2111 000e 5B68     	 ldr r3,[r3,#4]
 2112 0010 93F88530 	 ldrb r3,[r3,#133]
 2113 0014 022B     	 cmp r3,#2
 2114 0016 34D0     	 beq .L85
 2115              	 .loc 3 819 0 is_stmt 0 discriminator 1
 2116 0018 7B68     	 ldr r3,[r7,#4]
 2117 001a 9B68     	 ldr r3,[r3,#8]
 2118 001c DB7F     	 ldrb r3,[r3,#31]
 2119 001e DBB2     	 uxtb r3,r3
 2120 0020 002B     	 cmp r3,#0
 2121 0022 2ED0     	 beq .L85
 820:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 821:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* Abort if any ongoing transmission w.r.t reception. */
 822:../Dave/Generated/SPI_MASTER/spi_master.c ****     status = SPI_MASTER_AbortTransmit(handle);
 2122              	 .loc 3 822 0 is_stmt 1
 2123 0024 7868     	 ldr r0,[r7,#4]
 2124 0026 FFF7FEFF 	 bl SPI_MASTER_AbortTransmit
 2125 002a 0346     	 mov r3,r0
 2126 002c FB73     	 strb r3,[r7,#15]
 823:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 824:../Dave/Generated/SPI_MASTER/spi_master.c ****     if (status == SPI_MASTER_STATUS_SUCCESS)
 2127              	 .loc 3 824 0
 2128 002e FB7B     	 ldrb r3,[r7,#15]
 2129 0030 002B     	 cmp r3,#0
 2130 0032 24D1     	 bne .L86
 825:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 826:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Reset the user buffer pointer to null */
 827:../Dave/Generated/SPI_MASTER/spi_master.c ****       handle->runtime->rx_busy = false;
 2131              	 .loc 3 827 0
 2132 0034 7B68     	 ldr r3,[r7,#4]
 2133 0036 9B68     	 ldr r3,[r3,#8]
 2134 0038 0022     	 movs r2,#0
 2135 003a DA77     	 strb r2,[r3,#31]
 828:../Dave/Generated/SPI_MASTER/spi_master.c ****       handle->runtime->rx_data = NULL;
 2136              	 .loc 3 828 0
 2137 003c 7B68     	 ldr r3,[r7,#4]
 2138 003e 9B68     	 ldr r3,[r3,#8]
 2139 0040 0022     	 movs r2,#0
 2140 0042 5A61     	 str r2,[r3,#20]
 829:../Dave/Generated/SPI_MASTER/spi_master.c ****       handle->runtime->tx_data_dummy = false;
 2141              	 .loc 3 829 0
 2142 0044 7B68     	 ldr r3,[r7,#4]
 2143 0046 9B68     	 ldr r3,[r3,#8]
 2144 0048 0022     	 movs r2,#0
 2145 004a 83F82120 	 strb r2,[r3,#33]
 830:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Disable the receive interrupts */
 831:../Dave/Generated/SPI_MASTER/spi_master.c ****       if ((uint32_t)handle->config->rx_fifo_size > 0U)
 2146              	 .loc 3 831 0
 2147 004e 7B68     	 ldr r3,[r7,#4]
 2148 0050 5B68     	 ldr r3,[r3,#4]
 2149 0052 93F87D30 	 ldrb r3,[r3,#125]
 2150 0056 002B     	 cmp r3,#0
 2151 0058 07D0     	 beq .L87
 832:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 833:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_USIC_CH_RXFIFO_DisableEvent(handle->channel,(uint32_t)SPI_MASTER_FIFO_RECEIVE_EVENT);
 2152              	 .loc 3 833 0
 2153 005a 7B68     	 ldr r3,[r7,#4]
 2154 005c 1B68     	 ldr r3,[r3]
 2155 005e 1846     	 mov r0,r3
 2156 0060 4FF0C041 	 mov r1,#1610612736
 2157 0064 FFF7FEFF 	 bl XMC_USIC_CH_RXFIFO_DisableEvent
 2158 0068 06E0     	 b .L88
 2159              	.L87:
 834:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 835:../Dave/Generated/SPI_MASTER/spi_master.c ****       else
 836:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 837:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_DMA_RECEIVE_MODE == 1U)
 838:../Dave/Generated/SPI_MASTER/spi_master.c ****         if (handle->config->receive_mode == SPI_MASTER_TRANSFER_MODE_DMA)
 839:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
 840:../Dave/Generated/SPI_MASTER/spi_master.c ****           /* Disable the receive event */
 841:../Dave/Generated/SPI_MASTER/spi_master.c ****           if(XMC_DMA_CH_IsEnabled(handle->global_dma->dma, handle->dma_ch_rx_number))
 842:../Dave/Generated/SPI_MASTER/spi_master.c ****           {
 843:../Dave/Generated/SPI_MASTER/spi_master.c ****             XMC_DMA_CH_Disable(handle->global_dma->dma, handle->dma_ch_rx_number);
 844:../Dave/Generated/SPI_MASTER/spi_master.c ****             while(XMC_DMA_CH_IsEnabled(handle->global_dma->dma, handle->dma_ch_rx_number)==true)
 845:../Dave/Generated/SPI_MASTER/spi_master.c ****             {
 846:../Dave/Generated/SPI_MASTER/spi_master.c ****             }
 847:../Dave/Generated/SPI_MASTER/spi_master.c ****             XMC_SPI_CH_DisableEvent(handle->channel,
 848:../Dave/Generated/SPI_MASTER/spi_master.c ****             (uint32_t)((uint32_t)XMC_USIC_CH_EVENT_STANDARD_RECEIVE | (uint32_t)XMC_USIC_CH_EVENT_A
 849:../Dave/Generated/SPI_MASTER/spi_master.c ****           }
 850:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
 851:../Dave/Generated/SPI_MASTER/spi_master.c ****         else
 852:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 853:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
 854:../Dave/Generated/SPI_MASTER/spi_master.c ****           XMC_SPI_CH_DisableEvent(handle->channel,
 2160              	 .loc 3 854 0
 2161 006a 7B68     	 ldr r3,[r7,#4]
 2162 006c 1B68     	 ldr r3,[r3]
 2163 006e 1846     	 mov r0,r3
 2164 0070 4FF44041 	 mov r1,#49152
 2165 0074 FFF7FEFF 	 bl XMC_SPI_CH_DisableEvent
 2166              	.L88:
 855:../Dave/Generated/SPI_MASTER/spi_master.c ****             (uint32_t)((uint32_t)XMC_USIC_CH_EVENT_STANDARD_RECEIVE | (uint32_t)XMC_USIC_CH_EVENT_A
 856:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
 857:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 858:../Dave/Generated/SPI_MASTER/spi_master.c ****       status = SPI_MASTER_STATUS_SUCCESS;
 2167              	 .loc 3 858 0
 2168 0078 0023     	 movs r3,#0
 2169 007a FB73     	 strb r3,[r7,#15]
 2170 007c 01E0     	 b .L85
 2171              	.L86:
 859:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 860:../Dave/Generated/SPI_MASTER/spi_master.c ****     else
 861:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 862:../Dave/Generated/SPI_MASTER/spi_master.c ****       status = SPI_MASTER_STATUS_FAILURE;
 2172              	 .loc 3 862 0
 2173 007e 0123     	 movs r3,#1
 2174 0080 FB73     	 strb r3,[r7,#15]
 2175              	.L85:
 863:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 864:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 865:../Dave/Generated/SPI_MASTER/spi_master.c ****   return status;
 2176              	 .loc 3 865 0
 2177 0082 FB7B     	 ldrb r3,[r7,#15]
 866:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 2178              	 .loc 3 866 0
 2179 0084 1846     	 mov r0,r3
 2180 0086 1037     	 adds r7,r7,#16
 2181              	.LCFI172:
 2182              	 .cfi_def_cfa_offset 8
 2183 0088 BD46     	 mov sp,r7
 2184              	.LCFI173:
 2185              	 .cfi_def_cfa_register 13
 2186              	 
 2187 008a 80BD     	 pop {r7,pc}
 2188              	 .cfi_endproc
 2189              	.LFE321:
 2191              	 .section .text.SPI_MASTER_AbortTransmit,"ax",%progbits
 2192              	 .align 2
 2193              	 .global SPI_MASTER_AbortTransmit
 2194              	 .thumb
 2195              	 .thumb_func
 2197              	SPI_MASTER_AbortTransmit:
 2198              	.LFB322:
 867:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 868:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
 869:../Dave/Generated/SPI_MASTER/spi_master.c ****  * Aborts the ongoing data transmission.
 870:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
 871:../Dave/Generated/SPI_MASTER/spi_master.c **** SPI_MASTER_STATUS_t SPI_MASTER_AbortTransmit(const SPI_MASTER_t *const handle)
 872:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 2199              	 .loc 3 872 0
 2200              	 .cfi_startproc
 2201              	 
 2202              	 
 2203 0000 80B5     	 push {r7,lr}
 2204              	.LCFI174:
 2205              	 .cfi_def_cfa_offset 8
 2206              	 .cfi_offset 7,-8
 2207              	 .cfi_offset 14,-4
 2208 0002 84B0     	 sub sp,sp,#16
 2209              	.LCFI175:
 2210              	 .cfi_def_cfa_offset 24
 2211 0004 00AF     	 add r7,sp,#0
 2212              	.LCFI176:
 2213              	 .cfi_def_cfa_register 7
 2214 0006 7860     	 str r0,[r7,#4]
 873:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_STATUS_t status;
 874:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 875:../Dave/Generated/SPI_MASTER/spi_master.c ****   status = SPI_MASTER_STATUS_FAILURE;
 2215              	 .loc 3 875 0
 2216 0008 0123     	 movs r3,#1
 2217 000a FB73     	 strb r3,[r7,#15]
 876:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 877:../Dave/Generated/SPI_MASTER/spi_master.c ****   if ((handle->config->transmit_mode != SPI_MASTER_TRANSFER_MODE_DIRECT) && (handle->runtime->tx_bu
 2218              	 .loc 3 877 0
 2219 000c 7B68     	 ldr r3,[r7,#4]
 2220 000e 5B68     	 ldr r3,[r3,#4]
 2221 0010 93F88430 	 ldrb r3,[r3,#132]
 2222 0014 022B     	 cmp r3,#2
 2223 0016 30D0     	 beq .L91
 2224              	 .loc 3 877 0 is_stmt 0 discriminator 1
 2225 0018 7B68     	 ldr r3,[r7,#4]
 2226 001a 9B68     	 ldr r3,[r3,#8]
 2227 001c 93F82030 	 ldrb r3,[r3,#32]
 2228 0020 DBB2     	 uxtb r3,r3
 2229 0022 002B     	 cmp r3,#0
 2230 0024 29D0     	 beq .L91
 878:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 879:../Dave/Generated/SPI_MASTER/spi_master.c ****     /*Reset the user buffer pointer to null*/
 880:../Dave/Generated/SPI_MASTER/spi_master.c ****     handle->runtime->tx_busy = false;
 2231              	 .loc 3 880 0 is_stmt 1
 2232 0026 7B68     	 ldr r3,[r7,#4]
 2233 0028 9B68     	 ldr r3,[r3,#8]
 2234 002a 0022     	 movs r2,#0
 2235 002c 83F82020 	 strb r2,[r3,#32]
 881:../Dave/Generated/SPI_MASTER/spi_master.c ****     handle->runtime->tx_data = NULL;
 2236              	 .loc 3 881 0
 2237 0030 7B68     	 ldr r3,[r7,#4]
 2238 0032 9B68     	 ldr r3,[r3,#8]
 2239 0034 0022     	 movs r2,#0
 2240 0036 9A61     	 str r2,[r3,#24]
 882:../Dave/Generated/SPI_MASTER/spi_master.c ****     handle->runtime->tx_data_dummy = false;
 2241              	 .loc 3 882 0
 2242 0038 7B68     	 ldr r3,[r7,#4]
 2243 003a 9B68     	 ldr r3,[r3,#8]
 2244 003c 0022     	 movs r2,#0
 2245 003e 83F82120 	 strb r2,[r3,#33]
 883:../Dave/Generated/SPI_MASTER/spi_master.c ****     /*Disable the transmit interrupts*/
 884:../Dave/Generated/SPI_MASTER/spi_master.c ****     if ((uint32_t)handle->config->tx_fifo_size > 0U)
 2246              	 .loc 3 884 0
 2247 0042 7B68     	 ldr r3,[r7,#4]
 2248 0044 5B68     	 ldr r3,[r3,#4]
 2249 0046 93F87C30 	 ldrb r3,[r3,#124]
 2250 004a 002B     	 cmp r3,#0
 2251 004c 0CD0     	 beq .L92
 885:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 886:../Dave/Generated/SPI_MASTER/spi_master.c ****       /*Disable the transmit FIFO event*/
 887:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_USIC_CH_TXFIFO_DisableEvent(handle->channel,(uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STAND
 2252              	 .loc 3 887 0
 2253 004e 7B68     	 ldr r3,[r7,#4]
 2254 0050 1B68     	 ldr r3,[r3]
 2255 0052 1846     	 mov r0,r3
 2256 0054 4FF08041 	 mov r1,#1073741824
 2257 0058 FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_DisableEvent
 888:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_USIC_CH_TXFIFO_Flush(handle->channel);
 2258              	 .loc 3 888 0
 2259 005c 7B68     	 ldr r3,[r7,#4]
 2260 005e 1B68     	 ldr r3,[r3]
 2261 0060 1846     	 mov r0,r3
 2262 0062 FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_Flush
 2263 0066 06E0     	 b .L93
 2264              	.L92:
 889:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 890:../Dave/Generated/SPI_MASTER/spi_master.c ****     else
 891:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 892:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_DMA_TRANSMIT_MODE == 1U)
 893:../Dave/Generated/SPI_MASTER/spi_master.c ****       if(handle->config->transmit_mode == SPI_MASTER_TRANSFER_MODE_DMA)
 894:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 895:../Dave/Generated/SPI_MASTER/spi_master.c ****         /*Disable the standard transmit event*/
 896:../Dave/Generated/SPI_MASTER/spi_master.c ****         if(XMC_DMA_CH_IsEnabled(handle->global_dma->dma, handle->dma_ch_tx_number))
 897:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
 898:../Dave/Generated/SPI_MASTER/spi_master.c ****           XMC_DMA_CH_Disable(handle->global_dma->dma, handle->dma_ch_tx_number);
 899:../Dave/Generated/SPI_MASTER/spi_master.c ****           while(XMC_DMA_CH_IsEnabled(handle->global_dma->dma, handle->dma_ch_tx_number)==true)
 900:../Dave/Generated/SPI_MASTER/spi_master.c ****           {
 901:../Dave/Generated/SPI_MASTER/spi_master.c ****           }
 902:../Dave/Generated/SPI_MASTER/spi_master.c ****           XMC_SPI_CH_DisableEvent(handle->channel, (uint32_t)XMC_USIC_CH_EVENT_TRANSMIT_BUFFER);
 903:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
 904:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 905:../Dave/Generated/SPI_MASTER/spi_master.c ****       else
 906:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 907:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 908:../Dave/Generated/SPI_MASTER/spi_master.c ****         /*Disable the standard transmit event*/
 909:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_SPI_CH_DisableEvent(handle->channel, (uint32_t)XMC_USIC_CH_EVENT_TRANSMIT_BUFFER);
 2265              	 .loc 3 909 0
 2266 0068 7B68     	 ldr r3,[r7,#4]
 2267 006a 1B68     	 ldr r3,[r3]
 2268 006c 1846     	 mov r0,r3
 2269 006e 4FF40051 	 mov r1,#8192
 2270 0072 FFF7FEFF 	 bl XMC_SPI_CH_DisableEvent
 2271              	.L93:
 910:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 911:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 912:../Dave/Generated/SPI_MASTER/spi_master.c ****     status = SPI_MASTER_STATUS_SUCCESS;
 2272              	 .loc 3 912 0
 2273 0076 0023     	 movs r3,#0
 2274 0078 FB73     	 strb r3,[r7,#15]
 2275              	.L91:
 913:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 914:../Dave/Generated/SPI_MASTER/spi_master.c ****   return status;
 2276              	 .loc 3 914 0
 2277 007a FB7B     	 ldrb r3,[r7,#15]
 915:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 2278              	 .loc 3 915 0
 2279 007c 1846     	 mov r0,r3
 2280 007e 1037     	 adds r7,r7,#16
 2281              	.LCFI177:
 2282              	 .cfi_def_cfa_offset 8
 2283 0080 BD46     	 mov sp,r7
 2284              	.LCFI178:
 2285              	 .cfi_def_cfa_register 13
 2286              	 
 2287 0082 80BD     	 pop {r7,pc}
 2288              	 .cfi_endproc
 2289              	.LFE322:
 2291              	 .section .text.SPI_MASTER_lReceivePolling,"ax",%progbits
 2292              	 .align 2
 2293              	 .thumb
 2294              	 .thumb_func
 2296              	SPI_MASTER_lReceivePolling:
 2297              	.LFB323:
 916:../Dave/Generated/SPI_MASTER/spi_master.c **** /**************************************************************************************************
 917:../Dave/Generated/SPI_MASTER/spi_master.c **** **                                                Private API definitions                          
 918:../Dave/Generated/SPI_MASTER/spi_master.c **** ***************************************************************************************************
 919:../Dave/Generated/SPI_MASTER/spi_master.c **** #if(SPI_MASTER_INTERRUPT_TRANSMIT_MODE == 1U)
 920:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
 921:../Dave/Generated/SPI_MASTER/spi_master.c ****  * Transmit interrupt handler for the APP.
 922:../Dave/Generated/SPI_MASTER/spi_master.c ****  * This is a common interrupt handling function called for different instances of the APP.
 923:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
 924:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
 925:../Dave/Generated/SPI_MASTER/spi_master.c **** void SPI_MASTER_lTransmitHandler(const SPI_MASTER_t * const handle)
 926:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 927:../Dave/Generated/SPI_MASTER/spi_master.c ****   uint16_t data; /* Data to be loaded into the TBUF */
 928:../Dave/Generated/SPI_MASTER/spi_master.c ****   uint32_t bytes_per_word = SPI_MASTER_1_BYTE_PER_WORD; /* This is to support the word length 8 and
 929:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_RUNTIME_t * runtime_handle = handle->runtime;
 930:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 931:../Dave/Generated/SPI_MASTER/spi_master.c ****   if (handle->runtime->word_length > SPI_MASTER_WORD_LENGTH_8_BIT)
 932:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 933:../Dave/Generated/SPI_MASTER/spi_master.c ****     bytes_per_word = SPI_MASTER_2_BYTES_PER_WORD; /* Word length is 16-bits */
 934:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 935:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 936:../Dave/Generated/SPI_MASTER/spi_master.c ****   if (runtime_handle->tx_data_index < runtime_handle->tx_data_count)
 937:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 938:../Dave/Generated/SPI_MASTER/spi_master.c ****     data = 0U;
 939:../Dave/Generated/SPI_MASTER/spi_master.c ****     /*When Transmit FIFO is enabled*/
 940:../Dave/Generated/SPI_MASTER/spi_master.c ****     if ((uint32_t)handle->config->tx_fifo_size > 0U)
 941:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 942:../Dave/Generated/SPI_MASTER/spi_master.c ****       /*Fill the transmit FIFO */
 943:../Dave/Generated/SPI_MASTER/spi_master.c ****       while (XMC_USIC_CH_TXFIFO_IsFull(handle->channel) == false)
 944:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 945:../Dave/Generated/SPI_MASTER/spi_master.c ****         if (runtime_handle->tx_data_index < runtime_handle->tx_data_count)
 946:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
 947:../Dave/Generated/SPI_MASTER/spi_master.c ****           /*Load the FIFO byte by byte till either FIFO is full or all data is loaded*/
 948:../Dave/Generated/SPI_MASTER/spi_master.c ****           if (runtime_handle->tx_data_dummy == true)
 949:../Dave/Generated/SPI_MASTER/spi_master.c ****           {
 950:../Dave/Generated/SPI_MASTER/spi_master.c ****             XMC_USIC_CH_TXFIFO_PutDataHPCMode(handle->channel, 0xFFFFU, (uint32_t)runtime_handle->s
 951:../Dave/Generated/SPI_MASTER/spi_master.c ****           }
 952:../Dave/Generated/SPI_MASTER/spi_master.c ****           else
 953:../Dave/Generated/SPI_MASTER/spi_master.c ****           {
 954:../Dave/Generated/SPI_MASTER/spi_master.c ****             if(bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
 955:../Dave/Generated/SPI_MASTER/spi_master.c ****             {
 956:../Dave/Generated/SPI_MASTER/spi_master.c ****               data = *((uint16_t*)&runtime_handle->tx_data[runtime_handle->tx_data_index]);
 957:../Dave/Generated/SPI_MASTER/spi_master.c ****             }
 958:../Dave/Generated/SPI_MASTER/spi_master.c ****             else
 959:../Dave/Generated/SPI_MASTER/spi_master.c ****             {
 960:../Dave/Generated/SPI_MASTER/spi_master.c ****               data = runtime_handle->tx_data[runtime_handle->tx_data_index];
 961:../Dave/Generated/SPI_MASTER/spi_master.c ****             }
 962:../Dave/Generated/SPI_MASTER/spi_master.c ****             XMC_USIC_CH_TXFIFO_PutDataHPCMode(handle->channel, data, (uint32_t)runtime_handle->spi_
 963:../Dave/Generated/SPI_MASTER/spi_master.c ****           }
 964:../Dave/Generated/SPI_MASTER/spi_master.c ****           (runtime_handle->tx_data_index)+= bytes_per_word;
 965:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
 966:../Dave/Generated/SPI_MASTER/spi_master.c ****         else
 967:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
 968:../Dave/Generated/SPI_MASTER/spi_master.c ****           break;
 969:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
 970:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 971:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 972:../Dave/Generated/SPI_MASTER/spi_master.c ****     else/*When Transmit FIFO is disabled*/
 973:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 974:../Dave/Generated/SPI_MASTER/spi_master.c ****       if (runtime_handle->tx_data_dummy == true)
 975:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 976:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_USIC_CH_WriteToTBUFTCI(handle->channel, 0xFFFFU, (uint32_t)runtime_handle->spi_master_m
 977:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 978:../Dave/Generated/SPI_MASTER/spi_master.c ****       else
 979:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 980:../Dave/Generated/SPI_MASTER/spi_master.c ****         if(bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
 981:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
 982:../Dave/Generated/SPI_MASTER/spi_master.c ****           data = *((uint16_t*)&runtime_handle->tx_data[runtime_handle->tx_data_index]);
 983:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
 984:../Dave/Generated/SPI_MASTER/spi_master.c ****         else
 985:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
 986:../Dave/Generated/SPI_MASTER/spi_master.c ****           data = runtime_handle->tx_data[runtime_handle->tx_data_index];
 987:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
 988:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_USIC_CH_WriteToTBUFTCI(handle->channel, data, (uint32_t)runtime_handle->spi_master_mode
 989:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 990:../Dave/Generated/SPI_MASTER/spi_master.c ****       (runtime_handle->tx_data_index)+= bytes_per_word;
 991:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 992:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 993:../Dave/Generated/SPI_MASTER/spi_master.c ****   else
 994:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 995:../Dave/Generated/SPI_MASTER/spi_master.c ****     if (XMC_USIC_CH_TXFIFO_IsEmpty(handle->channel) == true)
 996:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 997:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Clear the flag */
 998:../Dave/Generated/SPI_MASTER/spi_master.c ****       if ((uint32_t)handle->config->tx_fifo_size > 0U)
 999:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1000:../Dave/Generated/SPI_MASTER/spi_master.c ****         /* Clear the transmit FIFO event */
1001:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_USIC_CH_TXFIFO_DisableEvent(handle->channel,(uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STA
1002:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1003:../Dave/Generated/SPI_MASTER/spi_master.c ****       else
1004:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1005:../Dave/Generated/SPI_MASTER/spi_master.c ****         /* Clear the standard transmit event */
1006:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_USIC_CH_DisableEvent(handle->channel, (uint32_t)XMC_USIC_CH_EVENT_TRANSMIT_BUFFER);
1007:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1008:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1009:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Wait for the transmit buffer to be free to ensure that all data is transmitted */
1010:../Dave/Generated/SPI_MASTER/spi_master.c ****       while (XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
1011:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1012:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1013:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1014:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1015:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* All data is transmitted */
1016:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->tx_busy = false;
1017:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->tx_data = NULL;
1018:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1019:../Dave/Generated/SPI_MASTER/spi_master.c ****       if ((handle->config->tx_cbhandler != NULL) && (runtime_handle->rx_busy == false))
1020:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1021:../Dave/Generated/SPI_MASTER/spi_master.c ****         /* Execute the callback function provided in the SPI_MASTER APP UI */
1022:../Dave/Generated/SPI_MASTER/spi_master.c ****         handle->config->tx_cbhandler();
1023:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1024:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1025:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1026:../Dave/Generated/SPI_MASTER/spi_master.c **** }
1027:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
1028:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1029:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_INTERRUPT_RECEIVE_MODE == 1U)
1030:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1031:../Dave/Generated/SPI_MASTER/spi_master.c **** SPI_MASTER_STATUS_t SPI_MASTER_lReceiveIRQ(const SPI_MASTER_t *const handle, uint32_t count)
1032:../Dave/Generated/SPI_MASTER/spi_master.c **** {
1033:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1034:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_STATUS_t status;
1035:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_RUNTIME_t * runtime_handle;
1036:../Dave/Generated/SPI_MASTER/spi_master.c ****   uint32_t bytes_per_word = SPI_MASTER_1_BYTE_PER_WORD;; /* This is to support the word length 8 an
1037:../Dave/Generated/SPI_MASTER/spi_master.c ****                                                             Specify the number of bytes for the con
1038:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1039:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle = handle->runtime;
1040:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle->rx_data_index = 0U;
1041:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1042:../Dave/Generated/SPI_MASTER/spi_master.c ****   if (handle->runtime->word_length > SPI_MASTER_WORD_LENGTH_8_BIT)
1043:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1044:../Dave/Generated/SPI_MASTER/spi_master.c ****     bytes_per_word = SPI_MASTER_2_BYTES_PER_WORD; /* Word length is 16-bits */
1045:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1046:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1047:../Dave/Generated/SPI_MASTER/spi_master.c ****   /* If no active reception in progress, obtain the address of data buffer and number of data bytes
1048:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle->rx_data_count = (uint32_t)count << (bytes_per_word - 1U);
1049:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1050:../Dave/Generated/SPI_MASTER/spi_master.c ****   /* Check if FIFO is enabled */
1051:../Dave/Generated/SPI_MASTER/spi_master.c ****   if ((uint32_t)handle->config->rx_fifo_size > 0U)
1052:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1053:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* Clear the receive FIFO */
1054:../Dave/Generated/SPI_MASTER/spi_master.c ****     XMC_USIC_CH_RXFIFO_Flush(handle->channel);
1055:../Dave/Generated/SPI_MASTER/spi_master.c ****     SPI_MASTER_lStdRBUFFlush(handle->channel);
1056:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1057:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* Configure the FIFO trigger limit based on the required data size */
1058:../Dave/Generated/SPI_MASTER/spi_master.c ****     SPI_MASTER_lReconfigureRxFIFO(handle, runtime_handle->rx_data_count);
1059:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1060:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* Enable the receive FIFO events */
1061:../Dave/Generated/SPI_MASTER/spi_master.c ****     XMC_USIC_CH_RXFIFO_EnableEvent(handle->channel,(uint32_t)SPI_MASTER_FIFO_RECEIVE_EVENT);
1062:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1063:../Dave/Generated/SPI_MASTER/spi_master.c ****   else
1064:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1065:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* Flush the RBUF0 and RBUF1 */
1066:../Dave/Generated/SPI_MASTER/spi_master.c ****     SPI_MASTER_lStdRBUFFlush(handle->channel);
1067:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1068:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* Enable the standard receive events */
1069:../Dave/Generated/SPI_MASTER/spi_master.c ****     XMC_USIC_CH_EnableEvent(handle->channel, (uint32_t)SPI_MASTER_RECEIVE_EVENT);
1070:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1071:../Dave/Generated/SPI_MASTER/spi_master.c ****   /* Call the transmit, to receive the data synchronously */
1072:../Dave/Generated/SPI_MASTER/spi_master.c ****   status = SPI_MASTER_Transmit(handle, runtime_handle->tx_data, runtime_handle->tx_data_count);
1073:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1074:../Dave/Generated/SPI_MASTER/spi_master.c ****   return status;
1075:../Dave/Generated/SPI_MASTER/spi_master.c **** }
1076:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1077:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
1078:../Dave/Generated/SPI_MASTER/spi_master.c ****  * Receive interrupt handler for the APP.
1079:../Dave/Generated/SPI_MASTER/spi_master.c ****  * This is a common interrupt handling function for different instances of the SPI_MASTER APP.
1080:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
1081:../Dave/Generated/SPI_MASTER/spi_master.c **** void SPI_MASTER_lReceiveHandler(const SPI_MASTER_t * const handle)
1082:../Dave/Generated/SPI_MASTER/spi_master.c **** {
1083:../Dave/Generated/SPI_MASTER/spi_master.c ****   uint16_t data; /* Data to be loaded into the TBUF */
1084:../Dave/Generated/SPI_MASTER/spi_master.c ****   uint32_t bytes_per_word = SPI_MASTER_1_BYTE_PER_WORD; /* This is to support the word length 8 and
1085:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_RUNTIME_t * runtime_handle = handle->runtime;
1086:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1087:../Dave/Generated/SPI_MASTER/spi_master.c ****   data = 0U;
1088:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1089:../Dave/Generated/SPI_MASTER/spi_master.c ****   if (handle->runtime->word_length > SPI_MASTER_WORD_LENGTH_8_BIT)
1090:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1091:../Dave/Generated/SPI_MASTER/spi_master.c ****     bytes_per_word = SPI_MASTER_2_BYTES_PER_WORD; /* Word length is 16-bits */
1092:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1093:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1094:../Dave/Generated/SPI_MASTER/spi_master.c ****   if ((uint32_t)handle->config->rx_fifo_size > 0U)
1095:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1096:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* read the FIFO */
1097:../Dave/Generated/SPI_MASTER/spi_master.c ****     SPI_MASTER_lFIFORead(handle, bytes_per_word);
1098:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* Reconfigure the RXFIFO trigger limit based on pending receive bytes */
1099:../Dave/Generated/SPI_MASTER/spi_master.c ****     if ((runtime_handle->rx_data_count - runtime_handle->rx_data_index) <= (1UL << (handle->config-
1100:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1101:../Dave/Generated/SPI_MASTER/spi_master.c ****       SPI_MASTER_lReconfigureRxFIFO(handle, (uint32_t)(runtime_handle->rx_data_count - runtime_hand
1102:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1103:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1104:../Dave/Generated/SPI_MASTER/spi_master.c ****   else
1105:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1106:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* When RxFIFO is disabled */
1107:../Dave/Generated/SPI_MASTER/spi_master.c ****     if ((XMC_USIC_CH_GetReceiveBufferStatus(handle->channel) & (uint32_t)XMC_USIC_CH_RBUF_STATUS_DA
1108:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1109:../Dave/Generated/SPI_MASTER/spi_master.c ****       if (runtime_handle->rx_data_index < runtime_handle->rx_data_count)
1110:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1111:../Dave/Generated/SPI_MASTER/spi_master.c ****         data = XMC_SPI_CH_GetReceivedData(handle->channel);
1112:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1113:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->rx_data[runtime_handle->rx_data_index] = (uint8_t)data;
1114:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1115:../Dave/Generated/SPI_MASTER/spi_master.c ****         if (bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
1116:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
1117:../Dave/Generated/SPI_MASTER/spi_master.c ****           runtime_handle->rx_data[runtime_handle->rx_data_index + 1U] = (uint8_t)((uint16_t)data >>
1118:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
1119:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1120:../Dave/Generated/SPI_MASTER/spi_master.c ****         (runtime_handle->rx_data_index)+= bytes_per_word;
1121:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1122:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1123:../Dave/Generated/SPI_MASTER/spi_master.c ****     if ((XMC_USIC_CH_GetReceiveBufferStatus(handle->channel) & (uint32_t)XMC_USIC_CH_RBUF_STATUS_DA
1124:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1125:../Dave/Generated/SPI_MASTER/spi_master.c ****       if (runtime_handle->rx_data_index < runtime_handle->rx_data_count)
1126:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1127:../Dave/Generated/SPI_MASTER/spi_master.c ****         data = XMC_SPI_CH_GetReceivedData(handle->channel);
1128:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1129:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->rx_data[runtime_handle->rx_data_index] = (uint8_t)data;
1130:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1131:../Dave/Generated/SPI_MASTER/spi_master.c ****         if (bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
1132:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
1133:../Dave/Generated/SPI_MASTER/spi_master.c ****           runtime_handle->rx_data[runtime_handle->rx_data_index + 1U] = (uint8_t)((uint16_t)data >>
1134:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
1135:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1136:../Dave/Generated/SPI_MASTER/spi_master.c ****         (runtime_handle->rx_data_index)+= bytes_per_word;
1137:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1138:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1139:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1140:../Dave/Generated/SPI_MASTER/spi_master.c ****     if (runtime_handle->rx_data_index == runtime_handle->rx_data_count)
1141:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1142:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Disable both standard receive and alternative receive FIFO events */
1143:../Dave/Generated/SPI_MASTER/spi_master.c ****       if ((uint32_t)handle->config->rx_fifo_size > 0U)
1144:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1145:../Dave/Generated/SPI_MASTER/spi_master.c ****         /* Enable the receive FIFO events */
1146:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_USIC_CH_RXFIFO_DisableEvent(handle->channel,(uint32_t)SPI_MASTER_FIFO_RECEIVE_EVENT);
1147:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1148:../Dave/Generated/SPI_MASTER/spi_master.c ****       else
1149:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1150:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_SPI_CH_DisableEvent(handle->channel, (uint32_t)SPI_MASTER_RECEIVE_EVENT);
1151:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1152:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Reception complete */
1153:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->rx_busy = false;
1154:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->tx_data_dummy = false;
1155:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->rx_data_dummy = true;
1156:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->rx_data = NULL;
1157:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1158:../Dave/Generated/SPI_MASTER/spi_master.c ****       if (handle->config->rx_cbhandler != NULL)
1159:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1160:../Dave/Generated/SPI_MASTER/spi_master.c ****         /* Execute the 'End of reception' callback function */
1161:../Dave/Generated/SPI_MASTER/spi_master.c ****         handle->config->rx_cbhandler();
1162:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1163:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1164:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1165:../Dave/Generated/SPI_MASTER/spi_master.c **** }
1166:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1167:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
1168:../Dave/Generated/SPI_MASTER/spi_master.c ****  * Read the data from FIFO until it becomes empty.
1169:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
1170:../Dave/Generated/SPI_MASTER/spi_master.c **** void SPI_MASTER_lFIFORead(const SPI_MASTER_t * const handle, const uint32_t bytes_per_word)
1171:../Dave/Generated/SPI_MASTER/spi_master.c **** {
1172:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_RUNTIME_t * runtime_handle;
1173:../Dave/Generated/SPI_MASTER/spi_master.c ****   uint16_t data;
1174:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1175:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle = handle->runtime;
1176:../Dave/Generated/SPI_MASTER/spi_master.c ****   data = 0U;
1177:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1178:../Dave/Generated/SPI_MASTER/spi_master.c ****   /* When Receive FIFO is enabled*/
1179:../Dave/Generated/SPI_MASTER/spi_master.c ****   while (XMC_USIC_CH_RXFIFO_IsEmpty(handle->channel) == false)
1180:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1181:../Dave/Generated/SPI_MASTER/spi_master.c ****     if (runtime_handle->rx_data_index < runtime_handle->rx_data_count)
1182:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1183:../Dave/Generated/SPI_MASTER/spi_master.c ****       data = XMC_SPI_CH_GetReceivedData(handle->channel);
1184:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->rx_data[runtime_handle->rx_data_index] = (uint8_t)data;
1185:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1186:../Dave/Generated/SPI_MASTER/spi_master.c ****       if (bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
1187:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1188:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->rx_data[runtime_handle->rx_data_index + 1U] = (uint8_t)((uint16_t)data >> 8
1189:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1190:../Dave/Generated/SPI_MASTER/spi_master.c ****       (runtime_handle->rx_data_index)+= bytes_per_word;
1191:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1192:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1193:../Dave/Generated/SPI_MASTER/spi_master.c ****     if (runtime_handle->rx_data_index == runtime_handle->rx_data_count)
1194:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1195:../Dave/Generated/SPI_MASTER/spi_master.c ****       /*Reception complete*/
1196:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->rx_busy = false;
1197:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->tx_data_dummy = false;
1198:../Dave/Generated/SPI_MASTER/spi_master.c ****       /*Disable both standard receive and alternative receive FIFO events*/
1199:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_USIC_CH_RXFIFO_DisableEvent(handle->channel,(uint32_t)SPI_MASTER_FIFO_RECEIVE_EVENT);
1200:../Dave/Generated/SPI_MASTER/spi_master.c ****       if (handle->config->rx_cbhandler != NULL)
1201:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1202:../Dave/Generated/SPI_MASTER/spi_master.c ****         /* Execute the 'End of reception' callback function */
1203:../Dave/Generated/SPI_MASTER/spi_master.c ****         handle->config->rx_cbhandler();
1204:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1205:../Dave/Generated/SPI_MASTER/spi_master.c ****       break;
1206:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1207:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1208:../Dave/Generated/SPI_MASTER/spi_master.c **** }
1209:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1210:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
1211:../Dave/Generated/SPI_MASTER/spi_master.c ****  * This function configures the FIFO settings
1212:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
1213:../Dave/Generated/SPI_MASTER/spi_master.c **** static void SPI_MASTER_lReconfigureRxFIFO(const SPI_MASTER_t * const handle, uint32_t data_size)
1214:../Dave/Generated/SPI_MASTER/spi_master.c **** {
1215:../Dave/Generated/SPI_MASTER/spi_master.c ****   uint32_t fifo_size;
1216:../Dave/Generated/SPI_MASTER/spi_master.c ****   uint32_t ret_limit_val;
1217:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1218:../Dave/Generated/SPI_MASTER/spi_master.c ****   if (((uint32_t)handle->config->rx_fifo_size > 0U) && (data_size > 0U))
1219:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1220:../Dave/Generated/SPI_MASTER/spi_master.c **** 	fifo_size = 1UL << (handle->config->rx_fifo_size - 1);
1221:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1222:../Dave/Generated/SPI_MASTER/spi_master.c ****     if (handle->runtime->word_length > SPI_MASTER_WORD_LENGTH_8_BIT)
1223:../Dave/Generated/SPI_MASTER/spi_master.c **** 	{
1224:../Dave/Generated/SPI_MASTER/spi_master.c **** 	  /* Data size is divided by 2, to change the trigger limit according the word length */
1225:../Dave/Generated/SPI_MASTER/spi_master.c **** 	  data_size = (uint32_t)data_size >> 1U;
1226:../Dave/Generated/SPI_MASTER/spi_master.c **** 	}
1227:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1228:../Dave/Generated/SPI_MASTER/spi_master.c **** 	/*If data size is more than FIFO size, configure the limit to the FIFO size*/
1229:../Dave/Generated/SPI_MASTER/spi_master.c **** 	if (data_size <= fifo_size)
1230:../Dave/Generated/SPI_MASTER/spi_master.c **** 	{
1231:../Dave/Generated/SPI_MASTER/spi_master.c **** 	  ret_limit_val = data_size - 1U;
1232:../Dave/Generated/SPI_MASTER/spi_master.c **** 	}
1233:../Dave/Generated/SPI_MASTER/spi_master.c **** 	else
1234:../Dave/Generated/SPI_MASTER/spi_master.c **** 	{
1235:../Dave/Generated/SPI_MASTER/spi_master.c **** 	  ret_limit_val = fifo_size;
1236:../Dave/Generated/SPI_MASTER/spi_master.c **** 	}
1237:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1238:../Dave/Generated/SPI_MASTER/spi_master.c **** 	/*Set the limit value*/
1239:../Dave/Generated/SPI_MASTER/spi_master.c **** 	XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(handle->channel, handle->config->rx_fifo_size, ret_limit_va
1240:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1241:../Dave/Generated/SPI_MASTER/spi_master.c **** }
1242:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
1243:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1244:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_DIRECT_RECEIVE_MODE == 1U)
1245:../Dave/Generated/SPI_MASTER/spi_master.c **** SPI_MASTER_STATUS_t SPI_MASTER_lReceivePolling(const SPI_MASTER_t *const handle, uint32_t count)
1246:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 2298              	 .loc 3 1246 0
 2299              	 .cfi_startproc
 2300              	 
 2301              	 
 2302 0000 90B5     	 push {r4,r7,lr}
 2303              	.LCFI179:
 2304              	 .cfi_def_cfa_offset 12
 2305              	 .cfi_offset 4,-12
 2306              	 .cfi_offset 7,-8
 2307              	 .cfi_offset 14,-4
 2308 0002 87B0     	 sub sp,sp,#28
 2309              	.LCFI180:
 2310              	 .cfi_def_cfa_offset 40
 2311 0004 00AF     	 add r7,sp,#0
 2312              	.LCFI181:
 2313              	 .cfi_def_cfa_register 7
 2314 0006 7860     	 str r0,[r7,#4]
 2315 0008 3960     	 str r1,[r7]
1247:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_RUNTIME_t * runtime_handle;
1248:../Dave/Generated/SPI_MASTER/spi_master.c ****   uint32_t bytes_per_word = SPI_MASTER_1_BYTE_PER_WORD; /* This is to support the word length 8 and
 2316              	 .loc 3 1248 0
 2317 000a 0123     	 movs r3,#1
 2318 000c 7B61     	 str r3,[r7,#20]
1249:../Dave/Generated/SPI_MASTER/spi_master.c ****                                                            Specify the number of bytes for the conf
1250:../Dave/Generated/SPI_MASTER/spi_master.c ****   uint16_t data;
1251:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1252:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle = handle->runtime;
 2319              	 .loc 3 1252 0
 2320 000e 7B68     	 ldr r3,[r7,#4]
 2321 0010 9B68     	 ldr r3,[r3,#8]
 2322 0012 FB60     	 str r3,[r7,#12]
1253:../Dave/Generated/SPI_MASTER/spi_master.c ****   data = 0U;
 2323              	 .loc 3 1253 0
 2324 0014 0023     	 movs r3,#0
 2325 0016 7B82     	 strh r3,[r7,#18]
1254:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle->rx_data_index = 0U;
 2326              	 .loc 3 1254 0
 2327 0018 FB68     	 ldr r3,[r7,#12]
 2328 001a 0022     	 movs r2,#0
 2329 001c 1A61     	 str r2,[r3,#16]
1255:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle->tx_data_index = 0U;
 2330              	 .loc 3 1255 0
 2331 001e FB68     	 ldr r3,[r7,#12]
 2332 0020 0022     	 movs r2,#0
 2333 0022 9A60     	 str r2,[r3,#8]
1256:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1257:../Dave/Generated/SPI_MASTER/spi_master.c ****   if (handle->runtime->word_length > SPI_MASTER_WORD_LENGTH_8_BIT)
 2334              	 .loc 3 1257 0
 2335 0024 7B68     	 ldr r3,[r7,#4]
 2336 0026 9B68     	 ldr r3,[r3,#8]
 2337 0028 1B68     	 ldr r3,[r3]
 2338 002a 082B     	 cmp r3,#8
 2339 002c 01D9     	 bls .L96
1258:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1259:../Dave/Generated/SPI_MASTER/spi_master.c ****     bytes_per_word = SPI_MASTER_2_BYTES_PER_WORD; /* Word length is 16-bits */
 2340              	 .loc 3 1259 0
 2341 002e 0223     	 movs r3,#2
 2342 0030 7B61     	 str r3,[r7,#20]
 2343              	.L96:
1260:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1261:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1262:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle->rx_data_count = (uint32_t)count << (bytes_per_word - 1U);
 2344              	 .loc 3 1262 0
 2345 0032 7B69     	 ldr r3,[r7,#20]
 2346 0034 013B     	 subs r3,r3,#1
 2347 0036 1A46     	 mov r2,r3
 2348 0038 3B68     	 ldr r3,[r7]
 2349 003a 03FA02F2 	 lsl r2,r3,r2
 2350 003e FB68     	 ldr r3,[r7,#12]
 2351 0040 DA60     	 str r2,[r3,#12]
1263:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1264:../Dave/Generated/SPI_MASTER/spi_master.c ****   XMC_SPI_CH_SetTransmitMode(handle->channel, runtime_handle->spi_master_mode);
 2352              	 .loc 3 1264 0
 2353 0042 7B68     	 ldr r3,[r7,#4]
 2354 0044 1A68     	 ldr r2,[r3]
 2355 0046 FB68     	 ldr r3,[r7,#12]
 2356 0048 1B7F     	 ldrb r3,[r3,#28]
 2357 004a DBB2     	 uxtb r3,r3
 2358 004c 1046     	 mov r0,r2
 2359 004e 1946     	 mov r1,r3
 2360 0050 FFF7FEFF 	 bl XMC_SPI_CH_SetTransmitMode
1265:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1266:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* Check if FIFO is enabled */
1267:../Dave/Generated/SPI_MASTER/spi_master.c ****   if ((uint32_t)handle->config->rx_fifo_size > 0U)
 2361              	 .loc 3 1267 0
 2362 0054 7B68     	 ldr r3,[r7,#4]
 2363 0056 5B68     	 ldr r3,[r3,#4]
 2364 0058 93F87D30 	 ldrb r3,[r3,#125]
 2365 005c 002B     	 cmp r3,#0
 2366 005e 00F0D680 	 beq .L97
1268:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1269:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* Clear the receive FIFO */
1270:../Dave/Generated/SPI_MASTER/spi_master.c ****     XMC_USIC_CH_RXFIFO_Flush(handle->channel);
 2367              	 .loc 3 1270 0
 2368 0062 7B68     	 ldr r3,[r7,#4]
 2369 0064 1B68     	 ldr r3,[r3]
 2370 0066 1846     	 mov r0,r3
 2371 0068 FFF7FEFF 	 bl XMC_USIC_CH_RXFIFO_Flush
1271:../Dave/Generated/SPI_MASTER/spi_master.c ****     SPI_MASTER_lStdRBUFFlush(handle->channel);
 2372              	 .loc 3 1271 0
 2373 006c 7B68     	 ldr r3,[r7,#4]
 2374 006e 1B68     	 ldr r3,[r3]
 2375 0070 1846     	 mov r0,r3
 2376 0072 FFF7FEFF 	 bl SPI_MASTER_lStdRBUFFlush
1272:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1273:../Dave/Generated/SPI_MASTER/spi_master.c ****     if (runtime_handle->tx_data_dummy == true)
 2377              	 .loc 3 1273 0
 2378 0076 FB68     	 ldr r3,[r7,#12]
 2379 0078 93F82130 	 ldrb r3,[r3,#33]
 2380 007c DBB2     	 uxtb r3,r3
 2381 007e 002B     	 cmp r3,#0
 2382 0080 0BD0     	 beq .L98
1274:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1275:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_USIC_CH_TXFIFO_PutDataHPCMode(handle->channel, 0xFFFFU, (uint32_t)runtime_handle->spi_mas
 2383              	 .loc 3 1275 0
 2384 0082 7B68     	 ldr r3,[r7,#4]
 2385 0084 1A68     	 ldr r2,[r3]
 2386 0086 FB68     	 ldr r3,[r7,#12]
 2387 0088 1B7F     	 ldrb r3,[r3,#28]
 2388 008a DBB2     	 uxtb r3,r3
 2389 008c 1046     	 mov r0,r2
 2390 008e 4FF6FF71 	 movw r1,#65535
 2391 0092 1A46     	 mov r2,r3
 2392 0094 FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_PutDataHPCMode
 2393 0098 1DE0     	 b .L99
 2394              	.L98:
1276:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1277:../Dave/Generated/SPI_MASTER/spi_master.c ****     else
1278:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1279:../Dave/Generated/SPI_MASTER/spi_master.c ****       if(bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
 2395              	 .loc 3 1279 0
 2396 009a 7B69     	 ldr r3,[r7,#20]
 2397 009c 022B     	 cmp r3,#2
 2398 009e 07D1     	 bne .L100
1280:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1281:../Dave/Generated/SPI_MASTER/spi_master.c ****         data = *((uint16_t*)&runtime_handle->tx_data[runtime_handle->tx_data_index]);
 2399              	 .loc 3 1281 0
 2400 00a0 FB68     	 ldr r3,[r7,#12]
 2401 00a2 9A69     	 ldr r2,[r3,#24]
 2402 00a4 FB68     	 ldr r3,[r7,#12]
 2403 00a6 9B68     	 ldr r3,[r3,#8]
 2404 00a8 1344     	 add r3,r3,r2
 2405 00aa 1B88     	 ldrh r3,[r3]
 2406 00ac 7B82     	 strh r3,[r7,#18]
 2407 00ae 06E0     	 b .L101
 2408              	.L100:
1282:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1283:../Dave/Generated/SPI_MASTER/spi_master.c ****       else
1284:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1285:../Dave/Generated/SPI_MASTER/spi_master.c ****         data = runtime_handle->tx_data[runtime_handle->tx_data_index];
 2409              	 .loc 3 1285 0
 2410 00b0 FB68     	 ldr r3,[r7,#12]
 2411 00b2 9A69     	 ldr r2,[r3,#24]
 2412 00b4 FB68     	 ldr r3,[r7,#12]
 2413 00b6 9B68     	 ldr r3,[r3,#8]
 2414 00b8 1344     	 add r3,r3,r2
 2415 00ba 1B78     	 ldrb r3,[r3]
 2416 00bc 7B82     	 strh r3,[r7,#18]
 2417              	.L101:
1286:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1287:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_USIC_CH_TXFIFO_PutDataHPCMode(handle->channel, data, (uint32_t)runtime_handle->spi_master
 2418              	 .loc 3 1287 0
 2419 00be 7B68     	 ldr r3,[r7,#4]
 2420 00c0 1A68     	 ldr r2,[r3]
 2421 00c2 FB68     	 ldr r3,[r7,#12]
 2422 00c4 1B7F     	 ldrb r3,[r3,#28]
 2423 00c6 DBB2     	 uxtb r3,r3
 2424 00c8 1C46     	 mov r4,r3
 2425 00ca 7B8A     	 ldrh r3,[r7,#18]
 2426 00cc 1046     	 mov r0,r2
 2427 00ce 1946     	 mov r1,r3
 2428 00d0 2246     	 mov r2,r4
 2429 00d2 FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_PutDataHPCMode
 2430              	.L99:
1288:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1289:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1290:../Dave/Generated/SPI_MASTER/spi_master.c ****     (runtime_handle->tx_data_index)+= bytes_per_word;
 2431              	 .loc 3 1290 0
 2432 00d6 FB68     	 ldr r3,[r7,#12]
 2433 00d8 9A68     	 ldr r2,[r3,#8]
 2434 00da 7B69     	 ldr r3,[r7,#20]
 2435 00dc 1A44     	 add r2,r2,r3
 2436 00de FB68     	 ldr r3,[r7,#12]
 2437 00e0 9A60     	 str r2,[r3,#8]
1291:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1292:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1293:../Dave/Generated/SPI_MASTER/spi_master.c ****     while (runtime_handle->tx_data_index < runtime_handle->rx_data_count)
 2438              	 .loc 3 1293 0
 2439 00e2 61E0     	 b .L102
 2440              	.L109:
1294:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1295:../Dave/Generated/SPI_MASTER/spi_master.c ****       if (runtime_handle->tx_data_dummy == true)
 2441              	 .loc 3 1295 0
 2442 00e4 FB68     	 ldr r3,[r7,#12]
 2443 00e6 93F82130 	 ldrb r3,[r3,#33]
 2444 00ea DBB2     	 uxtb r3,r3
 2445 00ec 002B     	 cmp r3,#0
 2446 00ee 0BD0     	 beq .L103
1296:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1297:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_USIC_CH_TXFIFO_PutDataHPCMode(handle->channel, 0xFFFFU, (uint32_t)runtime_handle->spi_m
 2447              	 .loc 3 1297 0
 2448 00f0 7B68     	 ldr r3,[r7,#4]
 2449 00f2 1A68     	 ldr r2,[r3]
 2450 00f4 FB68     	 ldr r3,[r7,#12]
 2451 00f6 1B7F     	 ldrb r3,[r3,#28]
 2452 00f8 DBB2     	 uxtb r3,r3
 2453 00fa 1046     	 mov r0,r2
 2454 00fc 4FF6FF71 	 movw r1,#65535
 2455 0100 1A46     	 mov r2,r3
 2456 0102 FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_PutDataHPCMode
 2457 0106 1DE0     	 b .L104
 2458              	.L103:
1298:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1299:../Dave/Generated/SPI_MASTER/spi_master.c ****       else
1300:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1301:../Dave/Generated/SPI_MASTER/spi_master.c ****         if(bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
 2459              	 .loc 3 1301 0
 2460 0108 7B69     	 ldr r3,[r7,#20]
 2461 010a 022B     	 cmp r3,#2
 2462 010c 07D1     	 bne .L105
1302:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
1303:../Dave/Generated/SPI_MASTER/spi_master.c ****           data = *((uint16_t*)&runtime_handle->tx_data[runtime_handle->tx_data_index]);
 2463              	 .loc 3 1303 0
 2464 010e FB68     	 ldr r3,[r7,#12]
 2465 0110 9A69     	 ldr r2,[r3,#24]
 2466 0112 FB68     	 ldr r3,[r7,#12]
 2467 0114 9B68     	 ldr r3,[r3,#8]
 2468 0116 1344     	 add r3,r3,r2
 2469 0118 1B88     	 ldrh r3,[r3]
 2470 011a 7B82     	 strh r3,[r7,#18]
 2471 011c 06E0     	 b .L106
 2472              	.L105:
1304:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
1305:../Dave/Generated/SPI_MASTER/spi_master.c ****         else
1306:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
1307:../Dave/Generated/SPI_MASTER/spi_master.c ****           data = runtime_handle->tx_data[runtime_handle->tx_data_index];
 2473              	 .loc 3 1307 0
 2474 011e FB68     	 ldr r3,[r7,#12]
 2475 0120 9A69     	 ldr r2,[r3,#24]
 2476 0122 FB68     	 ldr r3,[r7,#12]
 2477 0124 9B68     	 ldr r3,[r3,#8]
 2478 0126 1344     	 add r3,r3,r2
 2479 0128 1B78     	 ldrb r3,[r3]
 2480 012a 7B82     	 strh r3,[r7,#18]
 2481              	.L106:
1308:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
1309:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_USIC_CH_TXFIFO_PutDataHPCMode(handle->channel, data, (uint32_t)runtime_handle->spi_mast
 2482              	 .loc 3 1309 0
 2483 012c 7B68     	 ldr r3,[r7,#4]
 2484 012e 1A68     	 ldr r2,[r3]
 2485 0130 FB68     	 ldr r3,[r7,#12]
 2486 0132 1B7F     	 ldrb r3,[r3,#28]
 2487 0134 DBB2     	 uxtb r3,r3
 2488 0136 1C46     	 mov r4,r3
 2489 0138 7B8A     	 ldrh r3,[r7,#18]
 2490 013a 1046     	 mov r0,r2
 2491 013c 1946     	 mov r1,r3
 2492 013e 2246     	 mov r2,r4
 2493 0140 FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_PutDataHPCMode
 2494              	.L104:
1310:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1311:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1312:../Dave/Generated/SPI_MASTER/spi_master.c ****       while(XMC_USIC_CH_RXFIFO_IsEmpty(handle->channel) == true)
 2495              	 .loc 3 1312 0
 2496 0144 00BF     	 nop
 2497              	.L107:
 2498              	 .loc 3 1312 0 is_stmt 0 discriminator 1
 2499 0146 7B68     	 ldr r3,[r7,#4]
 2500 0148 1B68     	 ldr r3,[r3]
 2501 014a 1846     	 mov r0,r3
 2502 014c FFF7FEFF 	 bl XMC_USIC_CH_RXFIFO_IsEmpty
 2503 0150 0346     	 mov r3,r0
 2504 0152 002B     	 cmp r3,#0
 2505 0154 F7D1     	 bne .L107
1313:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1314:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1315:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1316:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1317:../Dave/Generated/SPI_MASTER/spi_master.c ****       data = XMC_SPI_CH_GetReceivedData(handle->channel);
 2506              	 .loc 3 1317 0 is_stmt 1
 2507 0156 7B68     	 ldr r3,[r7,#4]
 2508 0158 1B68     	 ldr r3,[r3]
 2509 015a 1846     	 mov r0,r3
 2510 015c FFF7FEFF 	 bl XMC_SPI_CH_GetReceivedData
 2511 0160 0346     	 mov r3,r0
 2512 0162 7B82     	 strh r3,[r7,#18]
1318:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1319:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->rx_data[runtime_handle->rx_data_index] = (uint8_t)data;
 2513              	 .loc 3 1319 0
 2514 0164 FB68     	 ldr r3,[r7,#12]
 2515 0166 5A69     	 ldr r2,[r3,#20]
 2516 0168 FB68     	 ldr r3,[r7,#12]
 2517 016a 1B69     	 ldr r3,[r3,#16]
 2518 016c 1344     	 add r3,r3,r2
 2519 016e 7A8A     	 ldrh r2,[r7,#18]
 2520 0170 D2B2     	 uxtb r2,r2
 2521 0172 1A70     	 strb r2,[r3]
1320:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1321:../Dave/Generated/SPI_MASTER/spi_master.c ****       if (bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
 2522              	 .loc 3 1321 0
 2523 0174 7B69     	 ldr r3,[r7,#20]
 2524 0176 022B     	 cmp r3,#2
 2525 0178 0AD1     	 bne .L108
1322:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1323:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->rx_data[runtime_handle->rx_data_index + 1U] = (uint8_t)((uint16_t)data >> 8
 2526              	 .loc 3 1323 0
 2527 017a FB68     	 ldr r3,[r7,#12]
 2528 017c 5A69     	 ldr r2,[r3,#20]
 2529 017e FB68     	 ldr r3,[r7,#12]
 2530 0180 1B69     	 ldr r3,[r3,#16]
 2531 0182 0133     	 adds r3,r3,#1
 2532 0184 1344     	 add r3,r3,r2
 2533 0186 7A8A     	 ldrh r2,[r7,#18]
 2534 0188 120A     	 lsrs r2,r2,#8
 2535 018a 92B2     	 uxth r2,r2
 2536 018c D2B2     	 uxtb r2,r2
 2537 018e 1A70     	 strb r2,[r3]
 2538              	.L108:
1324:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1325:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1326:../Dave/Generated/SPI_MASTER/spi_master.c ****       (runtime_handle->rx_data_index)+= bytes_per_word;
 2539              	 .loc 3 1326 0
 2540 0190 FB68     	 ldr r3,[r7,#12]
 2541 0192 1A69     	 ldr r2,[r3,#16]
 2542 0194 7B69     	 ldr r3,[r7,#20]
 2543 0196 1A44     	 add r2,r2,r3
 2544 0198 FB68     	 ldr r3,[r7,#12]
 2545 019a 1A61     	 str r2,[r3,#16]
1327:../Dave/Generated/SPI_MASTER/spi_master.c ****       (runtime_handle->tx_data_index)+= bytes_per_word;
 2546              	 .loc 3 1327 0
 2547 019c FB68     	 ldr r3,[r7,#12]
 2548 019e 9A68     	 ldr r2,[r3,#8]
 2549 01a0 7B69     	 ldr r3,[r7,#20]
 2550 01a2 1A44     	 add r2,r2,r3
 2551 01a4 FB68     	 ldr r3,[r7,#12]
 2552 01a6 9A60     	 str r2,[r3,#8]
 2553              	.L102:
1293:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 2554              	 .loc 3 1293 0
 2555 01a8 FB68     	 ldr r3,[r7,#12]
 2556 01aa 9A68     	 ldr r2,[r3,#8]
 2557 01ac FB68     	 ldr r3,[r7,#12]
 2558 01ae DB68     	 ldr r3,[r3,#12]
 2559 01b0 9A42     	 cmp r2,r3
 2560 01b2 97D3     	 bcc .L109
1328:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1329:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1330:../Dave/Generated/SPI_MASTER/spi_master.c ****     while(XMC_USIC_CH_RXFIFO_IsEmpty(handle->channel) == true)
 2561              	 .loc 3 1330 0
 2562 01b4 00BF     	 nop
 2563              	.L110:
 2564              	 .loc 3 1330 0 is_stmt 0 discriminator 1
 2565 01b6 7B68     	 ldr r3,[r7,#4]
 2566 01b8 1B68     	 ldr r3,[r3]
 2567 01ba 1846     	 mov r0,r3
 2568 01bc FFF7FEFF 	 bl XMC_USIC_CH_RXFIFO_IsEmpty
 2569 01c0 0346     	 mov r3,r0
 2570 01c2 002B     	 cmp r3,#0
 2571 01c4 F7D1     	 bne .L110
1331:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1332:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1333:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1334:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1335:../Dave/Generated/SPI_MASTER/spi_master.c ****     data = XMC_SPI_CH_GetReceivedData(handle->channel);
 2572              	 .loc 3 1335 0 is_stmt 1
 2573 01c6 7B68     	 ldr r3,[r7,#4]
 2574 01c8 1B68     	 ldr r3,[r3]
 2575 01ca 1846     	 mov r0,r3
 2576 01cc FFF7FEFF 	 bl XMC_SPI_CH_GetReceivedData
 2577 01d0 0346     	 mov r3,r0
 2578 01d2 7B82     	 strh r3,[r7,#18]
1336:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1337:../Dave/Generated/SPI_MASTER/spi_master.c ****     runtime_handle->rx_data[runtime_handle->rx_data_index] = (uint8_t)data;
 2579              	 .loc 3 1337 0
 2580 01d4 FB68     	 ldr r3,[r7,#12]
 2581 01d6 5A69     	 ldr r2,[r3,#20]
 2582 01d8 FB68     	 ldr r3,[r7,#12]
 2583 01da 1B69     	 ldr r3,[r3,#16]
 2584 01dc 1344     	 add r3,r3,r2
 2585 01de 7A8A     	 ldrh r2,[r7,#18]
 2586 01e0 D2B2     	 uxtb r2,r2
 2587 01e2 1A70     	 strb r2,[r3]
1338:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1339:../Dave/Generated/SPI_MASTER/spi_master.c ****     if (bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
 2588              	 .loc 3 1339 0
 2589 01e4 7B69     	 ldr r3,[r7,#20]
 2590 01e6 022B     	 cmp r3,#2
 2591 01e8 0AD1     	 bne .L111
1340:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1341:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->rx_data[runtime_handle->rx_data_index + 1U] = (uint8_t)((uint16_t)data >> 8);
 2592              	 .loc 3 1341 0
 2593 01ea FB68     	 ldr r3,[r7,#12]
 2594 01ec 5A69     	 ldr r2,[r3,#20]
 2595 01ee FB68     	 ldr r3,[r7,#12]
 2596 01f0 1B69     	 ldr r3,[r3,#16]
 2597 01f2 0133     	 adds r3,r3,#1
 2598 01f4 1344     	 add r3,r3,r2
 2599 01f6 7A8A     	 ldrh r2,[r7,#18]
 2600 01f8 120A     	 lsrs r2,r2,#8
 2601 01fa 92B2     	 uxth r2,r2
 2602 01fc D2B2     	 uxtb r2,r2
 2603 01fe 1A70     	 strb r2,[r3]
 2604              	.L111:
1342:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1343:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1344:../Dave/Generated/SPI_MASTER/spi_master.c ****     XMC_USIC_CH_RXFIFO_ClearEvent(handle->channel, SPI_MASTER_FIFO_RECEIVE_INDICATION_FLAG);
 2605              	 .loc 3 1344 0
 2606 0200 7B68     	 ldr r3,[r7,#4]
 2607 0202 1B68     	 ldr r3,[r3]
 2608 0204 1846     	 mov r0,r3
 2609 0206 0521     	 movs r1,#5
 2610 0208 FFF7FEFF 	 bl XMC_USIC_CH_RXFIFO_ClearEvent
 2611 020c E9E0     	 b .L112
 2612              	.L97:
1345:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1346:../Dave/Generated/SPI_MASTER/spi_master.c ****   else
1347:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1348:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* Flush the RBUF0 and RBUF1 */
1349:../Dave/Generated/SPI_MASTER/spi_master.c ****     SPI_MASTER_lStdRBUFFlush(handle->channel);
 2613              	 .loc 3 1349 0
 2614 020e 7B68     	 ldr r3,[r7,#4]
 2615 0210 1B68     	 ldr r3,[r3]
 2616 0212 1846     	 mov r0,r3
 2617 0214 FFF7FEFF 	 bl SPI_MASTER_lStdRBUFFlush
1350:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1351:../Dave/Generated/SPI_MASTER/spi_master.c ****     while((uint32_t)XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == (uint32_t)XMC_USIC_CH_T
 2618              	 .loc 3 1351 0
 2619 0218 00BF     	 nop
 2620              	.L113:
 2621              	 .loc 3 1351 0 is_stmt 0 discriminator 1
 2622 021a 7B68     	 ldr r3,[r7,#4]
 2623 021c 1B68     	 ldr r3,[r3]
 2624 021e 1846     	 mov r0,r3
 2625 0220 FFF7FEFF 	 bl XMC_USIC_CH_GetTransmitBufferStatus
 2626 0224 0346     	 mov r3,r0
 2627 0226 802B     	 cmp r3,#128
 2628 0228 F7D0     	 beq .L113
1352:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1353:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1354:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1355:../Dave/Generated/SPI_MASTER/spi_master.c ****     if (runtime_handle->tx_data_dummy == true)
 2629              	 .loc 3 1355 0 is_stmt 1
 2630 022a FB68     	 ldr r3,[r7,#12]
 2631 022c 93F82130 	 ldrb r3,[r3,#33]
 2632 0230 DBB2     	 uxtb r3,r3
 2633 0232 002B     	 cmp r3,#0
 2634 0234 0BD0     	 beq .L114
1356:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1357:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_USIC_CH_WriteToTBUFTCI(handle->channel, 0xFFFFU, (uint32_t)runtime_handle->spi_master_mod
 2635              	 .loc 3 1357 0
 2636 0236 7B68     	 ldr r3,[r7,#4]
 2637 0238 1A68     	 ldr r2,[r3]
 2638 023a FB68     	 ldr r3,[r7,#12]
 2639 023c 1B7F     	 ldrb r3,[r3,#28]
 2640 023e DBB2     	 uxtb r3,r3
 2641 0240 1046     	 mov r0,r2
 2642 0242 4FF6FF71 	 movw r1,#65535
 2643 0246 1A46     	 mov r2,r3
 2644 0248 FFF7FEFF 	 bl XMC_USIC_CH_WriteToTBUFTCI
 2645 024c 1DE0     	 b .L115
 2646              	.L114:
1358:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1359:../Dave/Generated/SPI_MASTER/spi_master.c ****     else
1360:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1361:../Dave/Generated/SPI_MASTER/spi_master.c ****       if(bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
 2647              	 .loc 3 1361 0
 2648 024e 7B69     	 ldr r3,[r7,#20]
 2649 0250 022B     	 cmp r3,#2
 2650 0252 07D1     	 bne .L116
1362:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1363:../Dave/Generated/SPI_MASTER/spi_master.c ****         data = *((uint16_t*)&runtime_handle->tx_data[runtime_handle->tx_data_index]);
 2651              	 .loc 3 1363 0
 2652 0254 FB68     	 ldr r3,[r7,#12]
 2653 0256 9A69     	 ldr r2,[r3,#24]
 2654 0258 FB68     	 ldr r3,[r7,#12]
 2655 025a 9B68     	 ldr r3,[r3,#8]
 2656 025c 1344     	 add r3,r3,r2
 2657 025e 1B88     	 ldrh r3,[r3]
 2658 0260 7B82     	 strh r3,[r7,#18]
 2659 0262 06E0     	 b .L117
 2660              	.L116:
1364:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1365:../Dave/Generated/SPI_MASTER/spi_master.c ****       else
1366:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1367:../Dave/Generated/SPI_MASTER/spi_master.c ****         data = runtime_handle->tx_data[runtime_handle->tx_data_index];
 2661              	 .loc 3 1367 0
 2662 0264 FB68     	 ldr r3,[r7,#12]
 2663 0266 9A69     	 ldr r2,[r3,#24]
 2664 0268 FB68     	 ldr r3,[r7,#12]
 2665 026a 9B68     	 ldr r3,[r3,#8]
 2666 026c 1344     	 add r3,r3,r2
 2667 026e 1B78     	 ldrb r3,[r3]
 2668 0270 7B82     	 strh r3,[r7,#18]
 2669              	.L117:
1368:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1369:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_USIC_CH_WriteToTBUFTCI(handle->channel, data, (uint32_t)runtime_handle->spi_master_mode);
 2670              	 .loc 3 1369 0
 2671 0272 7B68     	 ldr r3,[r7,#4]
 2672 0274 1A68     	 ldr r2,[r3]
 2673 0276 FB68     	 ldr r3,[r7,#12]
 2674 0278 1B7F     	 ldrb r3,[r3,#28]
 2675 027a DBB2     	 uxtb r3,r3
 2676 027c 1C46     	 mov r4,r3
 2677 027e 7B8A     	 ldrh r3,[r7,#18]
 2678 0280 1046     	 mov r0,r2
 2679 0282 1946     	 mov r1,r3
 2680 0284 2246     	 mov r2,r4
 2681 0286 FFF7FEFF 	 bl XMC_USIC_CH_WriteToTBUFTCI
 2682              	.L115:
1370:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1371:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1372:../Dave/Generated/SPI_MASTER/spi_master.c ****     (runtime_handle->tx_data_index)+= bytes_per_word;
 2683              	 .loc 3 1372 0
 2684 028a FB68     	 ldr r3,[r7,#12]
 2685 028c 9A68     	 ldr r2,[r3,#8]
 2686 028e 7B69     	 ldr r3,[r7,#20]
 2687 0290 1A44     	 add r2,r2,r3
 2688 0292 FB68     	 ldr r3,[r7,#12]
 2689 0294 9A60     	 str r2,[r3,#8]
1373:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1374:../Dave/Generated/SPI_MASTER/spi_master.c ****     while (runtime_handle->tx_data_index < runtime_handle->rx_data_count)
 2690              	 .loc 3 1374 0
 2691 0296 71E0     	 b .L118
 2692              	.L126:
1375:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1376:../Dave/Generated/SPI_MASTER/spi_master.c ****       while((uint32_t)XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == (uint32_t)XMC_USIC_CH
 2693              	 .loc 3 1376 0
 2694 0298 00BF     	 nop
 2695              	.L119:
 2696              	 .loc 3 1376 0 is_stmt 0 discriminator 1
 2697 029a 7B68     	 ldr r3,[r7,#4]
 2698 029c 1B68     	 ldr r3,[r3]
 2699 029e 1846     	 mov r0,r3
 2700 02a0 FFF7FEFF 	 bl XMC_USIC_CH_GetTransmitBufferStatus
 2701 02a4 0346     	 mov r3,r0
 2702 02a6 802B     	 cmp r3,#128
 2703 02a8 F7D0     	 beq .L119
1377:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1378:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1379:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1380:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1381:../Dave/Generated/SPI_MASTER/spi_master.c ****       if (runtime_handle->tx_data_dummy == true)
 2704              	 .loc 3 1381 0 is_stmt 1
 2705 02aa FB68     	 ldr r3,[r7,#12]
 2706 02ac 93F82130 	 ldrb r3,[r3,#33]
 2707 02b0 DBB2     	 uxtb r3,r3
 2708 02b2 002B     	 cmp r3,#0
 2709 02b4 0BD0     	 beq .L120
1382:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1383:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_USIC_CH_WriteToTBUFTCI(handle->channel, 0xFFFFU, (uint32_t)runtime_handle->spi_master_m
 2710              	 .loc 3 1383 0
 2711 02b6 7B68     	 ldr r3,[r7,#4]
 2712 02b8 1A68     	 ldr r2,[r3]
 2713 02ba FB68     	 ldr r3,[r7,#12]
 2714 02bc 1B7F     	 ldrb r3,[r3,#28]
 2715 02be DBB2     	 uxtb r3,r3
 2716 02c0 1046     	 mov r0,r2
 2717 02c2 4FF6FF71 	 movw r1,#65535
 2718 02c6 1A46     	 mov r2,r3
 2719 02c8 FFF7FEFF 	 bl XMC_USIC_CH_WriteToTBUFTCI
 2720 02cc 1DE0     	 b .L121
 2721              	.L120:
1384:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1385:../Dave/Generated/SPI_MASTER/spi_master.c ****       else
1386:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1387:../Dave/Generated/SPI_MASTER/spi_master.c ****         if(bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
 2722              	 .loc 3 1387 0
 2723 02ce 7B69     	 ldr r3,[r7,#20]
 2724 02d0 022B     	 cmp r3,#2
 2725 02d2 07D1     	 bne .L122
1388:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
1389:../Dave/Generated/SPI_MASTER/spi_master.c ****           data = *((uint16_t*)&runtime_handle->tx_data[runtime_handle->tx_data_index]);
 2726              	 .loc 3 1389 0
 2727 02d4 FB68     	 ldr r3,[r7,#12]
 2728 02d6 9A69     	 ldr r2,[r3,#24]
 2729 02d8 FB68     	 ldr r3,[r7,#12]
 2730 02da 9B68     	 ldr r3,[r3,#8]
 2731 02dc 1344     	 add r3,r3,r2
 2732 02de 1B88     	 ldrh r3,[r3]
 2733 02e0 7B82     	 strh r3,[r7,#18]
 2734 02e2 06E0     	 b .L123
 2735              	.L122:
1390:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
1391:../Dave/Generated/SPI_MASTER/spi_master.c ****         else
1392:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
1393:../Dave/Generated/SPI_MASTER/spi_master.c ****           data = runtime_handle->tx_data[runtime_handle->tx_data_index];
 2736              	 .loc 3 1393 0
 2737 02e4 FB68     	 ldr r3,[r7,#12]
 2738 02e6 9A69     	 ldr r2,[r3,#24]
 2739 02e8 FB68     	 ldr r3,[r7,#12]
 2740 02ea 9B68     	 ldr r3,[r3,#8]
 2741 02ec 1344     	 add r3,r3,r2
 2742 02ee 1B78     	 ldrb r3,[r3]
 2743 02f0 7B82     	 strh r3,[r7,#18]
 2744              	.L123:
1394:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
1395:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_USIC_CH_WriteToTBUFTCI(handle->channel, data, (uint32_t)runtime_handle->spi_master_mode
 2745              	 .loc 3 1395 0
 2746 02f2 7B68     	 ldr r3,[r7,#4]
 2747 02f4 1A68     	 ldr r2,[r3]
 2748 02f6 FB68     	 ldr r3,[r7,#12]
 2749 02f8 1B7F     	 ldrb r3,[r3,#28]
 2750 02fa DBB2     	 uxtb r3,r3
 2751 02fc 1C46     	 mov r4,r3
 2752 02fe 7B8A     	 ldrh r3,[r7,#18]
 2753 0300 1046     	 mov r0,r2
 2754 0302 1946     	 mov r1,r3
 2755 0304 2246     	 mov r2,r4
 2756 0306 FFF7FEFF 	 bl XMC_USIC_CH_WriteToTBUFTCI
 2757              	.L121:
1396:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1397:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1398:../Dave/Generated/SPI_MASTER/spi_master.c ****       while (XMC_USIC_CH_GetReceiveBufferStatus(handle->channel) == 0U)
 2758              	 .loc 3 1398 0
 2759 030a 00BF     	 nop
 2760              	.L124:
 2761              	 .loc 3 1398 0 is_stmt 0 discriminator 1
 2762 030c 7B68     	 ldr r3,[r7,#4]
 2763 030e 1B68     	 ldr r3,[r3]
 2764 0310 1846     	 mov r0,r3
 2765 0312 FFF7FEFF 	 bl XMC_USIC_CH_GetReceiveBufferStatus
 2766 0316 0346     	 mov r3,r0
 2767 0318 002B     	 cmp r3,#0
 2768 031a F7D0     	 beq .L124
1399:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1400:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1401:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1402:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1403:../Dave/Generated/SPI_MASTER/spi_master.c ****       data = XMC_SPI_CH_GetReceivedData(handle->channel);
 2769              	 .loc 3 1403 0 is_stmt 1
 2770 031c 7B68     	 ldr r3,[r7,#4]
 2771 031e 1B68     	 ldr r3,[r3]
 2772 0320 1846     	 mov r0,r3
 2773 0322 FFF7FEFF 	 bl XMC_SPI_CH_GetReceivedData
 2774 0326 0346     	 mov r3,r0
 2775 0328 7B82     	 strh r3,[r7,#18]
1404:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1405:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->rx_data[runtime_handle->rx_data_index] = (uint8_t)data;
 2776              	 .loc 3 1405 0
 2777 032a FB68     	 ldr r3,[r7,#12]
 2778 032c 5A69     	 ldr r2,[r3,#20]
 2779 032e FB68     	 ldr r3,[r7,#12]
 2780 0330 1B69     	 ldr r3,[r3,#16]
 2781 0332 1344     	 add r3,r3,r2
 2782 0334 7A8A     	 ldrh r2,[r7,#18]
 2783 0336 D2B2     	 uxtb r2,r2
 2784 0338 1A70     	 strb r2,[r3]
1406:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1407:../Dave/Generated/SPI_MASTER/spi_master.c ****       if (bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
 2785              	 .loc 3 1407 0
 2786 033a 7B69     	 ldr r3,[r7,#20]
 2787 033c 022B     	 cmp r3,#2
 2788 033e 0AD1     	 bne .L125
1408:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1409:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->rx_data[runtime_handle->rx_data_index + 1U] = (uint8_t)((uint16_t)data >> 8
 2789              	 .loc 3 1409 0
 2790 0340 FB68     	 ldr r3,[r7,#12]
 2791 0342 5A69     	 ldr r2,[r3,#20]
 2792 0344 FB68     	 ldr r3,[r7,#12]
 2793 0346 1B69     	 ldr r3,[r3,#16]
 2794 0348 0133     	 adds r3,r3,#1
 2795 034a 1344     	 add r3,r3,r2
 2796 034c 7A8A     	 ldrh r2,[r7,#18]
 2797 034e 120A     	 lsrs r2,r2,#8
 2798 0350 92B2     	 uxth r2,r2
 2799 0352 D2B2     	 uxtb r2,r2
 2800 0354 1A70     	 strb r2,[r3]
 2801              	.L125:
1410:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1411:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1412:../Dave/Generated/SPI_MASTER/spi_master.c ****       (runtime_handle->rx_data_index)+= bytes_per_word;
 2802              	 .loc 3 1412 0
 2803 0356 FB68     	 ldr r3,[r7,#12]
 2804 0358 1A69     	 ldr r2,[r3,#16]
 2805 035a 7B69     	 ldr r3,[r7,#20]
 2806 035c 1A44     	 add r2,r2,r3
 2807 035e FB68     	 ldr r3,[r7,#12]
 2808 0360 1A61     	 str r2,[r3,#16]
1413:../Dave/Generated/SPI_MASTER/spi_master.c ****       (runtime_handle->tx_data_index)+= bytes_per_word;
 2809              	 .loc 3 1413 0
 2810 0362 FB68     	 ldr r3,[r7,#12]
 2811 0364 9A68     	 ldr r2,[r3,#8]
 2812 0366 7B69     	 ldr r3,[r7,#20]
 2813 0368 1A44     	 add r2,r2,r3
 2814 036a FB68     	 ldr r3,[r7,#12]
 2815 036c 9A60     	 str r2,[r3,#8]
1414:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1415:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_SPI_CH_ClearStatusFlag(handle->channel, SPI_MASTER_RECEIVE_INDICATION_FLAG);
 2816              	 .loc 3 1415 0
 2817 036e 7B68     	 ldr r3,[r7,#4]
 2818 0370 1B68     	 ldr r3,[r3]
 2819 0372 1846     	 mov r0,r3
 2820 0374 4FF44041 	 mov r1,#49152
 2821 0378 FFF7FEFF 	 bl XMC_SPI_CH_ClearStatusFlag
 2822              	.L118:
1374:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 2823              	 .loc 3 1374 0
 2824 037c FB68     	 ldr r3,[r7,#12]
 2825 037e 9A68     	 ldr r2,[r3,#8]
 2826 0380 FB68     	 ldr r3,[r7,#12]
 2827 0382 DB68     	 ldr r3,[r3,#12]
 2828 0384 9A42     	 cmp r2,r3
 2829 0386 87D3     	 bcc .L126
1416:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1417:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1418:../Dave/Generated/SPI_MASTER/spi_master.c ****     while (XMC_USIC_CH_GetReceiveBufferStatus(handle->channel) == 0U)
 2830              	 .loc 3 1418 0
 2831 0388 00BF     	 nop
 2832              	.L127:
 2833              	 .loc 3 1418 0 is_stmt 0 discriminator 1
 2834 038a 7B68     	 ldr r3,[r7,#4]
 2835 038c 1B68     	 ldr r3,[r3]
 2836 038e 1846     	 mov r0,r3
 2837 0390 FFF7FEFF 	 bl XMC_USIC_CH_GetReceiveBufferStatus
 2838 0394 0346     	 mov r3,r0
 2839 0396 002B     	 cmp r3,#0
 2840 0398 F7D0     	 beq .L127
1419:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1420:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1421:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1422:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1423:../Dave/Generated/SPI_MASTER/spi_master.c ****     data = XMC_SPI_CH_GetReceivedData(handle->channel);
 2841              	 .loc 3 1423 0 is_stmt 1
 2842 039a 7B68     	 ldr r3,[r7,#4]
 2843 039c 1B68     	 ldr r3,[r3]
 2844 039e 1846     	 mov r0,r3
 2845 03a0 FFF7FEFF 	 bl XMC_SPI_CH_GetReceivedData
 2846 03a4 0346     	 mov r3,r0
 2847 03a6 7B82     	 strh r3,[r7,#18]
1424:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1425:../Dave/Generated/SPI_MASTER/spi_master.c ****     runtime_handle->rx_data[runtime_handle->rx_data_index] = (uint8_t)data;
 2848              	 .loc 3 1425 0
 2849 03a8 FB68     	 ldr r3,[r7,#12]
 2850 03aa 5A69     	 ldr r2,[r3,#20]
 2851 03ac FB68     	 ldr r3,[r7,#12]
 2852 03ae 1B69     	 ldr r3,[r3,#16]
 2853 03b0 1344     	 add r3,r3,r2
 2854 03b2 7A8A     	 ldrh r2,[r7,#18]
 2855 03b4 D2B2     	 uxtb r2,r2
 2856 03b6 1A70     	 strb r2,[r3]
1426:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1427:../Dave/Generated/SPI_MASTER/spi_master.c ****     if (bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
 2857              	 .loc 3 1427 0
 2858 03b8 7B69     	 ldr r3,[r7,#20]
 2859 03ba 022B     	 cmp r3,#2
 2860 03bc 0AD1     	 bne .L128
1428:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1429:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->rx_data[runtime_handle->rx_data_index + 1U] = (uint8_t)((uint16_t)data >> 8);
 2861              	 .loc 3 1429 0
 2862 03be FB68     	 ldr r3,[r7,#12]
 2863 03c0 5A69     	 ldr r2,[r3,#20]
 2864 03c2 FB68     	 ldr r3,[r7,#12]
 2865 03c4 1B69     	 ldr r3,[r3,#16]
 2866 03c6 0133     	 adds r3,r3,#1
 2867 03c8 1344     	 add r3,r3,r2
 2868 03ca 7A8A     	 ldrh r2,[r7,#18]
 2869 03cc 120A     	 lsrs r2,r2,#8
 2870 03ce 92B2     	 uxth r2,r2
 2871 03d0 D2B2     	 uxtb r2,r2
 2872 03d2 1A70     	 strb r2,[r3]
 2873              	.L128:
1430:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1431:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1432:../Dave/Generated/SPI_MASTER/spi_master.c ****     XMC_SPI_CH_ClearStatusFlag(handle->channel, SPI_MASTER_RECEIVE_INDICATION_FLAG);
 2874              	 .loc 3 1432 0
 2875 03d4 7B68     	 ldr r3,[r7,#4]
 2876 03d6 1B68     	 ldr r3,[r3]
 2877 03d8 1846     	 mov r0,r3
 2878 03da 4FF44041 	 mov r1,#49152
 2879 03de FFF7FEFF 	 bl XMC_SPI_CH_ClearStatusFlag
 2880              	.L112:
1433:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1434:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle->rx_data_count = 0U;
 2881              	 .loc 3 1434 0
 2882 03e2 FB68     	 ldr r3,[r7,#12]
 2883 03e4 0022     	 movs r2,#0
 2884 03e6 DA60     	 str r2,[r3,#12]
1435:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle->rx_data_index = 0U;
 2885              	 .loc 3 1435 0
 2886 03e8 FB68     	 ldr r3,[r7,#12]
 2887 03ea 0022     	 movs r2,#0
 2888 03ec 1A61     	 str r2,[r3,#16]
1436:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle->tx_data_index = 0U;
 2889              	 .loc 3 1436 0
 2890 03ee FB68     	 ldr r3,[r7,#12]
 2891 03f0 0022     	 movs r2,#0
 2892 03f2 9A60     	 str r2,[r3,#8]
1437:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1438:../Dave/Generated/SPI_MASTER/spi_master.c ****   return SPI_MASTER_STATUS_SUCCESS;
 2893              	 .loc 3 1438 0
 2894 03f4 0023     	 movs r3,#0
1439:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 2895              	 .loc 3 1439 0
 2896 03f6 1846     	 mov r0,r3
 2897 03f8 1C37     	 adds r7,r7,#28
 2898              	.LCFI182:
 2899              	 .cfi_def_cfa_offset 12
 2900 03fa BD46     	 mov sp,r7
 2901              	.LCFI183:
 2902              	 .cfi_def_cfa_register 13
 2903              	 
 2904 03fc 90BD     	 pop {r4,r7,pc}
 2905              	 .cfi_endproc
 2906              	.LFE323:
 2908 03fe 00BF     	 .section .text.SPI_MASTER_lStdRBUFFlush,"ax",%progbits
 2909              	 .align 2
 2910              	 .thumb
 2911              	 .thumb_func
 2913              	SPI_MASTER_lStdRBUFFlush:
 2914              	.LFB324:
1440:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
1441:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1442:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_DMA_RECEIVE_MODE == 1U)
1443:../Dave/Generated/SPI_MASTER/spi_master.c **** SPI_MASTER_STATUS_t SPI_MASTER_lReceiveDMA(const SPI_MASTER_t *const handle, uint32_t block_size)
1444:../Dave/Generated/SPI_MASTER/spi_master.c **** {
1445:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_STATUS_t status;
1446:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_RUNTIME_t * runtime_handle;
1447:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1448:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle = handle->runtime;
1449:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle->rx_data_index = 0U;
1450:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle->rx_data_count = (uint32_t)block_size;
1451:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1452:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_lStdRBUFFlush(handle->channel);
1453:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1454:../Dave/Generated/SPI_MASTER/spi_master.c ****   XMC_SPI_CH_EnableEvent(handle->channel, (uint32_t)SPI_MASTER_RECEIVE_EVENT);
1455:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1456:../Dave/Generated/SPI_MASTER/spi_master.c ****   XMC_DMA_CH_SetBlockSize(handle->global_dma->dma, handle->dma_ch_rx_number, runtime_handle->rx_dat
1457:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1458:../Dave/Generated/SPI_MASTER/spi_master.c ****   XMC_DMA_CH_SetSourceAddress(handle->global_dma->dma,
1459:../Dave/Generated/SPI_MASTER/spi_master.c ****                               handle->dma_ch_rx_number,
1460:../Dave/Generated/SPI_MASTER/spi_master.c ****                               (uint32_t)&(handle->channel->RBUF));
1461:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1462:../Dave/Generated/SPI_MASTER/spi_master.c ****   XMC_DMA_CH_SetDestinationAddress(handle->global_dma->dma, handle->dma_ch_rx_number, (uint32_t)run
1463:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1464:../Dave/Generated/SPI_MASTER/spi_master.c ****   status = SPI_MASTER_STATUS_SUCCESS;
1465:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1466:../Dave/Generated/SPI_MASTER/spi_master.c ****   XMC_DMA_CH_Enable(handle->global_dma->dma, handle->dma_ch_rx_number);
1467:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1468:../Dave/Generated/SPI_MASTER/spi_master.c ****   /* Call the transmit, to receive the data synchronously */
1469:../Dave/Generated/SPI_MASTER/spi_master.c ****   status = SPI_MASTER_Transmit(handle, runtime_handle->tx_data, runtime_handle->tx_data_count);
1470:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1471:../Dave/Generated/SPI_MASTER/spi_master.c ****   return status;
1472:../Dave/Generated/SPI_MASTER/spi_master.c **** }
1473:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
1474:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1475:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
1476:../Dave/Generated/SPI_MASTER/spi_master.c ****  * Clears the receive buffers
1477:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
1478:../Dave/Generated/SPI_MASTER/spi_master.c **** static void SPI_MASTER_lStdRBUFFlush(XMC_USIC_CH_t *const channel)
1479:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 2915              	 .loc 3 1479 0
 2916              	 .cfi_startproc
 2917              	 
 2918              	 
 2919 0000 80B5     	 push {r7,lr}
 2920              	.LCFI184:
 2921              	 .cfi_def_cfa_offset 8
 2922              	 .cfi_offset 7,-8
 2923              	 .cfi_offset 14,-4
 2924 0002 82B0     	 sub sp,sp,#8
 2925              	.LCFI185:
 2926              	 .cfi_def_cfa_offset 16
 2927 0004 00AF     	 add r7,sp,#0
 2928              	.LCFI186:
 2929              	 .cfi_def_cfa_register 7
 2930 0006 7860     	 str r0,[r7,#4]
1480:../Dave/Generated/SPI_MASTER/spi_master.c ****   /* Clear RBF0 */
1481:../Dave/Generated/SPI_MASTER/spi_master.c ****   (void)XMC_SPI_CH_GetReceivedData(channel);
 2931              	 .loc 3 1481 0
 2932 0008 7868     	 ldr r0,[r7,#4]
 2933 000a FFF7FEFF 	 bl XMC_SPI_CH_GetReceivedData
1482:../Dave/Generated/SPI_MASTER/spi_master.c ****   /* Clear RBF1 */
1483:../Dave/Generated/SPI_MASTER/spi_master.c ****   (void)XMC_SPI_CH_GetReceivedData(channel);
 2934              	 .loc 3 1483 0
 2935 000e 7868     	 ldr r0,[r7,#4]
 2936 0010 FFF7FEFF 	 bl XMC_SPI_CH_GetReceivedData
1484:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 2937              	 .loc 3 1484 0
 2938 0014 0837     	 adds r7,r7,#8
 2939              	.LCFI187:
 2940              	 .cfi_def_cfa_offset 8
 2941 0016 BD46     	 mov sp,r7
 2942              	.LCFI188:
 2943              	 .cfi_def_cfa_register 13
 2944              	 
 2945 0018 80BD     	 pop {r7,pc}
 2946              	 .cfi_endproc
 2947              	.LFE324:
 2949 001a 00BF     	 .section .text.SPI_MASTER_lPortConfig,"ax",%progbits
 2950              	 .align 2
 2951              	 .thumb
 2952              	 .thumb_func
 2954              	SPI_MASTER_lPortConfig:
 2955              	.LFB325:
1485:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1486:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_PARITY_ERROR == 1U)
1487:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
1488:../Dave/Generated/SPI_MASTER/spi_master.c ****  * Protocol interrupt handling function.
1489:../Dave/Generated/SPI_MASTER/spi_master.c ****  * The function is common for different instances of the SPI_MASTER APP.
1490:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
1491:../Dave/Generated/SPI_MASTER/spi_master.c **** void SPI_MASTER_lProtocolHandler(const SPI_MASTER_t * const handle)
1492:../Dave/Generated/SPI_MASTER/spi_master.c **** {
1493:../Dave/Generated/SPI_MASTER/spi_master.c ****   uint32_t psr_status;
1494:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1495:../Dave/Generated/SPI_MASTER/spi_master.c ****   psr_status = XMC_SPI_CH_GetStatusFlag(handle->channel);
1496:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1497:../Dave/Generated/SPI_MASTER/spi_master.c ****   /*Check for Parity detection error */
1498:../Dave/Generated/SPI_MASTER/spi_master.c ****   if ((handle->config->parity_cbhandler != NULL) && \
1499:../Dave/Generated/SPI_MASTER/spi_master.c ****                                            (psr_status & (uint32_t)XMC_SPI_CH_STATUS_FLAG_PARITY_ER
1500:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1501:../Dave/Generated/SPI_MASTER/spi_master.c ****     handle->config->parity_cbhandler();
1502:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1503:../Dave/Generated/SPI_MASTER/spi_master.c **** }
1504:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
1505:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1506:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
1507:../Dave/Generated/SPI_MASTER/spi_master.c ****  * This is used to reconfigure the registers while changing the SPI mode dynamically
1508:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
1509:../Dave/Generated/SPI_MASTER/spi_master.c **** static void SPI_MASTER_lPortConfig(const SPI_MASTER_t* handle)
1510:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 2956              	 .loc 3 1510 0
 2957              	 .cfi_startproc
 2958              	 
 2959              	 
 2960 0000 80B5     	 push {r7,lr}
 2961              	.LCFI189:
 2962              	 .cfi_def_cfa_offset 8
 2963              	 .cfi_offset 7,-8
 2964              	 .cfi_offset 14,-4
 2965 0002 82B0     	 sub sp,sp,#8
 2966              	.LCFI190:
 2967              	 .cfi_def_cfa_offset 16
 2968 0004 00AF     	 add r7,sp,#0
 2969              	.LCFI191:
 2970              	 .cfi_def_cfa_register 7
 2971 0006 7860     	 str r0,[r7,#4]
1511:../Dave/Generated/SPI_MASTER/spi_master.c ****   switch (handle->runtime->spi_master_mode)
 2972              	 .loc 3 1511 0
 2973 0008 7B68     	 ldr r3,[r7,#4]
 2974 000a 9B68     	 ldr r3,[r3,#8]
 2975 000c 1B7F     	 ldrb r3,[r3,#28]
 2976 000e DBB2     	 uxtb r3,r3
 2977 0010 072B     	 cmp r3,#7
 2978 0012 00F29880 	 bhi .L138
 2979 0016 01A2     	 adr r2,.L134
 2980 0018 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 2981              	 .p2align 2
 2982              	.L134:
 2983 001c 3D000000 	 .word .L133+1
 2984 0020 47010000 	 .word .L138+1
 2985 0024 47010000 	 .word .L138+1
 2986 0028 47010000 	 .word .L138+1
 2987 002c 47010000 	 .word .L138+1
 2988 0030 A1000000 	 .word .L135+1
 2989 0034 D1000000 	 .word .L136+1
 2990 0038 D1000000 	 .word .L136+1
 2991              	 .p2align 1
 2992              	.L133:
1512:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1513:../Dave/Generated/SPI_MASTER/spi_master.c ****     case XMC_SPI_CH_MODE_STANDARD:
1514:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Configure the data input line selected */
1515:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_SPI_CH_SetInputSource(handle->channel, XMC_SPI_CH_INPUT_DIN0, (uint8_t)(handle->runtime->
 2993              	 .loc 3 1515 0
 2994 003c 7B68     	 ldr r3,[r7,#4]
 2995 003e 1A68     	 ldr r2,[r3]
 2996 0040 7B68     	 ldr r3,[r7,#4]
 2997 0042 9B68     	 ldr r3,[r3,#8]
 2998 0044 5B7F     	 ldrb r3,[r3,#29]
 2999 0046 1046     	 mov r0,r2
 3000 0048 0021     	 movs r1,#0
 3001 004a 1A46     	 mov r2,r3
 3002 004c FFF7FEFF 	 bl XMC_SPI_CH_SetInputSource
1516:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Configure the pin as input */
1517:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_1_pin->port, handle->config->mosi_1_pin->pin, XMC_GPIO_
 3003              	 .loc 3 1517 0
 3004 0050 7B68     	 ldr r3,[r7,#4]
 3005 0052 5B68     	 ldr r3,[r3,#4]
 3006 0054 1B69     	 ldr r3,[r3,#16]
 3007 0056 1A68     	 ldr r2,[r3]
 3008 0058 7B68     	 ldr r3,[r7,#4]
 3009 005a 5B68     	 ldr r3,[r3,#4]
 3010 005c 1B69     	 ldr r3,[r3,#16]
 3011 005e 1B79     	 ldrb r3,[r3,#4]
 3012 0060 1046     	 mov r0,r2
 3013 0062 1946     	 mov r1,r3
 3014 0064 0022     	 movs r2,#0
 3015 0066 FFF7FEFF 	 bl XMC_GPIO_SetMode
1518:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Disable the HW control of the PINs */
1519:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetHardwareControl(handle->config->mosi_0_pin->port,
 3016              	 .loc 3 1519 0
 3017 006a 7B68     	 ldr r3,[r7,#4]
 3018 006c 5B68     	 ldr r3,[r3,#4]
 3019 006e 9B68     	 ldr r3,[r3,#8]
 3020 0070 1A68     	 ldr r2,[r3]
1520:../Dave/Generated/SPI_MASTER/spi_master.c ****                                   handle->config->mosi_0_pin->pin,
 3021              	 .loc 3 1520 0
 3022 0072 7B68     	 ldr r3,[r7,#4]
 3023 0074 5B68     	 ldr r3,[r3,#4]
 3024 0076 9B68     	 ldr r3,[r3,#8]
1519:../Dave/Generated/SPI_MASTER/spi_master.c ****                                   handle->config->mosi_0_pin->pin,
 3025              	 .loc 3 1519 0
 3026 0078 1B79     	 ldrb r3,[r3,#4]
 3027 007a 1046     	 mov r0,r2
 3028 007c 1946     	 mov r1,r3
 3029 007e 0022     	 movs r2,#0
 3030 0080 FFF7FEFF 	 bl XMC_GPIO_SetHardwareControl
1521:../Dave/Generated/SPI_MASTER/spi_master.c ****                                   XMC_GPIO_HWCTRL_DISABLED);
1522:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetHardwareControl(handle->config->mosi_1_pin->port,
 3031              	 .loc 3 1522 0
 3032 0084 7B68     	 ldr r3,[r7,#4]
 3033 0086 5B68     	 ldr r3,[r3,#4]
 3034 0088 1B69     	 ldr r3,[r3,#16]
 3035 008a 1A68     	 ldr r2,[r3]
1523:../Dave/Generated/SPI_MASTER/spi_master.c ****                                   handle->config->mosi_1_pin->pin,
 3036              	 .loc 3 1523 0
 3037 008c 7B68     	 ldr r3,[r7,#4]
 3038 008e 5B68     	 ldr r3,[r3,#4]
 3039 0090 1B69     	 ldr r3,[r3,#16]
1522:../Dave/Generated/SPI_MASTER/spi_master.c ****                                   handle->config->mosi_1_pin->pin,
 3040              	 .loc 3 1522 0
 3041 0092 1B79     	 ldrb r3,[r3,#4]
 3042 0094 1046     	 mov r0,r2
 3043 0096 1946     	 mov r1,r3
 3044 0098 0022     	 movs r2,#0
 3045 009a FFF7FEFF 	 bl XMC_GPIO_SetHardwareControl
1524:../Dave/Generated/SPI_MASTER/spi_master.c ****                                   XMC_GPIO_HWCTRL_DISABLED);
1525:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1526:../Dave/Generated/SPI_MASTER/spi_master.c ****       break;
 3046              	 .loc 3 1526 0
 3047 009e 53E0     	 b .L131
 3048              	.L135:
1527:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1528:../Dave/Generated/SPI_MASTER/spi_master.c ****     case XMC_SPI_CH_MODE_STANDARD_HALFDUPLEX:
1529:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Configure the data input line selected */
1530:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_SPI_CH_SetInputSource(handle->channel, XMC_SPI_CH_INPUT_DIN0, (uint8_t)(handle->runtime->
 3049              	 .loc 3 1530 0
 3050 00a0 7B68     	 ldr r3,[r7,#4]
 3051 00a2 1A68     	 ldr r2,[r3]
 3052 00a4 7B68     	 ldr r3,[r7,#4]
 3053 00a6 9B68     	 ldr r3,[r3,#8]
 3054 00a8 9B7F     	 ldrb r3,[r3,#30]
 3055 00aa 1046     	 mov r0,r2
 3056 00ac 0021     	 movs r1,#0
 3057 00ae 1A46     	 mov r2,r3
 3058 00b0 FFF7FEFF 	 bl XMC_SPI_CH_SetInputSource
1531:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Disable the HW control of the PINs */
1532:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetHardwareControl(handle->config->mosi_0_pin->port,
 3059              	 .loc 3 1532 0
 3060 00b4 7B68     	 ldr r3,[r7,#4]
 3061 00b6 5B68     	 ldr r3,[r3,#4]
 3062 00b8 9B68     	 ldr r3,[r3,#8]
 3063 00ba 1A68     	 ldr r2,[r3]
1533:../Dave/Generated/SPI_MASTER/spi_master.c ****                                   handle->config->mosi_0_pin->pin,
 3064              	 .loc 3 1533 0
 3065 00bc 7B68     	 ldr r3,[r7,#4]
 3066 00be 5B68     	 ldr r3,[r3,#4]
 3067 00c0 9B68     	 ldr r3,[r3,#8]
1532:../Dave/Generated/SPI_MASTER/spi_master.c ****                                   handle->config->mosi_0_pin->pin,
 3068              	 .loc 3 1532 0
 3069 00c2 1B79     	 ldrb r3,[r3,#4]
 3070 00c4 1046     	 mov r0,r2
 3071 00c6 1946     	 mov r1,r3
 3072 00c8 0022     	 movs r2,#0
 3073 00ca FFF7FEFF 	 bl XMC_GPIO_SetHardwareControl
1534:../Dave/Generated/SPI_MASTER/spi_master.c ****                                   XMC_GPIO_HWCTRL_DISABLED);
1535:../Dave/Generated/SPI_MASTER/spi_master.c ****       break;
 3074              	 .loc 3 1535 0
 3075 00ce 3BE0     	 b .L131
 3076              	.L136:
1536:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1537:../Dave/Generated/SPI_MASTER/spi_master.c ****     case XMC_SPI_CH_MODE_DUAL:
1538:../Dave/Generated/SPI_MASTER/spi_master.c ****     case XMC_SPI_CH_MODE_QUAD:
1539:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Configure the data input line for loopback mode */
1540:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_SPI_CH_SetInputSource(handle->channel, XMC_SPI_CH_INPUT_DIN0, (uint8_t)SPI_MASTER_INPUT_G
 3077              	 .loc 3 1540 0
 3078 00d0 7B68     	 ldr r3,[r7,#4]
 3079 00d2 1B68     	 ldr r3,[r3]
 3080 00d4 1846     	 mov r0,r3
 3081 00d6 0021     	 movs r1,#0
 3082 00d8 0622     	 movs r2,#6
 3083 00da FFF7FEFF 	 bl XMC_SPI_CH_SetInputSource
1541:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Configure the pin as input */
1542:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_1_pin->port,
 3084              	 .loc 3 1542 0
 3085 00de 7B68     	 ldr r3,[r7,#4]
 3086 00e0 5B68     	 ldr r3,[r3,#4]
 3087 00e2 1B69     	 ldr r3,[r3,#16]
 3088 00e4 1968     	 ldr r1,[r3]
1543:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_1_pin->pin,
 3089              	 .loc 3 1543 0
 3090 00e6 7B68     	 ldr r3,[r7,#4]
 3091 00e8 5B68     	 ldr r3,[r3,#4]
 3092 00ea 1B69     	 ldr r3,[r3,#16]
1542:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_1_pin->pin,
 3093              	 .loc 3 1542 0
 3094 00ec 1A79     	 ldrb r2,[r3,#4]
1544:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_1_pin_config->port_config.mode);
 3095              	 .loc 3 1544 0
 3096 00ee 7B68     	 ldr r3,[r7,#4]
 3097 00f0 5B68     	 ldr r3,[r3,#4]
 3098 00f2 5B69     	 ldr r3,[r3,#20]
1542:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_1_pin->pin,
 3099              	 .loc 3 1542 0
 3100 00f4 1B78     	 ldrb r3,[r3]
 3101 00f6 0846     	 mov r0,r1
 3102 00f8 1146     	 mov r1,r2
 3103 00fa 1A46     	 mov r2,r3
 3104 00fc FFF7FEFF 	 bl XMC_GPIO_SetMode
1545:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1546:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Configure the Hardware control mode selected for the pin */
1547:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetHardwareControl(handle->config->mosi_0_pin->port,
 3105              	 .loc 3 1547 0
 3106 0100 7B68     	 ldr r3,[r7,#4]
 3107 0102 5B68     	 ldr r3,[r3,#4]
 3108 0104 9B68     	 ldr r3,[r3,#8]
 3109 0106 1968     	 ldr r1,[r3]
1548:../Dave/Generated/SPI_MASTER/spi_master.c ****                                   handle->config->mosi_0_pin->pin,
 3110              	 .loc 3 1548 0
 3111 0108 7B68     	 ldr r3,[r7,#4]
 3112 010a 5B68     	 ldr r3,[r3,#4]
 3113 010c 9B68     	 ldr r3,[r3,#8]
1547:../Dave/Generated/SPI_MASTER/spi_master.c ****                                   handle->config->mosi_0_pin->pin,
 3114              	 .loc 3 1547 0
 3115 010e 1A79     	 ldrb r2,[r3,#4]
1549:../Dave/Generated/SPI_MASTER/spi_master.c ****                                   handle->config->mosi_0_pin_config->hw_control);
 3116              	 .loc 3 1549 0
 3117 0110 7B68     	 ldr r3,[r7,#4]
 3118 0112 5B68     	 ldr r3,[r3,#4]
 3119 0114 DB68     	 ldr r3,[r3,#12]
1547:../Dave/Generated/SPI_MASTER/spi_master.c ****                                   handle->config->mosi_0_pin->pin,
 3120              	 .loc 3 1547 0
 3121 0116 1B7B     	 ldrb r3,[r3,#12]
 3122 0118 0846     	 mov r0,r1
 3123 011a 1146     	 mov r1,r2
 3124 011c 1A46     	 mov r2,r3
 3125 011e FFF7FEFF 	 bl XMC_GPIO_SetHardwareControl
1550:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetHardwareControl(handle->config->mosi_1_pin->port,
 3126              	 .loc 3 1550 0
 3127 0122 7B68     	 ldr r3,[r7,#4]
 3128 0124 5B68     	 ldr r3,[r3,#4]
 3129 0126 1B69     	 ldr r3,[r3,#16]
 3130 0128 1968     	 ldr r1,[r3]
1551:../Dave/Generated/SPI_MASTER/spi_master.c ****                                   handle->config->mosi_1_pin->pin,
 3131              	 .loc 3 1551 0
 3132 012a 7B68     	 ldr r3,[r7,#4]
 3133 012c 5B68     	 ldr r3,[r3,#4]
 3134 012e 1B69     	 ldr r3,[r3,#16]
1550:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetHardwareControl(handle->config->mosi_1_pin->port,
 3135              	 .loc 3 1550 0
 3136 0130 1A79     	 ldrb r2,[r3,#4]
1552:../Dave/Generated/SPI_MASTER/spi_master.c ****                                   handle->config->mosi_1_pin_config->hw_control);
 3137              	 .loc 3 1552 0
 3138 0132 7B68     	 ldr r3,[r7,#4]
 3139 0134 5B68     	 ldr r3,[r3,#4]
 3140 0136 5B69     	 ldr r3,[r3,#20]
1550:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetHardwareControl(handle->config->mosi_1_pin->port,
 3141              	 .loc 3 1550 0
 3142 0138 1B7B     	 ldrb r3,[r3,#12]
 3143 013a 0846     	 mov r0,r1
 3144 013c 1146     	 mov r1,r2
 3145 013e 1A46     	 mov r2,r3
 3146 0140 FFF7FEFF 	 bl XMC_GPIO_SetHardwareControl
1553:../Dave/Generated/SPI_MASTER/spi_master.c ****       break;
 3147              	 .loc 3 1553 0
 3148 0144 00E0     	 b .L131
 3149              	.L138:
1554:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1555:../Dave/Generated/SPI_MASTER/spi_master.c ****     default:
1556:../Dave/Generated/SPI_MASTER/spi_master.c ****       break;
 3150              	 .loc 3 1556 0
 3151 0146 00BF     	 nop
 3152              	.L131:
1557:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1558:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 3153              	 .loc 3 1558 0
 3154 0148 0837     	 adds r7,r7,#8
 3155              	.LCFI192:
 3156              	 .cfi_def_cfa_offset 8
 3157 014a BD46     	 mov sp,r7
 3158              	.LCFI193:
 3159              	 .cfi_def_cfa_register 13
 3160              	 
 3161 014c 80BD     	 pop {r7,pc}
 3162              	 .cfi_endproc
 3163              	.LFE325:
 3165 014e 00BF     	 .section .text.SPI_MASTER_lPortModeSet,"ax",%progbits
 3166              	 .align 2
 3167              	 .thumb
 3168              	 .thumb_func
 3170              	SPI_MASTER_lPortModeSet:
 3171              	.LFB326:
1559:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1560:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
1561:../Dave/Generated/SPI_MASTER/spi_master.c ****  * This is used to reassign the mode for ports after updating the baud rate
1562:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
1563:../Dave/Generated/SPI_MASTER/spi_master.c **** static void SPI_MASTER_lPortModeSet(const SPI_MASTER_t* handle)
1564:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 3172              	 .loc 3 1564 0
 3173              	 .cfi_startproc
 3174              	 
 3175              	 
 3176 0000 80B5     	 push {r7,lr}
 3177              	.LCFI194:
 3178              	 .cfi_def_cfa_offset 8
 3179              	 .cfi_offset 7,-8
 3180              	 .cfi_offset 14,-4
 3181 0002 84B0     	 sub sp,sp,#16
 3182              	.LCFI195:
 3183              	 .cfi_def_cfa_offset 24
 3184 0004 00AF     	 add r7,sp,#0
 3185              	.LCFI196:
 3186              	 .cfi_def_cfa_register 7
 3187 0006 7860     	 str r0,[r7,#4]
1565:../Dave/Generated/SPI_MASTER/spi_master.c ****   uint32_t ss_line;
1566:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1567:../Dave/Generated/SPI_MASTER/spi_master.c ****   /* Configure the ports with actual mode */
1568:../Dave/Generated/SPI_MASTER/spi_master.c ****   for (ss_line = 0U; ss_line < handle->config->slave_select_lines; ss_line++)
 3188              	 .loc 3 1568 0
 3189 0008 0023     	 movs r3,#0
 3190 000a FB60     	 str r3,[r7,#12]
 3191 000c 1AE0     	 b .L140
 3192              	.L141:
1569:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1570:../Dave/Generated/SPI_MASTER/spi_master.c ****     XMC_GPIO_SetMode(handle->config->slave_select_pin[ss_line]->port,
 3193              	 .loc 3 1570 0 discriminator 3
 3194 000e 7B68     	 ldr r3,[r7,#4]
 3195 0010 5B68     	 ldr r3,[r3,#4]
 3196 0012 FA68     	 ldr r2,[r7,#12]
 3197 0014 0C32     	 adds r2,r2,#12
 3198 0016 53F82230 	 ldr r3,[r3,r2,lsl#2]
 3199 001a 1868     	 ldr r0,[r3]
1571:../Dave/Generated/SPI_MASTER/spi_master.c ****                      handle->config->slave_select_pin[ss_line]->pin,
 3200              	 .loc 3 1571 0 discriminator 3
 3201 001c 7B68     	 ldr r3,[r7,#4]
 3202 001e 5B68     	 ldr r3,[r3,#4]
 3203 0020 FA68     	 ldr r2,[r7,#12]
 3204 0022 0C32     	 adds r2,r2,#12
 3205 0024 53F82230 	 ldr r3,[r3,r2,lsl#2]
1570:../Dave/Generated/SPI_MASTER/spi_master.c ****                      handle->config->slave_select_pin[ss_line]->pin,
 3206              	 .loc 3 1570 0 discriminator 3
 3207 0028 1979     	 ldrb r1,[r3,#4]
1572:../Dave/Generated/SPI_MASTER/spi_master.c ****                      handle->config->slave_select_pin_config[ss_line]->port_config.mode);
 3208              	 .loc 3 1572 0 discriminator 3
 3209 002a 7B68     	 ldr r3,[r7,#4]
 3210 002c 5B68     	 ldr r3,[r3,#4]
 3211 002e FA68     	 ldr r2,[r7,#12]
 3212 0030 1432     	 adds r2,r2,#20
 3213 0032 53F82230 	 ldr r3,[r3,r2,lsl#2]
1570:../Dave/Generated/SPI_MASTER/spi_master.c ****                      handle->config->slave_select_pin[ss_line]->pin,
 3214              	 .loc 3 1570 0 discriminator 3
 3215 0036 1B78     	 ldrb r3,[r3]
 3216 0038 1A46     	 mov r2,r3
 3217 003a FFF7FEFF 	 bl XMC_GPIO_SetMode
1568:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 3218              	 .loc 3 1568 0 discriminator 3
 3219 003e FB68     	 ldr r3,[r7,#12]
 3220 0040 0133     	 adds r3,r3,#1
 3221 0042 FB60     	 str r3,[r7,#12]
 3222              	.L140:
1568:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 3223              	 .loc 3 1568 0 is_stmt 0 discriminator 1
 3224 0044 7B68     	 ldr r3,[r7,#4]
 3225 0046 5B68     	 ldr r3,[r3,#4]
 3226 0048 93F88730 	 ldrb r3,[r3,#135]
 3227 004c 1A46     	 mov r2,r3
 3228 004e FB68     	 ldr r3,[r7,#12]
 3229 0050 9A42     	 cmp r2,r3
 3230 0052 DCD8     	 bhi .L141
1573:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1574:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1575:../Dave/Generated/SPI_MASTER/spi_master.c ****   XMC_GPIO_SetMode(handle->config->sclk_out_pin->port,
 3231              	 .loc 3 1575 0 is_stmt 1
 3232 0054 7B68     	 ldr r3,[r7,#4]
 3233 0056 5B68     	 ldr r3,[r3,#4]
 3234 0058 9B6A     	 ldr r3,[r3,#40]
 3235 005a 1968     	 ldr r1,[r3]
1576:../Dave/Generated/SPI_MASTER/spi_master.c ****                    handle->config->sclk_out_pin->pin,
 3236              	 .loc 3 1576 0
 3237 005c 7B68     	 ldr r3,[r7,#4]
 3238 005e 5B68     	 ldr r3,[r3,#4]
 3239 0060 9B6A     	 ldr r3,[r3,#40]
1575:../Dave/Generated/SPI_MASTER/spi_master.c ****                    handle->config->sclk_out_pin->pin,
 3240              	 .loc 3 1575 0
 3241 0062 1A79     	 ldrb r2,[r3,#4]
1577:../Dave/Generated/SPI_MASTER/spi_master.c ****                    handle->config->sclk_out_pin_config->port_config.mode);
 3242              	 .loc 3 1577 0
 3243 0064 7B68     	 ldr r3,[r7,#4]
 3244 0066 5B68     	 ldr r3,[r3,#4]
 3245 0068 DB6A     	 ldr r3,[r3,#44]
1575:../Dave/Generated/SPI_MASTER/spi_master.c ****                    handle->config->sclk_out_pin->pin,
 3246              	 .loc 3 1575 0
 3247 006a 1B78     	 ldrb r3,[r3]
 3248 006c 0846     	 mov r0,r1
 3249 006e 1146     	 mov r1,r2
 3250 0070 1A46     	 mov r2,r3
 3251 0072 FFF7FEFF 	 bl XMC_GPIO_SetMode
1578:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1579:../Dave/Generated/SPI_MASTER/spi_master.c ****   switch (handle->runtime->spi_master_mode)
 3252              	 .loc 3 1579 0
 3253 0076 7B68     	 ldr r3,[r7,#4]
 3254 0078 9B68     	 ldr r3,[r3,#8]
 3255 007a 1B7F     	 ldrb r3,[r3,#28]
 3256 007c DBB2     	 uxtb r3,r3
 3257 007e 072B     	 cmp r3,#7
 3258 0080 00F28E80 	 bhi .L148
 3259 0084 01A2     	 adr r2,.L144
 3260 0086 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 3261 008a 00BF     	 .p2align 2
 3262              	.L144:
 3263 008c AD000000 	 .word .L143+1
 3264 0090 A1010000 	 .word .L148+1
 3265 0094 A1010000 	 .word .L148+1
 3266 0098 A1010000 	 .word .L148+1
 3267 009c A1010000 	 .word .L148+1
 3268 00a0 AD000000 	 .word .L143+1
 3269 00a4 D1000000 	 .word .L145+1
 3270 00a8 17010000 	 .word .L146+1
 3271              	 .p2align 1
 3272              	.L143:
1580:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1581:../Dave/Generated/SPI_MASTER/spi_master.c ****     case XMC_SPI_CH_MODE_STANDARD:
1582:../Dave/Generated/SPI_MASTER/spi_master.c ****     case XMC_SPI_CH_MODE_STANDARD_HALFDUPLEX:
1583:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_0_pin->port,
 3273              	 .loc 3 1583 0
 3274 00ac 7B68     	 ldr r3,[r7,#4]
 3275 00ae 5B68     	 ldr r3,[r3,#4]
 3276 00b0 9B68     	 ldr r3,[r3,#8]
 3277 00b2 1968     	 ldr r1,[r3]
1584:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_0_pin->pin,
 3278              	 .loc 3 1584 0
 3279 00b4 7B68     	 ldr r3,[r7,#4]
 3280 00b6 5B68     	 ldr r3,[r3,#4]
 3281 00b8 9B68     	 ldr r3,[r3,#8]
1583:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_0_pin->pin,
 3282              	 .loc 3 1583 0
 3283 00ba 1A79     	 ldrb r2,[r3,#4]
1585:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_0_pin_config->port_config.mode);
 3284              	 .loc 3 1585 0
 3285 00bc 7B68     	 ldr r3,[r7,#4]
 3286 00be 5B68     	 ldr r3,[r3,#4]
 3287 00c0 DB68     	 ldr r3,[r3,#12]
1583:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_0_pin->pin,
 3288              	 .loc 3 1583 0
 3289 00c2 1B78     	 ldrb r3,[r3]
 3290 00c4 0846     	 mov r0,r1
 3291 00c6 1146     	 mov r1,r2
 3292 00c8 1A46     	 mov r2,r3
 3293 00ca FFF7FEFF 	 bl XMC_GPIO_SetMode
1586:../Dave/Generated/SPI_MASTER/spi_master.c ****       break;
 3294              	 .loc 3 1586 0
 3295 00ce 68E0     	 b .L139
 3296              	.L145:
1587:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1588:../Dave/Generated/SPI_MASTER/spi_master.c ****     case XMC_SPI_CH_MODE_DUAL:
1589:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_0_pin->port,
 3297              	 .loc 3 1589 0
 3298 00d0 7B68     	 ldr r3,[r7,#4]
 3299 00d2 5B68     	 ldr r3,[r3,#4]
 3300 00d4 9B68     	 ldr r3,[r3,#8]
 3301 00d6 1968     	 ldr r1,[r3]
1590:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_0_pin->pin,
 3302              	 .loc 3 1590 0
 3303 00d8 7B68     	 ldr r3,[r7,#4]
 3304 00da 5B68     	 ldr r3,[r3,#4]
 3305 00dc 9B68     	 ldr r3,[r3,#8]
1589:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_0_pin->pin,
 3306              	 .loc 3 1589 0
 3307 00de 1A79     	 ldrb r2,[r3,#4]
1591:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_0_pin_config->port_config.mode);
 3308              	 .loc 3 1591 0
 3309 00e0 7B68     	 ldr r3,[r7,#4]
 3310 00e2 5B68     	 ldr r3,[r3,#4]
 3311 00e4 DB68     	 ldr r3,[r3,#12]
1589:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_0_pin->pin,
 3312              	 .loc 3 1589 0
 3313 00e6 1B78     	 ldrb r3,[r3]
 3314 00e8 0846     	 mov r0,r1
 3315 00ea 1146     	 mov r1,r2
 3316 00ec 1A46     	 mov r2,r3
 3317 00ee FFF7FEFF 	 bl XMC_GPIO_SetMode
1592:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_1_pin->port,
 3318              	 .loc 3 1592 0
 3319 00f2 7B68     	 ldr r3,[r7,#4]
 3320 00f4 5B68     	 ldr r3,[r3,#4]
 3321 00f6 1B69     	 ldr r3,[r3,#16]
 3322 00f8 1968     	 ldr r1,[r3]
1593:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_1_pin->pin,
 3323              	 .loc 3 1593 0
 3324 00fa 7B68     	 ldr r3,[r7,#4]
 3325 00fc 5B68     	 ldr r3,[r3,#4]
 3326 00fe 1B69     	 ldr r3,[r3,#16]
1592:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_1_pin->port,
 3327              	 .loc 3 1592 0
 3328 0100 1A79     	 ldrb r2,[r3,#4]
1594:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_1_pin_config->port_config.mode);
 3329              	 .loc 3 1594 0
 3330 0102 7B68     	 ldr r3,[r7,#4]
 3331 0104 5B68     	 ldr r3,[r3,#4]
 3332 0106 5B69     	 ldr r3,[r3,#20]
1592:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_1_pin->port,
 3333              	 .loc 3 1592 0
 3334 0108 1B78     	 ldrb r3,[r3]
 3335 010a 0846     	 mov r0,r1
 3336 010c 1146     	 mov r1,r2
 3337 010e 1A46     	 mov r2,r3
 3338 0110 FFF7FEFF 	 bl XMC_GPIO_SetMode
1595:../Dave/Generated/SPI_MASTER/spi_master.c ****       break;
 3339              	 .loc 3 1595 0
 3340 0114 45E0     	 b .L139
 3341              	.L146:
1596:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1597:../Dave/Generated/SPI_MASTER/spi_master.c ****     case XMC_SPI_CH_MODE_QUAD:
1598:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_0_pin->port,
 3342              	 .loc 3 1598 0
 3343 0116 7B68     	 ldr r3,[r7,#4]
 3344 0118 5B68     	 ldr r3,[r3,#4]
 3345 011a 9B68     	 ldr r3,[r3,#8]
 3346 011c 1968     	 ldr r1,[r3]
1599:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_0_pin->pin,
 3347              	 .loc 3 1599 0
 3348 011e 7B68     	 ldr r3,[r7,#4]
 3349 0120 5B68     	 ldr r3,[r3,#4]
 3350 0122 9B68     	 ldr r3,[r3,#8]
1598:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_0_pin->pin,
 3351              	 .loc 3 1598 0
 3352 0124 1A79     	 ldrb r2,[r3,#4]
1600:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_0_pin_config->port_config.mode);
 3353              	 .loc 3 1600 0
 3354 0126 7B68     	 ldr r3,[r7,#4]
 3355 0128 5B68     	 ldr r3,[r3,#4]
 3356 012a DB68     	 ldr r3,[r3,#12]
1598:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_0_pin->pin,
 3357              	 .loc 3 1598 0
 3358 012c 1B78     	 ldrb r3,[r3]
 3359 012e 0846     	 mov r0,r1
 3360 0130 1146     	 mov r1,r2
 3361 0132 1A46     	 mov r2,r3
 3362 0134 FFF7FEFF 	 bl XMC_GPIO_SetMode
1601:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_1_pin->port,
 3363              	 .loc 3 1601 0
 3364 0138 7B68     	 ldr r3,[r7,#4]
 3365 013a 5B68     	 ldr r3,[r3,#4]
 3366 013c 1B69     	 ldr r3,[r3,#16]
 3367 013e 1968     	 ldr r1,[r3]
1602:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_1_pin->pin,
 3368              	 .loc 3 1602 0
 3369 0140 7B68     	 ldr r3,[r7,#4]
 3370 0142 5B68     	 ldr r3,[r3,#4]
 3371 0144 1B69     	 ldr r3,[r3,#16]
1601:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_1_pin->port,
 3372              	 .loc 3 1601 0
 3373 0146 1A79     	 ldrb r2,[r3,#4]
1603:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_1_pin_config->port_config.mode);
 3374              	 .loc 3 1603 0
 3375 0148 7B68     	 ldr r3,[r7,#4]
 3376 014a 5B68     	 ldr r3,[r3,#4]
 3377 014c 5B69     	 ldr r3,[r3,#20]
1601:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_1_pin->port,
 3378              	 .loc 3 1601 0
 3379 014e 1B78     	 ldrb r3,[r3]
 3380 0150 0846     	 mov r0,r1
 3381 0152 1146     	 mov r1,r2
 3382 0154 1A46     	 mov r2,r3
 3383 0156 FFF7FEFF 	 bl XMC_GPIO_SetMode
1604:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_2_pin->port,
 3384              	 .loc 3 1604 0
 3385 015a 7B68     	 ldr r3,[r7,#4]
 3386 015c 5B68     	 ldr r3,[r3,#4]
 3387 015e 9B69     	 ldr r3,[r3,#24]
 3388 0160 1968     	 ldr r1,[r3]
1605:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_2_pin->pin,
 3389              	 .loc 3 1605 0
 3390 0162 7B68     	 ldr r3,[r7,#4]
 3391 0164 5B68     	 ldr r3,[r3,#4]
 3392 0166 9B69     	 ldr r3,[r3,#24]
1604:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_2_pin->port,
 3393              	 .loc 3 1604 0
 3394 0168 1A79     	 ldrb r2,[r3,#4]
1606:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_2_pin_config->port_config.mode);
 3395              	 .loc 3 1606 0
 3396 016a 7B68     	 ldr r3,[r7,#4]
 3397 016c 5B68     	 ldr r3,[r3,#4]
 3398 016e DB69     	 ldr r3,[r3,#28]
1604:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_2_pin->port,
 3399              	 .loc 3 1604 0
 3400 0170 1B78     	 ldrb r3,[r3]
 3401 0172 0846     	 mov r0,r1
 3402 0174 1146     	 mov r1,r2
 3403 0176 1A46     	 mov r2,r3
 3404 0178 FFF7FEFF 	 bl XMC_GPIO_SetMode
1607:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_3_pin->port,
 3405              	 .loc 3 1607 0
 3406 017c 7B68     	 ldr r3,[r7,#4]
 3407 017e 5B68     	 ldr r3,[r3,#4]
 3408 0180 1B6A     	 ldr r3,[r3,#32]
 3409 0182 1968     	 ldr r1,[r3]
1608:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_3_pin->pin,
 3410              	 .loc 3 1608 0
 3411 0184 7B68     	 ldr r3,[r7,#4]
 3412 0186 5B68     	 ldr r3,[r3,#4]
 3413 0188 1B6A     	 ldr r3,[r3,#32]
1607:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_3_pin->port,
 3414              	 .loc 3 1607 0
 3415 018a 1A79     	 ldrb r2,[r3,#4]
1609:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_3_pin_config->port_config.mode);
 3416              	 .loc 3 1609 0
 3417 018c 7B68     	 ldr r3,[r7,#4]
 3418 018e 5B68     	 ldr r3,[r3,#4]
 3419 0190 5B6A     	 ldr r3,[r3,#36]
1607:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_3_pin->port,
 3420              	 .loc 3 1607 0
 3421 0192 1B78     	 ldrb r3,[r3]
 3422 0194 0846     	 mov r0,r1
 3423 0196 1146     	 mov r1,r2
 3424 0198 1A46     	 mov r2,r3
 3425 019a FFF7FEFF 	 bl XMC_GPIO_SetMode
1610:../Dave/Generated/SPI_MASTER/spi_master.c ****       break;
 3426              	 .loc 3 1610 0
 3427 019e 00E0     	 b .L139
 3428              	.L148:
1611:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1612:../Dave/Generated/SPI_MASTER/spi_master.c ****     default:
1613:../Dave/Generated/SPI_MASTER/spi_master.c ****       break;
 3429              	 .loc 3 1613 0
 3430 01a0 00BF     	 nop
 3431              	.L139:
1614:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1615:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 3432              	 .loc 3 1615 0
 3433 01a2 1037     	 adds r7,r7,#16
 3434              	.LCFI197:
 3435              	 .cfi_def_cfa_offset 8
 3436 01a4 BD46     	 mov sp,r7
 3437              	.LCFI198:
 3438              	 .cfi_def_cfa_register 13
 3439              	 
 3440 01a6 80BD     	 pop {r7,pc}
 3441              	 .cfi_endproc
 3442              	.LFE326:
 3444              	 .section .text.SPI_MASTER_lPortModeReset,"ax",%progbits
 3445              	 .align 2
 3446              	 .thumb
 3447              	 .thumb_func
 3449              	SPI_MASTER_lPortModeReset:
 3450              	.LFB327:
1616:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1617:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
1618:../Dave/Generated/SPI_MASTER/spi_master.c ****  * This is used to make the ports as input during update of the baud rate, to avoid the noise in ou
1619:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
1620:../Dave/Generated/SPI_MASTER/spi_master.c **** static void SPI_MASTER_lPortModeReset(const SPI_MASTER_t* handle)
1621:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 3451              	 .loc 3 1621 0
 3452              	 .cfi_startproc
 3453              	 
 3454              	 
 3455 0000 80B5     	 push {r7,lr}
 3456              	.LCFI199:
 3457              	 .cfi_def_cfa_offset 8
 3458              	 .cfi_offset 7,-8
 3459              	 .cfi_offset 14,-4
 3460 0002 84B0     	 sub sp,sp,#16
 3461              	.LCFI200:
 3462              	 .cfi_def_cfa_offset 24
 3463 0004 00AF     	 add r7,sp,#0
 3464              	.LCFI201:
 3465              	 .cfi_def_cfa_register 7
 3466 0006 7860     	 str r0,[r7,#4]
1622:../Dave/Generated/SPI_MASTER/spi_master.c ****   uint32_t ss_line;
1623:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1624:../Dave/Generated/SPI_MASTER/spi_master.c ****   /* Configure the ports as input */
1625:../Dave/Generated/SPI_MASTER/spi_master.c ****   for (ss_line = 0U; ss_line < handle->config->slave_select_lines; ss_line++)
 3467              	 .loc 3 1625 0
 3468 0008 0023     	 movs r3,#0
 3469 000a FB60     	 str r3,[r7,#12]
 3470 000c 15E0     	 b .L150
 3471              	.L151:
1626:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1627:../Dave/Generated/SPI_MASTER/spi_master.c ****     XMC_GPIO_SetMode(handle->config->slave_select_pin[ss_line]->port,
 3472              	 .loc 3 1627 0 discriminator 3
 3473 000e 7B68     	 ldr r3,[r7,#4]
 3474 0010 5B68     	 ldr r3,[r3,#4]
 3475 0012 FA68     	 ldr r2,[r7,#12]
 3476 0014 0C32     	 adds r2,r2,#12
 3477 0016 53F82230 	 ldr r3,[r3,r2,lsl#2]
 3478 001a 1968     	 ldr r1,[r3]
1628:../Dave/Generated/SPI_MASTER/spi_master.c ****                      handle->config->slave_select_pin[ss_line]->pin,
 3479              	 .loc 3 1628 0 discriminator 3
 3480 001c 7B68     	 ldr r3,[r7,#4]
 3481 001e 5B68     	 ldr r3,[r3,#4]
 3482 0020 FA68     	 ldr r2,[r7,#12]
 3483 0022 0C32     	 adds r2,r2,#12
 3484 0024 53F82230 	 ldr r3,[r3,r2,lsl#2]
1627:../Dave/Generated/SPI_MASTER/spi_master.c ****                      handle->config->slave_select_pin[ss_line]->pin,
 3485              	 .loc 3 1627 0 discriminator 3
 3486 0028 1B79     	 ldrb r3,[r3,#4]
 3487 002a 0846     	 mov r0,r1
 3488 002c 1946     	 mov r1,r3
 3489 002e 0022     	 movs r2,#0
 3490 0030 FFF7FEFF 	 bl XMC_GPIO_SetMode
1625:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 3491              	 .loc 3 1625 0 discriminator 3
 3492 0034 FB68     	 ldr r3,[r7,#12]
 3493 0036 0133     	 adds r3,r3,#1
 3494 0038 FB60     	 str r3,[r7,#12]
 3495              	.L150:
1625:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 3496              	 .loc 3 1625 0 is_stmt 0 discriminator 1
 3497 003a 7B68     	 ldr r3,[r7,#4]
 3498 003c 5B68     	 ldr r3,[r3,#4]
 3499 003e 93F88730 	 ldrb r3,[r3,#135]
 3500 0042 1A46     	 mov r2,r3
 3501 0044 FB68     	 ldr r3,[r7,#12]
 3502 0046 9A42     	 cmp r2,r3
 3503 0048 E1D8     	 bhi .L151
1629:../Dave/Generated/SPI_MASTER/spi_master.c ****                      XMC_GPIO_MODE_INPUT_TRISTATE);
1630:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1631:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1632:../Dave/Generated/SPI_MASTER/spi_master.c ****   XMC_GPIO_SetMode(handle->config->sclk_out_pin->port, handle->config->sclk_out_pin->pin, XMC_GPIO_
 3504              	 .loc 3 1632 0 is_stmt 1
 3505 004a 7B68     	 ldr r3,[r7,#4]
 3506 004c 5B68     	 ldr r3,[r3,#4]
 3507 004e 9B6A     	 ldr r3,[r3,#40]
 3508 0050 1A68     	 ldr r2,[r3]
 3509 0052 7B68     	 ldr r3,[r7,#4]
 3510 0054 5B68     	 ldr r3,[r3,#4]
 3511 0056 9B6A     	 ldr r3,[r3,#40]
 3512 0058 1B79     	 ldrb r3,[r3,#4]
 3513 005a 1046     	 mov r0,r2
 3514 005c 1946     	 mov r1,r3
 3515 005e 0022     	 movs r2,#0
 3516 0060 FFF7FEFF 	 bl XMC_GPIO_SetMode
1633:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1634:../Dave/Generated/SPI_MASTER/spi_master.c ****   switch (handle->runtime->spi_master_mode)
 3517              	 .loc 3 1634 0
 3518 0064 7B68     	 ldr r3,[r7,#4]
 3519 0066 9B68     	 ldr r3,[r3,#8]
 3520 0068 1B7F     	 ldrb r3,[r3,#28]
 3521 006a DBB2     	 uxtb r3,r3
 3522 006c 072B     	 cmp r3,#7
 3523 006e 71D8     	 bhi .L158
 3524 0070 01A2     	 adr r2,.L154
 3525 0072 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 3526 0076 00BF     	 .p2align 2
 3527              	.L154:
 3528 0078 99000000 	 .word .L153+1
 3529 007c 55010000 	 .word .L158+1
 3530 0080 55010000 	 .word .L158+1
 3531 0084 55010000 	 .word .L158+1
 3532 0088 55010000 	 .word .L158+1
 3533 008c 99000000 	 .word .L153+1
 3534 0090 B5000000 	 .word .L155+1
 3535 0094 EB000000 	 .word .L156+1
 3536              	 .p2align 1
 3537              	.L153:
1635:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1636:../Dave/Generated/SPI_MASTER/spi_master.c ****     case XMC_SPI_CH_MODE_STANDARD:
1637:../Dave/Generated/SPI_MASTER/spi_master.c ****     case XMC_SPI_CH_MODE_STANDARD_HALFDUPLEX:
1638:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_0_pin->port, handle->config->mosi_0_pin->pin, XMC_GPIO_
 3538              	 .loc 3 1638 0
 3539 0098 7B68     	 ldr r3,[r7,#4]
 3540 009a 5B68     	 ldr r3,[r3,#4]
 3541 009c 9B68     	 ldr r3,[r3,#8]
 3542 009e 1A68     	 ldr r2,[r3]
 3543 00a0 7B68     	 ldr r3,[r7,#4]
 3544 00a2 5B68     	 ldr r3,[r3,#4]
 3545 00a4 9B68     	 ldr r3,[r3,#8]
 3546 00a6 1B79     	 ldrb r3,[r3,#4]
 3547 00a8 1046     	 mov r0,r2
 3548 00aa 1946     	 mov r1,r3
 3549 00ac 0022     	 movs r2,#0
 3550 00ae FFF7FEFF 	 bl XMC_GPIO_SetMode
1639:../Dave/Generated/SPI_MASTER/spi_master.c ****       break;
 3551              	 .loc 3 1639 0
 3552 00b2 50E0     	 b .L149
 3553              	.L155:
1640:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1641:../Dave/Generated/SPI_MASTER/spi_master.c ****     case XMC_SPI_CH_MODE_DUAL:
1642:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_0_pin->port, handle->config->mosi_0_pin->pin, XMC_GPIO_
 3554              	 .loc 3 1642 0
 3555 00b4 7B68     	 ldr r3,[r7,#4]
 3556 00b6 5B68     	 ldr r3,[r3,#4]
 3557 00b8 9B68     	 ldr r3,[r3,#8]
 3558 00ba 1A68     	 ldr r2,[r3]
 3559 00bc 7B68     	 ldr r3,[r7,#4]
 3560 00be 5B68     	 ldr r3,[r3,#4]
 3561 00c0 9B68     	 ldr r3,[r3,#8]
 3562 00c2 1B79     	 ldrb r3,[r3,#4]
 3563 00c4 1046     	 mov r0,r2
 3564 00c6 1946     	 mov r1,r3
 3565 00c8 0022     	 movs r2,#0
 3566 00ca FFF7FEFF 	 bl XMC_GPIO_SetMode
1643:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_1_pin->port, handle->config->mosi_1_pin->pin, XMC_GPIO_
 3567              	 .loc 3 1643 0
 3568 00ce 7B68     	 ldr r3,[r7,#4]
 3569 00d0 5B68     	 ldr r3,[r3,#4]
 3570 00d2 1B69     	 ldr r3,[r3,#16]
 3571 00d4 1A68     	 ldr r2,[r3]
 3572 00d6 7B68     	 ldr r3,[r7,#4]
 3573 00d8 5B68     	 ldr r3,[r3,#4]
 3574 00da 1B69     	 ldr r3,[r3,#16]
 3575 00dc 1B79     	 ldrb r3,[r3,#4]
 3576 00de 1046     	 mov r0,r2
 3577 00e0 1946     	 mov r1,r3
 3578 00e2 0022     	 movs r2,#0
 3579 00e4 FFF7FEFF 	 bl XMC_GPIO_SetMode
1644:../Dave/Generated/SPI_MASTER/spi_master.c ****       break;
 3580              	 .loc 3 1644 0
 3581 00e8 35E0     	 b .L149
 3582              	.L156:
1645:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1646:../Dave/Generated/SPI_MASTER/spi_master.c ****     case XMC_SPI_CH_MODE_QUAD:
1647:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_0_pin->port, handle->config->mosi_0_pin->pin, XMC_GPIO_
 3583              	 .loc 3 1647 0
 3584 00ea 7B68     	 ldr r3,[r7,#4]
 3585 00ec 5B68     	 ldr r3,[r3,#4]
 3586 00ee 9B68     	 ldr r3,[r3,#8]
 3587 00f0 1A68     	 ldr r2,[r3]
 3588 00f2 7B68     	 ldr r3,[r7,#4]
 3589 00f4 5B68     	 ldr r3,[r3,#4]
 3590 00f6 9B68     	 ldr r3,[r3,#8]
 3591 00f8 1B79     	 ldrb r3,[r3,#4]
 3592 00fa 1046     	 mov r0,r2
 3593 00fc 1946     	 mov r1,r3
 3594 00fe 0022     	 movs r2,#0
 3595 0100 FFF7FEFF 	 bl XMC_GPIO_SetMode
1648:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_1_pin->port, handle->config->mosi_1_pin->pin, XMC_GPIO_
 3596              	 .loc 3 1648 0
 3597 0104 7B68     	 ldr r3,[r7,#4]
 3598 0106 5B68     	 ldr r3,[r3,#4]
 3599 0108 1B69     	 ldr r3,[r3,#16]
 3600 010a 1A68     	 ldr r2,[r3]
 3601 010c 7B68     	 ldr r3,[r7,#4]
 3602 010e 5B68     	 ldr r3,[r3,#4]
 3603 0110 1B69     	 ldr r3,[r3,#16]
 3604 0112 1B79     	 ldrb r3,[r3,#4]
 3605 0114 1046     	 mov r0,r2
 3606 0116 1946     	 mov r1,r3
 3607 0118 0022     	 movs r2,#0
 3608 011a FFF7FEFF 	 bl XMC_GPIO_SetMode
1649:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_2_pin->port, handle->config->mosi_2_pin->pin, XMC_GPIO_
 3609              	 .loc 3 1649 0
 3610 011e 7B68     	 ldr r3,[r7,#4]
 3611 0120 5B68     	 ldr r3,[r3,#4]
 3612 0122 9B69     	 ldr r3,[r3,#24]
 3613 0124 1A68     	 ldr r2,[r3]
 3614 0126 7B68     	 ldr r3,[r7,#4]
 3615 0128 5B68     	 ldr r3,[r3,#4]
 3616 012a 9B69     	 ldr r3,[r3,#24]
 3617 012c 1B79     	 ldrb r3,[r3,#4]
 3618 012e 1046     	 mov r0,r2
 3619 0130 1946     	 mov r1,r3
 3620 0132 0022     	 movs r2,#0
 3621 0134 FFF7FEFF 	 bl XMC_GPIO_SetMode
1650:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_3_pin->port, handle->config->mosi_3_pin->pin, XMC_GPIO_
 3622              	 .loc 3 1650 0
 3623 0138 7B68     	 ldr r3,[r7,#4]
 3624 013a 5B68     	 ldr r3,[r3,#4]
 3625 013c 1B6A     	 ldr r3,[r3,#32]
 3626 013e 1A68     	 ldr r2,[r3]
 3627 0140 7B68     	 ldr r3,[r7,#4]
 3628 0142 5B68     	 ldr r3,[r3,#4]
 3629 0144 1B6A     	 ldr r3,[r3,#32]
 3630 0146 1B79     	 ldrb r3,[r3,#4]
 3631 0148 1046     	 mov r0,r2
 3632 014a 1946     	 mov r1,r3
 3633 014c 0022     	 movs r2,#0
 3634 014e FFF7FEFF 	 bl XMC_GPIO_SetMode
1651:../Dave/Generated/SPI_MASTER/spi_master.c ****       break;
 3635              	 .loc 3 1651 0
 3636 0152 00E0     	 b .L149
 3637              	.L158:
1652:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1653:../Dave/Generated/SPI_MASTER/spi_master.c ****     default:
1654:../Dave/Generated/SPI_MASTER/spi_master.c ****       break;
 3638              	 .loc 3 1654 0
 3639 0154 00BF     	 nop
 3640              	.L149:
1655:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1656:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 3641              	 .loc 3 1656 0
 3642 0156 1037     	 adds r7,r7,#16
 3643              	.LCFI202:
 3644              	 .cfi_def_cfa_offset 8
 3645 0158 BD46     	 mov sp,r7
 3646              	.LCFI203:
 3647              	 .cfi_def_cfa_register 13
 3648              	 
 3649 015a 80BD     	 pop {r7,pc}
 3650              	 .cfi_endproc
 3651              	.LFE327:
 3653              	 .section .text.SPI_MASTER_lValidateModeChange,"ax",%progbits
 3654              	 .align 2
 3655              	 .thumb
 3656              	 .thumb_func
 3658              	SPI_MASTER_lValidateModeChange:
 3659              	.LFB328:
1657:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1658:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
1659:../Dave/Generated/SPI_MASTER/spi_master.c ****  * This is used check whether the mode change is valid or not
1660:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
1661:../Dave/Generated/SPI_MASTER/spi_master.c **** static SPI_MASTER_STATUS_t SPI_MASTER_lValidateModeChange(const SPI_MASTER_t * handle, XMC_SPI_CH_M
1662:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 3660              	 .loc 3 1662 0
 3661              	 .cfi_startproc
 3662              	 
 3663              	 
 3664              	 
 3665 0000 80B4     	 push {r7}
 3666              	.LCFI204:
 3667              	 .cfi_def_cfa_offset 4
 3668              	 .cfi_offset 7,-4
 3669 0002 85B0     	 sub sp,sp,#20
 3670              	.LCFI205:
 3671              	 .cfi_def_cfa_offset 24
 3672 0004 00AF     	 add r7,sp,#0
 3673              	.LCFI206:
 3674              	 .cfi_def_cfa_register 7
 3675 0006 7860     	 str r0,[r7,#4]
 3676 0008 0B46     	 mov r3,r1
 3677 000a FB70     	 strb r3,[r7,#3]
1663:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_STATUS_t status;
1664:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1665:../Dave/Generated/SPI_MASTER/spi_master.c ****   status = SPI_MASTER_STATUS_SUCCESS;
 3678              	 .loc 3 1665 0
 3679 000c 0023     	 movs r3,#0
 3680 000e FB73     	 strb r3,[r7,#15]
1666:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1667:../Dave/Generated/SPI_MASTER/spi_master.c ****   if ((handle->config->spi_master_config_mode == XMC_SPI_CH_MODE_STANDARD_HALFDUPLEX) ||
 3681              	 .loc 3 1667 0
 3682 0010 7B68     	 ldr r3,[r7,#4]
 3683 0012 5B68     	 ldr r3,[r3,#4]
 3684 0014 93F88630 	 ldrb r3,[r3,#134]
 3685 0018 052B     	 cmp r3,#5
 3686 001a 06D0     	 beq .L160
1668:../Dave/Generated/SPI_MASTER/spi_master.c ****       (handle->config->spi_master_config_mode < mode))
 3687              	 .loc 3 1668 0 discriminator 1
 3688 001c 7B68     	 ldr r3,[r7,#4]
 3689 001e 5B68     	 ldr r3,[r3,#4]
 3690 0020 93F88630 	 ldrb r3,[r3,#134]
1667:../Dave/Generated/SPI_MASTER/spi_master.c ****       (handle->config->spi_master_config_mode < mode))
 3691              	 .loc 3 1667 0 discriminator 1
 3692 0024 FA78     	 ldrb r2,[r7,#3]
 3693 0026 9A42     	 cmp r2,r3
 3694 0028 02D9     	 bls .L161
 3695              	.L160:
1669:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1670:../Dave/Generated/SPI_MASTER/spi_master.c ****     status = SPI_MASTER_STATUS_FAILURE;
 3696              	 .loc 3 1670 0
 3697 002a 0123     	 movs r3,#1
 3698 002c FB73     	 strb r3,[r7,#15]
 3699 002e 20E0     	 b .L162
 3700              	.L161:
1671:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1672:../Dave/Generated/SPI_MASTER/spi_master.c ****   else if (handle->config->spi_master_config_mode == XMC_SPI_CH_MODE_STANDARD)
 3701              	 .loc 3 1672 0
 3702 0030 7B68     	 ldr r3,[r7,#4]
 3703 0032 5B68     	 ldr r3,[r3,#4]
 3704 0034 93F88630 	 ldrb r3,[r3,#134]
 3705 0038 002B     	 cmp r3,#0
 3706 003a 05D1     	 bne .L163
1673:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1674:../Dave/Generated/SPI_MASTER/spi_master.c ****     if (XMC_SPI_CH_MODE_DUAL <= mode)
 3707              	 .loc 3 1674 0
 3708 003c FB78     	 ldrb r3,[r7,#3]
 3709 003e 052B     	 cmp r3,#5
 3710 0040 17D9     	 bls .L162
1675:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1676:../Dave/Generated/SPI_MASTER/spi_master.c ****       status = SPI_MASTER_STATUS_FAILURE;
 3711              	 .loc 3 1676 0
 3712 0042 0123     	 movs r3,#1
 3713 0044 FB73     	 strb r3,[r7,#15]
 3714 0046 14E0     	 b .L162
 3715              	.L163:
1677:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1678:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1679:../Dave/Generated/SPI_MASTER/spi_master.c ****   else
1680:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1681:../Dave/Generated/SPI_MASTER/spi_master.c ****     if ((mode == XMC_SPI_CH_MODE_STANDARD) && (handle->runtime->dx0_input == SPI_MASTER_INPUT_INVAL
 3716              	 .loc 3 1681 0
 3717 0048 FB78     	 ldrb r3,[r7,#3]
 3718 004a 002B     	 cmp r3,#0
 3719 004c 07D1     	 bne .L165
 3720              	 .loc 3 1681 0 is_stmt 0 discriminator 1
 3721 004e 7B68     	 ldr r3,[r7,#4]
 3722 0050 9B68     	 ldr r3,[r3,#8]
 3723 0052 5B7F     	 ldrb r3,[r3,#29]
 3724 0054 072B     	 cmp r3,#7
 3725 0056 02D1     	 bne .L165
1682:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1683:../Dave/Generated/SPI_MASTER/spi_master.c ****       status = SPI_MASTER_STATUS_FAILURE;
 3726              	 .loc 3 1683 0 is_stmt 1
 3727 0058 0123     	 movs r3,#1
 3728 005a FB73     	 strb r3,[r7,#15]
 3729 005c 09E0     	 b .L162
 3730              	.L165:
1684:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1685:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1686:../Dave/Generated/SPI_MASTER/spi_master.c ****     else if ((mode == XMC_SPI_CH_MODE_STANDARD_HALFDUPLEX) && (handle->runtime->dx0_input_half_dupl
 3731              	 .loc 3 1686 0
 3732 005e FB78     	 ldrb r3,[r7,#3]
 3733 0060 052B     	 cmp r3,#5
 3734 0062 06D1     	 bne .L162
 3735              	 .loc 3 1686 0 is_stmt 0 discriminator 1
 3736 0064 7B68     	 ldr r3,[r7,#4]
 3737 0066 9B68     	 ldr r3,[r3,#8]
 3738 0068 9B7F     	 ldrb r3,[r3,#30]
 3739 006a 072B     	 cmp r3,#7
 3740 006c 01D1     	 bne .L162
1687:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1688:../Dave/Generated/SPI_MASTER/spi_master.c ****       status = SPI_MASTER_STATUS_FAILURE;
 3741              	 .loc 3 1688 0 is_stmt 1
 3742 006e 0123     	 movs r3,#1
 3743 0070 FB73     	 strb r3,[r7,#15]
 3744              	.L162:
1689:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1690:../Dave/Generated/SPI_MASTER/spi_master.c ****     else
1691:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1692:../Dave/Generated/SPI_MASTER/spi_master.c ****         /* added to abide MISRA */
1693:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1694:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1695:../Dave/Generated/SPI_MASTER/spi_master.c ****   return status;
 3745              	 .loc 3 1695 0
 3746 0072 FB7B     	 ldrb r3,[r7,#15]
1696:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 3747              	 .loc 3 1696 0
 3748 0074 1846     	 mov r0,r3
 3749 0076 1437     	 adds r7,r7,#20
 3750              	.LCFI207:
 3751              	 .cfi_def_cfa_offset 4
 3752 0078 BD46     	 mov sp,r7
 3753              	.LCFI208:
 3754              	 .cfi_def_cfa_register 13
 3755              	 
 3756 007a 5DF8047B 	 ldr r7,[sp],#4
 3757              	.LCFI209:
 3758              	 .cfi_restore 7
 3759              	 .cfi_def_cfa_offset 0
 3760 007e 7047     	 bx lr
 3761              	 .cfi_endproc
 3762              	.LFE328:
 3764              	 .section .data.dummy_data.8901,"aw",%progbits
 3765              	 .align 2
 3768              	dummy_data.8901:
 3769 0000 FF       	 .byte -1
 3770 0001 FF       	 .byte -1
 3771 0002 0000     	 .text
 3772              	.Letext0:
 3773              	 .file 4 "d:\\programs\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 3774              	 .file 5 "d:\\programs\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 3775              	 .file 6 "D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc/xmc_gpio.h"
 3776              	 .file 7 "D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc/xmc4_gpio.h"
 3777              	 .file 8 "D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/DAVE_Common.h"
 3778              	 .file 9 "../Dave/Generated/SPI_MASTER/spi_master.h"
 3779              	 .file 10 "D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include/cmsis_gcc.h"
 3780              	 .file 11 "D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include/core_cm4.h"
 3781              	 .file 12 "D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Infineon/XMC4800_series/Include/system_XMC4800.h"
DEFINED SYMBOLS
                            *ABS*:00000000 spi_master.c
    {standard input}:20     .text.XMC_USIC_CH_SetInputSource:00000000 $t
    {standard input}:24     .text.XMC_USIC_CH_SetInputSource:00000000 XMC_USIC_CH_SetInputSource
    {standard input}:82     .text.XMC_USIC_CH_WriteToTBUFTCI:00000000 $t
    {standard input}:86     .text.XMC_USIC_CH_WriteToTBUFTCI:00000000 XMC_USIC_CH_WriteToTBUFTCI
    {standard input}:130    .text.XMC_USIC_CH_GetTransmitBufferStatus:00000000 $t
    {standard input}:134    .text.XMC_USIC_CH_GetTransmitBufferStatus:00000000 XMC_USIC_CH_GetTransmitBufferStatus
    {standard input}:176    .text.XMC_USIC_CH_GetReceiveBufferStatus:00000000 $t
    {standard input}:180    .text.XMC_USIC_CH_GetReceiveBufferStatus:00000000 XMC_USIC_CH_GetReceiveBufferStatus
    {standard input}:220    .text.XMC_USIC_CH_TXFIFO_DisableEvent:00000000 $t
    {standard input}:224    .text.XMC_USIC_CH_TXFIFO_DisableEvent:00000000 XMC_USIC_CH_TXFIFO_DisableEvent
    {standard input}:268    .text.XMC_USIC_CH_TXFIFO_PutDataHPCMode:00000000 $t
    {standard input}:272    .text.XMC_USIC_CH_TXFIFO_PutDataHPCMode:00000000 XMC_USIC_CH_TXFIFO_PutDataHPCMode
    {standard input}:316    .text.XMC_USIC_CH_TXFIFO_Flush:00000000 $t
    {standard input}:320    .text.XMC_USIC_CH_TXFIFO_Flush:00000000 XMC_USIC_CH_TXFIFO_Flush
    {standard input}:359    .text.XMC_USIC_CH_TXFIFO_IsFull:00000000 $t
    {standard input}:363    .text.XMC_USIC_CH_TXFIFO_IsFull:00000000 XMC_USIC_CH_TXFIFO_IsFull
    {standard input}:408    .text.XMC_USIC_CH_RXFIFO_DisableEvent:00000000 $t
    {standard input}:412    .text.XMC_USIC_CH_RXFIFO_DisableEvent:00000000 XMC_USIC_CH_RXFIFO_DisableEvent
    {standard input}:456    .text.XMC_USIC_CH_RXFIFO_Flush:00000000 $t
    {standard input}:460    .text.XMC_USIC_CH_RXFIFO_Flush:00000000 XMC_USIC_CH_RXFIFO_Flush
    {standard input}:499    .text.XMC_USIC_CH_RXFIFO_IsEmpty:00000000 $t
    {standard input}:503    .text.XMC_USIC_CH_RXFIFO_IsEmpty:00000000 XMC_USIC_CH_RXFIFO_IsEmpty
    {standard input}:548    .text.XMC_USIC_CH_RXFIFO_ClearEvent:00000000 $t
    {standard input}:552    .text.XMC_USIC_CH_RXFIFO_ClearEvent:00000000 XMC_USIC_CH_RXFIFO_ClearEvent
    {standard input}:592    .text.XMC_USIC_CH_ConfigureShiftClockOutput:00000000 $t
    {standard input}:596    .text.XMC_USIC_CH_ConfigureShiftClockOutput:00000000 XMC_USIC_CH_ConfigureShiftClockOutput
    {standard input}:647    .text.XMC_USIC_CH_SetMode:00000000 $t
    {standard input}:651    .text.XMC_USIC_CH_SetMode:00000000 XMC_USIC_CH_SetMode
    {standard input}:696    .text.XMC_SPI_CH_Start:00000000 $t
    {standard input}:700    .text.XMC_SPI_CH_Start:00000000 XMC_SPI_CH_Start
    {standard input}:736    .text.XMC_SPI_CH_SetTransmitMode:00000000 $t
    {standard input}:740    .text.XMC_SPI_CH_SetTransmitMode:00000000 XMC_SPI_CH_SetTransmitMode
    {standard input}:789    .text.XMC_SPI_CH_GetStatusFlag:00000000 $t
    {standard input}:793    .text.XMC_SPI_CH_GetStatusFlag:00000000 XMC_SPI_CH_GetStatusFlag
    {standard input}:832    .text.XMC_SPI_CH_ClearStatusFlag:00000000 $t
    {standard input}:836    .text.XMC_SPI_CH_ClearStatusFlag:00000000 XMC_SPI_CH_ClearStatusFlag
    {standard input}:879    .text.XMC_SPI_CH_SetSlaveSelectDelay:00000000 $t
    {standard input}:883    .text.XMC_SPI_CH_SetSlaveSelectDelay:00000000 XMC_SPI_CH_SetSlaveSelectDelay
    {standard input}:933    .text.XMC_SPI_CH_ConfigureShiftClockOutput:00000000 $t
    {standard input}:937    .text.XMC_SPI_CH_ConfigureShiftClockOutput:00000000 XMC_SPI_CH_ConfigureShiftClockOutput
    {standard input}:975    .text.XMC_SPI_CH_SetInputSource:00000000 $t
    {standard input}:979    .text.XMC_SPI_CH_SetInputSource:00000000 XMC_SPI_CH_SetInputSource
    {standard input}:1036   .text.SPI_MASTER_GetAppVersion:00000000 $t
    {standard input}:1041   .text.SPI_MASTER_GetAppVersion:00000000 SPI_MASTER_GetAppVersion
    {standard input}:1102   .text.SPI_MASTER_Init:00000000 $t
    {standard input}:1107   .text.SPI_MASTER_Init:00000000 SPI_MASTER_Init
    {standard input}:1148   .text.SPI_MASTER_SetMode:00000000 $t
    {standard input}:1153   .text.SPI_MASTER_SetMode:00000000 SPI_MASTER_SetMode
    {standard input}:3658   .text.SPI_MASTER_lValidateModeChange:00000000 SPI_MASTER_lValidateModeChange
    {standard input}:2954   .text.SPI_MASTER_lPortConfig:00000000 SPI_MASTER_lPortConfig
    {standard input}:1246   .text.SPI_MASTER_SetBaudRate:00000000 $t
    {standard input}:1251   .text.SPI_MASTER_SetBaudRate:00000000 SPI_MASTER_SetBaudRate
    {standard input}:3449   .text.SPI_MASTER_lPortModeReset:00000000 SPI_MASTER_lPortModeReset
    {standard input}:3170   .text.SPI_MASTER_lPortModeSet:00000000 SPI_MASTER_lPortModeSet
    {standard input}:1369   .text.SPI_MASTER_Transmit:00000000 $t
    {standard input}:1374   .text.SPI_MASTER_Transmit:00000000 SPI_MASTER_Transmit
    {standard input}:1489   .text.SPI_MASTER_lStartTransmitPolling:00000000 SPI_MASTER_lStartTransmitPolling
    {standard input}:1427   .text.SPI_MASTER_Receive:00000000 $t
    {standard input}:1432   .text.SPI_MASTER_Receive:00000000 SPI_MASTER_Receive
    {standard input}:1830   .text.SPI_MASTER_lStartReceivePolling:00000000 SPI_MASTER_lStartReceivePolling
    {standard input}:1485   .text.SPI_MASTER_lStartTransmitPolling:00000000 $t
    {standard input}:1826   .text.SPI_MASTER_lStartReceivePolling:00000000 $t
    {standard input}:2296   .text.SPI_MASTER_lReceivePolling:00000000 SPI_MASTER_lReceivePolling
    {standard input}:1939   .text.SPI_MASTER_lStartReceivePolling:00000094 $d
    {standard input}:3768   .data.dummy_data.8901:00000000 dummy_data.8901
    {standard input}:1944   .text.SPI_MASTER_Transfer:00000000 $t
    {standard input}:1949   .text.SPI_MASTER_Transfer:00000000 SPI_MASTER_Transfer
    {standard input}:2083   .text.SPI_MASTER_AbortReceive:00000000 $t
    {standard input}:2088   .text.SPI_MASTER_AbortReceive:00000000 SPI_MASTER_AbortReceive
    {standard input}:2197   .text.SPI_MASTER_AbortTransmit:00000000 SPI_MASTER_AbortTransmit
    {standard input}:2192   .text.SPI_MASTER_AbortTransmit:00000000 $t
    {standard input}:2292   .text.SPI_MASTER_lReceivePolling:00000000 $t
    {standard input}:2913   .text.SPI_MASTER_lStdRBUFFlush:00000000 SPI_MASTER_lStdRBUFFlush
    {standard input}:2909   .text.SPI_MASTER_lStdRBUFFlush:00000000 $t
    {standard input}:2950   .text.SPI_MASTER_lPortConfig:00000000 $t
    {standard input}:2983   .text.SPI_MASTER_lPortConfig:0000001c $d
    {standard input}:2991   .text.SPI_MASTER_lPortConfig:0000003c $t
    {standard input}:3166   .text.SPI_MASTER_lPortModeSet:00000000 $t
    {standard input}:3263   .text.SPI_MASTER_lPortModeSet:0000008c $d
    {standard input}:3271   .text.SPI_MASTER_lPortModeSet:000000ac $t
    {standard input}:3445   .text.SPI_MASTER_lPortModeReset:00000000 $t
    {standard input}:3528   .text.SPI_MASTER_lPortModeReset:00000078 $d
    {standard input}:3536   .text.SPI_MASTER_lPortModeReset:00000098 $t
    {standard input}:3654   .text.SPI_MASTER_lValidateModeChange:00000000 $t
    {standard input}:3765   .data.dummy_data.8901:00000000 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
XMC_SPI_CH_Stop
XMC_SPI_CH_SetBaudrate
XMC_SPI_CH_DisableEvent
XMC_SPI_CH_GetReceivedData
XMC_GPIO_SetMode
XMC_GPIO_SetHardwareControl
