#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000931360 .scope module, "test" "test" 2 3;
 .timescale -9 -12;
v0000000000998750_0 .net "flags", 2 0, v0000000000939800_0;  1 drivers
v0000000000998070_0 .var "instruction", 31 0;
v0000000000998110_0 .var "regA", 31 0;
v0000000000998250_0 .var "regB", 31 0;
v0000000000998ed0_0 .net "result", 31 0, v00000000009289e0_0;  1 drivers
S_0000000000903bc0 .scope module, "u_add" "alu" 2 212, 3 7 0, S_0000000000931360;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 32 "regA";
    .port_info 2 /INPUT 32 "regB";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 3 "flags";
v0000000000939800_0 .var "flags", 2 0;
v00000000008e52c0_0 .var "funct", 5 0;
v00000000009314f0_0 .var "immediate", 15 0;
v000000000093c0a0_0 .net "instruction", 31 0, v0000000000998070_0;  1 drivers
v000000000092c140_0 .net "opcode", 5 0, L_0000000000998d90;  1 drivers
v0000000000929af0_0 .var "rd", 4 0;
v000000000093ce80_0 .net "regA", 31 0, v0000000000998110_0;  1 drivers
v0000000000928940_0 .net "regB", 31 0, v0000000000998250_0;  1 drivers
v00000000009289e0_0 .var "result", 31 0;
v0000000000903d50_0 .var "rs", 4 0;
v0000000000903df0_0 .var "rs_reg", 31 0;
v0000000000903e90_0 .var "rt", 4 0;
v00000000009981b0_0 .var "rt_reg", 31 0;
v0000000000998610_0 .var "shamt", 4 0;
v0000000000998f70_0 .var "temp_reg", 31 0;
E_00000000008dd5a0/0 .event edge, v000000000092c140_0, v00000000008e52c0_0, v0000000000903df0_0, v00000000009981b0_0;
E_00000000008dd5a0/1 .event edge, v00000000009289e0_0, v0000000000998610_0, v00000000009314f0_0, v0000000000998f70_0;
E_00000000008dd5a0 .event/or E_00000000008dd5a0/0, E_00000000008dd5a0/1;
E_00000000008de020 .event edge, v0000000000903d50_0, v000000000093ce80_0, v0000000000928940_0, v0000000000903e90_0;
E_00000000008de120 .event edge, v000000000092c140_0, v000000000093c0a0_0;
L_0000000000998d90 .part v0000000000998070_0, 26, 6;
    .scope S_0000000000903bc0;
T_0 ;
    %wait E_00000000008de120;
    %load/vec4 v000000000092c140_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v000000000093c0a0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0000000000903d50_0, 0, 5;
    %load/vec4 v000000000093c0a0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000000000903e90_0, 0, 5;
    %load/vec4 v000000000093c0a0_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0000000000929af0_0, 0, 5;
    %load/vec4 v000000000093c0a0_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0000000000998610_0, 0, 5;
    %load/vec4 v000000000093c0a0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v00000000008e52c0_0, 0, 6;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000093c0a0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0000000000903d50_0, 0, 5;
    %load/vec4 v000000000093c0a0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000000000903e90_0, 0, 5;
    %load/vec4 v000000000093c0a0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v00000000009314f0_0, 0, 16;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000903bc0;
T_1 ;
    %wait E_00000000008de020;
    %load/vec4 v0000000000903d50_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000000000093ce80_0;
    %store/vec4 v0000000000903df0_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000000928940_0;
    %store/vec4 v0000000000903df0_0, 0, 32;
T_1.1 ;
    %load/vec4 v0000000000903e90_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v000000000093ce80_0;
    %store/vec4 v00000000009981b0_0, 0, 32;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000000000928940_0;
    %store/vec4 v00000000009981b0_0, 0, 32;
T_1.3 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000000903bc0;
T_2 ;
    %wait E_00000000008dd5a0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000000939800_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000009289e0_0, 0, 32;
    %load/vec4 v000000000092c140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %jmp T_2.12;
T_2.0 ;
    %load/vec4 v00000000008e52c0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %jmp T_2.29;
T_2.13 ;
    %load/vec4 v0000000000903df0_0;
    %load/vec4 v00000000009981b0_0;
    %add;
    %store/vec4 v00000000009289e0_0, 0, 32;
    %load/vec4 v00000000009289e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000903df0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000009981b0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 3, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v00000000009289e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000903df0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000009981b0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_2.30, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000939800_0, 4, 1;
T_2.30 ;
    %jmp T_2.29;
T_2.14 ;
    %load/vec4 v0000000000903df0_0;
    %load/vec4 v00000000009981b0_0;
    %add;
    %store/vec4 v00000000009289e0_0, 0, 32;
    %jmp T_2.29;
T_2.15 ;
    %load/vec4 v0000000000903df0_0;
    %load/vec4 v00000000009981b0_0;
    %and;
    %store/vec4 v00000000009289e0_0, 0, 32;
    %jmp T_2.29;
T_2.16 ;
    %load/vec4 v0000000000903df0_0;
    %load/vec4 v00000000009981b0_0;
    %or;
    %inv;
    %store/vec4 v00000000009289e0_0, 0, 32;
    %jmp T_2.29;
T_2.17 ;
    %load/vec4 v0000000000903df0_0;
    %load/vec4 v00000000009981b0_0;
    %or;
    %store/vec4 v00000000009289e0_0, 0, 32;
    %jmp T_2.29;
T_2.18 ;
    %load/vec4 v00000000009981b0_0;
    %ix/getv 4, v0000000000998610_0;
    %shiftl 4;
    %store/vec4 v00000000009289e0_0, 0, 32;
    %jmp T_2.29;
T_2.19 ;
    %load/vec4 v00000000009981b0_0;
    %ix/getv 4, v0000000000903df0_0;
    %shiftl 4;
    %store/vec4 v00000000009289e0_0, 0, 32;
    %jmp T_2.29;
T_2.20 ;
    %load/vec4 v0000000000903df0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000009981b0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.32, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000939800_0, 4, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000009289e0_0, 0, 32;
    %jmp T_2.33;
T_2.32 ;
    %load/vec4 v0000000000903df0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000009981b0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.34, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000939800_0, 4, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000009289e0_0, 0, 32;
    %jmp T_2.35;
T_2.34 ;
    %load/vec4 v0000000000903df0_0;
    %load/vec4 v00000000009981b0_0;
    %sub;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.36, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000939800_0, 4, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000009289e0_0, 0, 32;
    %jmp T_2.37;
T_2.36 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000939800_0, 4, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000009289e0_0, 0, 32;
T_2.37 ;
T_2.35 ;
T_2.33 ;
    %jmp T_2.29;
T_2.21 ;
    %load/vec4 v0000000000903df0_0;
    %load/vec4 v00000000009981b0_0;
    %cmp/u;
    %jmp/0xz  T_2.38, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000939800_0, 4, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000009289e0_0, 0, 32;
    %jmp T_2.39;
T_2.38 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000939800_0, 4, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000009289e0_0, 0, 32;
T_2.39 ;
    %jmp T_2.29;
T_2.22 ;
    %load/vec4 v00000000009981b0_0;
    %ix/getv 4, v0000000000998610_0;
    %shiftr/s 4;
    %store/vec4 v00000000009289e0_0, 0, 32;
    %jmp T_2.29;
T_2.23 ;
    %load/vec4 v00000000009981b0_0;
    %ix/getv 4, v0000000000903df0_0;
    %shiftr/s 4;
    %store/vec4 v00000000009289e0_0, 0, 32;
    %jmp T_2.29;
T_2.24 ;
    %load/vec4 v00000000009981b0_0;
    %ix/getv 4, v0000000000998610_0;
    %shiftr 4;
    %store/vec4 v00000000009289e0_0, 0, 32;
    %jmp T_2.29;
T_2.25 ;
    %load/vec4 v00000000009981b0_0;
    %ix/getv 4, v0000000000903df0_0;
    %shiftr 4;
    %store/vec4 v00000000009289e0_0, 0, 32;
    %jmp T_2.29;
T_2.26 ;
    %load/vec4 v0000000000903df0_0;
    %load/vec4 v00000000009981b0_0;
    %sub;
    %store/vec4 v00000000009289e0_0, 0, 32;
    %load/vec4 v00000000009289e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000903df0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000009981b0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 5, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v00000000009289e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000903df0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000009981b0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_2.40, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000939800_0, 4, 1;
T_2.40 ;
    %jmp T_2.29;
T_2.27 ;
    %load/vec4 v0000000000903df0_0;
    %load/vec4 v00000000009981b0_0;
    %sub;
    %store/vec4 v00000000009289e0_0, 0, 32;
    %jmp T_2.29;
T_2.28 ;
    %load/vec4 v0000000000903df0_0;
    %load/vec4 v00000000009981b0_0;
    %xor;
    %store/vec4 v00000000009289e0_0, 0, 32;
    %jmp T_2.29;
T_2.29 ;
    %pop/vec4 1;
    %jmp T_2.12;
T_2.1 ;
    %load/vec4 v00000000009314f0_0;
    %pad/s 32;
    %store/vec4 v0000000000998f70_0, 0, 32;
    %load/vec4 v0000000000903df0_0;
    %load/vec4 v0000000000998f70_0;
    %add;
    %store/vec4 v00000000009289e0_0, 0, 32;
    %load/vec4 v00000000009289e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000009314f0_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000903df0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 4, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v00000000009289e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000009314f0_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000903df0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_2.42, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000939800_0, 4, 1;
T_2.42 ;
    %jmp T_2.12;
T_2.2 ;
    %load/vec4 v00000000009314f0_0;
    %pad/s 32;
    %store/vec4 v0000000000998f70_0, 0, 32;
    %load/vec4 v0000000000903df0_0;
    %load/vec4 v0000000000998f70_0;
    %add;
    %store/vec4 v00000000009289e0_0, 0, 32;
    %jmp T_2.12;
T_2.3 ;
    %load/vec4 v0000000000903df0_0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000000009314f0_0;
    %concat/vec4; draw_concat_vec4
    %and;
    %store/vec4 v00000000009289e0_0, 0, 32;
    %jmp T_2.12;
T_2.4 ;
    %load/vec4 v0000000000903df0_0;
    %load/vec4 v00000000009981b0_0;
    %sub;
    %store/vec4 v00000000009289e0_0, 0, 32;
    %load/vec4 v00000000009289e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.44, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000939800_0, 4, 1;
    %jmp T_2.45;
T_2.44 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000939800_0, 4, 1;
T_2.45 ;
    %jmp T_2.12;
T_2.5 ;
    %load/vec4 v0000000000903df0_0;
    %load/vec4 v00000000009981b0_0;
    %sub;
    %store/vec4 v00000000009289e0_0, 0, 32;
    %load/vec4 v00000000009289e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.46, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000939800_0, 4, 1;
    %jmp T_2.47;
T_2.46 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000939800_0, 4, 1;
T_2.47 ;
    %jmp T_2.12;
T_2.6 ;
    %load/vec4 v00000000009314f0_0;
    %pad/s 32;
    %store/vec4 v0000000000998f70_0, 0, 32;
    %load/vec4 v0000000000903df0_0;
    %load/vec4 v0000000000998f70_0;
    %add;
    %store/vec4 v00000000009289e0_0, 0, 32;
    %jmp T_2.12;
T_2.7 ;
    %load/vec4 v0000000000903df0_0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000000009314f0_0;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v00000000009289e0_0, 0, 32;
    %jmp T_2.12;
T_2.8 ;
    %load/vec4 v00000000009314f0_0;
    %pad/s 32;
    %store/vec4 v0000000000998f70_0, 0, 32;
    %load/vec4 v0000000000903df0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000998f70_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.48, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000939800_0, 4, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000009289e0_0, 0, 32;
    %jmp T_2.49;
T_2.48 ;
    %load/vec4 v0000000000903df0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000998f70_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.50, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000939800_0, 4, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000009289e0_0, 0, 32;
    %jmp T_2.51;
T_2.50 ;
    %load/vec4 v0000000000903df0_0;
    %load/vec4 v0000000000998f70_0;
    %sub;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.52, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000939800_0, 4, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000009289e0_0, 0, 32;
    %jmp T_2.53;
T_2.52 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000939800_0, 4, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000009289e0_0, 0, 32;
T_2.53 ;
T_2.51 ;
T_2.49 ;
    %jmp T_2.12;
T_2.9 ;
    %load/vec4 v00000000009314f0_0;
    %pad/s 32;
    %store/vec4 v0000000000998f70_0, 0, 32;
    %load/vec4 v0000000000903df0_0;
    %load/vec4 v0000000000998f70_0;
    %cmp/u;
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000939800_0, 4, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000009289e0_0, 0, 32;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000939800_0, 4, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000009289e0_0, 0, 32;
T_2.55 ;
    %jmp T_2.12;
T_2.10 ;
    %load/vec4 v00000000009314f0_0;
    %pad/s 32;
    %store/vec4 v0000000000998f70_0, 0, 32;
    %load/vec4 v0000000000903df0_0;
    %load/vec4 v0000000000998f70_0;
    %add;
    %store/vec4 v00000000009289e0_0, 0, 32;
    %jmp T_2.12;
T_2.11 ;
    %load/vec4 v0000000000903df0_0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000000009314f0_0;
    %concat/vec4; draw_concat_vec4
    %xor;
    %store/vec4 v00000000009289e0_0, 0, 32;
    %jmp T_2.12;
T_2.12 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000931360;
T_3 ;
    %vpi_call 2 11 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000000000931360;
T_4 ;
    %vpi_call 2 16 "$display", "\012                                   initialize" {0 0 0};
    %vpi_call 2 17 "$monitor", "instruction = 32'h%h, regA = 32'h%h, regB = 32'h%h, result = 32'h%h, flags = 3'b%b", v0000000000998070_0, v0000000000998110_0, v0000000000998250_0, v0000000000998ed0_0, v0000000000998750_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000998070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000998110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000998250_0, 0, 32;
    %delay 500000, 0;
    %vpi_call 2 22 "$display", "\012                                   for R Type" {0 0 0};
    %vpi_call 2 23 "$display", "\012                                   format is" {0 0 0};
    %vpi_call 2 24 "$display", "\012                      instruction:regA:regB:result:flags" {0 0 0};
    %vpi_call 2 25 "$display", "\012                                add overflow test" {0 0 0};
    %pushi/vec4 2097184, 0, 32;
    %store/vec4 v0000000000998070_0, 0, 32;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0000000000998110_0, 0, 32;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0000000000998250_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 30 "$display", "\012                                add normal test" {0 0 0};
    %pushi/vec4 65568, 0, 32;
    %store/vec4 v0000000000998070_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000998110_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000998250_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 35 "$display", "\012                                sub overflow test" {0 0 0};
    %pushi/vec4 65570, 0, 32;
    %store/vec4 v0000000000998070_0, 0, 32;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0000000000998110_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000998250_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 40 "$display", "\012                                sub normal test" {0 0 0};
    %pushi/vec4 65570, 0, 32;
    %store/vec4 v0000000000998070_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000000000998110_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000998250_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 45 "$display", "\012                                  addu test" {0 0 0};
    %pushi/vec4 2097185, 0, 32;
    %store/vec4 v0000000000998070_0, 0, 32;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0000000000998110_0, 0, 32;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0000000000998250_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 50 "$display", "\012                                  subu test" {0 0 0};
    %pushi/vec4 65571, 0, 32;
    %store/vec4 v0000000000998070_0, 0, 32;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0000000000998110_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000998250_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 55 "$display", "\012                                  and test" {0 0 0};
    %pushi/vec4 65572, 0, 32;
    %store/vec4 v0000000000998070_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000998110_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000998250_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 60 "$display", "\012                                   or test" {0 0 0};
    %pushi/vec4 2097189, 0, 32;
    %store/vec4 v0000000000998070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000998110_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000998250_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 65 "$display", "\012                                  xor test" {0 0 0};
    %pushi/vec4 2097190, 0, 32;
    %store/vec4 v0000000000998070_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000998110_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000000000998250_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 70 "$display", "\012                                  nor test" {0 0 0};
    %pushi/vec4 2097191, 0, 32;
    %store/vec4 v0000000000998070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000998110_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000998250_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 75 "$display", "\012                             slt test(negative)" {0 0 0};
    %pushi/vec4 65578, 0, 32;
    %store/vec4 v0000000000998070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000998110_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000998250_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 80 "$display", "\012                          slt test(non-negative)" {0 0 0};
    %pushi/vec4 65578, 0, 32;
    %store/vec4 v0000000000998070_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000998110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000998250_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 85 "$display", "\012                           sltu test(negative)" {0 0 0};
    %pushi/vec4 65579, 0, 32;
    %store/vec4 v0000000000998070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000998110_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000998250_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 90 "$display", "\012                                sltu test" {0 0 0};
    %pushi/vec4 65579, 0, 32;
    %store/vec4 v0000000000998070_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000998110_0, 0, 32;
    %pushi/vec4 4294967294, 0, 32;
    %store/vec4 v0000000000998250_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 95 "$display", "\012                                sll test" {0 0 0};
    %pushi/vec4 66176, 0, 32;
    %store/vec4 v0000000000998070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000998110_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000998250_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 100 "$display", "\012                                srl test" {0 0 0};
    %pushi/vec4 66178, 0, 32;
    %store/vec4 v0000000000998070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000998110_0, 0, 32;
    %pushi/vec4 4026531840, 0, 32;
    %store/vec4 v0000000000998250_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 105 "$display", "\012                                sllv test" {0 0 0};
    %pushi/vec4 65540, 0, 32;
    %store/vec4 v0000000000998070_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0000000000998110_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000998250_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 110 "$display", "\012                                srlv test" {0 0 0};
    %pushi/vec4 65542, 0, 32;
    %store/vec4 v0000000000998070_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000000000998110_0, 0, 32;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0000000000998250_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 115 "$display", "\012                                srav test" {0 0 0};
    %pushi/vec4 65543, 0, 32;
    %store/vec4 v0000000000998070_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000998110_0, 0, 32;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0000000000998250_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 120 "$display", "\012                                sra test" {0 0 0};
    %pushi/vec4 65667, 0, 32;
    %store/vec4 v0000000000998070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000998110_0, 0, 32;
    %pushi/vec4 268435456, 0, 32;
    %store/vec4 v0000000000998250_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 125 "$display", "\012                                         for I Type" {0 0 0};
    %vpi_call 2 126 "$display", "\012                                         format is" {0 0 0};
    %vpi_call 2 127 "$display", "\012                        instruction:regA:regB:immediate:result:flags" {0 0 0};
    %vpi_call 2 128 "$monitor", "instruction = 32'h%h, regA = 32'h%h, regB = 32'h%h, immediate = 16'b%b, result = 32'h%h, flags = 3'b%b", v0000000000998070_0, v0000000000998110_0, v0000000000998250_0, &PV<v0000000000998070_0, 0, 16>, v0000000000998ed0_0, v0000000000998750_0 {0 0 0};
    %vpi_call 2 129 "$display", "\012                                         addi test" {0 0 0};
    %pushi/vec4 538968065, 0, 32;
    %store/vec4 v0000000000998070_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000998110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000998250_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 134 "$display", "\012                                     addi test(overflow)" {0 0 0};
    %pushi/vec4 538968321, 0, 32;
    %store/vec4 v0000000000998070_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000998110_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000998250_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 139 "$display", "\012                                        andi test" {0 0 0};
    %pushi/vec4 805371905, 0, 32;
    %store/vec4 v0000000000998070_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000998110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000998250_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 144 "$display", "\012                                        addiu test" {0 0 0};
    %pushi/vec4 570523649, 0, 32;
    %store/vec4 v0000000000998070_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000998110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000998250_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 149 "$display", "\012                                         ori test" {0 0 0};
    %pushi/vec4 838926337, 0, 32;
    %store/vec4 v0000000000998070_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0000000000998110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000998250_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 154 "$display", "\012                                        xori test" {0 0 0};
    %pushi/vec4 939589633, 0, 32;
    %store/vec4 v0000000000998070_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000998110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000998250_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 159 "$display", "\012                                   slti test(negative)" {0 0 0};
    %pushi/vec4 671154177, 0, 32;
    %store/vec4 v0000000000998070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000998110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000998250_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 164 "$display", "\012                                        slti test" {0 0 0};
    %pushi/vec4 671154176, 0, 32;
    %store/vec4 v0000000000998070_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000998110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000998250_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 169 "$display", "\012                                     beq test(zero)" {0 0 0};
    %pushi/vec4 268500993, 0, 32;
    %store/vec4 v0000000000998070_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000998110_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000998250_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 174 "$display", "\012                                   beq test(non-zero)" {0 0 0};
    %pushi/vec4 268500993, 0, 32;
    %store/vec4 v0000000000998070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000998110_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000998250_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 179 "$display", "\012                                   bne test(non-zero)" {0 0 0};
    %pushi/vec4 335609857, 0, 32;
    %store/vec4 v0000000000998070_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000998110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000998250_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 184 "$display", "\012                                     bne test(zero)" {0 0 0};
    %pushi/vec4 335609857, 0, 32;
    %store/vec4 v0000000000998070_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000998110_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000998250_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 189 "$display", "\012                                  sltiu test(negative)" {0 0 0};
    %pushi/vec4 738263056, 0, 32;
    %store/vec4 v0000000000998070_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000998110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000998250_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 194 "$display", "\012                                sltiu test(non-negative)" {0 0 0};
    %pushi/vec4 738263056, 0, 32;
    %store/vec4 v0000000000998070_0, 0, 32;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0000000000998110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000998250_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 199 "$display", "\012                                        lw test" {0 0 0};
    %pushi/vec4 2348904463, 0, 32;
    %store/vec4 v0000000000998070_0, 0, 32;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0000000000998110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000998250_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 204 "$display", "\012                                        sw test" {0 0 0};
    %pushi/vec4 2885775375, 0, 32;
    %store/vec4 v0000000000998070_0, 0, 32;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0000000000998110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000998250_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 209 "$stop" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_alu.v";
    "alu.v";
