# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../Tang_Primer/src/Mem/BRAM2.v" \
"../../../../../Tang_Primer/src/Display/Disp_PLL.v" \
"../../../../../Tang_Primer/src/Display/Display.v" \
"../../../../../Tang_Primer/src/Display/Drv_HDMI.v" \
"../../../../../Tang_Primer/src/Display/Drv_LCD.v" \
"../../../../../Tang_Primer/src/Display/Drv_LCD_SPI.v" \
"../../../../../Tang_Primer/src/Display/Drv_MIPI.v" \
"../../../../../Tang_Primer/src/Display/Drv_VGA.v" \
"../../../../../Tang_Primer/src/top.v" \
"../../../../../Tang_Primer/src/ModelSim/tb_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
