TimeQuest Timing Analyzer report for trabalhofinal
Mon Dec 04 17:54:48 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_50MHz'
 13. Slow 1200mV 85C Model Setup: 'p3|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'p3|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'clk_50MHz'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50MHz'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'p3|altpll_component|auto_generated|pll1|clk[0]'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'clk_50MHz'
 30. Slow 1200mV 0C Model Setup: 'p3|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Hold: 'p3|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Hold: 'clk_50MHz'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50MHz'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'p3|altpll_component|auto_generated|pll1|clk[0]'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'clk_50MHz'
 46. Fast 1200mV 0C Model Setup: 'p3|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Hold: 'p3|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Hold: 'clk_50MHz'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50MHz'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'p3|altpll_component|auto_generated|pll1|clk[0]'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Slow Corner Signal Integrity Metrics
 64. Fast Corner Signal Integrity Metrics
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; trabalhofinal                                      ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; clk_50MHz                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                  ; { clk_50MHz }                                      ;
; p3|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 83.333 ; 12.0 MHz  ; 0.000 ; 41.666 ; 50.00      ; 25        ; 6           ;       ;        ;           ;            ; false    ; clk_50MHz ; p3|altpll_component|auto_generated|pll1|inclk[0] ; { p3|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 129.82 MHz ; 129.82 MHz      ; p3|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; clk_50MHz                                      ; 0.129  ; 0.000         ;
; p3|altpll_component|auto_generated|pll1|clk[0] ; 75.630 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.313 ; 0.000         ;
; clk_50MHz                                      ; 1.677 ; 0.000         ;
+------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; clk_50MHz                                      ; 9.686  ; 0.000         ;
; p3|altpll_component|auto_generated|pll1|clk[0] ; 41.403 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50MHz'                                                                                                                  ;
+-------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node         ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+
; 0.129 ; top:u02|servo:SERVO|pwm ; pwm_casca2~reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 2.025      ; 5.146      ;
; 0.430 ; top:u01|servo:SERVO|pwm ; pwm_casca1~reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 2.034      ; 4.854      ;
; 0.445 ; top:u03|servo:SERVO|pwm ; pwm_casca3~reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 2.025      ; 4.830      ;
+-------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'p3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 75.630 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[14] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.386     ; 7.312      ;
; 75.655 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[13] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.380     ; 7.293      ;
; 75.661 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[14] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.380     ; 7.287      ;
; 75.746 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[12] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.386     ; 7.196      ;
; 75.752 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[13] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.386     ; 7.190      ;
; 75.771 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[11] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.380     ; 7.177      ;
; 75.777 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[12] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.380     ; 7.171      ;
; 75.862 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[10] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.386     ; 7.080      ;
; 75.868 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[11] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.386     ; 7.074      ;
; 75.870 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[13] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.383     ; 7.075      ;
; 75.876 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[14] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.383     ; 7.069      ;
; 75.927 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[10] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.380     ; 7.021      ;
; 75.978 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[8]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.386     ; 6.964      ;
; 75.984 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[9]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.386     ; 6.958      ;
; 76.043 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[8]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.380     ; 6.905      ;
; 76.049 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[9]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.380     ; 6.899      ;
; 76.107 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[12] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.383     ; 6.838      ;
; 76.137 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[11] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.383     ; 6.808      ;
; 76.223 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[10] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.383     ; 6.722      ;
; 76.253 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[9]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.383     ; 6.692      ;
; 76.339 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[8]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.383     ; 6.606      ;
; 76.390 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[7]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.386     ; 6.552      ;
; 76.409 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[7]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.383     ; 6.536      ;
; 76.562 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[6]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.386     ; 6.380      ;
; 76.562 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[7]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.380     ; 6.386      ;
; 76.798 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[6]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.383     ; 6.147      ;
; 77.082 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[5]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.386     ; 5.860      ;
; 77.120 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[6]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.380     ; 5.828      ;
; 77.318 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[5]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.383     ; 5.627      ;
; 77.640 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[5]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.380     ; 5.308      ;
; 78.023 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[4]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.386     ; 4.919      ;
; 78.041 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[4]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.383     ; 4.904      ;
; 78.042 ; top:u03|servo:SERVO|counter[4]                                                                                ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 5.209      ;
; 78.158 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 5.093      ;
; 78.196 ; top:u01|servo:SERVO|duty_cycle[3]                                                                             ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 5.044      ;
; 78.220 ; top:u03|servo:SERVO|counter[5]                                                                                ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 5.031      ;
; 78.245 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 5.006      ;
; 78.316 ; top:u03|servo:SERVO|duty_cycle[2]                                                                             ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.076     ; 4.936      ;
; 78.371 ; top:u03|servo:SERVO|counter[3]                                                                                ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 4.880      ;
; 78.372 ; top:u03|servo:SERVO|duty_cycle[1]                                                                             ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.076     ; 4.880      ;
; 78.515 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[4]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.380     ; 4.433      ;
; 78.536 ; top:u01|servo:SERVO|duty_cycle[5]                                                                             ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.084     ; 4.708      ;
; 78.556 ; top:u03|servo:SERVO|counter[8]                                                                                ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 4.695      ;
; 78.596 ; top:u01|servo:SERVO|duty_cycle[4]                                                                             ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.084     ; 4.648      ;
; 78.599 ; top:u03|servo:SERVO|counter[6]                                                                                ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 4.652      ;
; 78.602 ; top:u03|servo:SERVO|counter[7]                                                                                ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 4.649      ;
; 78.613 ; top:u01|servo:SERVO|duty_cycle[2]                                                                             ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.627      ;
; 78.659 ; top:u01|servo:SERVO|counter[1]                                                                                ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.086     ; 4.583      ;
; 78.683 ; top:u03|servo:SERVO|duty_cycle[4]                                                                             ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.071     ; 4.574      ;
; 78.731 ; top:u03|servo:SERVO|duty_cycle[3]                                                                             ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.076     ; 4.521      ;
; 78.740 ; top:u01|servo:SERVO|counter[4]                                                                                ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.086     ; 4.502      ;
; 78.750 ; top:u01|servo:SERVO|duty_cycle[1]                                                                             ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.490      ;
; 78.760 ; top:u01|servo:SERVO|duty_cycle[6]                                                                             ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.084     ; 4.484      ;
; 78.768 ; top:u01|servo:SERVO|counter[3]                                                                                ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.086     ; 4.474      ;
; 78.790 ; top:u01|servo:SERVO|counter[10]                                                                               ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.083     ; 4.455      ;
; 78.796 ; top:u03|servo:SERVO|duty_cycle[6]                                                                             ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.071     ; 4.461      ;
; 78.807 ; top:u03|servo:SERVO|duty_cycle[10]                                                                            ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.071     ; 4.450      ;
; 78.820 ; top:u01|servo:SERVO|counter[2]                                                                                ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.086     ; 4.422      ;
; 78.826 ; top:u01|servo:SERVO|duty_cycle[8]                                                                             ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.084     ; 4.418      ;
; 78.854 ; top:u03|servo:SERVO|duty_cycle[5]                                                                             ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.071     ; 4.403      ;
; 78.854 ; top:u01|servo:SERVO|counter[5]                                                                                ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.086     ; 4.388      ;
; 78.855 ; top:u01|servo:SERVO|duty_cycle[11]                                                                            ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.084     ; 4.389      ;
; 78.855 ; top:u01|servo:SERVO|duty_cycle[7]                                                                             ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.084     ; 4.389      ;
; 78.858 ; top:u01|servo:SERVO|counter[6]                                                                                ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.086     ; 4.384      ;
; 78.867 ; top:u01|servo:SERVO|counter[9]                                                                                ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.083     ; 4.378      ;
; 78.892 ; top:u02|servo:SERVO|counter[1]                                                                                ; top:u02|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.081     ; 4.355      ;
; 78.937 ; top:u03|servo:SERVO|duty_cycle[7]                                                                             ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.071     ; 4.320      ;
; 78.939 ; top:u03|servo:SERVO|duty_cycle[8]                                                                             ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.071     ; 4.318      ;
; 78.947 ; top:u03|servo:SERVO|counter[9]                                                                                ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.073     ; 4.308      ;
; 78.949 ; top:u01|servo:SERVO|counter[11]                                                                               ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.083     ; 4.296      ;
; 78.950 ; top:u01|servo:SERVO|duty_cycle[9]                                                                             ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.084     ; 4.294      ;
; 78.952 ; top:u01|servo:SERVO|counter[12]                                                                               ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.083     ; 4.293      ;
; 78.963 ; top:u03|servo:SERVO|duty_cycle[11]                                                                            ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.071     ; 4.294      ;
; 78.968 ; top:u01|servo:SERVO|duty_cycle[10]                                                                            ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.084     ; 4.276      ;
; 78.991 ; top:u03|servo:SERVO|counter[13]                                                                               ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.073     ; 4.264      ;
; 79.003 ; top:u01|servo:SERVO|counter[7]                                                                                ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.086     ; 4.239      ;
; 79.008 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[3]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.381     ; 3.939      ;
; 79.016 ; top:u03|servo:SERVO|counter[12]                                                                               ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.073     ; 4.239      ;
; 79.024 ; top:u02|servo:SERVO|counter[10]                                                                               ; top:u02|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.084     ; 4.220      ;
; 79.047 ; top:u02|servo:SERVO|duty_cycle[4]                                                                             ; top:u02|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.079     ; 4.202      ;
; 79.051 ; top:u03|servo:SERVO|duty_cycle[13]                                                                            ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.071     ; 4.206      ;
; 79.053 ; top:u03|servo:SERVO|duty_cycle[9]                                                                             ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.071     ; 4.204      ;
; 79.061 ; top:u01|servo:SERVO|duty_cycle[12]                                                                            ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.084     ; 4.183      ;
; 79.083 ; top:u03|servo:SERVO|counter[11]                                                                               ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.073     ; 4.172      ;
; 79.089 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[2]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.380     ; 3.859      ;
; 79.100 ; top:u01|servo:SERVO|counter[13]                                                                               ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.083     ; 4.145      ;
; 79.115 ; top:u03|servo:SERVO|counter[10]                                                                               ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.073     ; 4.140      ;
; 79.120 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[3]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.380     ; 3.828      ;
; 79.128 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[1]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.380     ; 3.820      ;
; 79.128 ; top:u02|servo:SERVO|counter[5]                                                                                ; top:u02|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.081     ; 4.119      ;
; 79.130 ; top:u02|servo:SERVO|duty_cycle[10]                                                                            ; top:u02|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.079     ; 4.119      ;
; 79.145 ; top:u03|servo:SERVO|duty_cycle[12]                                                                            ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.071     ; 4.112      ;
; 79.161 ; top:u01|servo:SERVO|counter[8]                                                                                ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.086     ; 4.081      ;
; 79.177 ; top:u02|servo:SERVO|duty_cycle[5]                                                                             ; top:u02|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.079     ; 4.072      ;
; 79.179 ; top:u02|servo:SERVO|counter[4]                                                                                ; top:u02|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.081     ; 4.068      ;
; 79.186 ; top:u01|servo:SERVO|duty_cycle[13]                                                                            ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.084     ; 4.058      ;
; 79.191 ; top:u02|servo:SERVO|duty_cycle[6]                                                                             ; top:u02|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.079     ; 4.058      ;
; 79.193 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[2]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 3.758      ;
; 79.194 ; top:u02|servo:SERVO|duty_cycle[2]                                                                             ; top:u02|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.082     ; 4.052      ;
; 79.208 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[3]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 3.743      ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'p3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                             ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.313 ; top:u03|counter:COUNTER|counter_i[23] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.880      ;
; 0.313 ; top:u01|counter:COUNTER|counter_i[24] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.877      ;
; 0.316 ; top:u01|counter:COUNTER|counter_i[19] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.880      ;
; 0.317 ; top:u02|counter:COUNTER|counter_i[20] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.881      ;
; 0.317 ; top:u02|counter:COUNTER|counter_i[21] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.881      ;
; 0.318 ; top:u02|counter:COUNTER|counter_i[19] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.882      ;
; 0.323 ; top:u01|counter:COUNTER|counter_i[20] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.887      ;
; 0.324 ; top:u01|counter:COUNTER|counter_i[22] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.888      ;
; 0.324 ; top:u01|counter:COUNTER|counter_i[23] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.888      ;
; 0.327 ; top:u03|counter:COUNTER|counter_i[24] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.894      ;
; 0.328 ; top:u02|counter:COUNTER|counter_i[18] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.892      ;
; 0.336 ; top:u03|counter:COUNTER|counter_i[17] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.903      ;
; 0.347 ; top:u03|counter:COUNTER|counter_i[18] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.914      ;
; 0.349 ; top:u02|counter:COUNTER|counter_i[22] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.913      ;
; 0.352 ; top:u02|counter:COUNTER|counter_i[17] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.916      ;
; 0.353 ; top:u01|counter:COUNTER|counter_i[18] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.917      ;
; 0.363 ; top:u02|counter:COUNTER|counter_i[24] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.927      ;
; 0.369 ; top:u01|counter:COUNTER|counter_i[17] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.933      ;
; 0.370 ; top:u02|counter:COUNTER|counter_i[23] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.934      ;
; 0.376 ; top:u01|counter:COUNTER|counter_i[21] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.940      ;
; 0.380 ; top:u02|reset:RESET|sreg[0]           ; top:u02|reset:RESET|sreg[1]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.599      ;
; 0.382 ; top:u03|reset:RESET|sreg[1]           ; top:u03|reset:RESET|sreg[2]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; top:u01|reset:RESET|sreg[1]           ; top:u01|reset:RESET|sreg[2]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.600      ;
; 0.385 ; top:u02|servo:SERVO|counter[17]       ; top:u02|servo:SERVO|counter[17]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.604      ;
; 0.386 ; top:u03|servo:SERVO|counter[17]       ; top:u03|servo:SERVO|counter[17]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.604      ;
; 0.386 ; top:u01|servo:SERVO|counter[17]       ; top:u01|servo:SERVO|counter[17]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.604      ;
; 0.391 ; top:u03|counter:COUNTER|counter_i[24] ; top:u03|counter:COUNTER|counter_i[24]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.609      ;
; 0.391 ; top:u02|counter:COUNTER|counter_i[24] ; top:u02|counter:COUNTER|counter_i[24]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.609      ;
; 0.391 ; top:u01|counter:COUNTER|counter_i[24] ; top:u01|counter:COUNTER|counter_i[24]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.609      ;
; 0.394 ; top:u03|reset:RESET|sreg[0]           ; top:u03|reset:RESET|sreg[1]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.612      ;
; 0.394 ; top:u02|reset:RESET|sreg[1]           ; top:u02|reset:RESET|sreg[2]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; top:u01|reset:RESET|sreg[0]           ; top:u01|reset:RESET|sreg[1]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.612      ;
; 0.525 ; top:u02|reset:RESET|sreg[2]           ; top:u02|reset:RESET|sreg[3]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.744      ;
; 0.526 ; top:u03|reset:RESET|sreg[2]           ; top:u03|reset:RESET|sreg[3]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.744      ;
; 0.526 ; top:u01|reset:RESET|sreg[2]           ; top:u01|reset:RESET|sreg[3]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.744      ;
; 0.548 ; top:u01|counter:COUNTER|counter_i[11] ; top:u01|counter:COUNTER|counter_i[11]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.548 ; top:u01|counter:COUNTER|counter_i[9]  ; top:u01|counter:COUNTER|counter_i[9]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.549 ; top:u03|counter:COUNTER|counter_i[11] ; top:u03|counter:COUNTER|counter_i[11]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.767      ;
; 0.549 ; top:u03|counter:COUNTER|counter_i[9]  ; top:u03|counter:COUNTER|counter_i[9]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.767      ;
; 0.549 ; top:u02|counter:COUNTER|counter_i[11] ; top:u02|counter:COUNTER|counter_i[11]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.767      ;
; 0.549 ; top:u02|counter:COUNTER|counter_i[9]  ; top:u02|counter:COUNTER|counter_i[9]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.767      ;
; 0.549 ; top:u01|counter:COUNTER|counter_i[7]  ; top:u01|counter:COUNTER|counter_i[7]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; top:u01|counter:COUNTER|counter_i[1]  ; top:u01|counter:COUNTER|counter_i[1]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.550 ; top:u03|counter:COUNTER|counter_i[15] ; top:u03|counter:COUNTER|counter_i[15]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.768      ;
; 0.550 ; top:u03|counter:COUNTER|counter_i[7]  ; top:u03|counter:COUNTER|counter_i[7]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.768      ;
; 0.550 ; top:u03|counter:COUNTER|counter_i[1]  ; top:u03|counter:COUNTER|counter_i[1]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.768      ;
; 0.550 ; top:u02|counter:COUNTER|counter_i[15] ; top:u02|counter:COUNTER|counter_i[15]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.768      ;
; 0.550 ; top:u02|counter:COUNTER|counter_i[7]  ; top:u02|counter:COUNTER|counter_i[7]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.768      ;
; 0.550 ; top:u02|counter:COUNTER|counter_i[1]  ; top:u02|counter:COUNTER|counter_i[1]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.768      ;
; 0.550 ; top:u01|counter:COUNTER|counter_i[15] ; top:u01|counter:COUNTER|counter_i[15]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.768      ;
; 0.550 ; top:u01|counter:COUNTER|counter_i[2]  ; top:u01|counter:COUNTER|counter_i[2]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.551 ; top:u03|counter:COUNTER|counter_i[13] ; top:u03|counter:COUNTER|counter_i[13]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.769      ;
; 0.551 ; top:u03|counter:COUNTER|counter_i[2]  ; top:u03|counter:COUNTER|counter_i[2]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.769      ;
; 0.551 ; top:u02|counter:COUNTER|counter_i[13] ; top:u02|counter:COUNTER|counter_i[13]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.769      ;
; 0.551 ; top:u02|counter:COUNTER|counter_i[2]  ; top:u02|counter:COUNTER|counter_i[2]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.769      ;
; 0.551 ; top:u01|counter:COUNTER|counter_i[13] ; top:u01|counter:COUNTER|counter_i[13]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.769      ;
; 0.552 ; top:u01|counter:COUNTER|counter_i[10] ; top:u01|counter:COUNTER|counter_i[10]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; top:u01|counter:COUNTER|counter_i[5]  ; top:u01|counter:COUNTER|counter_i[5]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; top:u01|counter:COUNTER|counter_i[3]  ; top:u01|counter:COUNTER|counter_i[3]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; top:u03|counter:COUNTER|counter_i[12] ; top:u03|counter:COUNTER|counter_i[12]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; top:u03|counter:COUNTER|counter_i[10] ; top:u03|counter:COUNTER|counter_i[10]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; top:u03|counter:COUNTER|counter_i[5]  ; top:u03|counter:COUNTER|counter_i[5]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; top:u03|counter:COUNTER|counter_i[3]  ; top:u03|counter:COUNTER|counter_i[3]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; top:u02|counter:COUNTER|counter_i[12] ; top:u02|counter:COUNTER|counter_i[12]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; top:u02|counter:COUNTER|counter_i[10] ; top:u02|counter:COUNTER|counter_i[10]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; top:u02|counter:COUNTER|counter_i[5]  ; top:u02|counter:COUNTER|counter_i[5]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; top:u02|counter:COUNTER|counter_i[3]  ; top:u02|counter:COUNTER|counter_i[3]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; top:u01|counter:COUNTER|counter_i[12] ; top:u01|counter:COUNTER|counter_i[12]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; top:u01|counter:COUNTER|counter_i[8]  ; top:u01|counter:COUNTER|counter_i[8]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.554 ; top:u03|counter:COUNTER|counter_i[14] ; top:u03|counter:COUNTER|counter_i[14]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.772      ;
; 0.554 ; top:u03|counter:COUNTER|counter_i[8]  ; top:u03|counter:COUNTER|counter_i[8]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.772      ;
; 0.554 ; top:u02|counter:COUNTER|counter_i[14] ; top:u02|counter:COUNTER|counter_i[14]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.772      ;
; 0.554 ; top:u02|counter:COUNTER|counter_i[8]  ; top:u02|counter:COUNTER|counter_i[8]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.772      ;
; 0.554 ; top:u01|counter:COUNTER|counter_i[14] ; top:u01|counter:COUNTER|counter_i[14]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.772      ;
; 0.554 ; top:u01|counter:COUNTER|counter_i[6]  ; top:u01|counter:COUNTER|counter_i[6]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; top:u01|counter:COUNTER|counter_i[4]  ; top:u01|counter:COUNTER|counter_i[4]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.555 ; top:u03|counter:COUNTER|counter_i[16] ; top:u03|counter:COUNTER|counter_i[16]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.773      ;
; 0.555 ; top:u03|counter:COUNTER|counter_i[6]  ; top:u03|counter:COUNTER|counter_i[6]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.773      ;
; 0.555 ; top:u03|counter:COUNTER|counter_i[4]  ; top:u03|counter:COUNTER|counter_i[4]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.773      ;
; 0.555 ; top:u02|counter:COUNTER|counter_i[16] ; top:u02|counter:COUNTER|counter_i[16]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.773      ;
; 0.555 ; top:u02|counter:COUNTER|counter_i[6]  ; top:u02|counter:COUNTER|counter_i[6]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.773      ;
; 0.555 ; top:u02|counter:COUNTER|counter_i[4]  ; top:u02|counter:COUNTER|counter_i[4]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.773      ;
; 0.555 ; top:u01|counter:COUNTER|counter_i[16] ; top:u01|counter:COUNTER|counter_i[16]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.773      ;
; 0.566 ; top:u02|servo:SERVO|counter[15]       ; top:u02|servo:SERVO|counter[15]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.785      ;
; 0.566 ; top:u01|servo:SERVO|counter[15]       ; top:u01|servo:SERVO|counter[15]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.784      ;
; 0.567 ; top:u03|servo:SERVO|counter[15]       ; top:u03|servo:SERVO|counter[15]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.785      ;
; 0.571 ; top:u03|counter:COUNTER|counter_i[23] ; top:u03|counter:COUNTER|counter_i[23]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; top:u03|counter:COUNTER|counter_i[17] ; top:u03|counter:COUNTER|counter_i[17]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; top:u02|counter:COUNTER|counter_i[23] ; top:u02|counter:COUNTER|counter_i[23]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; top:u02|counter:COUNTER|counter_i[17] ; top:u02|counter:COUNTER|counter_i[17]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; top:u02|servo:SERVO|counter[16]       ; top:u02|servo:SERVO|counter[16]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; top:u01|counter:COUNTER|counter_i[23] ; top:u01|counter:COUNTER|counter_i[23]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; top:u01|counter:COUNTER|counter_i[17] ; top:u01|counter:COUNTER|counter_i[17]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.572 ; top:u03|counter:COUNTER|counter_i[18] ; top:u03|counter:COUNTER|counter_i[18]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; top:u03|servo:SERVO|counter[16]       ; top:u03|servo:SERVO|counter[16]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; top:u02|counter:COUNTER|counter_i[18] ; top:u02|counter:COUNTER|counter_i[18]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; top:u01|counter:COUNTER|counter_i[18] ; top:u01|counter:COUNTER|counter_i[18]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; top:u01|servo:SERVO|counter[16]       ; top:u01|servo:SERVO|counter[16]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.573 ; top:u03|counter:COUNTER|counter_i[21] ; top:u03|counter:COUNTER|counter_i[21]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; top:u02|counter:COUNTER|counter_i[21] ; top:u02|counter:COUNTER|counter_i[21]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50MHz'                                                                                                                   ;
+-------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node         ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+
; 1.677 ; top:u03|servo:SERVO|pwm ; pwm_casca3~reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.002        ; 2.506      ; 4.412      ;
; 1.814 ; top:u01|servo:SERVO|pwm ; pwm_casca1~reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.002        ; 2.516      ; 4.559      ;
; 1.867 ; top:u02|servo:SERVO|pwm ; pwm_casca2~reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.002        ; 2.506      ; 4.602      ;
+-------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50MHz'                                                                                        ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+
; 9.686  ; 9.870        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led1~reg0                                                ;
; 9.687  ; 9.871        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca1~reg0                                          ;
; 9.688  ; 9.872        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led2~reg0                                                ;
; 9.688  ; 9.872        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led3~reg0                                                ;
; 9.688  ; 9.872        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led4~reg0                                                ;
; 9.688  ; 9.872        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca2~reg0                                          ;
; 9.688  ; 9.872        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca3~reg0                                          ;
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; p3|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~input|o                                        ;
; 9.848  ; 9.848        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led1~reg0|clk                                            ;
; 9.848  ; 9.848        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca1~reg0|clk                                      ;
; 9.849  ; 9.849        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led2~reg0|clk                                            ;
; 9.849  ; 9.849        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led4~reg0|clk                                            ;
; 9.849  ; 9.849        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca2~reg0|clk                                      ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led3~reg0|clk                                            ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca3~reg0|clk                                      ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~inputclkctrl|inclk[0]                          ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~inputclkctrl|outclk                            ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; p3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; led3~reg0                                                ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca3~reg0                                          ;
; 9.911  ; 10.127       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; led2~reg0                                                ;
; 9.911  ; 10.127       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; led4~reg0                                                ;
; 9.911  ; 10.127       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca2~reg0                                          ;
; 9.912  ; 10.128       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; led1~reg0                                                ;
; 9.912  ; 10.128       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca1~reg0                                          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz~input|i                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~input|i                                        ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; p3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.143 ; 10.143       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz~inputclkctrl|inclk[0]                          ;
; 10.143 ; 10.143       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz~inputclkctrl|outclk                            ;
; 10.150 ; 10.150       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; led2~reg0|clk                                            ;
; 10.150 ; 10.150       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; led3~reg0|clk                                            ;
; 10.150 ; 10.150       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; led4~reg0|clk                                            ;
; 10.150 ; 10.150       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca2~reg0|clk                                      ;
; 10.150 ; 10.150       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca3~reg0|clk                                      ;
; 10.151 ; 10.151       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca1~reg0|clk                                      ;
; 10.152 ; 10.152       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; led1~reg0|clk                                            ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz~input|o                                        ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; p3|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_50MHz ; Rise       ; clk_50MHz                                                ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; led1~reg0                                                ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; led2~reg0                                                ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; led3~reg0                                                ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; led4~reg0                                                ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; pwm_casca1~reg0                                          ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; pwm_casca2~reg0                                          ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; pwm_casca3~reg0                                          ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'p3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 41.403 ; 41.633       ; 0.230          ; Low Pulse Width  ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.404 ; 41.634       ; 0.230          ; Low Pulse Width  ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.404 ; 41.634       ; 0.230          ; Low Pulse Width  ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[0]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[10]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[11]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[12]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[13]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[14]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[15]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[16]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[17]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[18]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[19]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[1]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[20]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[21]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[22]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[23]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[24]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[2]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[3]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[4]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[5]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[6]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[7]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[8]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[9]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[0]                                                                                   ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[1]                                                                                   ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[2]                                                                                   ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[3]                                                                                   ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[0]                                                                                ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[1]                                                                                ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[2]                                                                                ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[3]                                                                                ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[4]                                                                                ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[5]                                                                                ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[6]                                                                                ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[7]                                                                                ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[8]                                                                                ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[10]                                                                               ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[11]                                                                               ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[12]                                                                               ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[13]                                                                               ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[14]                                                                               ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[15]                                                                               ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[16]                                                                               ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[17]                                                                               ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[9]                                                                                ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[1]                                                                             ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[2]                                                                             ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[3]                                                                             ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|pwm                                                                                       ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[0]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[10]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[11]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[12]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[13]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[14]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[15]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[16]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[17]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[18]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[19]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[1]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[20]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[21]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[22]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[23]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[24]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[2]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[3]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[4]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[5]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[6]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[7]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[8]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[9]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|reset:RESET|sreg[0]                                                                                   ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|reset:RESET|sreg[1]                                                                                   ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|reset:RESET|sreg[2]                                                                                   ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|reset:RESET|sreg[3]                                                                                   ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[0]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[10]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[11]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[12]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[13]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[14]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[15]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[16]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[17]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[18]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[19]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[1]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[20]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[21]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[22]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[23]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[24]                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; SW2        ; clk_50MHz  ; 1.665 ; 2.057 ; Rise       ; clk_50MHz                                      ;
; SW3        ; clk_50MHz  ; 1.074 ; 1.479 ; Rise       ; clk_50MHz                                      ;
; SW4        ; clk_50MHz  ; 1.670 ; 2.061 ; Rise       ; clk_50MHz                                      ;
; SW5        ; clk_50MHz  ; 1.238 ; 1.635 ; Rise       ; clk_50MHz                                      ;
; SW7        ; clk_50MHz  ; 5.758 ; 6.401 ; Rise       ; clk_50MHz                                      ;
; SW8        ; clk_50MHz  ; 6.234 ; 6.946 ; Rise       ; clk_50MHz                                      ;
; SW9        ; clk_50MHz  ; 6.062 ; 6.618 ; Rise       ; clk_50MHz                                      ;
; rst_casca1 ; clk_50MHz  ; 4.656 ; 5.124 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz  ; 4.131 ; 4.580 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz  ; 4.166 ; 4.588 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; SW2        ; clk_50MHz  ; -1.303 ; -1.684 ; Rise       ; clk_50MHz                                      ;
; SW3        ; clk_50MHz  ; -0.724 ; -1.108 ; Rise       ; clk_50MHz                                      ;
; SW4        ; clk_50MHz  ; -1.307 ; -1.687 ; Rise       ; clk_50MHz                                      ;
; SW5        ; clk_50MHz  ; -0.881 ; -1.257 ; Rise       ; clk_50MHz                                      ;
; SW7        ; clk_50MHz  ; -5.219 ; -5.832 ; Rise       ; clk_50MHz                                      ;
; SW8        ; clk_50MHz  ; -5.617 ; -6.271 ; Rise       ; clk_50MHz                                      ;
; SW9        ; clk_50MHz  ; -5.525 ; -6.063 ; Rise       ; clk_50MHz                                      ;
; rst_casca1 ; clk_50MHz  ; -3.945 ; -4.389 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz  ; -3.440 ; -3.866 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz  ; -3.476 ; -3.875 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; led1       ; clk_50MHz  ; 6.403 ; 6.435 ; Rise       ; clk_50MHz       ;
; led2       ; clk_50MHz  ; 7.067 ; 7.139 ; Rise       ; clk_50MHz       ;
; led3       ; clk_50MHz  ; 5.824 ; 5.845 ; Rise       ; clk_50MHz       ;
; led4       ; clk_50MHz  ; 6.503 ; 6.601 ; Rise       ; clk_50MHz       ;
; pwm_casca1 ; clk_50MHz  ; 7.227 ; 7.201 ; Rise       ; clk_50MHz       ;
; pwm_casca2 ; clk_50MHz  ; 6.615 ; 6.635 ; Rise       ; clk_50MHz       ;
; pwm_casca3 ; clk_50MHz  ; 6.777 ; 6.874 ; Rise       ; clk_50MHz       ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; led1       ; clk_50MHz  ; 6.251 ; 6.280 ; Rise       ; clk_50MHz       ;
; led2       ; clk_50MHz  ; 6.888 ; 6.955 ; Rise       ; clk_50MHz       ;
; led3       ; clk_50MHz  ; 5.695 ; 5.714 ; Rise       ; clk_50MHz       ;
; led4       ; clk_50MHz  ; 6.347 ; 6.440 ; Rise       ; clk_50MHz       ;
; pwm_casca1 ; clk_50MHz  ; 7.043 ; 7.016 ; Rise       ; clk_50MHz       ;
; pwm_casca2 ; clk_50MHz  ; 6.456 ; 6.473 ; Rise       ; clk_50MHz       ;
; pwm_casca3 ; clk_50MHz  ; 6.612 ; 6.702 ; Rise       ; clk_50MHz       ;
+------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 144.72 MHz ; 144.72 MHz      ; p3|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; clk_50MHz                                      ; 0.358  ; 0.000         ;
; p3|altpll_component|auto_generated|pll1|clk[0] ; 76.423 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.304 ; 0.000         ;
; clk_50MHz                                      ; 1.662 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; clk_50MHz                                      ; 9.683  ; 0.000         ;
; p3|altpll_component|auto_generated|pll1|clk[0] ; 41.409 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50MHz'                                                                                                                   ;
+-------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node         ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+
; 0.358 ; top:u02|servo:SERVO|pwm ; pwm_casca2~reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 1.766      ; 4.658      ;
; 0.635 ; top:u01|servo:SERVO|pwm ; pwm_casca1~reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 1.776      ; 4.391      ;
; 0.692 ; top:u03|servo:SERVO|pwm ; pwm_casca3~reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 1.766      ; 4.324      ;
+-------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'p3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 76.423 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[13] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.339     ; 6.566      ;
; 76.441 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[14] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.339     ; 6.548      ;
; 76.476 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[14] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.345     ; 6.507      ;
; 76.523 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[11] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.339     ; 6.466      ;
; 76.541 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[12] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.339     ; 6.448      ;
; 76.576 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[12] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.345     ; 6.407      ;
; 76.594 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[13] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.345     ; 6.389      ;
; 76.632 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[13] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.342     ; 6.354      ;
; 76.650 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[14] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.342     ; 6.336      ;
; 76.676 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[10] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.345     ; 6.307      ;
; 76.694 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[11] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.345     ; 6.289      ;
; 76.735 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[10] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.339     ; 6.254      ;
; 76.776 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[8]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.345     ; 6.207      ;
; 76.794 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[9]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.345     ; 6.189      ;
; 76.835 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[8]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.339     ; 6.154      ;
; 76.853 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[9]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.339     ; 6.136      ;
; 76.869 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[12] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.342     ; 6.117      ;
; 76.871 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[11] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.342     ; 6.115      ;
; 76.969 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[10] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.342     ; 6.017      ;
; 76.971 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[9]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.342     ; 6.015      ;
; 77.069 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[8]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.342     ; 5.917      ;
; 77.100 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[7]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.345     ; 5.883      ;
; 77.110 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[7]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.342     ; 5.876      ;
; 77.267 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[7]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.339     ; 5.722      ;
; 77.286 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[6]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.345     ; 5.697      ;
; 77.488 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[6]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.342     ; 5.498      ;
; 77.743 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[5]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.345     ; 5.240      ;
; 77.757 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[6]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.339     ; 5.232      ;
; 77.945 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[5]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.342     ; 5.041      ;
; 78.229 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[5]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.339     ; 4.760      ;
; 78.574 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[4]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.342     ; 4.412      ;
; 78.585 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[4]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.345     ; 4.398      ;
; 78.590 ; top:u03|servo:SERVO|counter[4]                                                                                ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.069     ; 4.669      ;
; 78.672 ; top:u01|servo:SERVO|duty_cycle[3]                                                                             ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 4.579      ;
; 78.691 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.069     ; 4.568      ;
; 78.702 ; top:u03|servo:SERVO|counter[5]                                                                                ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.069     ; 4.557      ;
; 78.742 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.069     ; 4.517      ;
; 78.829 ; top:u03|servo:SERVO|duty_cycle[1]                                                                             ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.068     ; 4.431      ;
; 78.851 ; top:u03|servo:SERVO|counter[3]                                                                                ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.069     ; 4.408      ;
; 78.890 ; top:u03|servo:SERVO|duty_cycle[2]                                                                             ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.068     ; 4.370      ;
; 78.983 ; top:u01|servo:SERVO|duty_cycle[5]                                                                             ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.270      ;
; 79.018 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[4]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.339     ; 3.971      ;
; 79.018 ; top:u03|servo:SERVO|counter[8]                                                                                ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.069     ; 4.241      ;
; 79.050 ; top:u03|servo:SERVO|counter[7]                                                                                ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.069     ; 4.209      ;
; 79.066 ; top:u03|servo:SERVO|counter[6]                                                                                ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.069     ; 4.193      ;
; 79.119 ; top:u01|servo:SERVO|duty_cycle[4]                                                                             ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.134      ;
; 79.129 ; top:u01|servo:SERVO|counter[1]                                                                                ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.124      ;
; 79.147 ; top:u01|servo:SERVO|duty_cycle[2]                                                                             ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 4.104      ;
; 79.162 ; top:u03|servo:SERVO|duty_cycle[3]                                                                             ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.068     ; 4.098      ;
; 79.184 ; top:u01|servo:SERVO|counter[4]                                                                                ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.069      ;
; 79.187 ; top:u01|servo:SERVO|duty_cycle[1]                                                                             ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 4.064      ;
; 79.215 ; top:u03|servo:SERVO|duty_cycle[4]                                                                             ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.064     ; 4.049      ;
; 79.221 ; top:u01|servo:SERVO|counter[10]                                                                               ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.074     ; 4.033      ;
; 79.224 ; top:u01|servo:SERVO|counter[3]                                                                                ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.029      ;
; 79.249 ; top:u01|servo:SERVO|duty_cycle[11]                                                                            ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.004      ;
; 79.262 ; top:u03|servo:SERVO|duty_cycle[5]                                                                             ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.064     ; 4.002      ;
; 79.267 ; top:u01|servo:SERVO|counter[2]                                                                                ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 3.986      ;
; 79.268 ; top:u01|servo:SERVO|duty_cycle[6]                                                                             ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 3.985      ;
; 79.271 ; top:u01|servo:SERVO|duty_cycle[7]                                                                             ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 3.982      ;
; 79.286 ; top:u01|servo:SERVO|counter[6]                                                                                ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 3.967      ;
; 79.296 ; top:u01|servo:SERVO|counter[9]                                                                                ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.074     ; 3.958      ;
; 79.297 ; top:u01|servo:SERVO|counter[5]                                                                                ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 3.956      ;
; 79.305 ; top:u03|servo:SERVO|duty_cycle[10]                                                                            ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.064     ; 3.959      ;
; 79.312 ; top:u03|servo:SERVO|duty_cycle[6]                                                                             ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.064     ; 3.952      ;
; 79.317 ; top:u01|servo:SERVO|duty_cycle[8]                                                                             ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 3.936      ;
; 79.331 ; top:u03|servo:SERVO|duty_cycle[7]                                                                             ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.064     ; 3.933      ;
; 79.335 ; top:u03|servo:SERVO|duty_cycle[11]                                                                            ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.064     ; 3.929      ;
; 79.347 ; top:u02|servo:SERVO|counter[1]                                                                                ; top:u02|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.073     ; 3.908      ;
; 79.347 ; top:u01|servo:SERVO|duty_cycle[9]                                                                             ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 3.906      ;
; 79.353 ; top:u03|servo:SERVO|counter[9]                                                                                ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.066     ; 3.909      ;
; 79.365 ; top:u01|servo:SERVO|counter[11]                                                                               ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.074     ; 3.889      ;
; 79.367 ; top:u01|servo:SERVO|counter[12]                                                                               ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.074     ; 3.887      ;
; 79.394 ; top:u03|servo:SERVO|counter[13]                                                                               ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.066     ; 3.868      ;
; 79.412 ; top:u03|servo:SERVO|duty_cycle[13]                                                                            ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.064     ; 3.852      ;
; 79.424 ; top:u03|servo:SERVO|counter[12]                                                                               ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.066     ; 3.838      ;
; 79.426 ; top:u01|servo:SERVO|counter[7]                                                                                ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 3.827      ;
; 79.430 ; top:u03|servo:SERVO|duty_cycle[9]                                                                             ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.064     ; 3.834      ;
; 79.434 ; top:u03|servo:SERVO|duty_cycle[8]                                                                             ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.064     ; 3.830      ;
; 79.445 ; top:u01|servo:SERVO|duty_cycle[10]                                                                            ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 3.808      ;
; 79.469 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[3]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.341     ; 3.518      ;
; 79.469 ; top:u02|servo:SERVO|counter[10]                                                                               ; top:u02|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 3.784      ;
; 79.469 ; top:u03|servo:SERVO|counter[11]                                                                               ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.066     ; 3.793      ;
; 79.500 ; top:u01|servo:SERVO|counter[13]                                                                               ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.074     ; 3.754      ;
; 79.513 ; top:u03|servo:SERVO|counter[10]                                                                               ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.066     ; 3.749      ;
; 79.525 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[2]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.340     ; 3.463      ;
; 79.526 ; top:u01|servo:SERVO|duty_cycle[12]                                                                            ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 3.727      ;
; 79.542 ; top:u01|servo:SERVO|duty_cycle[13]                                                                            ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 3.711      ;
; 79.543 ; top:u02|servo:SERVO|duty_cycle[4]                                                                             ; top:u02|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.070     ; 3.715      ;
; 79.549 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[3]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.340     ; 3.439      ;
; 79.557 ; top:u01|servo:SERVO|counter[8]                                                                                ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 3.696      ;
; 79.558 ; top:u02|servo:SERVO|counter[5]                                                                                ; top:u02|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.073     ; 3.697      ;
; 79.562 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[1]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.340     ; 3.426      ;
; 79.572 ; top:u02|servo:SERVO|duty_cycle[5]                                                                             ; top:u02|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.070     ; 3.686      ;
; 79.600 ; top:u02|servo:SERVO|duty_cycle[10]                                                                            ; top:u02|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.070     ; 3.658      ;
; 79.613 ; top:u03|servo:SERVO|duty_cycle[12]                                                                            ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.064     ; 3.651      ;
; 79.624 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[2]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.336     ; 3.368      ;
; 79.624 ; top:u02|servo:SERVO|counter[4]                                                                                ; top:u02|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.073     ; 3.631      ;
; 79.635 ; top:u03|servo:SERVO|counter[14]                                                                               ; top:u03|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.051     ; 3.642      ;
; 79.635 ; top:u03|servo:SERVO|counter[14]                                                                               ; top:u03|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.051     ; 3.642      ;
; 79.635 ; top:u03|servo:SERVO|counter[14]                                                                               ; top:u03|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.051     ; 3.642      ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'p3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                              ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.304 ; top:u01|counter:COUNTER|counter_i[24] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.810      ;
; 0.307 ; top:u02|counter:COUNTER|counter_i[21] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.813      ;
; 0.310 ; top:u02|counter:COUNTER|counter_i[20] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.816      ;
; 0.310 ; top:u01|counter:COUNTER|counter_i[19] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.816      ;
; 0.312 ; top:u03|counter:COUNTER|counter_i[23] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.821      ;
; 0.312 ; top:u02|counter:COUNTER|counter_i[19] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.818      ;
; 0.312 ; top:u01|counter:COUNTER|counter_i[23] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.818      ;
; 0.313 ; top:u01|counter:COUNTER|counter_i[20] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.819      ;
; 0.313 ; top:u01|counter:COUNTER|counter_i[22] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.819      ;
; 0.317 ; top:u02|counter:COUNTER|counter_i[18] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.823      ;
; 0.323 ; top:u03|counter:COUNTER|counter_i[24] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.832      ;
; 0.330 ; top:u03|counter:COUNTER|counter_i[17] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.839      ;
; 0.338 ; top:u02|counter:COUNTER|counter_i[22] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.844      ;
; 0.341 ; top:u02|counter:COUNTER|counter_i[17] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.847      ;
; 0.342 ; top:u03|counter:COUNTER|counter_i[18] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.851      ;
; 0.342 ; top:u01|counter:COUNTER|counter_i[18] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.848      ;
; 0.342 ; top:u01|servo:SERVO|counter[17]       ; top:u01|servo:SERVO|counter[17]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.541      ;
; 0.343 ; top:u03|servo:SERVO|counter[17]       ; top:u03|servo:SERVO|counter[17]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.541      ;
; 0.343 ; top:u02|servo:SERVO|counter[17]       ; top:u02|servo:SERVO|counter[17]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.542      ;
; 0.345 ; top:u02|reset:RESET|sreg[0]           ; top:u02|reset:RESET|sreg[1]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; top:u01|reset:RESET|sreg[1]           ; top:u01|reset:RESET|sreg[2]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; top:u03|counter:COUNTER|counter_i[24] ; top:u03|counter:COUNTER|counter_i[24]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; top:u03|reset:RESET|sreg[1]           ; top:u03|reset:RESET|sreg[2]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.545      ;
; 0.347 ; top:u02|counter:COUNTER|counter_i[24] ; top:u02|counter:COUNTER|counter_i[24]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; top:u01|counter:COUNTER|counter_i[24] ; top:u01|counter:COUNTER|counter_i[24]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.353 ; top:u02|counter:COUNTER|counter_i[24] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.859      ;
; 0.356 ; top:u01|counter:COUNTER|counter_i[17] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.862      ;
; 0.357 ; top:u02|counter:COUNTER|counter_i[23] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.863      ;
; 0.357 ; top:u01|reset:RESET|sreg[0]           ; top:u01|reset:RESET|sreg[1]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; top:u03|reset:RESET|sreg[0]           ; top:u03|reset:RESET|sreg[1]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.556      ;
; 0.358 ; top:u02|reset:RESET|sreg[1]           ; top:u02|reset:RESET|sreg[2]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.363 ; top:u01|counter:COUNTER|counter_i[21] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.869      ;
; 0.474 ; top:u02|reset:RESET|sreg[2]           ; top:u02|reset:RESET|sreg[3]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.673      ;
; 0.474 ; top:u01|reset:RESET|sreg[2]           ; top:u01|reset:RESET|sreg[3]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.673      ;
; 0.475 ; top:u03|reset:RESET|sreg[2]           ; top:u03|reset:RESET|sreg[3]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.673      ;
; 0.492 ; top:u03|counter:COUNTER|counter_i[11] ; top:u03|counter:COUNTER|counter_i[11]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; top:u03|counter:COUNTER|counter_i[9]  ; top:u03|counter:COUNTER|counter_i[9]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; top:u01|counter:COUNTER|counter_i[11] ; top:u01|counter:COUNTER|counter_i[11]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; top:u01|counter:COUNTER|counter_i[9]  ; top:u01|counter:COUNTER|counter_i[9]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.493 ; top:u03|counter:COUNTER|counter_i[15] ; top:u03|counter:COUNTER|counter_i[15]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; top:u03|counter:COUNTER|counter_i[7]  ; top:u03|counter:COUNTER|counter_i[7]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; top:u02|counter:COUNTER|counter_i[15] ; top:u02|counter:COUNTER|counter_i[15]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; top:u02|counter:COUNTER|counter_i[11] ; top:u02|counter:COUNTER|counter_i[11]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.691      ;
; 0.493 ; top:u02|counter:COUNTER|counter_i[9]  ; top:u02|counter:COUNTER|counter_i[9]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.691      ;
; 0.493 ; top:u01|counter:COUNTER|counter_i[15] ; top:u01|counter:COUNTER|counter_i[15]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; top:u01|counter:COUNTER|counter_i[7]  ; top:u01|counter:COUNTER|counter_i[7]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.494 ; top:u03|counter:COUNTER|counter_i[1]  ; top:u03|counter:COUNTER|counter_i[1]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.693      ;
; 0.494 ; top:u02|counter:COUNTER|counter_i[7]  ; top:u02|counter:COUNTER|counter_i[7]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.692      ;
; 0.494 ; top:u01|counter:COUNTER|counter_i[1]  ; top:u01|counter:COUNTER|counter_i[1]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.693      ;
; 0.495 ; top:u03|counter:COUNTER|counter_i[13] ; top:u03|counter:COUNTER|counter_i[13]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; top:u03|counter:COUNTER|counter_i[2]  ; top:u03|counter:COUNTER|counter_i[2]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; top:u02|counter:COUNTER|counter_i[13] ; top:u02|counter:COUNTER|counter_i[13]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; top:u02|counter:COUNTER|counter_i[1]  ; top:u02|counter:COUNTER|counter_i[1]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.693      ;
; 0.495 ; top:u01|counter:COUNTER|counter_i[13] ; top:u01|counter:COUNTER|counter_i[13]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; top:u01|counter:COUNTER|counter_i[2]  ; top:u01|counter:COUNTER|counter_i[2]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.496 ; top:u03|counter:COUNTER|counter_i[12] ; top:u03|counter:COUNTER|counter_i[12]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; top:u03|counter:COUNTER|counter_i[5]  ; top:u03|counter:COUNTER|counter_i[5]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; top:u02|counter:COUNTER|counter_i[12] ; top:u02|counter:COUNTER|counter_i[12]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; top:u02|counter:COUNTER|counter_i[2]  ; top:u02|counter:COUNTER|counter_i[2]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.694      ;
; 0.496 ; top:u01|counter:COUNTER|counter_i[12] ; top:u01|counter:COUNTER|counter_i[12]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; top:u01|counter:COUNTER|counter_i[5]  ; top:u01|counter:COUNTER|counter_i[5]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.497 ; top:u03|counter:COUNTER|counter_i[10] ; top:u03|counter:COUNTER|counter_i[10]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; top:u03|counter:COUNTER|counter_i[3]  ; top:u03|counter:COUNTER|counter_i[3]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; top:u02|counter:COUNTER|counter_i[5]  ; top:u02|counter:COUNTER|counter_i[5]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.695      ;
; 0.497 ; top:u01|counter:COUNTER|counter_i[10] ; top:u01|counter:COUNTER|counter_i[10]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; top:u01|counter:COUNTER|counter_i[3]  ; top:u01|counter:COUNTER|counter_i[3]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; top:u03|counter:COUNTER|counter_i[14] ; top:u03|counter:COUNTER|counter_i[14]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; top:u03|counter:COUNTER|counter_i[8]  ; top:u03|counter:COUNTER|counter_i[8]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; top:u02|counter:COUNTER|counter_i[14] ; top:u02|counter:COUNTER|counter_i[14]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; top:u02|counter:COUNTER|counter_i[10] ; top:u02|counter:COUNTER|counter_i[10]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.696      ;
; 0.498 ; top:u02|counter:COUNTER|counter_i[3]  ; top:u02|counter:COUNTER|counter_i[3]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.696      ;
; 0.498 ; top:u01|counter:COUNTER|counter_i[14] ; top:u01|counter:COUNTER|counter_i[14]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; top:u01|counter:COUNTER|counter_i[8]  ; top:u01|counter:COUNTER|counter_i[8]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; top:u03|counter:COUNTER|counter_i[16] ; top:u03|counter:COUNTER|counter_i[16]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; top:u03|counter:COUNTER|counter_i[6]  ; top:u03|counter:COUNTER|counter_i[6]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; top:u03|counter:COUNTER|counter_i[4]  ; top:u03|counter:COUNTER|counter_i[4]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; top:u02|counter:COUNTER|counter_i[16] ; top:u02|counter:COUNTER|counter_i[16]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; top:u02|counter:COUNTER|counter_i[8]  ; top:u02|counter:COUNTER|counter_i[8]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.697      ;
; 0.499 ; top:u01|counter:COUNTER|counter_i[16] ; top:u01|counter:COUNTER|counter_i[16]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; top:u01|counter:COUNTER|counter_i[6]  ; top:u01|counter:COUNTER|counter_i[6]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; top:u01|counter:COUNTER|counter_i[4]  ; top:u01|counter:COUNTER|counter_i[4]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; top:u02|counter:COUNTER|counter_i[6]  ; top:u02|counter:COUNTER|counter_i[6]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.698      ;
; 0.500 ; top:u02|counter:COUNTER|counter_i[4]  ; top:u02|counter:COUNTER|counter_i[4]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.698      ;
; 0.508 ; top:u01|servo:SERVO|counter[15]       ; top:u01|servo:SERVO|counter[15]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.707      ;
; 0.509 ; top:u03|servo:SERVO|counter[15]       ; top:u03|servo:SERVO|counter[15]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.707      ;
; 0.509 ; top:u02|servo:SERVO|counter[15]       ; top:u02|servo:SERVO|counter[15]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.708      ;
; 0.512 ; top:u03|counter:COUNTER|counter_i[23] ; top:u03|counter:COUNTER|counter_i[23]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; top:u03|counter:COUNTER|counter_i[17] ; top:u03|counter:COUNTER|counter_i[17]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; top:u02|counter:COUNTER|counter_i[23] ; top:u02|counter:COUNTER|counter_i[23]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; top:u02|counter:COUNTER|counter_i[17] ; top:u02|counter:COUNTER|counter_i[17]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; top:u02|servo:SERVO|counter[16]       ; top:u02|servo:SERVO|counter[16]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; top:u01|counter:COUNTER|counter_i[23] ; top:u01|counter:COUNTER|counter_i[23]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; top:u01|counter:COUNTER|counter_i[17] ; top:u01|counter:COUNTER|counter_i[17]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; top:u01|servo:SERVO|counter[16]       ; top:u01|servo:SERVO|counter[16]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; top:u03|counter:COUNTER|counter_i[18] ; top:u03|counter:COUNTER|counter_i[18]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; top:u03|servo:SERVO|counter[16]       ; top:u03|servo:SERVO|counter[16]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; top:u02|counter:COUNTER|counter_i[18] ; top:u02|counter:COUNTER|counter_i[18]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; top:u01|counter:COUNTER|counter_i[18] ; top:u01|counter:COUNTER|counter_i[18]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; top:u03|counter:COUNTER|counter_i[0]  ; top:u03|counter:COUNTER|counter_i[0]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; top:u01|counter:COUNTER|counter_i[0]  ; top:u01|counter:COUNTER|counter_i[0]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50MHz'                                                                                                                    ;
+-------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node         ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+
; 1.662 ; top:u03|servo:SERVO|pwm ; pwm_casca3~reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.002        ; 2.193      ; 4.071      ;
; 1.742 ; top:u01|servo:SERVO|pwm ; pwm_casca1~reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.002        ; 2.201      ; 4.159      ;
; 1.814 ; top:u02|servo:SERVO|pwm ; pwm_casca2~reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.002        ; 2.193      ; 4.223      ;
+-------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50MHz'                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+
; 9.683  ; 9.867        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led1~reg0                                                ;
; 9.683  ; 9.867        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca1~reg0                                          ;
; 9.683  ; 9.867        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca2~reg0                                          ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led3~reg0                                                ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led4~reg0                                                ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca3~reg0                                          ;
; 9.685  ; 9.869        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led2~reg0                                                ;
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; p3|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~input|o                                        ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led1~reg0|clk                                            ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca1~reg0|clk                                      ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca2~reg0|clk                                      ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led3~reg0|clk                                            ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led4~reg0|clk                                            ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca3~reg0|clk                                      ;
; 9.845  ; 9.845        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led2~reg0|clk                                            ;
; 9.848  ; 9.848        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~inputclkctrl|inclk[0]                          ;
; 9.848  ; 9.848        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~inputclkctrl|outclk                            ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; p3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; led2~reg0                                                ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; led3~reg0                                                ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; led4~reg0                                                ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca2~reg0                                          ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca3~reg0                                          ;
; 9.916  ; 10.132       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; led1~reg0                                                ;
; 9.917  ; 10.133       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca1~reg0                                          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz~input|i                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~input|i                                        ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; p3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.151 ; 10.151       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz~inputclkctrl|inclk[0]                          ;
; 10.151 ; 10.151       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz~inputclkctrl|outclk                            ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; led2~reg0|clk                                            ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; led3~reg0|clk                                            ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; led4~reg0|clk                                            ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca2~reg0|clk                                      ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca3~reg0|clk                                      ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; led1~reg0|clk                                            ;
; 10.157 ; 10.157       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca1~reg0|clk                                      ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz~input|o                                        ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; p3|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_50MHz ; Rise       ; clk_50MHz                                                ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; led1~reg0                                                ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; led2~reg0                                                ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; led3~reg0                                                ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; led4~reg0                                                ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; pwm_casca1~reg0                                          ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; pwm_casca2~reg0                                          ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; pwm_casca3~reg0                                          ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'p3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 41.409 ; 41.639       ; 0.230          ; Low Pulse Width  ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.409 ; 41.639       ; 0.230          ; Low Pulse Width  ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.409 ; 41.639       ; 0.230          ; Low Pulse Width  ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[0]                                                                          ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[10]                                                                         ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[11]                                                                         ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[1]                                                                          ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[2]                                                                          ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[3]                                                                          ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[4]                                                                          ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[5]                                                                          ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[6]                                                                          ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[7]                                                                          ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[8]                                                                          ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[9]                                                                          ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|reset:RESET|sreg[0]                                                                                   ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|reset:RESET|sreg[1]                                                                                   ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|reset:RESET|sreg[2]                                                                                   ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|reset:RESET|sreg[3]                                                                                   ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[10]                                                                               ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[11]                                                                               ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[12]                                                                               ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[13]                                                                               ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[14]                                                                               ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[15]                                                                               ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[16]                                                                               ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[17]                                                                               ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[9]                                                                                ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|duty_cycle[10]                                                                            ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|duty_cycle[11]                                                                            ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|duty_cycle[12]                                                                            ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|duty_cycle[13]                                                                            ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|duty_cycle[14]                                                                            ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|duty_cycle[4]                                                                             ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|duty_cycle[5]                                                                             ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|duty_cycle[6]                                                                             ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|duty_cycle[7]                                                                             ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|duty_cycle[8]                                                                             ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|duty_cycle[9]                                                                             ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[0]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[10]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[11]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[12]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[13]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[14]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[15]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[16]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[17]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[18]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[19]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[1]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[20]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[21]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[22]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[23]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[24]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[2]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[3]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[4]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[5]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[6]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[7]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[8]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[9]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[0]                                                                                   ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[1]                                                                                   ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[2]                                                                                   ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[3]                                                                                   ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[10]                                                                               ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[11]                                                                               ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[12]                                                                               ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[13]                                                                               ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[14]                                                                               ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[15]                                                                               ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[16]                                                                               ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[17]                                                                               ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[9]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[10]                                                                            ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[11]                                                                            ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[12]                                                                            ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[13]                                                                            ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[14]                                                                            ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[4]                                                                             ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[5]                                                                             ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[6]                                                                             ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[7]                                                                             ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[8]                                                                             ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[9]                                                                             ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[12]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[13]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[14]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[15]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[16]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[17]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[18]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[19]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[20]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[21]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[22]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[23]                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; SW2        ; clk_50MHz  ; 1.414 ; 1.743 ; Rise       ; clk_50MHz                                      ;
; SW3        ; clk_50MHz  ; 0.869 ; 1.212 ; Rise       ; clk_50MHz                                      ;
; SW4        ; clk_50MHz  ; 1.419 ; 1.751 ; Rise       ; clk_50MHz                                      ;
; SW5        ; clk_50MHz  ; 1.023 ; 1.348 ; Rise       ; clk_50MHz                                      ;
; SW7        ; clk_50MHz  ; 5.210 ; 5.638 ; Rise       ; clk_50MHz                                      ;
; SW8        ; clk_50MHz  ; 5.622 ; 6.165 ; Rise       ; clk_50MHz                                      ;
; SW9        ; clk_50MHz  ; 5.490 ; 5.836 ; Rise       ; clk_50MHz                                      ;
; rst_casca1 ; clk_50MHz  ; 4.066 ; 4.410 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz  ; 3.581 ; 3.931 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz  ; 3.612 ; 3.958 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; SW2        ; clk_50MHz  ; -1.093 ; -1.414 ; Rise       ; clk_50MHz                                      ;
; SW3        ; clk_50MHz  ; -0.561 ; -0.888 ; Rise       ; clk_50MHz                                      ;
; SW4        ; clk_50MHz  ; -1.100 ; -1.423 ; Rise       ; clk_50MHz                                      ;
; SW5        ; clk_50MHz  ; -0.707 ; -1.018 ; Rise       ; clk_50MHz                                      ;
; SW7        ; clk_50MHz  ; -4.726 ; -5.136 ; Rise       ; clk_50MHz                                      ;
; SW8        ; clk_50MHz  ; -5.067 ; -5.569 ; Rise       ; clk_50MHz                                      ;
; SW9        ; clk_50MHz  ; -5.010 ; -5.346 ; Rise       ; clk_50MHz                                      ;
; rst_casca1 ; clk_50MHz  ; -3.435 ; -3.764 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz  ; -2.969 ; -3.304 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz  ; -3.001 ; -3.332 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; led1       ; clk_50MHz  ; 6.062 ; 6.031 ; Rise       ; clk_50MHz       ;
; led2       ; clk_50MHz  ; 6.679 ; 6.646 ; Rise       ; clk_50MHz       ;
; led3       ; clk_50MHz  ; 5.533 ; 5.517 ; Rise       ; clk_50MHz       ;
; led4       ; clk_50MHz  ; 6.157 ; 6.176 ; Rise       ; clk_50MHz       ;
; pwm_casca1 ; clk_50MHz  ; 6.829 ; 6.700 ; Rise       ; clk_50MHz       ;
; pwm_casca2 ; clk_50MHz  ; 6.262 ; 6.198 ; Rise       ; clk_50MHz       ;
; pwm_casca3 ; clk_50MHz  ; 6.414 ; 6.438 ; Rise       ; clk_50MHz       ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; led1       ; clk_50MHz  ; 5.925 ; 5.893 ; Rise       ; clk_50MHz       ;
; led2       ; clk_50MHz  ; 6.518 ; 6.484 ; Rise       ; clk_50MHz       ;
; led3       ; clk_50MHz  ; 5.417 ; 5.399 ; Rise       ; clk_50MHz       ;
; led4       ; clk_50MHz  ; 6.016 ; 6.032 ; Rise       ; clk_50MHz       ;
; pwm_casca1 ; clk_50MHz  ; 6.664 ; 6.538 ; Rise       ; clk_50MHz       ;
; pwm_casca2 ; clk_50MHz  ; 6.118 ; 6.054 ; Rise       ; clk_50MHz       ;
; pwm_casca3 ; clk_50MHz  ; 6.264 ; 6.284 ; Rise       ; clk_50MHz       ;
+------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; clk_50MHz                                      ; 1.174  ; 0.000         ;
; p3|altpll_component|auto_generated|pll1|clk[0] ; 79.149 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.156 ; 0.000         ;
; clk_50MHz                                      ; 0.918 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; clk_50MHz                                      ; 9.442  ; 0.000         ;
; p3|altpll_component|auto_generated|pll1|clk[0] ; 41.415 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50MHz'                                                                                                                   ;
+-------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node         ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+
; 1.174 ; top:u02|servo:SERVO|pwm ; pwm_casca2~reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 1.204      ; 3.272      ;
; 1.429 ; top:u03|servo:SERVO|pwm ; pwm_casca3~reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 1.204      ; 3.017      ;
; 1.454 ; top:u01|servo:SERVO|pwm ; pwm_casca1~reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 1.210      ; 2.998      ;
+-------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'p3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 79.149 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[14] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.225     ; 3.946      ;
; 79.168 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[14] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.220     ; 3.932      ;
; 79.213 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[13] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.225     ; 3.882      ;
; 79.216 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[13] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.220     ; 3.884      ;
; 79.217 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[12] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.225     ; 3.878      ;
; 79.236 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[12] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.220     ; 3.864      ;
; 79.281 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[11] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.225     ; 3.814      ;
; 79.284 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[11] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.220     ; 3.816      ;
; 79.285 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[10] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.225     ; 3.810      ;
; 79.325 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[10] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.220     ; 3.775      ;
; 79.349 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[9]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.225     ; 3.746      ;
; 79.353 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[8]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.225     ; 3.742      ;
; 79.364 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[14] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.223     ; 3.733      ;
; 79.389 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[9]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.220     ; 3.711      ;
; 79.393 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[8]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.220     ; 3.707      ;
; 79.422 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[13] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.223     ; 3.675      ;
; 79.432 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[12] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.223     ; 3.665      ;
; 79.496 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[11] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.223     ; 3.601      ;
; 79.500 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[10] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.223     ; 3.597      ;
; 79.564 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[9]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.223     ; 3.533      ;
; 79.568 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[8]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.223     ; 3.529      ;
; 79.645 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[7]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.225     ; 3.450      ;
; 79.667 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[6]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.225     ; 3.428      ;
; 79.686 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[7]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.220     ; 3.414      ;
; 79.727 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[7]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.223     ; 3.370      ;
; 79.814 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[6]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.223     ; 3.283      ;
; 79.952 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[5]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.225     ; 3.143      ;
; 80.012 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[6]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.220     ; 3.088      ;
; 80.099 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[5]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.223     ; 2.998      ;
; 80.317 ; top:u03|servo:SERVO|counter[4]                                                                                ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.044     ; 2.959      ;
; 80.318 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[5]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.220     ; 2.782      ;
; 80.375 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.044     ; 2.901      ;
; 80.396 ; top:u01|servo:SERVO|duty_cycle[3]                                                                             ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.053     ; 2.871      ;
; 80.399 ; top:u03|servo:SERVO|duty_cycle[2]                                                                             ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.044     ; 2.877      ;
; 80.455 ; top:u03|servo:SERVO|counter[5]                                                                                ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.044     ; 2.821      ;
; 80.459 ; top:u03|servo:SERVO|duty_cycle[1]                                                                             ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.044     ; 2.817      ;
; 80.491 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.044     ; 2.785      ;
; 80.509 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[4]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.223     ; 2.588      ;
; 80.518 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[4]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.225     ; 2.577      ;
; 80.553 ; top:u01|servo:SERVO|duty_cycle[4]                                                                             ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.052     ; 2.715      ;
; 80.566 ; top:u03|servo:SERVO|counter[3]                                                                                ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.044     ; 2.710      ;
; 80.583 ; top:u01|servo:SERVO|duty_cycle[2]                                                                             ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.053     ; 2.684      ;
; 80.587 ; top:u01|servo:SERVO|duty_cycle[5]                                                                             ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.052     ; 2.681      ;
; 80.592 ; top:u03|servo:SERVO|counter[8]                                                                                ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.044     ; 2.684      ;
; 80.614 ; top:u03|servo:SERVO|counter[6]                                                                                ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.044     ; 2.662      ;
; 80.629 ; top:u03|servo:SERVO|duty_cycle[4]                                                                             ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.651      ;
; 80.650 ; top:u01|servo:SERVO|duty_cycle[6]                                                                             ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.052     ; 2.618      ;
; 80.686 ; top:u03|servo:SERVO|duty_cycle[3]                                                                             ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.044     ; 2.590      ;
; 80.689 ; top:u01|servo:SERVO|duty_cycle[8]                                                                             ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.052     ; 2.579      ;
; 80.691 ; top:u03|servo:SERVO|duty_cycle[10]                                                                            ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.589      ;
; 80.692 ; top:u01|servo:SERVO|counter[4]                                                                                ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.052     ; 2.576      ;
; 80.697 ; top:u03|servo:SERVO|duty_cycle[6]                                                                             ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.583      ;
; 80.701 ; top:u03|servo:SERVO|counter[7]                                                                                ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.044     ; 2.575      ;
; 80.716 ; top:u01|servo:SERVO|duty_cycle[1]                                                                             ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.053     ; 2.551      ;
; 80.733 ; top:u01|servo:SERVO|counter[10]                                                                               ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.051     ; 2.536      ;
; 80.736 ; top:u01|servo:SERVO|counter[2]                                                                                ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.052     ; 2.532      ;
; 80.742 ; top:u01|servo:SERVO|counter[1]                                                                                ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.052     ; 2.526      ;
; 80.756 ; top:u01|servo:SERVO|duty_cycle[11]                                                                            ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.052     ; 2.512      ;
; 80.758 ; top:u01|servo:SERVO|duty_cycle[7]                                                                             ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.052     ; 2.510      ;
; 80.759 ; top:u03|servo:SERVO|duty_cycle[5]                                                                             ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.521      ;
; 80.762 ; top:u01|servo:SERVO|counter[6]                                                                                ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.052     ; 2.506      ;
; 80.770 ; top:u01|servo:SERVO|duty_cycle[10]                                                                            ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.052     ; 2.498      ;
; 80.781 ; top:u03|servo:SERVO|duty_cycle[8]                                                                             ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.499      ;
; 80.810 ; top:u01|servo:SERVO|counter[3]                                                                                ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.052     ; 2.458      ;
; 80.814 ; top:u03|servo:SERVO|duty_cycle[11]                                                                            ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.466      ;
; 80.814 ; top:u03|servo:SERVO|duty_cycle[7]                                                                             ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.466      ;
; 80.816 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[4]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.220     ; 2.284      ;
; 80.816 ; top:u01|servo:SERVO|duty_cycle[9]                                                                             ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.052     ; 2.452      ;
; 80.829 ; top:u01|servo:SERVO|duty_cycle[12]                                                                            ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.052     ; 2.439      ;
; 80.830 ; top:u01|servo:SERVO|counter[12]                                                                               ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.051     ; 2.439      ;
; 80.859 ; top:u01|servo:SERVO|counter[5]                                                                                ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.052     ; 2.409      ;
; 80.860 ; top:u01|servo:SERVO|counter[9]                                                                                ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.051     ; 2.409      ;
; 80.862 ; top:u03|servo:SERVO|counter[12]                                                                               ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.041     ; 2.417      ;
; 80.866 ; top:u03|servo:SERVO|duty_cycle[13]                                                                            ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.414      ;
; 80.875 ; top:u02|servo:SERVO|duty_cycle[4]                                                                             ; top:u02|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.044     ; 2.401      ;
; 80.881 ; top:u02|servo:SERVO|counter[1]                                                                                ; top:u02|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.047     ; 2.392      ;
; 80.881 ; top:u03|servo:SERVO|duty_cycle[9]                                                                             ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.399      ;
; 80.897 ; top:u01|servo:SERVO|counter[11]                                                                               ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.051     ; 2.372      ;
; 80.900 ; top:u03|servo:SERVO|duty_cycle[12]                                                                            ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.380      ;
; 80.908 ; top:u03|servo:SERVO|counter[10]                                                                               ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.041     ; 2.371      ;
; 80.918 ; top:u02|servo:SERVO|counter[10]                                                                               ; top:u02|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.050     ; 2.352      ;
; 80.920 ; top:u03|servo:SERVO|counter[9]                                                                                ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.041     ; 2.359      ;
; 80.920 ; top:u02|servo:SERVO|duty_cycle[10]                                                                            ; top:u02|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.044     ; 2.356      ;
; 80.936 ; top:u01|servo:SERVO|counter[8]                                                                                ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.052     ; 2.332      ;
; 80.943 ; top:u01|servo:SERVO|counter[7]                                                                                ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.052     ; 2.325      ;
; 80.946 ; top:u03|servo:SERVO|counter[13]                                                                               ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.041     ; 2.333      ;
; 80.954 ; top:u01|servo:SERVO|duty_cycle[13]                                                                            ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.052     ; 2.314      ;
; 80.960 ; top:u02|servo:SERVO|duty_cycle[6]                                                                             ; top:u02|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.044     ; 2.316      ;
; 80.967 ; top:u03|reset:RESET|sreg[0]                                                                                   ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.044     ; 2.309      ;
; 80.978 ; top:u02|servo:SERVO|duty_cycle[2]                                                                             ; top:u02|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.047     ; 2.295      ;
; 80.985 ; top:u01|servo:SERVO|counter[13]                                                                               ; top:u01|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.051     ; 2.284      ;
; 80.990 ; top:u02|servo:SERVO|duty_cycle[5]                                                                             ; top:u02|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.044     ; 2.286      ;
; 80.998 ; top:u03|servo:SERVO|counter[11]                                                                               ; top:u03|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.041     ; 2.281      ;
; 81.006 ; top:u02|servo:SERVO|counter[4]                                                                                ; top:u02|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.047     ; 2.267      ;
; 81.024 ; top:u02|servo:SERVO|counter[5]                                                                                ; top:u02|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.047     ; 2.249      ;
; 81.027 ; top:u02|servo:SERVO|duty_cycle[8]                                                                             ; top:u02|servo:SERVO|pwm            ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.044     ; 2.249      ;
; 81.041 ; top:u03|servo:SERVO|counter[14]                                                                               ; top:u03|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.032     ; 2.247      ;
; 81.041 ; top:u03|servo:SERVO|counter[14]                                                                               ; top:u03|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.032     ; 2.247      ;
; 81.041 ; top:u03|servo:SERVO|counter[14]                                                                               ; top:u03|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.032     ; 2.247      ;
; 81.041 ; top:u03|servo:SERVO|counter[14]                                                                               ; top:u03|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.032     ; 2.247      ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'p3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                              ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.156 ; top:u03|counter:COUNTER|counter_i[23] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.480      ;
; 0.156 ; top:u01|counter:COUNTER|counter_i[23] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.478      ;
; 0.156 ; top:u01|counter:COUNTER|counter_i[24] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.478      ;
; 0.157 ; top:u02|counter:COUNTER|counter_i[20] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.479      ;
; 0.160 ; top:u03|counter:COUNTER|counter_i[17] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.484      ;
; 0.160 ; top:u01|counter:COUNTER|counter_i[19] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.482      ;
; 0.162 ; top:u02|counter:COUNTER|counter_i[18] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.484      ;
; 0.162 ; top:u02|counter:COUNTER|counter_i[19] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.484      ;
; 0.163 ; top:u03|counter:COUNTER|counter_i[24] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.487      ;
; 0.163 ; top:u02|counter:COUNTER|counter_i[21] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.485      ;
; 0.163 ; top:u01|counter:COUNTER|counter_i[20] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.485      ;
; 0.163 ; top:u01|counter:COUNTER|counter_i[22] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.485      ;
; 0.171 ; top:u03|counter:COUNTER|counter_i[18] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.495      ;
; 0.174 ; top:u02|counter:COUNTER|counter_i[22] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.496      ;
; 0.175 ; top:u02|counter:COUNTER|counter_i[17] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.497      ;
; 0.176 ; top:u01|counter:COUNTER|counter_i[18] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.498      ;
; 0.178 ; top:u02|counter:COUNTER|counter_i[24] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.500      ;
; 0.183 ; top:u01|counter:COUNTER|counter_i[17] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.505      ;
; 0.188 ; top:u02|counter:COUNTER|counter_i[23] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.510      ;
; 0.192 ; top:u01|counter:COUNTER|counter_i[21] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.514      ;
; 0.198 ; top:u02|reset:RESET|sreg[0]           ; top:u02|reset:RESET|sreg[1]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.317      ;
; 0.199 ; top:u03|reset:RESET|sreg[1]           ; top:u03|reset:RESET|sreg[2]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; top:u01|reset:RESET|sreg[1]           ; top:u01|reset:RESET|sreg[2]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.201 ; top:u02|servo:SERVO|counter[17]       ; top:u02|servo:SERVO|counter[17]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.203 ; top:u03|servo:SERVO|counter[17]       ; top:u03|servo:SERVO|counter[17]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.322      ;
; 0.203 ; top:u01|servo:SERVO|counter[17]       ; top:u01|servo:SERVO|counter[17]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.322      ;
; 0.205 ; top:u02|counter:COUNTER|counter_i[24] ; top:u02|counter:COUNTER|counter_i[24]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; top:u03|counter:COUNTER|counter_i[24] ; top:u03|counter:COUNTER|counter_i[24]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; top:u03|reset:RESET|sreg[0]           ; top:u03|reset:RESET|sreg[1]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; top:u01|counter:COUNTER|counter_i[24] ; top:u01|counter:COUNTER|counter_i[24]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; top:u01|reset:RESET|sreg[0]           ; top:u01|reset:RESET|sreg[1]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.207 ; top:u02|reset:RESET|sreg[1]           ; top:u02|reset:RESET|sreg[2]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.326      ;
; 0.275 ; top:u03|reset:RESET|sreg[2]           ; top:u03|reset:RESET|sreg[3]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.275 ; top:u02|reset:RESET|sreg[2]           ; top:u02|reset:RESET|sreg[3]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.275 ; top:u01|reset:RESET|sreg[2]           ; top:u01|reset:RESET|sreg[3]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.293 ; top:u03|counter:COUNTER|counter_i[11] ; top:u03|counter:COUNTER|counter_i[11]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; top:u03|counter:COUNTER|counter_i[9]  ; top:u03|counter:COUNTER|counter_i[9]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; top:u02|counter:COUNTER|counter_i[15] ; top:u02|counter:COUNTER|counter_i[15]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; top:u02|counter:COUNTER|counter_i[11] ; top:u02|counter:COUNTER|counter_i[11]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; top:u02|counter:COUNTER|counter_i[9]  ; top:u02|counter:COUNTER|counter_i[9]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; top:u01|counter:COUNTER|counter_i[11] ; top:u01|counter:COUNTER|counter_i[11]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; top:u01|counter:COUNTER|counter_i[9]  ; top:u01|counter:COUNTER|counter_i[9]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.294 ; top:u03|counter:COUNTER|counter_i[15] ; top:u03|counter:COUNTER|counter_i[15]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; top:u03|counter:COUNTER|counter_i[7]  ; top:u03|counter:COUNTER|counter_i[7]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; top:u03|counter:COUNTER|counter_i[1]  ; top:u03|counter:COUNTER|counter_i[1]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; top:u02|counter:COUNTER|counter_i[13] ; top:u02|counter:COUNTER|counter_i[13]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; top:u02|counter:COUNTER|counter_i[12] ; top:u02|counter:COUNTER|counter_i[12]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; top:u02|counter:COUNTER|counter_i[7]  ; top:u02|counter:COUNTER|counter_i[7]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; top:u02|counter:COUNTER|counter_i[1]  ; top:u02|counter:COUNTER|counter_i[1]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; top:u01|counter:COUNTER|counter_i[15] ; top:u01|counter:COUNTER|counter_i[15]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; top:u01|counter:COUNTER|counter_i[7]  ; top:u01|counter:COUNTER|counter_i[7]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; top:u01|counter:COUNTER|counter_i[1]  ; top:u01|counter:COUNTER|counter_i[1]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.295 ; top:u03|counter:COUNTER|counter_i[13] ; top:u03|counter:COUNTER|counter_i[13]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; top:u03|counter:COUNTER|counter_i[12] ; top:u03|counter:COUNTER|counter_i[12]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; top:u03|counter:COUNTER|counter_i[5]  ; top:u03|counter:COUNTER|counter_i[5]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; top:u03|counter:COUNTER|counter_i[3]  ; top:u03|counter:COUNTER|counter_i[3]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; top:u03|counter:COUNTER|counter_i[2]  ; top:u03|counter:COUNTER|counter_i[2]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; top:u02|counter:COUNTER|counter_i[14] ; top:u02|counter:COUNTER|counter_i[14]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; top:u02|counter:COUNTER|counter_i[5]  ; top:u02|counter:COUNTER|counter_i[5]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; top:u02|counter:COUNTER|counter_i[3]  ; top:u02|counter:COUNTER|counter_i[3]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; top:u02|counter:COUNTER|counter_i[2]  ; top:u02|counter:COUNTER|counter_i[2]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; top:u01|counter:COUNTER|counter_i[13] ; top:u01|counter:COUNTER|counter_i[13]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; top:u01|counter:COUNTER|counter_i[12] ; top:u01|counter:COUNTER|counter_i[12]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; top:u01|counter:COUNTER|counter_i[5]  ; top:u01|counter:COUNTER|counter_i[5]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; top:u01|counter:COUNTER|counter_i[3]  ; top:u01|counter:COUNTER|counter_i[3]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; top:u01|counter:COUNTER|counter_i[2]  ; top:u01|counter:COUNTER|counter_i[2]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.296 ; top:u03|counter:COUNTER|counter_i[14] ; top:u03|counter:COUNTER|counter_i[14]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; top:u03|counter:COUNTER|counter_i[10] ; top:u03|counter:COUNTER|counter_i[10]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; top:u03|counter:COUNTER|counter_i[8]  ; top:u03|counter:COUNTER|counter_i[8]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; top:u03|counter:COUNTER|counter_i[6]  ; top:u03|counter:COUNTER|counter_i[6]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; top:u03|counter:COUNTER|counter_i[4]  ; top:u03|counter:COUNTER|counter_i[4]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; top:u02|counter:COUNTER|counter_i[16] ; top:u02|counter:COUNTER|counter_i[16]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; top:u02|counter:COUNTER|counter_i[10] ; top:u02|counter:COUNTER|counter_i[10]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; top:u02|counter:COUNTER|counter_i[8]  ; top:u02|counter:COUNTER|counter_i[8]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; top:u02|counter:COUNTER|counter_i[6]  ; top:u02|counter:COUNTER|counter_i[6]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; top:u02|counter:COUNTER|counter_i[4]  ; top:u02|counter:COUNTER|counter_i[4]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; top:u01|counter:COUNTER|counter_i[14] ; top:u01|counter:COUNTER|counter_i[14]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; top:u01|counter:COUNTER|counter_i[10] ; top:u01|counter:COUNTER|counter_i[10]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; top:u01|counter:COUNTER|counter_i[8]  ; top:u01|counter:COUNTER|counter_i[8]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; top:u01|counter:COUNTER|counter_i[6]  ; top:u01|counter:COUNTER|counter_i[6]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; top:u01|counter:COUNTER|counter_i[4]  ; top:u01|counter:COUNTER|counter_i[4]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.297 ; top:u03|counter:COUNTER|counter_i[16] ; top:u03|counter:COUNTER|counter_i[16]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; top:u01|counter:COUNTER|counter_i[16] ; top:u01|counter:COUNTER|counter_i[16]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.416      ;
; 0.299 ; top:u03|counter:COUNTER|counter_i[19] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.623      ;
; 0.302 ; top:u01|servo:SERVO|counter[15]       ; top:u01|servo:SERVO|counter[15]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.421      ;
; 0.303 ; top:u03|servo:SERVO|counter[15]       ; top:u03|servo:SERVO|counter[15]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.422      ;
; 0.303 ; top:u02|servo:SERVO|counter[15]       ; top:u02|servo:SERVO|counter[15]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.305 ; top:u02|counter:COUNTER|counter_i[17] ; top:u02|counter:COUNTER|counter_i[17]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; top:u03|counter:COUNTER|counter_i[17] ; top:u03|counter:COUNTER|counter_i[17]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; top:u02|counter:COUNTER|counter_i[23] ; top:u02|counter:COUNTER|counter_i[23]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; top:u02|counter:COUNTER|counter_i[19] ; top:u02|counter:COUNTER|counter_i[19]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; top:u02|counter:COUNTER|counter_i[18] ; top:u02|counter:COUNTER|counter_i[18]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; top:u02|servo:SERVO|counter[16]       ; top:u02|servo:SERVO|counter[16]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; top:u01|counter:COUNTER|counter_i[17] ; top:u01|counter:COUNTER|counter_i[17]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; top:u03|counter:COUNTER|counter_i[23] ; top:u03|counter:COUNTER|counter_i[23]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; top:u03|counter:COUNTER|counter_i[19] ; top:u03|counter:COUNTER|counter_i[19]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; top:u03|counter:COUNTER|counter_i[18] ; top:u03|counter:COUNTER|counter_i[18]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; top:u03|counter:COUNTER|counter_i[0]  ; top:u03|counter:COUNTER|counter_i[0]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; top:u03|servo:SERVO|counter[16]       ; top:u03|servo:SERVO|counter[16]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; top:u02|counter:COUNTER|counter_i[21] ; top:u02|counter:COUNTER|counter_i[21]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50MHz'                                                                                                                    ;
+-------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node         ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+
; 0.918 ; top:u03|servo:SERVO|pwm ; pwm_casca3~reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.002        ; 1.493      ; 2.567      ;
; 0.919 ; top:u01|servo:SERVO|pwm ; pwm_casca1~reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.002        ; 1.500      ; 2.575      ;
; 1.044 ; top:u02|servo:SERVO|pwm ; pwm_casca2~reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.002        ; 1.493      ; 2.693      ;
+-------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50MHz'                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+
; 9.442  ; 9.626        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led1~reg0                                                ;
; 9.442  ; 9.626        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca1~reg0                                          ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led2~reg0                                                ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca2~reg0                                          ;
; 9.445  ; 9.629        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led3~reg0                                                ;
; 9.445  ; 9.629        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led4~reg0                                                ;
; 9.445  ; 9.629        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca3~reg0                                          ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; p3|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.618  ; 9.618        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~input|o                                        ;
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca1~reg0|clk                                      ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led1~reg0|clk                                            ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led2~reg0|clk                                            ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led3~reg0|clk                                            ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led4~reg0|clk                                            ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca2~reg0|clk                                      ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca3~reg0|clk                                      ;
; 9.628  ; 9.628        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; p3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.632  ; 9.632        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~inputclkctrl|inclk[0]                          ;
; 9.632  ; 9.632        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~inputclkctrl|outclk                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz~input|i                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~input|i                                        ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; led3~reg0                                                ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; led4~reg0                                                ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca2~reg0                                          ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca3~reg0                                          ;
; 10.155 ; 10.371       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; led2~reg0                                                ;
; 10.156 ; 10.372       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; led1~reg0                                                ;
; 10.157 ; 10.373       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca1~reg0                                          ;
; 10.367 ; 10.367       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz~inputclkctrl|inclk[0]                          ;
; 10.367 ; 10.367       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz~inputclkctrl|outclk                            ;
; 10.371 ; 10.371       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; p3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.375 ; 10.375       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; led3~reg0|clk                                            ;
; 10.375 ; 10.375       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; led4~reg0|clk                                            ;
; 10.375 ; 10.375       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca3~reg0|clk                                      ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; led2~reg0|clk                                            ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca2~reg0|clk                                      ;
; 10.378 ; 10.378       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; led1~reg0|clk                                            ;
; 10.378 ; 10.378       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca1~reg0|clk                                      ;
; 10.382 ; 10.382       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz~input|o                                        ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; p3|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_50MHz ; Rise       ; clk_50MHz                                                ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; led1~reg0                                                ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; led2~reg0                                                ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; led3~reg0                                                ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; led4~reg0                                                ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; pwm_casca1~reg0                                          ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; pwm_casca2~reg0                                          ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; pwm_casca3~reg0                                          ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'p3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 41.415 ; 41.645       ; 0.230          ; Low Pulse Width  ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.416 ; 41.646       ; 0.230          ; Low Pulse Width  ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.416 ; 41.646       ; 0.230          ; Low Pulse Width  ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[0]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[10]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[11]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[12]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[13]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[14]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[15]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[16]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[17]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[18]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[19]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[1]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[20]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[21]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[22]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[23]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[24]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[2]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[3]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[4]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[5]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[6]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[7]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[8]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[9]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[0]                                                                                   ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[1]                                                                                   ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[2]                                                                                   ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[3]                                                                                   ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[10]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[11]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[12]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[13]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[14]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[15]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[16]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[17]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[9]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|pwm                                                                                       ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[0]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[10]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[11]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[12]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[13]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[14]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[15]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[16]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[17]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[18]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[19]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[1]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[20]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[21]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[22]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[23]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[24]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[2]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[3]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[4]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[5]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[6]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[7]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[8]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[9]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|reset:RESET|sreg[0]                                                                                   ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|reset:RESET|sreg[1]                                                                                   ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|reset:RESET|sreg[2]                                                                                   ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|reset:RESET|sreg[3]                                                                                   ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[0]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[1]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[2]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[3]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[4]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[5]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[6]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[7]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[8]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[10]                                                                            ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[11]                                                                            ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[12]                                                                            ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[13]                                                                            ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[14]                                                                            ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[1]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[2]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[3]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[4]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[5]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[6]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[7]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[8]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[9]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|pwm                                                                                       ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[0]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[10]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[11]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[12]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[13]                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; SW2        ; clk_50MHz  ; 0.908 ; 1.470 ; Rise       ; clk_50MHz                                      ;
; SW3        ; clk_50MHz  ; 0.579 ; 1.128 ; Rise       ; clk_50MHz                                      ;
; SW4        ; clk_50MHz  ; 0.902 ; 1.464 ; Rise       ; clk_50MHz                                      ;
; SW5        ; clk_50MHz  ; 0.662 ; 1.218 ; Rise       ; clk_50MHz                                      ;
; SW7        ; clk_50MHz  ; 3.345 ; 4.279 ; Rise       ; clk_50MHz                                      ;
; SW8        ; clk_50MHz  ; 3.612 ; 4.651 ; Rise       ; clk_50MHz                                      ;
; SW9        ; clk_50MHz  ; 3.475 ; 4.404 ; Rise       ; clk_50MHz                                      ;
; rst_casca1 ; clk_50MHz  ; 2.705 ; 3.347 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz  ; 2.405 ; 3.010 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz  ; 2.438 ; 3.036 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; SW2        ; clk_50MHz  ; -0.700 ; -1.256 ; Rise       ; clk_50MHz                                      ;
; SW3        ; clk_50MHz  ; -0.381 ; -0.918 ; Rise       ; clk_50MHz                                      ;
; SW4        ; clk_50MHz  ; -0.694 ; -1.250 ; Rise       ; clk_50MHz                                      ;
; SW5        ; clk_50MHz  ; -0.460 ; -1.004 ; Rise       ; clk_50MHz                                      ;
; SW7        ; clk_50MHz  ; -3.037 ; -3.944 ; Rise       ; clk_50MHz                                      ;
; SW8        ; clk_50MHz  ; -3.259 ; -4.253 ; Rise       ; clk_50MHz                                      ;
; SW9        ; clk_50MHz  ; -3.166 ; -4.076 ; Rise       ; clk_50MHz                                      ;
; rst_casca1 ; clk_50MHz  ; -2.289 ; -2.915 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz  ; -2.001 ; -2.591 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz  ; -2.034 ; -2.617 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; led1       ; clk_50MHz  ; 3.820 ; 3.940 ; Rise       ; clk_50MHz       ;
; led2       ; clk_50MHz  ; 4.208 ; 4.370 ; Rise       ; clk_50MHz       ;
; led3       ; clk_50MHz  ; 3.482 ; 3.587 ; Rise       ; clk_50MHz       ;
; led4       ; clk_50MHz  ; 3.832 ; 3.985 ; Rise       ; clk_50MHz       ;
; pwm_casca1 ; clk_50MHz  ; 4.231 ; 4.387 ; Rise       ; clk_50MHz       ;
; pwm_casca2 ; clk_50MHz  ; 3.909 ; 4.042 ; Rise       ; clk_50MHz       ;
; pwm_casca3 ; clk_50MHz  ; 4.026 ; 4.199 ; Rise       ; clk_50MHz       ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; led1       ; clk_50MHz  ; 3.731 ; 3.846 ; Rise       ; clk_50MHz       ;
; led2       ; clk_50MHz  ; 4.103 ; 4.258 ; Rise       ; clk_50MHz       ;
; led3       ; clk_50MHz  ; 3.406 ; 3.506 ; Rise       ; clk_50MHz       ;
; led4       ; clk_50MHz  ; 3.742 ; 3.888 ; Rise       ; clk_50MHz       ;
; pwm_casca1 ; clk_50MHz  ; 4.126 ; 4.276 ; Rise       ; clk_50MHz       ;
; pwm_casca2 ; clk_50MHz  ; 3.817 ; 3.945 ; Rise       ; clk_50MHz       ;
; pwm_casca3 ; clk_50MHz  ; 3.930 ; 4.096 ; Rise       ; clk_50MHz       ;
+------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                           ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; 0.129  ; 0.156 ; N/A      ; N/A     ; 9.442               ;
;  clk_50MHz                                      ; 0.129  ; 0.918 ; N/A      ; N/A     ; 9.442               ;
;  p3|altpll_component|auto_generated|pll1|clk[0] ; 75.630 ; 0.156 ; N/A      ; N/A     ; 41.403              ;
; Design-wide TNS                                 ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_50MHz                                      ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; SW2        ; clk_50MHz  ; 1.665 ; 2.057 ; Rise       ; clk_50MHz                                      ;
; SW3        ; clk_50MHz  ; 1.074 ; 1.479 ; Rise       ; clk_50MHz                                      ;
; SW4        ; clk_50MHz  ; 1.670 ; 2.061 ; Rise       ; clk_50MHz                                      ;
; SW5        ; clk_50MHz  ; 1.238 ; 1.635 ; Rise       ; clk_50MHz                                      ;
; SW7        ; clk_50MHz  ; 5.758 ; 6.401 ; Rise       ; clk_50MHz                                      ;
; SW8        ; clk_50MHz  ; 6.234 ; 6.946 ; Rise       ; clk_50MHz                                      ;
; SW9        ; clk_50MHz  ; 6.062 ; 6.618 ; Rise       ; clk_50MHz                                      ;
; rst_casca1 ; clk_50MHz  ; 4.656 ; 5.124 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz  ; 4.131 ; 4.580 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz  ; 4.166 ; 4.588 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; SW2        ; clk_50MHz  ; -0.700 ; -1.256 ; Rise       ; clk_50MHz                                      ;
; SW3        ; clk_50MHz  ; -0.381 ; -0.888 ; Rise       ; clk_50MHz                                      ;
; SW4        ; clk_50MHz  ; -0.694 ; -1.250 ; Rise       ; clk_50MHz                                      ;
; SW5        ; clk_50MHz  ; -0.460 ; -1.004 ; Rise       ; clk_50MHz                                      ;
; SW7        ; clk_50MHz  ; -3.037 ; -3.944 ; Rise       ; clk_50MHz                                      ;
; SW8        ; clk_50MHz  ; -3.259 ; -4.253 ; Rise       ; clk_50MHz                                      ;
; SW9        ; clk_50MHz  ; -3.166 ; -4.076 ; Rise       ; clk_50MHz                                      ;
; rst_casca1 ; clk_50MHz  ; -2.289 ; -2.915 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz  ; -2.001 ; -2.591 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz  ; -2.034 ; -2.617 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; led1       ; clk_50MHz  ; 6.403 ; 6.435 ; Rise       ; clk_50MHz       ;
; led2       ; clk_50MHz  ; 7.067 ; 7.139 ; Rise       ; clk_50MHz       ;
; led3       ; clk_50MHz  ; 5.824 ; 5.845 ; Rise       ; clk_50MHz       ;
; led4       ; clk_50MHz  ; 6.503 ; 6.601 ; Rise       ; clk_50MHz       ;
; pwm_casca1 ; clk_50MHz  ; 7.227 ; 7.201 ; Rise       ; clk_50MHz       ;
; pwm_casca2 ; clk_50MHz  ; 6.615 ; 6.635 ; Rise       ; clk_50MHz       ;
; pwm_casca3 ; clk_50MHz  ; 6.777 ; 6.874 ; Rise       ; clk_50MHz       ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; led1       ; clk_50MHz  ; 3.731 ; 3.846 ; Rise       ; clk_50MHz       ;
; led2       ; clk_50MHz  ; 4.103 ; 4.258 ; Rise       ; clk_50MHz       ;
; led3       ; clk_50MHz  ; 3.406 ; 3.506 ; Rise       ; clk_50MHz       ;
; led4       ; clk_50MHz  ; 3.742 ; 3.888 ; Rise       ; clk_50MHz       ;
; pwm_casca1 ; clk_50MHz  ; 4.126 ; 4.276 ; Rise       ; clk_50MHz       ;
; pwm_casca2 ; clk_50MHz  ; 3.817 ; 3.945 ; Rise       ; clk_50MHz       ;
; pwm_casca3 ; clk_50MHz  ; 3.930 ; 4.096 ; Rise       ; clk_50MHz       ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pwm_casca1    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pwm_casca2    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pwm_casca3    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led1          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led3          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led4          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW6                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW9                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50MHz               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW8                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW7                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW5                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW4                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW3                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW2                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_casca1              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_casca2              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_casca3              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwm_casca1    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; pwm_casca2    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; pwm_casca3    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwm_casca1    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; pwm_casca2    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; pwm_casca3    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; p3|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz                                      ; 3        ; 0        ; 0        ; 0        ;
; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 7707     ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; p3|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz                                      ; 3        ; 0        ; 0        ; 0        ;
; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 7707     ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 10    ; 10   ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 7     ; 7    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Dec 04 17:54:47 2023
Info: Command: quartus_sta trabalhofinal -c trabalhofinal
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'trabalhofinal.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_50MHz clk_50MHz
    Info (332110): create_generated_clock -source {p3|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name {p3|altpll_component|auto_generated|pll1|clk[0]} {p3|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.129
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.129               0.000 clk_50MHz 
    Info (332119):    75.630               0.000 p3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.313
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.313               0.000 p3|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.677               0.000 clk_50MHz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.686
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.686               0.000 clk_50MHz 
    Info (332119):    41.403               0.000 p3|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.358
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.358               0.000 clk_50MHz 
    Info (332119):    76.423               0.000 p3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.304
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.304               0.000 p3|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.662               0.000 clk_50MHz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.683
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.683               0.000 clk_50MHz 
    Info (332119):    41.409               0.000 p3|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.174               0.000 clk_50MHz 
    Info (332119):    79.149               0.000 p3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.156
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.156               0.000 p3|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.918               0.000 clk_50MHz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.442
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.442               0.000 clk_50MHz 
    Info (332119):    41.415               0.000 p3|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4687 megabytes
    Info: Processing ended: Mon Dec 04 17:54:48 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


