

================================================================
== Vitis HLS Report for 'dut'
================================================================
* Date:           Sun Apr  2 17:25:27 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_20
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.558 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   27|   27|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                         |                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dut_Pipeline_VITIS_LOOP_33_2_fu_80   |dut_Pipeline_VITIS_LOOP_33_2  |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        |grp_dut_Pipeline_VITIS_LOOP_38_3_fu_104  |dut_Pipeline_VITIS_LOOP_38_3  |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      4|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       16|    -|      17|    265|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     70|    -|
|Register         |        -|    -|      18|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       16|    0|      35|    339|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        5|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------+---------+----+----+-----+-----+
    |                 Instance                |            Module            | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------------------------------+------------------------------+---------+----+----+-----+-----+
    |grp_dut_Pipeline_VITIS_LOOP_33_2_fu_80   |dut_Pipeline_VITIS_LOOP_33_2  |        8|   0|  10|  138|    0|
    |grp_dut_Pipeline_VITIS_LOOP_38_3_fu_104  |dut_Pipeline_VITIS_LOOP_38_3  |        8|   0|   7|  127|    0|
    +-----------------------------------------+------------------------------+---------+----+----+-----+-----+
    |Total                                    |                              |       16|   0|  17|  265|    0|
    +-----------------------------------------+------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |                      Variable Name                      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_dut_Pipeline_VITIS_LOOP_33_2_fu_80_output_r_TREADY   |       and|   0|  0|   2|           1|           1|
    |grp_dut_Pipeline_VITIS_LOOP_38_3_fu_104_output_r_TREADY  |       and|   0|  0|   2|           1|           1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                    |          |   0|  0|   4|           2|           2|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  42|          8|    1|          8|
    |output_r_TDATA_int_regslice   |  14|          3|    8|         24|
    |output_r_TVALID_int_regslice  |  14|          3|    1|          3|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  70|         14|   10|         35|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+---+----+-----+-----------+
    |                         Name                         | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                             |  7|   0|    7|          0|
    |grp_dut_Pipeline_VITIS_LOOP_33_2_fu_80_ap_start_reg   |  1|   0|    1|          0|
    |grp_dut_Pipeline_VITIS_LOOP_38_3_fu_104_ap_start_reg  |  1|   0|    1|          0|
    |trunc_ln1495_reg_142                                  |  3|   0|    3|          0|
    |trunc_ln33_reg_136                                    |  6|   0|    6|          0|
    +------------------------------------------------------+---+----+-----+-----------+
    |Total                                                 | 18|   0|   18|          0|
    +------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|           dut|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_hs|           dut|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|           dut|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|           dut|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|           dut|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|           dut|  return value|
|start_index      |   in|    8|     ap_none|   start_index|        scalar|
|output_r_TDATA   |  out|    8|        axis|      output_r|       pointer|
|output_r_TVALID  |  out|    1|        axis|      output_r|       pointer|
|output_r_TREADY  |   in|    1|        axis|      output_r|       pointer|
+-----------------+-----+-----+------------+--------------+--------------+

