|Next186_SoC
CLOCK_50 => CLOCK_50.IN1
DRAM_ADDR[0] <= system:sys_inst.sdr_ADDR
DRAM_ADDR[1] <= system:sys_inst.sdr_ADDR
DRAM_ADDR[2] <= system:sys_inst.sdr_ADDR
DRAM_ADDR[3] <= system:sys_inst.sdr_ADDR
DRAM_ADDR[4] <= system:sys_inst.sdr_ADDR
DRAM_ADDR[5] <= system:sys_inst.sdr_ADDR
DRAM_ADDR[6] <= system:sys_inst.sdr_ADDR
DRAM_ADDR[7] <= system:sys_inst.sdr_ADDR
DRAM_ADDR[8] <= system:sys_inst.sdr_ADDR
DRAM_ADDR[9] <= system:sys_inst.sdr_ADDR
DRAM_ADDR[10] <= system:sys_inst.sdr_ADDR
DRAM_ADDR[11] <= system:sys_inst.sdr_ADDR
DRAM_ADDR[12] <= system:sys_inst.sdr_ADDR
DRAM_BA[0] <= system:sys_inst.sdr_BA
DRAM_BA[1] <= system:sys_inst.sdr_BA
DRAM_CAS_N <= system:sys_inst.sdr_n_CS_WE_RAS_CAS
DRAM_CKE <= <VCC>
DRAM_CLK <= dd_buf:sdrclk_buf.dataout
DRAM_CS_N <= system:sys_inst.sdr_n_CS_WE_RAS_CAS
DRAM_DQ[0] <> system:sys_inst.sdr_DATA
DRAM_DQ[1] <> system:sys_inst.sdr_DATA
DRAM_DQ[2] <> system:sys_inst.sdr_DATA
DRAM_DQ[3] <> system:sys_inst.sdr_DATA
DRAM_DQ[4] <> system:sys_inst.sdr_DATA
DRAM_DQ[5] <> system:sys_inst.sdr_DATA
DRAM_DQ[6] <> system:sys_inst.sdr_DATA
DRAM_DQ[7] <> system:sys_inst.sdr_DATA
DRAM_DQ[8] <> system:sys_inst.sdr_DATA
DRAM_DQ[9] <> system:sys_inst.sdr_DATA
DRAM_DQ[10] <> system:sys_inst.sdr_DATA
DRAM_DQ[11] <> system:sys_inst.sdr_DATA
DRAM_DQ[12] <> system:sys_inst.sdr_DATA
DRAM_DQ[13] <> system:sys_inst.sdr_DATA
DRAM_DQ[14] <> system:sys_inst.sdr_DATA
DRAM_DQ[15] <> system:sys_inst.sdr_DATA
DRAM_DQM[0] <= system:sys_inst.sdr_DQM
DRAM_DQM[1] <= system:sys_inst.sdr_DQM
DRAM_RAS_N <= system:sys_inst.sdr_n_CS_WE_RAS_CAS
DRAM_WE_N <= system:sys_inst.sdr_n_CS_WE_RAS_CAS
VGA_R[0] <= system:sys_inst.VGA_R
VGA_R[1] <= system:sys_inst.VGA_R
VGA_R[2] <= system:sys_inst.VGA_R
VGA_R[3] <= system:sys_inst.VGA_R
VGA_R[4] <= system:sys_inst.VGA_R
VGA_R[5] <= system:sys_inst.VGA_R
VGA_G[0] <= system:sys_inst.VGA_G
VGA_G[1] <= system:sys_inst.VGA_G
VGA_G[2] <= system:sys_inst.VGA_G
VGA_G[3] <= system:sys_inst.VGA_G
VGA_G[4] <= system:sys_inst.VGA_G
VGA_G[5] <= system:sys_inst.VGA_G
VGA_B[0] <= system:sys_inst.VGA_B
VGA_B[1] <= system:sys_inst.VGA_B
VGA_B[2] <= system:sys_inst.VGA_B
VGA_B[3] <= system:sys_inst.VGA_B
VGA_B[4] <= system:sys_inst.VGA_B
VGA_B[5] <= system:sys_inst.VGA_B
VGA_VSYNC <= system:sys_inst.VGA_VSYNC
VGA_HSYNC <= system:sys_inst.VGA_HSYNC
HLLED <= <VCC>
SDLED <= system:sys_inst.LED
SYLED <= <GND>
BTN_SOUTH => _.IN1
PS2_CLKA <> system:sys_inst.PS2_CLK1
PS2_DATA <> system:sys_inst.PS2_DATA1
PS2_CLKB <> system:sys_inst.PS2_CLK2
PS2_DATB <> system:sys_inst.PS2_DATA2
AUDIO_L <= system:sys_inst.AUD_L
AUDIO_R <= system:sys_inst.AUD_R
SD_nCS <= system:sys_inst.SD_n_CS
SD_DO => SD_DO.IN1
SD_CK <= system:sys_inst.SD_CK
SD_DI <= system:sys_inst.SD_DI
RX_EXT => RX_EXT.IN1
TX_EXT <= system:sys_inst.RS232_DCE_TXD


|Next186_SoC|dd_buf:sdrclk_buf
datain_h[0] => datain_h[0].IN1
datain_l[0] => datain_l[0].IN1
outclock => outclock.IN1
dataout[0] <= altddio_out:ALTDDIO_OUT_component.dataout


|Next186_SoC|dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component
datain_h[0] => ddio_out_p9j:auto_generated.datain_h[0]
datain_l[0] => ddio_out_p9j:auto_generated.datain_l[0]
outclock => ddio_out_p9j:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_p9j:auto_generated.dataout[0]
oe_out[0] <= <GND>


|Next186_SoC|dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|Next186_SoC|system:sys_inst
sdr_CLK_out <= dcm:dcm_system.c2
clk_25 <= clk_25.DB_MAX_OUTPUT_PORT_TYPE
sdr_n_CS_WE_RAS_CAS[0] <= SDRAM_16bit:SDR.sdr_n_CS_WE_RAS_CAS[0]
sdr_n_CS_WE_RAS_CAS[1] <= SDRAM_16bit:SDR.sdr_n_CS_WE_RAS_CAS[1]
sdr_n_CS_WE_RAS_CAS[2] <= SDRAM_16bit:SDR.sdr_n_CS_WE_RAS_CAS[2]
sdr_n_CS_WE_RAS_CAS[3] <= SDRAM_16bit:SDR.sdr_n_CS_WE_RAS_CAS[3]
sdr_BA[0] <= SDRAM_16bit:SDR.sdr_BA[0]
sdr_BA[1] <= SDRAM_16bit:SDR.sdr_BA[1]
sdr_ADDR[0] <= SDRAM_16bit:SDR.sdr_ADDR[0]
sdr_ADDR[1] <= SDRAM_16bit:SDR.sdr_ADDR[1]
sdr_ADDR[2] <= SDRAM_16bit:SDR.sdr_ADDR[2]
sdr_ADDR[3] <= SDRAM_16bit:SDR.sdr_ADDR[3]
sdr_ADDR[4] <= SDRAM_16bit:SDR.sdr_ADDR[4]
sdr_ADDR[5] <= SDRAM_16bit:SDR.sdr_ADDR[5]
sdr_ADDR[6] <= SDRAM_16bit:SDR.sdr_ADDR[6]
sdr_ADDR[7] <= SDRAM_16bit:SDR.sdr_ADDR[7]
sdr_ADDR[8] <= SDRAM_16bit:SDR.sdr_ADDR[8]
sdr_ADDR[9] <= SDRAM_16bit:SDR.sdr_ADDR[9]
sdr_ADDR[10] <= SDRAM_16bit:SDR.sdr_ADDR[10]
sdr_ADDR[11] <= SDRAM_16bit:SDR.sdr_ADDR[11]
sdr_ADDR[12] <= SDRAM_16bit:SDR.sdr_ADDR[12]
sdr_DATA[0] <> SDRAM_16bit:SDR.sdr_DATA[0]
sdr_DATA[1] <> SDRAM_16bit:SDR.sdr_DATA[1]
sdr_DATA[2] <> SDRAM_16bit:SDR.sdr_DATA[2]
sdr_DATA[3] <> SDRAM_16bit:SDR.sdr_DATA[3]
sdr_DATA[4] <> SDRAM_16bit:SDR.sdr_DATA[4]
sdr_DATA[5] <> SDRAM_16bit:SDR.sdr_DATA[5]
sdr_DATA[6] <> SDRAM_16bit:SDR.sdr_DATA[6]
sdr_DATA[7] <> SDRAM_16bit:SDR.sdr_DATA[7]
sdr_DATA[8] <> SDRAM_16bit:SDR.sdr_DATA[8]
sdr_DATA[9] <> SDRAM_16bit:SDR.sdr_DATA[9]
sdr_DATA[10] <> SDRAM_16bit:SDR.sdr_DATA[10]
sdr_DATA[11] <> SDRAM_16bit:SDR.sdr_DATA[11]
sdr_DATA[12] <> SDRAM_16bit:SDR.sdr_DATA[12]
sdr_DATA[13] <> SDRAM_16bit:SDR.sdr_DATA[13]
sdr_DATA[14] <> SDRAM_16bit:SDR.sdr_DATA[14]
sdr_DATA[15] <> SDRAM_16bit:SDR.sdr_DATA[15]
sdr_DQM[0] <= SDRAM_16bit:SDR.sdr_DQM[0]
sdr_DQM[1] <= SDRAM_16bit:SDR.sdr_DQM[1]
CLK_50MHZ => CLK_50MHZ.IN3
VGA_R[0] <= VGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_on <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
VGA_HSYNC <= VGA_SG:VGA.hsync
VGA_VSYNC <= VGA_SG:VGA.vsync
BTN_RESET => always1.IN1
BTN_NMI => rNMI.OUTPUTSELECT
BTN_NMI => rNMI.OUTPUTSELECT
BTN_NMI => rNMI.OUTPUTSELECT
BTN_NMI => rNMI.OUTPUTSELECT
BTN_NMI => rNMI.OUTPUTSELECT
BTN_NMI => rNMI.OUTPUTSELECT
BTN_NMI => rNMI.OUTPUTSELECT
BTN_NMI => rNMI.OUTPUTSELECT
BTN_NMI => rNMI.OUTPUTSELECT
BTN_NMI => rNMI.OUTPUTSELECT
LED[0] <= unit186:CPUUnit.HALT
LED[1] <= SD_n_CS~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= VGA_SC:sc.planarreq
LED[4] <= soundwave:sound_gen.AUDIO_R
LED[5] <= soundwave:sound_gen.AUDIO_L
LED[6] <= DSP32:DSP32_inst.halt
LED[7] <= <GND>
RS232_DCE_RXD => comb.DATAA
RS232_DCE_RXD => s_RS232_DCE_RXD.DATAIN
RS232_DCE_TXD <= RS232_DCE_TXD.DB_MAX_OUTPUT_PORT_TYPE
RS232_EXT_RXD => comb.DATAB
RS232_EXT_TXD <= RS232_EXT_TXD.DB_MAX_OUTPUT_PORT_TYPE
RS232_HOST_RXD => RX.DATAB
RS232_HOST_TXD <= RS232_HOST_TXD.DB_MAX_OUTPUT_PORT_TYPE
RS232_HOST_RST <= RS232_HOST_RST~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_n_CS <= SD_n_CS~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_DI <= CPU_DOUT[7].DB_MAX_OUTPUT_PORT_TYPE
SD_CK <= SD_CK~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_DO => SDI.DATAA
AUD_L <= soundwave:sound_gen.AUDIO_L
AUD_R <= soundwave:sound_gen.AUDIO_R
PS2_CLK1 <> KB_Mouse_8042:KB_Mouse.PS2_CLK1
PS2_CLK2 <> KB_Mouse_8042:KB_Mouse.PS2_CLK2
PS2_DATA1 <> KB_Mouse_8042:KB_Mouse.PS2_DATA1
PS2_DATA2 <> KB_Mouse_8042:KB_Mouse.PS2_DATA2
GPIO[0] <> GPIO[0]
GPIO[1] <> GPIO[1]
GPIO[2] <> GPIO[2]
GPIO[3] <> GPIO[3]
GPIO[4] <> GPIO[4]
GPIO[5] <> GPIO[5]
GPIO[6] <> GPIO[6]
GPIO[7] <> GPIO[7]
I2C_SCL <= i2c_master_byte:i2cmb.SCL
I2C_SDA <> i2c_master_byte:i2cmb.SDA


|Next186_SoC|system:sys_inst|dcm:dcm_system
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
c4 <= altpll:altpll_component.clk


|Next186_SoC|system:sys_inst|dcm:dcm_system|altpll:altpll_component
inclk[0] => dcm_altpll:auto_generated.inclk[0]
inclk[1] => dcm_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Next186_SoC|system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|Next186_SoC|system:sys_inst|dcm_cpu:dcm_cpu_inst
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|Next186_SoC|system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component
inclk[0] => dcm_cpu_altpll:auto_generated.inclk[0]
inclk[1] => dcm_cpu_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Next186_SoC|system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component|dcm_cpu_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|Next186_SoC|system:sys_inst|SDRAM_16bit:SDR
sys_CLK => actLine.we_a.CLK
sys_CLK => actLine.waddr_a[1].CLK
sys_CLK => actLine.waddr_a[0].CLK
sys_CLK => actLine.data_a[12].CLK
sys_CLK => actLine.data_a[11].CLK
sys_CLK => actLine.data_a[10].CLK
sys_CLK => actLine.data_a[9].CLK
sys_CLK => actLine.data_a[8].CLK
sys_CLK => actLine.data_a[7].CLK
sys_CLK => actLine.data_a[6].CLK
sys_CLK => actLine.data_a[5].CLK
sys_CLK => actLine.data_a[4].CLK
sys_CLK => actLine.data_a[3].CLK
sys_CLK => actLine.data_a[2].CLK
sys_CLK => actLine.data_a[1].CLK
sys_CLK => actLine.data_a[0].CLK
sys_CLK => sdr_DQM[0]~reg0.CLK
sys_CLK => sdr_DQM[1]~reg0.CLK
sys_CLK => sdr_BA[0]~reg0.CLK
sys_CLK => sdr_BA[1]~reg0.CLK
sys_CLK => actBank[0].CLK
sys_CLK => actBank[1].CLK
sys_CLK => actBank[2].CLK
sys_CLK => actBank[3].CLK
sys_CLK => sdr_ADDR[0]~reg0.CLK
sys_CLK => sdr_ADDR[1]~reg0.CLK
sys_CLK => sdr_ADDR[2]~reg0.CLK
sys_CLK => sdr_ADDR[3]~reg0.CLK
sys_CLK => sdr_ADDR[4]~reg0.CLK
sys_CLK => sdr_ADDR[5]~reg0.CLK
sys_CLK => sdr_ADDR[6]~reg0.CLK
sys_CLK => sdr_ADDR[7]~reg0.CLK
sys_CLK => sdr_ADDR[8]~reg0.CLK
sys_CLK => sdr_ADDR[9]~reg0.CLK
sys_CLK => sdr_ADDR[10]~reg0.CLK
sys_CLK => sdr_ADDR[11]~reg0.CLK
sys_CLK => sdr_ADDR[12]~reg0.CLK
sys_CLK => sys_wr_data_valid~reg0.CLK
sys_CLK => colAddr[0].CLK
sys_CLK => colAddr[1].CLK
sys_CLK => colAddr[2].CLK
sys_CLK => colAddr[3].CLK
sys_CLK => colAddr[4].CLK
sys_CLK => colAddr[5].CLK
sys_CLK => colAddr[6].CLK
sys_CLK => colAddr[7].CLK
sys_CLK => bAddr[0].CLK
sys_CLK => bAddr[1].CLK
sys_CLK => linAddr[0].CLK
sys_CLK => linAddr[1].CLK
sys_CLK => linAddr[2].CLK
sys_CLK => linAddr[3].CLK
sys_CLK => linAddr[4].CLK
sys_CLK => linAddr[5].CLK
sys_CLK => linAddr[6].CLK
sys_CLK => linAddr[7].CLK
sys_CLK => linAddr[8].CLK
sys_CLK => linAddr[9].CLK
sys_CLK => linAddr[10].CLK
sys_CLK => linAddr[11].CLK
sys_CLK => linAddr[12].CLK
sys_CLK => sys_cmd_ack[0]~reg0.CLK
sys_CLK => sys_cmd_ack[1]~reg0.CLK
sys_CLK => rfsh.CLK
sys_CLK => sys_rd_data_valid~reg0.CLK
sys_CLK => sys_DOUT[0]~reg0.CLK
sys_CLK => sys_DOUT[1]~reg0.CLK
sys_CLK => sys_DOUT[2]~reg0.CLK
sys_CLK => sys_DOUT[3]~reg0.CLK
sys_CLK => sys_DOUT[4]~reg0.CLK
sys_CLK => sys_DOUT[5]~reg0.CLK
sys_CLK => sys_DOUT[6]~reg0.CLK
sys_CLK => sys_DOUT[7]~reg0.CLK
sys_CLK => sys_DOUT[8]~reg0.CLK
sys_CLK => sys_DOUT[9]~reg0.CLK
sys_CLK => sys_DOUT[10]~reg0.CLK
sys_CLK => sys_DOUT[11]~reg0.CLK
sys_CLK => sys_DOUT[12]~reg0.CLK
sys_CLK => sys_DOUT[13]~reg0.CLK
sys_CLK => sys_DOUT[14]~reg0.CLK
sys_CLK => sys_DOUT[15]~reg0.CLK
sys_CLK => DLY[0].CLK
sys_CLK => DLY[1].CLK
sys_CLK => DLY[2].CLK
sys_CLK => DLY[3].CLK
sys_CLK => DLY[4].CLK
sys_CLK => DLY[5].CLK
sys_CLK => DLY[6].CLK
sys_CLK => out_data_valid[0].CLK
sys_CLK => out_data_valid[1].CLK
sys_CLK => out_data_valid[2].CLK
sys_CLK => reg_din[0].CLK
sys_CLK => reg_din[1].CLK
sys_CLK => reg_din[2].CLK
sys_CLK => reg_din[3].CLK
sys_CLK => reg_din[4].CLK
sys_CLK => reg_din[5].CLK
sys_CLK => reg_din[6].CLK
sys_CLK => reg_din[7].CLK
sys_CLK => reg_din[8].CLK
sys_CLK => reg_din[9].CLK
sys_CLK => reg_din[10].CLK
sys_CLK => reg_din[11].CLK
sys_CLK => reg_din[12].CLK
sys_CLK => reg_din[13].CLK
sys_CLK => reg_din[14].CLK
sys_CLK => reg_din[15].CLK
sys_CLK => sdr_n_CS_WE_RAS_CAS[0]~reg0.CLK
sys_CLK => sdr_n_CS_WE_RAS_CAS[1]~reg0.CLK
sys_CLK => sdr_n_CS_WE_RAS_CAS[2]~reg0.CLK
sys_CLK => sdr_n_CS_WE_RAS_CAS[3]~reg0.CLK
sys_CLK => counter[0].CLK
sys_CLK => counter[1].CLK
sys_CLK => counter[2].CLK
sys_CLK => counter[3].CLK
sys_CLK => counter[4].CLK
sys_CLK => counter[5].CLK
sys_CLK => counter[6].CLK
sys_CLK => counter[7].CLK
sys_CLK => counter[8].CLK
sys_CLK => counter[9].CLK
sys_CLK => counter[10].CLK
sys_CLK => counter[11].CLK
sys_CLK => counter[12].CLK
sys_CLK => counter[13].CLK
sys_CLK => counter[14].CLK
sys_CLK => counter[15].CLK
sys_CLK => RET~1.DATAIN
sys_CLK => STATE~7.DATAIN
sys_CLK => actLine.CLK0
sys_CMD[0] => WideOr0.IN0
sys_CMD[0] => sys_cmd_ack.DATAB
sys_CMD[1] => WideOr0.IN1
sys_CMD[1] => sys_cmd_ack.DATAB
sys_ADDR[0] => colAddr.DATAB
sys_ADDR[1] => colAddr.DATAB
sys_ADDR[2] => colAddr.DATAB
sys_ADDR[3] => colAddr.DATAB
sys_ADDR[4] => colAddr.DATAB
sys_ADDR[5] => colAddr.DATAB
sys_ADDR[6] => colAddr.DATAB
sys_ADDR[7] => colAddr.DATAB
sys_ADDR[8] => bAddr.DATAB
sys_ADDR[9] => bAddr.DATAB
sys_ADDR[10] => linAddr.DATAB
sys_ADDR[11] => linAddr.DATAB
sys_ADDR[12] => linAddr.DATAB
sys_ADDR[13] => linAddr.DATAB
sys_ADDR[14] => linAddr.DATAB
sys_ADDR[15] => linAddr.DATAB
sys_ADDR[16] => linAddr.DATAB
sys_ADDR[17] => linAddr.DATAB
sys_ADDR[18] => linAddr.DATAB
sys_ADDR[19] => linAddr.DATAB
sys_ADDR[20] => linAddr.DATAB
sys_ADDR[21] => linAddr.DATAB
sys_ADDR[22] => linAddr.DATAB
sys_DIN[0] => reg_din[0].DATAIN
sys_DIN[1] => reg_din[1].DATAIN
sys_DIN[2] => reg_din[2].DATAIN
sys_DIN[3] => reg_din[3].DATAIN
sys_DIN[4] => reg_din[4].DATAIN
sys_DIN[5] => reg_din[5].DATAIN
sys_DIN[6] => reg_din[6].DATAIN
sys_DIN[7] => reg_din[7].DATAIN
sys_DIN[8] => reg_din[8].DATAIN
sys_DIN[9] => reg_din[9].DATAIN
sys_DIN[10] => reg_din[10].DATAIN
sys_DIN[11] => reg_din[11].DATAIN
sys_DIN[12] => reg_din[12].DATAIN
sys_DIN[13] => reg_din[13].DATAIN
sys_DIN[14] => reg_din[14].DATAIN
sys_DIN[15] => reg_din[15].DATAIN
sys_DOUT[0] <= sys_DOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sys_DOUT[1] <= sys_DOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sys_DOUT[2] <= sys_DOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sys_DOUT[3] <= sys_DOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sys_DOUT[4] <= sys_DOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sys_DOUT[5] <= sys_DOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sys_DOUT[6] <= sys_DOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sys_DOUT[7] <= sys_DOUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sys_DOUT[8] <= sys_DOUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sys_DOUT[9] <= sys_DOUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sys_DOUT[10] <= sys_DOUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sys_DOUT[11] <= sys_DOUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sys_DOUT[12] <= sys_DOUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sys_DOUT[13] <= sys_DOUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sys_DOUT[14] <= sys_DOUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sys_DOUT[15] <= sys_DOUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sys_rd_data_valid <= sys_rd_data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
sys_wr_data_valid <= sys_wr_data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
sys_cmd_ack[0] <= sys_cmd_ack[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sys_cmd_ack[1] <= sys_cmd_ack[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_n_CS_WE_RAS_CAS[0] <= sdr_n_CS_WE_RAS_CAS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_n_CS_WE_RAS_CAS[1] <= sdr_n_CS_WE_RAS_CAS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_n_CS_WE_RAS_CAS[2] <= sdr_n_CS_WE_RAS_CAS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_n_CS_WE_RAS_CAS[3] <= sdr_n_CS_WE_RAS_CAS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_BA[0] <= sdr_BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_BA[1] <= sdr_BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_ADDR[0] <= sdr_ADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_ADDR[1] <= sdr_ADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_ADDR[2] <= sdr_ADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_ADDR[3] <= sdr_ADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_ADDR[4] <= sdr_ADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_ADDR[5] <= sdr_ADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_ADDR[6] <= sdr_ADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_ADDR[7] <= sdr_ADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_ADDR[8] <= sdr_ADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_ADDR[9] <= sdr_ADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_ADDR[10] <= sdr_ADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_ADDR[11] <= sdr_ADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_ADDR[12] <= sdr_ADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_DATA[0] <> sdr_DATA[0]
sdr_DATA[1] <> sdr_DATA[1]
sdr_DATA[2] <> sdr_DATA[2]
sdr_DATA[3] <> sdr_DATA[3]
sdr_DATA[4] <> sdr_DATA[4]
sdr_DATA[5] <> sdr_DATA[5]
sdr_DATA[6] <> sdr_DATA[6]
sdr_DATA[7] <> sdr_DATA[7]
sdr_DATA[8] <> sdr_DATA[8]
sdr_DATA[9] <> sdr_DATA[9]
sdr_DATA[10] <> sdr_DATA[10]
sdr_DATA[11] <> sdr_DATA[11]
sdr_DATA[12] <> sdr_DATA[12]
sdr_DATA[13] <> sdr_DATA[13]
sdr_DATA[14] <> sdr_DATA[14]
sdr_DATA[15] <> sdr_DATA[15]
sdr_DQM[0] <= sdr_DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_DQM[1] <= sdr_DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|cache2:cache_bios
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_a[12] => address_a[12].IN1
address_a[13] => address_a[13].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
address_b[12] => address_b[12].IN1
address_b[13] => address_b[13].IN1
byteena_a[0] => byteena_a[0].IN1
byteena_a[1] => byteena_a[1].IN1
byteena_a[2] => byteena_a[2].IN1
byteena_a[3] => byteena_a[3].IN1
byteena_b[0] => byteena_b[0].IN1
byteena_b[1] => byteena_b[1].IN1
byteena_b[2] => byteena_b[2].IN1
byteena_b[3] => byteena_b[3].IN1
clock_a => clock_a.IN1
clock_b => clock_b.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
enable_a => enable_a.IN1
enable_b => enable_b.IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component
wren_a => altsyncram_bkn2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_bkn2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_bkn2:auto_generated.data_a[0]
data_a[1] => altsyncram_bkn2:auto_generated.data_a[1]
data_a[2] => altsyncram_bkn2:auto_generated.data_a[2]
data_a[3] => altsyncram_bkn2:auto_generated.data_a[3]
data_a[4] => altsyncram_bkn2:auto_generated.data_a[4]
data_a[5] => altsyncram_bkn2:auto_generated.data_a[5]
data_a[6] => altsyncram_bkn2:auto_generated.data_a[6]
data_a[7] => altsyncram_bkn2:auto_generated.data_a[7]
data_a[8] => altsyncram_bkn2:auto_generated.data_a[8]
data_a[9] => altsyncram_bkn2:auto_generated.data_a[9]
data_a[10] => altsyncram_bkn2:auto_generated.data_a[10]
data_a[11] => altsyncram_bkn2:auto_generated.data_a[11]
data_a[12] => altsyncram_bkn2:auto_generated.data_a[12]
data_a[13] => altsyncram_bkn2:auto_generated.data_a[13]
data_a[14] => altsyncram_bkn2:auto_generated.data_a[14]
data_a[15] => altsyncram_bkn2:auto_generated.data_a[15]
data_a[16] => altsyncram_bkn2:auto_generated.data_a[16]
data_a[17] => altsyncram_bkn2:auto_generated.data_a[17]
data_a[18] => altsyncram_bkn2:auto_generated.data_a[18]
data_a[19] => altsyncram_bkn2:auto_generated.data_a[19]
data_a[20] => altsyncram_bkn2:auto_generated.data_a[20]
data_a[21] => altsyncram_bkn2:auto_generated.data_a[21]
data_a[22] => altsyncram_bkn2:auto_generated.data_a[22]
data_a[23] => altsyncram_bkn2:auto_generated.data_a[23]
data_a[24] => altsyncram_bkn2:auto_generated.data_a[24]
data_a[25] => altsyncram_bkn2:auto_generated.data_a[25]
data_a[26] => altsyncram_bkn2:auto_generated.data_a[26]
data_a[27] => altsyncram_bkn2:auto_generated.data_a[27]
data_a[28] => altsyncram_bkn2:auto_generated.data_a[28]
data_a[29] => altsyncram_bkn2:auto_generated.data_a[29]
data_a[30] => altsyncram_bkn2:auto_generated.data_a[30]
data_a[31] => altsyncram_bkn2:auto_generated.data_a[31]
data_b[0] => altsyncram_bkn2:auto_generated.data_b[0]
data_b[1] => altsyncram_bkn2:auto_generated.data_b[1]
data_b[2] => altsyncram_bkn2:auto_generated.data_b[2]
data_b[3] => altsyncram_bkn2:auto_generated.data_b[3]
data_b[4] => altsyncram_bkn2:auto_generated.data_b[4]
data_b[5] => altsyncram_bkn2:auto_generated.data_b[5]
data_b[6] => altsyncram_bkn2:auto_generated.data_b[6]
data_b[7] => altsyncram_bkn2:auto_generated.data_b[7]
data_b[8] => altsyncram_bkn2:auto_generated.data_b[8]
data_b[9] => altsyncram_bkn2:auto_generated.data_b[9]
data_b[10] => altsyncram_bkn2:auto_generated.data_b[10]
data_b[11] => altsyncram_bkn2:auto_generated.data_b[11]
data_b[12] => altsyncram_bkn2:auto_generated.data_b[12]
data_b[13] => altsyncram_bkn2:auto_generated.data_b[13]
data_b[14] => altsyncram_bkn2:auto_generated.data_b[14]
data_b[15] => altsyncram_bkn2:auto_generated.data_b[15]
data_b[16] => altsyncram_bkn2:auto_generated.data_b[16]
data_b[17] => altsyncram_bkn2:auto_generated.data_b[17]
data_b[18] => altsyncram_bkn2:auto_generated.data_b[18]
data_b[19] => altsyncram_bkn2:auto_generated.data_b[19]
data_b[20] => altsyncram_bkn2:auto_generated.data_b[20]
data_b[21] => altsyncram_bkn2:auto_generated.data_b[21]
data_b[22] => altsyncram_bkn2:auto_generated.data_b[22]
data_b[23] => altsyncram_bkn2:auto_generated.data_b[23]
data_b[24] => altsyncram_bkn2:auto_generated.data_b[24]
data_b[25] => altsyncram_bkn2:auto_generated.data_b[25]
data_b[26] => altsyncram_bkn2:auto_generated.data_b[26]
data_b[27] => altsyncram_bkn2:auto_generated.data_b[27]
data_b[28] => altsyncram_bkn2:auto_generated.data_b[28]
data_b[29] => altsyncram_bkn2:auto_generated.data_b[29]
data_b[30] => altsyncram_bkn2:auto_generated.data_b[30]
data_b[31] => altsyncram_bkn2:auto_generated.data_b[31]
address_a[0] => altsyncram_bkn2:auto_generated.address_a[0]
address_a[1] => altsyncram_bkn2:auto_generated.address_a[1]
address_a[2] => altsyncram_bkn2:auto_generated.address_a[2]
address_a[3] => altsyncram_bkn2:auto_generated.address_a[3]
address_a[4] => altsyncram_bkn2:auto_generated.address_a[4]
address_a[5] => altsyncram_bkn2:auto_generated.address_a[5]
address_a[6] => altsyncram_bkn2:auto_generated.address_a[6]
address_a[7] => altsyncram_bkn2:auto_generated.address_a[7]
address_a[8] => altsyncram_bkn2:auto_generated.address_a[8]
address_a[9] => altsyncram_bkn2:auto_generated.address_a[9]
address_a[10] => altsyncram_bkn2:auto_generated.address_a[10]
address_a[11] => altsyncram_bkn2:auto_generated.address_a[11]
address_a[12] => altsyncram_bkn2:auto_generated.address_a[12]
address_a[13] => altsyncram_bkn2:auto_generated.address_a[13]
address_b[0] => altsyncram_bkn2:auto_generated.address_b[0]
address_b[1] => altsyncram_bkn2:auto_generated.address_b[1]
address_b[2] => altsyncram_bkn2:auto_generated.address_b[2]
address_b[3] => altsyncram_bkn2:auto_generated.address_b[3]
address_b[4] => altsyncram_bkn2:auto_generated.address_b[4]
address_b[5] => altsyncram_bkn2:auto_generated.address_b[5]
address_b[6] => altsyncram_bkn2:auto_generated.address_b[6]
address_b[7] => altsyncram_bkn2:auto_generated.address_b[7]
address_b[8] => altsyncram_bkn2:auto_generated.address_b[8]
address_b[9] => altsyncram_bkn2:auto_generated.address_b[9]
address_b[10] => altsyncram_bkn2:auto_generated.address_b[10]
address_b[11] => altsyncram_bkn2:auto_generated.address_b[11]
address_b[12] => altsyncram_bkn2:auto_generated.address_b[12]
address_b[13] => altsyncram_bkn2:auto_generated.address_b[13]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bkn2:auto_generated.clock0
clock1 => altsyncram_bkn2:auto_generated.clock1
clocken0 => altsyncram_bkn2:auto_generated.clocken0
clocken1 => altsyncram_bkn2:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_bkn2:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_bkn2:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_bkn2:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_bkn2:auto_generated.byteena_a[3]
byteena_b[0] => altsyncram_bkn2:auto_generated.byteena_b[0]
byteena_b[1] => altsyncram_bkn2:auto_generated.byteena_b[1]
byteena_b[2] => altsyncram_bkn2:auto_generated.byteena_b[2]
byteena_b[3] => altsyncram_bkn2:auto_generated.byteena_b[3]
q_a[0] <= altsyncram_bkn2:auto_generated.q_a[0]
q_a[1] <= altsyncram_bkn2:auto_generated.q_a[1]
q_a[2] <= altsyncram_bkn2:auto_generated.q_a[2]
q_a[3] <= altsyncram_bkn2:auto_generated.q_a[3]
q_a[4] <= altsyncram_bkn2:auto_generated.q_a[4]
q_a[5] <= altsyncram_bkn2:auto_generated.q_a[5]
q_a[6] <= altsyncram_bkn2:auto_generated.q_a[6]
q_a[7] <= altsyncram_bkn2:auto_generated.q_a[7]
q_a[8] <= altsyncram_bkn2:auto_generated.q_a[8]
q_a[9] <= altsyncram_bkn2:auto_generated.q_a[9]
q_a[10] <= altsyncram_bkn2:auto_generated.q_a[10]
q_a[11] <= altsyncram_bkn2:auto_generated.q_a[11]
q_a[12] <= altsyncram_bkn2:auto_generated.q_a[12]
q_a[13] <= altsyncram_bkn2:auto_generated.q_a[13]
q_a[14] <= altsyncram_bkn2:auto_generated.q_a[14]
q_a[15] <= altsyncram_bkn2:auto_generated.q_a[15]
q_a[16] <= altsyncram_bkn2:auto_generated.q_a[16]
q_a[17] <= altsyncram_bkn2:auto_generated.q_a[17]
q_a[18] <= altsyncram_bkn2:auto_generated.q_a[18]
q_a[19] <= altsyncram_bkn2:auto_generated.q_a[19]
q_a[20] <= altsyncram_bkn2:auto_generated.q_a[20]
q_a[21] <= altsyncram_bkn2:auto_generated.q_a[21]
q_a[22] <= altsyncram_bkn2:auto_generated.q_a[22]
q_a[23] <= altsyncram_bkn2:auto_generated.q_a[23]
q_a[24] <= altsyncram_bkn2:auto_generated.q_a[24]
q_a[25] <= altsyncram_bkn2:auto_generated.q_a[25]
q_a[26] <= altsyncram_bkn2:auto_generated.q_a[26]
q_a[27] <= altsyncram_bkn2:auto_generated.q_a[27]
q_a[28] <= altsyncram_bkn2:auto_generated.q_a[28]
q_a[29] <= altsyncram_bkn2:auto_generated.q_a[29]
q_a[30] <= altsyncram_bkn2:auto_generated.q_a[30]
q_a[31] <= altsyncram_bkn2:auto_generated.q_a[31]
q_b[0] <= altsyncram_bkn2:auto_generated.q_b[0]
q_b[1] <= altsyncram_bkn2:auto_generated.q_b[1]
q_b[2] <= altsyncram_bkn2:auto_generated.q_b[2]
q_b[3] <= altsyncram_bkn2:auto_generated.q_b[3]
q_b[4] <= altsyncram_bkn2:auto_generated.q_b[4]
q_b[5] <= altsyncram_bkn2:auto_generated.q_b[5]
q_b[6] <= altsyncram_bkn2:auto_generated.q_b[6]
q_b[7] <= altsyncram_bkn2:auto_generated.q_b[7]
q_b[8] <= altsyncram_bkn2:auto_generated.q_b[8]
q_b[9] <= altsyncram_bkn2:auto_generated.q_b[9]
q_b[10] <= altsyncram_bkn2:auto_generated.q_b[10]
q_b[11] <= altsyncram_bkn2:auto_generated.q_b[11]
q_b[12] <= altsyncram_bkn2:auto_generated.q_b[12]
q_b[13] <= altsyncram_bkn2:auto_generated.q_b[13]
q_b[14] <= altsyncram_bkn2:auto_generated.q_b[14]
q_b[15] <= altsyncram_bkn2:auto_generated.q_b[15]
q_b[16] <= altsyncram_bkn2:auto_generated.q_b[16]
q_b[17] <= altsyncram_bkn2:auto_generated.q_b[17]
q_b[18] <= altsyncram_bkn2:auto_generated.q_b[18]
q_b[19] <= altsyncram_bkn2:auto_generated.q_b[19]
q_b[20] <= altsyncram_bkn2:auto_generated.q_b[20]
q_b[21] <= altsyncram_bkn2:auto_generated.q_b[21]
q_b[22] <= altsyncram_bkn2:auto_generated.q_b[22]
q_b[23] <= altsyncram_bkn2:auto_generated.q_b[23]
q_b[24] <= altsyncram_bkn2:auto_generated.q_b[24]
q_b[25] <= altsyncram_bkn2:auto_generated.q_b[25]
q_b[26] <= altsyncram_bkn2:auto_generated.q_b[26]
q_b[27] <= altsyncram_bkn2:auto_generated.q_b[27]
q_b[28] <= altsyncram_bkn2:auto_generated.q_b[28]
q_b[29] <= altsyncram_bkn2:auto_generated.q_b[29]
q_b[30] <= altsyncram_bkn2:auto_generated.q_b[30]
q_b[31] <= altsyncram_bkn2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_jsa:decode2.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[6] => ram_block1a60.PORTBADDR6
address_b[6] => ram_block1a61.PORTBADDR6
address_b[6] => ram_block1a62.PORTBADDR6
address_b[6] => ram_block1a63.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[7] => ram_block1a48.PORTBADDR7
address_b[7] => ram_block1a49.PORTBADDR7
address_b[7] => ram_block1a50.PORTBADDR7
address_b[7] => ram_block1a51.PORTBADDR7
address_b[7] => ram_block1a52.PORTBADDR7
address_b[7] => ram_block1a53.PORTBADDR7
address_b[7] => ram_block1a54.PORTBADDR7
address_b[7] => ram_block1a55.PORTBADDR7
address_b[7] => ram_block1a56.PORTBADDR7
address_b[7] => ram_block1a57.PORTBADDR7
address_b[7] => ram_block1a58.PORTBADDR7
address_b[7] => ram_block1a59.PORTBADDR7
address_b[7] => ram_block1a60.PORTBADDR7
address_b[7] => ram_block1a61.PORTBADDR7
address_b[7] => ram_block1a62.PORTBADDR7
address_b[7] => ram_block1a63.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[8] => ram_block1a48.PORTBADDR8
address_b[8] => ram_block1a49.PORTBADDR8
address_b[8] => ram_block1a50.PORTBADDR8
address_b[8] => ram_block1a51.PORTBADDR8
address_b[8] => ram_block1a52.PORTBADDR8
address_b[8] => ram_block1a53.PORTBADDR8
address_b[8] => ram_block1a54.PORTBADDR8
address_b[8] => ram_block1a55.PORTBADDR8
address_b[8] => ram_block1a56.PORTBADDR8
address_b[8] => ram_block1a57.PORTBADDR8
address_b[8] => ram_block1a58.PORTBADDR8
address_b[8] => ram_block1a59.PORTBADDR8
address_b[8] => ram_block1a60.PORTBADDR8
address_b[8] => ram_block1a61.PORTBADDR8
address_b[8] => ram_block1a62.PORTBADDR8
address_b[8] => ram_block1a63.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
address_b[9] => ram_block1a44.PORTBADDR9
address_b[9] => ram_block1a45.PORTBADDR9
address_b[9] => ram_block1a46.PORTBADDR9
address_b[9] => ram_block1a47.PORTBADDR9
address_b[9] => ram_block1a48.PORTBADDR9
address_b[9] => ram_block1a49.PORTBADDR9
address_b[9] => ram_block1a50.PORTBADDR9
address_b[9] => ram_block1a51.PORTBADDR9
address_b[9] => ram_block1a52.PORTBADDR9
address_b[9] => ram_block1a53.PORTBADDR9
address_b[9] => ram_block1a54.PORTBADDR9
address_b[9] => ram_block1a55.PORTBADDR9
address_b[9] => ram_block1a56.PORTBADDR9
address_b[9] => ram_block1a57.PORTBADDR9
address_b[9] => ram_block1a58.PORTBADDR9
address_b[9] => ram_block1a59.PORTBADDR9
address_b[9] => ram_block1a60.PORTBADDR9
address_b[9] => ram_block1a61.PORTBADDR9
address_b[9] => ram_block1a62.PORTBADDR9
address_b[9] => ram_block1a63.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
address_b[10] => ram_block1a40.PORTBADDR10
address_b[10] => ram_block1a41.PORTBADDR10
address_b[10] => ram_block1a42.PORTBADDR10
address_b[10] => ram_block1a43.PORTBADDR10
address_b[10] => ram_block1a44.PORTBADDR10
address_b[10] => ram_block1a45.PORTBADDR10
address_b[10] => ram_block1a46.PORTBADDR10
address_b[10] => ram_block1a47.PORTBADDR10
address_b[10] => ram_block1a48.PORTBADDR10
address_b[10] => ram_block1a49.PORTBADDR10
address_b[10] => ram_block1a50.PORTBADDR10
address_b[10] => ram_block1a51.PORTBADDR10
address_b[10] => ram_block1a52.PORTBADDR10
address_b[10] => ram_block1a53.PORTBADDR10
address_b[10] => ram_block1a54.PORTBADDR10
address_b[10] => ram_block1a55.PORTBADDR10
address_b[10] => ram_block1a56.PORTBADDR10
address_b[10] => ram_block1a57.PORTBADDR10
address_b[10] => ram_block1a58.PORTBADDR10
address_b[10] => ram_block1a59.PORTBADDR10
address_b[10] => ram_block1a60.PORTBADDR10
address_b[10] => ram_block1a61.PORTBADDR10
address_b[10] => ram_block1a62.PORTBADDR10
address_b[10] => ram_block1a63.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[11] => ram_block1a36.PORTBADDR11
address_b[11] => ram_block1a37.PORTBADDR11
address_b[11] => ram_block1a38.PORTBADDR11
address_b[11] => ram_block1a39.PORTBADDR11
address_b[11] => ram_block1a40.PORTBADDR11
address_b[11] => ram_block1a41.PORTBADDR11
address_b[11] => ram_block1a42.PORTBADDR11
address_b[11] => ram_block1a43.PORTBADDR11
address_b[11] => ram_block1a44.PORTBADDR11
address_b[11] => ram_block1a45.PORTBADDR11
address_b[11] => ram_block1a46.PORTBADDR11
address_b[11] => ram_block1a47.PORTBADDR11
address_b[11] => ram_block1a48.PORTBADDR11
address_b[11] => ram_block1a49.PORTBADDR11
address_b[11] => ram_block1a50.PORTBADDR11
address_b[11] => ram_block1a51.PORTBADDR11
address_b[11] => ram_block1a52.PORTBADDR11
address_b[11] => ram_block1a53.PORTBADDR11
address_b[11] => ram_block1a54.PORTBADDR11
address_b[11] => ram_block1a55.PORTBADDR11
address_b[11] => ram_block1a56.PORTBADDR11
address_b[11] => ram_block1a57.PORTBADDR11
address_b[11] => ram_block1a58.PORTBADDR11
address_b[11] => ram_block1a59.PORTBADDR11
address_b[11] => ram_block1a60.PORTBADDR11
address_b[11] => ram_block1a61.PORTBADDR11
address_b[11] => ram_block1a62.PORTBADDR11
address_b[11] => ram_block1a63.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[12] => ram_block1a32.PORTBADDR12
address_b[12] => ram_block1a33.PORTBADDR12
address_b[12] => ram_block1a34.PORTBADDR12
address_b[12] => ram_block1a35.PORTBADDR12
address_b[12] => ram_block1a36.PORTBADDR12
address_b[12] => ram_block1a37.PORTBADDR12
address_b[12] => ram_block1a38.PORTBADDR12
address_b[12] => ram_block1a39.PORTBADDR12
address_b[12] => ram_block1a40.PORTBADDR12
address_b[12] => ram_block1a41.PORTBADDR12
address_b[12] => ram_block1a42.PORTBADDR12
address_b[12] => ram_block1a43.PORTBADDR12
address_b[12] => ram_block1a44.PORTBADDR12
address_b[12] => ram_block1a45.PORTBADDR12
address_b[12] => ram_block1a46.PORTBADDR12
address_b[12] => ram_block1a47.PORTBADDR12
address_b[12] => ram_block1a48.PORTBADDR12
address_b[12] => ram_block1a49.PORTBADDR12
address_b[12] => ram_block1a50.PORTBADDR12
address_b[12] => ram_block1a51.PORTBADDR12
address_b[12] => ram_block1a52.PORTBADDR12
address_b[12] => ram_block1a53.PORTBADDR12
address_b[12] => ram_block1a54.PORTBADDR12
address_b[12] => ram_block1a55.PORTBADDR12
address_b[12] => ram_block1a56.PORTBADDR12
address_b[12] => ram_block1a57.PORTBADDR12
address_b[12] => ram_block1a58.PORTBADDR12
address_b[12] => ram_block1a59.PORTBADDR12
address_b[12] => ram_block1a60.PORTBADDR12
address_b[12] => ram_block1a61.PORTBADDR12
address_b[12] => ram_block1a62.PORTBADDR12
address_b[12] => ram_block1a63.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_jsa:decode3.data[0]
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a32.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a33.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a34.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a35.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a36.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a37.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a38.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a39.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a40.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a41.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a42.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a43.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a44.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a45.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a46.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a47.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a48.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a49.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a50.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a51.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a52.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a53.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a54.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a55.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a56.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a57.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a58.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a59.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a60.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a61.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a62.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a63.PORTABYTEENAMASKS
byteena_b[0] => ram_block1a0.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a1.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a2.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a3.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a4.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a5.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a6.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a7.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a32.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a33.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a34.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a35.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a36.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a37.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a38.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a39.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a8.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a9.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a10.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a11.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a12.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a13.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a14.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a15.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a40.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a41.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a42.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a43.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a44.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a45.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a46.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a47.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a16.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a17.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a18.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a19.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a20.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a21.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a22.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a23.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a48.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a49.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a50.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a51.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a52.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a53.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a54.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a55.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a24.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a25.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a26.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a27.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a28.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a29.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a30.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a31.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a56.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a57.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a58.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a59.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a60.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a61.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a62.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a63.PORTBBYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => address_reg_a[0].CLK
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clock1 => address_reg_b[0].CLK
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken0 => ram_block1a36.ENA0
clocken0 => ram_block1a37.ENA0
clocken0 => ram_block1a38.ENA0
clocken0 => ram_block1a39.ENA0
clocken0 => ram_block1a40.ENA0
clocken0 => ram_block1a41.ENA0
clocken0 => ram_block1a42.ENA0
clocken0 => ram_block1a43.ENA0
clocken0 => ram_block1a44.ENA0
clocken0 => ram_block1a45.ENA0
clocken0 => ram_block1a46.ENA0
clocken0 => ram_block1a47.ENA0
clocken0 => ram_block1a48.ENA0
clocken0 => ram_block1a49.ENA0
clocken0 => ram_block1a50.ENA0
clocken0 => ram_block1a51.ENA0
clocken0 => ram_block1a52.ENA0
clocken0 => ram_block1a53.ENA0
clocken0 => ram_block1a54.ENA0
clocken0 => ram_block1a55.ENA0
clocken0 => ram_block1a56.ENA0
clocken0 => ram_block1a57.ENA0
clocken0 => ram_block1a58.ENA0
clocken0 => ram_block1a59.ENA0
clocken0 => ram_block1a60.ENA0
clocken0 => ram_block1a61.ENA0
clocken0 => ram_block1a62.ENA0
clocken0 => ram_block1a63.ENA0
clocken0 => address_reg_a[0].ENA
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
clocken1 => ram_block1a44.ENA1
clocken1 => ram_block1a45.ENA1
clocken1 => ram_block1a46.ENA1
clocken1 => ram_block1a47.ENA1
clocken1 => ram_block1a48.ENA1
clocken1 => ram_block1a49.ENA1
clocken1 => ram_block1a50.ENA1
clocken1 => ram_block1a51.ENA1
clocken1 => ram_block1a52.ENA1
clocken1 => ram_block1a53.ENA1
clocken1 => ram_block1a54.ENA1
clocken1 => ram_block1a55.ENA1
clocken1 => ram_block1a56.ENA1
clocken1 => ram_block1a57.ENA1
clocken1 => ram_block1a58.ENA1
clocken1 => ram_block1a59.ENA1
clocken1 => ram_block1a60.ENA1
clocken1 => ram_block1a61.ENA1
clocken1 => ram_block1a62.ENA1
clocken1 => ram_block1a63.ENA1
clocken1 => address_reg_b[0].ENA
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a40.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a41.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a42.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a43.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a44.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a45.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a46.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a47.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[16] => ram_block1a48.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[17] => ram_block1a49.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[18] => ram_block1a50.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[19] => ram_block1a51.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[20] => ram_block1a52.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[21] => ram_block1a53.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[22] => ram_block1a54.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[23] => ram_block1a55.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[24] => ram_block1a56.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[25] => ram_block1a57.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[26] => ram_block1a58.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[27] => ram_block1a59.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[28] => ram_block1a60.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[29] => ram_block1a61.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[30] => ram_block1a62.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[31] => ram_block1a63.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[0] => ram_block1a32.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[1] => ram_block1a33.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[2] => ram_block1a34.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[3] => ram_block1a35.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[4] => ram_block1a36.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[5] => ram_block1a37.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[6] => ram_block1a38.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[7] => ram_block1a39.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[8] => ram_block1a40.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[9] => ram_block1a41.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[10] => ram_block1a42.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[11] => ram_block1a43.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[12] => ram_block1a44.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[13] => ram_block1a45.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[14] => ram_block1a46.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[15] => ram_block1a47.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[16] => ram_block1a48.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[17] => ram_block1a49.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[18] => ram_block1a50.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[19] => ram_block1a51.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[20] => ram_block1a52.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[21] => ram_block1a53.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[22] => ram_block1a54.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[23] => ram_block1a55.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[24] => ram_block1a56.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[25] => ram_block1a57.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[26] => ram_block1a58.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[27] => ram_block1a59.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[28] => ram_block1a60.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[29] => ram_block1a61.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[30] => ram_block1a62.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[31] => ram_block1a63.PORTBDATAIN
q_a[0] <= mux_gob:mux4.result[0]
q_a[1] <= mux_gob:mux4.result[1]
q_a[2] <= mux_gob:mux4.result[2]
q_a[3] <= mux_gob:mux4.result[3]
q_a[4] <= mux_gob:mux4.result[4]
q_a[5] <= mux_gob:mux4.result[5]
q_a[6] <= mux_gob:mux4.result[6]
q_a[7] <= mux_gob:mux4.result[7]
q_a[8] <= mux_gob:mux4.result[8]
q_a[9] <= mux_gob:mux4.result[9]
q_a[10] <= mux_gob:mux4.result[10]
q_a[11] <= mux_gob:mux4.result[11]
q_a[12] <= mux_gob:mux4.result[12]
q_a[13] <= mux_gob:mux4.result[13]
q_a[14] <= mux_gob:mux4.result[14]
q_a[15] <= mux_gob:mux4.result[15]
q_a[16] <= mux_gob:mux4.result[16]
q_a[17] <= mux_gob:mux4.result[17]
q_a[18] <= mux_gob:mux4.result[18]
q_a[19] <= mux_gob:mux4.result[19]
q_a[20] <= mux_gob:mux4.result[20]
q_a[21] <= mux_gob:mux4.result[21]
q_a[22] <= mux_gob:mux4.result[22]
q_a[23] <= mux_gob:mux4.result[23]
q_a[24] <= mux_gob:mux4.result[24]
q_a[25] <= mux_gob:mux4.result[25]
q_a[26] <= mux_gob:mux4.result[26]
q_a[27] <= mux_gob:mux4.result[27]
q_a[28] <= mux_gob:mux4.result[28]
q_a[29] <= mux_gob:mux4.result[29]
q_a[30] <= mux_gob:mux4.result[30]
q_a[31] <= mux_gob:mux4.result[31]
q_b[0] <= mux_gob:mux5.result[0]
q_b[1] <= mux_gob:mux5.result[1]
q_b[2] <= mux_gob:mux5.result[2]
q_b[3] <= mux_gob:mux5.result[3]
q_b[4] <= mux_gob:mux5.result[4]
q_b[5] <= mux_gob:mux5.result[5]
q_b[6] <= mux_gob:mux5.result[6]
q_b[7] <= mux_gob:mux5.result[7]
q_b[8] <= mux_gob:mux5.result[8]
q_b[9] <= mux_gob:mux5.result[9]
q_b[10] <= mux_gob:mux5.result[10]
q_b[11] <= mux_gob:mux5.result[11]
q_b[12] <= mux_gob:mux5.result[12]
q_b[13] <= mux_gob:mux5.result[13]
q_b[14] <= mux_gob:mux5.result[14]
q_b[15] <= mux_gob:mux5.result[15]
q_b[16] <= mux_gob:mux5.result[16]
q_b[17] <= mux_gob:mux5.result[17]
q_b[18] <= mux_gob:mux5.result[18]
q_b[19] <= mux_gob:mux5.result[19]
q_b[20] <= mux_gob:mux5.result[20]
q_b[21] <= mux_gob:mux5.result[21]
q_b[22] <= mux_gob:mux5.result[22]
q_b[23] <= mux_gob:mux5.result[23]
q_b[24] <= mux_gob:mux5.result[24]
q_b[25] <= mux_gob:mux5.result[25]
q_b[26] <= mux_gob:mux5.result[26]
q_b[27] <= mux_gob:mux5.result[27]
q_b[28] <= mux_gob:mux5.result[28]
q_b[29] <= mux_gob:mux5.result[29]
q_b[30] <= mux_gob:mux5.result[30]
q_b[31] <= mux_gob:mux5.result[31]
wren_a => decode_jsa:decode2.enable
wren_b => decode_jsa:decode3.enable


|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|decode_jsa:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|decode_jsa:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|mux_gob:mux4
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|mux_gob:mux5
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Next186_SoC|system:sys_inst|fifo:vga_fifo
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[16] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[17] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[18] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[19] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[20] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[21] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[22] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[23] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[24] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[25] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[26] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[27] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[28] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[29] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[30] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[31] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
wrusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw


|Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => ~NO_FANOUT~
data[0] => dcfifo_6qf1:auto_generated.data[0]
data[1] => dcfifo_6qf1:auto_generated.data[1]
data[2] => dcfifo_6qf1:auto_generated.data[2]
data[3] => dcfifo_6qf1:auto_generated.data[3]
data[4] => dcfifo_6qf1:auto_generated.data[4]
data[5] => dcfifo_6qf1:auto_generated.data[5]
data[6] => dcfifo_6qf1:auto_generated.data[6]
data[7] => dcfifo_6qf1:auto_generated.data[7]
data[8] => dcfifo_6qf1:auto_generated.data[8]
data[9] => dcfifo_6qf1:auto_generated.data[9]
data[10] => dcfifo_6qf1:auto_generated.data[10]
data[11] => dcfifo_6qf1:auto_generated.data[11]
data[12] => dcfifo_6qf1:auto_generated.data[12]
data[13] => dcfifo_6qf1:auto_generated.data[13]
data[14] => dcfifo_6qf1:auto_generated.data[14]
data[15] => dcfifo_6qf1:auto_generated.data[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q[0] <= dcfifo_6qf1:auto_generated.q[0]
q[1] <= dcfifo_6qf1:auto_generated.q[1]
q[2] <= dcfifo_6qf1:auto_generated.q[2]
q[3] <= dcfifo_6qf1:auto_generated.q[3]
q[4] <= dcfifo_6qf1:auto_generated.q[4]
q[5] <= dcfifo_6qf1:auto_generated.q[5]
q[6] <= dcfifo_6qf1:auto_generated.q[6]
q[7] <= dcfifo_6qf1:auto_generated.q[7]
q[8] <= dcfifo_6qf1:auto_generated.q[8]
q[9] <= dcfifo_6qf1:auto_generated.q[9]
q[10] <= dcfifo_6qf1:auto_generated.q[10]
q[11] <= dcfifo_6qf1:auto_generated.q[11]
q[12] <= dcfifo_6qf1:auto_generated.q[12]
q[13] <= dcfifo_6qf1:auto_generated.q[13]
q[14] <= dcfifo_6qf1:auto_generated.q[14]
q[15] <= dcfifo_6qf1:auto_generated.q[15]
q[16] <= dcfifo_6qf1:auto_generated.q[16]
q[17] <= dcfifo_6qf1:auto_generated.q[17]
q[18] <= dcfifo_6qf1:auto_generated.q[18]
q[19] <= dcfifo_6qf1:auto_generated.q[19]
q[20] <= dcfifo_6qf1:auto_generated.q[20]
q[21] <= dcfifo_6qf1:auto_generated.q[21]
q[22] <= dcfifo_6qf1:auto_generated.q[22]
q[23] <= dcfifo_6qf1:auto_generated.q[23]
q[24] <= dcfifo_6qf1:auto_generated.q[24]
q[25] <= dcfifo_6qf1:auto_generated.q[25]
q[26] <= dcfifo_6qf1:auto_generated.q[26]
q[27] <= dcfifo_6qf1:auto_generated.q[27]
q[28] <= dcfifo_6qf1:auto_generated.q[28]
q[29] <= dcfifo_6qf1:auto_generated.q[29]
q[30] <= dcfifo_6qf1:auto_generated.q[30]
q[31] <= dcfifo_6qf1:auto_generated.q[31]
rdclk => dcfifo_6qf1:auto_generated.rdclk
rdempty <= <GND>
rdfull <= <GND>
rdreq => dcfifo_6qf1:auto_generated.rdreq
rdusedw[0] <= <GND>
rdusedw[1] <= <GND>
rdusedw[2] <= <GND>
rdusedw[3] <= <GND>
rdusedw[4] <= <GND>
rdusedw[5] <= <GND>
rdusedw[6] <= <GND>
rdusedw[7] <= <GND>
wrclk => dcfifo_6qf1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= <GND>
wrreq => dcfifo_6qf1:auto_generated.wrreq
wrusedw[0] <= dcfifo_6qf1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_6qf1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_6qf1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_6qf1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_6qf1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_6qf1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_6qf1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_6qf1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_6qf1:auto_generated.wrusedw[8]


|Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated
aclr => ~NO_FANOUT~
data[0] => altsyncram_7011:fifo_ram.data_a[0]
data[1] => altsyncram_7011:fifo_ram.data_a[1]
data[2] => altsyncram_7011:fifo_ram.data_a[2]
data[3] => altsyncram_7011:fifo_ram.data_a[3]
data[4] => altsyncram_7011:fifo_ram.data_a[4]
data[5] => altsyncram_7011:fifo_ram.data_a[5]
data[6] => altsyncram_7011:fifo_ram.data_a[6]
data[7] => altsyncram_7011:fifo_ram.data_a[7]
data[8] => altsyncram_7011:fifo_ram.data_a[8]
data[9] => altsyncram_7011:fifo_ram.data_a[9]
data[10] => altsyncram_7011:fifo_ram.data_a[10]
data[11] => altsyncram_7011:fifo_ram.data_a[11]
data[12] => altsyncram_7011:fifo_ram.data_a[12]
data[13] => altsyncram_7011:fifo_ram.data_a[13]
data[14] => altsyncram_7011:fifo_ram.data_a[14]
data[15] => altsyncram_7011:fifo_ram.data_a[15]
q[0] <= altsyncram_7011:fifo_ram.q_b[0]
q[1] <= altsyncram_7011:fifo_ram.q_b[1]
q[2] <= altsyncram_7011:fifo_ram.q_b[2]
q[3] <= altsyncram_7011:fifo_ram.q_b[3]
q[4] <= altsyncram_7011:fifo_ram.q_b[4]
q[5] <= altsyncram_7011:fifo_ram.q_b[5]
q[6] <= altsyncram_7011:fifo_ram.q_b[6]
q[7] <= altsyncram_7011:fifo_ram.q_b[7]
q[8] <= altsyncram_7011:fifo_ram.q_b[8]
q[9] <= altsyncram_7011:fifo_ram.q_b[9]
q[10] <= altsyncram_7011:fifo_ram.q_b[10]
q[11] <= altsyncram_7011:fifo_ram.q_b[11]
q[12] <= altsyncram_7011:fifo_ram.q_b[12]
q[13] <= altsyncram_7011:fifo_ram.q_b[13]
q[14] <= altsyncram_7011:fifo_ram.q_b[14]
q[15] <= altsyncram_7011:fifo_ram.q_b[15]
q[16] <= altsyncram_7011:fifo_ram.q_b[16]
q[17] <= altsyncram_7011:fifo_ram.q_b[17]
q[18] <= altsyncram_7011:fifo_ram.q_b[18]
q[19] <= altsyncram_7011:fifo_ram.q_b[19]
q[20] <= altsyncram_7011:fifo_ram.q_b[20]
q[21] <= altsyncram_7011:fifo_ram.q_b[21]
q[22] <= altsyncram_7011:fifo_ram.q_b[22]
q[23] <= altsyncram_7011:fifo_ram.q_b[23]
q[24] <= altsyncram_7011:fifo_ram.q_b[24]
q[25] <= altsyncram_7011:fifo_ram.q_b[25]
q[26] <= altsyncram_7011:fifo_ram.q_b[26]
q[27] <= altsyncram_7011:fifo_ram.q_b[27]
q[28] <= altsyncram_7011:fifo_ram.q_b[28]
q[29] <= altsyncram_7011:fifo_ram.q_b[29]
q[30] <= altsyncram_7011:fifo_ram.q_b[30]
q[31] <= altsyncram_7011:fifo_ram.q_b[31]
rdclk => a_graycounter_rn6:rdptr_g1p.clock
rdclk => altsyncram_7011:fifo_ram.clock1
rdclk => alt_synch_pipe_h9l:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_m5c:wrptr_g1p.clock
wrclk => altsyncram_7011:fifo_ram.clock0
wrclk => dffpipe_1v8:ws_brp.clock
wrclk => dffpipe_909:ws_bwp.clock
wrclk => alt_synch_pipe_i9l:ws_dgrp.clock
wrclk => cntr_old:cntr_b.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|a_graycounter_rn6:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|a_graycounter_m5c:wrptr_g1p
clock => counter10a[8].CLK
clock => counter10a[7].CLK
clock => counter10a[6].CLK
clock => counter10a[5].CLK
clock => counter10a[4].CLK
clock => counter10a[3].CLK
clock => counter10a[2].CLK
clock => counter10a[1].CLK
clock => counter10a[0].CLK
clock => parity8.CLK
clock => sub_parity9a0.CLK
clock => sub_parity9a1.CLK
clock => sub_parity9a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter10a[8].DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|altsyncram_7011:fifo_ram
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a0.PORTBDATAOUT1
q_b[17] <= ram_block11a1.PORTBDATAOUT1
q_b[18] <= ram_block11a2.PORTBDATAOUT1
q_b[19] <= ram_block11a3.PORTBDATAOUT1
q_b[20] <= ram_block11a4.PORTBDATAOUT1
q_b[21] <= ram_block11a5.PORTBDATAOUT1
q_b[22] <= ram_block11a6.PORTBDATAOUT1
q_b[23] <= ram_block11a7.PORTBDATAOUT1
q_b[24] <= ram_block11a8.PORTBDATAOUT1
q_b[25] <= ram_block11a9.PORTBDATAOUT1
q_b[26] <= ram_block11a10.PORTBDATAOUT1
q_b[27] <= ram_block11a11.PORTBDATAOUT1
q_b[28] <= ram_block11a12.PORTBDATAOUT1
q_b[29] <= ram_block11a13.PORTBDATAOUT1
q_b[30] <= ram_block11a14.PORTBDATAOUT1
q_b[31] <= ram_block11a15.PORTBDATAOUT1
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp
clock => dffpipe_2v8:dffpipe12.clock
d[0] => dffpipe_2v8:dffpipe12.d[0]
d[1] => dffpipe_2v8:dffpipe12.d[1]
d[2] => dffpipe_2v8:dffpipe12.d[2]
d[3] => dffpipe_2v8:dffpipe12.d[3]
d[4] => dffpipe_2v8:dffpipe12.d[4]
d[5] => dffpipe_2v8:dffpipe12.d[5]
d[6] => dffpipe_2v8:dffpipe12.d[6]
d[7] => dffpipe_2v8:dffpipe12.d[7]
d[8] => dffpipe_2v8:dffpipe12.d[8]
q[0] <= dffpipe_2v8:dffpipe12.q[0]
q[1] <= dffpipe_2v8:dffpipe12.q[1]
q[2] <= dffpipe_2v8:dffpipe12.q[2]
q[3] <= dffpipe_2v8:dffpipe12.q[3]
q[4] <= dffpipe_2v8:dffpipe12.q[4]
q[5] <= dffpipe_2v8:dffpipe12.q[5]
q[6] <= dffpipe_2v8:dffpipe12.q[6]
q[7] <= dffpipe_2v8:dffpipe12.q[7]
q[8] <= dffpipe_2v8:dffpipe12.q[8]


|Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|dffpipe_1v8:ws_brp
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|dffpipe_909:ws_bwp
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe16a[9].DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp
clock => dffpipe_3v8:dffpipe17.clock
d[0] => dffpipe_3v8:dffpipe17.d[0]
d[1] => dffpipe_3v8:dffpipe17.d[1]
d[2] => dffpipe_3v8:dffpipe17.d[2]
d[3] => dffpipe_3v8:dffpipe17.d[3]
d[4] => dffpipe_3v8:dffpipe17.d[4]
d[5] => dffpipe_3v8:dffpipe17.d[5]
d[6] => dffpipe_3v8:dffpipe17.d[6]
d[7] => dffpipe_3v8:dffpipe17.d[7]
d[8] => dffpipe_3v8:dffpipe17.d[8]
q[0] <= dffpipe_3v8:dffpipe17.q[0]
q[1] <= dffpipe_3v8:dffpipe17.q[1]
q[2] <= dffpipe_3v8:dffpipe17.q[2]
q[3] <= dffpipe_3v8:dffpipe17.q[3]
q[4] <= dffpipe_3v8:dffpipe17.q[4]
q[5] <= dffpipe_3v8:dffpipe17.q[5]
q[6] <= dffpipe_3v8:dffpipe17.q[6]
q[7] <= dffpipe_3v8:dffpipe17.q[7]
q[8] <= dffpipe_3v8:dffpipe17.q[8]


|Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
d[8] => dffe18a[8].IN0
q[0] <= dffe19a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe19a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe19a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe19a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe19a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe19a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe19a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe19a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe19a[8].DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|cmpr_f66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|cmpr_f66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|cntr_old:cntr_b
clock => counter_reg_bit0.CLK
cnt_en => _.IN1
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit0.DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|VGA_SG:VGA
tc_hsblnk[0] => LessThan1.IN10
tc_hsblnk[1] => LessThan1.IN9
tc_hsblnk[2] => LessThan1.IN8
tc_hsblnk[3] => LessThan1.IN7
tc_hsblnk[4] => LessThan1.IN6
tc_hsblnk[5] => LessThan1.IN5
tc_hsblnk[6] => LessThan1.IN4
tc_hsblnk[7] => LessThan1.IN3
tc_hsblnk[8] => LessThan1.IN2
tc_hsblnk[9] => LessThan1.IN1
tc_hssync[0] => LessThan2.IN10
tc_hssync[1] => LessThan2.IN9
tc_hssync[2] => LessThan2.IN8
tc_hssync[3] => LessThan2.IN7
tc_hssync[4] => LessThan2.IN6
tc_hssync[5] => LessThan2.IN5
tc_hssync[6] => LessThan2.IN4
tc_hssync[7] => LessThan2.IN3
tc_hssync[8] => LessThan2.IN2
tc_hssync[9] => LessThan2.IN1
tc_hesync[0] => LessThan3.IN10
tc_hesync[1] => LessThan3.IN9
tc_hesync[2] => LessThan3.IN8
tc_hesync[3] => LessThan3.IN7
tc_hesync[4] => LessThan3.IN6
tc_hesync[5] => LessThan3.IN5
tc_hesync[6] => LessThan3.IN4
tc_hesync[7] => LessThan3.IN3
tc_hesync[8] => LessThan3.IN2
tc_hesync[9] => LessThan3.IN1
tc_heblnk[0] => LessThan0.IN10
tc_heblnk[0] => Equal0.IN9
tc_heblnk[1] => LessThan0.IN9
tc_heblnk[1] => Equal0.IN8
tc_heblnk[2] => LessThan0.IN8
tc_heblnk[2] => Equal0.IN7
tc_heblnk[3] => LessThan0.IN7
tc_heblnk[3] => Equal0.IN6
tc_heblnk[4] => LessThan0.IN6
tc_heblnk[4] => Equal0.IN5
tc_heblnk[5] => LessThan0.IN5
tc_heblnk[5] => Equal0.IN4
tc_heblnk[6] => LessThan0.IN4
tc_heblnk[6] => Equal0.IN3
tc_heblnk[7] => LessThan0.IN3
tc_heblnk[7] => Equal0.IN2
tc_heblnk[8] => LessThan0.IN2
tc_heblnk[8] => Equal0.IN1
tc_heblnk[9] => LessThan0.IN1
tc_heblnk[9] => Equal0.IN0
hcount[0] <= hcount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcount[1] <= hcount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcount[2] <= hcount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcount[3] <= hcount[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcount[4] <= hcount[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcount[5] <= hcount[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcount[6] <= hcount[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcount[7] <= hcount[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcount[8] <= hcount[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcount[9] <= hcount[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hsync <= hsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
hblnk <= hblnk~reg0.DB_MAX_OUTPUT_PORT_TYPE
tc_vsblnk[0] => LessThan5.IN10
tc_vsblnk[1] => LessThan5.IN9
tc_vsblnk[2] => LessThan5.IN8
tc_vsblnk[3] => LessThan5.IN7
tc_vsblnk[4] => LessThan5.IN6
tc_vsblnk[5] => LessThan5.IN5
tc_vsblnk[6] => LessThan5.IN4
tc_vsblnk[7] => LessThan5.IN3
tc_vsblnk[8] => LessThan5.IN2
tc_vsblnk[9] => LessThan5.IN1
tc_vssync[0] => LessThan6.IN10
tc_vssync[1] => LessThan6.IN9
tc_vssync[2] => LessThan6.IN8
tc_vssync[3] => LessThan6.IN7
tc_vssync[4] => LessThan6.IN6
tc_vssync[5] => LessThan6.IN5
tc_vssync[6] => LessThan6.IN4
tc_vssync[7] => LessThan6.IN3
tc_vssync[8] => LessThan6.IN2
tc_vssync[9] => LessThan6.IN1
tc_vesync[0] => LessThan7.IN10
tc_vesync[1] => LessThan7.IN9
tc_vesync[2] => LessThan7.IN8
tc_vesync[3] => LessThan7.IN7
tc_vesync[4] => LessThan7.IN6
tc_vesync[5] => LessThan7.IN5
tc_vesync[6] => LessThan7.IN4
tc_vesync[7] => LessThan7.IN3
tc_vesync[8] => LessThan7.IN2
tc_vesync[9] => LessThan7.IN1
tc_veblnk[0] => LessThan4.IN10
tc_veblnk[1] => LessThan4.IN9
tc_veblnk[2] => LessThan4.IN8
tc_veblnk[3] => LessThan4.IN7
tc_veblnk[4] => LessThan4.IN6
tc_veblnk[5] => LessThan4.IN5
tc_veblnk[6] => LessThan4.IN4
tc_veblnk[7] => LessThan4.IN3
tc_veblnk[8] => LessThan4.IN2
tc_veblnk[9] => LessThan4.IN1
vcount[0] <= vcount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcount[1] <= vcount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcount[2] <= vcount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcount[3] <= vcount[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcount[4] <= vcount[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcount[5] <= vcount[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcount[6] <= vcount[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcount[7] <= vcount[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcount[8] <= vcount[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcount[9] <= vcount[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync <= vsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vblnk <= vblnk~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => vsync~reg0.CLK
clk => vblnk~reg0.CLK
clk => vcount[0]~reg0.CLK
clk => vcount[1]~reg0.CLK
clk => vcount[2]~reg0.CLK
clk => vcount[3]~reg0.CLK
clk => vcount[4]~reg0.CLK
clk => vcount[5]~reg0.CLK
clk => vcount[6]~reg0.CLK
clk => vcount[7]~reg0.CLK
clk => vcount[8]~reg0.CLK
clk => vcount[9]~reg0.CLK
clk => hsync~reg0.CLK
clk => hblnk~reg0.CLK
clk => hcount[0]~reg0.CLK
clk => hcount[1]~reg0.CLK
clk => hcount[2]~reg0.CLK
clk => hcount[3]~reg0.CLK
clk => hcount[4]~reg0.CLK
clk => hcount[5]~reg0.CLK
clk => hcount[6]~reg0.CLK
clk => hcount[7]~reg0.CLK
clk => hcount[8]~reg0.CLK
clk => hcount[9]~reg0.CLK
ce => always1.IN1
ce => hsync~reg0.ENA
ce => hblnk~reg0.ENA
ce => hcount[0]~reg0.ENA
ce => hcount[1]~reg0.ENA
ce => hcount[2]~reg0.ENA
ce => hcount[3]~reg0.ENA
ce => hcount[4]~reg0.ENA
ce => hcount[5]~reg0.ENA
ce => hcount[6]~reg0.ENA
ce => hcount[7]~reg0.ENA
ce => hcount[8]~reg0.ENA
ce => hcount[9]~reg0.ENA


|Next186_SoC|system:sys_inst|VGA_DAC:dac
CE => comb.IN0
CE => always0.IN1
CE => egapal.OUTPUTSELECT
CE => store.OUTPUTSELECT
CE => index[1].ENA
CE => index[0].ENA
CE => mode.ENA
CE => index[2].ENA
CE => index[3].ENA
CE => index[4].ENA
CE => index[5].ENA
CE => index[6].ENA
CE => index[7].ENA
CE => index[8].ENA
CE => index[9].ENA
CE => mask[0].ENA
CE => mask[1].ENA
CE => mask[2].ENA
CE => mask[3].ENA
CE => mask[4].ENA
CE => mask[5].ENA
CE => mask[6].ENA
CE => mask[7].ENA
CE => attrib[0].ENA
CE => attrib[1].ENA
CE => attrib[2].ENA
CE => attrib[3].ENA
CE => attrib[4].ENA
CE => attrib[5].ENA
CE => attrib[6].ENA
CE => attrib[7].ENA
CE => a0index[0].ENA
CE => a0index[1].ENA
CE => a0index[2].ENA
CE => a0index[3].ENA
CE => a0index[4].ENA
CE => vgatext~reg0.ENA
CE => vgaflash~reg0.ENA
CE => half~reg0.ENA
CE => ppm~reg0.ENA
CE => vga13~reg0.ENA
CE => p54s.ENA
CE => hrzpan[0]~reg0.ENA
CE => hrzpan[1]~reg0.ENA
CE => hrzpan[2]~reg0.ENA
CE => hrzpan[3]~reg0.ENA
CE => colsel[0].ENA
CE => colsel[1].ENA
CE => colsel[2].ENA
CE => colsel[3].ENA
WR => comb.IN1
WR => always0.IN1
WR => egapal.OUTPUTSELECT
WR => colsel.OUTPUTSELECT
WR => colsel.OUTPUTSELECT
WR => colsel.OUTPUTSELECT
WR => colsel.OUTPUTSELECT
WR => hrzpan.OUTPUTSELECT
WR => hrzpan.OUTPUTSELECT
WR => hrzpan.OUTPUTSELECT
WR => hrzpan.OUTPUTSELECT
WR => p54s.OUTPUTSELECT
WR => vga13.OUTPUTSELECT
WR => ppm.OUTPUTSELECT
WR => half.OUTPUTSELECT
WR => vgaflash.OUTPUTSELECT
WR => vgatext.OUTPUTSELECT
WR => store.OUTPUTSELECT
WR => a0index.OUTPUTSELECT
WR => a0index.OUTPUTSELECT
WR => a0index.OUTPUTSELECT
WR => a0index.OUTPUTSELECT
WR => a0index.OUTPUTSELECT
WR => attrib.OUTPUTSELECT
WR => attrib.OUTPUTSELECT
WR => attrib.OUTPUTSELECT
WR => attrib.OUTPUTSELECT
WR => attrib.OUTPUTSELECT
WR => attrib.OUTPUTSELECT
WR => attrib.OUTPUTSELECT
WR => attrib.OUTPUTSELECT
WR => always0.IN1
WR => index.OUTPUTSELECT
WR => index.OUTPUTSELECT
WR => index.OUTPUTSELECT
WR => index.OUTPUTSELECT
WR => index.OUTPUTSELECT
WR => index.OUTPUTSELECT
WR => index.OUTPUTSELECT
WR => index.OUTPUTSELECT
WR => index.OUTPUTSELECT
WR => index.OUTPUTSELECT
addr[0] => Equal0.IN31
addr[0] => Equal1.IN2
addr[0] => Equal2.IN31
addr[0] => Equal3.IN1
addr[0] => Equal4.IN31
addr[1] => Equal0.IN1
addr[1] => Equal1.IN1
addr[1] => Equal2.IN30
addr[1] => Equal3.IN31
addr[1] => Equal4.IN30
addr[2] => Equal0.IN0
addr[2] => Equal1.IN0
addr[2] => Equal2.IN29
addr[2] => Equal3.IN30
addr[2] => Equal4.IN29
addr[3] => Equal0.IN30
addr[3] => Equal1.IN31
addr[3] => Equal2.IN0
addr[3] => Equal3.IN0
addr[3] => Equal4.IN28
din[0] => DAC_SRAM:vga_dac.data_a[0]
din[0] => colsel.DATAB
din[0] => hrzpan.DATAB
din[0] => a0index.DATAA
din[0] => mask.DATAB
din[0] => index.DATAB
din[0] => egapal.data_a[0].DATAIN
din[0] => store.data_a[0].DATAIN
din[0] => vgatext.DATAB
din[0] => egapal.DATAIN
din[0] => store.DATAIN
din[0] => store.RADDR
din[1] => DAC_SRAM:vga_dac.data_a[1]
din[1] => colsel.DATAB
din[1] => hrzpan.DATAB
din[1] => a0index.DATAA
din[1] => mask.DATAB
din[1] => index.DATAB
din[1] => egapal.data_a[1].DATAIN
din[1] => store.data_a[1].DATAIN
din[1] => egapal.DATAIN1
din[1] => store.DATAIN1
din[1] => store.RADDR1
din[2] => DAC_SRAM:vga_dac.data_a[2]
din[2] => colsel.DATAB
din[2] => hrzpan.DATAB
din[2] => a0index.DATAA
din[2] => mask.DATAB
din[2] => index.DATAB
din[2] => egapal.data_a[2].DATAIN
din[2] => store.data_a[2].DATAIN
din[2] => egapal.DATAIN2
din[2] => store.DATAIN2
din[2] => store.RADDR2
din[3] => DAC_SRAM:vga_dac.data_a[3]
din[3] => colsel.DATAB
din[3] => hrzpan.DATAB
din[3] => vgaflash.DATAB
din[3] => a0index.DATAA
din[3] => mask.DATAB
din[3] => index.DATAB
din[3] => egapal.data_a[3].DATAIN
din[3] => store.data_a[3].DATAIN
din[3] => egapal.DATAIN3
din[3] => store.DATAIN3
din[3] => store.RADDR3
din[4] => DAC_SRAM:vga_dac.data_a[4]
din[4] => half.DATAB
din[4] => a0index.DATAA
din[4] => mask.DATAB
din[4] => index.DATAB
din[4] => egapal.data_a[4].DATAIN
din[4] => store.data_a[4].DATAIN
din[4] => egapal.DATAIN4
din[4] => store.DATAIN4
din[4] => store.RADDR4
din[5] => DAC_SRAM:vga_dac.data_a[5]
din[5] => ppm.DATAB
din[5] => mask.DATAB
din[5] => index.DATAB
din[5] => egapal.data_a[5].DATAIN
din[5] => store.data_a[5].DATAIN
din[5] => egapal.DATAIN5
din[5] => store.DATAIN5
din[6] => DAC_SRAM:vga_dac.data_a[6]
din[6] => vga13.DATAB
din[6] => mask.DATAB
din[6] => index.DATAB
din[6] => store.data_a[6].DATAIN
din[6] => store.DATAIN6
din[7] => DAC_SRAM:vga_dac.data_a[7]
din[7] => p54s.DATAB
din[7] => mask.DATAB
din[7] => index.DATAB
din[7] => store.data_a[7].DATAIN
din[7] => store.DATAIN7
dout[0] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout.DB_MAX_OUTPUT_PORT_TYPE
CLK => DAC_SRAM:vga_dac.clock_a
CLK => egapal.we_a.CLK
CLK => egapal.waddr_a[3].CLK
CLK => egapal.waddr_a[2].CLK
CLK => egapal.waddr_a[1].CLK
CLK => egapal.waddr_a[0].CLK
CLK => egapal.data_a[5].CLK
CLK => egapal.data_a[4].CLK
CLK => egapal.data_a[3].CLK
CLK => egapal.data_a[2].CLK
CLK => egapal.data_a[1].CLK
CLK => egapal.data_a[0].CLK
CLK => store.we_a.CLK
CLK => store.waddr_a[4].CLK
CLK => store.waddr_a[3].CLK
CLK => store.waddr_a[2].CLK
CLK => store.waddr_a[1].CLK
CLK => store.waddr_a[0].CLK
CLK => store.data_a[7].CLK
CLK => store.data_a[6].CLK
CLK => store.data_a[5].CLK
CLK => store.data_a[4].CLK
CLK => store.data_a[3].CLK
CLK => store.data_a[2].CLK
CLK => store.data_a[1].CLK
CLK => store.data_a[0].CLK
CLK => mode.CLK
CLK => index[0].CLK
CLK => index[1].CLK
CLK => index[2].CLK
CLK => index[3].CLK
CLK => index[4].CLK
CLK => index[5].CLK
CLK => index[6].CLK
CLK => index[7].CLK
CLK => index[8].CLK
CLK => index[9].CLK
CLK => mask[0].CLK
CLK => mask[1].CLK
CLK => mask[2].CLK
CLK => mask[3].CLK
CLK => mask[4].CLK
CLK => mask[5].CLK
CLK => mask[6].CLK
CLK => mask[7].CLK
CLK => attrib[0].CLK
CLK => attrib[1].CLK
CLK => attrib[2].CLK
CLK => attrib[3].CLK
CLK => attrib[4].CLK
CLK => attrib[5].CLK
CLK => attrib[6].CLK
CLK => attrib[7].CLK
CLK => a0index[0].CLK
CLK => a0index[1].CLK
CLK => a0index[2].CLK
CLK => a0index[3].CLK
CLK => a0index[4].CLK
CLK => vgatext~reg0.CLK
CLK => vgaflash~reg0.CLK
CLK => half~reg0.CLK
CLK => ppm~reg0.CLK
CLK => vga13~reg0.CLK
CLK => p54s.CLK
CLK => hrzpan[0]~reg0.CLK
CLK => hrzpan[1]~reg0.CLK
CLK => hrzpan[2]~reg0.CLK
CLK => hrzpan[3]~reg0.CLK
CLK => colsel[0].CLK
CLK => colsel[1].CLK
CLK => colsel[2].CLK
CLK => colsel[3].CLK
CLK => a0data.CLK
CLK => egapal.CLK0
CLK => store.CLK0
VGA_CLK => DAC_SRAM:vga_dac.clock_b
vga_addr[0] => comb.IN1
vga_addr[1] => comb.IN1
vga_addr[2] => comb.IN1
vga_addr[3] => comb.IN1
vga_addr[4] => comb.IN1
vga_addr[5] => comb.IN1
vga_addr[6] => comb.IN1
vga_addr[7] => comb.IN1
setindex => a0data.OUTPUTSELECT
color[0] <= DAC_SRAM:vga_dac.q_b[0]
color[1] <= DAC_SRAM:vga_dac.q_b[1]
color[2] <= DAC_SRAM:vga_dac.q_b[2]
color[3] <= DAC_SRAM:vga_dac.q_b[3]
color[4] <= DAC_SRAM:vga_dac.q_b[4]
color[5] <= DAC_SRAM:vga_dac.q_b[5]
color[6] <= DAC_SRAM:vga_dac.q_b[8]
color[7] <= DAC_SRAM:vga_dac.q_b[9]
color[8] <= DAC_SRAM:vga_dac.q_b[10]
color[9] <= DAC_SRAM:vga_dac.q_b[11]
color[10] <= DAC_SRAM:vga_dac.q_b[12]
color[11] <= DAC_SRAM:vga_dac.q_b[13]
color[12] <= DAC_SRAM:vga_dac.q_b[16]
color[13] <= DAC_SRAM:vga_dac.q_b[17]
color[14] <= DAC_SRAM:vga_dac.q_b[18]
color[15] <= DAC_SRAM:vga_dac.q_b[19]
color[16] <= DAC_SRAM:vga_dac.q_b[20]
color[17] <= DAC_SRAM:vga_dac.q_b[21]
vgatext <= vgatext~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga13 <= vga13~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgaflash <= vgaflash~reg0.DB_MAX_OUTPUT_PORT_TYPE
half <= half~reg0.DB_MAX_OUTPUT_PORT_TYPE
hrzpan[0] <= hrzpan[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hrzpan[1] <= hrzpan[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hrzpan[2] <= hrzpan[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hrzpan[3] <= hrzpan[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppm <= ppm~reg0.DB_MAX_OUTPUT_PORT_TYPE
ega_attr[0] => egapal.RADDR
ega_attr[1] => egapal.RADDR1
ega_attr[2] => egapal.RADDR2
ega_attr[3] => egapal.RADDR3
ega_pal_index[0] <= egapal.DATAOUT
ega_pal_index[1] <= egapal.DATAOUT1
ega_pal_index[2] <= egapal.DATAOUT2
ega_pal_index[3] <= egapal.DATAOUT3
ega_pal_index[4] <= ega_pal_index.DB_MAX_OUTPUT_PORT_TYPE
ega_pal_index[5] <= ega_pal_index.DB_MAX_OUTPUT_PORT_TYPE
ega_pal_index[6] <= colsel[2].DB_MAX_OUTPUT_PORT_TYPE
ega_pal_index[7] <= colsel[3].DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
clock_a => clock_a.IN1
clock_b => clock_b.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|Next186_SoC|system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component
wren_a => altsyncram_ltd2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_ltd2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ltd2:auto_generated.data_a[0]
data_a[1] => altsyncram_ltd2:auto_generated.data_a[1]
data_a[2] => altsyncram_ltd2:auto_generated.data_a[2]
data_a[3] => altsyncram_ltd2:auto_generated.data_a[3]
data_a[4] => altsyncram_ltd2:auto_generated.data_a[4]
data_a[5] => altsyncram_ltd2:auto_generated.data_a[5]
data_a[6] => altsyncram_ltd2:auto_generated.data_a[6]
data_a[7] => altsyncram_ltd2:auto_generated.data_a[7]
data_b[0] => altsyncram_ltd2:auto_generated.data_b[0]
data_b[1] => altsyncram_ltd2:auto_generated.data_b[1]
data_b[2] => altsyncram_ltd2:auto_generated.data_b[2]
data_b[3] => altsyncram_ltd2:auto_generated.data_b[3]
data_b[4] => altsyncram_ltd2:auto_generated.data_b[4]
data_b[5] => altsyncram_ltd2:auto_generated.data_b[5]
data_b[6] => altsyncram_ltd2:auto_generated.data_b[6]
data_b[7] => altsyncram_ltd2:auto_generated.data_b[7]
data_b[8] => altsyncram_ltd2:auto_generated.data_b[8]
data_b[9] => altsyncram_ltd2:auto_generated.data_b[9]
data_b[10] => altsyncram_ltd2:auto_generated.data_b[10]
data_b[11] => altsyncram_ltd2:auto_generated.data_b[11]
data_b[12] => altsyncram_ltd2:auto_generated.data_b[12]
data_b[13] => altsyncram_ltd2:auto_generated.data_b[13]
data_b[14] => altsyncram_ltd2:auto_generated.data_b[14]
data_b[15] => altsyncram_ltd2:auto_generated.data_b[15]
data_b[16] => altsyncram_ltd2:auto_generated.data_b[16]
data_b[17] => altsyncram_ltd2:auto_generated.data_b[17]
data_b[18] => altsyncram_ltd2:auto_generated.data_b[18]
data_b[19] => altsyncram_ltd2:auto_generated.data_b[19]
data_b[20] => altsyncram_ltd2:auto_generated.data_b[20]
data_b[21] => altsyncram_ltd2:auto_generated.data_b[21]
data_b[22] => altsyncram_ltd2:auto_generated.data_b[22]
data_b[23] => altsyncram_ltd2:auto_generated.data_b[23]
data_b[24] => altsyncram_ltd2:auto_generated.data_b[24]
data_b[25] => altsyncram_ltd2:auto_generated.data_b[25]
data_b[26] => altsyncram_ltd2:auto_generated.data_b[26]
data_b[27] => altsyncram_ltd2:auto_generated.data_b[27]
data_b[28] => altsyncram_ltd2:auto_generated.data_b[28]
data_b[29] => altsyncram_ltd2:auto_generated.data_b[29]
data_b[30] => altsyncram_ltd2:auto_generated.data_b[30]
data_b[31] => altsyncram_ltd2:auto_generated.data_b[31]
address_a[0] => altsyncram_ltd2:auto_generated.address_a[0]
address_a[1] => altsyncram_ltd2:auto_generated.address_a[1]
address_a[2] => altsyncram_ltd2:auto_generated.address_a[2]
address_a[3] => altsyncram_ltd2:auto_generated.address_a[3]
address_a[4] => altsyncram_ltd2:auto_generated.address_a[4]
address_a[5] => altsyncram_ltd2:auto_generated.address_a[5]
address_a[6] => altsyncram_ltd2:auto_generated.address_a[6]
address_a[7] => altsyncram_ltd2:auto_generated.address_a[7]
address_a[8] => altsyncram_ltd2:auto_generated.address_a[8]
address_a[9] => altsyncram_ltd2:auto_generated.address_a[9]
address_b[0] => altsyncram_ltd2:auto_generated.address_b[0]
address_b[1] => altsyncram_ltd2:auto_generated.address_b[1]
address_b[2] => altsyncram_ltd2:auto_generated.address_b[2]
address_b[3] => altsyncram_ltd2:auto_generated.address_b[3]
address_b[4] => altsyncram_ltd2:auto_generated.address_b[4]
address_b[5] => altsyncram_ltd2:auto_generated.address_b[5]
address_b[6] => altsyncram_ltd2:auto_generated.address_b[6]
address_b[7] => altsyncram_ltd2:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ltd2:auto_generated.clock0
clock1 => altsyncram_ltd2:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ltd2:auto_generated.q_a[0]
q_a[1] <= altsyncram_ltd2:auto_generated.q_a[1]
q_a[2] <= altsyncram_ltd2:auto_generated.q_a[2]
q_a[3] <= altsyncram_ltd2:auto_generated.q_a[3]
q_a[4] <= altsyncram_ltd2:auto_generated.q_a[4]
q_a[5] <= altsyncram_ltd2:auto_generated.q_a[5]
q_a[6] <= altsyncram_ltd2:auto_generated.q_a[6]
q_a[7] <= altsyncram_ltd2:auto_generated.q_a[7]
q_b[0] <= altsyncram_ltd2:auto_generated.q_b[0]
q_b[1] <= altsyncram_ltd2:auto_generated.q_b[1]
q_b[2] <= altsyncram_ltd2:auto_generated.q_b[2]
q_b[3] <= altsyncram_ltd2:auto_generated.q_b[3]
q_b[4] <= altsyncram_ltd2:auto_generated.q_b[4]
q_b[5] <= altsyncram_ltd2:auto_generated.q_b[5]
q_b[6] <= altsyncram_ltd2:auto_generated.q_b[6]
q_b[7] <= altsyncram_ltd2:auto_generated.q_b[7]
q_b[8] <= altsyncram_ltd2:auto_generated.q_b[8]
q_b[9] <= altsyncram_ltd2:auto_generated.q_b[9]
q_b[10] <= altsyncram_ltd2:auto_generated.q_b[10]
q_b[11] <= altsyncram_ltd2:auto_generated.q_b[11]
q_b[12] <= altsyncram_ltd2:auto_generated.q_b[12]
q_b[13] <= altsyncram_ltd2:auto_generated.q_b[13]
q_b[14] <= altsyncram_ltd2:auto_generated.q_b[14]
q_b[15] <= altsyncram_ltd2:auto_generated.q_b[15]
q_b[16] <= altsyncram_ltd2:auto_generated.q_b[16]
q_b[17] <= altsyncram_ltd2:auto_generated.q_b[17]
q_b[18] <= altsyncram_ltd2:auto_generated.q_b[18]
q_b[19] <= altsyncram_ltd2:auto_generated.q_b[19]
q_b[20] <= altsyncram_ltd2:auto_generated.q_b[20]
q_b[21] <= altsyncram_ltd2:auto_generated.q_b[21]
q_b[22] <= altsyncram_ltd2:auto_generated.q_b[22]
q_b[23] <= altsyncram_ltd2:auto_generated.q_b[23]
q_b[24] <= altsyncram_ltd2:auto_generated.q_b[24]
q_b[25] <= altsyncram_ltd2:auto_generated.q_b[25]
q_b[26] <= altsyncram_ltd2:auto_generated.q_b[26]
q_b[27] <= altsyncram_ltd2:auto_generated.q_b[27]
q_b[28] <= altsyncram_ltd2:auto_generated.q_b[28]
q_b[29] <= altsyncram_ltd2:auto_generated.q_b[29]
q_b[30] <= altsyncram_ltd2:auto_generated.q_b[30]
q_b[31] <= altsyncram_ltd2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Next186_SoC|system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component|altsyncram_ltd2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a0.PORTBDATAIN1
data_b[9] => ram_block1a1.PORTBDATAIN1
data_b[10] => ram_block1a2.PORTBDATAIN1
data_b[11] => ram_block1a3.PORTBDATAIN1
data_b[12] => ram_block1a4.PORTBDATAIN1
data_b[13] => ram_block1a5.PORTBDATAIN1
data_b[14] => ram_block1a6.PORTBDATAIN1
data_b[15] => ram_block1a7.PORTBDATAIN1
data_b[16] => ram_block1a0.PORTBDATAIN2
data_b[17] => ram_block1a1.PORTBDATAIN2
data_b[18] => ram_block1a2.PORTBDATAIN2
data_b[19] => ram_block1a3.PORTBDATAIN2
data_b[20] => ram_block1a4.PORTBDATAIN2
data_b[21] => ram_block1a5.PORTBDATAIN2
data_b[22] => ram_block1a6.PORTBDATAIN2
data_b[23] => ram_block1a7.PORTBDATAIN2
data_b[24] => ram_block1a0.PORTBDATAIN3
data_b[25] => ram_block1a1.PORTBDATAIN3
data_b[26] => ram_block1a2.PORTBDATAIN3
data_b[27] => ram_block1a3.PORTBDATAIN3
data_b[28] => ram_block1a4.PORTBDATAIN3
data_b[29] => ram_block1a5.PORTBDATAIN3
data_b[30] => ram_block1a6.PORTBDATAIN3
data_b[31] => ram_block1a7.PORTBDATAIN3
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a0.PORTBDATAOUT1
q_b[9] <= ram_block1a1.PORTBDATAOUT1
q_b[10] <= ram_block1a2.PORTBDATAOUT1
q_b[11] <= ram_block1a3.PORTBDATAOUT1
q_b[12] <= ram_block1a4.PORTBDATAOUT1
q_b[13] <= ram_block1a5.PORTBDATAOUT1
q_b[14] <= ram_block1a6.PORTBDATAOUT1
q_b[15] <= ram_block1a7.PORTBDATAOUT1
q_b[16] <= ram_block1a0.PORTBDATAOUT2
q_b[17] <= ram_block1a1.PORTBDATAOUT2
q_b[18] <= ram_block1a2.PORTBDATAOUT2
q_b[19] <= ram_block1a3.PORTBDATAOUT2
q_b[20] <= ram_block1a4.PORTBDATAOUT2
q_b[21] <= ram_block1a5.PORTBDATAOUT2
q_b[22] <= ram_block1a6.PORTBDATAOUT2
q_b[23] <= ram_block1a7.PORTBDATAOUT2
q_b[24] <= ram_block1a0.PORTBDATAOUT3
q_b[25] <= ram_block1a1.PORTBDATAOUT3
q_b[26] <= ram_block1a2.PORTBDATAOUT3
q_b[27] <= ram_block1a3.PORTBDATAOUT3
q_b[28] <= ram_block1a4.PORTBDATAOUT3
q_b[29] <= ram_block1a5.PORTBDATAOUT3
q_b[30] <= ram_block1a6.PORTBDATAOUT3
q_b[31] <= ram_block1a7.PORTBDATAOUT3
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE


|Next186_SoC|system:sys_inst|VGA_CRT:crt
CE => always0.IN0
WR => always0.IN1
WORD => always0.IN0
din[0] => index[0].DATAA
din[0] => data[0].DATAB
din[0] => idx_buf.DATAB
din[1] => index[1].DATAA
din[1] => data[1].DATAB
din[1] => idx_buf.DATAB
din[2] => index[2].DATAA
din[2] => data[2].DATAB
din[2] => idx_buf.DATAB
din[3] => index[3].DATAA
din[3] => data[3].DATAB
din[3] => idx_buf.DATAB
din[4] => index[4].DATAA
din[4] => data[4].DATAB
din[4] => idx_buf.DATAB
din[5] => data[5].DATAB
din[6] => data[6].DATAB
din[7] => data[7].DATAB
din[8] => data[0].DATAA
din[9] => data[1].DATAA
din[10] => data[2].DATAA
din[11] => data[3].DATAA
din[12] => data[4].DATAA
din[13] => data[5].DATAA
din[14] => data[6].DATAA
din[15] => data[7].DATAA
addr => index[4].OUTPUTSELECT
addr => index[3].OUTPUTSELECT
addr => index[2].OUTPUTSELECT
addr => index[1].OUTPUTSELECT
addr => index[0].OUTPUTSELECT
addr => data[7].OUTPUTSELECT
addr => data[6].OUTPUTSELECT
addr => data[5].OUTPUTSELECT
addr => data[4].OUTPUTSELECT
addr => data[3].OUTPUTSELECT
addr => data[2].OUTPUTSELECT
addr => data[1].OUTPUTSELECT
addr => data[0].OUTPUTSELECT
addr => dout.OUTPUTSELECT
addr => dout.OUTPUTSELECT
addr => dout.OUTPUTSELECT
addr => dout.OUTPUTSELECT
addr => dout.OUTPUTSELECT
addr => dout.OUTPUTSELECT
addr => dout.OUTPUTSELECT
addr => dout.OUTPUTSELECT
addr => always0.IN1
addr => idx_buf.OUTPUTSELECT
addr => idx_buf.OUTPUTSELECT
addr => idx_buf.OUTPUTSELECT
addr => idx_buf.OUTPUTSELECT
addr => idx_buf.OUTPUTSELECT
dout[0] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout.DB_MAX_OUTPUT_PORT_TYPE
CLK => store.we_a.CLK
CLK => store.waddr_a[4].CLK
CLK => store.waddr_a[3].CLK
CLK => store.waddr_a[2].CLK
CLK => store.waddr_a[1].CLK
CLK => store.waddr_a[0].CLK
CLK => store.data_a[7].CLK
CLK => store.data_a[6].CLK
CLK => store.data_a[5].CLK
CLK => store.data_a[4].CLK
CLK => store.data_a[3].CLK
CLK => store.data_a[2].CLK
CLK => store.data_a[1].CLK
CLK => store.data_a[0].CLK
CLK => dout1[0].CLK
CLK => dout1[1].CLK
CLK => dout1[2].CLK
CLK => dout1[3].CLK
CLK => dout1[4].CLK
CLK => dout1[5].CLK
CLK => dout1[6].CLK
CLK => dout1[7].CLK
CLK => repln~reg0.CLK
CLK => cursorstart[0]~reg0.CLK
CLK => cursorstart[1]~reg0.CLK
CLK => cursorstart[2]~reg0.CLK
CLK => cursorstart[3]~reg0.CLK
CLK => cursorstart[4]~reg0.CLK
CLK => oncursor~reg0.CLK
CLK => cursorend[0]~reg0.CLK
CLK => cursorend[1]~reg0.CLK
CLK => cursorend[2]~reg0.CLK
CLK => cursorend[3]~reg0.CLK
CLK => cursorend[4]~reg0.CLK
CLK => scraddr[0]~reg0.CLK
CLK => scraddr[1]~reg0.CLK
CLK => scraddr[2]~reg0.CLK
CLK => scraddr[3]~reg0.CLK
CLK => scraddr[4]~reg0.CLK
CLK => scraddr[5]~reg0.CLK
CLK => scraddr[6]~reg0.CLK
CLK => scraddr[7]~reg0.CLK
CLK => scraddr[8]~reg0.CLK
CLK => scraddr[9]~reg0.CLK
CLK => scraddr[10]~reg0.CLK
CLK => scraddr[11]~reg0.CLK
CLK => scraddr[12]~reg0.CLK
CLK => scraddr[13]~reg0.CLK
CLK => scraddr[14]~reg0.CLK
CLK => scraddr[15]~reg0.CLK
CLK => cursorpos[0]~reg0.CLK
CLK => cursorpos[1]~reg0.CLK
CLK => cursorpos[2]~reg0.CLK
CLK => cursorpos[3]~reg0.CLK
CLK => cursorpos[4]~reg0.CLK
CLK => cursorpos[5]~reg0.CLK
CLK => cursorpos[6]~reg0.CLK
CLK => cursorpos[7]~reg0.CLK
CLK => cursorpos[8]~reg0.CLK
CLK => cursorpos[9]~reg0.CLK
CLK => cursorpos[10]~reg0.CLK
CLK => cursorpos[11]~reg0.CLK
CLK => vde[0]~reg0.CLK
CLK => vde[1]~reg0.CLK
CLK => vde[2]~reg0.CLK
CLK => vde[3]~reg0.CLK
CLK => vde[4]~reg0.CLK
CLK => vde[5]~reg0.CLK
CLK => vde[6]~reg0.CLK
CLK => vde[7]~reg0.CLK
CLK => vde[8]~reg0.CLK
CLK => vde[9]~reg0.CLK
CLK => offset[0]~reg0.CLK
CLK => offset[1]~reg0.CLK
CLK => offset[2]~reg0.CLK
CLK => offset[3]~reg0.CLK
CLK => offset[4]~reg0.CLK
CLK => offset[5]~reg0.CLK
CLK => offset[6]~reg0.CLK
CLK => offset[7]~reg0.CLK
CLK => lcr[0]~reg0.CLK
CLK => lcr[1]~reg0.CLK
CLK => lcr[2]~reg0.CLK
CLK => lcr[3]~reg0.CLK
CLK => lcr[4]~reg0.CLK
CLK => lcr[5]~reg0.CLK
CLK => lcr[6]~reg0.CLK
CLK => lcr[7]~reg0.CLK
CLK => lcr[8]~reg0.CLK
CLK => lcr[9]~reg0.CLK
CLK => idx_buf[0].CLK
CLK => idx_buf[1].CLK
CLK => idx_buf[2].CLK
CLK => idx_buf[3].CLK
CLK => idx_buf[4].CLK
CLK => store.CLK0
oncursor <= oncursor~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorstart[0] <= cursorstart[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorstart[1] <= cursorstart[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorstart[2] <= cursorstart[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorstart[3] <= cursorstart[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorstart[4] <= cursorstart[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorend[0] <= cursorend[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorend[1] <= cursorend[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorend[2] <= cursorend[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorend[3] <= cursorend[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorend[4] <= cursorend[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorpos[0] <= cursorpos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorpos[1] <= cursorpos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorpos[2] <= cursorpos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorpos[3] <= cursorpos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorpos[4] <= cursorpos[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorpos[5] <= cursorpos[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorpos[6] <= cursorpos[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorpos[7] <= cursorpos[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorpos[8] <= cursorpos[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorpos[9] <= cursorpos[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorpos[10] <= cursorpos[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorpos[11] <= cursorpos[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scraddr[0] <= scraddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scraddr[1] <= scraddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scraddr[2] <= scraddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scraddr[3] <= scraddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scraddr[4] <= scraddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scraddr[5] <= scraddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scraddr[6] <= scraddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scraddr[7] <= scraddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scraddr[8] <= scraddr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scraddr[9] <= scraddr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scraddr[10] <= scraddr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scraddr[11] <= scraddr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scraddr[12] <= scraddr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scraddr[13] <= scraddr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scraddr[14] <= scraddr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scraddr[15] <= scraddr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[0] <= offset[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[1] <= offset[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[2] <= offset[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[3] <= offset[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[4] <= offset[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[5] <= offset[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[6] <= offset[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[7] <= offset[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcr[0] <= lcr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcr[1] <= lcr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcr[2] <= lcr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcr[3] <= lcr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcr[4] <= lcr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcr[5] <= lcr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcr[6] <= lcr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcr[7] <= lcr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcr[8] <= lcr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcr[9] <= lcr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
repln <= repln~reg0.DB_MAX_OUTPUT_PORT_TYPE
vde[0] <= vde[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vde[1] <= vde[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vde[2] <= vde[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vde[3] <= vde[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vde[4] <= vde[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vde[5] <= vde[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vde[6] <= vde[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vde[7] <= vde[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vde[8] <= vde[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vde[9] <= vde[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|VGA_SC:sc
CE => always0.IN0
WR => always0.IN1
WORD => always0.IN0
din[0] => index[0].DATAA
din[0] => data[0].DATAB
din[0] => idx_buf.DATAB
din[1] => index[1].DATAA
din[1] => data[1].DATAB
din[1] => idx_buf.DATAB
din[2] => index[2].DATAA
din[2] => data[2].DATAB
din[2] => idx_buf.DATAB
din[3] => data[3].DATAB
din[4] => ~NO_FANOUT~
din[5] => ~NO_FANOUT~
din[6] => ~NO_FANOUT~
din[7] => ~NO_FANOUT~
din[8] => data[0].DATAA
din[9] => data[1].DATAA
din[10] => data[2].DATAA
din[11] => data[3].DATAA
din[12] => ~NO_FANOUT~
din[13] => ~NO_FANOUT~
din[14] => ~NO_FANOUT~
din[15] => ~NO_FANOUT~
dout[0] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout.DB_MAX_OUTPUT_PORT_TYPE
addr => index[2].OUTPUTSELECT
addr => index[1].OUTPUTSELECT
addr => index[0].OUTPUTSELECT
addr => data[3].OUTPUTSELECT
addr => data[2].OUTPUTSELECT
addr => data[1].OUTPUTSELECT
addr => data[0].OUTPUTSELECT
addr => dout.OUTPUTSELECT
addr => dout.OUTPUTSELECT
addr => dout.OUTPUTSELECT
addr => dout.OUTPUTSELECT
addr => dout.OUTPUTSELECT
addr => dout.OUTPUTSELECT
addr => dout.OUTPUTSELECT
addr => dout.OUTPUTSELECT
addr => always0.IN1
addr => idx_buf.OUTPUTSELECT
addr => idx_buf.OUTPUTSELECT
addr => idx_buf.OUTPUTSELECT
CLK => dout1[0].CLK
CLK => dout1[1].CLK
CLK => dout1[2].CLK
CLK => dout1[3].CLK
CLK => dout1[4].CLK
CLK => dout1[5].CLK
CLK => dout1[6].CLK
CLK => dout1[7].CLK
CLK => planarreq~reg0.CLK
CLK => wplane[0]~reg0.CLK
CLK => wplane[1]~reg0.CLK
CLK => wplane[2]~reg0.CLK
CLK => wplane[3]~reg0.CLK
CLK => idx_buf[0].CLK
CLK => idx_buf[1].CLK
CLK => idx_buf[2].CLK
planarreq <= planarreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
wplane[0] <= wplane[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wplane[1] <= wplane[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wplane[2] <= wplane[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wplane[3] <= wplane[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|VGA_GC:gc
CE => always0.IN0
WR => always0.IN1
WORD => always0.IN0
din[0] => index[0].DATAA
din[0] => data[0].DATAB
din[0] => idx_buf.DATAB
din[1] => index[1].DATAA
din[1] => data[1].DATAB
din[1] => idx_buf.DATAB
din[2] => index[2].DATAA
din[2] => data[2].DATAB
din[2] => idx_buf.DATAB
din[3] => index[3].DATAA
din[3] => data[3].DATAB
din[3] => idx_buf.DATAB
din[4] => data[4].DATAB
din[5] => data[5].DATAB
din[6] => data[6].DATAB
din[7] => data[7].DATAB
din[8] => data[0].DATAA
din[9] => data[1].DATAA
din[10] => data[2].DATAA
din[11] => data[3].DATAA
din[12] => data[4].DATAA
din[13] => data[5].DATAA
din[14] => data[6].DATAA
din[15] => data[7].DATAA
dout[0] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout.DB_MAX_OUTPUT_PORT_TYPE
addr => index[3].OUTPUTSELECT
addr => index[2].OUTPUTSELECT
addr => index[1].OUTPUTSELECT
addr => index[0].OUTPUTSELECT
addr => data[7].OUTPUTSELECT
addr => data[6].OUTPUTSELECT
addr => data[5].OUTPUTSELECT
addr => data[4].OUTPUTSELECT
addr => data[3].OUTPUTSELECT
addr => data[2].OUTPUTSELECT
addr => data[1].OUTPUTSELECT
addr => data[0].OUTPUTSELECT
addr => dout.OUTPUTSELECT
addr => dout.OUTPUTSELECT
addr => dout.OUTPUTSELECT
addr => dout.OUTPUTSELECT
addr => dout.OUTPUTSELECT
addr => dout.OUTPUTSELECT
addr => dout.OUTPUTSELECT
addr => dout.OUTPUTSELECT
addr => always0.IN1
addr => idx_buf.OUTPUTSELECT
addr => idx_buf.OUTPUTSELECT
addr => idx_buf.OUTPUTSELECT
addr => idx_buf.OUTPUTSELECT
CLK => store.we_a.CLK
CLK => store.waddr_a[3].CLK
CLK => store.waddr_a[2].CLK
CLK => store.waddr_a[1].CLK
CLK => store.waddr_a[0].CLK
CLK => store.data_a[7].CLK
CLK => store.data_a[6].CLK
CLK => store.data_a[5].CLK
CLK => store.data_a[4].CLK
CLK => store.data_a[3].CLK
CLK => store.data_a[2].CLK
CLK => store.data_a[1].CLK
CLK => store.data_a[0].CLK
CLK => dout1[0].CLK
CLK => dout1[1].CLK
CLK => dout1[2].CLK
CLK => dout1[3].CLK
CLK => dout1[4].CLK
CLK => dout1[5].CLK
CLK => dout1[6].CLK
CLK => dout1[7].CLK
CLK => setres[0]~reg0.CLK
CLK => setres[1]~reg0.CLK
CLK => setres[2]~reg0.CLK
CLK => setres[3]~reg0.CLK
CLK => enable_setres[0]~reg0.CLK
CLK => enable_setres[1]~reg0.CLK
CLK => enable_setres[2]~reg0.CLK
CLK => enable_setres[3]~reg0.CLK
CLK => color_compare[0]~reg0.CLK
CLK => color_compare[1]~reg0.CLK
CLK => color_compare[2]~reg0.CLK
CLK => color_compare[3]~reg0.CLK
CLK => rotate_count[0]~reg0.CLK
CLK => rotate_count[1]~reg0.CLK
CLK => rotate_count[2]~reg0.CLK
CLK => logop[0]~reg0.CLK
CLK => logop[1]~reg0.CLK
CLK => rplane[0]~reg0.CLK
CLK => rplane[1]~reg0.CLK
CLK => rwmode[0]~reg0.CLK
CLK => rwmode[1]~reg0.CLK
CLK => rwmode[2]~reg0.CLK
CLK => color_dont_care[0]~reg0.CLK
CLK => color_dont_care[1]~reg0.CLK
CLK => color_dont_care[2]~reg0.CLK
CLK => color_dont_care[3]~reg0.CLK
CLK => bitmask[0]~reg0.CLK
CLK => bitmask[1]~reg0.CLK
CLK => bitmask[2]~reg0.CLK
CLK => bitmask[3]~reg0.CLK
CLK => bitmask[4]~reg0.CLK
CLK => bitmask[5]~reg0.CLK
CLK => bitmask[6]~reg0.CLK
CLK => bitmask[7]~reg0.CLK
CLK => idx_buf[0].CLK
CLK => idx_buf[1].CLK
CLK => idx_buf[2].CLK
CLK => idx_buf[3].CLK
CLK => store.CLK0
rplane[0] <= rplane[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rplane[1] <= rplane[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bitmask[0] <= bitmask[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bitmask[1] <= bitmask[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bitmask[2] <= bitmask[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bitmask[3] <= bitmask[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bitmask[4] <= bitmask[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bitmask[5] <= bitmask[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bitmask[6] <= bitmask[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bitmask[7] <= bitmask[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rwmode[0] <= rwmode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rwmode[1] <= rwmode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rwmode[2] <= rwmode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
setres[0] <= setres[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
setres[1] <= setres[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
setres[2] <= setres[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
setres[3] <= setres[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_setres[0] <= enable_setres[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_setres[1] <= enable_setres[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_setres[2] <= enable_setres[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_setres[3] <= enable_setres[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
logop[0] <= logop[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
logop[1] <= logop[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_compare[0] <= color_compare[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_compare[1] <= color_compare[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_compare[2] <= color_compare[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_compare[3] <= color_compare[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_dont_care[0] <= color_dont_care[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_dont_care[1] <= color_dont_care[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_dont_care[2] <= color_dont_care[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_dont_care[3] <= color_dont_care[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rotate_count[0] <= rotate_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rotate_count[1] <= rotate_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rotate_count[2] <= rotate_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|sr_font:VGA_FONT
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
clock_a => clock_a.IN1
clock_b => clock_b.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b


|Next186_SoC|system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component
wren_a => altsyncram_edf2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_edf2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_edf2:auto_generated.data_a[0]
data_a[1] => altsyncram_edf2:auto_generated.data_a[1]
data_a[2] => altsyncram_edf2:auto_generated.data_a[2]
data_a[3] => altsyncram_edf2:auto_generated.data_a[3]
data_a[4] => altsyncram_edf2:auto_generated.data_a[4]
data_a[5] => altsyncram_edf2:auto_generated.data_a[5]
data_a[6] => altsyncram_edf2:auto_generated.data_a[6]
data_a[7] => altsyncram_edf2:auto_generated.data_a[7]
data_b[0] => altsyncram_edf2:auto_generated.data_b[0]
data_b[1] => altsyncram_edf2:auto_generated.data_b[1]
data_b[2] => altsyncram_edf2:auto_generated.data_b[2]
data_b[3] => altsyncram_edf2:auto_generated.data_b[3]
data_b[4] => altsyncram_edf2:auto_generated.data_b[4]
data_b[5] => altsyncram_edf2:auto_generated.data_b[5]
data_b[6] => altsyncram_edf2:auto_generated.data_b[6]
data_b[7] => altsyncram_edf2:auto_generated.data_b[7]
address_a[0] => altsyncram_edf2:auto_generated.address_a[0]
address_a[1] => altsyncram_edf2:auto_generated.address_a[1]
address_a[2] => altsyncram_edf2:auto_generated.address_a[2]
address_a[3] => altsyncram_edf2:auto_generated.address_a[3]
address_a[4] => altsyncram_edf2:auto_generated.address_a[4]
address_a[5] => altsyncram_edf2:auto_generated.address_a[5]
address_a[6] => altsyncram_edf2:auto_generated.address_a[6]
address_a[7] => altsyncram_edf2:auto_generated.address_a[7]
address_a[8] => altsyncram_edf2:auto_generated.address_a[8]
address_a[9] => altsyncram_edf2:auto_generated.address_a[9]
address_a[10] => altsyncram_edf2:auto_generated.address_a[10]
address_a[11] => altsyncram_edf2:auto_generated.address_a[11]
address_b[0] => altsyncram_edf2:auto_generated.address_b[0]
address_b[1] => altsyncram_edf2:auto_generated.address_b[1]
address_b[2] => altsyncram_edf2:auto_generated.address_b[2]
address_b[3] => altsyncram_edf2:auto_generated.address_b[3]
address_b[4] => altsyncram_edf2:auto_generated.address_b[4]
address_b[5] => altsyncram_edf2:auto_generated.address_b[5]
address_b[6] => altsyncram_edf2:auto_generated.address_b[6]
address_b[7] => altsyncram_edf2:auto_generated.address_b[7]
address_b[8] => altsyncram_edf2:auto_generated.address_b[8]
address_b[9] => altsyncram_edf2:auto_generated.address_b[9]
address_b[10] => altsyncram_edf2:auto_generated.address_b[10]
address_b[11] => altsyncram_edf2:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_edf2:auto_generated.clock0
clock1 => altsyncram_edf2:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_edf2:auto_generated.q_a[0]
q_a[1] <= altsyncram_edf2:auto_generated.q_a[1]
q_a[2] <= altsyncram_edf2:auto_generated.q_a[2]
q_a[3] <= altsyncram_edf2:auto_generated.q_a[3]
q_a[4] <= altsyncram_edf2:auto_generated.q_a[4]
q_a[5] <= altsyncram_edf2:auto_generated.q_a[5]
q_a[6] <= altsyncram_edf2:auto_generated.q_a[6]
q_a[7] <= altsyncram_edf2:auto_generated.q_a[7]
q_b[0] <= altsyncram_edf2:auto_generated.q_b[0]
q_b[1] <= altsyncram_edf2:auto_generated.q_b[1]
q_b[2] <= altsyncram_edf2:auto_generated.q_b[2]
q_b[3] <= altsyncram_edf2:auto_generated.q_b[3]
q_b[4] <= altsyncram_edf2:auto_generated.q_b[4]
q_b[5] <= altsyncram_edf2:auto_generated.q_b[5]
q_b[6] <= altsyncram_edf2:auto_generated.q_b[6]
q_b[7] <= altsyncram_edf2:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Next186_SoC|system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component|altsyncram_edf2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE


|Next186_SoC|system:sys_inst|cache_controller:cache_ctl
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => maddr[2].DATAB
addr[2] => raddr[2].DATAIN
addr[3] => maddr[3].DATAB
addr[3] => raddr[3].DATAIN
addr[4] => maddr[4].DATAB
addr[4] => raddr[4].DATAIN
addr[5] => maddr[5].DATAB
addr[5] => raddr[5].DATAIN
addr[6] => maddr[6].DATAB
addr[7] => maddr[7].DATAB
addr[8] => maddr[8].DATAB
addr[9] => maddr[9].DATAB
addr[10] => maddr[10].DATAB
addr[11] => maddr[11].DATAB
addr[12] => maddr[12].DATAB
addr[13] => maddr[13].DATAB
addr[14] => maddr[14].DATAB
addr[15] => maddr[15].DATAB
addr[16] => maddr[16].DATAB
addr[17] => maddr[17].DATAB
addr[18] => maddr[18].DATAB
addr[19] => maddr[19].DATAB
addr[20] => maddr[20].DATAB
dout[0] <= cache:cache_mem.q_b[0]
dout[1] <= cache:cache_mem.q_b[1]
dout[2] <= cache:cache_mem.q_b[2]
dout[3] <= cache:cache_mem.q_b[3]
dout[4] <= cache:cache_mem.q_b[4]
dout[5] <= cache:cache_mem.q_b[5]
dout[6] <= cache:cache_mem.q_b[6]
dout[7] <= cache:cache_mem.q_b[7]
dout[8] <= cache:cache_mem.q_b[8]
dout[9] <= cache:cache_mem.q_b[9]
dout[10] <= cache:cache_mem.q_b[10]
dout[11] <= cache:cache_mem.q_b[11]
dout[12] <= cache:cache_mem.q_b[12]
dout[13] <= cache:cache_mem.q_b[13]
dout[14] <= cache:cache_mem.q_b[14]
dout[15] <= cache:cache_mem.q_b[15]
dout[16] <= cache:cache_mem.q_b[16]
dout[17] <= cache:cache_mem.q_b[17]
dout[18] <= cache:cache_mem.q_b[18]
dout[19] <= cache:cache_mem.q_b[19]
dout[20] <= cache:cache_mem.q_b[20]
dout[21] <= cache:cache_mem.q_b[21]
dout[22] <= cache:cache_mem.q_b[22]
dout[23] <= cache:cache_mem.q_b[23]
dout[24] <= cache:cache_mem.q_b[24]
dout[25] <= cache:cache_mem.q_b[25]
dout[26] <= cache:cache_mem.q_b[26]
dout[27] <= cache:cache_mem.q_b[27]
dout[28] <= cache:cache_mem.q_b[28]
dout[29] <= cache:cache_mem.q_b[29]
dout[30] <= cache:cache_mem.q_b[30]
dout[31] <= cache:cache_mem.q_b[31]
din[0] => mdin[0].DATAB
din[0] => rdin[0].DATAIN
din[1] => mdin[1].DATAB
din[1] => rdin[1].DATAIN
din[2] => mdin[2].DATAB
din[2] => rdin[2].DATAIN
din[3] => mdin[3].DATAB
din[3] => rdin[3].DATAIN
din[4] => mdin[4].DATAB
din[4] => rdin[4].DATAIN
din[5] => mdin[5].DATAB
din[5] => rdin[5].DATAIN
din[6] => mdin[6].DATAB
din[6] => rdin[6].DATAIN
din[7] => mdin[7].DATAB
din[7] => rdin[7].DATAIN
din[8] => mdin[8].DATAB
din[8] => rdin[8].DATAIN
din[9] => mdin[9].DATAB
din[9] => rdin[9].DATAIN
din[10] => mdin[10].DATAB
din[10] => rdin[10].DATAIN
din[11] => mdin[11].DATAB
din[11] => rdin[11].DATAIN
din[12] => mdin[12].DATAB
din[12] => rdin[12].DATAIN
din[13] => mdin[13].DATAB
din[13] => rdin[13].DATAIN
din[14] => mdin[14].DATAB
din[14] => rdin[14].DATAIN
din[15] => mdin[15].DATAB
din[15] => rdin[15].DATAIN
din[16] => mdin[16].DATAB
din[16] => rdin[16].DATAIN
din[17] => mdin[17].DATAB
din[17] => rdin[17].DATAIN
din[18] => mdin[18].DATAB
din[18] => rdin[18].DATAIN
din[19] => mdin[19].DATAB
din[19] => rdin[19].DATAIN
din[20] => mdin[20].DATAB
din[20] => rdin[20].DATAIN
din[21] => mdin[21].DATAB
din[21] => rdin[21].DATAIN
din[22] => mdin[22].DATAB
din[22] => rdin[22].DATAIN
din[23] => mdin[23].DATAB
din[23] => rdin[23].DATAIN
din[24] => mdin[24].DATAB
din[24] => rdin[24].DATAIN
din[25] => mdin[25].DATAB
din[25] => rdin[25].DATAIN
din[26] => mdin[26].DATAB
din[26] => rdin[26].DATAIN
din[27] => mdin[27].DATAB
din[27] => rdin[27].DATAIN
din[28] => mdin[28].DATAB
din[28] => rdin[28].DATAIN
din[29] => mdin[29].DATAB
din[29] => rdin[29].DATAIN
din[30] => mdin[30].DATAB
din[30] => rdin[30].DATAIN
din[31] => mdin[31].DATAB
din[31] => rdin[31].DATAIN
clk => cache:cache_mem.clock_b
clk => flushcount[0].CLK
clk => flushcount[1].CLK
clk => flushcount[2].CLK
clk => flushcount[3].CLK
clk => flushcount[4].CLK
clk => flushcount[5].CLK
clk => flushcount[6].CLK
clk => flushcount[7].CLK
clk => ce~reg0.CLK
clk => ddr_wr~reg0.CLK
clk => ddr_rd~reg0.CLK
clk => cache_addr[3][31][0].CLK
clk => cache_addr[3][31][1].CLK
clk => cache_addr[3][31][2].CLK
clk => cache_addr[3][31][3].CLK
clk => cache_addr[3][31][4].CLK
clk => cache_addr[3][31][5].CLK
clk => cache_addr[3][31][6].CLK
clk => cache_addr[3][31][7].CLK
clk => cache_addr[3][31][8].CLK
clk => cache_addr[3][31][9].CLK
clk => cache_addr[3][30][0].CLK
clk => cache_addr[3][30][1].CLK
clk => cache_addr[3][30][2].CLK
clk => cache_addr[3][30][3].CLK
clk => cache_addr[3][30][4].CLK
clk => cache_addr[3][30][5].CLK
clk => cache_addr[3][30][6].CLK
clk => cache_addr[3][30][7].CLK
clk => cache_addr[3][30][8].CLK
clk => cache_addr[3][30][9].CLK
clk => cache_addr[3][29][0].CLK
clk => cache_addr[3][29][1].CLK
clk => cache_addr[3][29][2].CLK
clk => cache_addr[3][29][3].CLK
clk => cache_addr[3][29][4].CLK
clk => cache_addr[3][29][5].CLK
clk => cache_addr[3][29][6].CLK
clk => cache_addr[3][29][7].CLK
clk => cache_addr[3][29][8].CLK
clk => cache_addr[3][29][9].CLK
clk => cache_addr[3][28][0].CLK
clk => cache_addr[3][28][1].CLK
clk => cache_addr[3][28][2].CLK
clk => cache_addr[3][28][3].CLK
clk => cache_addr[3][28][4].CLK
clk => cache_addr[3][28][5].CLK
clk => cache_addr[3][28][6].CLK
clk => cache_addr[3][28][7].CLK
clk => cache_addr[3][28][8].CLK
clk => cache_addr[3][28][9].CLK
clk => cache_addr[3][27][0].CLK
clk => cache_addr[3][27][1].CLK
clk => cache_addr[3][27][2].CLK
clk => cache_addr[3][27][3].CLK
clk => cache_addr[3][27][4].CLK
clk => cache_addr[3][27][5].CLK
clk => cache_addr[3][27][6].CLK
clk => cache_addr[3][27][7].CLK
clk => cache_addr[3][27][8].CLK
clk => cache_addr[3][27][9].CLK
clk => cache_addr[3][26][0].CLK
clk => cache_addr[3][26][1].CLK
clk => cache_addr[3][26][2].CLK
clk => cache_addr[3][26][3].CLK
clk => cache_addr[3][26][4].CLK
clk => cache_addr[3][26][5].CLK
clk => cache_addr[3][26][6].CLK
clk => cache_addr[3][26][7].CLK
clk => cache_addr[3][26][8].CLK
clk => cache_addr[3][26][9].CLK
clk => cache_addr[3][25][0].CLK
clk => cache_addr[3][25][1].CLK
clk => cache_addr[3][25][2].CLK
clk => cache_addr[3][25][3].CLK
clk => cache_addr[3][25][4].CLK
clk => cache_addr[3][25][5].CLK
clk => cache_addr[3][25][6].CLK
clk => cache_addr[3][25][7].CLK
clk => cache_addr[3][25][8].CLK
clk => cache_addr[3][25][9].CLK
clk => cache_addr[3][24][0].CLK
clk => cache_addr[3][24][1].CLK
clk => cache_addr[3][24][2].CLK
clk => cache_addr[3][24][3].CLK
clk => cache_addr[3][24][4].CLK
clk => cache_addr[3][24][5].CLK
clk => cache_addr[3][24][6].CLK
clk => cache_addr[3][24][7].CLK
clk => cache_addr[3][24][8].CLK
clk => cache_addr[3][24][9].CLK
clk => cache_addr[3][23][0].CLK
clk => cache_addr[3][23][1].CLK
clk => cache_addr[3][23][2].CLK
clk => cache_addr[3][23][3].CLK
clk => cache_addr[3][23][4].CLK
clk => cache_addr[3][23][5].CLK
clk => cache_addr[3][23][6].CLK
clk => cache_addr[3][23][7].CLK
clk => cache_addr[3][23][8].CLK
clk => cache_addr[3][23][9].CLK
clk => cache_addr[3][22][0].CLK
clk => cache_addr[3][22][1].CLK
clk => cache_addr[3][22][2].CLK
clk => cache_addr[3][22][3].CLK
clk => cache_addr[3][22][4].CLK
clk => cache_addr[3][22][5].CLK
clk => cache_addr[3][22][6].CLK
clk => cache_addr[3][22][7].CLK
clk => cache_addr[3][22][8].CLK
clk => cache_addr[3][22][9].CLK
clk => cache_addr[3][21][0].CLK
clk => cache_addr[3][21][1].CLK
clk => cache_addr[3][21][2].CLK
clk => cache_addr[3][21][3].CLK
clk => cache_addr[3][21][4].CLK
clk => cache_addr[3][21][5].CLK
clk => cache_addr[3][21][6].CLK
clk => cache_addr[3][21][7].CLK
clk => cache_addr[3][21][8].CLK
clk => cache_addr[3][21][9].CLK
clk => cache_addr[3][20][0].CLK
clk => cache_addr[3][20][1].CLK
clk => cache_addr[3][20][2].CLK
clk => cache_addr[3][20][3].CLK
clk => cache_addr[3][20][4].CLK
clk => cache_addr[3][20][5].CLK
clk => cache_addr[3][20][6].CLK
clk => cache_addr[3][20][7].CLK
clk => cache_addr[3][20][8].CLK
clk => cache_addr[3][20][9].CLK
clk => cache_addr[3][19][0].CLK
clk => cache_addr[3][19][1].CLK
clk => cache_addr[3][19][2].CLK
clk => cache_addr[3][19][3].CLK
clk => cache_addr[3][19][4].CLK
clk => cache_addr[3][19][5].CLK
clk => cache_addr[3][19][6].CLK
clk => cache_addr[3][19][7].CLK
clk => cache_addr[3][19][8].CLK
clk => cache_addr[3][19][9].CLK
clk => cache_addr[3][18][0].CLK
clk => cache_addr[3][18][1].CLK
clk => cache_addr[3][18][2].CLK
clk => cache_addr[3][18][3].CLK
clk => cache_addr[3][18][4].CLK
clk => cache_addr[3][18][5].CLK
clk => cache_addr[3][18][6].CLK
clk => cache_addr[3][18][7].CLK
clk => cache_addr[3][18][8].CLK
clk => cache_addr[3][18][9].CLK
clk => cache_addr[3][17][0].CLK
clk => cache_addr[3][17][1].CLK
clk => cache_addr[3][17][2].CLK
clk => cache_addr[3][17][3].CLK
clk => cache_addr[3][17][4].CLK
clk => cache_addr[3][17][5].CLK
clk => cache_addr[3][17][6].CLK
clk => cache_addr[3][17][7].CLK
clk => cache_addr[3][17][8].CLK
clk => cache_addr[3][17][9].CLK
clk => cache_addr[3][16][0].CLK
clk => cache_addr[3][16][1].CLK
clk => cache_addr[3][16][2].CLK
clk => cache_addr[3][16][3].CLK
clk => cache_addr[3][16][4].CLK
clk => cache_addr[3][16][5].CLK
clk => cache_addr[3][16][6].CLK
clk => cache_addr[3][16][7].CLK
clk => cache_addr[3][16][8].CLK
clk => cache_addr[3][16][9].CLK
clk => cache_addr[3][15][0].CLK
clk => cache_addr[3][15][1].CLK
clk => cache_addr[3][15][2].CLK
clk => cache_addr[3][15][3].CLK
clk => cache_addr[3][15][4].CLK
clk => cache_addr[3][15][5].CLK
clk => cache_addr[3][15][6].CLK
clk => cache_addr[3][15][7].CLK
clk => cache_addr[3][15][8].CLK
clk => cache_addr[3][15][9].CLK
clk => cache_addr[3][14][0].CLK
clk => cache_addr[3][14][1].CLK
clk => cache_addr[3][14][2].CLK
clk => cache_addr[3][14][3].CLK
clk => cache_addr[3][14][4].CLK
clk => cache_addr[3][14][5].CLK
clk => cache_addr[3][14][6].CLK
clk => cache_addr[3][14][7].CLK
clk => cache_addr[3][14][8].CLK
clk => cache_addr[3][14][9].CLK
clk => cache_addr[3][13][0].CLK
clk => cache_addr[3][13][1].CLK
clk => cache_addr[3][13][2].CLK
clk => cache_addr[3][13][3].CLK
clk => cache_addr[3][13][4].CLK
clk => cache_addr[3][13][5].CLK
clk => cache_addr[3][13][6].CLK
clk => cache_addr[3][13][7].CLK
clk => cache_addr[3][13][8].CLK
clk => cache_addr[3][13][9].CLK
clk => cache_addr[3][12][0].CLK
clk => cache_addr[3][12][1].CLK
clk => cache_addr[3][12][2].CLK
clk => cache_addr[3][12][3].CLK
clk => cache_addr[3][12][4].CLK
clk => cache_addr[3][12][5].CLK
clk => cache_addr[3][12][6].CLK
clk => cache_addr[3][12][7].CLK
clk => cache_addr[3][12][8].CLK
clk => cache_addr[3][12][9].CLK
clk => cache_addr[3][11][0].CLK
clk => cache_addr[3][11][1].CLK
clk => cache_addr[3][11][2].CLK
clk => cache_addr[3][11][3].CLK
clk => cache_addr[3][11][4].CLK
clk => cache_addr[3][11][5].CLK
clk => cache_addr[3][11][6].CLK
clk => cache_addr[3][11][7].CLK
clk => cache_addr[3][11][8].CLK
clk => cache_addr[3][11][9].CLK
clk => cache_addr[3][10][0].CLK
clk => cache_addr[3][10][1].CLK
clk => cache_addr[3][10][2].CLK
clk => cache_addr[3][10][3].CLK
clk => cache_addr[3][10][4].CLK
clk => cache_addr[3][10][5].CLK
clk => cache_addr[3][10][6].CLK
clk => cache_addr[3][10][7].CLK
clk => cache_addr[3][10][8].CLK
clk => cache_addr[3][10][9].CLK
clk => cache_addr[3][9][0].CLK
clk => cache_addr[3][9][1].CLK
clk => cache_addr[3][9][2].CLK
clk => cache_addr[3][9][3].CLK
clk => cache_addr[3][9][4].CLK
clk => cache_addr[3][9][5].CLK
clk => cache_addr[3][9][6].CLK
clk => cache_addr[3][9][7].CLK
clk => cache_addr[3][9][8].CLK
clk => cache_addr[3][9][9].CLK
clk => cache_addr[3][8][0].CLK
clk => cache_addr[3][8][1].CLK
clk => cache_addr[3][8][2].CLK
clk => cache_addr[3][8][3].CLK
clk => cache_addr[3][8][4].CLK
clk => cache_addr[3][8][5].CLK
clk => cache_addr[3][8][6].CLK
clk => cache_addr[3][8][7].CLK
clk => cache_addr[3][8][8].CLK
clk => cache_addr[3][8][9].CLK
clk => cache_addr[3][7][0].CLK
clk => cache_addr[3][7][1].CLK
clk => cache_addr[3][7][2].CLK
clk => cache_addr[3][7][3].CLK
clk => cache_addr[3][7][4].CLK
clk => cache_addr[3][7][5].CLK
clk => cache_addr[3][7][6].CLK
clk => cache_addr[3][7][7].CLK
clk => cache_addr[3][7][8].CLK
clk => cache_addr[3][7][9].CLK
clk => cache_addr[3][6][0].CLK
clk => cache_addr[3][6][1].CLK
clk => cache_addr[3][6][2].CLK
clk => cache_addr[3][6][3].CLK
clk => cache_addr[3][6][4].CLK
clk => cache_addr[3][6][5].CLK
clk => cache_addr[3][6][6].CLK
clk => cache_addr[3][6][7].CLK
clk => cache_addr[3][6][8].CLK
clk => cache_addr[3][6][9].CLK
clk => cache_addr[3][5][0].CLK
clk => cache_addr[3][5][1].CLK
clk => cache_addr[3][5][2].CLK
clk => cache_addr[3][5][3].CLK
clk => cache_addr[3][5][4].CLK
clk => cache_addr[3][5][5].CLK
clk => cache_addr[3][5][6].CLK
clk => cache_addr[3][5][7].CLK
clk => cache_addr[3][5][8].CLK
clk => cache_addr[3][5][9].CLK
clk => cache_addr[3][4][0].CLK
clk => cache_addr[3][4][1].CLK
clk => cache_addr[3][4][2].CLK
clk => cache_addr[3][4][3].CLK
clk => cache_addr[3][4][4].CLK
clk => cache_addr[3][4][5].CLK
clk => cache_addr[3][4][6].CLK
clk => cache_addr[3][4][7].CLK
clk => cache_addr[3][4][8].CLK
clk => cache_addr[3][4][9].CLK
clk => cache_addr[3][3][0].CLK
clk => cache_addr[3][3][1].CLK
clk => cache_addr[3][3][2].CLK
clk => cache_addr[3][3][3].CLK
clk => cache_addr[3][3][4].CLK
clk => cache_addr[3][3][5].CLK
clk => cache_addr[3][3][6].CLK
clk => cache_addr[3][3][7].CLK
clk => cache_addr[3][3][8].CLK
clk => cache_addr[3][3][9].CLK
clk => cache_addr[3][2][0].CLK
clk => cache_addr[3][2][1].CLK
clk => cache_addr[3][2][2].CLK
clk => cache_addr[3][2][3].CLK
clk => cache_addr[3][2][4].CLK
clk => cache_addr[3][2][5].CLK
clk => cache_addr[3][2][6].CLK
clk => cache_addr[3][2][7].CLK
clk => cache_addr[3][2][8].CLK
clk => cache_addr[3][2][9].CLK
clk => cache_addr[3][1][0].CLK
clk => cache_addr[3][1][1].CLK
clk => cache_addr[3][1][2].CLK
clk => cache_addr[3][1][3].CLK
clk => cache_addr[3][1][4].CLK
clk => cache_addr[3][1][5].CLK
clk => cache_addr[3][1][6].CLK
clk => cache_addr[3][1][7].CLK
clk => cache_addr[3][1][8].CLK
clk => cache_addr[3][1][9].CLK
clk => cache_addr[3][0][0].CLK
clk => cache_addr[3][0][1].CLK
clk => cache_addr[3][0][2].CLK
clk => cache_addr[3][0][3].CLK
clk => cache_addr[3][0][4].CLK
clk => cache_addr[3][0][5].CLK
clk => cache_addr[3][0][6].CLK
clk => cache_addr[3][0][7].CLK
clk => cache_addr[3][0][8].CLK
clk => cache_addr[3][0][9].CLK
clk => cache_addr[2][31][0].CLK
clk => cache_addr[2][31][1].CLK
clk => cache_addr[2][31][2].CLK
clk => cache_addr[2][31][3].CLK
clk => cache_addr[2][31][4].CLK
clk => cache_addr[2][31][5].CLK
clk => cache_addr[2][31][6].CLK
clk => cache_addr[2][31][7].CLK
clk => cache_addr[2][31][8].CLK
clk => cache_addr[2][31][9].CLK
clk => cache_addr[2][30][0].CLK
clk => cache_addr[2][30][1].CLK
clk => cache_addr[2][30][2].CLK
clk => cache_addr[2][30][3].CLK
clk => cache_addr[2][30][4].CLK
clk => cache_addr[2][30][5].CLK
clk => cache_addr[2][30][6].CLK
clk => cache_addr[2][30][7].CLK
clk => cache_addr[2][30][8].CLK
clk => cache_addr[2][30][9].CLK
clk => cache_addr[2][29][0].CLK
clk => cache_addr[2][29][1].CLK
clk => cache_addr[2][29][2].CLK
clk => cache_addr[2][29][3].CLK
clk => cache_addr[2][29][4].CLK
clk => cache_addr[2][29][5].CLK
clk => cache_addr[2][29][6].CLK
clk => cache_addr[2][29][7].CLK
clk => cache_addr[2][29][8].CLK
clk => cache_addr[2][29][9].CLK
clk => cache_addr[2][28][0].CLK
clk => cache_addr[2][28][1].CLK
clk => cache_addr[2][28][2].CLK
clk => cache_addr[2][28][3].CLK
clk => cache_addr[2][28][4].CLK
clk => cache_addr[2][28][5].CLK
clk => cache_addr[2][28][6].CLK
clk => cache_addr[2][28][7].CLK
clk => cache_addr[2][28][8].CLK
clk => cache_addr[2][28][9].CLK
clk => cache_addr[2][27][0].CLK
clk => cache_addr[2][27][1].CLK
clk => cache_addr[2][27][2].CLK
clk => cache_addr[2][27][3].CLK
clk => cache_addr[2][27][4].CLK
clk => cache_addr[2][27][5].CLK
clk => cache_addr[2][27][6].CLK
clk => cache_addr[2][27][7].CLK
clk => cache_addr[2][27][8].CLK
clk => cache_addr[2][27][9].CLK
clk => cache_addr[2][26][0].CLK
clk => cache_addr[2][26][1].CLK
clk => cache_addr[2][26][2].CLK
clk => cache_addr[2][26][3].CLK
clk => cache_addr[2][26][4].CLK
clk => cache_addr[2][26][5].CLK
clk => cache_addr[2][26][6].CLK
clk => cache_addr[2][26][7].CLK
clk => cache_addr[2][26][8].CLK
clk => cache_addr[2][26][9].CLK
clk => cache_addr[2][25][0].CLK
clk => cache_addr[2][25][1].CLK
clk => cache_addr[2][25][2].CLK
clk => cache_addr[2][25][3].CLK
clk => cache_addr[2][25][4].CLK
clk => cache_addr[2][25][5].CLK
clk => cache_addr[2][25][6].CLK
clk => cache_addr[2][25][7].CLK
clk => cache_addr[2][25][8].CLK
clk => cache_addr[2][25][9].CLK
clk => cache_addr[2][24][0].CLK
clk => cache_addr[2][24][1].CLK
clk => cache_addr[2][24][2].CLK
clk => cache_addr[2][24][3].CLK
clk => cache_addr[2][24][4].CLK
clk => cache_addr[2][24][5].CLK
clk => cache_addr[2][24][6].CLK
clk => cache_addr[2][24][7].CLK
clk => cache_addr[2][24][8].CLK
clk => cache_addr[2][24][9].CLK
clk => cache_addr[2][23][0].CLK
clk => cache_addr[2][23][1].CLK
clk => cache_addr[2][23][2].CLK
clk => cache_addr[2][23][3].CLK
clk => cache_addr[2][23][4].CLK
clk => cache_addr[2][23][5].CLK
clk => cache_addr[2][23][6].CLK
clk => cache_addr[2][23][7].CLK
clk => cache_addr[2][23][8].CLK
clk => cache_addr[2][23][9].CLK
clk => cache_addr[2][22][0].CLK
clk => cache_addr[2][22][1].CLK
clk => cache_addr[2][22][2].CLK
clk => cache_addr[2][22][3].CLK
clk => cache_addr[2][22][4].CLK
clk => cache_addr[2][22][5].CLK
clk => cache_addr[2][22][6].CLK
clk => cache_addr[2][22][7].CLK
clk => cache_addr[2][22][8].CLK
clk => cache_addr[2][22][9].CLK
clk => cache_addr[2][21][0].CLK
clk => cache_addr[2][21][1].CLK
clk => cache_addr[2][21][2].CLK
clk => cache_addr[2][21][3].CLK
clk => cache_addr[2][21][4].CLK
clk => cache_addr[2][21][5].CLK
clk => cache_addr[2][21][6].CLK
clk => cache_addr[2][21][7].CLK
clk => cache_addr[2][21][8].CLK
clk => cache_addr[2][21][9].CLK
clk => cache_addr[2][20][0].CLK
clk => cache_addr[2][20][1].CLK
clk => cache_addr[2][20][2].CLK
clk => cache_addr[2][20][3].CLK
clk => cache_addr[2][20][4].CLK
clk => cache_addr[2][20][5].CLK
clk => cache_addr[2][20][6].CLK
clk => cache_addr[2][20][7].CLK
clk => cache_addr[2][20][8].CLK
clk => cache_addr[2][20][9].CLK
clk => cache_addr[2][19][0].CLK
clk => cache_addr[2][19][1].CLK
clk => cache_addr[2][19][2].CLK
clk => cache_addr[2][19][3].CLK
clk => cache_addr[2][19][4].CLK
clk => cache_addr[2][19][5].CLK
clk => cache_addr[2][19][6].CLK
clk => cache_addr[2][19][7].CLK
clk => cache_addr[2][19][8].CLK
clk => cache_addr[2][19][9].CLK
clk => cache_addr[2][18][0].CLK
clk => cache_addr[2][18][1].CLK
clk => cache_addr[2][18][2].CLK
clk => cache_addr[2][18][3].CLK
clk => cache_addr[2][18][4].CLK
clk => cache_addr[2][18][5].CLK
clk => cache_addr[2][18][6].CLK
clk => cache_addr[2][18][7].CLK
clk => cache_addr[2][18][8].CLK
clk => cache_addr[2][18][9].CLK
clk => cache_addr[2][17][0].CLK
clk => cache_addr[2][17][1].CLK
clk => cache_addr[2][17][2].CLK
clk => cache_addr[2][17][3].CLK
clk => cache_addr[2][17][4].CLK
clk => cache_addr[2][17][5].CLK
clk => cache_addr[2][17][6].CLK
clk => cache_addr[2][17][7].CLK
clk => cache_addr[2][17][8].CLK
clk => cache_addr[2][17][9].CLK
clk => cache_addr[2][16][0].CLK
clk => cache_addr[2][16][1].CLK
clk => cache_addr[2][16][2].CLK
clk => cache_addr[2][16][3].CLK
clk => cache_addr[2][16][4].CLK
clk => cache_addr[2][16][5].CLK
clk => cache_addr[2][16][6].CLK
clk => cache_addr[2][16][7].CLK
clk => cache_addr[2][16][8].CLK
clk => cache_addr[2][16][9].CLK
clk => cache_addr[2][15][0].CLK
clk => cache_addr[2][15][1].CLK
clk => cache_addr[2][15][2].CLK
clk => cache_addr[2][15][3].CLK
clk => cache_addr[2][15][4].CLK
clk => cache_addr[2][15][5].CLK
clk => cache_addr[2][15][6].CLK
clk => cache_addr[2][15][7].CLK
clk => cache_addr[2][15][8].CLK
clk => cache_addr[2][15][9].CLK
clk => cache_addr[2][14][0].CLK
clk => cache_addr[2][14][1].CLK
clk => cache_addr[2][14][2].CLK
clk => cache_addr[2][14][3].CLK
clk => cache_addr[2][14][4].CLK
clk => cache_addr[2][14][5].CLK
clk => cache_addr[2][14][6].CLK
clk => cache_addr[2][14][7].CLK
clk => cache_addr[2][14][8].CLK
clk => cache_addr[2][14][9].CLK
clk => cache_addr[2][13][0].CLK
clk => cache_addr[2][13][1].CLK
clk => cache_addr[2][13][2].CLK
clk => cache_addr[2][13][3].CLK
clk => cache_addr[2][13][4].CLK
clk => cache_addr[2][13][5].CLK
clk => cache_addr[2][13][6].CLK
clk => cache_addr[2][13][7].CLK
clk => cache_addr[2][13][8].CLK
clk => cache_addr[2][13][9].CLK
clk => cache_addr[2][12][0].CLK
clk => cache_addr[2][12][1].CLK
clk => cache_addr[2][12][2].CLK
clk => cache_addr[2][12][3].CLK
clk => cache_addr[2][12][4].CLK
clk => cache_addr[2][12][5].CLK
clk => cache_addr[2][12][6].CLK
clk => cache_addr[2][12][7].CLK
clk => cache_addr[2][12][8].CLK
clk => cache_addr[2][12][9].CLK
clk => cache_addr[2][11][0].CLK
clk => cache_addr[2][11][1].CLK
clk => cache_addr[2][11][2].CLK
clk => cache_addr[2][11][3].CLK
clk => cache_addr[2][11][4].CLK
clk => cache_addr[2][11][5].CLK
clk => cache_addr[2][11][6].CLK
clk => cache_addr[2][11][7].CLK
clk => cache_addr[2][11][8].CLK
clk => cache_addr[2][11][9].CLK
clk => cache_addr[2][10][0].CLK
clk => cache_addr[2][10][1].CLK
clk => cache_addr[2][10][2].CLK
clk => cache_addr[2][10][3].CLK
clk => cache_addr[2][10][4].CLK
clk => cache_addr[2][10][5].CLK
clk => cache_addr[2][10][6].CLK
clk => cache_addr[2][10][7].CLK
clk => cache_addr[2][10][8].CLK
clk => cache_addr[2][10][9].CLK
clk => cache_addr[2][9][0].CLK
clk => cache_addr[2][9][1].CLK
clk => cache_addr[2][9][2].CLK
clk => cache_addr[2][9][3].CLK
clk => cache_addr[2][9][4].CLK
clk => cache_addr[2][9][5].CLK
clk => cache_addr[2][9][6].CLK
clk => cache_addr[2][9][7].CLK
clk => cache_addr[2][9][8].CLK
clk => cache_addr[2][9][9].CLK
clk => cache_addr[2][8][0].CLK
clk => cache_addr[2][8][1].CLK
clk => cache_addr[2][8][2].CLK
clk => cache_addr[2][8][3].CLK
clk => cache_addr[2][8][4].CLK
clk => cache_addr[2][8][5].CLK
clk => cache_addr[2][8][6].CLK
clk => cache_addr[2][8][7].CLK
clk => cache_addr[2][8][8].CLK
clk => cache_addr[2][8][9].CLK
clk => cache_addr[2][7][0].CLK
clk => cache_addr[2][7][1].CLK
clk => cache_addr[2][7][2].CLK
clk => cache_addr[2][7][3].CLK
clk => cache_addr[2][7][4].CLK
clk => cache_addr[2][7][5].CLK
clk => cache_addr[2][7][6].CLK
clk => cache_addr[2][7][7].CLK
clk => cache_addr[2][7][8].CLK
clk => cache_addr[2][7][9].CLK
clk => cache_addr[2][6][0].CLK
clk => cache_addr[2][6][1].CLK
clk => cache_addr[2][6][2].CLK
clk => cache_addr[2][6][3].CLK
clk => cache_addr[2][6][4].CLK
clk => cache_addr[2][6][5].CLK
clk => cache_addr[2][6][6].CLK
clk => cache_addr[2][6][7].CLK
clk => cache_addr[2][6][8].CLK
clk => cache_addr[2][6][9].CLK
clk => cache_addr[2][5][0].CLK
clk => cache_addr[2][5][1].CLK
clk => cache_addr[2][5][2].CLK
clk => cache_addr[2][5][3].CLK
clk => cache_addr[2][5][4].CLK
clk => cache_addr[2][5][5].CLK
clk => cache_addr[2][5][6].CLK
clk => cache_addr[2][5][7].CLK
clk => cache_addr[2][5][8].CLK
clk => cache_addr[2][5][9].CLK
clk => cache_addr[2][4][0].CLK
clk => cache_addr[2][4][1].CLK
clk => cache_addr[2][4][2].CLK
clk => cache_addr[2][4][3].CLK
clk => cache_addr[2][4][4].CLK
clk => cache_addr[2][4][5].CLK
clk => cache_addr[2][4][6].CLK
clk => cache_addr[2][4][7].CLK
clk => cache_addr[2][4][8].CLK
clk => cache_addr[2][4][9].CLK
clk => cache_addr[2][3][0].CLK
clk => cache_addr[2][3][1].CLK
clk => cache_addr[2][3][2].CLK
clk => cache_addr[2][3][3].CLK
clk => cache_addr[2][3][4].CLK
clk => cache_addr[2][3][5].CLK
clk => cache_addr[2][3][6].CLK
clk => cache_addr[2][3][7].CLK
clk => cache_addr[2][3][8].CLK
clk => cache_addr[2][3][9].CLK
clk => cache_addr[2][2][0].CLK
clk => cache_addr[2][2][1].CLK
clk => cache_addr[2][2][2].CLK
clk => cache_addr[2][2][3].CLK
clk => cache_addr[2][2][4].CLK
clk => cache_addr[2][2][5].CLK
clk => cache_addr[2][2][6].CLK
clk => cache_addr[2][2][7].CLK
clk => cache_addr[2][2][8].CLK
clk => cache_addr[2][2][9].CLK
clk => cache_addr[2][1][0].CLK
clk => cache_addr[2][1][1].CLK
clk => cache_addr[2][1][2].CLK
clk => cache_addr[2][1][3].CLK
clk => cache_addr[2][1][4].CLK
clk => cache_addr[2][1][5].CLK
clk => cache_addr[2][1][6].CLK
clk => cache_addr[2][1][7].CLK
clk => cache_addr[2][1][8].CLK
clk => cache_addr[2][1][9].CLK
clk => cache_addr[2][0][0].CLK
clk => cache_addr[2][0][1].CLK
clk => cache_addr[2][0][2].CLK
clk => cache_addr[2][0][3].CLK
clk => cache_addr[2][0][4].CLK
clk => cache_addr[2][0][5].CLK
clk => cache_addr[2][0][6].CLK
clk => cache_addr[2][0][7].CLK
clk => cache_addr[2][0][8].CLK
clk => cache_addr[2][0][9].CLK
clk => cache_addr[1][31][0].CLK
clk => cache_addr[1][31][1].CLK
clk => cache_addr[1][31][2].CLK
clk => cache_addr[1][31][3].CLK
clk => cache_addr[1][31][4].CLK
clk => cache_addr[1][31][5].CLK
clk => cache_addr[1][31][6].CLK
clk => cache_addr[1][31][7].CLK
clk => cache_addr[1][31][8].CLK
clk => cache_addr[1][31][9].CLK
clk => cache_addr[1][30][0].CLK
clk => cache_addr[1][30][1].CLK
clk => cache_addr[1][30][2].CLK
clk => cache_addr[1][30][3].CLK
clk => cache_addr[1][30][4].CLK
clk => cache_addr[1][30][5].CLK
clk => cache_addr[1][30][6].CLK
clk => cache_addr[1][30][7].CLK
clk => cache_addr[1][30][8].CLK
clk => cache_addr[1][30][9].CLK
clk => cache_addr[1][29][0].CLK
clk => cache_addr[1][29][1].CLK
clk => cache_addr[1][29][2].CLK
clk => cache_addr[1][29][3].CLK
clk => cache_addr[1][29][4].CLK
clk => cache_addr[1][29][5].CLK
clk => cache_addr[1][29][6].CLK
clk => cache_addr[1][29][7].CLK
clk => cache_addr[1][29][8].CLK
clk => cache_addr[1][29][9].CLK
clk => cache_addr[1][28][0].CLK
clk => cache_addr[1][28][1].CLK
clk => cache_addr[1][28][2].CLK
clk => cache_addr[1][28][3].CLK
clk => cache_addr[1][28][4].CLK
clk => cache_addr[1][28][5].CLK
clk => cache_addr[1][28][6].CLK
clk => cache_addr[1][28][7].CLK
clk => cache_addr[1][28][8].CLK
clk => cache_addr[1][28][9].CLK
clk => cache_addr[1][27][0].CLK
clk => cache_addr[1][27][1].CLK
clk => cache_addr[1][27][2].CLK
clk => cache_addr[1][27][3].CLK
clk => cache_addr[1][27][4].CLK
clk => cache_addr[1][27][5].CLK
clk => cache_addr[1][27][6].CLK
clk => cache_addr[1][27][7].CLK
clk => cache_addr[1][27][8].CLK
clk => cache_addr[1][27][9].CLK
clk => cache_addr[1][26][0].CLK
clk => cache_addr[1][26][1].CLK
clk => cache_addr[1][26][2].CLK
clk => cache_addr[1][26][3].CLK
clk => cache_addr[1][26][4].CLK
clk => cache_addr[1][26][5].CLK
clk => cache_addr[1][26][6].CLK
clk => cache_addr[1][26][7].CLK
clk => cache_addr[1][26][8].CLK
clk => cache_addr[1][26][9].CLK
clk => cache_addr[1][25][0].CLK
clk => cache_addr[1][25][1].CLK
clk => cache_addr[1][25][2].CLK
clk => cache_addr[1][25][3].CLK
clk => cache_addr[1][25][4].CLK
clk => cache_addr[1][25][5].CLK
clk => cache_addr[1][25][6].CLK
clk => cache_addr[1][25][7].CLK
clk => cache_addr[1][25][8].CLK
clk => cache_addr[1][25][9].CLK
clk => cache_addr[1][24][0].CLK
clk => cache_addr[1][24][1].CLK
clk => cache_addr[1][24][2].CLK
clk => cache_addr[1][24][3].CLK
clk => cache_addr[1][24][4].CLK
clk => cache_addr[1][24][5].CLK
clk => cache_addr[1][24][6].CLK
clk => cache_addr[1][24][7].CLK
clk => cache_addr[1][24][8].CLK
clk => cache_addr[1][24][9].CLK
clk => cache_addr[1][23][0].CLK
clk => cache_addr[1][23][1].CLK
clk => cache_addr[1][23][2].CLK
clk => cache_addr[1][23][3].CLK
clk => cache_addr[1][23][4].CLK
clk => cache_addr[1][23][5].CLK
clk => cache_addr[1][23][6].CLK
clk => cache_addr[1][23][7].CLK
clk => cache_addr[1][23][8].CLK
clk => cache_addr[1][23][9].CLK
clk => cache_addr[1][22][0].CLK
clk => cache_addr[1][22][1].CLK
clk => cache_addr[1][22][2].CLK
clk => cache_addr[1][22][3].CLK
clk => cache_addr[1][22][4].CLK
clk => cache_addr[1][22][5].CLK
clk => cache_addr[1][22][6].CLK
clk => cache_addr[1][22][7].CLK
clk => cache_addr[1][22][8].CLK
clk => cache_addr[1][22][9].CLK
clk => cache_addr[1][21][0].CLK
clk => cache_addr[1][21][1].CLK
clk => cache_addr[1][21][2].CLK
clk => cache_addr[1][21][3].CLK
clk => cache_addr[1][21][4].CLK
clk => cache_addr[1][21][5].CLK
clk => cache_addr[1][21][6].CLK
clk => cache_addr[1][21][7].CLK
clk => cache_addr[1][21][8].CLK
clk => cache_addr[1][21][9].CLK
clk => cache_addr[1][20][0].CLK
clk => cache_addr[1][20][1].CLK
clk => cache_addr[1][20][2].CLK
clk => cache_addr[1][20][3].CLK
clk => cache_addr[1][20][4].CLK
clk => cache_addr[1][20][5].CLK
clk => cache_addr[1][20][6].CLK
clk => cache_addr[1][20][7].CLK
clk => cache_addr[1][20][8].CLK
clk => cache_addr[1][20][9].CLK
clk => cache_addr[1][19][0].CLK
clk => cache_addr[1][19][1].CLK
clk => cache_addr[1][19][2].CLK
clk => cache_addr[1][19][3].CLK
clk => cache_addr[1][19][4].CLK
clk => cache_addr[1][19][5].CLK
clk => cache_addr[1][19][6].CLK
clk => cache_addr[1][19][7].CLK
clk => cache_addr[1][19][8].CLK
clk => cache_addr[1][19][9].CLK
clk => cache_addr[1][18][0].CLK
clk => cache_addr[1][18][1].CLK
clk => cache_addr[1][18][2].CLK
clk => cache_addr[1][18][3].CLK
clk => cache_addr[1][18][4].CLK
clk => cache_addr[1][18][5].CLK
clk => cache_addr[1][18][6].CLK
clk => cache_addr[1][18][7].CLK
clk => cache_addr[1][18][8].CLK
clk => cache_addr[1][18][9].CLK
clk => cache_addr[1][17][0].CLK
clk => cache_addr[1][17][1].CLK
clk => cache_addr[1][17][2].CLK
clk => cache_addr[1][17][3].CLK
clk => cache_addr[1][17][4].CLK
clk => cache_addr[1][17][5].CLK
clk => cache_addr[1][17][6].CLK
clk => cache_addr[1][17][7].CLK
clk => cache_addr[1][17][8].CLK
clk => cache_addr[1][17][9].CLK
clk => cache_addr[1][16][0].CLK
clk => cache_addr[1][16][1].CLK
clk => cache_addr[1][16][2].CLK
clk => cache_addr[1][16][3].CLK
clk => cache_addr[1][16][4].CLK
clk => cache_addr[1][16][5].CLK
clk => cache_addr[1][16][6].CLK
clk => cache_addr[1][16][7].CLK
clk => cache_addr[1][16][8].CLK
clk => cache_addr[1][16][9].CLK
clk => cache_addr[1][15][0].CLK
clk => cache_addr[1][15][1].CLK
clk => cache_addr[1][15][2].CLK
clk => cache_addr[1][15][3].CLK
clk => cache_addr[1][15][4].CLK
clk => cache_addr[1][15][5].CLK
clk => cache_addr[1][15][6].CLK
clk => cache_addr[1][15][7].CLK
clk => cache_addr[1][15][8].CLK
clk => cache_addr[1][15][9].CLK
clk => cache_addr[1][14][0].CLK
clk => cache_addr[1][14][1].CLK
clk => cache_addr[1][14][2].CLK
clk => cache_addr[1][14][3].CLK
clk => cache_addr[1][14][4].CLK
clk => cache_addr[1][14][5].CLK
clk => cache_addr[1][14][6].CLK
clk => cache_addr[1][14][7].CLK
clk => cache_addr[1][14][8].CLK
clk => cache_addr[1][14][9].CLK
clk => cache_addr[1][13][0].CLK
clk => cache_addr[1][13][1].CLK
clk => cache_addr[1][13][2].CLK
clk => cache_addr[1][13][3].CLK
clk => cache_addr[1][13][4].CLK
clk => cache_addr[1][13][5].CLK
clk => cache_addr[1][13][6].CLK
clk => cache_addr[1][13][7].CLK
clk => cache_addr[1][13][8].CLK
clk => cache_addr[1][13][9].CLK
clk => cache_addr[1][12][0].CLK
clk => cache_addr[1][12][1].CLK
clk => cache_addr[1][12][2].CLK
clk => cache_addr[1][12][3].CLK
clk => cache_addr[1][12][4].CLK
clk => cache_addr[1][12][5].CLK
clk => cache_addr[1][12][6].CLK
clk => cache_addr[1][12][7].CLK
clk => cache_addr[1][12][8].CLK
clk => cache_addr[1][12][9].CLK
clk => cache_addr[1][11][0].CLK
clk => cache_addr[1][11][1].CLK
clk => cache_addr[1][11][2].CLK
clk => cache_addr[1][11][3].CLK
clk => cache_addr[1][11][4].CLK
clk => cache_addr[1][11][5].CLK
clk => cache_addr[1][11][6].CLK
clk => cache_addr[1][11][7].CLK
clk => cache_addr[1][11][8].CLK
clk => cache_addr[1][11][9].CLK
clk => cache_addr[1][10][0].CLK
clk => cache_addr[1][10][1].CLK
clk => cache_addr[1][10][2].CLK
clk => cache_addr[1][10][3].CLK
clk => cache_addr[1][10][4].CLK
clk => cache_addr[1][10][5].CLK
clk => cache_addr[1][10][6].CLK
clk => cache_addr[1][10][7].CLK
clk => cache_addr[1][10][8].CLK
clk => cache_addr[1][10][9].CLK
clk => cache_addr[1][9][0].CLK
clk => cache_addr[1][9][1].CLK
clk => cache_addr[1][9][2].CLK
clk => cache_addr[1][9][3].CLK
clk => cache_addr[1][9][4].CLK
clk => cache_addr[1][9][5].CLK
clk => cache_addr[1][9][6].CLK
clk => cache_addr[1][9][7].CLK
clk => cache_addr[1][9][8].CLK
clk => cache_addr[1][9][9].CLK
clk => cache_addr[1][8][0].CLK
clk => cache_addr[1][8][1].CLK
clk => cache_addr[1][8][2].CLK
clk => cache_addr[1][8][3].CLK
clk => cache_addr[1][8][4].CLK
clk => cache_addr[1][8][5].CLK
clk => cache_addr[1][8][6].CLK
clk => cache_addr[1][8][7].CLK
clk => cache_addr[1][8][8].CLK
clk => cache_addr[1][8][9].CLK
clk => cache_addr[1][7][0].CLK
clk => cache_addr[1][7][1].CLK
clk => cache_addr[1][7][2].CLK
clk => cache_addr[1][7][3].CLK
clk => cache_addr[1][7][4].CLK
clk => cache_addr[1][7][5].CLK
clk => cache_addr[1][7][6].CLK
clk => cache_addr[1][7][7].CLK
clk => cache_addr[1][7][8].CLK
clk => cache_addr[1][7][9].CLK
clk => cache_addr[1][6][0].CLK
clk => cache_addr[1][6][1].CLK
clk => cache_addr[1][6][2].CLK
clk => cache_addr[1][6][3].CLK
clk => cache_addr[1][6][4].CLK
clk => cache_addr[1][6][5].CLK
clk => cache_addr[1][6][6].CLK
clk => cache_addr[1][6][7].CLK
clk => cache_addr[1][6][8].CLK
clk => cache_addr[1][6][9].CLK
clk => cache_addr[1][5][0].CLK
clk => cache_addr[1][5][1].CLK
clk => cache_addr[1][5][2].CLK
clk => cache_addr[1][5][3].CLK
clk => cache_addr[1][5][4].CLK
clk => cache_addr[1][5][5].CLK
clk => cache_addr[1][5][6].CLK
clk => cache_addr[1][5][7].CLK
clk => cache_addr[1][5][8].CLK
clk => cache_addr[1][5][9].CLK
clk => cache_addr[1][4][0].CLK
clk => cache_addr[1][4][1].CLK
clk => cache_addr[1][4][2].CLK
clk => cache_addr[1][4][3].CLK
clk => cache_addr[1][4][4].CLK
clk => cache_addr[1][4][5].CLK
clk => cache_addr[1][4][6].CLK
clk => cache_addr[1][4][7].CLK
clk => cache_addr[1][4][8].CLK
clk => cache_addr[1][4][9].CLK
clk => cache_addr[1][3][0].CLK
clk => cache_addr[1][3][1].CLK
clk => cache_addr[1][3][2].CLK
clk => cache_addr[1][3][3].CLK
clk => cache_addr[1][3][4].CLK
clk => cache_addr[1][3][5].CLK
clk => cache_addr[1][3][6].CLK
clk => cache_addr[1][3][7].CLK
clk => cache_addr[1][3][8].CLK
clk => cache_addr[1][3][9].CLK
clk => cache_addr[1][2][0].CLK
clk => cache_addr[1][2][1].CLK
clk => cache_addr[1][2][2].CLK
clk => cache_addr[1][2][3].CLK
clk => cache_addr[1][2][4].CLK
clk => cache_addr[1][2][5].CLK
clk => cache_addr[1][2][6].CLK
clk => cache_addr[1][2][7].CLK
clk => cache_addr[1][2][8].CLK
clk => cache_addr[1][2][9].CLK
clk => cache_addr[1][1][0].CLK
clk => cache_addr[1][1][1].CLK
clk => cache_addr[1][1][2].CLK
clk => cache_addr[1][1][3].CLK
clk => cache_addr[1][1][4].CLK
clk => cache_addr[1][1][5].CLK
clk => cache_addr[1][1][6].CLK
clk => cache_addr[1][1][7].CLK
clk => cache_addr[1][1][8].CLK
clk => cache_addr[1][1][9].CLK
clk => cache_addr[1][0][0].CLK
clk => cache_addr[1][0][1].CLK
clk => cache_addr[1][0][2].CLK
clk => cache_addr[1][0][3].CLK
clk => cache_addr[1][0][4].CLK
clk => cache_addr[1][0][5].CLK
clk => cache_addr[1][0][6].CLK
clk => cache_addr[1][0][7].CLK
clk => cache_addr[1][0][8].CLK
clk => cache_addr[1][0][9].CLK
clk => cache_addr[0][31][0].CLK
clk => cache_addr[0][31][1].CLK
clk => cache_addr[0][31][2].CLK
clk => cache_addr[0][31][3].CLK
clk => cache_addr[0][31][4].CLK
clk => cache_addr[0][31][5].CLK
clk => cache_addr[0][31][6].CLK
clk => cache_addr[0][31][7].CLK
clk => cache_addr[0][31][8].CLK
clk => cache_addr[0][31][9].CLK
clk => cache_addr[0][30][0].CLK
clk => cache_addr[0][30][1].CLK
clk => cache_addr[0][30][2].CLK
clk => cache_addr[0][30][3].CLK
clk => cache_addr[0][30][4].CLK
clk => cache_addr[0][30][5].CLK
clk => cache_addr[0][30][6].CLK
clk => cache_addr[0][30][7].CLK
clk => cache_addr[0][30][8].CLK
clk => cache_addr[0][30][9].CLK
clk => cache_addr[0][29][0].CLK
clk => cache_addr[0][29][1].CLK
clk => cache_addr[0][29][2].CLK
clk => cache_addr[0][29][3].CLK
clk => cache_addr[0][29][4].CLK
clk => cache_addr[0][29][5].CLK
clk => cache_addr[0][29][6].CLK
clk => cache_addr[0][29][7].CLK
clk => cache_addr[0][29][8].CLK
clk => cache_addr[0][29][9].CLK
clk => cache_addr[0][28][0].CLK
clk => cache_addr[0][28][1].CLK
clk => cache_addr[0][28][2].CLK
clk => cache_addr[0][28][3].CLK
clk => cache_addr[0][28][4].CLK
clk => cache_addr[0][28][5].CLK
clk => cache_addr[0][28][6].CLK
clk => cache_addr[0][28][7].CLK
clk => cache_addr[0][28][8].CLK
clk => cache_addr[0][28][9].CLK
clk => cache_addr[0][27][0].CLK
clk => cache_addr[0][27][1].CLK
clk => cache_addr[0][27][2].CLK
clk => cache_addr[0][27][3].CLK
clk => cache_addr[0][27][4].CLK
clk => cache_addr[0][27][5].CLK
clk => cache_addr[0][27][6].CLK
clk => cache_addr[0][27][7].CLK
clk => cache_addr[0][27][8].CLK
clk => cache_addr[0][27][9].CLK
clk => cache_addr[0][26][0].CLK
clk => cache_addr[0][26][1].CLK
clk => cache_addr[0][26][2].CLK
clk => cache_addr[0][26][3].CLK
clk => cache_addr[0][26][4].CLK
clk => cache_addr[0][26][5].CLK
clk => cache_addr[0][26][6].CLK
clk => cache_addr[0][26][7].CLK
clk => cache_addr[0][26][8].CLK
clk => cache_addr[0][26][9].CLK
clk => cache_addr[0][25][0].CLK
clk => cache_addr[0][25][1].CLK
clk => cache_addr[0][25][2].CLK
clk => cache_addr[0][25][3].CLK
clk => cache_addr[0][25][4].CLK
clk => cache_addr[0][25][5].CLK
clk => cache_addr[0][25][6].CLK
clk => cache_addr[0][25][7].CLK
clk => cache_addr[0][25][8].CLK
clk => cache_addr[0][25][9].CLK
clk => cache_addr[0][24][0].CLK
clk => cache_addr[0][24][1].CLK
clk => cache_addr[0][24][2].CLK
clk => cache_addr[0][24][3].CLK
clk => cache_addr[0][24][4].CLK
clk => cache_addr[0][24][5].CLK
clk => cache_addr[0][24][6].CLK
clk => cache_addr[0][24][7].CLK
clk => cache_addr[0][24][8].CLK
clk => cache_addr[0][24][9].CLK
clk => cache_addr[0][23][0].CLK
clk => cache_addr[0][23][1].CLK
clk => cache_addr[0][23][2].CLK
clk => cache_addr[0][23][3].CLK
clk => cache_addr[0][23][4].CLK
clk => cache_addr[0][23][5].CLK
clk => cache_addr[0][23][6].CLK
clk => cache_addr[0][23][7].CLK
clk => cache_addr[0][23][8].CLK
clk => cache_addr[0][23][9].CLK
clk => cache_addr[0][22][0].CLK
clk => cache_addr[0][22][1].CLK
clk => cache_addr[0][22][2].CLK
clk => cache_addr[0][22][3].CLK
clk => cache_addr[0][22][4].CLK
clk => cache_addr[0][22][5].CLK
clk => cache_addr[0][22][6].CLK
clk => cache_addr[0][22][7].CLK
clk => cache_addr[0][22][8].CLK
clk => cache_addr[0][22][9].CLK
clk => cache_addr[0][21][0].CLK
clk => cache_addr[0][21][1].CLK
clk => cache_addr[0][21][2].CLK
clk => cache_addr[0][21][3].CLK
clk => cache_addr[0][21][4].CLK
clk => cache_addr[0][21][5].CLK
clk => cache_addr[0][21][6].CLK
clk => cache_addr[0][21][7].CLK
clk => cache_addr[0][21][8].CLK
clk => cache_addr[0][21][9].CLK
clk => cache_addr[0][20][0].CLK
clk => cache_addr[0][20][1].CLK
clk => cache_addr[0][20][2].CLK
clk => cache_addr[0][20][3].CLK
clk => cache_addr[0][20][4].CLK
clk => cache_addr[0][20][5].CLK
clk => cache_addr[0][20][6].CLK
clk => cache_addr[0][20][7].CLK
clk => cache_addr[0][20][8].CLK
clk => cache_addr[0][20][9].CLK
clk => cache_addr[0][19][0].CLK
clk => cache_addr[0][19][1].CLK
clk => cache_addr[0][19][2].CLK
clk => cache_addr[0][19][3].CLK
clk => cache_addr[0][19][4].CLK
clk => cache_addr[0][19][5].CLK
clk => cache_addr[0][19][6].CLK
clk => cache_addr[0][19][7].CLK
clk => cache_addr[0][19][8].CLK
clk => cache_addr[0][19][9].CLK
clk => cache_addr[0][18][0].CLK
clk => cache_addr[0][18][1].CLK
clk => cache_addr[0][18][2].CLK
clk => cache_addr[0][18][3].CLK
clk => cache_addr[0][18][4].CLK
clk => cache_addr[0][18][5].CLK
clk => cache_addr[0][18][6].CLK
clk => cache_addr[0][18][7].CLK
clk => cache_addr[0][18][8].CLK
clk => cache_addr[0][18][9].CLK
clk => cache_addr[0][17][0].CLK
clk => cache_addr[0][17][1].CLK
clk => cache_addr[0][17][2].CLK
clk => cache_addr[0][17][3].CLK
clk => cache_addr[0][17][4].CLK
clk => cache_addr[0][17][5].CLK
clk => cache_addr[0][17][6].CLK
clk => cache_addr[0][17][7].CLK
clk => cache_addr[0][17][8].CLK
clk => cache_addr[0][17][9].CLK
clk => cache_addr[0][16][0].CLK
clk => cache_addr[0][16][1].CLK
clk => cache_addr[0][16][2].CLK
clk => cache_addr[0][16][3].CLK
clk => cache_addr[0][16][4].CLK
clk => cache_addr[0][16][5].CLK
clk => cache_addr[0][16][6].CLK
clk => cache_addr[0][16][7].CLK
clk => cache_addr[0][16][8].CLK
clk => cache_addr[0][16][9].CLK
clk => cache_addr[0][15][0].CLK
clk => cache_addr[0][15][1].CLK
clk => cache_addr[0][15][2].CLK
clk => cache_addr[0][15][3].CLK
clk => cache_addr[0][15][4].CLK
clk => cache_addr[0][15][5].CLK
clk => cache_addr[0][15][6].CLK
clk => cache_addr[0][15][7].CLK
clk => cache_addr[0][15][8].CLK
clk => cache_addr[0][15][9].CLK
clk => cache_addr[0][14][0].CLK
clk => cache_addr[0][14][1].CLK
clk => cache_addr[0][14][2].CLK
clk => cache_addr[0][14][3].CLK
clk => cache_addr[0][14][4].CLK
clk => cache_addr[0][14][5].CLK
clk => cache_addr[0][14][6].CLK
clk => cache_addr[0][14][7].CLK
clk => cache_addr[0][14][8].CLK
clk => cache_addr[0][14][9].CLK
clk => cache_addr[0][13][0].CLK
clk => cache_addr[0][13][1].CLK
clk => cache_addr[0][13][2].CLK
clk => cache_addr[0][13][3].CLK
clk => cache_addr[0][13][4].CLK
clk => cache_addr[0][13][5].CLK
clk => cache_addr[0][13][6].CLK
clk => cache_addr[0][13][7].CLK
clk => cache_addr[0][13][8].CLK
clk => cache_addr[0][13][9].CLK
clk => cache_addr[0][12][0].CLK
clk => cache_addr[0][12][1].CLK
clk => cache_addr[0][12][2].CLK
clk => cache_addr[0][12][3].CLK
clk => cache_addr[0][12][4].CLK
clk => cache_addr[0][12][5].CLK
clk => cache_addr[0][12][6].CLK
clk => cache_addr[0][12][7].CLK
clk => cache_addr[0][12][8].CLK
clk => cache_addr[0][12][9].CLK
clk => cache_addr[0][11][0].CLK
clk => cache_addr[0][11][1].CLK
clk => cache_addr[0][11][2].CLK
clk => cache_addr[0][11][3].CLK
clk => cache_addr[0][11][4].CLK
clk => cache_addr[0][11][5].CLK
clk => cache_addr[0][11][6].CLK
clk => cache_addr[0][11][7].CLK
clk => cache_addr[0][11][8].CLK
clk => cache_addr[0][11][9].CLK
clk => cache_addr[0][10][0].CLK
clk => cache_addr[0][10][1].CLK
clk => cache_addr[0][10][2].CLK
clk => cache_addr[0][10][3].CLK
clk => cache_addr[0][10][4].CLK
clk => cache_addr[0][10][5].CLK
clk => cache_addr[0][10][6].CLK
clk => cache_addr[0][10][7].CLK
clk => cache_addr[0][10][8].CLK
clk => cache_addr[0][10][9].CLK
clk => cache_addr[0][9][0].CLK
clk => cache_addr[0][9][1].CLK
clk => cache_addr[0][9][2].CLK
clk => cache_addr[0][9][3].CLK
clk => cache_addr[0][9][4].CLK
clk => cache_addr[0][9][5].CLK
clk => cache_addr[0][9][6].CLK
clk => cache_addr[0][9][7].CLK
clk => cache_addr[0][9][8].CLK
clk => cache_addr[0][9][9].CLK
clk => cache_addr[0][8][0].CLK
clk => cache_addr[0][8][1].CLK
clk => cache_addr[0][8][2].CLK
clk => cache_addr[0][8][3].CLK
clk => cache_addr[0][8][4].CLK
clk => cache_addr[0][8][5].CLK
clk => cache_addr[0][8][6].CLK
clk => cache_addr[0][8][7].CLK
clk => cache_addr[0][8][8].CLK
clk => cache_addr[0][8][9].CLK
clk => cache_addr[0][7][0].CLK
clk => cache_addr[0][7][1].CLK
clk => cache_addr[0][7][2].CLK
clk => cache_addr[0][7][3].CLK
clk => cache_addr[0][7][4].CLK
clk => cache_addr[0][7][5].CLK
clk => cache_addr[0][7][6].CLK
clk => cache_addr[0][7][7].CLK
clk => cache_addr[0][7][8].CLK
clk => cache_addr[0][7][9].CLK
clk => cache_addr[0][6][0].CLK
clk => cache_addr[0][6][1].CLK
clk => cache_addr[0][6][2].CLK
clk => cache_addr[0][6][3].CLK
clk => cache_addr[0][6][4].CLK
clk => cache_addr[0][6][5].CLK
clk => cache_addr[0][6][6].CLK
clk => cache_addr[0][6][7].CLK
clk => cache_addr[0][6][8].CLK
clk => cache_addr[0][6][9].CLK
clk => cache_addr[0][5][0].CLK
clk => cache_addr[0][5][1].CLK
clk => cache_addr[0][5][2].CLK
clk => cache_addr[0][5][3].CLK
clk => cache_addr[0][5][4].CLK
clk => cache_addr[0][5][5].CLK
clk => cache_addr[0][5][6].CLK
clk => cache_addr[0][5][7].CLK
clk => cache_addr[0][5][8].CLK
clk => cache_addr[0][5][9].CLK
clk => cache_addr[0][4][0].CLK
clk => cache_addr[0][4][1].CLK
clk => cache_addr[0][4][2].CLK
clk => cache_addr[0][4][3].CLK
clk => cache_addr[0][4][4].CLK
clk => cache_addr[0][4][5].CLK
clk => cache_addr[0][4][6].CLK
clk => cache_addr[0][4][7].CLK
clk => cache_addr[0][4][8].CLK
clk => cache_addr[0][4][9].CLK
clk => cache_addr[0][3][0].CLK
clk => cache_addr[0][3][1].CLK
clk => cache_addr[0][3][2].CLK
clk => cache_addr[0][3][3].CLK
clk => cache_addr[0][3][4].CLK
clk => cache_addr[0][3][5].CLK
clk => cache_addr[0][3][6].CLK
clk => cache_addr[0][3][7].CLK
clk => cache_addr[0][3][8].CLK
clk => cache_addr[0][3][9].CLK
clk => cache_addr[0][2][0].CLK
clk => cache_addr[0][2][1].CLK
clk => cache_addr[0][2][2].CLK
clk => cache_addr[0][2][3].CLK
clk => cache_addr[0][2][4].CLK
clk => cache_addr[0][2][5].CLK
clk => cache_addr[0][2][6].CLK
clk => cache_addr[0][2][7].CLK
clk => cache_addr[0][2][8].CLK
clk => cache_addr[0][2][9].CLK
clk => cache_addr[0][1][0].CLK
clk => cache_addr[0][1][1].CLK
clk => cache_addr[0][1][2].CLK
clk => cache_addr[0][1][3].CLK
clk => cache_addr[0][1][4].CLK
clk => cache_addr[0][1][5].CLK
clk => cache_addr[0][1][6].CLK
clk => cache_addr[0][1][7].CLK
clk => cache_addr[0][1][8].CLK
clk => cache_addr[0][1][9].CLK
clk => cache_addr[0][0][0].CLK
clk => cache_addr[0][0][1].CLK
clk => cache_addr[0][0][2].CLK
clk => cache_addr[0][0][3].CLK
clk => cache_addr[0][0][4].CLK
clk => cache_addr[0][0][5].CLK
clk => cache_addr[0][0][6].CLK
clk => cache_addr[0][0][7].CLK
clk => cache_addr[0][0][8].CLK
clk => cache_addr[0][0][9].CLK
clk => hiaddr[0]~reg0.CLK
clk => hiaddr[1]~reg0.CLK
clk => hiaddr[2]~reg0.CLK
clk => hiaddr[3]~reg0.CLK
clk => hiaddr[4]~reg0.CLK
clk => hiaddr[5]~reg0.CLK
clk => hiaddr[6]~reg0.CLK
clk => hiaddr[7]~reg0.CLK
clk => hiaddr[8]~reg0.CLK
clk => hiaddr[9]~reg0.CLK
clk => hiaddr[10]~reg0.CLK
clk => hiaddr[11]~reg0.CLK
clk => hiaddr[12]~reg0.CLK
clk => hiaddr[13]~reg0.CLK
clk => hiaddr[14]~reg0.CLK
clk => rmreq.CLK
clk => rwmask[0].CLK
clk => rwmask[1].CLK
clk => rwmask[2].CLK
clk => rwmask[3].CLK
clk => rdin[0].CLK
clk => rdin[1].CLK
clk => rdin[2].CLK
clk => rdin[3].CLK
clk => rdin[4].CLK
clk => rdin[5].CLK
clk => rdin[6].CLK
clk => rdin[7].CLK
clk => rdin[8].CLK
clk => rdin[9].CLK
clk => rdin[10].CLK
clk => rdin[11].CLK
clk => rdin[12].CLK
clk => rdin[13].CLK
clk => rdin[14].CLK
clk => rdin[15].CLK
clk => rdin[16].CLK
clk => rdin[17].CLK
clk => rdin[18].CLK
clk => rdin[19].CLK
clk => rdin[20].CLK
clk => rdin[21].CLK
clk => rdin[22].CLK
clk => rdin[23].CLK
clk => rdin[24].CLK
clk => rdin[25].CLK
clk => rdin[26].CLK
clk => rdin[27].CLK
clk => rdin[28].CLK
clk => rdin[29].CLK
clk => rdin[30].CLK
clk => rdin[31].CLK
clk => raddr[2].CLK
clk => raddr[3].CLK
clk => raddr[4].CLK
clk => raddr[5].CLK
clk => raddr[6].CLK
clk => raddr[7].CLK
clk => raddr[8].CLK
clk => raddr[9].CLK
clk => raddr[10].CLK
clk => raddr[11].CLK
clk => raddr[12].CLK
clk => raddr[13].CLK
clk => raddr[14].CLK
clk => raddr[15].CLK
clk => raddr[16].CLK
clk => raddr[17].CLK
clk => raddr[18].CLK
clk => raddr[19].CLK
clk => raddr[20].CLK
clk => flushreq.CLK
clk => s_lowaddr5.CLK
clk => cache_dirty[31][3].CLK
clk => cache_dirty[30][3].CLK
clk => cache_dirty[29][3].CLK
clk => cache_dirty[28][3].CLK
clk => cache_dirty[27][3].CLK
clk => cache_dirty[26][3].CLK
clk => cache_dirty[25][3].CLK
clk => cache_dirty[24][3].CLK
clk => cache_dirty[23][3].CLK
clk => cache_dirty[22][3].CLK
clk => cache_dirty[21][3].CLK
clk => cache_dirty[20][3].CLK
clk => cache_dirty[19][3].CLK
clk => cache_dirty[18][3].CLK
clk => cache_dirty[17][3].CLK
clk => cache_dirty[16][3].CLK
clk => cache_dirty[15][3].CLK
clk => cache_dirty[14][3].CLK
clk => cache_dirty[13][3].CLK
clk => cache_dirty[12][3].CLK
clk => cache_dirty[11][3].CLK
clk => cache_dirty[10][3].CLK
clk => cache_dirty[9][3].CLK
clk => cache_dirty[8][3].CLK
clk => cache_dirty[7][3].CLK
clk => cache_dirty[6][3].CLK
clk => cache_dirty[5][3].CLK
clk => cache_dirty[4][3].CLK
clk => cache_dirty[3][3].CLK
clk => cache_dirty[2][3].CLK
clk => cache_dirty[1][3].CLK
clk => cache_dirty[0][3].CLK
clk => cache_lru[3][31][0].CLK
clk => cache_lru[3][31][1].CLK
clk => cache_lru[3][30][0].CLK
clk => cache_lru[3][30][1].CLK
clk => cache_lru[3][29][0].CLK
clk => cache_lru[3][29][1].CLK
clk => cache_lru[3][28][0].CLK
clk => cache_lru[3][28][1].CLK
clk => cache_lru[3][27][0].CLK
clk => cache_lru[3][27][1].CLK
clk => cache_lru[3][26][0].CLK
clk => cache_lru[3][26][1].CLK
clk => cache_lru[3][25][0].CLK
clk => cache_lru[3][25][1].CLK
clk => cache_lru[3][24][0].CLK
clk => cache_lru[3][24][1].CLK
clk => cache_lru[3][23][0].CLK
clk => cache_lru[3][23][1].CLK
clk => cache_lru[3][22][0].CLK
clk => cache_lru[3][22][1].CLK
clk => cache_lru[3][21][0].CLK
clk => cache_lru[3][21][1].CLK
clk => cache_lru[3][20][0].CLK
clk => cache_lru[3][20][1].CLK
clk => cache_lru[3][19][0].CLK
clk => cache_lru[3][19][1].CLK
clk => cache_lru[3][18][0].CLK
clk => cache_lru[3][18][1].CLK
clk => cache_lru[3][17][0].CLK
clk => cache_lru[3][17][1].CLK
clk => cache_lru[3][16][0].CLK
clk => cache_lru[3][16][1].CLK
clk => cache_lru[3][15][0].CLK
clk => cache_lru[3][15][1].CLK
clk => cache_lru[3][14][0].CLK
clk => cache_lru[3][14][1].CLK
clk => cache_lru[3][13][0].CLK
clk => cache_lru[3][13][1].CLK
clk => cache_lru[3][12][0].CLK
clk => cache_lru[3][12][1].CLK
clk => cache_lru[3][11][0].CLK
clk => cache_lru[3][11][1].CLK
clk => cache_lru[3][10][0].CLK
clk => cache_lru[3][10][1].CLK
clk => cache_lru[3][9][0].CLK
clk => cache_lru[3][9][1].CLK
clk => cache_lru[3][8][0].CLK
clk => cache_lru[3][8][1].CLK
clk => cache_lru[3][7][0].CLK
clk => cache_lru[3][7][1].CLK
clk => cache_lru[3][6][0].CLK
clk => cache_lru[3][6][1].CLK
clk => cache_lru[3][5][0].CLK
clk => cache_lru[3][5][1].CLK
clk => cache_lru[3][4][0].CLK
clk => cache_lru[3][4][1].CLK
clk => cache_lru[3][3][0].CLK
clk => cache_lru[3][3][1].CLK
clk => cache_lru[3][2][0].CLK
clk => cache_lru[3][2][1].CLK
clk => cache_lru[3][1][0].CLK
clk => cache_lru[3][1][1].CLK
clk => cache_lru[3][0][0].CLK
clk => cache_lru[3][0][1].CLK
clk => cache_dirty[31][2].CLK
clk => cache_dirty[30][2].CLK
clk => cache_dirty[29][2].CLK
clk => cache_dirty[28][2].CLK
clk => cache_dirty[27][2].CLK
clk => cache_dirty[26][2].CLK
clk => cache_dirty[25][2].CLK
clk => cache_dirty[24][2].CLK
clk => cache_dirty[23][2].CLK
clk => cache_dirty[22][2].CLK
clk => cache_dirty[21][2].CLK
clk => cache_dirty[20][2].CLK
clk => cache_dirty[19][2].CLK
clk => cache_dirty[18][2].CLK
clk => cache_dirty[17][2].CLK
clk => cache_dirty[16][2].CLK
clk => cache_dirty[15][2].CLK
clk => cache_dirty[14][2].CLK
clk => cache_dirty[13][2].CLK
clk => cache_dirty[12][2].CLK
clk => cache_dirty[11][2].CLK
clk => cache_dirty[10][2].CLK
clk => cache_dirty[9][2].CLK
clk => cache_dirty[8][2].CLK
clk => cache_dirty[7][2].CLK
clk => cache_dirty[6][2].CLK
clk => cache_dirty[5][2].CLK
clk => cache_dirty[4][2].CLK
clk => cache_dirty[3][2].CLK
clk => cache_dirty[2][2].CLK
clk => cache_dirty[1][2].CLK
clk => cache_dirty[0][2].CLK
clk => cache_lru[2][31][0].CLK
clk => cache_lru[2][31][1].CLK
clk => cache_lru[2][30][0].CLK
clk => cache_lru[2][30][1].CLK
clk => cache_lru[2][29][0].CLK
clk => cache_lru[2][29][1].CLK
clk => cache_lru[2][28][0].CLK
clk => cache_lru[2][28][1].CLK
clk => cache_lru[2][27][0].CLK
clk => cache_lru[2][27][1].CLK
clk => cache_lru[2][26][0].CLK
clk => cache_lru[2][26][1].CLK
clk => cache_lru[2][25][0].CLK
clk => cache_lru[2][25][1].CLK
clk => cache_lru[2][24][0].CLK
clk => cache_lru[2][24][1].CLK
clk => cache_lru[2][23][0].CLK
clk => cache_lru[2][23][1].CLK
clk => cache_lru[2][22][0].CLK
clk => cache_lru[2][22][1].CLK
clk => cache_lru[2][21][0].CLK
clk => cache_lru[2][21][1].CLK
clk => cache_lru[2][20][0].CLK
clk => cache_lru[2][20][1].CLK
clk => cache_lru[2][19][0].CLK
clk => cache_lru[2][19][1].CLK
clk => cache_lru[2][18][0].CLK
clk => cache_lru[2][18][1].CLK
clk => cache_lru[2][17][0].CLK
clk => cache_lru[2][17][1].CLK
clk => cache_lru[2][16][0].CLK
clk => cache_lru[2][16][1].CLK
clk => cache_lru[2][15][0].CLK
clk => cache_lru[2][15][1].CLK
clk => cache_lru[2][14][0].CLK
clk => cache_lru[2][14][1].CLK
clk => cache_lru[2][13][0].CLK
clk => cache_lru[2][13][1].CLK
clk => cache_lru[2][12][0].CLK
clk => cache_lru[2][12][1].CLK
clk => cache_lru[2][11][0].CLK
clk => cache_lru[2][11][1].CLK
clk => cache_lru[2][10][0].CLK
clk => cache_lru[2][10][1].CLK
clk => cache_lru[2][9][0].CLK
clk => cache_lru[2][9][1].CLK
clk => cache_lru[2][8][0].CLK
clk => cache_lru[2][8][1].CLK
clk => cache_lru[2][7][0].CLK
clk => cache_lru[2][7][1].CLK
clk => cache_lru[2][6][0].CLK
clk => cache_lru[2][6][1].CLK
clk => cache_lru[2][5][0].CLK
clk => cache_lru[2][5][1].CLK
clk => cache_lru[2][4][0].CLK
clk => cache_lru[2][4][1].CLK
clk => cache_lru[2][3][0].CLK
clk => cache_lru[2][3][1].CLK
clk => cache_lru[2][2][0].CLK
clk => cache_lru[2][2][1].CLK
clk => cache_lru[2][1][0].CLK
clk => cache_lru[2][1][1].CLK
clk => cache_lru[2][0][0].CLK
clk => cache_lru[2][0][1].CLK
clk => cache_dirty[31][1].CLK
clk => cache_dirty[30][1].CLK
clk => cache_dirty[29][1].CLK
clk => cache_dirty[28][1].CLK
clk => cache_dirty[27][1].CLK
clk => cache_dirty[26][1].CLK
clk => cache_dirty[25][1].CLK
clk => cache_dirty[24][1].CLK
clk => cache_dirty[23][1].CLK
clk => cache_dirty[22][1].CLK
clk => cache_dirty[21][1].CLK
clk => cache_dirty[20][1].CLK
clk => cache_dirty[19][1].CLK
clk => cache_dirty[18][1].CLK
clk => cache_dirty[17][1].CLK
clk => cache_dirty[16][1].CLK
clk => cache_dirty[15][1].CLK
clk => cache_dirty[14][1].CLK
clk => cache_dirty[13][1].CLK
clk => cache_dirty[12][1].CLK
clk => cache_dirty[11][1].CLK
clk => cache_dirty[10][1].CLK
clk => cache_dirty[9][1].CLK
clk => cache_dirty[8][1].CLK
clk => cache_dirty[7][1].CLK
clk => cache_dirty[6][1].CLK
clk => cache_dirty[5][1].CLK
clk => cache_dirty[4][1].CLK
clk => cache_dirty[3][1].CLK
clk => cache_dirty[2][1].CLK
clk => cache_dirty[1][1].CLK
clk => cache_dirty[0][1].CLK
clk => cache_lru[1][31][0].CLK
clk => cache_lru[1][31][1].CLK
clk => cache_lru[1][30][0].CLK
clk => cache_lru[1][30][1].CLK
clk => cache_lru[1][29][0].CLK
clk => cache_lru[1][29][1].CLK
clk => cache_lru[1][28][0].CLK
clk => cache_lru[1][28][1].CLK
clk => cache_lru[1][27][0].CLK
clk => cache_lru[1][27][1].CLK
clk => cache_lru[1][26][0].CLK
clk => cache_lru[1][26][1].CLK
clk => cache_lru[1][25][0].CLK
clk => cache_lru[1][25][1].CLK
clk => cache_lru[1][24][0].CLK
clk => cache_lru[1][24][1].CLK
clk => cache_lru[1][23][0].CLK
clk => cache_lru[1][23][1].CLK
clk => cache_lru[1][22][0].CLK
clk => cache_lru[1][22][1].CLK
clk => cache_lru[1][21][0].CLK
clk => cache_lru[1][21][1].CLK
clk => cache_lru[1][20][0].CLK
clk => cache_lru[1][20][1].CLK
clk => cache_lru[1][19][0].CLK
clk => cache_lru[1][19][1].CLK
clk => cache_lru[1][18][0].CLK
clk => cache_lru[1][18][1].CLK
clk => cache_lru[1][17][0].CLK
clk => cache_lru[1][17][1].CLK
clk => cache_lru[1][16][0].CLK
clk => cache_lru[1][16][1].CLK
clk => cache_lru[1][15][0].CLK
clk => cache_lru[1][15][1].CLK
clk => cache_lru[1][14][0].CLK
clk => cache_lru[1][14][1].CLK
clk => cache_lru[1][13][0].CLK
clk => cache_lru[1][13][1].CLK
clk => cache_lru[1][12][0].CLK
clk => cache_lru[1][12][1].CLK
clk => cache_lru[1][11][0].CLK
clk => cache_lru[1][11][1].CLK
clk => cache_lru[1][10][0].CLK
clk => cache_lru[1][10][1].CLK
clk => cache_lru[1][9][0].CLK
clk => cache_lru[1][9][1].CLK
clk => cache_lru[1][8][0].CLK
clk => cache_lru[1][8][1].CLK
clk => cache_lru[1][7][0].CLK
clk => cache_lru[1][7][1].CLK
clk => cache_lru[1][6][0].CLK
clk => cache_lru[1][6][1].CLK
clk => cache_lru[1][5][0].CLK
clk => cache_lru[1][5][1].CLK
clk => cache_lru[1][4][0].CLK
clk => cache_lru[1][4][1].CLK
clk => cache_lru[1][3][0].CLK
clk => cache_lru[1][3][1].CLK
clk => cache_lru[1][2][0].CLK
clk => cache_lru[1][2][1].CLK
clk => cache_lru[1][1][0].CLK
clk => cache_lru[1][1][1].CLK
clk => cache_lru[1][0][0].CLK
clk => cache_lru[1][0][1].CLK
clk => cache_dirty[31][0].CLK
clk => cache_dirty[30][0].CLK
clk => cache_dirty[29][0].CLK
clk => cache_dirty[28][0].CLK
clk => cache_dirty[27][0].CLK
clk => cache_dirty[26][0].CLK
clk => cache_dirty[25][0].CLK
clk => cache_dirty[24][0].CLK
clk => cache_dirty[23][0].CLK
clk => cache_dirty[22][0].CLK
clk => cache_dirty[21][0].CLK
clk => cache_dirty[20][0].CLK
clk => cache_dirty[19][0].CLK
clk => cache_dirty[18][0].CLK
clk => cache_dirty[17][0].CLK
clk => cache_dirty[16][0].CLK
clk => cache_dirty[15][0].CLK
clk => cache_dirty[14][0].CLK
clk => cache_dirty[13][0].CLK
clk => cache_dirty[12][0].CLK
clk => cache_dirty[11][0].CLK
clk => cache_dirty[10][0].CLK
clk => cache_dirty[9][0].CLK
clk => cache_dirty[8][0].CLK
clk => cache_dirty[7][0].CLK
clk => cache_dirty[6][0].CLK
clk => cache_dirty[5][0].CLK
clk => cache_dirty[4][0].CLK
clk => cache_dirty[3][0].CLK
clk => cache_dirty[2][0].CLK
clk => cache_dirty[1][0].CLK
clk => cache_dirty[0][0].CLK
clk => cache_lru[0][31][0].CLK
clk => cache_lru[0][31][1].CLK
clk => cache_lru[0][30][0].CLK
clk => cache_lru[0][30][1].CLK
clk => cache_lru[0][29][0].CLK
clk => cache_lru[0][29][1].CLK
clk => cache_lru[0][28][0].CLK
clk => cache_lru[0][28][1].CLK
clk => cache_lru[0][27][0].CLK
clk => cache_lru[0][27][1].CLK
clk => cache_lru[0][26][0].CLK
clk => cache_lru[0][26][1].CLK
clk => cache_lru[0][25][0].CLK
clk => cache_lru[0][25][1].CLK
clk => cache_lru[0][24][0].CLK
clk => cache_lru[0][24][1].CLK
clk => cache_lru[0][23][0].CLK
clk => cache_lru[0][23][1].CLK
clk => cache_lru[0][22][0].CLK
clk => cache_lru[0][22][1].CLK
clk => cache_lru[0][21][0].CLK
clk => cache_lru[0][21][1].CLK
clk => cache_lru[0][20][0].CLK
clk => cache_lru[0][20][1].CLK
clk => cache_lru[0][19][0].CLK
clk => cache_lru[0][19][1].CLK
clk => cache_lru[0][18][0].CLK
clk => cache_lru[0][18][1].CLK
clk => cache_lru[0][17][0].CLK
clk => cache_lru[0][17][1].CLK
clk => cache_lru[0][16][0].CLK
clk => cache_lru[0][16][1].CLK
clk => cache_lru[0][15][0].CLK
clk => cache_lru[0][15][1].CLK
clk => cache_lru[0][14][0].CLK
clk => cache_lru[0][14][1].CLK
clk => cache_lru[0][13][0].CLK
clk => cache_lru[0][13][1].CLK
clk => cache_lru[0][12][0].CLK
clk => cache_lru[0][12][1].CLK
clk => cache_lru[0][11][0].CLK
clk => cache_lru[0][11][1].CLK
clk => cache_lru[0][10][0].CLK
clk => cache_lru[0][10][1].CLK
clk => cache_lru[0][9][0].CLK
clk => cache_lru[0][9][1].CLK
clk => cache_lru[0][8][0].CLK
clk => cache_lru[0][8][1].CLK
clk => cache_lru[0][7][0].CLK
clk => cache_lru[0][7][1].CLK
clk => cache_lru[0][6][0].CLK
clk => cache_lru[0][6][1].CLK
clk => cache_lru[0][5][0].CLK
clk => cache_lru[0][5][1].CLK
clk => cache_lru[0][4][0].CLK
clk => cache_lru[0][4][1].CLK
clk => cache_lru[0][3][0].CLK
clk => cache_lru[0][3][1].CLK
clk => cache_lru[0][2][0].CLK
clk => cache_lru[0][2][1].CLK
clk => cache_lru[0][1][0].CLK
clk => cache_lru[0][1][1].CLK
clk => cache_lru[0][0][0].CLK
clk => cache_lru[0][0][1].CLK
clk => STATE~5.DATAIN
mreq => mmreq.DATAB
wmask[0] => mwmask[0].DATAB
wmask[1] => mwmask[1].DATAB
wmask[2] => mwmask[2].DATAB
wmask[3] => mwmask[3].DATAB
ce <= ce~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddr_din[0] => cache:cache_mem.data_a[0]
ddr_din[0] => cache:cache_mem.data_a[16]
ddr_din[1] => cache:cache_mem.data_a[1]
ddr_din[1] => cache:cache_mem.data_a[17]
ddr_din[2] => cache:cache_mem.data_a[2]
ddr_din[2] => cache:cache_mem.data_a[18]
ddr_din[3] => cache:cache_mem.data_a[3]
ddr_din[3] => cache:cache_mem.data_a[19]
ddr_din[4] => cache:cache_mem.data_a[4]
ddr_din[4] => cache:cache_mem.data_a[20]
ddr_din[5] => cache:cache_mem.data_a[5]
ddr_din[5] => cache:cache_mem.data_a[21]
ddr_din[6] => cache:cache_mem.data_a[6]
ddr_din[6] => cache:cache_mem.data_a[22]
ddr_din[7] => cache:cache_mem.data_a[7]
ddr_din[7] => cache:cache_mem.data_a[23]
ddr_din[8] => cache:cache_mem.data_a[8]
ddr_din[8] => cache:cache_mem.data_a[24]
ddr_din[9] => cache:cache_mem.data_a[9]
ddr_din[9] => cache:cache_mem.data_a[25]
ddr_din[10] => cache:cache_mem.data_a[10]
ddr_din[10] => cache:cache_mem.data_a[26]
ddr_din[11] => cache:cache_mem.data_a[11]
ddr_din[11] => cache:cache_mem.data_a[27]
ddr_din[12] => cache:cache_mem.data_a[12]
ddr_din[12] => cache:cache_mem.data_a[28]
ddr_din[13] => cache:cache_mem.data_a[13]
ddr_din[13] => cache:cache_mem.data_a[29]
ddr_din[14] => cache:cache_mem.data_a[14]
ddr_din[14] => cache:cache_mem.data_a[30]
ddr_din[15] => cache:cache_mem.data_a[15]
ddr_din[15] => cache:cache_mem.data_a[31]
ddr_dout[0] <= ddr_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddr_dout[1] <= ddr_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddr_dout[2] <= ddr_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddr_dout[3] <= ddr_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddr_dout[4] <= ddr_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddr_dout[5] <= ddr_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddr_dout[6] <= ddr_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddr_dout[7] <= ddr_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddr_dout[8] <= ddr_dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddr_dout[9] <= ddr_dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddr_dout[10] <= ddr_dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddr_dout[11] <= ddr_dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddr_dout[12] <= ddr_dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddr_dout[13] <= ddr_dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddr_dout[14] <= ddr_dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddr_dout[15] <= ddr_dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddr_clk => cache:cache_mem.clock_a
ddr_clk => ddr_dout[0]~reg0.CLK
ddr_clk => ddr_dout[1]~reg0.CLK
ddr_clk => ddr_dout[2]~reg0.CLK
ddr_clk => ddr_dout[3]~reg0.CLK
ddr_clk => ddr_dout[4]~reg0.CLK
ddr_clk => ddr_dout[5]~reg0.CLK
ddr_clk => ddr_dout[6]~reg0.CLK
ddr_clk => ddr_dout[7]~reg0.CLK
ddr_clk => ddr_dout[8]~reg0.CLK
ddr_clk => ddr_dout[9]~reg0.CLK
ddr_clk => ddr_dout[10]~reg0.CLK
ddr_clk => ddr_dout[11]~reg0.CLK
ddr_clk => ddr_dout[12]~reg0.CLK
ddr_clk => ddr_dout[13]~reg0.CLK
ddr_clk => ddr_dout[14]~reg0.CLK
ddr_clk => ddr_dout[15]~reg0.CLK
ddr_clk => lowaddr[0].CLK
ddr_clk => lowaddr[1].CLK
ddr_clk => lowaddr[2].CLK
ddr_clk => lowaddr[3].CLK
ddr_clk => lowaddr[4].CLK
cache_write_data => always0.IN0
cache_write_data => comb.IN0
cache_write_data => cache:cache_mem.wren_a
cache_read_data => always0.IN1
cache_read_data => comb.IN1
ddr_rd <= ddr_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddr_wr <= ddr_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
hiaddr[0] <= hiaddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hiaddr[1] <= hiaddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hiaddr[2] <= hiaddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hiaddr[3] <= hiaddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hiaddr[4] <= hiaddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hiaddr[5] <= hiaddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hiaddr[6] <= hiaddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hiaddr[7] <= hiaddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hiaddr[8] <= hiaddr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hiaddr[9] <= hiaddr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hiaddr[10] <= hiaddr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hiaddr[11] <= hiaddr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hiaddr[12] <= hiaddr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hiaddr[13] <= hiaddr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hiaddr[14] <= hiaddr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flush => flushreq.IN1


|Next186_SoC|system:sys_inst|cache_controller:cache_ctl|cache:cache_mem
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
byteena_a[0] => byteena_a[0].IN1
byteena_a[1] => byteena_a[1].IN1
byteena_a[2] => byteena_a[2].IN1
byteena_a[3] => byteena_a[3].IN1
byteena_b[0] => byteena_b[0].IN1
byteena_b[1] => byteena_b[1].IN1
byteena_b[2] => byteena_b[2].IN1
byteena_b[3] => byteena_b[3].IN1
clock_a => clock_a.IN1
clock_b => clock_b.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
enable_a => enable_a.IN1
enable_b => enable_b.IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|Next186_SoC|system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component
wren_a => altsyncram_lgn2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_lgn2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_lgn2:auto_generated.data_a[0]
data_a[1] => altsyncram_lgn2:auto_generated.data_a[1]
data_a[2] => altsyncram_lgn2:auto_generated.data_a[2]
data_a[3] => altsyncram_lgn2:auto_generated.data_a[3]
data_a[4] => altsyncram_lgn2:auto_generated.data_a[4]
data_a[5] => altsyncram_lgn2:auto_generated.data_a[5]
data_a[6] => altsyncram_lgn2:auto_generated.data_a[6]
data_a[7] => altsyncram_lgn2:auto_generated.data_a[7]
data_a[8] => altsyncram_lgn2:auto_generated.data_a[8]
data_a[9] => altsyncram_lgn2:auto_generated.data_a[9]
data_a[10] => altsyncram_lgn2:auto_generated.data_a[10]
data_a[11] => altsyncram_lgn2:auto_generated.data_a[11]
data_a[12] => altsyncram_lgn2:auto_generated.data_a[12]
data_a[13] => altsyncram_lgn2:auto_generated.data_a[13]
data_a[14] => altsyncram_lgn2:auto_generated.data_a[14]
data_a[15] => altsyncram_lgn2:auto_generated.data_a[15]
data_a[16] => altsyncram_lgn2:auto_generated.data_a[16]
data_a[17] => altsyncram_lgn2:auto_generated.data_a[17]
data_a[18] => altsyncram_lgn2:auto_generated.data_a[18]
data_a[19] => altsyncram_lgn2:auto_generated.data_a[19]
data_a[20] => altsyncram_lgn2:auto_generated.data_a[20]
data_a[21] => altsyncram_lgn2:auto_generated.data_a[21]
data_a[22] => altsyncram_lgn2:auto_generated.data_a[22]
data_a[23] => altsyncram_lgn2:auto_generated.data_a[23]
data_a[24] => altsyncram_lgn2:auto_generated.data_a[24]
data_a[25] => altsyncram_lgn2:auto_generated.data_a[25]
data_a[26] => altsyncram_lgn2:auto_generated.data_a[26]
data_a[27] => altsyncram_lgn2:auto_generated.data_a[27]
data_a[28] => altsyncram_lgn2:auto_generated.data_a[28]
data_a[29] => altsyncram_lgn2:auto_generated.data_a[29]
data_a[30] => altsyncram_lgn2:auto_generated.data_a[30]
data_a[31] => altsyncram_lgn2:auto_generated.data_a[31]
data_b[0] => altsyncram_lgn2:auto_generated.data_b[0]
data_b[1] => altsyncram_lgn2:auto_generated.data_b[1]
data_b[2] => altsyncram_lgn2:auto_generated.data_b[2]
data_b[3] => altsyncram_lgn2:auto_generated.data_b[3]
data_b[4] => altsyncram_lgn2:auto_generated.data_b[4]
data_b[5] => altsyncram_lgn2:auto_generated.data_b[5]
data_b[6] => altsyncram_lgn2:auto_generated.data_b[6]
data_b[7] => altsyncram_lgn2:auto_generated.data_b[7]
data_b[8] => altsyncram_lgn2:auto_generated.data_b[8]
data_b[9] => altsyncram_lgn2:auto_generated.data_b[9]
data_b[10] => altsyncram_lgn2:auto_generated.data_b[10]
data_b[11] => altsyncram_lgn2:auto_generated.data_b[11]
data_b[12] => altsyncram_lgn2:auto_generated.data_b[12]
data_b[13] => altsyncram_lgn2:auto_generated.data_b[13]
data_b[14] => altsyncram_lgn2:auto_generated.data_b[14]
data_b[15] => altsyncram_lgn2:auto_generated.data_b[15]
data_b[16] => altsyncram_lgn2:auto_generated.data_b[16]
data_b[17] => altsyncram_lgn2:auto_generated.data_b[17]
data_b[18] => altsyncram_lgn2:auto_generated.data_b[18]
data_b[19] => altsyncram_lgn2:auto_generated.data_b[19]
data_b[20] => altsyncram_lgn2:auto_generated.data_b[20]
data_b[21] => altsyncram_lgn2:auto_generated.data_b[21]
data_b[22] => altsyncram_lgn2:auto_generated.data_b[22]
data_b[23] => altsyncram_lgn2:auto_generated.data_b[23]
data_b[24] => altsyncram_lgn2:auto_generated.data_b[24]
data_b[25] => altsyncram_lgn2:auto_generated.data_b[25]
data_b[26] => altsyncram_lgn2:auto_generated.data_b[26]
data_b[27] => altsyncram_lgn2:auto_generated.data_b[27]
data_b[28] => altsyncram_lgn2:auto_generated.data_b[28]
data_b[29] => altsyncram_lgn2:auto_generated.data_b[29]
data_b[30] => altsyncram_lgn2:auto_generated.data_b[30]
data_b[31] => altsyncram_lgn2:auto_generated.data_b[31]
address_a[0] => altsyncram_lgn2:auto_generated.address_a[0]
address_a[1] => altsyncram_lgn2:auto_generated.address_a[1]
address_a[2] => altsyncram_lgn2:auto_generated.address_a[2]
address_a[3] => altsyncram_lgn2:auto_generated.address_a[3]
address_a[4] => altsyncram_lgn2:auto_generated.address_a[4]
address_a[5] => altsyncram_lgn2:auto_generated.address_a[5]
address_a[6] => altsyncram_lgn2:auto_generated.address_a[6]
address_a[7] => altsyncram_lgn2:auto_generated.address_a[7]
address_a[8] => altsyncram_lgn2:auto_generated.address_a[8]
address_a[9] => altsyncram_lgn2:auto_generated.address_a[9]
address_a[10] => altsyncram_lgn2:auto_generated.address_a[10]
address_b[0] => altsyncram_lgn2:auto_generated.address_b[0]
address_b[1] => altsyncram_lgn2:auto_generated.address_b[1]
address_b[2] => altsyncram_lgn2:auto_generated.address_b[2]
address_b[3] => altsyncram_lgn2:auto_generated.address_b[3]
address_b[4] => altsyncram_lgn2:auto_generated.address_b[4]
address_b[5] => altsyncram_lgn2:auto_generated.address_b[5]
address_b[6] => altsyncram_lgn2:auto_generated.address_b[6]
address_b[7] => altsyncram_lgn2:auto_generated.address_b[7]
address_b[8] => altsyncram_lgn2:auto_generated.address_b[8]
address_b[9] => altsyncram_lgn2:auto_generated.address_b[9]
address_b[10] => altsyncram_lgn2:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lgn2:auto_generated.clock0
clock1 => altsyncram_lgn2:auto_generated.clock1
clocken0 => altsyncram_lgn2:auto_generated.clocken0
clocken1 => altsyncram_lgn2:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_lgn2:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_lgn2:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_lgn2:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_lgn2:auto_generated.byteena_a[3]
byteena_b[0] => altsyncram_lgn2:auto_generated.byteena_b[0]
byteena_b[1] => altsyncram_lgn2:auto_generated.byteena_b[1]
byteena_b[2] => altsyncram_lgn2:auto_generated.byteena_b[2]
byteena_b[3] => altsyncram_lgn2:auto_generated.byteena_b[3]
q_a[0] <= altsyncram_lgn2:auto_generated.q_a[0]
q_a[1] <= altsyncram_lgn2:auto_generated.q_a[1]
q_a[2] <= altsyncram_lgn2:auto_generated.q_a[2]
q_a[3] <= altsyncram_lgn2:auto_generated.q_a[3]
q_a[4] <= altsyncram_lgn2:auto_generated.q_a[4]
q_a[5] <= altsyncram_lgn2:auto_generated.q_a[5]
q_a[6] <= altsyncram_lgn2:auto_generated.q_a[6]
q_a[7] <= altsyncram_lgn2:auto_generated.q_a[7]
q_a[8] <= altsyncram_lgn2:auto_generated.q_a[8]
q_a[9] <= altsyncram_lgn2:auto_generated.q_a[9]
q_a[10] <= altsyncram_lgn2:auto_generated.q_a[10]
q_a[11] <= altsyncram_lgn2:auto_generated.q_a[11]
q_a[12] <= altsyncram_lgn2:auto_generated.q_a[12]
q_a[13] <= altsyncram_lgn2:auto_generated.q_a[13]
q_a[14] <= altsyncram_lgn2:auto_generated.q_a[14]
q_a[15] <= altsyncram_lgn2:auto_generated.q_a[15]
q_a[16] <= altsyncram_lgn2:auto_generated.q_a[16]
q_a[17] <= altsyncram_lgn2:auto_generated.q_a[17]
q_a[18] <= altsyncram_lgn2:auto_generated.q_a[18]
q_a[19] <= altsyncram_lgn2:auto_generated.q_a[19]
q_a[20] <= altsyncram_lgn2:auto_generated.q_a[20]
q_a[21] <= altsyncram_lgn2:auto_generated.q_a[21]
q_a[22] <= altsyncram_lgn2:auto_generated.q_a[22]
q_a[23] <= altsyncram_lgn2:auto_generated.q_a[23]
q_a[24] <= altsyncram_lgn2:auto_generated.q_a[24]
q_a[25] <= altsyncram_lgn2:auto_generated.q_a[25]
q_a[26] <= altsyncram_lgn2:auto_generated.q_a[26]
q_a[27] <= altsyncram_lgn2:auto_generated.q_a[27]
q_a[28] <= altsyncram_lgn2:auto_generated.q_a[28]
q_a[29] <= altsyncram_lgn2:auto_generated.q_a[29]
q_a[30] <= altsyncram_lgn2:auto_generated.q_a[30]
q_a[31] <= altsyncram_lgn2:auto_generated.q_a[31]
q_b[0] <= altsyncram_lgn2:auto_generated.q_b[0]
q_b[1] <= altsyncram_lgn2:auto_generated.q_b[1]
q_b[2] <= altsyncram_lgn2:auto_generated.q_b[2]
q_b[3] <= altsyncram_lgn2:auto_generated.q_b[3]
q_b[4] <= altsyncram_lgn2:auto_generated.q_b[4]
q_b[5] <= altsyncram_lgn2:auto_generated.q_b[5]
q_b[6] <= altsyncram_lgn2:auto_generated.q_b[6]
q_b[7] <= altsyncram_lgn2:auto_generated.q_b[7]
q_b[8] <= altsyncram_lgn2:auto_generated.q_b[8]
q_b[9] <= altsyncram_lgn2:auto_generated.q_b[9]
q_b[10] <= altsyncram_lgn2:auto_generated.q_b[10]
q_b[11] <= altsyncram_lgn2:auto_generated.q_b[11]
q_b[12] <= altsyncram_lgn2:auto_generated.q_b[12]
q_b[13] <= altsyncram_lgn2:auto_generated.q_b[13]
q_b[14] <= altsyncram_lgn2:auto_generated.q_b[14]
q_b[15] <= altsyncram_lgn2:auto_generated.q_b[15]
q_b[16] <= altsyncram_lgn2:auto_generated.q_b[16]
q_b[17] <= altsyncram_lgn2:auto_generated.q_b[17]
q_b[18] <= altsyncram_lgn2:auto_generated.q_b[18]
q_b[19] <= altsyncram_lgn2:auto_generated.q_b[19]
q_b[20] <= altsyncram_lgn2:auto_generated.q_b[20]
q_b[21] <= altsyncram_lgn2:auto_generated.q_b[21]
q_b[22] <= altsyncram_lgn2:auto_generated.q_b[22]
q_b[23] <= altsyncram_lgn2:auto_generated.q_b[23]
q_b[24] <= altsyncram_lgn2:auto_generated.q_b[24]
q_b[25] <= altsyncram_lgn2:auto_generated.q_b[25]
q_b[26] <= altsyncram_lgn2:auto_generated.q_b[26]
q_b[27] <= altsyncram_lgn2:auto_generated.q_b[27]
q_b[28] <= altsyncram_lgn2:auto_generated.q_b[28]
q_b[29] <= altsyncram_lgn2:auto_generated.q_b[29]
q_b[30] <= altsyncram_lgn2:auto_generated.q_b[30]
q_b[31] <= altsyncram_lgn2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Next186_SoC|system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_lgn2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
byteena_b[0] => ram_block1a0.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a1.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a2.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a3.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a4.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a5.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a6.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a7.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a8.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a9.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a10.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a11.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a12.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a13.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a14.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a15.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a16.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a17.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a18.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a19.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a20.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a21.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a22.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a23.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a24.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a25.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a26.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a27.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a28.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a29.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a30.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a31.PORTBBYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|Next186_SoC|system:sys_inst|KB_Mouse_8042:KB_Mouse
CS => always0.IN0
CS => CPU_RST.OUTPUTSELECT
CS => wr_mouse.OUTPUTSELECT
CS => wr_kb.OUTPUTSELECT
CS => wr_data.OUTPUTSELECT
CS => wr_data.OUTPUTSELECT
CS => wr_data.OUTPUTSELECT
CS => wr_data.OUTPUTSELECT
CS => wr_data.OUTPUTSELECT
CS => wr_data.OUTPUTSELECT
CS => wr_data.OUTPUTSELECT
CS => wr_data.OUTPUTSELECT
CS => wr_data.OUTPUTSELECT
CS => wr_data.OUTPUTSELECT
CS => OBF.OUTPUTSELECT
CS => MOBF.OUTPUTSELECT
CS => rd_kb.OUTPUTSELECT
CS => rd_mouse.OUTPUTSELECT
CS => ctl_outb.ENA
CS => wcfg.ENA
CS => cmdbyte[0].ENA
CS => cmdbyte[1].ENA
CS => cmdbyte[2].ENA
CS => cmdbyte[3].ENA
CS => next_mouse.ENA
WR => always0.IN1
WR => CPU_RST.OUTPUTSELECT
WR => next_mouse.OUTPUTSELECT
WR => cmdbyte.OUTPUTSELECT
WR => cmdbyte.OUTPUTSELECT
WR => cmdbyte.OUTPUTSELECT
WR => cmdbyte.OUTPUTSELECT
WR => wcfg.OUTPUTSELECT
WR => ctl_outb.OUTPUTSELECT
WR => wr_mouse.OUTPUTSELECT
WR => wr_kb.OUTPUTSELECT
WR => wr_data.OUTPUTSELECT
WR => wr_data.OUTPUTSELECT
WR => wr_data.OUTPUTSELECT
WR => wr_data.OUTPUTSELECT
WR => wr_data.OUTPUTSELECT
WR => wr_data.OUTPUTSELECT
WR => wr_data.OUTPUTSELECT
WR => wr_data.OUTPUTSELECT
WR => wr_data.OUTPUTSELECT
WR => wr_data.OUTPUTSELECT
WR => OBF.OUTPUTSELECT
WR => MOBF.OUTPUTSELECT
WR => rd_kb.OUTPUTSELECT
WR => rd_mouse.OUTPUTSELECT
cmd => dout.OUTPUTSELECT
cmd => dout.OUTPUTSELECT
cmd => dout.OUTPUTSELECT
cmd => dout.OUTPUTSELECT
cmd => dout.OUTPUTSELECT
cmd => dout.OUTPUTSELECT
cmd => dout.OUTPUTSELECT
cmd => dout.OUTPUTSELECT
cmd => CPU_RST.OUTPUTSELECT
cmd => next_mouse.OUTPUTSELECT
cmd => cmdbyte.OUTPUTSELECT
cmd => cmdbyte.OUTPUTSELECT
cmd => cmdbyte.OUTPUTSELECT
cmd => cmdbyte.OUTPUTSELECT
cmd => wcfg.OUTPUTSELECT
cmd => ctl_outb.OUTPUTSELECT
cmd => wr_mouse.OUTPUTSELECT
cmd => wr_kb.OUTPUTSELECT
cmd => wr_data.OUTPUTSELECT
cmd => wr_data.OUTPUTSELECT
cmd => wr_data.OUTPUTSELECT
cmd => wr_data.OUTPUTSELECT
cmd => wr_data.OUTPUTSELECT
cmd => wr_data.OUTPUTSELECT
cmd => wr_data.OUTPUTSELECT
cmd => wr_data.OUTPUTSELECT
cmd => wr_data.OUTPUTSELECT
cmd => wr_data.OUTPUTSELECT
cmd => ctl_outb.OUTPUTSELECT
cmd => OBF.OUTPUTSELECT
cmd => MOBF.OUTPUTSELECT
cmd => rd_kb.OUTPUTSELECT
cmd => rd_mouse.OUTPUTSELECT
cmd => always0.IN1
din[0] => Decoder0.IN7
din[0] => WideXnor0.IN0
din[0] => cmdbyte.DATAB
din[0] => wr_data.DATAA
din[1] => Decoder0.IN6
din[1] => WideXnor0.IN1
din[1] => cmdbyte.DATAB
din[1] => wr_data.DATAA
din[2] => Decoder0.IN5
din[2] => WideXnor0.IN2
din[2] => wr_data.DATAA
din[3] => Decoder0.IN4
din[3] => WideXnor0.IN3
din[3] => wr_data.DATAA
din[4] => Decoder0.IN3
din[4] => WideXnor0.IN4
din[4] => cmdbyte.DATAB
din[4] => wr_data.DATAA
din[5] => Decoder0.IN2
din[5] => WideXnor0.IN5
din[5] => cmdbyte.DATAB
din[5] => wr_data.DATAA
din[6] => Decoder0.IN1
din[6] => WideXnor0.IN6
din[6] => wr_data.DATAA
din[7] => Decoder0.IN0
din[7] => WideXnor0.IN7
din[7] => wr_data.DATAA
dout[0] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout.DB_MAX_OUTPUT_PORT_TYPE
clk => PS2Interface:Keyboard.clk
clk => PS2Interface:Mouse.clk
clk => ctl_outb.CLK
clk => wcfg.CLK
clk => cmdbyte[0].CLK
clk => cmdbyte[1].CLK
clk => cmdbyte[2].CLK
clk => cmdbyte[3].CLK
clk => next_mouse.CLK
clk => wr_data[0].CLK
clk => wr_data[1].CLK
clk => wr_data[2].CLK
clk => wr_data[3].CLK
clk => wr_data[4].CLK
clk => wr_data[5].CLK
clk => wr_data[6].CLK
clk => wr_data[7].CLK
clk => wr_data[8].CLK
clk => wr_data[9].CLK
clk => MOBF.CLK
clk => s_data[0].CLK
clk => s_data[1].CLK
clk => s_data[2].CLK
clk => s_data[3].CLK
clk => s_data[4].CLK
clk => s_data[5].CLK
clk => s_data[6].CLK
clk => s_data[7].CLK
clk => OBF.CLK
clk => cnt100us[0].CLK
clk => cnt100us[1].CLK
clk => cnt100us[2].CLK
clk => cnt100us[3].CLK
clk => cnt100us[4].CLK
clk => cnt100us[5].CLK
clk => cnt100us[6].CLK
clk => cnt100us[7].CLK
clk => clkdiv128[0].CLK
clk => clkdiv128[1].CLK
clk => clkdiv128[2].CLK
clk => clkdiv128[3].CLK
clk => clkdiv128[4].CLK
clk => clkdiv128[5].CLK
clk => clkdiv128[6].CLK
clk => clkdiv128[7].CLK
clk => rd_mouse.CLK
clk => wr_mouse.CLK
clk => rd_kb.CLK
clk => wr_kb.CLK
clk => CPU_RST~reg0.CLK
I_KB <= I_KB.DB_MAX_OUTPUT_PORT_TYPE
I_MOUSE <= I_MOUSE.DB_MAX_OUTPUT_PORT_TYPE
CPU_RST <= CPU_RST~reg0.DB_MAX_OUTPUT_PORT_TYPE
PS2_CLK1 <> PS2Interface:Keyboard.PS2_CLK
PS2_CLK2 <> PS2Interface:Mouse.PS2_CLK
PS2_DATA1 <> PS2Interface:Keyboard.PS2_DATA
PS2_DATA2 <> PS2Interface:Mouse.PS2_DATA


|Next186_SoC|system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Keyboard
PS2_CLK <> PS2_CLK
PS2_DATA <> PS2_DATA
clk => rdata.CLK
clk => rclk.CLK
clk => data_out_ready~reg0.CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data_in_ready~reg0.CLK
clk => rd_progress.CLK
clk => s_clk[0].CLK
clk => s_clk[1].CLK
clk => s_ps2_data.CLK
clk => s_ps2_clk.CLK
rd => data_out_ready.OUTPUTSELECT
wr => always0.IN1
data_in => data_in_ready.IN1
data_in => rdata.IN1
delay100us => data_shift.IN1
delay100us => rdata.IN1
data_out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
data_out_ready <= data_out_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_ready <= data_in_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_shift <= data_shift.DB_MAX_OUTPUT_PORT_TYPE
clk_sample => s_ps2_data.ENA
clk_sample => s_ps2_clk.ENA


|Next186_SoC|system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Mouse
PS2_CLK <> PS2_CLK
PS2_DATA <> PS2_DATA
clk => rdata.CLK
clk => rclk.CLK
clk => data_out_ready~reg0.CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data_in_ready~reg0.CLK
clk => rd_progress.CLK
clk => s_clk[0].CLK
clk => s_clk[1].CLK
clk => s_ps2_data.CLK
clk => s_ps2_clk.CLK
rd => data_out_ready.OUTPUTSELECT
wr => always0.IN1
data_in => data_in_ready.IN1
data_in => rdata.IN1
delay100us => data_shift.IN1
delay100us => rdata.IN1
data_out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
data_out_ready <= data_out_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_ready <= data_in_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_shift <= data_shift.DB_MAX_OUTPUT_PORT_TYPE
clk_sample => s_ps2_data.ENA
clk_sample => s_ps2_clk.ENA


|Next186_SoC|system:sys_inst|PIC_8259:PIC
CS => always0.IN0
WR => always0.IN1
din[0] => IMR.DATAB
din[0] => IMR.DATAA
din[1] => IMR.DATAA
din[2] => ~NO_FANOUT~
din[3] => ~NO_FANOUT~
din[4] => IMR.DATAA
din[4] => IMR.DATAB
din[5] => ~NO_FANOUT~
din[6] => ~NO_FANOUT~
din[7] => ~NO_FANOUT~
slave => dout.OUTPUTSELECT
slave => dout.OUTPUTSELECT
slave => dout.OUTPUTSELECT
slave => IMR.OUTPUTSELECT
slave => IMR.OUTPUTSELECT
slave => IMR.OUTPUTSELECT
slave => IMR.OUTPUTSELECT
slave => IMR.OUTPUTSELECT
dout[0] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= <GND>
dout[3] <= <GND>
dout[4] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= <GND>
dout[6] <= <GND>
dout[7] <= <GND>
ivect[0] <= ivect[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ivect[1] <= ivect[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ivect[2] <= ivect[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ivect[3] <= ivect[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ivect[4] <= ivect[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ivect[5] <= ivect[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ivect[6] <= ivect[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ivect[7] <= ivect[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => IMR[0].CLK
clk => IMR[1].CLK
clk => IMR[2].CLK
clk => IMR[3].CLK
clk => IMR[4].CLK
clk => ivect[0]~reg0.CLK
clk => ivect[1]~reg0.CLK
clk => ivect[2]~reg0.CLK
clk => ivect[3]~reg0.CLK
clk => ivect[4]~reg0.CLK
clk => ivect[5]~reg0.CLK
clk => ivect[6]~reg0.CLK
clk => ivect[7]~reg0.CLK
clk => INT~reg0.CLK
clk => IRR[0].CLK
clk => IRR[1].CLK
clk => IRR[2].CLK
clk => IRR[3].CLK
clk => IRR[4].CLK
clk => s_I[0].CLK
clk => s_I[1].CLK
clk => s_I[2].CLK
clk => s_I[3].CLK
clk => s_I[4].CLK
clk => ss_I[0].CLK
clk => ss_I[1].CLK
clk => ss_I[2].CLK
clk => ss_I[3].CLK
clk => ss_I[4].CLK
INT <= INT~reg0.DB_MAX_OUTPUT_PORT_TYPE
IACK => INT.OUTPUTSELECT
I[0] => ss_I[0].DATAIN
I[1] => ss_I[1].DATAIN
I[2] => ss_I[2].DATAIN
I[3] => ss_I[3].DATAIN
I[4] => ss_I[4].DATAIN


|Next186_SoC|system:sys_inst|unit186:CPUUnit
INPORT[0] => comb.DATAB
INPORT[1] => comb.DATAB
INPORT[2] => comb.DATAB
INPORT[3] => comb.DATAB
INPORT[4] => comb.DATAB
INPORT[5] => comb.DATAB
INPORT[6] => comb.DATAB
INPORT[7] => comb.DATAB
INPORT[8] => comb.DATAB
INPORT[9] => comb.DATAB
INPORT[10] => comb.DATAB
INPORT[11] => comb.DATAB
INPORT[12] => comb.DATAB
INPORT[13] => comb.DATAB
INPORT[14] => comb.DATAB
INPORT[15] => comb.DATAB
DIN[0] => comb.IN0
DIN[0] => ShiftRight0.IN35
DIN[0] => comb.DATAA
DIN[0] => VGA_LATCH.DATAB
DIN[1] => comb.IN0
DIN[1] => ShiftRight0.IN34
DIN[1] => comb.DATAA
DIN[1] => VGA_LATCH.DATAB
DIN[2] => comb.IN0
DIN[2] => ShiftRight0.IN33
DIN[2] => comb.DATAA
DIN[2] => VGA_LATCH.DATAB
DIN[3] => comb.IN0
DIN[3] => ShiftRight0.IN32
DIN[3] => comb.DATAA
DIN[3] => VGA_LATCH.DATAB
DIN[4] => comb.IN0
DIN[4] => ShiftRight0.IN31
DIN[4] => comb.DATAA
DIN[4] => VGA_LATCH.DATAB
DIN[5] => comb.IN0
DIN[5] => ShiftRight0.IN30
DIN[5] => comb.DATAA
DIN[5] => VGA_LATCH.DATAB
DIN[6] => comb.IN0
DIN[6] => ShiftRight0.IN29
DIN[6] => comb.DATAA
DIN[6] => VGA_LATCH.DATAB
DIN[7] => comb.IN0
DIN[7] => ShiftRight0.IN28
DIN[7] => comb.DATAA
DIN[7] => VGA_LATCH.DATAB
DIN[8] => comb.IN0
DIN[8] => ShiftRight0.IN27
DIN[8] => comb.DATAA
DIN[8] => VGA_LATCH.DATAB
DIN[9] => comb.IN0
DIN[9] => ShiftRight0.IN26
DIN[9] => comb.DATAA
DIN[9] => VGA_LATCH.DATAB
DIN[10] => comb.IN0
DIN[10] => ShiftRight0.IN25
DIN[10] => comb.DATAA
DIN[10] => VGA_LATCH.DATAB
DIN[11] => comb.IN0
DIN[11] => ShiftRight0.IN24
DIN[11] => comb.DATAA
DIN[11] => VGA_LATCH.DATAB
DIN[12] => comb.IN0
DIN[12] => ShiftRight0.IN23
DIN[12] => comb.DATAA
DIN[12] => VGA_LATCH.DATAB
DIN[13] => comb.IN0
DIN[13] => ShiftRight0.IN22
DIN[13] => comb.DATAA
DIN[13] => VGA_LATCH.DATAB
DIN[14] => comb.IN0
DIN[14] => ShiftRight0.IN21
DIN[14] => comb.DATAA
DIN[14] => VGA_LATCH.DATAB
DIN[15] => comb.IN0
DIN[15] => ShiftRight0.IN20
DIN[15] => comb.DATAA
DIN[15] => VGA_LATCH.DATAB
DIN[16] => comb.IN0
DIN[16] => ShiftRight0.IN19
DIN[16] => comb.DATAA
DIN[16] => VGA_LATCH.DATAB
DIN[17] => comb.IN0
DIN[17] => ShiftRight0.IN18
DIN[17] => comb.DATAA
DIN[17] => VGA_LATCH.DATAB
DIN[18] => comb.IN0
DIN[18] => ShiftRight0.IN17
DIN[18] => comb.DATAA
DIN[18] => VGA_LATCH.DATAB
DIN[19] => comb.IN0
DIN[19] => ShiftRight0.IN16
DIN[19] => comb.DATAA
DIN[19] => VGA_LATCH.DATAB
DIN[20] => comb.IN0
DIN[20] => ShiftRight0.IN15
DIN[20] => comb.DATAA
DIN[20] => VGA_LATCH.DATAB
DIN[21] => comb.IN0
DIN[21] => ShiftRight0.IN14
DIN[21] => comb.DATAA
DIN[21] => VGA_LATCH.DATAB
DIN[22] => comb.IN0
DIN[22] => ShiftRight0.IN13
DIN[22] => comb.DATAA
DIN[22] => VGA_LATCH.DATAB
DIN[23] => comb.IN0
DIN[23] => ShiftRight0.IN12
DIN[23] => comb.DATAA
DIN[23] => VGA_LATCH.DATAB
DIN[24] => comb.IN0
DIN[24] => ShiftRight0.IN11
DIN[24] => comb.DATAA
DIN[24] => VGA_LATCH.DATAB
DIN[25] => comb.IN0
DIN[25] => ShiftRight0.IN10
DIN[25] => comb.DATAA
DIN[25] => VGA_LATCH.DATAB
DIN[26] => comb.IN0
DIN[26] => ShiftRight0.IN9
DIN[26] => comb.DATAA
DIN[26] => VGA_LATCH.DATAB
DIN[27] => comb.IN0
DIN[27] => ShiftRight0.IN8
DIN[27] => comb.DATAA
DIN[27] => VGA_LATCH.DATAB
DIN[28] => comb.IN0
DIN[28] => ShiftRight0.IN7
DIN[28] => comb.DATAA
DIN[28] => VGA_LATCH.DATAB
DIN[29] => comb.IN0
DIN[29] => ShiftRight0.IN6
DIN[29] => comb.DATAA
DIN[29] => VGA_LATCH.DATAB
DIN[30] => comb.IN0
DIN[30] => ShiftRight0.IN5
DIN[30] => comb.DATAA
DIN[30] => VGA_LATCH.DATAB
DIN[31] => comb.IN0
DIN[31] => ShiftRight0.IN4
DIN[31] => comb.DATAA
DIN[31] => VGA_LATCH.DATAB
CPU_DOUT[0] <= Next186_CPU:cpu.POUT
CPU_DOUT[1] <= Next186_CPU:cpu.POUT
CPU_DOUT[2] <= Next186_CPU:cpu.POUT
CPU_DOUT[3] <= Next186_CPU:cpu.POUT
CPU_DOUT[4] <= Next186_CPU:cpu.POUT
CPU_DOUT[5] <= Next186_CPU:cpu.POUT
CPU_DOUT[6] <= Next186_CPU:cpu.POUT
CPU_DOUT[7] <= Next186_CPU:cpu.POUT
CPU_DOUT[8] <= Next186_CPU:cpu.POUT
CPU_DOUT[9] <= Next186_CPU:cpu.POUT
CPU_DOUT[10] <= Next186_CPU:cpu.POUT
CPU_DOUT[11] <= Next186_CPU:cpu.POUT
CPU_DOUT[12] <= Next186_CPU:cpu.POUT
CPU_DOUT[13] <= Next186_CPU:cpu.POUT
CPU_DOUT[14] <= Next186_CPU:cpu.POUT
CPU_DOUT[15] <= Next186_CPU:cpu.POUT
DOUT[0] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[8] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[9] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[10] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[11] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[12] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[13] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[14] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[15] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[16] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[17] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[18] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[19] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[20] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[21] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[22] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[23] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[24] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[25] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[26] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[27] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[28] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[29] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[30] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[31] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
ADDR[0] <= Next186_CPU:cpu.ADDR
ADDR[1] <= Next186_CPU:cpu.ADDR
ADDR[2] <= BIU186_32bSync_2T_DelayRead:BIU.RAM_ADDR
ADDR[3] <= BIU186_32bSync_2T_DelayRead:BIU.RAM_ADDR
ADDR[4] <= BIU186_32bSync_2T_DelayRead:BIU.RAM_ADDR
ADDR[5] <= BIU186_32bSync_2T_DelayRead:BIU.RAM_ADDR
ADDR[6] <= BIU186_32bSync_2T_DelayRead:BIU.RAM_ADDR
ADDR[7] <= BIU186_32bSync_2T_DelayRead:BIU.RAM_ADDR
ADDR[8] <= BIU186_32bSync_2T_DelayRead:BIU.RAM_ADDR
ADDR[9] <= BIU186_32bSync_2T_DelayRead:BIU.RAM_ADDR
ADDR[10] <= BIU186_32bSync_2T_DelayRead:BIU.RAM_ADDR
ADDR[11] <= BIU186_32bSync_2T_DelayRead:BIU.RAM_ADDR
ADDR[12] <= BIU186_32bSync_2T_DelayRead:BIU.RAM_ADDR
ADDR[13] <= BIU186_32bSync_2T_DelayRead:BIU.RAM_ADDR
ADDR[14] <= BIU186_32bSync_2T_DelayRead:BIU.RAM_ADDR
ADDR[15] <= BIU186_32bSync_2T_DelayRead:BIU.RAM_ADDR
ADDR[16] <= BIU186_32bSync_2T_DelayRead:BIU.RAM_ADDR
ADDR[17] <= BIU186_32bSync_2T_DelayRead:BIU.RAM_ADDR
ADDR[18] <= BIU186_32bSync_2T_DelayRead:BIU.RAM_ADDR
ADDR[19] <= BIU186_32bSync_2T_DelayRead:BIU.RAM_ADDR
ADDR[20] <= BIU186_32bSync_2T_DelayRead:BIU.RAM_ADDR
WMASK[0] <= WMASK.DB_MAX_OUTPUT_PORT_TYPE
WMASK[1] <= WMASK.DB_MAX_OUTPUT_PORT_TYPE
WMASK[2] <= WMASK.DB_MAX_OUTPUT_PORT_TYPE
WMASK[3] <= WMASK.DB_MAX_OUTPUT_PORT_TYPE
PORT_ADDR[0] <= Next186_CPU:cpu.PORT_ADDR
PORT_ADDR[1] <= Next186_CPU:cpu.PORT_ADDR
PORT_ADDR[2] <= Next186_CPU:cpu.PORT_ADDR
PORT_ADDR[3] <= Next186_CPU:cpu.PORT_ADDR
PORT_ADDR[4] <= Next186_CPU:cpu.PORT_ADDR
PORT_ADDR[5] <= Next186_CPU:cpu.PORT_ADDR
PORT_ADDR[6] <= Next186_CPU:cpu.PORT_ADDR
PORT_ADDR[7] <= Next186_CPU:cpu.PORT_ADDR
PORT_ADDR[8] <= Next186_CPU:cpu.PORT_ADDR
PORT_ADDR[9] <= Next186_CPU:cpu.PORT_ADDR
PORT_ADDR[10] <= Next186_CPU:cpu.PORT_ADDR
PORT_ADDR[11] <= Next186_CPU:cpu.PORT_ADDR
PORT_ADDR[12] <= Next186_CPU:cpu.PORT_ADDR
PORT_ADDR[13] <= Next186_CPU:cpu.PORT_ADDR
PORT_ADDR[14] <= Next186_CPU:cpu.PORT_ADDR
PORT_ADDR[15] <= Next186_CPU:cpu.PORT_ADDR
SEG_ADDR[0] <= Next186_CPU:cpu.ADDR
SEG_ADDR[1] <= Next186_CPU:cpu.ADDR
SEG_ADDR[2] <= Next186_CPU:cpu.ADDR
SEG_ADDR[3] <= Next186_CPU:cpu.ADDR
CLK => CLK.IN2
CE => CE.IN1
CPU_CE <= CPU_CE.DB_MAX_OUTPUT_PORT_TYPE
CE_186 <= BIU186_32bSync_2T_DelayRead:BIU.CE186
INTR => INTR.IN1
NMI => NMI.IN1
RST => RST.IN1
INTA <= Next186_CPU:cpu.INTA
LOCK <= Next186_CPU:cpu.LOCK
HALT <= Next186_CPU:cpu.HALT
MREQ <= BIU186_32bSync_2T_DelayRead:BIU.RAM_MREQ
IORQ <= IORQ.DB_MAX_OUTPUT_PORT_TYPE
WR <= WR.DB_MAX_OUTPUT_PORT_TYPE
WORD <= WORD.DB_MAX_OUTPUT_PORT_TYPE
FASTIO => FASTIO.IN1
VGA_SEL => WMASK.IN1
VGA_SEL => DOUT.OUTPUTSELECT
VGA_SEL => DOUT.OUTPUTSELECT
VGA_SEL => DOUT.OUTPUTSELECT
VGA_SEL => DOUT.OUTPUTSELECT
VGA_SEL => DOUT.OUTPUTSELECT
VGA_SEL => DOUT.OUTPUTSELECT
VGA_SEL => DOUT.OUTPUTSELECT
VGA_SEL => DOUT.OUTPUTSELECT
VGA_SEL => DOUT.OUTPUTSELECT
VGA_SEL => DOUT.OUTPUTSELECT
VGA_SEL => DOUT.OUTPUTSELECT
VGA_SEL => DOUT.OUTPUTSELECT
VGA_SEL => DOUT.OUTPUTSELECT
VGA_SEL => DOUT.OUTPUTSELECT
VGA_SEL => DOUT.OUTPUTSELECT
VGA_SEL => DOUT.OUTPUTSELECT
VGA_SEL => DOUT.OUTPUTSELECT
VGA_SEL => DOUT.OUTPUTSELECT
VGA_SEL => DOUT.OUTPUTSELECT
VGA_SEL => DOUT.OUTPUTSELECT
VGA_SEL => DOUT.OUTPUTSELECT
VGA_SEL => DOUT.OUTPUTSELECT
VGA_SEL => DOUT.OUTPUTSELECT
VGA_SEL => DOUT.OUTPUTSELECT
VGA_SEL => DOUT.OUTPUTSELECT
VGA_SEL => DOUT.OUTPUTSELECT
VGA_SEL => DOUT.OUTPUTSELECT
VGA_SEL => DOUT.OUTPUTSELECT
VGA_SEL => DOUT.OUTPUTSELECT
VGA_SEL => DOUT.OUTPUTSELECT
VGA_SEL => DOUT.OUTPUTSELECT
VGA_SEL => DOUT.OUTPUTSELECT
VGA_SEL => comb.OUTPUTSELECT
VGA_SEL => comb.OUTPUTSELECT
VGA_SEL => comb.OUTPUTSELECT
VGA_SEL => comb.OUTPUTSELECT
VGA_SEL => comb.OUTPUTSELECT
VGA_SEL => comb.OUTPUTSELECT
VGA_SEL => comb.OUTPUTSELECT
VGA_SEL => comb.OUTPUTSELECT
VGA_SEL => comb.OUTPUTSELECT
VGA_SEL => comb.OUTPUTSELECT
VGA_SEL => comb.OUTPUTSELECT
VGA_SEL => comb.OUTPUTSELECT
VGA_SEL => comb.OUTPUTSELECT
VGA_SEL => comb.OUTPUTSELECT
VGA_SEL => comb.OUTPUTSELECT
VGA_SEL => comb.OUTPUTSELECT
VGA_SEL => comb.OUTPUTSELECT
VGA_SEL => comb.OUTPUTSELECT
VGA_SEL => comb.OUTPUTSELECT
VGA_SEL => comb.OUTPUTSELECT
VGA_SEL => comb.OUTPUTSELECT
VGA_SEL => comb.OUTPUTSELECT
VGA_SEL => comb.OUTPUTSELECT
VGA_SEL => s_RAM_RD.IN1
VGA_WPLANE[0] => WMASK.DATAB
VGA_WPLANE[1] => WMASK.DATAB
VGA_WPLANE[2] => WMASK.DATAB
VGA_WPLANE[3] => WMASK.DATAB
VGA_RPLANE[0] => ShiftRight0.IN37
VGA_RPLANE[1] => ShiftRight0.IN36
VGA_BITMASK[0] => comb.IN1
VGA_BITMASK[0] => comb.DATAA
VGA_BITMASK[1] => comb.IN1
VGA_BITMASK[1] => comb.DATAA
VGA_BITMASK[2] => comb.IN1
VGA_BITMASK[2] => comb.DATAA
VGA_BITMASK[3] => comb.IN1
VGA_BITMASK[3] => comb.DATAA
VGA_BITMASK[4] => comb.IN1
VGA_BITMASK[4] => comb.DATAA
VGA_BITMASK[5] => comb.IN1
VGA_BITMASK[5] => comb.DATAA
VGA_BITMASK[6] => comb.IN1
VGA_BITMASK[6] => comb.DATAA
VGA_BITMASK[7] => comb.IN1
VGA_BITMASK[7] => comb.DATAA
VGA_RWMODE[0] => Mux0.IN3
VGA_RWMODE[0] => Mux1.IN3
VGA_RWMODE[0] => Mux2.IN3
VGA_RWMODE[0] => Mux3.IN3
VGA_RWMODE[0] => Mux4.IN3
VGA_RWMODE[0] => Mux5.IN3
VGA_RWMODE[0] => Mux6.IN3
VGA_RWMODE[0] => Mux7.IN3
VGA_RWMODE[0] => Mux8.IN3
VGA_RWMODE[0] => Mux9.IN3
VGA_RWMODE[0] => Mux10.IN3
VGA_RWMODE[0] => Mux11.IN3
VGA_RWMODE[0] => Mux12.IN3
VGA_RWMODE[0] => Mux13.IN3
VGA_RWMODE[0] => Mux14.IN3
VGA_RWMODE[0] => Mux15.IN3
VGA_RWMODE[0] => Mux16.IN3
VGA_RWMODE[0] => Mux17.IN3
VGA_RWMODE[0] => Mux18.IN3
VGA_RWMODE[0] => Mux19.IN3
VGA_RWMODE[0] => Mux20.IN3
VGA_RWMODE[0] => Mux21.IN3
VGA_RWMODE[0] => Mux22.IN3
VGA_RWMODE[0] => Mux23.IN3
VGA_RWMODE[0] => Mux24.IN3
VGA_RWMODE[0] => Mux25.IN3
VGA_RWMODE[0] => Mux26.IN3
VGA_RWMODE[0] => Mux27.IN3
VGA_RWMODE[0] => Mux28.IN3
VGA_RWMODE[0] => Mux29.IN3
VGA_RWMODE[0] => Mux30.IN3
VGA_RWMODE[0] => Mux31.IN3
VGA_RWMODE[0] => Equal0.IN0
VGA_RWMODE[0] => Equal1.IN1
VGA_RWMODE[0] => Equal2.IN1
VGA_RWMODE[0] => Equal3.IN1
VGA_RWMODE[1] => Equal0.IN1
VGA_RWMODE[1] => Equal1.IN0
VGA_RWMODE[1] => Equal2.IN0
VGA_RWMODE[1] => Equal3.IN0
VGA_RWMODE[2] => SEL_RDATA[7].OUTPUTSELECT
VGA_RWMODE[2] => SEL_RDATA[6].OUTPUTSELECT
VGA_RWMODE[2] => SEL_RDATA[5].OUTPUTSELECT
VGA_RWMODE[2] => SEL_RDATA[4].OUTPUTSELECT
VGA_RWMODE[2] => SEL_RDATA[3].OUTPUTSELECT
VGA_RWMODE[2] => SEL_RDATA[2].OUTPUTSELECT
VGA_RWMODE[2] => SEL_RDATA[1].OUTPUTSELECT
VGA_RWMODE[2] => SEL_RDATA[0].OUTPUTSELECT
VGA_SETRES[0] => EXPAND_BIT[0].DATAA
VGA_SETRES[1] => EXPAND_BIT[1].DATAA
VGA_SETRES[2] => EXPAND_BIT[2].DATAA
VGA_SETRES[3] => EXPAND_BIT[3].DATAA
VGA_ENABLE_SETRES[0] => EXPAND[0].DATAB
VGA_ENABLE_SETRES[1] => EXPAND[1].DATAB
VGA_ENABLE_SETRES[2] => EXPAND[2].DATAB
VGA_ENABLE_SETRES[3] => EXPAND[3].DATAB
VGA_LOGOP[0] => Mux0.IN5
VGA_LOGOP[0] => Mux1.IN5
VGA_LOGOP[0] => Mux2.IN5
VGA_LOGOP[0] => Mux3.IN5
VGA_LOGOP[0] => Mux4.IN5
VGA_LOGOP[0] => Mux5.IN5
VGA_LOGOP[0] => Mux6.IN5
VGA_LOGOP[0] => Mux7.IN5
VGA_LOGOP[0] => Mux8.IN5
VGA_LOGOP[0] => Mux9.IN5
VGA_LOGOP[0] => Mux10.IN5
VGA_LOGOP[0] => Mux11.IN5
VGA_LOGOP[0] => Mux12.IN5
VGA_LOGOP[0] => Mux13.IN5
VGA_LOGOP[0] => Mux14.IN5
VGA_LOGOP[0] => Mux15.IN5
VGA_LOGOP[0] => Mux16.IN5
VGA_LOGOP[0] => Mux17.IN5
VGA_LOGOP[0] => Mux18.IN5
VGA_LOGOP[0] => Mux19.IN5
VGA_LOGOP[0] => Mux20.IN5
VGA_LOGOP[0] => Mux21.IN5
VGA_LOGOP[0] => Mux22.IN5
VGA_LOGOP[0] => Mux23.IN5
VGA_LOGOP[0] => Mux24.IN5
VGA_LOGOP[0] => Mux25.IN5
VGA_LOGOP[0] => Mux26.IN5
VGA_LOGOP[0] => Mux27.IN5
VGA_LOGOP[0] => Mux28.IN5
VGA_LOGOP[0] => Mux29.IN5
VGA_LOGOP[0] => Mux30.IN5
VGA_LOGOP[0] => Mux31.IN5
VGA_LOGOP[1] => Mux0.IN4
VGA_LOGOP[1] => Mux1.IN4
VGA_LOGOP[1] => Mux2.IN4
VGA_LOGOP[1] => Mux3.IN4
VGA_LOGOP[1] => Mux4.IN4
VGA_LOGOP[1] => Mux5.IN4
VGA_LOGOP[1] => Mux6.IN4
VGA_LOGOP[1] => Mux7.IN4
VGA_LOGOP[1] => Mux8.IN4
VGA_LOGOP[1] => Mux9.IN4
VGA_LOGOP[1] => Mux10.IN4
VGA_LOGOP[1] => Mux11.IN4
VGA_LOGOP[1] => Mux12.IN4
VGA_LOGOP[1] => Mux13.IN4
VGA_LOGOP[1] => Mux14.IN4
VGA_LOGOP[1] => Mux15.IN4
VGA_LOGOP[1] => Mux16.IN4
VGA_LOGOP[1] => Mux17.IN4
VGA_LOGOP[1] => Mux18.IN4
VGA_LOGOP[1] => Mux19.IN4
VGA_LOGOP[1] => Mux20.IN4
VGA_LOGOP[1] => Mux21.IN4
VGA_LOGOP[1] => Mux22.IN4
VGA_LOGOP[1] => Mux23.IN4
VGA_LOGOP[1] => Mux24.IN4
VGA_LOGOP[1] => Mux25.IN4
VGA_LOGOP[1] => Mux26.IN4
VGA_LOGOP[1] => Mux27.IN4
VGA_LOGOP[1] => Mux28.IN4
VGA_LOGOP[1] => Mux29.IN4
VGA_LOGOP[1] => Mux30.IN4
VGA_LOGOP[1] => Mux31.IN4
VGA_COLOR_COMPARE[0] => comb.IN1
VGA_COLOR_COMPARE[0] => comb.IN1
VGA_COLOR_COMPARE[0] => comb.IN1
VGA_COLOR_COMPARE[0] => comb.IN1
VGA_COLOR_COMPARE[0] => comb.IN1
VGA_COLOR_COMPARE[0] => comb.IN1
VGA_COLOR_COMPARE[0] => comb.IN1
VGA_COLOR_COMPARE[0] => comb.IN1
VGA_COLOR_COMPARE[1] => comb.IN1
VGA_COLOR_COMPARE[1] => comb.IN1
VGA_COLOR_COMPARE[1] => comb.IN1
VGA_COLOR_COMPARE[1] => comb.IN1
VGA_COLOR_COMPARE[1] => comb.IN1
VGA_COLOR_COMPARE[1] => comb.IN1
VGA_COLOR_COMPARE[1] => comb.IN1
VGA_COLOR_COMPARE[1] => comb.IN1
VGA_COLOR_COMPARE[2] => comb.IN1
VGA_COLOR_COMPARE[2] => comb.IN1
VGA_COLOR_COMPARE[2] => comb.IN1
VGA_COLOR_COMPARE[2] => comb.IN1
VGA_COLOR_COMPARE[2] => comb.IN1
VGA_COLOR_COMPARE[2] => comb.IN1
VGA_COLOR_COMPARE[2] => comb.IN1
VGA_COLOR_COMPARE[2] => comb.IN1
VGA_COLOR_COMPARE[3] => comb.IN1
VGA_COLOR_COMPARE[3] => comb.IN1
VGA_COLOR_COMPARE[3] => comb.IN1
VGA_COLOR_COMPARE[3] => comb.IN1
VGA_COLOR_COMPARE[3] => comb.IN1
VGA_COLOR_COMPARE[3] => comb.IN1
VGA_COLOR_COMPARE[3] => comb.IN1
VGA_COLOR_COMPARE[3] => comb.IN1
VGA_COLOR_DONT_CARE[0] => comb.IN1
VGA_COLOR_DONT_CARE[0] => comb.IN1
VGA_COLOR_DONT_CARE[0] => comb.IN1
VGA_COLOR_DONT_CARE[0] => comb.IN1
VGA_COLOR_DONT_CARE[0] => comb.IN1
VGA_COLOR_DONT_CARE[0] => comb.IN1
VGA_COLOR_DONT_CARE[0] => comb.IN1
VGA_COLOR_DONT_CARE[0] => comb.IN1
VGA_COLOR_DONT_CARE[1] => comb.IN1
VGA_COLOR_DONT_CARE[1] => comb.IN1
VGA_COLOR_DONT_CARE[1] => comb.IN1
VGA_COLOR_DONT_CARE[1] => comb.IN1
VGA_COLOR_DONT_CARE[1] => comb.IN1
VGA_COLOR_DONT_CARE[1] => comb.IN1
VGA_COLOR_DONT_CARE[1] => comb.IN1
VGA_COLOR_DONT_CARE[1] => comb.IN1
VGA_COLOR_DONT_CARE[2] => comb.IN1
VGA_COLOR_DONT_CARE[2] => comb.IN1
VGA_COLOR_DONT_CARE[2] => comb.IN1
VGA_COLOR_DONT_CARE[2] => comb.IN1
VGA_COLOR_DONT_CARE[2] => comb.IN1
VGA_COLOR_DONT_CARE[2] => comb.IN1
VGA_COLOR_DONT_CARE[2] => comb.IN1
VGA_COLOR_DONT_CARE[2] => comb.IN1
VGA_COLOR_DONT_CARE[3] => comb.IN1
VGA_COLOR_DONT_CARE[3] => comb.IN1
VGA_COLOR_DONT_CARE[3] => comb.IN1
VGA_COLOR_DONT_CARE[3] => comb.IN1
VGA_COLOR_DONT_CARE[3] => comb.IN1
VGA_COLOR_DONT_CARE[3] => comb.IN1
VGA_COLOR_DONT_CARE[3] => comb.IN1
VGA_COLOR_DONT_CARE[3] => comb.IN1
VGA_ROTATE_COUNT[0] => ShiftRight1.IN3
VGA_ROTATE_COUNT[1] => ShiftRight1.IN2
VGA_ROTATE_COUNT[2] => ShiftRight1.IN1


|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu
ADDR[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
ADDR[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
ADDR[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
ADDR[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
ADDR[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
PORT_ADDR[0] <= PORT_ADDR.DB_MAX_OUTPUT_PORT_TYPE
PORT_ADDR[1] <= PORT_ADDR.DB_MAX_OUTPUT_PORT_TYPE
PORT_ADDR[2] <= PORT_ADDR.DB_MAX_OUTPUT_PORT_TYPE
PORT_ADDR[3] <= PORT_ADDR.DB_MAX_OUTPUT_PORT_TYPE
PORT_ADDR[4] <= PORT_ADDR.DB_MAX_OUTPUT_PORT_TYPE
PORT_ADDR[5] <= PORT_ADDR.DB_MAX_OUTPUT_PORT_TYPE
PORT_ADDR[6] <= PORT_ADDR.DB_MAX_OUTPUT_PORT_TYPE
PORT_ADDR[7] <= PORT_ADDR.DB_MAX_OUTPUT_PORT_TYPE
PORT_ADDR[8] <= PORT_ADDR.DB_MAX_OUTPUT_PORT_TYPE
PORT_ADDR[9] <= PORT_ADDR.DB_MAX_OUTPUT_PORT_TYPE
PORT_ADDR[10] <= PORT_ADDR.DB_MAX_OUTPUT_PORT_TYPE
PORT_ADDR[11] <= PORT_ADDR.DB_MAX_OUTPUT_PORT_TYPE
PORT_ADDR[12] <= PORT_ADDR.DB_MAX_OUTPUT_PORT_TYPE
PORT_ADDR[13] <= PORT_ADDR.DB_MAX_OUTPUT_PORT_TYPE
PORT_ADDR[14] <= PORT_ADDR.DB_MAX_OUTPUT_PORT_TYPE
PORT_ADDR[15] <= PORT_ADDR.DB_MAX_OUTPUT_PORT_TYPE
DIN[0] => DIN[0].IN1
DIN[1] => DIN[1].IN1
DIN[2] => DIN[2].IN1
DIN[3] => DIN[3].IN1
DIN[4] => DIN[4].IN1
DIN[5] => DIN[5].IN1
DIN[6] => DIN[6].IN1
DIN[7] => DIN[7].IN1
DIN[8] => DIN[8].IN1
DIN[9] => DIN[9].IN1
DIN[10] => DIN[10].IN1
DIN[11] => DIN[11].IN1
DIN[12] => DIN[12].IN1
DIN[13] => DIN[13].IN1
DIN[14] => DIN[14].IN1
DIN[15] => DIN[15].IN1
DOUT[0] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[8] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[9] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[10] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[11] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[12] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[13] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[14] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[15] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
POUT[0] <= POUT.DB_MAX_OUTPUT_PORT_TYPE
POUT[1] <= POUT.DB_MAX_OUTPUT_PORT_TYPE
POUT[2] <= POUT.DB_MAX_OUTPUT_PORT_TYPE
POUT[3] <= POUT.DB_MAX_OUTPUT_PORT_TYPE
POUT[4] <= POUT.DB_MAX_OUTPUT_PORT_TYPE
POUT[5] <= POUT.DB_MAX_OUTPUT_PORT_TYPE
POUT[6] <= POUT.DB_MAX_OUTPUT_PORT_TYPE
POUT[7] <= POUT.DB_MAX_OUTPUT_PORT_TYPE
POUT[8] <= POUT.DB_MAX_OUTPUT_PORT_TYPE
POUT[9] <= POUT.DB_MAX_OUTPUT_PORT_TYPE
POUT[10] <= POUT.DB_MAX_OUTPUT_PORT_TYPE
POUT[11] <= POUT.DB_MAX_OUTPUT_PORT_TYPE
POUT[12] <= POUT.DB_MAX_OUTPUT_PORT_TYPE
POUT[13] <= POUT.DB_MAX_OUTPUT_PORT_TYPE
POUT[14] <= POUT.DB_MAX_OUTPUT_PORT_TYPE
POUT[15] <= POUT.DB_MAX_OUTPUT_PORT_TYPE
CLK => CLK.IN1
CE => CE.IN1
INTR => SINTR.DATAIN
NMI => SNMI.OUTPUTSELECT
NMI => FNMI.OUTPUTSELECT
RST => SRST.DATAIN
MREQ <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
IORQ <= Selector76.DB_MAX_OUTPUT_PORT_TYPE
INTA <= INTA.DB_MAX_OUTPUT_PORT_TYPE
WR <= Mux134.DB_MAX_OUTPUT_PORT_TYPE
WORD <= Selector72.DB_MAX_OUTPUT_PORT_TYPE
LOCK <= CPUStatus[5].DB_MAX_OUTPUT_PORT_TYPE
IADDR[0] <= IPIN[0].DB_MAX_OUTPUT_PORT_TYPE
IADDR[1] <= IPIN[1].DB_MAX_OUTPUT_PORT_TYPE
IADDR[2] <= IPIN[2].DB_MAX_OUTPUT_PORT_TYPE
IADDR[3] <= IPIN[3].DB_MAX_OUTPUT_PORT_TYPE
IADDR[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
IADDR[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
IADDR[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
IADDR[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
IADDR[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
IADDR[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
IADDR[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
IADDR[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
IADDR[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
IADDR[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
IADDR[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
IADDR[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
IADDR[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
IADDR[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
IADDR[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
IADDR[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
IADDR[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
INSTR[0] => Decoder0.IN7
INSTR[0] => FETCH.DATAB
INSTR[1] => Decoder0.IN6
INSTR[1] => FETCH.DATAB
INSTR[2] => Decoder0.IN5
INSTR[2] => FETCH.DATAB
INSTR[3] => Decoder0.IN4
INSTR[3] => FETCH.DATAB
INSTR[4] => Decoder0.IN3
INSTR[4] => FETCH.DATAB
INSTR[5] => Decoder0.IN2
INSTR[5] => FETCH.DATAB
INSTR[6] => Decoder0.IN1
INSTR[6] => FETCH.DATAB
INSTR[7] => Decoder0.IN0
INSTR[7] => FETCH.DATAB
INSTR[8] => FETCH.DATAB
INSTR[9] => FETCH.DATAB
INSTR[10] => FETCH.DATAB
INSTR[11] => FETCH.DATAB
INSTR[12] => FETCH.DATAB
INSTR[13] => FETCH.DATAB
INSTR[14] => FETCH.DATAB
INSTR[15] => FETCH.DATAB
INSTR[16] => FETCH.DATAB
INSTR[17] => FETCH.DATAB
INSTR[18] => FETCH.DATAB
INSTR[19] => FETCH.DATAB
INSTR[20] => FETCH.DATAB
INSTR[21] => FETCH.DATAB
INSTR[22] => FETCH.DATAB
INSTR[23] => FETCH.DATAB
INSTR[24] => FETCH.DATAB
INSTR[25] => FETCH.DATAB
INSTR[26] => FETCH.DATAB
INSTR[27] => FETCH.DATAB
INSTR[28] => FETCH.DATAB
INSTR[29] => FETCH.DATAB
INSTR[30] => FETCH.DATAB
INSTR[31] => FETCH.DATAB
INSTR[32] => FETCH.DATAB
INSTR[33] => FETCH.DATAB
INSTR[34] => FETCH.DATAB
INSTR[35] => FETCH.DATAB
INSTR[36] => FETCH.DATAB
INSTR[37] => FETCH.DATAB
INSTR[38] => FETCH.DATAB
INSTR[39] => FETCH.DATAB
INSTR[40] => FETCH.DATAB
INSTR[41] => FETCH.DATAB
INSTR[42] => FETCH.DATAB
INSTR[43] => FETCH.DATAB
INSTR[44] => FETCH.DATAB
INSTR[45] => FETCH.DATAB
INSTR[46] => FETCH.DATAB
INSTR[47] => FETCH.DATAB
IFETCH <= IFETCH.DB_MAX_OUTPUT_PORT_TYPE
FLUSH <= FLUSH.DB_MAX_OUTPUT_PORT_TYPE
ISIZE[0] <= Mux110.DB_MAX_OUTPUT_PORT_TYPE
ISIZE[1] <= Mux109.DB_MAX_OUTPUT_PORT_TYPE
ISIZE[2] <= Mux108.DB_MAX_OUTPUT_PORT_TYPE
HALT <= Decoder90.DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS
RASEL[0] => Mux32.IN10
RASEL[0] => Mux33.IN10
RASEL[0] => Mux34.IN10
RASEL[0] => Mux35.IN10
RASEL[0] => Mux36.IN10
RASEL[0] => Mux37.IN10
RASEL[0] => Mux38.IN10
RASEL[0] => Mux39.IN10
RASEL[0] => Mux40.IN10
RASEL[0] => Mux41.IN10
RASEL[0] => Mux42.IN10
RASEL[0] => Mux43.IN10
RASEL[0] => Mux44.IN10
RASEL[0] => Mux45.IN10
RASEL[0] => Mux46.IN10
RASEL[0] => Mux47.IN10
RASEL[0] => Decoder0.IN1
RASEL[0] => Equal0.IN31
RASEL[0] => Equal1.IN60
RASEL[0] => Equal2.IN30
RASEL[0] => Equal3.IN60
RASEL[0] => Equal4.IN30
RASEL[0] => Equal5.IN60
RASEL[0] => Equal6.IN29
RASEL[0] => Equal7.IN60
RASEL[1] => Mux32.IN9
RASEL[1] => Mux33.IN9
RASEL[1] => Mux34.IN9
RASEL[1] => Mux35.IN9
RASEL[1] => Mux36.IN9
RASEL[1] => Mux37.IN9
RASEL[1] => Mux38.IN9
RASEL[1] => Mux39.IN9
RASEL[1] => Mux40.IN9
RASEL[1] => Mux41.IN9
RASEL[1] => Mux42.IN9
RASEL[1] => Mux43.IN9
RASEL[1] => Mux44.IN9
RASEL[1] => Mux45.IN9
RASEL[1] => Mux46.IN9
RASEL[1] => Mux47.IN9
RASEL[1] => Decoder0.IN0
RASEL[1] => Equal0.IN30
RASEL[1] => Equal1.IN30
RASEL[1] => Equal2.IN60
RASEL[1] => Equal3.IN59
RASEL[1] => Equal4.IN29
RASEL[1] => Equal5.IN29
RASEL[1] => Equal6.IN60
RASEL[1] => Equal7.IN59
RASEL[2] => ASEL[2].IN0
RASEL[2] => comb.IN0
RBSEL[0] => Mux0.IN5
RBSEL[0] => Mux1.IN5
RBSEL[0] => Mux2.IN5
RBSEL[0] => Mux3.IN5
RBSEL[0] => Mux4.IN5
RBSEL[0] => Mux5.IN5
RBSEL[0] => Mux6.IN5
RBSEL[0] => Mux7.IN5
RBSEL[0] => Mux8.IN5
RBSEL[0] => Mux9.IN5
RBSEL[0] => Mux10.IN5
RBSEL[0] => Mux11.IN5
RBSEL[0] => Mux12.IN5
RBSEL[0] => Mux13.IN5
RBSEL[0] => Mux14.IN5
RBSEL[0] => Mux15.IN5
RBSEL[0] => Mux48.IN10
RBSEL[0] => Mux49.IN10
RBSEL[0] => Mux50.IN10
RBSEL[0] => Mux51.IN10
RBSEL[0] => Mux52.IN10
RBSEL[0] => Mux53.IN10
RBSEL[0] => Mux54.IN10
RBSEL[0] => Mux55.IN10
RBSEL[0] => Mux56.IN10
RBSEL[0] => Mux57.IN10
RBSEL[0] => Mux58.IN10
RBSEL[0] => Mux59.IN10
RBSEL[0] => Mux60.IN10
RBSEL[0] => Mux61.IN10
RBSEL[0] => Mux62.IN10
RBSEL[0] => Mux63.IN10
RBSEL[1] => Mux0.IN4
RBSEL[1] => Mux1.IN4
RBSEL[1] => Mux2.IN4
RBSEL[1] => Mux3.IN4
RBSEL[1] => Mux4.IN4
RBSEL[1] => Mux5.IN4
RBSEL[1] => Mux6.IN4
RBSEL[1] => Mux7.IN4
RBSEL[1] => Mux8.IN4
RBSEL[1] => Mux9.IN4
RBSEL[1] => Mux10.IN4
RBSEL[1] => Mux11.IN4
RBSEL[1] => Mux12.IN4
RBSEL[1] => Mux13.IN4
RBSEL[1] => Mux14.IN4
RBSEL[1] => Mux15.IN4
RBSEL[1] => Mux48.IN9
RBSEL[1] => Mux49.IN9
RBSEL[1] => Mux50.IN9
RBSEL[1] => Mux51.IN9
RBSEL[1] => Mux52.IN9
RBSEL[1] => Mux53.IN9
RBSEL[1] => Mux54.IN9
RBSEL[1] => Mux55.IN9
RBSEL[1] => Mux56.IN9
RBSEL[1] => Mux57.IN9
RBSEL[1] => Mux58.IN9
RBSEL[1] => Mux59.IN9
RBSEL[1] => Mux60.IN9
RBSEL[1] => Mux61.IN9
RBSEL[1] => Mux62.IN9
RBSEL[1] => Mux63.IN9
RBSEL[2] => BSEL[2].IN0
RBSEL[2] => RB.IN0
BASEL => RA.OUTPUTSELECT
BASEL => RA.OUTPUTSELECT
BASEL => RA.OUTPUTSELECT
BASEL => RA.OUTPUTSELECT
BASEL => RA.OUTPUTSELECT
BASEL => RA.OUTPUTSELECT
BASEL => RA.OUTPUTSELECT
BASEL => RA.OUTPUTSELECT
BASEL => RA.OUTPUTSELECT
BASEL => RA.OUTPUTSELECT
BASEL => RA.OUTPUTSELECT
BASEL => RA.OUTPUTSELECT
BASEL => RA.OUTPUTSELECT
BASEL => RA.OUTPUTSELECT
BASEL => RA.OUTPUTSELECT
BASEL => RA.OUTPUTSELECT
BBSEL[0] => RB.OUTPUTSELECT
BBSEL[0] => RB.OUTPUTSELECT
BBSEL[0] => RB.OUTPUTSELECT
BBSEL[0] => RB.OUTPUTSELECT
BBSEL[0] => RB.OUTPUTSELECT
BBSEL[0] => RB.OUTPUTSELECT
BBSEL[0] => RB.OUTPUTSELECT
BBSEL[0] => RB.OUTPUTSELECT
BBSEL[0] => RB.OUTPUTSELECT
BBSEL[0] => RB.OUTPUTSELECT
BBSEL[0] => RB.OUTPUTSELECT
BBSEL[0] => RB.OUTPUTSELECT
BBSEL[0] => RB.OUTPUTSELECT
BBSEL[0] => RB.OUTPUTSELECT
BBSEL[0] => RB.OUTPUTSELECT
BBSEL[0] => RB.OUTPUTSELECT
BBSEL[0] => RB.OUTPUTSELECT
BBSEL[0] => RB.OUTPUTSELECT
BBSEL[0] => RB.OUTPUTSELECT
BBSEL[0] => RB.OUTPUTSELECT
BBSEL[0] => RB.OUTPUTSELECT
BBSEL[0] => RB.OUTPUTSELECT
BBSEL[0] => RB.OUTPUTSELECT
BBSEL[0] => RB.OUTPUTSELECT
BBSEL[0] => RB.OUTPUTSELECT
BBSEL[0] => RB.OUTPUTSELECT
BBSEL[0] => RB.OUTPUTSELECT
BBSEL[0] => RB.OUTPUTSELECT
BBSEL[0] => RB.OUTPUTSELECT
BBSEL[0] => RB.OUTPUTSELECT
BBSEL[0] => RB.OUTPUTSELECT
BBSEL[0] => RB.OUTPUTSELECT
BBSEL[1] => RB.OUTPUTSELECT
BBSEL[1] => RB.OUTPUTSELECT
BBSEL[1] => RB.OUTPUTSELECT
BBSEL[1] => RB.OUTPUTSELECT
BBSEL[1] => RB.OUTPUTSELECT
BBSEL[1] => RB.OUTPUTSELECT
BBSEL[1] => RB.OUTPUTSELECT
BBSEL[1] => RB.OUTPUTSELECT
BBSEL[1] => RB.OUTPUTSELECT
BBSEL[1] => RB.OUTPUTSELECT
BBSEL[1] => RB.OUTPUTSELECT
BBSEL[1] => RB.OUTPUTSELECT
BBSEL[1] => RB.OUTPUTSELECT
BBSEL[1] => RB.OUTPUTSELECT
BBSEL[1] => RB.OUTPUTSELECT
BBSEL[1] => RB.OUTPUTSELECT
RSSEL[0] => Mux16.IN1
RSSEL[0] => Mux17.IN1
RSSEL[0] => Mux18.IN1
RSSEL[0] => Mux19.IN1
RSSEL[0] => Mux20.IN1
RSSEL[0] => Mux21.IN1
RSSEL[0] => Mux22.IN1
RSSEL[0] => Mux23.IN1
RSSEL[0] => Mux24.IN1
RSSEL[0] => Mux25.IN1
RSSEL[0] => Mux26.IN1
RSSEL[0] => Mux27.IN1
RSSEL[0] => Mux28.IN1
RSSEL[0] => Mux29.IN1
RSSEL[0] => Mux30.IN1
RSSEL[0] => Mux31.IN1
RSSEL[1] => Mux16.IN0
RSSEL[1] => Mux17.IN0
RSSEL[1] => Mux18.IN0
RSSEL[1] => Mux19.IN0
RSSEL[1] => Mux20.IN0
RSSEL[1] => Mux21.IN0
RSSEL[1] => Mux22.IN0
RSSEL[1] => Mux23.IN0
RSSEL[1] => Mux24.IN0
RSSEL[1] => Mux25.IN0
RSSEL[1] => Mux26.IN0
RSSEL[1] => Mux27.IN0
RSSEL[1] => Mux28.IN0
RSSEL[1] => Mux29.IN0
RSSEL[1] => Mux30.IN0
RSSEL[1] => Mux31.IN0
DIN[0] => FDRW[0].DATAB
DIN[0] => FASTDINH[0].DATAA
DIN[0] => DX.DATAB
DIN[0] => TMP16.DATAB
DIN[1] => FDRW[1].DATAB
DIN[1] => FASTDINH[1].DATAA
DIN[1] => DX.DATAB
DIN[1] => TMP16.DATAB
DIN[2] => FDRW[2].DATAB
DIN[2] => FASTDINH[2].DATAA
DIN[2] => DX.DATAB
DIN[2] => TMP16.DATAB
DIN[3] => FDRW[3].DATAB
DIN[3] => FASTDINH[3].DATAA
DIN[3] => DX.DATAB
DIN[3] => TMP16.DATAB
DIN[4] => FDRW[4].DATAB
DIN[4] => FASTDINH[4].DATAA
DIN[4] => DX.DATAB
DIN[4] => TMP16.DATAB
DIN[5] => FDRW[5].DATAB
DIN[5] => FASTDINH[5].DATAA
DIN[5] => DX.DATAB
DIN[5] => TMP16.DATAB
DIN[6] => FDRW[6].DATAB
DIN[6] => FASTDINH[6].DATAA
DIN[6] => DX.DATAB
DIN[6] => TMP16.DATAB
DIN[7] => FDRW[7].DATAB
DIN[7] => FASTDINH[7].DATAA
DIN[7] => DX.DATAB
DIN[7] => TMP16.DATAB
DIN[8] => FDRW[8].DATAB
DIN[8] => FASTDINH[0].DATAB
DIN[8] => TMP16.DATAB
DIN[9] => FDRW[9].DATAB
DIN[9] => FASTDINH[1].DATAB
DIN[9] => TMP16.DATAB
DIN[10] => FDRW[10].DATAB
DIN[10] => FASTDINH[2].DATAB
DIN[10] => TMP16.DATAB
DIN[11] => FDRW[11].DATAB
DIN[11] => FASTDINH[3].DATAB
DIN[11] => TMP16.DATAB
DIN[12] => FDRW[12].DATAB
DIN[12] => FASTDINH[4].DATAB
DIN[12] => TMP16.DATAB
DIN[13] => FDRW[13].DATAB
DIN[13] => FASTDINH[5].DATAB
DIN[13] => TMP16.DATAB
DIN[14] => FDRW[14].DATAB
DIN[14] => FASTDINH[6].DATAB
DIN[14] => TMP16.DATAB
DIN[15] => FDRW[15].DATAB
DIN[15] => FASTDINH[7].DATAB
DIN[15] => TMP16.DATAB
ALUOUT[0] => RW[0].DATAB
ALUOUT[1] => RW[1].DATAB
ALUOUT[2] => RW[2].DATAB
ALUOUT[3] => RW[3].DATAB
ALUOUT[4] => RW[4].DATAB
ALUOUT[5] => RW[5].DATAB
ALUOUT[6] => RW[6].DATAB
ALUOUT[7] => RW[7].DATAB
ALUOUT[8] => RW[8].DATAB
ALUOUT[9] => RW[9].DATAB
ALUOUT[10] => RW[10].DATAB
ALUOUT[11] => RW[11].DATAB
ALUOUT[12] => RW[12].DATAB
ALUOUT[13] => RW[13].DATAB
ALUOUT[14] => RW[14].DATAB
ALUOUT[15] => RW[15].DATAB
ADDR16[0] => RW[0].DATAA
ADDR16[0] => SP.DATAB
ADDR16[0] => TMP16.DATAA
ADDR16[1] => RW[1].DATAA
ADDR16[1] => SP.DATAB
ADDR16[1] => TMP16.DATAA
ADDR16[2] => RW[2].DATAA
ADDR16[2] => SP.DATAB
ADDR16[2] => TMP16.DATAA
ADDR16[3] => RW[3].DATAA
ADDR16[3] => SP.DATAB
ADDR16[3] => TMP16.DATAA
ADDR16[4] => RW[4].DATAA
ADDR16[4] => SP.DATAB
ADDR16[4] => TMP16.DATAA
ADDR16[5] => RW[5].DATAA
ADDR16[5] => SP.DATAB
ADDR16[5] => TMP16.DATAA
ADDR16[6] => RW[6].DATAA
ADDR16[6] => SP.DATAB
ADDR16[6] => TMP16.DATAA
ADDR16[7] => RW[7].DATAA
ADDR16[7] => SP.DATAB
ADDR16[7] => TMP16.DATAA
ADDR16[8] => RW[8].DATAA
ADDR16[8] => SP.DATAB
ADDR16[8] => TMP16.DATAA
ADDR16[9] => RW[9].DATAA
ADDR16[9] => SP.DATAB
ADDR16[9] => TMP16.DATAA
ADDR16[10] => RW[10].DATAA
ADDR16[10] => SP.DATAB
ADDR16[10] => TMP16.DATAA
ADDR16[11] => RW[11].DATAA
ADDR16[11] => SP.DATAB
ADDR16[11] => TMP16.DATAA
ADDR16[12] => RW[12].DATAA
ADDR16[12] => SP.DATAB
ADDR16[12] => TMP16.DATAA
ADDR16[13] => RW[13].DATAA
ADDR16[13] => SP.DATAB
ADDR16[13] => TMP16.DATAA
ADDR16[14] => RW[14].DATAA
ADDR16[14] => SP.DATAB
ADDR16[14] => TMP16.DATAA
ADDR16[15] => RW[15].DATAA
ADDR16[15] => SP.DATAB
ADDR16[15] => TMP16.DATAA
DIMM[0] => RB.DATAA
DIMM[1] => RB.DATAA
DIMM[2] => RB.DATAA
DIMM[3] => RB.DATAA
DIMM[4] => RB.DATAA
DIMM[5] => RB.DATAA
DIMM[6] => RB.DATAA
DIMM[7] => RB.DATAA
DIMM[8] => RB.DATAA
DIMM[9] => RB.DATAA
DIMM[10] => RB.DATAA
DIMM[11] => RB.DATAA
DIMM[12] => RB.DATAA
DIMM[13] => RB.DATAA
DIMM[14] => RB.DATAA
DIMM[15] => RB.DATAA
WE[0] => WideAnd0.IN0
WE[0] => always1.IN1
WE[0] => always1.IN1
WE[0] => always1.IN1
WE[0] => always1.IN1
WE[0] => always1.IN1
WE[0] => always1.IN1
WE[0] => always1.IN1
WE[0] => always1.IN1
WE[0] => WideOr1.IN0
WE[1] => WideAnd0.IN1
WE[1] => always1.IN1
WE[1] => always1.IN1
WE[1] => always1.IN1
WE[1] => always1.IN1
WE[1] => WideOr1.IN1
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[2] => SREG.OUTPUTSELECT
WE[3] => TMP16.OUTPUTSELECT
WE[3] => TMP16.OUTPUTSELECT
WE[3] => TMP16.OUTPUTSELECT
WE[3] => TMP16.OUTPUTSELECT
WE[3] => TMP16.OUTPUTSELECT
WE[3] => TMP16.OUTPUTSELECT
WE[3] => TMP16.OUTPUTSELECT
WE[3] => TMP16.OUTPUTSELECT
WE[3] => TMP16.OUTPUTSELECT
WE[3] => TMP16.OUTPUTSELECT
WE[3] => TMP16.OUTPUTSELECT
WE[3] => TMP16.OUTPUTSELECT
WE[3] => TMP16.OUTPUTSELECT
WE[3] => TMP16.OUTPUTSELECT
WE[3] => TMP16.OUTPUTSELECT
WE[3] => TMP16.OUTPUTSELECT
WE[4] => FLG.OUTPUTSELECT
WE[4] => FLG.OUTPUTSELECT
WE[4] => FLG.OUTPUTSELECT
WE[4] => FLG.OUTPUTSELECT
WE[4] => FLG.OUTPUTSELECT
WE[4] => FLG.OUTPUTSELECT
WE[4] => FLG.OUTPUTSELECT
WE[4] => FLG.OUTPUTSELECT
WE[4] => FLG.OUTPUTSELECT
IFETCH => IP.OUTPUTSELECT
IFETCH => IP.OUTPUTSELECT
IFETCH => IP.OUTPUTSELECT
IFETCH => IP.OUTPUTSELECT
IFETCH => IP.OUTPUTSELECT
IFETCH => IP.OUTPUTSELECT
IFETCH => IP.OUTPUTSELECT
IFETCH => IP.OUTPUTSELECT
IFETCH => IP.OUTPUTSELECT
IFETCH => IP.OUTPUTSELECT
IFETCH => IP.OUTPUTSELECT
IFETCH => IP.OUTPUTSELECT
IFETCH => IP.OUTPUTSELECT
IFETCH => IP.OUTPUTSELECT
IFETCH => IP.OUTPUTSELECT
IFETCH => IP.OUTPUTSELECT
FIN[0] => FLG.DATAB
FIN[1] => ~NO_FANOUT~
FIN[2] => FLG.DATAB
FIN[3] => ~NO_FANOUT~
FIN[4] => FLG.DATAB
FIN[5] => ~NO_FANOUT~
FIN[6] => FLG.DATAB
FIN[7] => FLG.DATAB
FIN[8] => FLG.DATAB
FIN[9] => FLG.DATAB
FIN[10] => FLG.DATAB
FIN[11] => FLG.DATAB
FIN[12] => ~NO_FANOUT~
FIN[13] => ~NO_FANOUT~
FIN[14] => ~NO_FANOUT~
FIN[15] => ~NO_FANOUT~
DISEL[0] => RW[15].OUTPUTSELECT
DISEL[0] => RW[14].OUTPUTSELECT
DISEL[0] => RW[13].OUTPUTSELECT
DISEL[0] => RW[12].OUTPUTSELECT
DISEL[0] => RW[11].OUTPUTSELECT
DISEL[0] => RW[10].OUTPUTSELECT
DISEL[0] => RW[9].OUTPUTSELECT
DISEL[0] => RW[8].OUTPUTSELECT
DISEL[0] => RW[7].OUTPUTSELECT
DISEL[0] => RW[6].OUTPUTSELECT
DISEL[0] => RW[5].OUTPUTSELECT
DISEL[0] => RW[4].OUTPUTSELECT
DISEL[0] => RW[3].OUTPUTSELECT
DISEL[0] => RW[2].OUTPUTSELECT
DISEL[0] => RW[1].OUTPUTSELECT
DISEL[0] => RW[0].OUTPUTSELECT
DISEL[0] => WideNor0.IN0
DISEL[0] => WideAnd1.IN0
DISEL[1] => WideNor0.IN1
DISEL[1] => WideAnd1.IN1
IPIN[0] => IP.DATAB
IPIN[1] => IP.DATAB
IPIN[2] => IP.DATAB
IPIN[3] => IP.DATAB
IPIN[4] => IP.DATAB
IPIN[5] => IP.DATAB
IPIN[6] => IP.DATAB
IPIN[7] => IP.DATAB
IPIN[8] => IP.DATAB
IPIN[9] => IP.DATAB
IPIN[10] => IP.DATAB
IPIN[11] => IP.DATAB
IPIN[12] => IP.DATAB
IPIN[13] => IP.DATAB
IPIN[14] => IP.DATAB
IPIN[15] => IP.DATAB
WORD => ASEL[2].IN1
WORD => BSEL[2].IN1
WORD => comb.IN1
WORD => DIVEXC.OUTPUTSELECT
WORD => comb.IN1
WORD => RB.IN1
INCSP => SP.OUTPUTSELECT
INCSP => SP.OUTPUTSELECT
INCSP => SP.OUTPUTSELECT
INCSP => SP.OUTPUTSELECT
INCSP => SP.OUTPUTSELECT
INCSP => SP.OUTPUTSELECT
INCSP => SP.OUTPUTSELECT
INCSP => SP.OUTPUTSELECT
INCSP => SP.OUTPUTSELECT
INCSP => SP.OUTPUTSELECT
INCSP => SP.OUTPUTSELECT
INCSP => SP.OUTPUTSELECT
INCSP => SP.OUTPUTSELECT
INCSP => SP.OUTPUTSELECT
INCSP => SP.OUTPUTSELECT
INCSP => SP.OUTPUTSELECT
DECCX => CX.OUTPUTSELECT
DECCX => CX.OUTPUTSELECT
DECCX => CX.OUTPUTSELECT
DECCX => CX.OUTPUTSELECT
DECCX => CX.OUTPUTSELECT
DECCX => CX.OUTPUTSELECT
DECCX => CX.OUTPUTSELECT
DECCX => CX.OUTPUTSELECT
DECCX => CX.OUTPUTSELECT
DECCX => CX.OUTPUTSELECT
DECCX => CX.OUTPUTSELECT
DECCX => CX.OUTPUTSELECT
DECCX => CX.OUTPUTSELECT
DECCX => CX.OUTPUTSELECT
DECCX => CX.OUTPUTSELECT
DECCX => CX.OUTPUTSELECT
DIVOP => comb.IN0
DIVOP => AX.OUTPUTSELECT
DIVOP => AX.OUTPUTSELECT
DIVOP => AX.OUTPUTSELECT
DIVOP => AX.OUTPUTSELECT
DIVOP => AX.OUTPUTSELECT
DIVOP => AX.OUTPUTSELECT
DIVOP => AX.OUTPUTSELECT
DIVOP => AX.OUTPUTSELECT
DIVOP => AX.IN0
DIVOP => AX.OUTPUTSELECT
DIVOP => AX.OUTPUTSELECT
DIVOP => AX.OUTPUTSELECT
DIVOP => AX.OUTPUTSELECT
DIVOP => AX.OUTPUTSELECT
DIVOP => AX.OUTPUTSELECT
DIVOP => AX.OUTPUTSELECT
DIVOP => AX.OUTPUTSELECT
DIVEND => AX.IN1
DIVC => AX.IN0
DIVC => comb.IN1
DIVSGN => AX.IN1
CXZ[0] <= CX[0].DB_MAX_OUTPUT_PORT_TYPE
CXZ[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
FOUT[0] <= FLG[0].DB_MAX_OUTPUT_PORT_TYPE
FOUT[1] <= <VCC>
FOUT[2] <= FLG[1].DB_MAX_OUTPUT_PORT_TYPE
FOUT[3] <= <GND>
FOUT[4] <= FLG[2].DB_MAX_OUTPUT_PORT_TYPE
FOUT[5] <= <GND>
FOUT[6] <= FLG[3].DB_MAX_OUTPUT_PORT_TYPE
FOUT[7] <= FLG[4].DB_MAX_OUTPUT_PORT_TYPE
FOUT[8] <= FLG[5].DB_MAX_OUTPUT_PORT_TYPE
FOUT[9] <= FLG[6].DB_MAX_OUTPUT_PORT_TYPE
FOUT[10] <= FLG[7].DB_MAX_OUTPUT_PORT_TYPE
FOUT[11] <= FLG[8].DB_MAX_OUTPUT_PORT_TYPE
FOUT[12] <= <GND>
FOUT[13] <= <GND>
FOUT[14] <= <GND>
FOUT[15] <= <GND>
RA[0] <= RA.DB_MAX_OUTPUT_PORT_TYPE
RA[1] <= RA.DB_MAX_OUTPUT_PORT_TYPE
RA[2] <= RA.DB_MAX_OUTPUT_PORT_TYPE
RA[3] <= RA.DB_MAX_OUTPUT_PORT_TYPE
RA[4] <= RA.DB_MAX_OUTPUT_PORT_TYPE
RA[5] <= RA.DB_MAX_OUTPUT_PORT_TYPE
RA[6] <= RA.DB_MAX_OUTPUT_PORT_TYPE
RA[7] <= RA.DB_MAX_OUTPUT_PORT_TYPE
RA[8] <= RA.DB_MAX_OUTPUT_PORT_TYPE
RA[9] <= RA.DB_MAX_OUTPUT_PORT_TYPE
RA[10] <= RA.DB_MAX_OUTPUT_PORT_TYPE
RA[11] <= RA.DB_MAX_OUTPUT_PORT_TYPE
RA[12] <= RA.DB_MAX_OUTPUT_PORT_TYPE
RA[13] <= RA.DB_MAX_OUTPUT_PORT_TYPE
RA[14] <= RA.DB_MAX_OUTPUT_PORT_TYPE
RA[15] <= RA.DB_MAX_OUTPUT_PORT_TYPE
RB[0] <= RB.DB_MAX_OUTPUT_PORT_TYPE
RB[1] <= RB.DB_MAX_OUTPUT_PORT_TYPE
RB[2] <= RB.DB_MAX_OUTPUT_PORT_TYPE
RB[3] <= RB.DB_MAX_OUTPUT_PORT_TYPE
RB[4] <= RB.DB_MAX_OUTPUT_PORT_TYPE
RB[5] <= RB.DB_MAX_OUTPUT_PORT_TYPE
RB[6] <= RB.DB_MAX_OUTPUT_PORT_TYPE
RB[7] <= RB.DB_MAX_OUTPUT_PORT_TYPE
RB[8] <= RB.DB_MAX_OUTPUT_PORT_TYPE
RB[9] <= RB.DB_MAX_OUTPUT_PORT_TYPE
RB[10] <= RB.DB_MAX_OUTPUT_PORT_TYPE
RB[11] <= RB.DB_MAX_OUTPUT_PORT_TYPE
RB[12] <= RB.DB_MAX_OUTPUT_PORT_TYPE
RB[13] <= RB.DB_MAX_OUTPUT_PORT_TYPE
RB[14] <= RB.DB_MAX_OUTPUT_PORT_TYPE
RB[15] <= RB.DB_MAX_OUTPUT_PORT_TYPE
TMP16[0] <= TMP16[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMP16[1] <= TMP16[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMP16[2] <= TMP16[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMP16[3] <= TMP16[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMP16[4] <= TMP16[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMP16[5] <= TMP16[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMP16[6] <= TMP16[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMP16[7] <= TMP16[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMP16[8] <= TMP16[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMP16[9] <= TMP16[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMP16[10] <= TMP16[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMP16[11] <= TMP16[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMP16[12] <= TMP16[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMP16[13] <= TMP16[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMP16[14] <= TMP16[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMP16[15] <= TMP16[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SP[0] <= SP[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SP[1] <= SP[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SP[2] <= SP[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SP[3] <= SP[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SP[4] <= SP[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SP[5] <= SP[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SP[6] <= SP[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SP[7] <= SP[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SP[8] <= SP[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SP[9] <= SP[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SP[10] <= SP[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SP[11] <= SP[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SP[12] <= SP[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SP[13] <= SP[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SP[14] <= SP[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SP[15] <= SP[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP[0] <= IP[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP[1] <= IP[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP[2] <= IP[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP[3] <= IP[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP[4] <= IP[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP[5] <= IP[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP[6] <= IP[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP[7] <= IP[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP[8] <= IP[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP[9] <= IP[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP[10] <= IP[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP[11] <= IP[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP[12] <= IP[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP[13] <= IP[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP[14] <= IP[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP[15] <= IP[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AX[0] <= AX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AX[1] <= AX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AX[2] <= AX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AX[3] <= AX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AX[4] <= AX[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AX[5] <= AX[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AX[6] <= AX[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AX[7] <= AX[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AX[8] <= AX[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AX[9] <= AX[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AX[10] <= AX[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AX[11] <= AX[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AX[12] <= AX[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AX[13] <= AX[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AX[14] <= AX[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AX[15] <= AX[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BX[0] <= BX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BX[1] <= BX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BX[2] <= BX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BX[3] <= BX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BX[4] <= BX[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BX[5] <= BX[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BX[6] <= BX[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BX[7] <= BX[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BX[8] <= BX[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BX[9] <= BX[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BX[10] <= BX[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BX[11] <= BX[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BX[12] <= BX[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BX[13] <= BX[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BX[14] <= BX[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BX[15] <= BX[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BP[0] <= BP[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BP[1] <= BP[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BP[2] <= BP[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BP[3] <= BP[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BP[4] <= BP[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BP[5] <= BP[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BP[6] <= BP[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BP[7] <= BP[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BP[8] <= BP[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BP[9] <= BP[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BP[10] <= BP[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BP[11] <= BP[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BP[12] <= BP[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BP[13] <= BP[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BP[14] <= BP[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BP[15] <= BP[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SI[0] <= SI[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SI[1] <= SI[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SI[2] <= SI[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SI[3] <= SI[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SI[4] <= SI[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SI[5] <= SI[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SI[6] <= SI[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SI[7] <= SI[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SI[8] <= SI[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SI[9] <= SI[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SI[10] <= SI[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SI[11] <= SI[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SI[12] <= SI[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SI[13] <= SI[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SI[14] <= SI[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SI[15] <= SI[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DI[0] <= DI[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DI[1] <= DI[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DI[2] <= DI[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DI[3] <= DI[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DI[4] <= DI[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DI[5] <= DI[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DI[6] <= DI[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DI[7] <= DI[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DI[8] <= DI[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DI[9] <= DI[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DI[10] <= DI[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DI[11] <= DI[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DI[12] <= DI[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DI[13] <= DI[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DI[14] <= DI[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DI[15] <= DI[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RS[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
RS[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
RS[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
RS[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
RS[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
RS[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
RS[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
RS[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
RS[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
RS[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
RS[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
RS[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
RS[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
RS[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
RS[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
RS[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
CS[0] <= SREG[1][0].DB_MAX_OUTPUT_PORT_TYPE
CS[1] <= SREG[1][1].DB_MAX_OUTPUT_PORT_TYPE
CS[2] <= SREG[1][2].DB_MAX_OUTPUT_PORT_TYPE
CS[3] <= SREG[1][3].DB_MAX_OUTPUT_PORT_TYPE
CS[4] <= SREG[1][4].DB_MAX_OUTPUT_PORT_TYPE
CS[5] <= SREG[1][5].DB_MAX_OUTPUT_PORT_TYPE
CS[6] <= SREG[1][6].DB_MAX_OUTPUT_PORT_TYPE
CS[7] <= SREG[1][7].DB_MAX_OUTPUT_PORT_TYPE
CS[8] <= SREG[1][8].DB_MAX_OUTPUT_PORT_TYPE
CS[9] <= SREG[1][9].DB_MAX_OUTPUT_PORT_TYPE
CS[10] <= SREG[1][10].DB_MAX_OUTPUT_PORT_TYPE
CS[11] <= SREG[1][11].DB_MAX_OUTPUT_PORT_TYPE
CS[12] <= SREG[1][12].DB_MAX_OUTPUT_PORT_TYPE
CS[13] <= SREG[1][13].DB_MAX_OUTPUT_PORT_TYPE
CS[14] <= SREG[1][14].DB_MAX_OUTPUT_PORT_TYPE
CS[15] <= SREG[1][15].DB_MAX_OUTPUT_PORT_TYPE
DX[0] <= DX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DX[1] <= DX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DX[2] <= DX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DX[3] <= DX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DX[4] <= DX[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DX[5] <= DX[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DX[6] <= DX[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DX[7] <= DX[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DX[8] <= DX[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DX[9] <= DX[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DX[10] <= DX[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DX[11] <= DX[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DX[12] <= DX[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DX[13] <= DX[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DX[14] <= DX[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DX[15] <= DX[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIVEXC <= DIVEXC.DB_MAX_OUTPUT_PORT_TYPE
CLK => IP[0]~reg0.CLK
CLK => IP[1]~reg0.CLK
CLK => IP[2]~reg0.CLK
CLK => IP[3]~reg0.CLK
CLK => IP[4]~reg0.CLK
CLK => IP[5]~reg0.CLK
CLK => IP[6]~reg0.CLK
CLK => IP[7]~reg0.CLK
CLK => IP[8]~reg0.CLK
CLK => IP[9]~reg0.CLK
CLK => IP[10]~reg0.CLK
CLK => IP[11]~reg0.CLK
CLK => IP[12]~reg0.CLK
CLK => IP[13]~reg0.CLK
CLK => IP[14]~reg0.CLK
CLK => IP[15]~reg0.CLK
CLK => FLG[0].CLK
CLK => FLG[1].CLK
CLK => FLG[2].CLK
CLK => FLG[3].CLK
CLK => FLG[4].CLK
CLK => FLG[5].CLK
CLK => FLG[6].CLK
CLK => FLG[7].CLK
CLK => FLG[8].CLK
CLK => TMP16[0]~reg0.CLK
CLK => TMP16[1]~reg0.CLK
CLK => TMP16[2]~reg0.CLK
CLK => TMP16[3]~reg0.CLK
CLK => TMP16[4]~reg0.CLK
CLK => TMP16[5]~reg0.CLK
CLK => TMP16[6]~reg0.CLK
CLK => TMP16[7]~reg0.CLK
CLK => TMP16[8]~reg0.CLK
CLK => TMP16[9]~reg0.CLK
CLK => TMP16[10]~reg0.CLK
CLK => TMP16[11]~reg0.CLK
CLK => TMP16[12]~reg0.CLK
CLK => TMP16[13]~reg0.CLK
CLK => TMP16[14]~reg0.CLK
CLK => TMP16[15]~reg0.CLK
CLK => SREG[0][0].CLK
CLK => SREG[0][1].CLK
CLK => SREG[0][2].CLK
CLK => SREG[0][3].CLK
CLK => SREG[0][4].CLK
CLK => SREG[0][5].CLK
CLK => SREG[0][6].CLK
CLK => SREG[0][7].CLK
CLK => SREG[0][8].CLK
CLK => SREG[0][9].CLK
CLK => SREG[0][10].CLK
CLK => SREG[0][11].CLK
CLK => SREG[0][12].CLK
CLK => SREG[0][13].CLK
CLK => SREG[0][14].CLK
CLK => SREG[0][15].CLK
CLK => SREG[1][0].CLK
CLK => SREG[1][1].CLK
CLK => SREG[1][2].CLK
CLK => SREG[1][3].CLK
CLK => SREG[1][4].CLK
CLK => SREG[1][5].CLK
CLK => SREG[1][6].CLK
CLK => SREG[1][7].CLK
CLK => SREG[1][8].CLK
CLK => SREG[1][9].CLK
CLK => SREG[1][10].CLK
CLK => SREG[1][11].CLK
CLK => SREG[1][12].CLK
CLK => SREG[1][13].CLK
CLK => SREG[1][14].CLK
CLK => SREG[1][15].CLK
CLK => SREG[2][0].CLK
CLK => SREG[2][1].CLK
CLK => SREG[2][2].CLK
CLK => SREG[2][3].CLK
CLK => SREG[2][4].CLK
CLK => SREG[2][5].CLK
CLK => SREG[2][6].CLK
CLK => SREG[2][7].CLK
CLK => SREG[2][8].CLK
CLK => SREG[2][9].CLK
CLK => SREG[2][10].CLK
CLK => SREG[2][11].CLK
CLK => SREG[2][12].CLK
CLK => SREG[2][13].CLK
CLK => SREG[2][14].CLK
CLK => SREG[2][15].CLK
CLK => SREG[3][0].CLK
CLK => SREG[3][1].CLK
CLK => SREG[3][2].CLK
CLK => SREG[3][3].CLK
CLK => SREG[3][4].CLK
CLK => SREG[3][5].CLK
CLK => SREG[3][6].CLK
CLK => SREG[3][7].CLK
CLK => SREG[3][8].CLK
CLK => SREG[3][9].CLK
CLK => SREG[3][10].CLK
CLK => SREG[3][11].CLK
CLK => SREG[3][12].CLK
CLK => SREG[3][13].CLK
CLK => SREG[3][14].CLK
CLK => SREG[3][15].CLK
CLK => DI[0]~reg0.CLK
CLK => DI[1]~reg0.CLK
CLK => DI[2]~reg0.CLK
CLK => DI[3]~reg0.CLK
CLK => DI[4]~reg0.CLK
CLK => DI[5]~reg0.CLK
CLK => DI[6]~reg0.CLK
CLK => DI[7]~reg0.CLK
CLK => DI[8]~reg0.CLK
CLK => DI[9]~reg0.CLK
CLK => DI[10]~reg0.CLK
CLK => DI[11]~reg0.CLK
CLK => DI[12]~reg0.CLK
CLK => DI[13]~reg0.CLK
CLK => DI[14]~reg0.CLK
CLK => DI[15]~reg0.CLK
CLK => SI[0]~reg0.CLK
CLK => SI[1]~reg0.CLK
CLK => SI[2]~reg0.CLK
CLK => SI[3]~reg0.CLK
CLK => SI[4]~reg0.CLK
CLK => SI[5]~reg0.CLK
CLK => SI[6]~reg0.CLK
CLK => SI[7]~reg0.CLK
CLK => SI[8]~reg0.CLK
CLK => SI[9]~reg0.CLK
CLK => SI[10]~reg0.CLK
CLK => SI[11]~reg0.CLK
CLK => SI[12]~reg0.CLK
CLK => SI[13]~reg0.CLK
CLK => SI[14]~reg0.CLK
CLK => SI[15]~reg0.CLK
CLK => BP[0]~reg0.CLK
CLK => BP[1]~reg0.CLK
CLK => BP[2]~reg0.CLK
CLK => BP[3]~reg0.CLK
CLK => BP[4]~reg0.CLK
CLK => BP[5]~reg0.CLK
CLK => BP[6]~reg0.CLK
CLK => BP[7]~reg0.CLK
CLK => BP[8]~reg0.CLK
CLK => BP[9]~reg0.CLK
CLK => BP[10]~reg0.CLK
CLK => BP[11]~reg0.CLK
CLK => BP[12]~reg0.CLK
CLK => BP[13]~reg0.CLK
CLK => BP[14]~reg0.CLK
CLK => BP[15]~reg0.CLK
CLK => SP[0]~reg0.CLK
CLK => SP[1]~reg0.CLK
CLK => SP[2]~reg0.CLK
CLK => SP[3]~reg0.CLK
CLK => SP[4]~reg0.CLK
CLK => SP[5]~reg0.CLK
CLK => SP[6]~reg0.CLK
CLK => SP[7]~reg0.CLK
CLK => SP[8]~reg0.CLK
CLK => SP[9]~reg0.CLK
CLK => SP[10]~reg0.CLK
CLK => SP[11]~reg0.CLK
CLK => SP[12]~reg0.CLK
CLK => SP[13]~reg0.CLK
CLK => SP[14]~reg0.CLK
CLK => SP[15]~reg0.CLK
CLK => BX[0]~reg0.CLK
CLK => BX[1]~reg0.CLK
CLK => BX[2]~reg0.CLK
CLK => BX[3]~reg0.CLK
CLK => BX[4]~reg0.CLK
CLK => BX[5]~reg0.CLK
CLK => BX[6]~reg0.CLK
CLK => BX[7]~reg0.CLK
CLK => BX[8]~reg0.CLK
CLK => BX[9]~reg0.CLK
CLK => BX[10]~reg0.CLK
CLK => BX[11]~reg0.CLK
CLK => BX[12]~reg0.CLK
CLK => BX[13]~reg0.CLK
CLK => BX[14]~reg0.CLK
CLK => BX[15]~reg0.CLK
CLK => DX[0]~reg0.CLK
CLK => DX[1]~reg0.CLK
CLK => DX[2]~reg0.CLK
CLK => DX[3]~reg0.CLK
CLK => DX[4]~reg0.CLK
CLK => DX[5]~reg0.CLK
CLK => DX[6]~reg0.CLK
CLK => DX[7]~reg0.CLK
CLK => DX[8]~reg0.CLK
CLK => DX[9]~reg0.CLK
CLK => DX[10]~reg0.CLK
CLK => DX[11]~reg0.CLK
CLK => DX[12]~reg0.CLK
CLK => DX[13]~reg0.CLK
CLK => DX[14]~reg0.CLK
CLK => DX[15]~reg0.CLK
CLK => CX[0].CLK
CLK => CX[1].CLK
CLK => CX[2].CLK
CLK => CX[3].CLK
CLK => CX[4].CLK
CLK => CX[5].CLK
CLK => CX[6].CLK
CLK => CX[7].CLK
CLK => CX[8].CLK
CLK => CX[9].CLK
CLK => CX[10].CLK
CLK => CX[11].CLK
CLK => CX[12].CLK
CLK => CX[13].CLK
CLK => CX[14].CLK
CLK => CX[15].CLK
CLK => AX[0]~reg0.CLK
CLK => AX[1]~reg0.CLK
CLK => AX[2]~reg0.CLK
CLK => AX[3]~reg0.CLK
CLK => AX[4]~reg0.CLK
CLK => AX[5]~reg0.CLK
CLK => AX[6]~reg0.CLK
CLK => AX[7]~reg0.CLK
CLK => AX[8]~reg0.CLK
CLK => AX[9]~reg0.CLK
CLK => AX[10]~reg0.CLK
CLK => AX[11]~reg0.CLK
CLK => AX[12]~reg0.CLK
CLK => AX[13]~reg0.CLK
CLK => AX[14]~reg0.CLK
CLK => AX[15]~reg0.CLK
CLKEN => IP[13]~reg0.ENA
CLKEN => IP[12]~reg0.ENA
CLKEN => IP[11]~reg0.ENA
CLKEN => IP[10]~reg0.ENA
CLKEN => IP[9]~reg0.ENA
CLKEN => IP[8]~reg0.ENA
CLKEN => IP[7]~reg0.ENA
CLKEN => IP[6]~reg0.ENA
CLKEN => IP[5]~reg0.ENA
CLKEN => IP[4]~reg0.ENA
CLKEN => IP[3]~reg0.ENA
CLKEN => IP[2]~reg0.ENA
CLKEN => IP[1]~reg0.ENA
CLKEN => IP[0]~reg0.ENA
CLKEN => IP[14]~reg0.ENA
CLKEN => IP[15]~reg0.ENA
CLKEN => FLG[0].ENA
CLKEN => FLG[1].ENA
CLKEN => FLG[2].ENA
CLKEN => FLG[3].ENA
CLKEN => FLG[4].ENA
CLKEN => FLG[5].ENA
CLKEN => FLG[6].ENA
CLKEN => FLG[7].ENA
CLKEN => FLG[8].ENA
CLKEN => TMP16[0]~reg0.ENA
CLKEN => TMP16[1]~reg0.ENA
CLKEN => TMP16[2]~reg0.ENA
CLKEN => TMP16[3]~reg0.ENA
CLKEN => TMP16[4]~reg0.ENA
CLKEN => TMP16[5]~reg0.ENA
CLKEN => TMP16[6]~reg0.ENA
CLKEN => TMP16[7]~reg0.ENA
CLKEN => TMP16[8]~reg0.ENA
CLKEN => TMP16[9]~reg0.ENA
CLKEN => TMP16[10]~reg0.ENA
CLKEN => TMP16[11]~reg0.ENA
CLKEN => TMP16[12]~reg0.ENA
CLKEN => TMP16[13]~reg0.ENA
CLKEN => TMP16[14]~reg0.ENA
CLKEN => TMP16[15]~reg0.ENA
CLKEN => SREG[0][0].ENA
CLKEN => SREG[0][1].ENA
CLKEN => SREG[0][2].ENA
CLKEN => SREG[0][3].ENA
CLKEN => SREG[0][4].ENA
CLKEN => SREG[0][5].ENA
CLKEN => SREG[0][6].ENA
CLKEN => SREG[0][7].ENA
CLKEN => SREG[0][8].ENA
CLKEN => SREG[0][9].ENA
CLKEN => SREG[0][10].ENA
CLKEN => SREG[0][11].ENA
CLKEN => SREG[0][12].ENA
CLKEN => SREG[0][13].ENA
CLKEN => SREG[0][14].ENA
CLKEN => SREG[0][15].ENA
CLKEN => SREG[1][0].ENA
CLKEN => SREG[1][1].ENA
CLKEN => SREG[1][2].ENA
CLKEN => SREG[1][3].ENA
CLKEN => SREG[1][4].ENA
CLKEN => SREG[1][5].ENA
CLKEN => SREG[1][6].ENA
CLKEN => SREG[1][7].ENA
CLKEN => SREG[1][8].ENA
CLKEN => SREG[1][9].ENA
CLKEN => SREG[1][10].ENA
CLKEN => SREG[1][11].ENA
CLKEN => SREG[1][12].ENA
CLKEN => SREG[1][13].ENA
CLKEN => SREG[1][14].ENA
CLKEN => SREG[1][15].ENA
CLKEN => SREG[2][0].ENA
CLKEN => SREG[2][1].ENA
CLKEN => SREG[2][2].ENA
CLKEN => SREG[2][3].ENA
CLKEN => SREG[2][4].ENA
CLKEN => SREG[2][5].ENA
CLKEN => SREG[2][6].ENA
CLKEN => SREG[2][7].ENA
CLKEN => SREG[2][8].ENA
CLKEN => SREG[2][9].ENA
CLKEN => SREG[2][10].ENA
CLKEN => SREG[2][11].ENA
CLKEN => SREG[2][12].ENA
CLKEN => SREG[2][13].ENA
CLKEN => SREG[2][14].ENA
CLKEN => SREG[2][15].ENA
CLKEN => SREG[3][0].ENA
CLKEN => SREG[3][1].ENA
CLKEN => SREG[3][2].ENA
CLKEN => SREG[3][3].ENA
CLKEN => SREG[3][4].ENA
CLKEN => SREG[3][5].ENA
CLKEN => SREG[3][6].ENA
CLKEN => SREG[3][7].ENA
CLKEN => SREG[3][8].ENA
CLKEN => SREG[3][9].ENA
CLKEN => SREG[3][10].ENA
CLKEN => SREG[3][11].ENA
CLKEN => SREG[3][12].ENA
CLKEN => SREG[3][13].ENA
CLKEN => SREG[3][14].ENA
CLKEN => SREG[3][15].ENA
CLKEN => DI[0]~reg0.ENA
CLKEN => DI[1]~reg0.ENA
CLKEN => DI[2]~reg0.ENA
CLKEN => DI[3]~reg0.ENA
CLKEN => DI[4]~reg0.ENA
CLKEN => DI[5]~reg0.ENA
CLKEN => DI[6]~reg0.ENA
CLKEN => DI[7]~reg0.ENA
CLKEN => DI[8]~reg0.ENA
CLKEN => DI[9]~reg0.ENA
CLKEN => DI[10]~reg0.ENA
CLKEN => DI[11]~reg0.ENA
CLKEN => DI[12]~reg0.ENA
CLKEN => DI[13]~reg0.ENA
CLKEN => DI[14]~reg0.ENA
CLKEN => DI[15]~reg0.ENA
CLKEN => SI[0]~reg0.ENA
CLKEN => SI[1]~reg0.ENA
CLKEN => SI[2]~reg0.ENA
CLKEN => SI[3]~reg0.ENA
CLKEN => SI[4]~reg0.ENA
CLKEN => SI[5]~reg0.ENA
CLKEN => SI[6]~reg0.ENA
CLKEN => SI[7]~reg0.ENA
CLKEN => SI[8]~reg0.ENA
CLKEN => SI[9]~reg0.ENA
CLKEN => SI[10]~reg0.ENA
CLKEN => SI[11]~reg0.ENA
CLKEN => SI[12]~reg0.ENA
CLKEN => SI[13]~reg0.ENA
CLKEN => SI[14]~reg0.ENA
CLKEN => SI[15]~reg0.ENA
CLKEN => BP[0]~reg0.ENA
CLKEN => BP[1]~reg0.ENA
CLKEN => BP[2]~reg0.ENA
CLKEN => BP[3]~reg0.ENA
CLKEN => BP[4]~reg0.ENA
CLKEN => BP[5]~reg0.ENA
CLKEN => BP[6]~reg0.ENA
CLKEN => BP[7]~reg0.ENA
CLKEN => BP[8]~reg0.ENA
CLKEN => BP[9]~reg0.ENA
CLKEN => BP[10]~reg0.ENA
CLKEN => BP[11]~reg0.ENA
CLKEN => BP[12]~reg0.ENA
CLKEN => BP[13]~reg0.ENA
CLKEN => BP[14]~reg0.ENA
CLKEN => BP[15]~reg0.ENA
CLKEN => SP[0]~reg0.ENA
CLKEN => SP[1]~reg0.ENA
CLKEN => SP[2]~reg0.ENA
CLKEN => SP[3]~reg0.ENA
CLKEN => SP[4]~reg0.ENA
CLKEN => SP[5]~reg0.ENA
CLKEN => SP[6]~reg0.ENA
CLKEN => SP[7]~reg0.ENA
CLKEN => SP[8]~reg0.ENA
CLKEN => SP[9]~reg0.ENA
CLKEN => SP[10]~reg0.ENA
CLKEN => SP[11]~reg0.ENA
CLKEN => SP[12]~reg0.ENA
CLKEN => SP[13]~reg0.ENA
CLKEN => SP[14]~reg0.ENA
CLKEN => SP[15]~reg0.ENA
CLKEN => BX[0]~reg0.ENA
CLKEN => BX[1]~reg0.ENA
CLKEN => BX[2]~reg0.ENA
CLKEN => BX[3]~reg0.ENA
CLKEN => BX[4]~reg0.ENA
CLKEN => BX[5]~reg0.ENA
CLKEN => BX[6]~reg0.ENA
CLKEN => BX[7]~reg0.ENA
CLKEN => BX[8]~reg0.ENA
CLKEN => BX[9]~reg0.ENA
CLKEN => BX[10]~reg0.ENA
CLKEN => BX[11]~reg0.ENA
CLKEN => BX[12]~reg0.ENA
CLKEN => BX[13]~reg0.ENA
CLKEN => BX[14]~reg0.ENA
CLKEN => BX[15]~reg0.ENA
CLKEN => DX[0]~reg0.ENA
CLKEN => DX[1]~reg0.ENA
CLKEN => DX[2]~reg0.ENA
CLKEN => DX[3]~reg0.ENA
CLKEN => DX[4]~reg0.ENA
CLKEN => DX[5]~reg0.ENA
CLKEN => DX[6]~reg0.ENA
CLKEN => DX[7]~reg0.ENA
CLKEN => DX[8]~reg0.ENA
CLKEN => DX[9]~reg0.ENA
CLKEN => DX[10]~reg0.ENA
CLKEN => DX[11]~reg0.ENA
CLKEN => DX[12]~reg0.ENA
CLKEN => DX[13]~reg0.ENA
CLKEN => DX[14]~reg0.ENA
CLKEN => DX[15]~reg0.ENA
CLKEN => CX[0].ENA
CLKEN => CX[1].ENA
CLKEN => CX[2].ENA
CLKEN => CX[3].ENA
CLKEN => CX[4].ENA
CLKEN => CX[5].ENA
CLKEN => CX[6].ENA
CLKEN => CX[7].ENA
CLKEN => CX[8].ENA
CLKEN => CX[9].ENA
CLKEN => CX[10].ENA
CLKEN => CX[11].ENA
CLKEN => CX[12].ENA
CLKEN => CX[13].ENA
CLKEN => CX[14].ENA
CLKEN => CX[15].ENA
CLKEN => AX[0]~reg0.ENA
CLKEN => AX[1]~reg0.ENA
CLKEN => AX[2]~reg0.ENA
CLKEN => AX[3]~reg0.ENA
CLKEN => AX[4]~reg0.ENA
CLKEN => AX[5]~reg0.ENA
CLKEN => AX[6]~reg0.ENA
CLKEN => AX[7]~reg0.ENA
CLKEN => AX[8]~reg0.ENA
CLKEN => AX[9]~reg0.ENA
CLKEN => AX[10]~reg0.ENA
CLKEN => AX[11]~reg0.ENA
CLKEN => AX[12]~reg0.ENA
CLKEN => AX[13]~reg0.ENA
CLKEN => AX[14]~reg0.ENA
CLKEN => AX[15]~reg0.ENA


|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16
RA[0] => SUMOP1[0].DATAA
RA[0] => LessThan0.IN8
RA[0] => LessThan1.IN16
RA[0] => comb.DATAA
RA[0] => ShiftRight0.IN25
RA[0] => Mux17.IN14
RA[0] => Mux17.IN15
RA[0] => Mux18.IN11
RA[0] => Mux18.IN12
RA[0] => Mux18.IN13
RA[0] => ALUOUT.IN0
RA[0] => ALUOUT.IN0
RA[0] => ALUOUT.IN0
RA[0] => Mux46.IN8
RA[1] => SUMOP1[1].DATAA
RA[1] => LessThan0.IN7
RA[1] => LessThan1.IN15
RA[1] => comb.DATAA
RA[1] => comb.DATAB
RA[1] => Mux16.IN14
RA[1] => Mux16.IN15
RA[1] => Mux17.IN11
RA[1] => Mux17.IN12
RA[1] => Mux17.IN13
RA[1] => Mux18.IN10
RA[1] => ALUOUT.IN0
RA[1] => ALUOUT.IN0
RA[1] => ALUOUT.IN0
RA[1] => FOUT[1].DATAIN
RA[2] => SUMOP1[2].DATAA
RA[2] => LessThan0.IN6
RA[2] => LessThan1.IN14
RA[2] => comb.DATAA
RA[2] => comb.DATAB
RA[2] => Mux15.IN14
RA[2] => Mux15.IN15
RA[2] => Mux16.IN11
RA[2] => Mux16.IN12
RA[2] => Mux16.IN13
RA[2] => Mux17.IN10
RA[2] => ALUOUT.IN0
RA[2] => ALUOUT.IN0
RA[2] => ALUOUT.IN0
RA[2] => Mux45.IN2
RA[3] => SUMOP1[3].DATAA
RA[3] => LessThan0.IN5
RA[3] => LessThan1.IN13
RA[3] => comb.DATAA
RA[3] => comb.DATAB
RA[3] => Mux14.IN14
RA[3] => Mux14.IN15
RA[3] => Mux15.IN11
RA[3] => Mux15.IN12
RA[3] => Mux15.IN13
RA[3] => Mux16.IN10
RA[3] => ALUOUT.IN0
RA[3] => ALUOUT.IN0
RA[3] => ALUOUT.IN0
RA[3] => FOUT[3].DATAIN
RA[4] => SUMOP1[4].DATAA
RA[4] => LessThan1.IN12
RA[4] => comb.DATAA
RA[4] => comb.DATAB
RA[4] => Mux13.IN14
RA[4] => Mux13.IN15
RA[4] => Mux14.IN11
RA[4] => Mux14.IN12
RA[4] => Mux14.IN13
RA[4] => Mux15.IN10
RA[4] => ALUOUT.IN0
RA[4] => ALUOUT.IN0
RA[4] => ALUOUT.IN0
RA[4] => Mux44.IN22
RA[5] => SUMOP1[5].DATAA
RA[5] => LessThan1.IN11
RA[5] => comb.DATAA
RA[5] => comb.DATAB
RA[5] => Mux12.IN14
RA[5] => Mux12.IN15
RA[5] => Mux13.IN11
RA[5] => Mux13.IN12
RA[5] => Mux13.IN13
RA[5] => Mux14.IN10
RA[5] => ALUOUT.IN0
RA[5] => ALUOUT.IN0
RA[5] => ALUOUT.IN0
RA[5] => FOUT[5].DATAIN
RA[6] => SUMOP1[6].DATAA
RA[6] => LessThan1.IN10
RA[6] => comb.DATAA
RA[6] => comb.DATAB
RA[6] => Mux11.IN12
RA[6] => Mux11.IN13
RA[6] => Mux12.IN11
RA[6] => Mux12.IN12
RA[6] => Mux12.IN13
RA[6] => Mux13.IN10
RA[6] => ALUOUT.IN0
RA[6] => ALUOUT.IN0
RA[6] => ALUOUT.IN0
RA[6] => Mux43.IN29
RA[7] => SUMOP1[7].DATAA
RA[7] => LessThan1.IN9
RA[7] => comb.DATAA
RA[7] => comb.DATAB
RA[7] => Mux11.IN8
RA[7] => Mux11.IN9
RA[7] => Mux11.IN10
RA[7] => Mux11.IN11
RA[7] => Mux12.IN9
RA[7] => Mux12.IN10
RA[7] => Mux13.IN9
RA[7] => Mux14.IN9
RA[7] => Mux15.IN9
RA[7] => Mux16.IN9
RA[7] => Mux17.IN9
RA[7] => Mux18.IN9
RA[7] => ALUOUT.IN0
RA[7] => ALUOUT.IN0
RA[7] => ALUOUT.IN0
RA[7] => FOUT.IN1
RA[7] => Mux42.IN29
RA[8] => SUMOP1[8].DATAA
RA[8] => comb.DATAB
RA[8] => comb.DATAA
RA[8] => Mux18.IN8
RA[8] => ALUOUT.IN0
RA[8] => ALUOUT.IN0
RA[8] => ALUOUT.IN0
RA[8] => FOUT.DATAB
RA[9] => SUMOP1[9].DATAA
RA[9] => comb.DATAB
RA[9] => comb.DATAA
RA[9] => Mux17.IN8
RA[9] => Mux18.IN7
RA[9] => ALUOUT.IN0
RA[9] => ALUOUT.IN0
RA[9] => ALUOUT.IN0
RA[9] => FOUT.DATAB
RA[10] => SUMOP1[10].DATAA
RA[10] => comb.DATAB
RA[10] => comb.DATAA
RA[10] => Mux16.IN8
RA[10] => Mux17.IN7
RA[10] => ALUOUT.IN0
RA[10] => ALUOUT.IN0
RA[10] => ALUOUT.IN0
RA[10] => FOUT.DATAB
RA[11] => SUMOP1[11].DATAA
RA[11] => comb.DATAB
RA[11] => comb.DATAA
RA[11] => Mux15.IN8
RA[11] => Mux16.IN7
RA[11] => ALUOUT.IN0
RA[11] => ALUOUT.IN0
RA[11] => ALUOUT.IN0
RA[11] => FOUT.DATAB
RA[12] => SUMOP1[12].DATAA
RA[12] => comb.DATAB
RA[12] => comb.DATAA
RA[12] => Mux14.IN8
RA[12] => Mux15.IN7
RA[12] => ALUOUT.IN0
RA[12] => ALUOUT.IN0
RA[12] => ALUOUT.IN0
RA[12] => FOUT.DATAB
RA[13] => SUMOP1[13].DATAA
RA[13] => comb.DATAB
RA[13] => comb.DATAA
RA[13] => Mux13.IN8
RA[13] => Mux14.IN7
RA[13] => ALUOUT.IN0
RA[13] => ALUOUT.IN0
RA[13] => ALUOUT.IN0
RA[13] => FOUT.DATAB
RA[14] => SUMOP1[14].DATAA
RA[14] => comb.DATAB
RA[14] => comb.DATAA
RA[14] => Mux12.IN8
RA[14] => Mux13.IN7
RA[14] => ALUOUT.IN0
RA[14] => ALUOUT.IN0
RA[14] => ALUOUT.IN0
RA[14] => FOUT.DATAB
RA[15] => SUMOP1[15].DATAA
RA[15] => comb.DATAB
RA[15] => ShiftRight0.IN24
RA[15] => Mux11.IN6
RA[15] => Mux11.IN7
RA[15] => Mux12.IN6
RA[15] => Mux12.IN7
RA[15] => Mux13.IN6
RA[15] => Mux14.IN6
RA[15] => Mux15.IN6
RA[15] => Mux16.IN6
RA[15] => Mux17.IN6
RA[15] => Mux18.IN6
RA[15] => ALUOUT.IN0
RA[15] => ALUOUT.IN0
RA[15] => ALUOUT.IN0
RA[15] => FOUT.IN1
RA[15] => FOUT.DATAB
RB[0] => ALUOUTA.DATAB
RB[0] => Mux5.IN3
RB[0] => Mux5.IN4
RB[0] => Mux5.IN5
RB[0] => Mux5.IN6
RB[0] => Mux5.IN7
RB[0] => SHNOPT.DATAA
RB[0] => SHNOPT.DATAA
RB[0] => Mux10.IN2
RB[0] => Mux10.IN3
RB[0] => ALUOUT.IN1
RB[0] => ALUOUT.IN1
RB[0] => ALUOUT.IN1
RB[0] => Mux37.IN15
RB[1] => ALUOUTA.DATAB
RB[1] => Mux4.IN1
RB[1] => Mux4.IN2
RB[1] => Mux4.IN3
RB[1] => Mux4.IN4
RB[1] => Mux4.IN5
RB[1] => SHNOPT.DATAA
RB[1] => SHNOPT.DATAA
RB[1] => Mux9.IN2
RB[1] => Mux9.IN3
RB[1] => ALUOUT.IN1
RB[1] => ALUOUT.IN1
RB[1] => ALUOUT.IN1
RB[1] => Mux36.IN15
RB[2] => ALUOUTA.DATAB
RB[2] => Mux3.IN1
RB[2] => Mux3.IN2
RB[2] => Mux3.IN3
RB[2] => Mux3.IN4
RB[2] => Mux3.IN5
RB[2] => SHNOPT.DATAA
RB[2] => SHNOPT.DATAA
RB[2] => Mux8.IN2
RB[2] => Mux8.IN3
RB[2] => ALUOUT.IN1
RB[2] => ALUOUT.IN1
RB[2] => ALUOUT.IN1
RB[2] => Mux35.IN15
RB[3] => ALUOUTA.DATAB
RB[3] => SUMOP21[3].DATAA
RB[3] => WideOr3.IN0
RB[3] => SHNOPT.DATAA
RB[3] => SHNOPT.DATAA
RB[3] => Mux7.IN5
RB[3] => Mux7.IN6
RB[3] => Mux7.IN7
RB[3] => ALUOUT.IN1
RB[3] => ALUOUT.IN1
RB[3] => ALUOUT.IN1
RB[3] => Mux34.IN15
RB[4] => ALUOUTA.DATAB
RB[4] => SUMOP21[4].DATAA
RB[4] => WideOr3.IN1
RB[4] => SHNOPT.DATAA
RB[4] => SHNOPT.OUTPUTSELECT
RB[4] => SHNOPT.OUTPUTSELECT
RB[4] => SHNOPT.OUTPUTSELECT
RB[4] => SHNOPT.OUTPUTSELECT
RB[4] => Mux6.IN6
RB[4] => Mux6.IN7
RB[4] => ALUOUT.IN1
RB[4] => ALUOUT.IN1
RB[4] => ALUOUT.IN1
RB[4] => Mux33.IN17
RB[4] => Mux6.IN4
RB[4] => Mux6.IN5
RB[5] => ALUOUTA.DATAB
RB[5] => Mux2.IN2
RB[5] => Mux2.IN3
RB[5] => Mux2.IN4
RB[5] => Mux2.IN5
RB[5] => Mux2.IN6
RB[5] => ALUOUT.IN1
RB[5] => ALUOUT.IN1
RB[5] => ALUOUT.IN1
RB[5] => Mux32.IN17
RB[6] => ALUOUTA.DATAB
RB[6] => Mux1.IN2
RB[6] => Mux1.IN3
RB[6] => Mux1.IN4
RB[6] => Mux1.IN5
RB[6] => Mux1.IN6
RB[6] => ALUOUT.IN1
RB[6] => ALUOUT.IN1
RB[6] => ALUOUT.IN1
RB[6] => Mux31.IN17
RB[7] => ALUOUTA.DATAB
RB[7] => SUMOP21[7].DATAA
RB[7] => ALUOUT.IN1
RB[7] => ALUOUT.IN1
RB[7] => ALUOUT.IN1
RB[7] => Mux30.IN16
RB[7] => Mux30.IN17
RB[7] => Mux31.IN16
RB[7] => Mux32.IN16
RB[7] => Mux33.IN16
RB[7] => Mux34.IN14
RB[7] => Mux35.IN14
RB[7] => Mux36.IN14
RB[7] => Mux37.IN14
RB[8] => ALUOUTA.DATAB
RB[8] => Mux0.IN2
RB[8] => Mux0.IN3
RB[8] => Mux0.IN4
RB[8] => Mux0.IN5
RB[8] => Mux0.IN6
RB[8] => ALUOUT.IN1
RB[8] => ALUOUT.IN1
RB[8] => ALUOUT.IN1
RB[8] => Mux29.IN15
RB[9] => ALUOUTA.DATAB
RB[9] => SUMOP21[9].DATAA
RB[9] => ALUOUT.IN1
RB[9] => ALUOUT.IN1
RB[9] => ALUOUT.IN1
RB[9] => Mux28.IN15
RB[10] => ALUOUTA.DATAB
RB[10] => SUMOP21[10].DATAA
RB[10] => ALUOUT.IN1
RB[10] => ALUOUT.IN1
RB[10] => ALUOUT.IN1
RB[10] => Mux27.IN15
RB[11] => ALUOUTA.DATAB
RB[11] => SUMOP21[11].DATAA
RB[11] => ALUOUT.IN1
RB[11] => ALUOUT.IN1
RB[11] => ALUOUT.IN1
RB[11] => Mux26.IN15
RB[12] => ALUOUTA.DATAB
RB[12] => SUMOP21[12].DATAA
RB[12] => ALUOUT.IN1
RB[12] => ALUOUT.IN1
RB[12] => ALUOUT.IN1
RB[12] => Mux25.IN15
RB[13] => ALUOUTA.DATAB
RB[13] => SUMOP21[13].DATAA
RB[13] => ALUOUT.IN1
RB[13] => ALUOUT.IN1
RB[13] => ALUOUT.IN1
RB[13] => Mux24.IN15
RB[14] => ALUOUTA.DATAB
RB[14] => SUMOP21[14].DATAA
RB[14] => ALUOUT.IN1
RB[14] => ALUOUT.IN1
RB[14] => ALUOUT.IN1
RB[14] => Mux23.IN15
RB[15] => ALUOUTA.DATAB
RB[15] => SUMOP21[15].DATAA
RB[15] => ALUOUT.IN1
RB[15] => ALUOUT.IN1
RB[15] => ALUOUT.IN1
RB[15] => Mux22.IN14
RB[15] => Mux22.IN15
RB[15] => Mux23.IN14
RB[15] => Mux24.IN14
RB[15] => Mux25.IN14
RB[15] => Mux26.IN14
RB[15] => Mux27.IN14
RB[15] => Mux28.IN14
RB[15] => Mux29.IN14
RB[15] => Mux30.IN15
RB[15] => Mux31.IN15
RB[15] => Mux32.IN15
RB[15] => Mux33.IN15
RB[15] => Mux34.IN13
RB[15] => Mux35.IN13
RB[15] => Mux36.IN13
RB[15] => Mux37.IN13
TMP16[0] => Mult0.IN17
TMP16[1] => Mult0.IN16
TMP16[2] => Mult0.IN15
TMP16[3] => Mult0.IN14
TMP16[4] => Mult0.IN13
TMP16[5] => Mult0.IN12
TMP16[6] => Mult0.IN11
TMP16[7] => comb.DATAB
TMP16[7] => Mult0.IN0
TMP16[8] => MULOP1[8].DATAB
TMP16[9] => MULOP1[9].DATAB
TMP16[10] => MULOP1[10].DATAB
TMP16[11] => MULOP1[11].DATAB
TMP16[12] => MULOP1[12].DATAB
TMP16[13] => MULOP1[13].DATAB
TMP16[14] => MULOP1[14].DATAB
TMP16[15] => comb.IN0
TMP16[15] => MULOP1[15].DATAB
FETCH23[0] => Mult0.IN33
FETCH23[1] => Mult0.IN32
FETCH23[2] => Mult0.IN31
FETCH23[3] => Mult0.IN30
FETCH23[4] => Mult0.IN29
FETCH23[5] => Mult0.IN28
FETCH23[6] => Mult0.IN27
FETCH23[7] => comb.DATAB
FETCH23[7] => Mult0.IN1
FETCH23[8] => MULOP2[8].DATAB
FETCH23[9] => MULOP2[9].DATAB
FETCH23[10] => MULOP2[10].DATAB
FETCH23[11] => MULOP2[11].DATAB
FETCH23[12] => MULOP2[12].DATAB
FETCH23[13] => MULOP2[13].DATAB
FETCH23[14] => MULOP2[14].DATAB
FETCH23[15] => comb.IN0
FETCH23[15] => MULOP2[15].DATAB
FIN[0] => SCIN1.DATAB
FIN[0] => HINIBBLE.IN1
FIN[0] => Mux11.IN14
FIN[0] => Mux11.IN15
FIN[0] => Mux18.IN14
FIN[0] => Mux18.IN15
FIN[0] => Mux21.IN3
FIN[0] => Mux21.IN4
FIN[0] => Mux21.IN5
FIN[0] => Mux21.IN6
FIN[0] => Mux21.IN7
FIN[0] => Mux21.IN8
FIN[0] => Mux21.IN9
FIN[0] => Mux21.IN10
FIN[0] => Mux21.IN11
FIN[0] => Mux21.IN12
FIN[0] => Mux21.IN13
FIN[0] => Mux21.IN14
FIN[0] => Mux21.IN15
FIN[0] => Mux37.IN16
FIN[0] => Mux46.IN9
FIN[0] => Mux46.IN10
FIN[0] => Mux46.IN11
FIN[0] => Mux21.IN2
FIN[1] => Mux36.IN16
FIN[2] => FOUT.DATAB
FIN[2] => Mux35.IN16
FIN[2] => Mux45.IN3
FIN[2] => Mux45.IN4
FIN[3] => Mux34.IN16
FIN[4] => LONIBBLE.IN1
FIN[4] => FOUT.DATAB
FIN[4] => Mux33.IN18
FIN[4] => Mux44.IN23
FIN[4] => Mux44.IN24
FIN[4] => Mux44.IN25
FIN[4] => Mux44.IN26
FIN[4] => Mux44.IN27
FIN[5] => Mux32.IN18
FIN[6] => FOUT.DATAB
FIN[6] => Mux31.IN18
FIN[6] => Mux43.IN30
FIN[6] => Mux43.IN31
FIN[7] => FOUT.DATAB
FIN[7] => Mux30.IN18
FIN[7] => Mux42.IN30
FIN[7] => Mux42.IN31
FIN[8] => FOUT.DATAA
FIN[8] => Mux29.IN16
FIN[8] => Mux41.IN2
FIN[8] => Mux41.IN3
FIN[8] => Mux41.IN4
FIN[8] => Mux41.IN5
FIN[8] => Mux41.IN6
FIN[8] => Mux41.IN7
FIN[8] => Mux41.IN8
FIN[8] => Mux41.IN9
FIN[8] => Mux41.IN10
FIN[8] => Mux41.IN11
FIN[8] => Mux41.IN12
FIN[8] => Mux41.IN13
FIN[8] => Mux41.IN14
FIN[8] => Mux41.IN15
FIN[8] => Mux41.IN16
FIN[8] => Mux41.IN17
FIN[8] => Mux41.IN18
FIN[8] => Mux41.IN19
FIN[8] => Mux41.IN20
FIN[8] => Mux41.IN21
FIN[8] => Mux41.IN22
FIN[8] => Mux41.IN23
FIN[8] => Mux41.IN24
FIN[8] => Mux41.IN25
FIN[8] => Mux41.IN26
FIN[8] => Mux41.IN27
FIN[8] => Mux41.IN28
FIN[8] => Mux41.IN29
FIN[8] => Mux41.IN30
FIN[8] => Mux41.IN31
FIN[9] => Mux20.IN11
FIN[9] => Mux20.IN12
FIN[9] => Mux20.IN13
FIN[9] => Mux20.IN14
FIN[9] => Mux20.IN15
FIN[9] => FOUT.DATAA
FIN[9] => Mux28.IN16
FIN[9] => Mux40.IN3
FIN[9] => Mux40.IN4
FIN[9] => Mux40.IN5
FIN[9] => Mux40.IN6
FIN[9] => Mux40.IN7
FIN[9] => Mux40.IN8
FIN[9] => Mux40.IN9
FIN[9] => Mux40.IN10
FIN[9] => Mux40.IN11
FIN[9] => Mux40.IN12
FIN[9] => Mux40.IN13
FIN[9] => Mux40.IN14
FIN[9] => Mux40.IN15
FIN[9] => Mux40.IN16
FIN[9] => Mux40.IN17
FIN[9] => Mux40.IN18
FIN[9] => Mux40.IN19
FIN[9] => Mux40.IN20
FIN[9] => Mux40.IN21
FIN[9] => Mux40.IN22
FIN[9] => Mux40.IN23
FIN[9] => Mux40.IN24
FIN[9] => Mux40.IN25
FIN[9] => Mux40.IN26
FIN[9] => Mux40.IN27
FIN[9] => Mux40.IN28
FIN[9] => Mux40.IN29
FIN[9] => Mux40.IN30
FIN[9] => Mux40.IN31
FIN[10] => Mux19.IN2
FIN[10] => Mux19.IN3
FIN[10] => Mux19.IN4
FIN[10] => Mux19.IN5
FIN[10] => Mux19.IN6
FIN[10] => Mux19.IN7
FIN[10] => Mux19.IN8
FIN[10] => Mux19.IN9
FIN[10] => Mux19.IN10
FIN[10] => Mux19.IN11
FIN[10] => Mux19.IN12
FIN[10] => Mux19.IN13
FIN[10] => Mux19.IN14
FIN[10] => Mux19.IN15
FIN[10] => FOUT.DATAA
FIN[10] => Mux27.IN16
FIN[10] => Mux39.IN2
FIN[10] => Mux39.IN3
FIN[10] => Mux39.IN4
FIN[10] => Mux39.IN5
FIN[10] => Mux39.IN6
FIN[10] => Mux39.IN7
FIN[10] => Mux39.IN8
FIN[10] => Mux39.IN9
FIN[10] => Mux39.IN10
FIN[10] => Mux39.IN11
FIN[10] => Mux39.IN12
FIN[10] => Mux39.IN13
FIN[10] => Mux39.IN14
FIN[10] => Mux39.IN15
FIN[10] => Mux39.IN16
FIN[10] => Mux39.IN17
FIN[10] => Mux39.IN18
FIN[10] => Mux39.IN19
FIN[10] => Mux39.IN20
FIN[10] => Mux39.IN21
FIN[10] => Mux39.IN22
FIN[10] => Mux39.IN23
FIN[10] => Mux39.IN24
FIN[10] => Mux39.IN25
FIN[10] => Mux39.IN26
FIN[10] => Mux39.IN27
FIN[10] => Mux39.IN28
FIN[10] => Mux39.IN29
FIN[10] => Mux39.IN30
FIN[10] => Mux39.IN31
FIN[11] => FOUT.DATAA
FIN[11] => Mux26.IN16
FIN[11] => Mux38.IN30
FIN[11] => Mux38.IN31
FIN[12] => FOUT.DATAA
FIN[12] => Mux25.IN16
FIN[13] => FOUT.DATAA
FIN[13] => Mux24.IN16
FIN[14] => FOUT.DATAA
FIN[14] => Mux23.IN16
FIN[15] => FOUT.DATAA
FIN[15] => Mux22.IN16
ALUOP[0] => comb.IN1
ALUOP[0] => comb.OUTPUTSELECT
ALUOP[0] => comb.IN1
ALUOP[0] => comb.OUTPUTSELECT
ALUOP[0] => Decoder0.IN3
ALUOP[0] => SHNOPT[4].OUTPUTSELECT
ALUOP[0] => SHNOPT[3].OUTPUTSELECT
ALUOP[0] => SHNOPT[2].OUTPUTSELECT
ALUOP[0] => SHNOPT[1].OUTPUTSELECT
ALUOP[0] => SHNOPT[0].OUTPUTSELECT
ALUOP[0] => FOUT.IN1
ALUOP[0] => FOUT.IN1
ALUOP[0] => Mux22.IN21
ALUOP[0] => Mux23.IN21
ALUOP[0] => Mux24.IN21
ALUOP[0] => Mux25.IN21
ALUOP[0] => Mux26.IN21
ALUOP[0] => Mux27.IN21
ALUOP[0] => Mux28.IN21
ALUOP[0] => Mux29.IN21
ALUOP[0] => Mux30.IN23
ALUOP[0] => Mux31.IN23
ALUOP[0] => Mux32.IN23
ALUOP[0] => Mux33.IN23
ALUOP[0] => Mux34.IN21
ALUOP[0] => Mux35.IN21
ALUOP[0] => Mux36.IN21
ALUOP[0] => Mux37.IN21
ALUOP[0] => Mux38.IN36
ALUOP[0] => Mux39.IN36
ALUOP[0] => Mux40.IN36
ALUOP[0] => Mux41.IN36
ALUOP[0] => Mux42.IN36
ALUOP[0] => Mux43.IN36
ALUOP[0] => Mux44.IN32
ALUOP[0] => Mux45.IN9
ALUOP[0] => Mux46.IN16
ALUOP[0] => Equal2.IN3
ALUOP[0] => Equal3.IN4
ALUOP[1] => Decoder0.IN2
ALUOP[1] => Mux0.IN9
ALUOP[1] => Decoder1.IN2
ALUOP[1] => Mux1.IN9
ALUOP[1] => Mux2.IN9
ALUOP[1] => Mux3.IN8
ALUOP[1] => Mux4.IN8
ALUOP[1] => Mux5.IN10
ALUOP[1] => Mux22.IN20
ALUOP[1] => Mux23.IN20
ALUOP[1] => Mux24.IN20
ALUOP[1] => Mux25.IN20
ALUOP[1] => Mux26.IN20
ALUOP[1] => Mux27.IN20
ALUOP[1] => Mux28.IN20
ALUOP[1] => Mux29.IN20
ALUOP[1] => Mux30.IN22
ALUOP[1] => Mux31.IN22
ALUOP[1] => Mux32.IN22
ALUOP[1] => Mux33.IN22
ALUOP[1] => Mux34.IN20
ALUOP[1] => Mux35.IN20
ALUOP[1] => Mux36.IN20
ALUOP[1] => Mux37.IN20
ALUOP[1] => Mux38.IN35
ALUOP[1] => Mux39.IN35
ALUOP[1] => Mux40.IN35
ALUOP[1] => Mux41.IN35
ALUOP[1] => Mux42.IN35
ALUOP[1] => Mux43.IN35
ALUOP[1] => Mux44.IN31
ALUOP[1] => Mux45.IN8
ALUOP[1] => Mux46.IN15
ALUOP[1] => Equal0.IN1
ALUOP[1] => Equal1.IN0
ALUOP[1] => Equal2.IN1
ALUOP[1] => Equal3.IN3
ALUOP[2] => Decoder0.IN1
ALUOP[2] => Mux0.IN8
ALUOP[2] => Decoder1.IN1
ALUOP[2] => Mux1.IN8
ALUOP[2] => Mux2.IN8
ALUOP[2] => Mux3.IN7
ALUOP[2] => Mux4.IN7
ALUOP[2] => Mux5.IN9
ALUOP[2] => Mux22.IN19
ALUOP[2] => Mux23.IN19
ALUOP[2] => Mux24.IN19
ALUOP[2] => Mux25.IN19
ALUOP[2] => Mux26.IN19
ALUOP[2] => Mux27.IN19
ALUOP[2] => Mux28.IN19
ALUOP[2] => Mux29.IN19
ALUOP[2] => Mux30.IN21
ALUOP[2] => Mux31.IN21
ALUOP[2] => Mux32.IN21
ALUOP[2] => Mux33.IN21
ALUOP[2] => Mux34.IN19
ALUOP[2] => Mux35.IN19
ALUOP[2] => Mux36.IN19
ALUOP[2] => Mux37.IN19
ALUOP[2] => Mux38.IN34
ALUOP[2] => Mux39.IN34
ALUOP[2] => Mux40.IN34
ALUOP[2] => Mux41.IN34
ALUOP[2] => Mux42.IN34
ALUOP[2] => Mux43.IN34
ALUOP[2] => Mux44.IN30
ALUOP[2] => Mux45.IN7
ALUOP[2] => Mux46.IN14
ALUOP[2] => Equal0.IN2
ALUOP[2] => Equal1.IN2
ALUOP[2] => Equal2.IN2
ALUOP[2] => Equal3.IN2
ALUOP[3] => Decoder0.IN0
ALUOP[3] => Mux0.IN7
ALUOP[3] => Decoder1.IN0
ALUOP[3] => Mux1.IN7
ALUOP[3] => Mux2.IN7
ALUOP[3] => Mux3.IN6
ALUOP[3] => Mux4.IN6
ALUOP[3] => Mux5.IN8
ALUOP[3] => Mux22.IN18
ALUOP[3] => Mux23.IN18
ALUOP[3] => Mux24.IN18
ALUOP[3] => Mux25.IN18
ALUOP[3] => Mux26.IN18
ALUOP[3] => Mux27.IN18
ALUOP[3] => Mux28.IN18
ALUOP[3] => Mux29.IN18
ALUOP[3] => Mux30.IN20
ALUOP[3] => Mux31.IN20
ALUOP[3] => Mux32.IN20
ALUOP[3] => Mux33.IN20
ALUOP[3] => Mux34.IN18
ALUOP[3] => Mux35.IN18
ALUOP[3] => Mux36.IN18
ALUOP[3] => Mux37.IN18
ALUOP[3] => Mux38.IN33
ALUOP[3] => Mux39.IN33
ALUOP[3] => Mux40.IN33
ALUOP[3] => Mux41.IN33
ALUOP[3] => Mux42.IN33
ALUOP[3] => Mux43.IN33
ALUOP[3] => Mux44.IN29
ALUOP[3] => Mux45.IN6
ALUOP[3] => Mux46.IN13
ALUOP[3] => Equal0.IN0
ALUOP[3] => Equal1.IN1
ALUOP[3] => Equal2.IN0
ALUOP[3] => Equal3.IN1
ALUOP[4] => Mux22.IN17
ALUOP[4] => Mux23.IN17
ALUOP[4] => Mux24.IN17
ALUOP[4] => Mux25.IN17
ALUOP[4] => Mux26.IN17
ALUOP[4] => Mux27.IN17
ALUOP[4] => Mux28.IN17
ALUOP[4] => Mux29.IN17
ALUOP[4] => Mux30.IN19
ALUOP[4] => Mux31.IN19
ALUOP[4] => Mux32.IN19
ALUOP[4] => Mux33.IN19
ALUOP[4] => Mux34.IN17
ALUOP[4] => Mux35.IN17
ALUOP[4] => Mux36.IN17
ALUOP[4] => Mux37.IN17
ALUOP[4] => Mux38.IN32
ALUOP[4] => Mux39.IN32
ALUOP[4] => Mux40.IN32
ALUOP[4] => Mux41.IN32
ALUOP[4] => Mux42.IN32
ALUOP[4] => Mux43.IN32
ALUOP[4] => Mux44.IN28
ALUOP[4] => Mux45.IN5
ALUOP[4] => Mux46.IN12
ALUOP[4] => Equal3.IN0
EXOP[0] => comb.OUTPUTSELECT
EXOP[0] => comb.OUTPUTSELECT
EXOP[0] => comb.OUTPUTSELECT
EXOP[0] => comb.OUTPUTSELECT
EXOP[0] => comb.OUTPUTSELECT
EXOP[0] => comb.OUTPUTSELECT
EXOP[0] => comb.OUTPUTSELECT
EXOP[0] => comb.OUTPUTSELECT
EXOP[0] => comb.OUTPUTSELECT
EXOP[0] => comb.OUTPUTSELECT
EXOP[0] => comb.OUTPUTSELECT
EXOP[0] => comb.OUTPUTSELECT
EXOP[0] => comb.OUTPUTSELECT
EXOP[0] => comb.OUTPUTSELECT
EXOP[0] => comb.OUTPUTSELECT
EXOP[0] => comb.OUTPUTSELECT
EXOP[0] => comb.OUTPUTSELECT
EXOP[0] => comb.OUTPUTSELECT
EXOP[0] => comb.OUTPUTSELECT
EXOP[0] => comb.OUTPUTSELECT
EXOP[0] => comb.OUTPUTSELECT
EXOP[0] => comb.OUTPUTSELECT
EXOP[0] => comb.OUTPUTSELECT
EXOP[0] => comb.OUTPUTSELECT
EXOP[0] => comb.OUTPUTSELECT
EXOP[0] => comb.OUTPUTSELECT
EXOP[0] => comb.OUTPUTSELECT
EXOP[0] => comb.OUTPUTSELECT
EXOP[0] => comb.OUTPUTSELECT
EXOP[0] => Mux11.IN18
EXOP[0] => Mux12.IN18
EXOP[0] => Mux13.IN18
EXOP[0] => Mux14.IN18
EXOP[0] => Mux15.IN18
EXOP[0] => Mux16.IN18
EXOP[0] => Mux17.IN18
EXOP[0] => Mux18.IN18
EXOP[0] => FOUT.OUTPUTSELECT
EXOP[1] => Mux6.IN9
EXOP[1] => Mux7.IN9
EXOP[1] => Mux11.IN17
EXOP[1] => Mux12.IN17
EXOP[1] => Mux13.IN17
EXOP[1] => Mux14.IN17
EXOP[1] => Mux15.IN17
EXOP[1] => Mux16.IN17
EXOP[1] => Mux17.IN17
EXOP[1] => Mux18.IN17
EXOP[2] => Mux6.IN8
EXOP[2] => Mux7.IN8
EXOP[2] => Mux8.IN4
EXOP[2] => Mux9.IN4
EXOP[2] => Mux10.IN4
EXOP[2] => Mux11.IN16
EXOP[2] => Mux12.IN16
EXOP[2] => Mux13.IN16
EXOP[2] => Mux14.IN16
EXOP[2] => Mux15.IN16
EXOP[2] => Mux16.IN16
EXOP[2] => Mux17.IN16
EXOP[2] => Mux18.IN16
EXOP[2] => FOUT.OUTPUTSELECT
EXOP[2] => FOUT.OUTPUTSELECT
EXOP[2] => FOUT.OUTPUTSELECT
EXOP[2] => FOUT.OUTPUTSELECT
FLAGOP[0] => Mux19.IN19
FLAGOP[0] => Mux20.IN19
FLAGOP[0] => Mux21.IN19
FLAGOP[1] => Mux19.IN18
FLAGOP[1] => Mux20.IN18
FLAGOP[1] => Mux21.IN18
FLAGOP[2] => Mux19.IN17
FLAGOP[2] => Mux20.IN17
FLAGOP[2] => Mux21.IN17
FLAGOP[3] => Mux19.IN16
FLAGOP[3] => Mux20.IN16
FLAGOP[3] => Mux21.IN16
WORD => COUT.OUTPUTSELECT
WORD => comb.OUTPUTSELECT
WORD => comb.OUTPUTSELECT
WORD => comb.OUTPUTSELECT
WORD => comb.OUTPUTSELECT
WORD => comb.OUTPUTSELECT
WORD => comb.OUTPUTSELECT
WORD => comb.OUTPUTSELECT
WORD => comb.OUTPUTSELECT
WORD => MULOP1[16].OUTPUTSELECT
WORD => MULOP1[15].OUTPUTSELECT
WORD => MULOP1[14].OUTPUTSELECT
WORD => MULOP1[13].OUTPUTSELECT
WORD => MULOP1[12].OUTPUTSELECT
WORD => MULOP1[11].OUTPUTSELECT
WORD => MULOP1[10].OUTPUTSELECT
WORD => MULOP1[9].OUTPUTSELECT
WORD => MULOP1[8].OUTPUTSELECT
WORD => MULOP2[16].OUTPUTSELECT
WORD => MULOP2[15].OUTPUTSELECT
WORD => MULOP2[14].OUTPUTSELECT
WORD => MULOP2[13].OUTPUTSELECT
WORD => MULOP2[12].OUTPUTSELECT
WORD => MULOP2[11].OUTPUTSELECT
WORD => MULOP2[10].OUTPUTSELECT
WORD => MULOP2[9].OUTPUTSELECT
WORD => MULOP2[8].OUTPUTSELECT
WORD => FOUT.OUTPUTSELECT
WORD => FOUT.OUTPUTSELECT
WORD => FOUT.OUTPUTSELECT
WORD => SUMOP21.IN0
WORD => Mux6.IN10
WORD => Mux7.IN10
WORD => Mux8.IN5
WORD => Mux9.IN5
WORD => Mux10.IN5
WORD => Mux11.IN19
WORD => Mux12.IN19
WORD => Mux13.IN19
WORD => Mux14.IN19
WORD => Mux15.IN19
WORD => Mux16.IN19
WORD => Mux17.IN19
WORD => Mux18.IN19
WORD => FOUT.OUTPUTSELECT
WORD => FOUT.OUTPUTSELECT
WORD => FOUT.OUTPUTSELECT
WORD => FOUT.OUTPUTSELECT
WORD => FOUT.OUTPUTSELECT
WORD => FOUT.OUTPUTSELECT
WORD => FOUT.OUTPUTSELECT
WORD => FOUT.OUTPUTSELECT
WORD => FOUT.OUTPUTSELECT
WORD => FOUT.OUTPUTSELECT
WORD => FOUT.OUTPUTSELECT
INC2 => SUMOP21.IN1
FOUT[0] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
FOUT[1] <= RA[1].DB_MAX_OUTPUT_PORT_TYPE
FOUT[2] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
FOUT[3] <= RA[3].DB_MAX_OUTPUT_PORT_TYPE
FOUT[4] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
FOUT[5] <= RA[5].DB_MAX_OUTPUT_PORT_TYPE
FOUT[6] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
FOUT[7] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
FOUT[8] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
FOUT[9] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
FOUT[10] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
FOUT[11] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
FOUT[12] <= FOUT.DB_MAX_OUTPUT_PORT_TYPE
FOUT[13] <= FOUT.DB_MAX_OUTPUT_PORT_TYPE
FOUT[14] <= FOUT.DB_MAX_OUTPUT_PORT_TYPE
FOUT[15] <= FOUT.DB_MAX_OUTPUT_PORT_TYPE
ALUOUT[0] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
ALUOUT[1] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
ALUOUT[2] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
ALUOUT[3] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
ALUOUT[4] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
ALUOUT[5] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
ALUOUT[6] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
ALUOUT[7] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
ALUOUT[8] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
ALUOUT[9] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
ALUOUT[10] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
ALUOUT[11] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
ALUOUT[12] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
ALUOUT[13] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
ALUOUT[14] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
ALUOUT[15] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
ALUOUTA[0] <= ALUOUTA.DB_MAX_OUTPUT_PORT_TYPE
ALUOUTA[1] <= ALUOUTA.DB_MAX_OUTPUT_PORT_TYPE
ALUOUTA[2] <= ALUOUTA.DB_MAX_OUTPUT_PORT_TYPE
ALUOUTA[3] <= ALUOUTA.DB_MAX_OUTPUT_PORT_TYPE
ALUOUTA[4] <= ALUOUTA.DB_MAX_OUTPUT_PORT_TYPE
ALUOUTA[5] <= ALUOUTA.DB_MAX_OUTPUT_PORT_TYPE
ALUOUTA[6] <= ALUOUTA.DB_MAX_OUTPUT_PORT_TYPE
ALUOUTA[7] <= ALUOUTA.DB_MAX_OUTPUT_PORT_TYPE
ALUOUTA[8] <= ALUOUTA.DB_MAX_OUTPUT_PORT_TYPE
ALUOUTA[9] <= ALUOUTA.DB_MAX_OUTPUT_PORT_TYPE
ALUOUTA[10] <= ALUOUTA.DB_MAX_OUTPUT_PORT_TYPE
ALUOUTA[11] <= ALUOUTA.DB_MAX_OUTPUT_PORT_TYPE
ALUOUTA[12] <= ALUOUTA.DB_MAX_OUTPUT_PORT_TYPE
ALUOUTA[13] <= ALUOUTA.DB_MAX_OUTPUT_PORT_TYPE
ALUOUTA[14] <= ALUOUTA.DB_MAX_OUTPUT_PORT_TYPE
ALUOUTA[15] <= ALUOUTA.DB_MAX_OUTPUT_PORT_TYPE
ALUCONT <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
NULLSHIFT <= WideNor2.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE
STAGE[0] => ~NO_FANOUT~
STAGE[1] => SHN[3].IN1
STAGE[1] => ALUOUT.OUTPUTSELECT
STAGE[1] => ALUOUT.OUTPUTSELECT
STAGE[1] => ALUOUT.OUTPUTSELECT
STAGE[1] => ALUOUT.OUTPUTSELECT
STAGE[1] => ALUOUT.OUTPUTSELECT
STAGE[1] => ALUOUT.OUTPUTSELECT
STAGE[1] => ALUOUT.OUTPUTSELECT
STAGE[1] => ALUOUT.OUTPUTSELECT
STAGE[1] => ALUOUT.OUTPUTSELECT
STAGE[1] => ALUOUT.OUTPUTSELECT
STAGE[1] => ALUOUT.OUTPUTSELECT
STAGE[1] => ALUOUT.OUTPUTSELECT
STAGE[1] => ALUOUT.OUTPUTSELECT
STAGE[1] => ALUOUT.OUTPUTSELECT
STAGE[1] => ALUOUT.OUTPUTSELECT
STAGE[1] => ALUOUT.OUTPUTSELECT
STAGE[1] => Decoder2.IN1
STAGE[2] => SHN[4].IN1
STAGE[2] => Decoder2.IN0
CLK => ~NO_FANOUT~


|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_EA:EA
SP[0] => Mux15.IN5
SP[0] => Mux15.IN6
SP[0] => Mux15.IN7
SP[1] => Mux14.IN5
SP[1] => Mux14.IN6
SP[1] => Mux14.IN7
SP[2] => Mux13.IN5
SP[2] => Mux13.IN6
SP[2] => Mux13.IN7
SP[3] => Mux12.IN5
SP[3] => Mux12.IN6
SP[3] => Mux12.IN7
SP[4] => Mux11.IN5
SP[4] => Mux11.IN6
SP[4] => Mux11.IN7
SP[5] => Mux10.IN5
SP[5] => Mux10.IN6
SP[5] => Mux10.IN7
SP[6] => Mux9.IN5
SP[6] => Mux9.IN6
SP[6] => Mux9.IN7
SP[7] => Mux8.IN5
SP[7] => Mux8.IN6
SP[7] => Mux8.IN7
SP[8] => Mux7.IN5
SP[8] => Mux7.IN6
SP[8] => Mux7.IN7
SP[9] => Mux6.IN5
SP[9] => Mux6.IN6
SP[9] => Mux6.IN7
SP[10] => Mux5.IN5
SP[10] => Mux5.IN6
SP[10] => Mux5.IN7
SP[11] => Mux4.IN5
SP[11] => Mux4.IN6
SP[11] => Mux4.IN7
SP[12] => Mux3.IN5
SP[12] => Mux3.IN6
SP[12] => Mux3.IN7
SP[13] => Mux2.IN5
SP[13] => Mux2.IN6
SP[13] => Mux2.IN7
SP[14] => Mux1.IN5
SP[14] => Mux1.IN6
SP[14] => Mux1.IN7
SP[15] => Mux0.IN5
SP[15] => Mux0.IN6
SP[15] => Mux0.IN7
BX[0] => Mux15.IN8
BX[0] => Mux15.IN9
BX[0] => Mux15.IN10
BX[0] => Mux15.IN11
BX[1] => Mux14.IN8
BX[1] => Mux14.IN9
BX[1] => Mux14.IN10
BX[1] => Mux14.IN11
BX[2] => Mux13.IN8
BX[2] => Mux13.IN9
BX[2] => Mux13.IN10
BX[2] => Mux13.IN11
BX[3] => Mux12.IN8
BX[3] => Mux12.IN9
BX[3] => Mux12.IN10
BX[3] => Mux12.IN11
BX[4] => Mux11.IN8
BX[4] => Mux11.IN9
BX[4] => Mux11.IN10
BX[4] => Mux11.IN11
BX[5] => Mux10.IN8
BX[5] => Mux10.IN9
BX[5] => Mux10.IN10
BX[5] => Mux10.IN11
BX[6] => Mux9.IN8
BX[6] => Mux9.IN9
BX[6] => Mux9.IN10
BX[6] => Mux9.IN11
BX[7] => Mux8.IN8
BX[7] => Mux8.IN9
BX[7] => Mux8.IN10
BX[7] => Mux8.IN11
BX[8] => Mux7.IN8
BX[8] => Mux7.IN9
BX[8] => Mux7.IN10
BX[8] => Mux7.IN11
BX[9] => Mux6.IN8
BX[9] => Mux6.IN9
BX[9] => Mux6.IN10
BX[9] => Mux6.IN11
BX[10] => Mux5.IN8
BX[10] => Mux5.IN9
BX[10] => Mux5.IN10
BX[10] => Mux5.IN11
BX[11] => Mux4.IN8
BX[11] => Mux4.IN9
BX[11] => Mux4.IN10
BX[11] => Mux4.IN11
BX[12] => Mux3.IN8
BX[12] => Mux3.IN9
BX[12] => Mux3.IN10
BX[12] => Mux3.IN11
BX[13] => Mux2.IN8
BX[13] => Mux2.IN9
BX[13] => Mux2.IN10
BX[13] => Mux2.IN11
BX[14] => Mux1.IN8
BX[14] => Mux1.IN9
BX[14] => Mux1.IN10
BX[14] => Mux1.IN11
BX[15] => Mux0.IN8
BX[15] => Mux0.IN9
BX[15] => Mux0.IN10
BX[15] => Mux0.IN11
BP[0] => Mux15.IN12
BP[0] => Mux15.IN13
BP[0] => Mux15.IN14
BP[1] => Mux14.IN12
BP[1] => Mux14.IN13
BP[1] => Mux14.IN14
BP[2] => Mux13.IN12
BP[2] => Mux13.IN13
BP[2] => Mux13.IN14
BP[3] => Mux12.IN12
BP[3] => Mux12.IN13
BP[3] => Mux12.IN14
BP[4] => Mux11.IN12
BP[4] => Mux11.IN13
BP[4] => Mux11.IN14
BP[5] => Mux10.IN12
BP[5] => Mux10.IN13
BP[5] => Mux10.IN14
BP[6] => Mux9.IN12
BP[6] => Mux9.IN13
BP[6] => Mux9.IN14
BP[7] => Mux8.IN12
BP[7] => Mux8.IN13
BP[7] => Mux8.IN14
BP[8] => Mux7.IN12
BP[8] => Mux7.IN13
BP[8] => Mux7.IN14
BP[9] => Mux6.IN12
BP[9] => Mux6.IN13
BP[9] => Mux6.IN14
BP[10] => Mux5.IN12
BP[10] => Mux5.IN13
BP[10] => Mux5.IN14
BP[11] => Mux4.IN12
BP[11] => Mux4.IN13
BP[11] => Mux4.IN14
BP[12] => Mux3.IN12
BP[12] => Mux3.IN13
BP[12] => Mux3.IN14
BP[13] => Mux2.IN12
BP[13] => Mux2.IN13
BP[13] => Mux2.IN14
BP[14] => Mux1.IN12
BP[14] => Mux1.IN13
BP[14] => Mux1.IN14
BP[15] => Mux0.IN12
BP[15] => Mux0.IN13
BP[15] => Mux0.IN14
SI[0] => Mux31.IN10
SI[0] => Mux31.IN11
SI[0] => Mux31.IN12
SI[1] => Mux30.IN10
SI[1] => Mux30.IN11
SI[1] => Mux30.IN12
SI[2] => Mux29.IN10
SI[2] => Mux29.IN11
SI[2] => Mux29.IN12
SI[3] => Mux28.IN10
SI[3] => Mux28.IN11
SI[3] => Mux28.IN12
SI[4] => Mux27.IN10
SI[4] => Mux27.IN11
SI[4] => Mux27.IN12
SI[5] => Mux26.IN10
SI[5] => Mux26.IN11
SI[5] => Mux26.IN12
SI[6] => Mux25.IN10
SI[6] => Mux25.IN11
SI[6] => Mux25.IN12
SI[7] => Mux24.IN10
SI[7] => Mux24.IN11
SI[7] => Mux24.IN12
SI[8] => Mux23.IN10
SI[8] => Mux23.IN11
SI[8] => Mux23.IN12
SI[9] => Mux22.IN10
SI[9] => Mux22.IN11
SI[9] => Mux22.IN12
SI[10] => Mux21.IN10
SI[10] => Mux21.IN11
SI[10] => Mux21.IN12
SI[11] => Mux20.IN10
SI[11] => Mux20.IN11
SI[11] => Mux20.IN12
SI[12] => Mux19.IN10
SI[12] => Mux19.IN11
SI[12] => Mux19.IN12
SI[13] => Mux18.IN10
SI[13] => Mux18.IN11
SI[13] => Mux18.IN12
SI[14] => Mux17.IN10
SI[14] => Mux17.IN11
SI[14] => Mux17.IN12
SI[15] => Mux16.IN10
SI[15] => Mux16.IN11
SI[15] => Mux16.IN12
DI[0] => Mux31.IN13
DI[0] => Mux31.IN14
DI[0] => Mux31.IN15
DI[1] => Mux30.IN13
DI[1] => Mux30.IN14
DI[1] => Mux30.IN15
DI[2] => Mux29.IN13
DI[2] => Mux29.IN14
DI[2] => Mux29.IN15
DI[3] => Mux28.IN13
DI[3] => Mux28.IN14
DI[3] => Mux28.IN15
DI[4] => Mux27.IN13
DI[4] => Mux27.IN14
DI[4] => Mux27.IN15
DI[5] => Mux26.IN13
DI[5] => Mux26.IN14
DI[5] => Mux26.IN15
DI[6] => Mux25.IN13
DI[6] => Mux25.IN14
DI[6] => Mux25.IN15
DI[7] => Mux24.IN13
DI[7] => Mux24.IN14
DI[7] => Mux24.IN15
DI[8] => Mux23.IN13
DI[8] => Mux23.IN14
DI[8] => Mux23.IN15
DI[9] => Mux22.IN13
DI[9] => Mux22.IN14
DI[9] => Mux22.IN15
DI[10] => Mux21.IN13
DI[10] => Mux21.IN14
DI[10] => Mux21.IN15
DI[11] => Mux20.IN13
DI[11] => Mux20.IN14
DI[11] => Mux20.IN15
DI[12] => Mux19.IN13
DI[12] => Mux19.IN14
DI[12] => Mux19.IN15
DI[13] => Mux18.IN13
DI[13] => Mux18.IN14
DI[13] => Mux18.IN15
DI[14] => Mux17.IN13
DI[14] => Mux17.IN14
DI[14] => Mux17.IN15
DI[15] => Mux16.IN13
DI[15] => Mux16.IN14
DI[15] => Mux16.IN15
TMP16[0] => Mux15.IN15
TMP16[1] => Mux14.IN15
TMP16[2] => Mux13.IN15
TMP16[3] => Mux12.IN15
TMP16[4] => Mux11.IN15
TMP16[5] => Mux10.IN15
TMP16[6] => Mux9.IN15
TMP16[7] => Mux8.IN15
TMP16[8] => Mux7.IN15
TMP16[9] => Mux6.IN15
TMP16[10] => Mux5.IN15
TMP16[11] => Mux4.IN15
TMP16[12] => Mux3.IN15
TMP16[13] => Mux2.IN15
TMP16[14] => Mux1.IN15
TMP16[15] => Mux0.IN15
AL[0] => Mux47.IN4
AL[1] => Mux46.IN4
AL[2] => Mux45.IN3
AL[3] => Mux44.IN3
AL[4] => Mux43.IN3
AL[5] => Mux42.IN3
AL[6] => Mux41.IN3
AL[7] => Mux40.IN3
AIMM[0] => Mux45.IN15
AIMM[0] => Mux47.IN5
AIMM[0] => Mux47.IN6
AIMM[0] => Mux47.IN7
AIMM[0] => Mux47.IN8
AIMM[0] => Mux47.IN9
AIMM[0] => Mux47.IN10
AIMM[0] => Mux47.IN11
AIMM[0] => Mux47.IN12
AIMM[0] => Mux47.IN13
AIMM[0] => Mux47.IN14
AIMM[0] => Mux47.IN15
AIMM[1] => Mux44.IN15
AIMM[1] => Mux46.IN5
AIMM[1] => Mux46.IN6
AIMM[1] => Mux46.IN7
AIMM[1] => Mux46.IN8
AIMM[1] => Mux46.IN9
AIMM[1] => Mux46.IN10
AIMM[1] => Mux46.IN11
AIMM[1] => Mux46.IN12
AIMM[1] => Mux46.IN13
AIMM[1] => Mux46.IN14
AIMM[1] => Mux46.IN15
AIMM[2] => Mux43.IN15
AIMM[2] => Mux45.IN4
AIMM[2] => Mux45.IN5
AIMM[2] => Mux45.IN6
AIMM[2] => Mux45.IN7
AIMM[2] => Mux45.IN8
AIMM[2] => Mux45.IN9
AIMM[2] => Mux45.IN10
AIMM[2] => Mux45.IN11
AIMM[2] => Mux45.IN12
AIMM[2] => Mux45.IN13
AIMM[2] => Mux45.IN14
AIMM[3] => Mux42.IN15
AIMM[3] => Mux44.IN4
AIMM[3] => Mux44.IN5
AIMM[3] => Mux44.IN6
AIMM[3] => Mux44.IN7
AIMM[3] => Mux44.IN8
AIMM[3] => Mux44.IN9
AIMM[3] => Mux44.IN10
AIMM[3] => Mux44.IN11
AIMM[3] => Mux44.IN12
AIMM[3] => Mux44.IN13
AIMM[3] => Mux44.IN14
AIMM[4] => Mux41.IN15
AIMM[4] => Mux43.IN4
AIMM[4] => Mux43.IN5
AIMM[4] => Mux43.IN6
AIMM[4] => Mux43.IN7
AIMM[4] => Mux43.IN8
AIMM[4] => Mux43.IN9
AIMM[4] => Mux43.IN10
AIMM[4] => Mux43.IN11
AIMM[4] => Mux43.IN12
AIMM[4] => Mux43.IN13
AIMM[4] => Mux43.IN14
AIMM[5] => Mux40.IN15
AIMM[5] => Mux42.IN4
AIMM[5] => Mux42.IN5
AIMM[5] => Mux42.IN6
AIMM[5] => Mux42.IN7
AIMM[5] => Mux42.IN8
AIMM[5] => Mux42.IN9
AIMM[5] => Mux42.IN10
AIMM[5] => Mux42.IN11
AIMM[5] => Mux42.IN12
AIMM[5] => Mux42.IN13
AIMM[5] => Mux42.IN14
AIMM[6] => Mux39.IN15
AIMM[6] => Mux41.IN4
AIMM[6] => Mux41.IN5
AIMM[6] => Mux41.IN6
AIMM[6] => Mux41.IN7
AIMM[6] => Mux41.IN8
AIMM[6] => Mux41.IN9
AIMM[6] => Mux41.IN10
AIMM[6] => Mux41.IN11
AIMM[6] => Mux41.IN12
AIMM[6] => Mux41.IN13
AIMM[6] => Mux41.IN14
AIMM[7] => Mux38.IN15
AIMM[7] => Mux40.IN4
AIMM[7] => Mux40.IN5
AIMM[7] => Mux40.IN6
AIMM[7] => Mux40.IN7
AIMM[7] => Mux40.IN8
AIMM[7] => Mux40.IN9
AIMM[7] => Mux40.IN10
AIMM[7] => Mux40.IN11
AIMM[7] => Mux40.IN12
AIMM[7] => Mux40.IN13
AIMM[7] => Mux40.IN14
AIMM[8] => Mux39.IN4
AIMM[8] => Mux39.IN5
AIMM[8] => Mux39.IN6
AIMM[8] => Mux39.IN7
AIMM[8] => Mux39.IN8
AIMM[8] => Mux39.IN9
AIMM[8] => Mux39.IN10
AIMM[8] => Mux39.IN11
AIMM[8] => Mux39.IN12
AIMM[8] => Mux39.IN13
AIMM[8] => Mux39.IN14
AIMM[9] => Mux38.IN4
AIMM[9] => Mux38.IN5
AIMM[9] => Mux38.IN6
AIMM[9] => Mux38.IN7
AIMM[9] => Mux38.IN8
AIMM[9] => Mux38.IN9
AIMM[9] => Mux38.IN10
AIMM[9] => Mux38.IN11
AIMM[9] => Mux38.IN12
AIMM[9] => Mux38.IN13
AIMM[9] => Mux38.IN14
AIMM[10] => Mux37.IN5
AIMM[10] => Mux37.IN6
AIMM[10] => Mux37.IN7
AIMM[10] => Mux37.IN8
AIMM[10] => Mux37.IN9
AIMM[10] => Mux37.IN10
AIMM[10] => Mux37.IN11
AIMM[10] => Mux37.IN12
AIMM[10] => Mux37.IN13
AIMM[10] => Mux37.IN14
AIMM[10] => Mux37.IN15
AIMM[11] => Mux36.IN5
AIMM[11] => Mux36.IN6
AIMM[11] => Mux36.IN7
AIMM[11] => Mux36.IN8
AIMM[11] => Mux36.IN9
AIMM[11] => Mux36.IN10
AIMM[11] => Mux36.IN11
AIMM[11] => Mux36.IN12
AIMM[11] => Mux36.IN13
AIMM[11] => Mux36.IN14
AIMM[11] => Mux36.IN15
AIMM[12] => Mux35.IN5
AIMM[12] => Mux35.IN6
AIMM[12] => Mux35.IN7
AIMM[12] => Mux35.IN8
AIMM[12] => Mux35.IN9
AIMM[12] => Mux35.IN10
AIMM[12] => Mux35.IN11
AIMM[12] => Mux35.IN12
AIMM[12] => Mux35.IN13
AIMM[12] => Mux35.IN14
AIMM[12] => Mux35.IN15
AIMM[13] => Mux34.IN5
AIMM[13] => Mux34.IN6
AIMM[13] => Mux34.IN7
AIMM[13] => Mux34.IN8
AIMM[13] => Mux34.IN9
AIMM[13] => Mux34.IN10
AIMM[13] => Mux34.IN11
AIMM[13] => Mux34.IN12
AIMM[13] => Mux34.IN13
AIMM[13] => Mux34.IN14
AIMM[13] => Mux34.IN15
AIMM[14] => Mux33.IN5
AIMM[14] => Mux33.IN6
AIMM[14] => Mux33.IN7
AIMM[14] => Mux33.IN8
AIMM[14] => Mux33.IN9
AIMM[14] => Mux33.IN10
AIMM[14] => Mux33.IN11
AIMM[14] => Mux33.IN12
AIMM[14] => Mux33.IN13
AIMM[14] => Mux33.IN14
AIMM[14] => Mux33.IN15
AIMM[15] => Mux32.IN5
AIMM[15] => Mux32.IN6
AIMM[15] => Mux32.IN7
AIMM[15] => Mux32.IN8
AIMM[15] => Mux32.IN9
AIMM[15] => Mux32.IN10
AIMM[15] => Mux32.IN11
AIMM[15] => Mux32.IN12
AIMM[15] => Mux32.IN13
AIMM[15] => Mux32.IN14
AIMM[15] => Mux32.IN15
EAC[0] => Mux0.IN19
EAC[0] => Mux1.IN19
EAC[0] => Mux2.IN19
EAC[0] => Mux3.IN19
EAC[0] => Mux4.IN19
EAC[0] => Mux5.IN19
EAC[0] => Mux6.IN19
EAC[0] => Mux7.IN19
EAC[0] => Mux8.IN19
EAC[0] => Mux9.IN19
EAC[0] => Mux10.IN19
EAC[0] => Mux11.IN19
EAC[0] => Mux12.IN19
EAC[0] => Mux13.IN19
EAC[0] => Mux14.IN19
EAC[0] => Mux15.IN19
EAC[0] => Mux16.IN19
EAC[0] => Mux17.IN19
EAC[0] => Mux18.IN19
EAC[0] => Mux19.IN19
EAC[0] => Mux20.IN19
EAC[0] => Mux21.IN19
EAC[0] => Mux22.IN19
EAC[0] => Mux23.IN19
EAC[0] => Mux24.IN19
EAC[0] => Mux25.IN19
EAC[0] => Mux26.IN19
EAC[0] => Mux27.IN19
EAC[0] => Mux28.IN19
EAC[0] => Mux29.IN19
EAC[0] => Mux30.IN19
EAC[0] => Mux31.IN19
EAC[0] => Mux32.IN19
EAC[0] => Mux33.IN19
EAC[0] => Mux34.IN19
EAC[0] => Mux35.IN19
EAC[0] => Mux36.IN19
EAC[0] => Mux37.IN19
EAC[0] => Mux38.IN19
EAC[0] => Mux39.IN19
EAC[0] => Mux40.IN19
EAC[0] => Mux41.IN19
EAC[0] => Mux42.IN19
EAC[0] => Mux43.IN19
EAC[0] => Mux44.IN19
EAC[0] => Mux45.IN19
EAC[0] => Mux46.IN19
EAC[0] => Mux47.IN19
EAC[1] => Mux0.IN18
EAC[1] => Mux1.IN18
EAC[1] => Mux2.IN18
EAC[1] => Mux3.IN18
EAC[1] => Mux4.IN18
EAC[1] => Mux5.IN18
EAC[1] => Mux6.IN18
EAC[1] => Mux7.IN18
EAC[1] => Mux8.IN18
EAC[1] => Mux9.IN18
EAC[1] => Mux10.IN18
EAC[1] => Mux11.IN18
EAC[1] => Mux12.IN18
EAC[1] => Mux13.IN18
EAC[1] => Mux14.IN18
EAC[1] => Mux15.IN18
EAC[1] => Mux16.IN18
EAC[1] => Mux17.IN18
EAC[1] => Mux18.IN18
EAC[1] => Mux19.IN18
EAC[1] => Mux20.IN18
EAC[1] => Mux21.IN18
EAC[1] => Mux22.IN18
EAC[1] => Mux23.IN18
EAC[1] => Mux24.IN18
EAC[1] => Mux25.IN18
EAC[1] => Mux26.IN18
EAC[1] => Mux27.IN18
EAC[1] => Mux28.IN18
EAC[1] => Mux29.IN18
EAC[1] => Mux30.IN18
EAC[1] => Mux31.IN18
EAC[1] => Mux32.IN18
EAC[1] => Mux33.IN18
EAC[1] => Mux34.IN18
EAC[1] => Mux35.IN18
EAC[1] => Mux36.IN18
EAC[1] => Mux37.IN18
EAC[1] => Mux38.IN18
EAC[1] => Mux39.IN18
EAC[1] => Mux40.IN18
EAC[1] => Mux41.IN18
EAC[1] => Mux42.IN18
EAC[1] => Mux43.IN18
EAC[1] => Mux44.IN18
EAC[1] => Mux45.IN18
EAC[1] => Mux46.IN18
EAC[1] => Mux47.IN18
EAC[2] => Mux0.IN17
EAC[2] => Mux1.IN17
EAC[2] => Mux2.IN17
EAC[2] => Mux3.IN17
EAC[2] => Mux4.IN17
EAC[2] => Mux5.IN17
EAC[2] => Mux6.IN17
EAC[2] => Mux7.IN17
EAC[2] => Mux8.IN17
EAC[2] => Mux9.IN17
EAC[2] => Mux10.IN17
EAC[2] => Mux11.IN17
EAC[2] => Mux12.IN17
EAC[2] => Mux13.IN17
EAC[2] => Mux14.IN17
EAC[2] => Mux15.IN17
EAC[2] => Mux16.IN17
EAC[2] => Mux17.IN17
EAC[2] => Mux18.IN17
EAC[2] => Mux19.IN17
EAC[2] => Mux20.IN17
EAC[2] => Mux21.IN17
EAC[2] => Mux22.IN17
EAC[2] => Mux23.IN17
EAC[2] => Mux24.IN17
EAC[2] => Mux25.IN17
EAC[2] => Mux26.IN17
EAC[2] => Mux27.IN17
EAC[2] => Mux28.IN17
EAC[2] => Mux29.IN17
EAC[2] => Mux30.IN17
EAC[2] => Mux31.IN17
EAC[2] => Mux32.IN17
EAC[2] => Mux33.IN17
EAC[2] => Mux34.IN17
EAC[2] => Mux35.IN17
EAC[2] => Mux36.IN17
EAC[2] => Mux37.IN17
EAC[2] => Mux38.IN17
EAC[2] => Mux39.IN17
EAC[2] => Mux40.IN17
EAC[2] => Mux41.IN17
EAC[2] => Mux42.IN17
EAC[2] => Mux43.IN17
EAC[2] => Mux44.IN17
EAC[2] => Mux45.IN17
EAC[2] => Mux46.IN17
EAC[2] => Mux47.IN17
EAC[3] => Mux0.IN16
EAC[3] => Mux1.IN16
EAC[3] => Mux2.IN16
EAC[3] => Mux3.IN16
EAC[3] => Mux4.IN16
EAC[3] => Mux5.IN16
EAC[3] => Mux6.IN16
EAC[3] => Mux7.IN16
EAC[3] => Mux8.IN16
EAC[3] => Mux9.IN16
EAC[3] => Mux10.IN16
EAC[3] => Mux11.IN16
EAC[3] => Mux12.IN16
EAC[3] => Mux13.IN16
EAC[3] => Mux14.IN16
EAC[3] => Mux15.IN16
EAC[3] => Mux16.IN16
EAC[3] => Mux17.IN16
EAC[3] => Mux18.IN16
EAC[3] => Mux19.IN16
EAC[3] => Mux20.IN16
EAC[3] => Mux21.IN16
EAC[3] => Mux22.IN16
EAC[3] => Mux23.IN16
EAC[3] => Mux24.IN16
EAC[3] => Mux25.IN16
EAC[3] => Mux26.IN16
EAC[3] => Mux27.IN16
EAC[3] => Mux28.IN16
EAC[3] => Mux29.IN16
EAC[3] => Mux30.IN16
EAC[3] => Mux31.IN16
EAC[3] => Mux32.IN16
EAC[3] => Mux33.IN16
EAC[3] => Mux34.IN16
EAC[3] => Mux35.IN16
EAC[3] => Mux36.IN16
EAC[3] => Mux37.IN16
EAC[3] => Mux38.IN16
EAC[3] => Mux39.IN16
EAC[3] => Mux40.IN16
EAC[3] => Mux41.IN16
EAC[3] => Mux42.IN16
EAC[3] => Mux43.IN16
EAC[3] => Mux44.IN16
EAC[3] => Mux45.IN16
EAC[3] => Mux46.IN16
EAC[3] => Mux47.IN16
ADDR16[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR16[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR16[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR16[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR16[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR16[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR16[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR16[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR16[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR16[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR16[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR16[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR16[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR16[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR16[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR16[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU
CLK => exdata[0].CLK
CLK => exdata[1].CLK
CLK => exdata[2].CLK
CLK => exdata[3].CLK
CLK => exdata[4].CLK
CLK => exdata[5].CLK
CLK => exdata[6].CLK
CLK => exdata[7].CLK
CLK => STATE[0].CLK
CLK => STATE[1].CLK
CLK => OLDSTATE.CLK
CLK => rpos[0].CLK
CLK => rpos[1].CLK
CLK => qpos[0].CLK
CLK => qpos[1].CLK
CLK => qpos[2].CLK
CLK => qpos[3].CLK
CLK => piaddr[0].CLK
CLK => piaddr[1].CLK
CLK => piaddr[2].CLK
CLK => piaddr[3].CLK
CLK => piaddr[4].CLK
CLK => piaddr[5].CLK
CLK => piaddr[6].CLK
CLK => piaddr[7].CLK
CLK => piaddr[8].CLK
CLK => piaddr[9].CLK
CLK => piaddr[10].CLK
CLK => piaddr[11].CLK
CLK => piaddr[12].CLK
CLK => piaddr[13].CLK
CLK => piaddr[14].CLK
CLK => piaddr[15].CLK
CLK => piaddr[16].CLK
CLK => piaddr[17].CLK
CLK => piaddr[18].CLK
CLK => qsize[0].CLK
CLK => qsize[1].CLK
CLK => qsize[2].CLK
CLK => qsize[3].CLK
CLK => qsize[4].CLK
CLK => queue[0][0].CLK
CLK => queue[0][1].CLK
CLK => queue[0][2].CLK
CLK => queue[0][3].CLK
CLK => queue[0][4].CLK
CLK => queue[0][5].CLK
CLK => queue[0][6].CLK
CLK => queue[0][7].CLK
CLK => queue[0][8].CLK
CLK => queue[0][9].CLK
CLK => queue[0][10].CLK
CLK => queue[0][11].CLK
CLK => queue[0][12].CLK
CLK => queue[0][13].CLK
CLK => queue[0][14].CLK
CLK => queue[0][15].CLK
CLK => queue[0][16].CLK
CLK => queue[0][17].CLK
CLK => queue[0][18].CLK
CLK => queue[0][19].CLK
CLK => queue[0][20].CLK
CLK => queue[0][21].CLK
CLK => queue[0][22].CLK
CLK => queue[0][23].CLK
CLK => queue[0][24].CLK
CLK => queue[0][25].CLK
CLK => queue[0][26].CLK
CLK => queue[0][27].CLK
CLK => queue[0][28].CLK
CLK => queue[0][29].CLK
CLK => queue[0][30].CLK
CLK => queue[0][31].CLK
CLK => queue[1][0].CLK
CLK => queue[1][1].CLK
CLK => queue[1][2].CLK
CLK => queue[1][3].CLK
CLK => queue[1][4].CLK
CLK => queue[1][5].CLK
CLK => queue[1][6].CLK
CLK => queue[1][7].CLK
CLK => queue[1][8].CLK
CLK => queue[1][9].CLK
CLK => queue[1][10].CLK
CLK => queue[1][11].CLK
CLK => queue[1][12].CLK
CLK => queue[1][13].CLK
CLK => queue[1][14].CLK
CLK => queue[1][15].CLK
CLK => queue[1][16].CLK
CLK => queue[1][17].CLK
CLK => queue[1][18].CLK
CLK => queue[1][19].CLK
CLK => queue[1][20].CLK
CLK => queue[1][21].CLK
CLK => queue[1][22].CLK
CLK => queue[1][23].CLK
CLK => queue[1][24].CLK
CLK => queue[1][25].CLK
CLK => queue[1][26].CLK
CLK => queue[1][27].CLK
CLK => queue[1][28].CLK
CLK => queue[1][29].CLK
CLK => queue[1][30].CLK
CLK => queue[1][31].CLK
CLK => queue[2][0].CLK
CLK => queue[2][1].CLK
CLK => queue[2][2].CLK
CLK => queue[2][3].CLK
CLK => queue[2][4].CLK
CLK => queue[2][5].CLK
CLK => queue[2][6].CLK
CLK => queue[2][7].CLK
CLK => queue[2][8].CLK
CLK => queue[2][9].CLK
CLK => queue[2][10].CLK
CLK => queue[2][11].CLK
CLK => queue[2][12].CLK
CLK => queue[2][13].CLK
CLK => queue[2][14].CLK
CLK => queue[2][15].CLK
CLK => queue[2][16].CLK
CLK => queue[2][17].CLK
CLK => queue[2][18].CLK
CLK => queue[2][19].CLK
CLK => queue[2][20].CLK
CLK => queue[2][21].CLK
CLK => queue[2][22].CLK
CLK => queue[2][23].CLK
CLK => queue[2][24].CLK
CLK => queue[2][25].CLK
CLK => queue[2][26].CLK
CLK => queue[2][27].CLK
CLK => queue[2][28].CLK
CLK => queue[2][29].CLK
CLK => queue[2][30].CLK
CLK => queue[2][31].CLK
CLK => queue[3][0].CLK
CLK => queue[3][1].CLK
CLK => queue[3][2].CLK
CLK => queue[3][3].CLK
CLK => queue[3][4].CLK
CLK => queue[3][5].CLK
CLK => queue[3][6].CLK
CLK => queue[3][7].CLK
CLK => queue[3][8].CLK
CLK => queue[3][9].CLK
CLK => queue[3][10].CLK
CLK => queue[3][11].CLK
CLK => queue[3][12].CLK
CLK => queue[3][13].CLK
CLK => queue[3][14].CLK
CLK => queue[3][15].CLK
CLK => queue[3][16].CLK
CLK => queue[3][17].CLK
CLK => queue[3][18].CLK
CLK => queue[3][19].CLK
CLK => queue[3][20].CLK
CLK => queue[3][21].CLK
CLK => queue[3][22].CLK
CLK => queue[3][23].CLK
CLK => queue[3][24].CLK
CLK => queue[3][25].CLK
CLK => queue[3][26].CLK
CLK => queue[3][27].CLK
CLK => queue[3][28].CLK
CLK => queue[3][29].CLK
CLK => queue[3][30].CLK
CLK => queue[3][31].CLK
CLK => rdi.CLK
INSTR[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[1] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[2] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[3] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[4] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[5] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[6] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[7] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[8] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[9] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[10] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[11] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[12] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[13] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[14] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[15] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[16] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[17] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[18] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[19] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[20] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[21] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[22] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[23] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[24] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[25] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[26] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[27] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[28] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[29] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[30] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[31] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[32] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[33] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[34] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[35] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[36] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[37] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[38] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[39] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[40] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[41] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[42] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[43] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[44] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[45] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[46] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
INSTR[47] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
ISIZE[0] => Add2.IN4
ISIZE[0] => Add1.IN5
ISIZE[1] => Add2.IN3
ISIZE[1] => Add1.IN4
ISIZE[2] => Add2.IN2
ISIZE[2] => Add1.IN3
IFETCH => comb.IN0
IFETCH => always1.IN1
FLUSH => comb.IN1
FLUSH => comb.IN1
MREQ => RAM_WR.OUTPUTSELECT
MREQ => NEXTSTATE.OUTPUTSELECT
MREQ => NEXTSTATE.OUTPUTSELECT
MREQ => CE186.OUTPUTSELECT
MREQ => RAM_RD.OUTPUTSELECT
MREQ => iread.OUTPUTSELECT
MREQ => iread.IN0
WR => NEXTSTATE.OUTPUTSELECT
WR => NEXTSTATE.OUTPUTSELECT
WR => CE186.OUTPUTSELECT
WR => iread.IN1
WR => RAM_WR.DATAB
WR => always0.IN0
WR => RAM_RD.DATAB
WORD => split.IN1
WORD => RAM_WMASK.IN1
WORD => DOUT.OUTPUTSELECT
WORD => DOUT.OUTPUTSELECT
WORD => DOUT.OUTPUTSELECT
WORD => DOUT.OUTPUTSELECT
WORD => DOUT.OUTPUTSELECT
WORD => DOUT.OUTPUTSELECT
WORD => DOUT.OUTPUTSELECT
WORD => DOUT.OUTPUTSELECT
ADDR[0] => WideAnd0.IN0
ADDR[0] => ShiftLeft0.IN5
ADDR[0] => Mux72.IN1
ADDR[0] => Mux73.IN1
ADDR[0] => Mux74.IN1
ADDR[0] => Mux75.IN1
ADDR[0] => Mux76.IN1
ADDR[0] => Mux77.IN1
ADDR[0] => Mux78.IN1
ADDR[0] => Mux79.IN1
ADDR[0] => Mux80.IN2
ADDR[0] => Mux81.IN2
ADDR[0] => Mux82.IN2
ADDR[0] => Mux83.IN2
ADDR[0] => Mux84.IN2
ADDR[0] => Mux85.IN2
ADDR[0] => Mux86.IN2
ADDR[0] => Mux87.IN2
ADDR[1] => WideAnd0.IN1
ADDR[1] => ShiftLeft0.IN4
ADDR[1] => Mux72.IN0
ADDR[1] => Mux73.IN0
ADDR[1] => Mux74.IN0
ADDR[1] => Mux75.IN0
ADDR[1] => Mux76.IN0
ADDR[1] => Mux77.IN0
ADDR[1] => Mux78.IN0
ADDR[1] => Mux79.IN0
ADDR[1] => Mux80.IN1
ADDR[1] => Mux81.IN1
ADDR[1] => Mux82.IN1
ADDR[1] => Mux83.IN1
ADDR[1] => Mux84.IN1
ADDR[1] => Mux85.IN1
ADDR[1] => Mux86.IN1
ADDR[1] => Mux87.IN1
ADDR[2] => Add5.IN37
ADDR[3] => Add5.IN36
ADDR[4] => Add5.IN35
ADDR[5] => Add5.IN34
ADDR[6] => Add5.IN33
ADDR[7] => Add5.IN32
ADDR[8] => Add5.IN31
ADDR[9] => Add5.IN30
ADDR[10] => Add5.IN29
ADDR[11] => Add5.IN28
ADDR[12] => Add5.IN27
ADDR[13] => Add5.IN26
ADDR[14] => Add5.IN25
ADDR[15] => Add5.IN24
ADDR[16] => Add5.IN23
ADDR[17] => Add5.IN22
ADDR[18] => Add5.IN21
ADDR[19] => Add5.IN20
ADDR[20] => Add5.IN19
IADDR[0] => nqpos[0].DATAB
IADDR[0] => Add0.IN6
IADDR[1] => nqpos[1].DATAB
IADDR[1] => Add0.IN5
IADDR[2] => MIADDR[0].DATAB
IADDR[3] => MIADDR[1].DATAB
IADDR[4] => MIADDR[2].DATAB
IADDR[5] => MIADDR[3].DATAB
IADDR[6] => MIADDR[4].DATAB
IADDR[7] => MIADDR[5].DATAB
IADDR[8] => MIADDR[6].DATAB
IADDR[9] => MIADDR[7].DATAB
IADDR[10] => MIADDR[8].DATAB
IADDR[11] => MIADDR[9].DATAB
IADDR[12] => MIADDR[10].DATAB
IADDR[13] => MIADDR[11].DATAB
IADDR[14] => MIADDR[12].DATAB
IADDR[15] => MIADDR[13].DATAB
IADDR[16] => MIADDR[14].DATAB
IADDR[17] => MIADDR[15].DATAB
IADDR[18] => MIADDR[16].DATAB
IADDR[19] => MIADDR[17].DATAB
IADDR[20] => MIADDR[18].DATAB
CE186 <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
RAM_DIN[0] => q1[0].DATAB
RAM_DIN[0] => q2[0].DATAB
RAM_DIN[0] => Mux79.IN5
RAM_DIN[0] => Mux87.IN5
RAM_DIN[0] => queue.DATAB
RAM_DIN[0] => queue.DATAB
RAM_DIN[0] => queue.DATAB
RAM_DIN[0] => queue.DATAB
RAM_DIN[1] => q1[1].DATAB
RAM_DIN[1] => q2[1].DATAB
RAM_DIN[1] => Mux78.IN5
RAM_DIN[1] => Mux86.IN5
RAM_DIN[1] => queue.DATAB
RAM_DIN[1] => queue.DATAB
RAM_DIN[1] => queue.DATAB
RAM_DIN[1] => queue.DATAB
RAM_DIN[2] => q1[2].DATAB
RAM_DIN[2] => q2[2].DATAB
RAM_DIN[2] => Mux77.IN5
RAM_DIN[2] => Mux85.IN5
RAM_DIN[2] => queue.DATAB
RAM_DIN[2] => queue.DATAB
RAM_DIN[2] => queue.DATAB
RAM_DIN[2] => queue.DATAB
RAM_DIN[3] => q1[3].DATAB
RAM_DIN[3] => q2[3].DATAB
RAM_DIN[3] => Mux76.IN5
RAM_DIN[3] => Mux84.IN5
RAM_DIN[3] => queue.DATAB
RAM_DIN[3] => queue.DATAB
RAM_DIN[3] => queue.DATAB
RAM_DIN[3] => queue.DATAB
RAM_DIN[4] => q1[4].DATAB
RAM_DIN[4] => q2[4].DATAB
RAM_DIN[4] => Mux75.IN5
RAM_DIN[4] => Mux83.IN5
RAM_DIN[4] => queue.DATAB
RAM_DIN[4] => queue.DATAB
RAM_DIN[4] => queue.DATAB
RAM_DIN[4] => queue.DATAB
RAM_DIN[5] => q1[5].DATAB
RAM_DIN[5] => q2[5].DATAB
RAM_DIN[5] => Mux74.IN5
RAM_DIN[5] => Mux82.IN5
RAM_DIN[5] => queue.DATAB
RAM_DIN[5] => queue.DATAB
RAM_DIN[5] => queue.DATAB
RAM_DIN[5] => queue.DATAB
RAM_DIN[6] => q1[6].DATAB
RAM_DIN[6] => q2[6].DATAB
RAM_DIN[6] => Mux73.IN5
RAM_DIN[6] => Mux81.IN5
RAM_DIN[6] => queue.DATAB
RAM_DIN[6] => queue.DATAB
RAM_DIN[6] => queue.DATAB
RAM_DIN[6] => queue.DATAB
RAM_DIN[7] => q1[7].DATAB
RAM_DIN[7] => q2[7].DATAB
RAM_DIN[7] => Mux72.IN5
RAM_DIN[7] => Mux80.IN5
RAM_DIN[7] => queue.DATAB
RAM_DIN[7] => queue.DATAB
RAM_DIN[7] => queue.DATAB
RAM_DIN[7] => queue.DATAB
RAM_DIN[8] => q1[8].DATAB
RAM_DIN[8] => Mux79.IN4
RAM_DIN[8] => Mux87.IN4
RAM_DIN[8] => queue.DATAB
RAM_DIN[8] => queue.DATAB
RAM_DIN[8] => queue.DATAB
RAM_DIN[8] => queue.DATAB
RAM_DIN[9] => q1[9].DATAB
RAM_DIN[9] => Mux78.IN4
RAM_DIN[9] => Mux86.IN4
RAM_DIN[9] => queue.DATAB
RAM_DIN[9] => queue.DATAB
RAM_DIN[9] => queue.DATAB
RAM_DIN[9] => queue.DATAB
RAM_DIN[10] => q1[10].DATAB
RAM_DIN[10] => Mux77.IN4
RAM_DIN[10] => Mux85.IN4
RAM_DIN[10] => queue.DATAB
RAM_DIN[10] => queue.DATAB
RAM_DIN[10] => queue.DATAB
RAM_DIN[10] => queue.DATAB
RAM_DIN[11] => q1[11].DATAB
RAM_DIN[11] => Mux76.IN4
RAM_DIN[11] => Mux84.IN4
RAM_DIN[11] => queue.DATAB
RAM_DIN[11] => queue.DATAB
RAM_DIN[11] => queue.DATAB
RAM_DIN[11] => queue.DATAB
RAM_DIN[12] => q1[12].DATAB
RAM_DIN[12] => Mux75.IN4
RAM_DIN[12] => Mux83.IN4
RAM_DIN[12] => queue.DATAB
RAM_DIN[12] => queue.DATAB
RAM_DIN[12] => queue.DATAB
RAM_DIN[12] => queue.DATAB
RAM_DIN[13] => q1[13].DATAB
RAM_DIN[13] => Mux74.IN4
RAM_DIN[13] => Mux82.IN4
RAM_DIN[13] => queue.DATAB
RAM_DIN[13] => queue.DATAB
RAM_DIN[13] => queue.DATAB
RAM_DIN[13] => queue.DATAB
RAM_DIN[14] => q1[14].DATAB
RAM_DIN[14] => Mux73.IN4
RAM_DIN[14] => Mux81.IN4
RAM_DIN[14] => queue.DATAB
RAM_DIN[14] => queue.DATAB
RAM_DIN[14] => queue.DATAB
RAM_DIN[14] => queue.DATAB
RAM_DIN[15] => q1[15].DATAB
RAM_DIN[15] => Mux72.IN4
RAM_DIN[15] => Mux80.IN4
RAM_DIN[15] => queue.DATAB
RAM_DIN[15] => queue.DATAB
RAM_DIN[15] => queue.DATAB
RAM_DIN[15] => queue.DATAB
RAM_DIN[16] => q1[16].DATAB
RAM_DIN[16] => Mux79.IN3
RAM_DIN[16] => Mux87.IN3
RAM_DIN[16] => queue.DATAB
RAM_DIN[16] => queue.DATAB
RAM_DIN[16] => queue.DATAB
RAM_DIN[16] => queue.DATAB
RAM_DIN[17] => q1[17].DATAB
RAM_DIN[17] => Mux78.IN3
RAM_DIN[17] => Mux86.IN3
RAM_DIN[17] => queue.DATAB
RAM_DIN[17] => queue.DATAB
RAM_DIN[17] => queue.DATAB
RAM_DIN[17] => queue.DATAB
RAM_DIN[18] => q1[18].DATAB
RAM_DIN[18] => Mux77.IN3
RAM_DIN[18] => Mux85.IN3
RAM_DIN[18] => queue.DATAB
RAM_DIN[18] => queue.DATAB
RAM_DIN[18] => queue.DATAB
RAM_DIN[18] => queue.DATAB
RAM_DIN[19] => q1[19].DATAB
RAM_DIN[19] => Mux76.IN3
RAM_DIN[19] => Mux84.IN3
RAM_DIN[19] => queue.DATAB
RAM_DIN[19] => queue.DATAB
RAM_DIN[19] => queue.DATAB
RAM_DIN[19] => queue.DATAB
RAM_DIN[20] => q1[20].DATAB
RAM_DIN[20] => Mux75.IN3
RAM_DIN[20] => Mux83.IN3
RAM_DIN[20] => queue.DATAB
RAM_DIN[20] => queue.DATAB
RAM_DIN[20] => queue.DATAB
RAM_DIN[20] => queue.DATAB
RAM_DIN[21] => q1[21].DATAB
RAM_DIN[21] => Mux74.IN3
RAM_DIN[21] => Mux82.IN3
RAM_DIN[21] => queue.DATAB
RAM_DIN[21] => queue.DATAB
RAM_DIN[21] => queue.DATAB
RAM_DIN[21] => queue.DATAB
RAM_DIN[22] => q1[22].DATAB
RAM_DIN[22] => Mux73.IN3
RAM_DIN[22] => Mux81.IN3
RAM_DIN[22] => queue.DATAB
RAM_DIN[22] => queue.DATAB
RAM_DIN[22] => queue.DATAB
RAM_DIN[22] => queue.DATAB
RAM_DIN[23] => q1[23].DATAB
RAM_DIN[23] => Mux72.IN3
RAM_DIN[23] => Mux80.IN3
RAM_DIN[23] => queue.DATAB
RAM_DIN[23] => queue.DATAB
RAM_DIN[23] => queue.DATAB
RAM_DIN[23] => queue.DATAB
RAM_DIN[24] => q1[24].DATAB
RAM_DIN[24] => DOUT.DATAA
RAM_DIN[24] => Mux79.IN2
RAM_DIN[24] => queue.DATAB
RAM_DIN[24] => queue.DATAB
RAM_DIN[24] => queue.DATAB
RAM_DIN[24] => queue.DATAB
RAM_DIN[24] => exdata.DATAB
RAM_DIN[25] => q1[25].DATAB
RAM_DIN[25] => DOUT.DATAA
RAM_DIN[25] => Mux78.IN2
RAM_DIN[25] => queue.DATAB
RAM_DIN[25] => queue.DATAB
RAM_DIN[25] => queue.DATAB
RAM_DIN[25] => queue.DATAB
RAM_DIN[25] => exdata.DATAB
RAM_DIN[26] => q1[26].DATAB
RAM_DIN[26] => DOUT.DATAA
RAM_DIN[26] => Mux77.IN2
RAM_DIN[26] => queue.DATAB
RAM_DIN[26] => queue.DATAB
RAM_DIN[26] => queue.DATAB
RAM_DIN[26] => queue.DATAB
RAM_DIN[26] => exdata.DATAB
RAM_DIN[27] => q1[27].DATAB
RAM_DIN[27] => DOUT.DATAA
RAM_DIN[27] => Mux76.IN2
RAM_DIN[27] => queue.DATAB
RAM_DIN[27] => queue.DATAB
RAM_DIN[27] => queue.DATAB
RAM_DIN[27] => queue.DATAB
RAM_DIN[27] => exdata.DATAB
RAM_DIN[28] => q1[28].DATAB
RAM_DIN[28] => DOUT.DATAA
RAM_DIN[28] => Mux75.IN2
RAM_DIN[28] => queue.DATAB
RAM_DIN[28] => queue.DATAB
RAM_DIN[28] => queue.DATAB
RAM_DIN[28] => queue.DATAB
RAM_DIN[28] => exdata.DATAB
RAM_DIN[29] => q1[29].DATAB
RAM_DIN[29] => DOUT.DATAA
RAM_DIN[29] => Mux74.IN2
RAM_DIN[29] => queue.DATAB
RAM_DIN[29] => queue.DATAB
RAM_DIN[29] => queue.DATAB
RAM_DIN[29] => queue.DATAB
RAM_DIN[29] => exdata.DATAB
RAM_DIN[30] => q1[30].DATAB
RAM_DIN[30] => DOUT.DATAA
RAM_DIN[30] => Mux73.IN2
RAM_DIN[30] => queue.DATAB
RAM_DIN[30] => queue.DATAB
RAM_DIN[30] => queue.DATAB
RAM_DIN[30] => queue.DATAB
RAM_DIN[30] => exdata.DATAB
RAM_DIN[31] => q1[31].DATAB
RAM_DIN[31] => DOUT.DATAA
RAM_DIN[31] => Mux72.IN2
RAM_DIN[31] => queue.DATAB
RAM_DIN[31] => queue.DATAB
RAM_DIN[31] => queue.DATAB
RAM_DIN[31] => queue.DATAB
RAM_DIN[31] => exdata.DATAB
RAM_DOUT[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
RAM_DOUT[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
RAM_DOUT[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
RAM_DOUT[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
RAM_DOUT[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
RAM_DOUT[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
RAM_DOUT[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
RAM_DOUT[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
RAM_DOUT[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
RAM_DOUT[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
RAM_DOUT[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
RAM_DOUT[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
RAM_DOUT[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
RAM_DOUT[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
RAM_DOUT[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
RAM_DOUT[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
RAM_DOUT[16] <= comb.DB_MAX_OUTPUT_PORT_TYPE
RAM_DOUT[17] <= comb.DB_MAX_OUTPUT_PORT_TYPE
RAM_DOUT[18] <= comb.DB_MAX_OUTPUT_PORT_TYPE
RAM_DOUT[19] <= comb.DB_MAX_OUTPUT_PORT_TYPE
RAM_DOUT[20] <= comb.DB_MAX_OUTPUT_PORT_TYPE
RAM_DOUT[21] <= comb.DB_MAX_OUTPUT_PORT_TYPE
RAM_DOUT[22] <= comb.DB_MAX_OUTPUT_PORT_TYPE
RAM_DOUT[23] <= comb.DB_MAX_OUTPUT_PORT_TYPE
RAM_DOUT[24] <= comb.DB_MAX_OUTPUT_PORT_TYPE
RAM_DOUT[25] <= comb.DB_MAX_OUTPUT_PORT_TYPE
RAM_DOUT[26] <= comb.DB_MAX_OUTPUT_PORT_TYPE
RAM_DOUT[27] <= comb.DB_MAX_OUTPUT_PORT_TYPE
RAM_DOUT[28] <= comb.DB_MAX_OUTPUT_PORT_TYPE
RAM_DOUT[29] <= comb.DB_MAX_OUTPUT_PORT_TYPE
RAM_DOUT[30] <= comb.DB_MAX_OUTPUT_PORT_TYPE
RAM_DOUT[31] <= comb.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDR[0] <= RAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDR[1] <= RAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDR[2] <= RAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDR[3] <= RAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDR[4] <= RAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDR[5] <= RAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDR[6] <= RAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDR[7] <= RAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDR[8] <= RAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDR[9] <= RAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDR[10] <= RAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDR[11] <= RAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDR[12] <= RAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDR[13] <= RAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDR[14] <= RAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDR[15] <= RAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDR[16] <= RAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDR[17] <= RAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDR[18] <= RAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
RAM_MREQ <= RAM_MREQ.DB_MAX_OUTPUT_PORT_TYPE
RAM_WMASK[0] <= RAM_WMASK.DB_MAX_OUTPUT_PORT_TYPE
RAM_WMASK[1] <= RAM_WMASK.DB_MAX_OUTPUT_PORT_TYPE
RAM_WMASK[2] <= RAM_WMASK.DB_MAX_OUTPUT_PORT_TYPE
RAM_WMASK[3] <= RAM_WMASK.DB_MAX_OUTPUT_PORT_TYPE
DOUT[0] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
DOUT[8] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
DOUT[9] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
DOUT[10] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
DOUT[11] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
DOUT[12] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
DOUT[13] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
DOUT[14] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
DOUT[15] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
DIN[0] => comb.DATAA
DIN[0] => comb.DATAA
DIN[1] => comb.DATAA
DIN[1] => comb.DATAA
DIN[2] => comb.DATAA
DIN[2] => comb.DATAA
DIN[3] => comb.DATAA
DIN[3] => comb.DATAA
DIN[4] => comb.DATAA
DIN[4] => comb.DATAA
DIN[5] => comb.DATAA
DIN[5] => comb.DATAA
DIN[6] => comb.DATAA
DIN[6] => comb.DATAA
DIN[7] => comb.DATAA
DIN[7] => comb.DATAA
DIN[8] => comb.DATAB
DIN[8] => comb.DATAB
DIN[9] => comb.DATAB
DIN[9] => comb.DATAB
DIN[10] => comb.DATAB
DIN[10] => comb.DATAB
DIN[11] => comb.DATAB
DIN[11] => comb.DATAB
DIN[12] => comb.DATAB
DIN[12] => comb.DATAB
DIN[13] => comb.DATAB
DIN[13] => comb.DATAB
DIN[14] => comb.DATAB
DIN[14] => comb.DATAB
DIN[15] => comb.DATAB
DIN[15] => comb.DATAB
CE => exdata[1].ENA
CE => exdata[0].ENA
CE => exdata[2].ENA
CE => exdata[3].ENA
CE => exdata[4].ENA
CE => exdata[5].ENA
CE => exdata[6].ENA
CE => exdata[7].ENA
CE => STATE[0].ENA
CE => STATE[1].ENA
CE => OLDSTATE.ENA
CE => rpos[0].ENA
CE => rpos[1].ENA
CE => qpos[0].ENA
CE => qpos[1].ENA
CE => qpos[2].ENA
CE => qpos[3].ENA
CE => piaddr[0].ENA
CE => piaddr[1].ENA
CE => piaddr[2].ENA
CE => piaddr[3].ENA
CE => piaddr[4].ENA
CE => piaddr[5].ENA
CE => piaddr[6].ENA
CE => piaddr[7].ENA
CE => piaddr[8].ENA
CE => piaddr[9].ENA
CE => piaddr[10].ENA
CE => piaddr[11].ENA
CE => piaddr[12].ENA
CE => piaddr[13].ENA
CE => piaddr[14].ENA
CE => piaddr[15].ENA
CE => piaddr[16].ENA
CE => piaddr[17].ENA
CE => piaddr[18].ENA
CE => qsize[0].ENA
CE => qsize[1].ENA
CE => qsize[2].ENA
CE => qsize[3].ENA
CE => qsize[4].ENA
CE => queue[0][0].ENA
CE => queue[0][1].ENA
CE => queue[0][2].ENA
CE => queue[0][3].ENA
CE => queue[0][4].ENA
CE => queue[0][5].ENA
CE => queue[0][6].ENA
CE => queue[0][7].ENA
CE => queue[0][8].ENA
CE => queue[0][9].ENA
CE => queue[0][10].ENA
CE => queue[0][11].ENA
CE => queue[0][12].ENA
CE => queue[0][13].ENA
CE => queue[0][14].ENA
CE => queue[0][15].ENA
CE => queue[0][16].ENA
CE => queue[0][17].ENA
CE => queue[0][18].ENA
CE => queue[0][19].ENA
CE => queue[0][20].ENA
CE => queue[0][21].ENA
CE => queue[0][22].ENA
CE => queue[0][23].ENA
CE => queue[0][24].ENA
CE => queue[0][25].ENA
CE => queue[0][26].ENA
CE => queue[0][27].ENA
CE => queue[0][28].ENA
CE => queue[0][29].ENA
CE => queue[0][30].ENA
CE => queue[0][31].ENA
CE => queue[1][0].ENA
CE => queue[1][1].ENA
CE => queue[1][2].ENA
CE => queue[1][3].ENA
CE => queue[1][4].ENA
CE => queue[1][5].ENA
CE => queue[1][6].ENA
CE => queue[1][7].ENA
CE => queue[1][8].ENA
CE => queue[1][9].ENA
CE => queue[1][10].ENA
CE => queue[1][11].ENA
CE => queue[1][12].ENA
CE => queue[1][13].ENA
CE => queue[1][14].ENA
CE => queue[1][15].ENA
CE => queue[1][16].ENA
CE => queue[1][17].ENA
CE => queue[1][18].ENA
CE => queue[1][19].ENA
CE => queue[1][20].ENA
CE => queue[1][21].ENA
CE => queue[1][22].ENA
CE => queue[1][23].ENA
CE => queue[1][24].ENA
CE => queue[1][25].ENA
CE => queue[1][26].ENA
CE => queue[1][27].ENA
CE => queue[1][28].ENA
CE => queue[1][29].ENA
CE => queue[1][30].ENA
CE => queue[1][31].ENA
CE => queue[2][0].ENA
CE => queue[2][1].ENA
CE => queue[2][2].ENA
CE => queue[2][3].ENA
CE => queue[2][4].ENA
CE => queue[2][5].ENA
CE => queue[2][6].ENA
CE => queue[2][7].ENA
CE => queue[2][8].ENA
CE => queue[2][9].ENA
CE => queue[2][10].ENA
CE => queue[2][11].ENA
CE => queue[2][12].ENA
CE => queue[2][13].ENA
CE => queue[2][14].ENA
CE => queue[2][15].ENA
CE => queue[2][16].ENA
CE => queue[2][17].ENA
CE => queue[2][18].ENA
CE => queue[2][19].ENA
CE => queue[2][20].ENA
CE => queue[2][21].ENA
CE => queue[2][22].ENA
CE => queue[2][23].ENA
CE => queue[2][24].ENA
CE => queue[2][25].ENA
CE => queue[2][26].ENA
CE => queue[2][27].ENA
CE => queue[2][28].ENA
CE => queue[2][29].ENA
CE => queue[2][30].ENA
CE => queue[2][31].ENA
CE => queue[3][0].ENA
CE => queue[3][1].ENA
CE => queue[3][2].ENA
CE => queue[3][3].ENA
CE => queue[3][4].ENA
CE => queue[3][5].ENA
CE => queue[3][6].ENA
CE => queue[3][7].ENA
CE => queue[3][8].ENA
CE => queue[3][9].ENA
CE => queue[3][10].ENA
CE => queue[3][11].ENA
CE => queue[3][12].ENA
CE => queue[3][13].ENA
CE => queue[3][14].ENA
CE => queue[3][15].ENA
CE => queue[3][16].ENA
CE => queue[3][17].ENA
CE => queue[3][18].ENA
CE => queue[3][19].ENA
CE => queue[3][20].ENA
CE => queue[3][21].ENA
CE => queue[3][22].ENA
CE => queue[3][23].ENA
CE => queue[3][24].ENA
CE => queue[3][25].ENA
CE => queue[3][26].ENA
CE => queue[3][27].ENA
CE => queue[3][28].ENA
CE => queue[3][29].ENA
CE => queue[3][30].ENA
CE => queue[3][31].ENA
CE => rdi.ENA
data_bound <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
WSEL[0] => comb.OUTPUTSELECT
WSEL[0] => comb.OUTPUTSELECT
WSEL[0] => comb.OUTPUTSELECT
WSEL[0] => comb.OUTPUTSELECT
WSEL[0] => comb.OUTPUTSELECT
WSEL[0] => comb.OUTPUTSELECT
WSEL[0] => comb.OUTPUTSELECT
WSEL[0] => comb.OUTPUTSELECT
WSEL[1] => comb.OUTPUTSELECT
WSEL[1] => comb.OUTPUTSELECT
WSEL[1] => comb.OUTPUTSELECT
WSEL[1] => comb.OUTPUTSELECT
WSEL[1] => comb.OUTPUTSELECT
WSEL[1] => comb.OUTPUTSELECT
WSEL[1] => comb.OUTPUTSELECT
WSEL[1] => comb.OUTPUTSELECT
RAM_RD <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
RAM_WR <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
IORQ => always0.IN1
FASTIO => always0.IN1


|Next186_SoC|system:sys_inst|seg_map:seg_mapper
CLK => map.we_a.CLK
CLK => map.waddr_a[4].CLK
CLK => map.waddr_a[3].CLK
CLK => map.waddr_a[2].CLK
CLK => map.waddr_a[1].CLK
CLK => map.waddr_a[0].CLK
CLK => map.data_a[8].CLK
CLK => map.data_a[7].CLK
CLK => map.data_a[6].CLK
CLK => map.data_a[5].CLK
CLK => map.data_a[4].CLK
CLK => map.data_a[3].CLK
CLK => map.data_a[2].CLK
CLK => map.data_a[1].CLK
CLK => map.data_a[0].CLK
CLK => cpurdata[0]~reg0.CLK
CLK => cpurdata[1]~reg0.CLK
CLK => cpurdata[2]~reg0.CLK
CLK => cpurdata[3]~reg0.CLK
CLK => cpurdata[4]~reg0.CLK
CLK => cpurdata[5]~reg0.CLK
CLK => cpurdata[6]~reg0.CLK
CLK => cpurdata[7]~reg0.CLK
CLK => cpurdata[8]~reg0.CLK
CLK => vga_seg[0].CLK
CLK => vga_seg[1].CLK
CLK => vga_seg[2].CLK
CLK => vga_seg[3].CLK
CLK => vga_seg[4].CLK
CLK => vga_seg[5].CLK
CLK => vga_seg[6].CLK
CLK => vga_seg[7].CLK
CLK => vga_seg[8].CLK
CLK => vga_seg[9].CLK
CLK => vga_seg[10].CLK
CLK => vga_seg[11].CLK
CLK => vga_seg[12].CLK
CLK => vga_seg[13].CLK
CLK => vga_seg[14].CLK
CLK => vga_seg[15].CLK
CLK => map.CLK0
cpuaddr[0] => Decoder0.IN3
cpuaddr[0] => map.waddr_a[0].DATAIN
cpuaddr[0] => map.WADDR
cpuaddr[0] => map.PORTBRADDR
cpuaddr[1] => Decoder0.IN2
cpuaddr[1] => map.waddr_a[1].DATAIN
cpuaddr[1] => map.WADDR1
cpuaddr[1] => map.PORTBRADDR1
cpuaddr[2] => Decoder0.IN1
cpuaddr[2] => map.waddr_a[2].DATAIN
cpuaddr[2] => map.WADDR2
cpuaddr[2] => map.PORTBRADDR2
cpuaddr[3] => Decoder0.IN0
cpuaddr[3] => map.waddr_a[3].DATAIN
cpuaddr[3] => map.WADDR3
cpuaddr[3] => map.PORTBRADDR3
cpurdata[0] <= cpurdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpurdata[1] <= cpurdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpurdata[2] <= cpurdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpurdata[3] <= cpurdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpurdata[4] <= cpurdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpurdata[5] <= cpurdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpurdata[6] <= cpurdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpurdata[7] <= cpurdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpurdata[8] <= cpurdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpuwdata[0] => map.data_a[0].DATAIN
cpuwdata[0] => Equal0.IN8
cpuwdata[0] => map.DATAIN
cpuwdata[1] => map.data_a[1].DATAIN
cpuwdata[1] => Equal0.IN1
cpuwdata[1] => map.DATAIN1
cpuwdata[2] => map.data_a[2].DATAIN
cpuwdata[2] => Equal0.IN7
cpuwdata[2] => map.DATAIN2
cpuwdata[3] => map.data_a[3].DATAIN
cpuwdata[3] => Equal0.IN0
cpuwdata[3] => map.DATAIN3
cpuwdata[4] => map.data_a[4].DATAIN
cpuwdata[4] => Equal0.IN6
cpuwdata[4] => map.DATAIN4
cpuwdata[5] => map.data_a[5].DATAIN
cpuwdata[5] => Equal0.IN5
cpuwdata[5] => map.DATAIN5
cpuwdata[6] => map.data_a[6].DATAIN
cpuwdata[6] => Equal0.IN4
cpuwdata[6] => map.DATAIN6
cpuwdata[7] => map.data_a[7].DATAIN
cpuwdata[7] => Equal0.IN3
cpuwdata[7] => map.DATAIN7
cpuwdata[8] => map.data_a[8].DATAIN
cpuwdata[8] => Equal0.IN2
cpuwdata[8] => map.DATAIN8
memaddr[0] => map.RADDR
memaddr[1] => map.RADDR1
memaddr[2] => map.RADDR2
memaddr[3] => map.RADDR3
memaddr[4] => map.RADDR4
memdata[0] <= map.DATAOUT
memdata[1] <= map.DATAOUT1
memdata[2] <= map.DATAOUT2
memdata[3] <= map.DATAOUT3
memdata[4] <= map.DATAOUT4
memdata[5] <= map.DATAOUT5
memdata[6] <= map.DATAOUT6
memdata[7] <= map.DATAOUT7
memdata[8] <= map.DATAOUT8
WE => map.we_a.DATAIN
WE => vga_seg[0].ENA
WE => vga_seg[1].ENA
WE => vga_seg[2].ENA
WE => vga_seg[3].ENA
WE => vga_seg[4].ENA
WE => vga_seg[5].ENA
WE => vga_seg[6].ENA
WE => vga_seg[7].ENA
WE => vga_seg[8].ENA
WE => vga_seg[9].ENA
WE => vga_seg[10].ENA
WE => vga_seg[11].ENA
WE => vga_seg[12].ENA
WE => vga_seg[13].ENA
WE => vga_seg[14].ENA
WE => vga_seg[15].ENA
WE => map.WE
seg_addr[0] => Mux0.IN3
seg_addr[1] => Mux0.IN2
seg_addr[2] => Mux0.IN1
seg_addr[3] => Mux0.IN0
vga_planar_seg <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|timer_8253:timer
CS => comb.IN1
CS => comb.IN1
WR => counter:counter0.WR
WR => counter:counter2.WR
addr[0] => Equal0.IN31
addr[0] => Equal1.IN31
addr[0] => Equal2.IN1
addr[1] => Equal0.IN30
addr[1] => Equal1.IN0
addr[1] => Equal2.IN0
din[0] => counter:counter0.din[0]
din[0] => counter:counter2.din[0]
din[1] => counter:counter0.din[1]
din[1] => counter:counter2.din[1]
din[2] => counter:counter0.din[2]
din[2] => counter:counter2.din[2]
din[3] => counter:counter0.din[3]
din[3] => counter:counter2.din[3]
din[4] => counter:counter0.din[4]
din[4] => counter:counter2.din[4]
din[5] => counter:counter0.din[5]
din[5] => counter:counter2.din[5]
din[6] => counter:counter0.din[6]
din[6] => counter:counter2.din[6]
din[6] => Equal3.IN31
din[6] => Equal4.IN31
din[7] => counter:counter0.din[7]
din[7] => counter:counter2.din[7]
din[7] => Equal3.IN30
din[7] => Equal4.IN0
dout[0] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout.DB_MAX_OUTPUT_PORT_TYPE
CLK_25 => rclk[0].CLK
CLK_25 => rclk[1].CLK
CLK_25 => rclk[2].CLK
CLK_25 => rclk[3].CLK
CLK_25 => rclk[4].CLK
CLK_25 => rclk[5].CLK
CLK_25 => rclk[6].CLK
CLK_25 => rclk[7].CLK
CLK_25 => rclk[8].CLK
clk => counter:counter0.clk
clk => counter:counter2.clk
clk => cclk[0].CLK
clk => cclk[1].CLK
out0 <= counter:counter0.mode[7]
out2 <= counter:counter2.mode[7]


|Next186_SoC|system:sys_inst|timer_8253:timer|counter:counter0
CS => mode.OUTPUTSELECT
CS => newcmd.OUTPUTSELECT
CS => CE1.OUTPUTSELECT
CS => count[7].ENA
CS => count[6].ENA
CS => count[5].ENA
CS => count[4].ENA
CS => count[3].ENA
CS => count[2].ENA
CS => count[1].ENA
CS => count[0].ENA
CS => strobe.ENA
CS => count[8].ENA
CS => count[9].ENA
CS => count[10].ENA
CS => count[11].ENA
CS => count[12].ENA
CS => count[13].ENA
CS => count[14].ENA
CS => count[15].ENA
CS => init[0].ENA
CS => init[1].ENA
CS => init[2].ENA
CS => init[3].ENA
CS => init[4].ENA
CS => init[5].ENA
CS => init[6].ENA
CS => init[7].ENA
CS => init[8].ENA
CS => init[9].ENA
CS => init[10].ENA
CS => init[11].ENA
CS => init[12].ENA
CS => init[13].ENA
CS => init[14].ENA
CS => init[15].ENA
CS => state[0].ENA
CS => state[1].ENA
CS => latch.ENA
CS => rd.ENA
CS => mode[0]~reg0.ENA
CS => mode[1]~reg0.ENA
CS => mode[2]~reg0.ENA
CS => mode[3]~reg0.ENA
CS => mode[4]~reg0.ENA
CS => mode[5]~reg0.ENA
CS => mode[7]~reg0.ENA
WR => mode.OUTPUTSELECT
WR => mode.OUTPUTSELECT
WR => mode.OUTPUTSELECT
WR => mode.OUTPUTSELECT
WR => mode.OUTPUTSELECT
WR => mode.OUTPUTSELECT
WR => mode.OUTPUTSELECT
WR => rd.OUTPUTSELECT
WR => latch.OUTPUTSELECT
WR => newcmd.OUTPUTSELECT
WR => state.OUTPUTSELECT
WR => state.OUTPUTSELECT
WR => init.OUTPUTSELECT
WR => init.OUTPUTSELECT
WR => init.OUTPUTSELECT
WR => init.OUTPUTSELECT
WR => init.OUTPUTSELECT
WR => init.OUTPUTSELECT
WR => init.OUTPUTSELECT
WR => init.OUTPUTSELECT
WR => init.OUTPUTSELECT
WR => init.OUTPUTSELECT
WR => init.OUTPUTSELECT
WR => init.OUTPUTSELECT
WR => init.OUTPUTSELECT
WR => init.OUTPUTSELECT
WR => init.OUTPUTSELECT
WR => init.OUTPUTSELECT
clk => strobe.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => init[0].CLK
clk => init[1].CLK
clk => init[2].CLK
clk => init[3].CLK
clk => init[4].CLK
clk => init[5].CLK
clk => init[6].CLK
clk => init[7].CLK
clk => init[8].CLK
clk => init[9].CLK
clk => init[10].CLK
clk => init[11].CLK
clk => init[12].CLK
clk => init[13].CLK
clk => init[14].CLK
clk => init[15].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => newcmd.CLK
clk => latch.CLK
clk => rd.CLK
clk => mode[0]~reg0.CLK
clk => mode[1]~reg0.CLK
clk => mode[2]~reg0.CLK
clk => mode[3]~reg0.CLK
clk => mode[4]~reg0.CLK
clk => mode[5]~reg0.CLK
clk => mode[6]~reg0.CLK
clk => mode[7]~reg0.CLK
clk => CE1.CLK
cmd => mode.OUTPUTSELECT
cmd => mode.OUTPUTSELECT
cmd => mode.OUTPUTSELECT
cmd => mode.OUTPUTSELECT
cmd => mode.OUTPUTSELECT
cmd => mode.OUTPUTSELECT
cmd => newcmd.OUTPUTSELECT
cmd => state.OUTPUTSELECT
cmd => state.OUTPUTSELECT
cmd => latch.OUTPUTSELECT
cmd => init.OUTPUTSELECT
cmd => init.OUTPUTSELECT
cmd => init.OUTPUTSELECT
cmd => init.OUTPUTSELECT
cmd => init.OUTPUTSELECT
cmd => init.OUTPUTSELECT
cmd => init.OUTPUTSELECT
cmd => init.OUTPUTSELECT
cmd => init.OUTPUTSELECT
cmd => init.OUTPUTSELECT
cmd => init.OUTPUTSELECT
cmd => init.OUTPUTSELECT
cmd => init.OUTPUTSELECT
cmd => init.OUTPUTSELECT
cmd => init.OUTPUTSELECT
cmd => init.OUTPUTSELECT
din[0] => mode.DATAB
din[0] => init.DATAB
din[0] => init.DATAA
din[1] => mode.DATAB
din[1] => init.DATAB
din[1] => init.DATAA
din[2] => mode.DATAB
din[2] => init.DATAB
din[2] => init.DATAA
din[3] => mode.DATAB
din[3] => init.DATAB
din[3] => init.DATAA
din[4] => WideOr0.IN0
din[4] => mode.DATAB
din[4] => init.DATAB
din[4] => init.DATAA
din[4] => state.IN0
din[5] => WideOr0.IN1
din[5] => state.IN1
din[5] => mode.DATAB
din[5] => init.DATAB
din[5] => init.DATAA
din[6] => init.DATAB
din[6] => init.DATAA
din[7] => init.DATAB
din[7] => init.DATAA
dout[0] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout.DB_MAX_OUTPUT_PORT_TYPE
mode[0] <= mode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mode[1] <= mode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mode[2] <= mode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mode[3] <= mode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mode[4] <= mode[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mode[5] <= mode[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mode[6] <= mode[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mode[7] <= mode[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CE[0] => Equal2.IN1
CE[1] => Equal2.IN0


|Next186_SoC|system:sys_inst|timer_8253:timer|counter:counter2
CS => mode.OUTPUTSELECT
CS => newcmd.OUTPUTSELECT
CS => CE1.OUTPUTSELECT
CS => count[7].ENA
CS => count[6].ENA
CS => count[5].ENA
CS => count[4].ENA
CS => count[3].ENA
CS => count[2].ENA
CS => count[1].ENA
CS => count[0].ENA
CS => strobe.ENA
CS => count[8].ENA
CS => count[9].ENA
CS => count[10].ENA
CS => count[11].ENA
CS => count[12].ENA
CS => count[13].ENA
CS => count[14].ENA
CS => count[15].ENA
CS => init[0].ENA
CS => init[1].ENA
CS => init[2].ENA
CS => init[3].ENA
CS => init[4].ENA
CS => init[5].ENA
CS => init[6].ENA
CS => init[7].ENA
CS => init[8].ENA
CS => init[9].ENA
CS => init[10].ENA
CS => init[11].ENA
CS => init[12].ENA
CS => init[13].ENA
CS => init[14].ENA
CS => init[15].ENA
CS => state[0].ENA
CS => state[1].ENA
CS => latch.ENA
CS => rd.ENA
CS => mode[0]~reg0.ENA
CS => mode[1]~reg0.ENA
CS => mode[2]~reg0.ENA
CS => mode[3]~reg0.ENA
CS => mode[4]~reg0.ENA
CS => mode[5]~reg0.ENA
CS => mode[7]~reg0.ENA
WR => mode.OUTPUTSELECT
WR => mode.OUTPUTSELECT
WR => mode.OUTPUTSELECT
WR => mode.OUTPUTSELECT
WR => mode.OUTPUTSELECT
WR => mode.OUTPUTSELECT
WR => mode.OUTPUTSELECT
WR => rd.OUTPUTSELECT
WR => latch.OUTPUTSELECT
WR => newcmd.OUTPUTSELECT
WR => state.OUTPUTSELECT
WR => state.OUTPUTSELECT
WR => init.OUTPUTSELECT
WR => init.OUTPUTSELECT
WR => init.OUTPUTSELECT
WR => init.OUTPUTSELECT
WR => init.OUTPUTSELECT
WR => init.OUTPUTSELECT
WR => init.OUTPUTSELECT
WR => init.OUTPUTSELECT
WR => init.OUTPUTSELECT
WR => init.OUTPUTSELECT
WR => init.OUTPUTSELECT
WR => init.OUTPUTSELECT
WR => init.OUTPUTSELECT
WR => init.OUTPUTSELECT
WR => init.OUTPUTSELECT
WR => init.OUTPUTSELECT
clk => strobe.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => init[0].CLK
clk => init[1].CLK
clk => init[2].CLK
clk => init[3].CLK
clk => init[4].CLK
clk => init[5].CLK
clk => init[6].CLK
clk => init[7].CLK
clk => init[8].CLK
clk => init[9].CLK
clk => init[10].CLK
clk => init[11].CLK
clk => init[12].CLK
clk => init[13].CLK
clk => init[14].CLK
clk => init[15].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => newcmd.CLK
clk => latch.CLK
clk => rd.CLK
clk => mode[0]~reg0.CLK
clk => mode[1]~reg0.CLK
clk => mode[2]~reg0.CLK
clk => mode[3]~reg0.CLK
clk => mode[4]~reg0.CLK
clk => mode[5]~reg0.CLK
clk => mode[6]~reg0.CLK
clk => mode[7]~reg0.CLK
clk => CE1.CLK
cmd => mode.OUTPUTSELECT
cmd => mode.OUTPUTSELECT
cmd => mode.OUTPUTSELECT
cmd => mode.OUTPUTSELECT
cmd => mode.OUTPUTSELECT
cmd => mode.OUTPUTSELECT
cmd => newcmd.OUTPUTSELECT
cmd => state.OUTPUTSELECT
cmd => state.OUTPUTSELECT
cmd => latch.OUTPUTSELECT
cmd => init.OUTPUTSELECT
cmd => init.OUTPUTSELECT
cmd => init.OUTPUTSELECT
cmd => init.OUTPUTSELECT
cmd => init.OUTPUTSELECT
cmd => init.OUTPUTSELECT
cmd => init.OUTPUTSELECT
cmd => init.OUTPUTSELECT
cmd => init.OUTPUTSELECT
cmd => init.OUTPUTSELECT
cmd => init.OUTPUTSELECT
cmd => init.OUTPUTSELECT
cmd => init.OUTPUTSELECT
cmd => init.OUTPUTSELECT
cmd => init.OUTPUTSELECT
cmd => init.OUTPUTSELECT
din[0] => mode.DATAB
din[0] => init.DATAB
din[0] => init.DATAA
din[1] => mode.DATAB
din[1] => init.DATAB
din[1] => init.DATAA
din[2] => mode.DATAB
din[2] => init.DATAB
din[2] => init.DATAA
din[3] => mode.DATAB
din[3] => init.DATAB
din[3] => init.DATAA
din[4] => WideOr0.IN0
din[4] => mode.DATAB
din[4] => init.DATAB
din[4] => init.DATAA
din[4] => state.IN0
din[5] => WideOr0.IN1
din[5] => state.IN1
din[5] => mode.DATAB
din[5] => init.DATAB
din[5] => init.DATAA
din[6] => init.DATAB
din[6] => init.DATAA
din[7] => init.DATAB
din[7] => init.DATAA
dout[0] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout.DB_MAX_OUTPUT_PORT_TYPE
mode[0] <= mode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mode[1] <= mode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mode[2] <= mode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mode[3] <= mode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mode[4] <= mode[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mode[5] <= mode[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mode[6] <= mode[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mode[7] <= mode[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CE[0] => Equal2.IN1
CE[1] => Equal2.IN0


|Next186_SoC|system:sys_inst|soundwave:sound_gen
CLK => CLK.IN1
CLK44100x256 => CLK44100x256.IN1
data[0] => wdata.DATAB
data[0] => wdata.DATAA
data[0] => wdata.DATAA
data[0] => wdata.DATAA
data[1] => wdata.DATAB
data[1] => wdata.DATAA
data[1] => wdata.DATAA
data[1] => wdata.DATAA
data[2] => wdata.DATAB
data[2] => wdata.DATAA
data[2] => wdata.DATAA
data[2] => wdata.DATAA
data[3] => wdata.DATAB
data[3] => wdata.DATAA
data[3] => wdata.DATAA
data[3] => wdata.DATAA
data[4] => wdata.DATAB
data[4] => wdata.DATAA
data[4] => wdata.DATAA
data[4] => wdata.DATAA
data[5] => wdata.DATAB
data[5] => wdata.DATAA
data[5] => wdata.DATAA
data[5] => wdata.DATAA
data[6] => wdata.DATAB
data[6] => wdata.DATAA
data[6] => wdata.DATAA
data[6] => wdata.DATAA
data[7] => wdata.DATAB
data[7] => wdata.DATAA
data[7] => wdata.DATAA
data[7] => wdata.DATAA
data[8] => wdata.DATAB
data[8] => wdata.DATAA
data[9] => wdata.DATAB
data[9] => wdata.DATAA
data[10] => wdata.DATAB
data[10] => wdata.DATAA
data[11] => wdata.DATAB
data[11] => wdata.DATAA
data[12] => wdata.DATAB
data[12] => wdata.DATAA
data[13] => wdata.DATAB
data[13] => wdata.DATAA
data[14] => wdata.DATAB
data[14] => wdata.DATAA
data[15] => wdata.DATAB
data[15] => wdata.DATAA
we => write.OUTPUTSELECT
we => write.OUTPUTSELECT
we => write.OUTPUTSELECT
we => wdata.OUTPUTSELECT
we => wdata.OUTPUTSELECT
we => wdata.OUTPUTSELECT
we => wdata.OUTPUTSELECT
we => wdata.OUTPUTSELECT
we => wdata.OUTPUTSELECT
we => wdata.OUTPUTSELECT
we => wdata.OUTPUTSELECT
we => wdata.OUTPUTSELECT
we => wdata.OUTPUTSELECT
we => wdata.OUTPUTSELECT
we => wdata.OUTPUTSELECT
we => wdata.OUTPUTSELECT
we => wdata.OUTPUTSELECT
we => wdata.OUTPUTSELECT
we => wdata.OUTPUTSELECT
we => wdata.OUTPUTSELECT
we => wdata.OUTPUTSELECT
we => wdata.OUTPUTSELECT
we => wdata.OUTPUTSELECT
we => wdata.OUTPUTSELECT
we => wdata.OUTPUTSELECT
we => wdata.OUTPUTSELECT
we => wdata.OUTPUTSELECT
we => wdata.OUTPUTSELECT
we => wdata.OUTPUTSELECT
we => wdata.OUTPUTSELECT
we => wdata.OUTPUTSELECT
we => wdata.OUTPUTSELECT
we => wdata.OUTPUTSELECT
we => wdata.OUTPUTSELECT
we => wdata.OUTPUTSELECT
we => lr.ENA
word => lr.OUTPUTSELECT
word => write.OUTPUTSELECT
word => wdata.OUTPUTSELECT
word => wdata.OUTPUTSELECT
word => wdata.OUTPUTSELECT
word => wdata.OUTPUTSELECT
word => wdata.OUTPUTSELECT
word => wdata.OUTPUTSELECT
word => wdata.OUTPUTSELECT
word => wdata.OUTPUTSELECT
word => wdata.OUTPUTSELECT
word => wdata.OUTPUTSELECT
word => wdata.OUTPUTSELECT
word => wdata.OUTPUTSELECT
word => wdata.OUTPUTSELECT
word => wdata.OUTPUTSELECT
word => wdata.OUTPUTSELECT
word => wdata.OUTPUTSELECT
word => wdata.OUTPUTSELECT
word => wdata.OUTPUTSELECT
word => wdata.OUTPUTSELECT
word => wdata.OUTPUTSELECT
word => wdata.OUTPUTSELECT
word => wdata.OUTPUTSELECT
word => wdata.OUTPUTSELECT
word => wdata.OUTPUTSELECT
word => wdata.OUTPUTSELECT
word => wdata.OUTPUTSELECT
word => wdata.OUTPUTSELECT
word => wdata.OUTPUTSELECT
word => wdata.OUTPUTSELECT
word => wdata.OUTPUTSELECT
word => wdata.OUTPUTSELECT
word => wdata.OUTPUTSELECT
word => write.DATAB
word => write.DATAB
speaker => Add1.IN12
speaker => Add3.IN12
opl3left[0] => r_opl3left[0].DATAIN
opl3left[1] => r_opl3left[1].DATAIN
opl3left[2] => r_opl3left[2].DATAIN
opl3left[3] => r_opl3left[3].DATAIN
opl3left[4] => r_opl3left[4].DATAIN
opl3left[5] => r_opl3left[5].DATAIN
opl3left[6] => r_opl3left[6].DATAIN
opl3left[7] => r_opl3left[7].DATAIN
opl3left[8] => r_opl3left[8].DATAIN
opl3left[9] => r_opl3left[9].DATAIN
opl3left[10] => r_opl3left[10].DATAIN
opl3left[11] => r_opl3left[11].DATAIN
opl3left[12] => r_opl3left[12].DATAIN
opl3left[13] => r_opl3left[13].DATAIN
opl3left[14] => r_opl3left[14].DATAIN
opl3left[15] => r_opl3left[15].DATAIN
opl3right[0] => r_opl3right[0].DATAIN
opl3right[1] => r_opl3right[1].DATAIN
opl3right[2] => r_opl3right[2].DATAIN
opl3right[3] => r_opl3right[3].DATAIN
opl3right[4] => r_opl3right[4].DATAIN
opl3right[5] => r_opl3right[5].DATAIN
opl3right[6] => r_opl3right[6].DATAIN
opl3right[7] => r_opl3right[7].DATAIN
opl3right[8] => r_opl3right[8].DATAIN
opl3right[9] => r_opl3right[9].DATAIN
opl3right[10] => r_opl3right[10].DATAIN
opl3right[11] => r_opl3right[11].DATAIN
opl3right[12] => r_opl3right[12].DATAIN
opl3right[13] => r_opl3right[13].DATAIN
opl3right[14] => r_opl3right[14].DATAIN
opl3right[15] => r_opl3right[15].DATAIN
stb44100 <= clkdiv[8].DB_MAX_OUTPUT_PORT_TYPE
full <= LessThan2.DB_MAX_OUTPUT_PORT_TYPE
dss_full <= LessThan3.DB_MAX_OUTPUT_PORT_TYPE
AUDIO_L <= AUDIO_L~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUDIO_R <= AUDIO_R~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
q[24] <= dcfifo:dcfifo_component.q
q[25] <= dcfifo:dcfifo_component.q
q[26] <= dcfifo:dcfifo_component.q
q[27] <= dcfifo:dcfifo_component.q
q[28] <= dcfifo:dcfifo_component.q
q[29] <= dcfifo:dcfifo_component.q
q[30] <= dcfifo:dcfifo_component.q
q[31] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
rdusedw[10] <= dcfifo:dcfifo_component.rdusedw
rdusedw[11] <= dcfifo:dcfifo_component.rdusedw
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw
wrusedw[10] <= dcfifo:dcfifo_component.wrusedw
wrusedw[11] <= dcfifo:dcfifo_component.wrusedw


|Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component
data[0] => dcfifo_bmg1:auto_generated.data[0]
data[1] => dcfifo_bmg1:auto_generated.data[1]
data[2] => dcfifo_bmg1:auto_generated.data[2]
data[3] => dcfifo_bmg1:auto_generated.data[3]
data[4] => dcfifo_bmg1:auto_generated.data[4]
data[5] => dcfifo_bmg1:auto_generated.data[5]
data[6] => dcfifo_bmg1:auto_generated.data[6]
data[7] => dcfifo_bmg1:auto_generated.data[7]
data[8] => dcfifo_bmg1:auto_generated.data[8]
data[9] => dcfifo_bmg1:auto_generated.data[9]
data[10] => dcfifo_bmg1:auto_generated.data[10]
data[11] => dcfifo_bmg1:auto_generated.data[11]
data[12] => dcfifo_bmg1:auto_generated.data[12]
data[13] => dcfifo_bmg1:auto_generated.data[13]
data[14] => dcfifo_bmg1:auto_generated.data[14]
data[15] => dcfifo_bmg1:auto_generated.data[15]
data[16] => dcfifo_bmg1:auto_generated.data[16]
data[17] => dcfifo_bmg1:auto_generated.data[17]
data[18] => dcfifo_bmg1:auto_generated.data[18]
data[19] => dcfifo_bmg1:auto_generated.data[19]
data[20] => dcfifo_bmg1:auto_generated.data[20]
data[21] => dcfifo_bmg1:auto_generated.data[21]
data[22] => dcfifo_bmg1:auto_generated.data[22]
data[23] => dcfifo_bmg1:auto_generated.data[23]
data[24] => dcfifo_bmg1:auto_generated.data[24]
data[25] => dcfifo_bmg1:auto_generated.data[25]
data[26] => dcfifo_bmg1:auto_generated.data[26]
data[27] => dcfifo_bmg1:auto_generated.data[27]
data[28] => dcfifo_bmg1:auto_generated.data[28]
data[29] => dcfifo_bmg1:auto_generated.data[29]
data[30] => dcfifo_bmg1:auto_generated.data[30]
data[31] => dcfifo_bmg1:auto_generated.data[31]
q[0] <= dcfifo_bmg1:auto_generated.q[0]
q[1] <= dcfifo_bmg1:auto_generated.q[1]
q[2] <= dcfifo_bmg1:auto_generated.q[2]
q[3] <= dcfifo_bmg1:auto_generated.q[3]
q[4] <= dcfifo_bmg1:auto_generated.q[4]
q[5] <= dcfifo_bmg1:auto_generated.q[5]
q[6] <= dcfifo_bmg1:auto_generated.q[6]
q[7] <= dcfifo_bmg1:auto_generated.q[7]
q[8] <= dcfifo_bmg1:auto_generated.q[8]
q[9] <= dcfifo_bmg1:auto_generated.q[9]
q[10] <= dcfifo_bmg1:auto_generated.q[10]
q[11] <= dcfifo_bmg1:auto_generated.q[11]
q[12] <= dcfifo_bmg1:auto_generated.q[12]
q[13] <= dcfifo_bmg1:auto_generated.q[13]
q[14] <= dcfifo_bmg1:auto_generated.q[14]
q[15] <= dcfifo_bmg1:auto_generated.q[15]
q[16] <= dcfifo_bmg1:auto_generated.q[16]
q[17] <= dcfifo_bmg1:auto_generated.q[17]
q[18] <= dcfifo_bmg1:auto_generated.q[18]
q[19] <= dcfifo_bmg1:auto_generated.q[19]
q[20] <= dcfifo_bmg1:auto_generated.q[20]
q[21] <= dcfifo_bmg1:auto_generated.q[21]
q[22] <= dcfifo_bmg1:auto_generated.q[22]
q[23] <= dcfifo_bmg1:auto_generated.q[23]
q[24] <= dcfifo_bmg1:auto_generated.q[24]
q[25] <= dcfifo_bmg1:auto_generated.q[25]
q[26] <= dcfifo_bmg1:auto_generated.q[26]
q[27] <= dcfifo_bmg1:auto_generated.q[27]
q[28] <= dcfifo_bmg1:auto_generated.q[28]
q[29] <= dcfifo_bmg1:auto_generated.q[29]
q[30] <= dcfifo_bmg1:auto_generated.q[30]
q[31] <= dcfifo_bmg1:auto_generated.q[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_bmg1:auto_generated.rdclk
rdreq => dcfifo_bmg1:auto_generated.rdreq
wrclk => dcfifo_bmg1:auto_generated.wrclk
wrreq => dcfifo_bmg1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_bmg1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= dcfifo_bmg1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_bmg1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_bmg1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_bmg1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_bmg1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_bmg1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_bmg1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_bmg1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_bmg1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_bmg1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_bmg1:auto_generated.rdusedw[10]
rdusedw[11] <= dcfifo_bmg1:auto_generated.rdusedw[11]
wrusedw[0] <= dcfifo_bmg1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_bmg1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_bmg1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_bmg1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_bmg1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_bmg1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_bmg1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_bmg1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_bmg1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_bmg1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_bmg1:auto_generated.wrusedw[10]
wrusedw[11] <= dcfifo_bmg1:auto_generated.wrusedw[11]


|Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated
data[0] => altsyncram_ke41:fifo_ram.data_a[0]
data[1] => altsyncram_ke41:fifo_ram.data_a[1]
data[2] => altsyncram_ke41:fifo_ram.data_a[2]
data[3] => altsyncram_ke41:fifo_ram.data_a[3]
data[4] => altsyncram_ke41:fifo_ram.data_a[4]
data[5] => altsyncram_ke41:fifo_ram.data_a[5]
data[6] => altsyncram_ke41:fifo_ram.data_a[6]
data[7] => altsyncram_ke41:fifo_ram.data_a[7]
data[8] => altsyncram_ke41:fifo_ram.data_a[8]
data[9] => altsyncram_ke41:fifo_ram.data_a[9]
data[10] => altsyncram_ke41:fifo_ram.data_a[10]
data[11] => altsyncram_ke41:fifo_ram.data_a[11]
data[12] => altsyncram_ke41:fifo_ram.data_a[12]
data[13] => altsyncram_ke41:fifo_ram.data_a[13]
data[14] => altsyncram_ke41:fifo_ram.data_a[14]
data[15] => altsyncram_ke41:fifo_ram.data_a[15]
data[16] => altsyncram_ke41:fifo_ram.data_a[16]
data[17] => altsyncram_ke41:fifo_ram.data_a[17]
data[18] => altsyncram_ke41:fifo_ram.data_a[18]
data[19] => altsyncram_ke41:fifo_ram.data_a[19]
data[20] => altsyncram_ke41:fifo_ram.data_a[20]
data[21] => altsyncram_ke41:fifo_ram.data_a[21]
data[22] => altsyncram_ke41:fifo_ram.data_a[22]
data[23] => altsyncram_ke41:fifo_ram.data_a[23]
data[24] => altsyncram_ke41:fifo_ram.data_a[24]
data[25] => altsyncram_ke41:fifo_ram.data_a[25]
data[26] => altsyncram_ke41:fifo_ram.data_a[26]
data[27] => altsyncram_ke41:fifo_ram.data_a[27]
data[28] => altsyncram_ke41:fifo_ram.data_a[28]
data[29] => altsyncram_ke41:fifo_ram.data_a[29]
data[30] => altsyncram_ke41:fifo_ram.data_a[30]
data[31] => altsyncram_ke41:fifo_ram.data_a[31]
q[0] <= altsyncram_ke41:fifo_ram.q_b[0]
q[1] <= altsyncram_ke41:fifo_ram.q_b[1]
q[2] <= altsyncram_ke41:fifo_ram.q_b[2]
q[3] <= altsyncram_ke41:fifo_ram.q_b[3]
q[4] <= altsyncram_ke41:fifo_ram.q_b[4]
q[5] <= altsyncram_ke41:fifo_ram.q_b[5]
q[6] <= altsyncram_ke41:fifo_ram.q_b[6]
q[7] <= altsyncram_ke41:fifo_ram.q_b[7]
q[8] <= altsyncram_ke41:fifo_ram.q_b[8]
q[9] <= altsyncram_ke41:fifo_ram.q_b[9]
q[10] <= altsyncram_ke41:fifo_ram.q_b[10]
q[11] <= altsyncram_ke41:fifo_ram.q_b[11]
q[12] <= altsyncram_ke41:fifo_ram.q_b[12]
q[13] <= altsyncram_ke41:fifo_ram.q_b[13]
q[14] <= altsyncram_ke41:fifo_ram.q_b[14]
q[15] <= altsyncram_ke41:fifo_ram.q_b[15]
q[16] <= altsyncram_ke41:fifo_ram.q_b[16]
q[17] <= altsyncram_ke41:fifo_ram.q_b[17]
q[18] <= altsyncram_ke41:fifo_ram.q_b[18]
q[19] <= altsyncram_ke41:fifo_ram.q_b[19]
q[20] <= altsyncram_ke41:fifo_ram.q_b[20]
q[21] <= altsyncram_ke41:fifo_ram.q_b[21]
q[22] <= altsyncram_ke41:fifo_ram.q_b[22]
q[23] <= altsyncram_ke41:fifo_ram.q_b[23]
q[24] <= altsyncram_ke41:fifo_ram.q_b[24]
q[25] <= altsyncram_ke41:fifo_ram.q_b[25]
q[26] <= altsyncram_ke41:fifo_ram.q_b[26]
q[27] <= altsyncram_ke41:fifo_ram.q_b[27]
q[28] <= altsyncram_ke41:fifo_ram.q_b[28]
q[29] <= altsyncram_ke41:fifo_ram.q_b[29]
q[30] <= altsyncram_ke41:fifo_ram.q_b[30]
q[31] <= altsyncram_ke41:fifo_ram.q_b[31]
rdclk => a_graycounter_6p6:rdptr_g1p.clock
rdclk => altsyncram_ke41:fifo_ram.clock1
rdclk => dffpipe_c09:rs_brp.clock
rdclk => dffpipe_c09:rs_bwp.clock
rdclk => alt_synch_pipe_sal:rs_dgwp.clock
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_27c:wrptr_g1p.clock
wrclk => altsyncram_ke41:fifo_ram.clock0
wrclk => dffpipe_c09:ws_brp.clock
wrclk => dffpipe_c09:ws_bwp.clock
wrclk => alt_synch_pipe_tal:ws_dgrp.clock
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[12].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[11] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|a_gray2bin_9ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|a_gray2bin_9ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|a_gray2bin_9ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|a_gray2bin_9ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|a_graycounter_6p6:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => counter5a12.CLK
clock => parity6.CLK
clock => sub_parity7a[3].CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter5a12.DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|a_graycounter_27c:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => counter8a12.CLK
clock => parity9.CLK
clock => sub_parity10a[3].CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter8a12.DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|altsyncram_ke41:fifo_ram
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[0] => ram_block11a25.PORTAADDR
address_a[0] => ram_block11a26.PORTAADDR
address_a[0] => ram_block11a27.PORTAADDR
address_a[0] => ram_block11a28.PORTAADDR
address_a[0] => ram_block11a29.PORTAADDR
address_a[0] => ram_block11a30.PORTAADDR
address_a[0] => ram_block11a31.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[1] => ram_block11a25.PORTAADDR1
address_a[1] => ram_block11a26.PORTAADDR1
address_a[1] => ram_block11a27.PORTAADDR1
address_a[1] => ram_block11a28.PORTAADDR1
address_a[1] => ram_block11a29.PORTAADDR1
address_a[1] => ram_block11a30.PORTAADDR1
address_a[1] => ram_block11a31.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[2] => ram_block11a25.PORTAADDR2
address_a[2] => ram_block11a26.PORTAADDR2
address_a[2] => ram_block11a27.PORTAADDR2
address_a[2] => ram_block11a28.PORTAADDR2
address_a[2] => ram_block11a29.PORTAADDR2
address_a[2] => ram_block11a30.PORTAADDR2
address_a[2] => ram_block11a31.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[3] => ram_block11a24.PORTAADDR3
address_a[3] => ram_block11a25.PORTAADDR3
address_a[3] => ram_block11a26.PORTAADDR3
address_a[3] => ram_block11a27.PORTAADDR3
address_a[3] => ram_block11a28.PORTAADDR3
address_a[3] => ram_block11a29.PORTAADDR3
address_a[3] => ram_block11a30.PORTAADDR3
address_a[3] => ram_block11a31.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[4] => ram_block11a21.PORTAADDR4
address_a[4] => ram_block11a22.PORTAADDR4
address_a[4] => ram_block11a23.PORTAADDR4
address_a[4] => ram_block11a24.PORTAADDR4
address_a[4] => ram_block11a25.PORTAADDR4
address_a[4] => ram_block11a26.PORTAADDR4
address_a[4] => ram_block11a27.PORTAADDR4
address_a[4] => ram_block11a28.PORTAADDR4
address_a[4] => ram_block11a29.PORTAADDR4
address_a[4] => ram_block11a30.PORTAADDR4
address_a[4] => ram_block11a31.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[5] => ram_block11a16.PORTAADDR5
address_a[5] => ram_block11a17.PORTAADDR5
address_a[5] => ram_block11a18.PORTAADDR5
address_a[5] => ram_block11a19.PORTAADDR5
address_a[5] => ram_block11a20.PORTAADDR5
address_a[5] => ram_block11a21.PORTAADDR5
address_a[5] => ram_block11a22.PORTAADDR5
address_a[5] => ram_block11a23.PORTAADDR5
address_a[5] => ram_block11a24.PORTAADDR5
address_a[5] => ram_block11a25.PORTAADDR5
address_a[5] => ram_block11a26.PORTAADDR5
address_a[5] => ram_block11a27.PORTAADDR5
address_a[5] => ram_block11a28.PORTAADDR5
address_a[5] => ram_block11a29.PORTAADDR5
address_a[5] => ram_block11a30.PORTAADDR5
address_a[5] => ram_block11a31.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[6] => ram_block11a16.PORTAADDR6
address_a[6] => ram_block11a17.PORTAADDR6
address_a[6] => ram_block11a18.PORTAADDR6
address_a[6] => ram_block11a19.PORTAADDR6
address_a[6] => ram_block11a20.PORTAADDR6
address_a[6] => ram_block11a21.PORTAADDR6
address_a[6] => ram_block11a22.PORTAADDR6
address_a[6] => ram_block11a23.PORTAADDR6
address_a[6] => ram_block11a24.PORTAADDR6
address_a[6] => ram_block11a25.PORTAADDR6
address_a[6] => ram_block11a26.PORTAADDR6
address_a[6] => ram_block11a27.PORTAADDR6
address_a[6] => ram_block11a28.PORTAADDR6
address_a[6] => ram_block11a29.PORTAADDR6
address_a[6] => ram_block11a30.PORTAADDR6
address_a[6] => ram_block11a31.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[7] => ram_block11a16.PORTAADDR7
address_a[7] => ram_block11a17.PORTAADDR7
address_a[7] => ram_block11a18.PORTAADDR7
address_a[7] => ram_block11a19.PORTAADDR7
address_a[7] => ram_block11a20.PORTAADDR7
address_a[7] => ram_block11a21.PORTAADDR7
address_a[7] => ram_block11a22.PORTAADDR7
address_a[7] => ram_block11a23.PORTAADDR7
address_a[7] => ram_block11a24.PORTAADDR7
address_a[7] => ram_block11a25.PORTAADDR7
address_a[7] => ram_block11a26.PORTAADDR7
address_a[7] => ram_block11a27.PORTAADDR7
address_a[7] => ram_block11a28.PORTAADDR7
address_a[7] => ram_block11a29.PORTAADDR7
address_a[7] => ram_block11a30.PORTAADDR7
address_a[7] => ram_block11a31.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[8] => ram_block11a16.PORTAADDR8
address_a[8] => ram_block11a17.PORTAADDR8
address_a[8] => ram_block11a18.PORTAADDR8
address_a[8] => ram_block11a19.PORTAADDR8
address_a[8] => ram_block11a20.PORTAADDR8
address_a[8] => ram_block11a21.PORTAADDR8
address_a[8] => ram_block11a22.PORTAADDR8
address_a[8] => ram_block11a23.PORTAADDR8
address_a[8] => ram_block11a24.PORTAADDR8
address_a[8] => ram_block11a25.PORTAADDR8
address_a[8] => ram_block11a26.PORTAADDR8
address_a[8] => ram_block11a27.PORTAADDR8
address_a[8] => ram_block11a28.PORTAADDR8
address_a[8] => ram_block11a29.PORTAADDR8
address_a[8] => ram_block11a30.PORTAADDR8
address_a[8] => ram_block11a31.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_a[9] => ram_block11a16.PORTAADDR9
address_a[9] => ram_block11a17.PORTAADDR9
address_a[9] => ram_block11a18.PORTAADDR9
address_a[9] => ram_block11a19.PORTAADDR9
address_a[9] => ram_block11a20.PORTAADDR9
address_a[9] => ram_block11a21.PORTAADDR9
address_a[9] => ram_block11a22.PORTAADDR9
address_a[9] => ram_block11a23.PORTAADDR9
address_a[9] => ram_block11a24.PORTAADDR9
address_a[9] => ram_block11a25.PORTAADDR9
address_a[9] => ram_block11a26.PORTAADDR9
address_a[9] => ram_block11a27.PORTAADDR9
address_a[9] => ram_block11a28.PORTAADDR9
address_a[9] => ram_block11a29.PORTAADDR9
address_a[9] => ram_block11a30.PORTAADDR9
address_a[9] => ram_block11a31.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_a[10] => ram_block11a8.PORTAADDR10
address_a[10] => ram_block11a9.PORTAADDR10
address_a[10] => ram_block11a10.PORTAADDR10
address_a[10] => ram_block11a11.PORTAADDR10
address_a[10] => ram_block11a12.PORTAADDR10
address_a[10] => ram_block11a13.PORTAADDR10
address_a[10] => ram_block11a14.PORTAADDR10
address_a[10] => ram_block11a15.PORTAADDR10
address_a[10] => ram_block11a16.PORTAADDR10
address_a[10] => ram_block11a17.PORTAADDR10
address_a[10] => ram_block11a18.PORTAADDR10
address_a[10] => ram_block11a19.PORTAADDR10
address_a[10] => ram_block11a20.PORTAADDR10
address_a[10] => ram_block11a21.PORTAADDR10
address_a[10] => ram_block11a22.PORTAADDR10
address_a[10] => ram_block11a23.PORTAADDR10
address_a[10] => ram_block11a24.PORTAADDR10
address_a[10] => ram_block11a25.PORTAADDR10
address_a[10] => ram_block11a26.PORTAADDR10
address_a[10] => ram_block11a27.PORTAADDR10
address_a[10] => ram_block11a28.PORTAADDR10
address_a[10] => ram_block11a29.PORTAADDR10
address_a[10] => ram_block11a30.PORTAADDR10
address_a[10] => ram_block11a31.PORTAADDR10
address_a[11] => ram_block11a0.PORTAADDR11
address_a[11] => ram_block11a1.PORTAADDR11
address_a[11] => ram_block11a2.PORTAADDR11
address_a[11] => ram_block11a3.PORTAADDR11
address_a[11] => ram_block11a4.PORTAADDR11
address_a[11] => ram_block11a5.PORTAADDR11
address_a[11] => ram_block11a6.PORTAADDR11
address_a[11] => ram_block11a7.PORTAADDR11
address_a[11] => ram_block11a8.PORTAADDR11
address_a[11] => ram_block11a9.PORTAADDR11
address_a[11] => ram_block11a10.PORTAADDR11
address_a[11] => ram_block11a11.PORTAADDR11
address_a[11] => ram_block11a12.PORTAADDR11
address_a[11] => ram_block11a13.PORTAADDR11
address_a[11] => ram_block11a14.PORTAADDR11
address_a[11] => ram_block11a15.PORTAADDR11
address_a[11] => ram_block11a16.PORTAADDR11
address_a[11] => ram_block11a17.PORTAADDR11
address_a[11] => ram_block11a18.PORTAADDR11
address_a[11] => ram_block11a19.PORTAADDR11
address_a[11] => ram_block11a20.PORTAADDR11
address_a[11] => ram_block11a21.PORTAADDR11
address_a[11] => ram_block11a22.PORTAADDR11
address_a[11] => ram_block11a23.PORTAADDR11
address_a[11] => ram_block11a24.PORTAADDR11
address_a[11] => ram_block11a25.PORTAADDR11
address_a[11] => ram_block11a26.PORTAADDR11
address_a[11] => ram_block11a27.PORTAADDR11
address_a[11] => ram_block11a28.PORTAADDR11
address_a[11] => ram_block11a29.PORTAADDR11
address_a[11] => ram_block11a30.PORTAADDR11
address_a[11] => ram_block11a31.PORTAADDR11
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[0] => ram_block11a25.PORTBADDR
address_b[0] => ram_block11a26.PORTBADDR
address_b[0] => ram_block11a27.PORTBADDR
address_b[0] => ram_block11a28.PORTBADDR
address_b[0] => ram_block11a29.PORTBADDR
address_b[0] => ram_block11a30.PORTBADDR
address_b[0] => ram_block11a31.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[1] => ram_block11a25.PORTBADDR1
address_b[1] => ram_block11a26.PORTBADDR1
address_b[1] => ram_block11a27.PORTBADDR1
address_b[1] => ram_block11a28.PORTBADDR1
address_b[1] => ram_block11a29.PORTBADDR1
address_b[1] => ram_block11a30.PORTBADDR1
address_b[1] => ram_block11a31.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[2] => ram_block11a25.PORTBADDR2
address_b[2] => ram_block11a26.PORTBADDR2
address_b[2] => ram_block11a27.PORTBADDR2
address_b[2] => ram_block11a28.PORTBADDR2
address_b[2] => ram_block11a29.PORTBADDR2
address_b[2] => ram_block11a30.PORTBADDR2
address_b[2] => ram_block11a31.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[3] => ram_block11a24.PORTBADDR3
address_b[3] => ram_block11a25.PORTBADDR3
address_b[3] => ram_block11a26.PORTBADDR3
address_b[3] => ram_block11a27.PORTBADDR3
address_b[3] => ram_block11a28.PORTBADDR3
address_b[3] => ram_block11a29.PORTBADDR3
address_b[3] => ram_block11a30.PORTBADDR3
address_b[3] => ram_block11a31.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[4] => ram_block11a21.PORTBADDR4
address_b[4] => ram_block11a22.PORTBADDR4
address_b[4] => ram_block11a23.PORTBADDR4
address_b[4] => ram_block11a24.PORTBADDR4
address_b[4] => ram_block11a25.PORTBADDR4
address_b[4] => ram_block11a26.PORTBADDR4
address_b[4] => ram_block11a27.PORTBADDR4
address_b[4] => ram_block11a28.PORTBADDR4
address_b[4] => ram_block11a29.PORTBADDR4
address_b[4] => ram_block11a30.PORTBADDR4
address_b[4] => ram_block11a31.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[5] => ram_block11a16.PORTBADDR5
address_b[5] => ram_block11a17.PORTBADDR5
address_b[5] => ram_block11a18.PORTBADDR5
address_b[5] => ram_block11a19.PORTBADDR5
address_b[5] => ram_block11a20.PORTBADDR5
address_b[5] => ram_block11a21.PORTBADDR5
address_b[5] => ram_block11a22.PORTBADDR5
address_b[5] => ram_block11a23.PORTBADDR5
address_b[5] => ram_block11a24.PORTBADDR5
address_b[5] => ram_block11a25.PORTBADDR5
address_b[5] => ram_block11a26.PORTBADDR5
address_b[5] => ram_block11a27.PORTBADDR5
address_b[5] => ram_block11a28.PORTBADDR5
address_b[5] => ram_block11a29.PORTBADDR5
address_b[5] => ram_block11a30.PORTBADDR5
address_b[5] => ram_block11a31.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[6] => ram_block11a16.PORTBADDR6
address_b[6] => ram_block11a17.PORTBADDR6
address_b[6] => ram_block11a18.PORTBADDR6
address_b[6] => ram_block11a19.PORTBADDR6
address_b[6] => ram_block11a20.PORTBADDR6
address_b[6] => ram_block11a21.PORTBADDR6
address_b[6] => ram_block11a22.PORTBADDR6
address_b[6] => ram_block11a23.PORTBADDR6
address_b[6] => ram_block11a24.PORTBADDR6
address_b[6] => ram_block11a25.PORTBADDR6
address_b[6] => ram_block11a26.PORTBADDR6
address_b[6] => ram_block11a27.PORTBADDR6
address_b[6] => ram_block11a28.PORTBADDR6
address_b[6] => ram_block11a29.PORTBADDR6
address_b[6] => ram_block11a30.PORTBADDR6
address_b[6] => ram_block11a31.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[7] => ram_block11a16.PORTBADDR7
address_b[7] => ram_block11a17.PORTBADDR7
address_b[7] => ram_block11a18.PORTBADDR7
address_b[7] => ram_block11a19.PORTBADDR7
address_b[7] => ram_block11a20.PORTBADDR7
address_b[7] => ram_block11a21.PORTBADDR7
address_b[7] => ram_block11a22.PORTBADDR7
address_b[7] => ram_block11a23.PORTBADDR7
address_b[7] => ram_block11a24.PORTBADDR7
address_b[7] => ram_block11a25.PORTBADDR7
address_b[7] => ram_block11a26.PORTBADDR7
address_b[7] => ram_block11a27.PORTBADDR7
address_b[7] => ram_block11a28.PORTBADDR7
address_b[7] => ram_block11a29.PORTBADDR7
address_b[7] => ram_block11a30.PORTBADDR7
address_b[7] => ram_block11a31.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[8] => ram_block11a16.PORTBADDR8
address_b[8] => ram_block11a17.PORTBADDR8
address_b[8] => ram_block11a18.PORTBADDR8
address_b[8] => ram_block11a19.PORTBADDR8
address_b[8] => ram_block11a20.PORTBADDR8
address_b[8] => ram_block11a21.PORTBADDR8
address_b[8] => ram_block11a22.PORTBADDR8
address_b[8] => ram_block11a23.PORTBADDR8
address_b[8] => ram_block11a24.PORTBADDR8
address_b[8] => ram_block11a25.PORTBADDR8
address_b[8] => ram_block11a26.PORTBADDR8
address_b[8] => ram_block11a27.PORTBADDR8
address_b[8] => ram_block11a28.PORTBADDR8
address_b[8] => ram_block11a29.PORTBADDR8
address_b[8] => ram_block11a30.PORTBADDR8
address_b[8] => ram_block11a31.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
address_b[9] => ram_block11a16.PORTBADDR9
address_b[9] => ram_block11a17.PORTBADDR9
address_b[9] => ram_block11a18.PORTBADDR9
address_b[9] => ram_block11a19.PORTBADDR9
address_b[9] => ram_block11a20.PORTBADDR9
address_b[9] => ram_block11a21.PORTBADDR9
address_b[9] => ram_block11a22.PORTBADDR9
address_b[9] => ram_block11a23.PORTBADDR9
address_b[9] => ram_block11a24.PORTBADDR9
address_b[9] => ram_block11a25.PORTBADDR9
address_b[9] => ram_block11a26.PORTBADDR9
address_b[9] => ram_block11a27.PORTBADDR9
address_b[9] => ram_block11a28.PORTBADDR9
address_b[9] => ram_block11a29.PORTBADDR9
address_b[9] => ram_block11a30.PORTBADDR9
address_b[9] => ram_block11a31.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
address_b[10] => ram_block11a8.PORTBADDR10
address_b[10] => ram_block11a9.PORTBADDR10
address_b[10] => ram_block11a10.PORTBADDR10
address_b[10] => ram_block11a11.PORTBADDR10
address_b[10] => ram_block11a12.PORTBADDR10
address_b[10] => ram_block11a13.PORTBADDR10
address_b[10] => ram_block11a14.PORTBADDR10
address_b[10] => ram_block11a15.PORTBADDR10
address_b[10] => ram_block11a16.PORTBADDR10
address_b[10] => ram_block11a17.PORTBADDR10
address_b[10] => ram_block11a18.PORTBADDR10
address_b[10] => ram_block11a19.PORTBADDR10
address_b[10] => ram_block11a20.PORTBADDR10
address_b[10] => ram_block11a21.PORTBADDR10
address_b[10] => ram_block11a22.PORTBADDR10
address_b[10] => ram_block11a23.PORTBADDR10
address_b[10] => ram_block11a24.PORTBADDR10
address_b[10] => ram_block11a25.PORTBADDR10
address_b[10] => ram_block11a26.PORTBADDR10
address_b[10] => ram_block11a27.PORTBADDR10
address_b[10] => ram_block11a28.PORTBADDR10
address_b[10] => ram_block11a29.PORTBADDR10
address_b[10] => ram_block11a30.PORTBADDR10
address_b[10] => ram_block11a31.PORTBADDR10
address_b[11] => ram_block11a0.PORTBADDR11
address_b[11] => ram_block11a1.PORTBADDR11
address_b[11] => ram_block11a2.PORTBADDR11
address_b[11] => ram_block11a3.PORTBADDR11
address_b[11] => ram_block11a4.PORTBADDR11
address_b[11] => ram_block11a5.PORTBADDR11
address_b[11] => ram_block11a6.PORTBADDR11
address_b[11] => ram_block11a7.PORTBADDR11
address_b[11] => ram_block11a8.PORTBADDR11
address_b[11] => ram_block11a9.PORTBADDR11
address_b[11] => ram_block11a10.PORTBADDR11
address_b[11] => ram_block11a11.PORTBADDR11
address_b[11] => ram_block11a12.PORTBADDR11
address_b[11] => ram_block11a13.PORTBADDR11
address_b[11] => ram_block11a14.PORTBADDR11
address_b[11] => ram_block11a15.PORTBADDR11
address_b[11] => ram_block11a16.PORTBADDR11
address_b[11] => ram_block11a17.PORTBADDR11
address_b[11] => ram_block11a18.PORTBADDR11
address_b[11] => ram_block11a19.PORTBADDR11
address_b[11] => ram_block11a20.PORTBADDR11
address_b[11] => ram_block11a21.PORTBADDR11
address_b[11] => ram_block11a22.PORTBADDR11
address_b[11] => ram_block11a23.PORTBADDR11
address_b[11] => ram_block11a24.PORTBADDR11
address_b[11] => ram_block11a25.PORTBADDR11
address_b[11] => ram_block11a26.PORTBADDR11
address_b[11] => ram_block11a27.PORTBADDR11
address_b[11] => ram_block11a28.PORTBADDR11
address_b[11] => ram_block11a29.PORTBADDR11
address_b[11] => ram_block11a30.PORTBADDR11
address_b[11] => ram_block11a31.PORTBADDR11
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
addressstall_b => ram_block11a22.PORTBADDRSTALL
addressstall_b => ram_block11a23.PORTBADDRSTALL
addressstall_b => ram_block11a24.PORTBADDRSTALL
addressstall_b => ram_block11a25.PORTBADDRSTALL
addressstall_b => ram_block11a26.PORTBADDRSTALL
addressstall_b => ram_block11a27.PORTBADDRSTALL
addressstall_b => ram_block11a28.PORTBADDRSTALL
addressstall_b => ram_block11a29.PORTBADDRSTALL
addressstall_b => ram_block11a30.PORTBADDRSTALL
addressstall_b => ram_block11a31.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock0 => ram_block11a25.CLK0
clock0 => ram_block11a26.CLK0
clock0 => ram_block11a27.CLK0
clock0 => ram_block11a28.CLK0
clock0 => ram_block11a29.CLK0
clock0 => ram_block11a30.CLK0
clock0 => ram_block11a31.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
clock1 => ram_block11a25.CLK1
clock1 => ram_block11a26.CLK1
clock1 => ram_block11a27.CLK1
clock1 => ram_block11a28.CLK1
clock1 => ram_block11a29.CLK1
clock1 => ram_block11a30.CLK1
clock1 => ram_block11a31.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
clocken1 => ram_block11a16.ENA1
clocken1 => ram_block11a17.ENA1
clocken1 => ram_block11a18.ENA1
clocken1 => ram_block11a19.ENA1
clocken1 => ram_block11a20.ENA1
clocken1 => ram_block11a21.ENA1
clocken1 => ram_block11a22.ENA1
clocken1 => ram_block11a23.ENA1
clocken1 => ram_block11a24.ENA1
clocken1 => ram_block11a25.ENA1
clocken1 => ram_block11a26.ENA1
clocken1 => ram_block11a27.ENA1
clocken1 => ram_block11a28.ENA1
clocken1 => ram_block11a29.ENA1
clocken1 => ram_block11a30.ENA1
clocken1 => ram_block11a31.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[18] => ram_block11a18.PORTADATAIN
data_a[19] => ram_block11a19.PORTADATAIN
data_a[20] => ram_block11a20.PORTADATAIN
data_a[21] => ram_block11a21.PORTADATAIN
data_a[22] => ram_block11a22.PORTADATAIN
data_a[23] => ram_block11a23.PORTADATAIN
data_a[24] => ram_block11a24.PORTADATAIN
data_a[25] => ram_block11a25.PORTADATAIN
data_a[26] => ram_block11a26.PORTADATAIN
data_a[27] => ram_block11a27.PORTADATAIN
data_a[28] => ram_block11a28.PORTADATAIN
data_a[29] => ram_block11a29.PORTADATAIN
data_a[30] => ram_block11a30.PORTADATAIN
data_a[31] => ram_block11a31.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a16.PORTBDATAOUT
q_b[17] <= ram_block11a17.PORTBDATAOUT
q_b[18] <= ram_block11a18.PORTBDATAOUT
q_b[19] <= ram_block11a19.PORTBDATAOUT
q_b[20] <= ram_block11a20.PORTBDATAOUT
q_b[21] <= ram_block11a21.PORTBDATAOUT
q_b[22] <= ram_block11a22.PORTBDATAOUT
q_b[23] <= ram_block11a23.PORTBDATAOUT
q_b[24] <= ram_block11a24.PORTBDATAOUT
q_b[25] <= ram_block11a25.PORTBDATAOUT
q_b[26] <= ram_block11a26.PORTBDATAOUT
q_b[27] <= ram_block11a27.PORTBDATAOUT
q_b[28] <= ram_block11a28.PORTBDATAOUT
q_b[29] <= ram_block11a29.PORTBDATAOUT
q_b[30] <= ram_block11a30.PORTBDATAOUT
q_b[31] <= ram_block11a31.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0
wren_a => ram_block11a16.PORTAWE
wren_a => ram_block11a16.ENA0
wren_a => ram_block11a17.PORTAWE
wren_a => ram_block11a17.ENA0
wren_a => ram_block11a18.PORTAWE
wren_a => ram_block11a18.ENA0
wren_a => ram_block11a19.PORTAWE
wren_a => ram_block11a19.ENA0
wren_a => ram_block11a20.PORTAWE
wren_a => ram_block11a20.ENA0
wren_a => ram_block11a21.PORTAWE
wren_a => ram_block11a21.ENA0
wren_a => ram_block11a22.PORTAWE
wren_a => ram_block11a22.ENA0
wren_a => ram_block11a23.PORTAWE
wren_a => ram_block11a23.ENA0
wren_a => ram_block11a24.PORTAWE
wren_a => ram_block11a24.ENA0
wren_a => ram_block11a25.PORTAWE
wren_a => ram_block11a25.ENA0
wren_a => ram_block11a26.PORTAWE
wren_a => ram_block11a26.ENA0
wren_a => ram_block11a27.PORTAWE
wren_a => ram_block11a27.ENA0
wren_a => ram_block11a28.PORTAWE
wren_a => ram_block11a28.ENA0
wren_a => ram_block11a29.PORTAWE
wren_a => ram_block11a29.ENA0
wren_a => ram_block11a30.PORTAWE
wren_a => ram_block11a30.ENA0
wren_a => ram_block11a31.PORTAWE
wren_a => ram_block11a31.ENA0


|Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|dffpipe_c09:rs_brp
clock => dffe12a[12].CLK
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
d[12] => dffe12a[12].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe12a[12].DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|dffpipe_c09:rs_bwp
clock => dffe12a[12].CLK
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
d[12] => dffe12a[12].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe12a[12].DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_sal:rs_dgwp
clock => dffpipe_d09:dffpipe13.clock
d[0] => dffpipe_d09:dffpipe13.d[0]
d[1] => dffpipe_d09:dffpipe13.d[1]
d[2] => dffpipe_d09:dffpipe13.d[2]
d[3] => dffpipe_d09:dffpipe13.d[3]
d[4] => dffpipe_d09:dffpipe13.d[4]
d[5] => dffpipe_d09:dffpipe13.d[5]
d[6] => dffpipe_d09:dffpipe13.d[6]
d[7] => dffpipe_d09:dffpipe13.d[7]
d[8] => dffpipe_d09:dffpipe13.d[8]
d[9] => dffpipe_d09:dffpipe13.d[9]
d[10] => dffpipe_d09:dffpipe13.d[10]
d[11] => dffpipe_d09:dffpipe13.d[11]
d[12] => dffpipe_d09:dffpipe13.d[12]
q[0] <= dffpipe_d09:dffpipe13.q[0]
q[1] <= dffpipe_d09:dffpipe13.q[1]
q[2] <= dffpipe_d09:dffpipe13.q[2]
q[3] <= dffpipe_d09:dffpipe13.q[3]
q[4] <= dffpipe_d09:dffpipe13.q[4]
q[5] <= dffpipe_d09:dffpipe13.q[5]
q[6] <= dffpipe_d09:dffpipe13.q[6]
q[7] <= dffpipe_d09:dffpipe13.q[7]
q[8] <= dffpipe_d09:dffpipe13.q[8]
q[9] <= dffpipe_d09:dffpipe13.q[9]
q[10] <= dffpipe_d09:dffpipe13.q[10]
q[11] <= dffpipe_d09:dffpipe13.q[11]
q[12] <= dffpipe_d09:dffpipe13.q[12]


|Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe13
clock => dffe14a[12].CLK
clock => dffe14a[11].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[12].CLK
clock => dffe15a[11].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
d[10] => dffe14a[10].IN0
d[11] => dffe14a[11].IN0
d[12] => dffe14a[12].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe15a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe15a[12].DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|dffpipe_c09:ws_brp
clock => dffe12a[12].CLK
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
d[12] => dffe12a[12].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe12a[12].DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|dffpipe_c09:ws_bwp
clock => dffe12a[12].CLK
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
d[12] => dffe12a[12].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe12a[12].DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_tal:ws_dgrp
clock => dffpipe_e09:dffpipe16.clock
d[0] => dffpipe_e09:dffpipe16.d[0]
d[1] => dffpipe_e09:dffpipe16.d[1]
d[2] => dffpipe_e09:dffpipe16.d[2]
d[3] => dffpipe_e09:dffpipe16.d[3]
d[4] => dffpipe_e09:dffpipe16.d[4]
d[5] => dffpipe_e09:dffpipe16.d[5]
d[6] => dffpipe_e09:dffpipe16.d[6]
d[7] => dffpipe_e09:dffpipe16.d[7]
d[8] => dffpipe_e09:dffpipe16.d[8]
d[9] => dffpipe_e09:dffpipe16.d[9]
d[10] => dffpipe_e09:dffpipe16.d[10]
d[11] => dffpipe_e09:dffpipe16.d[11]
d[12] => dffpipe_e09:dffpipe16.d[12]
q[0] <= dffpipe_e09:dffpipe16.q[0]
q[1] <= dffpipe_e09:dffpipe16.q[1]
q[2] <= dffpipe_e09:dffpipe16.q[2]
q[3] <= dffpipe_e09:dffpipe16.q[3]
q[4] <= dffpipe_e09:dffpipe16.q[4]
q[5] <= dffpipe_e09:dffpipe16.q[5]
q[6] <= dffpipe_e09:dffpipe16.q[6]
q[7] <= dffpipe_e09:dffpipe16.q[7]
q[8] <= dffpipe_e09:dffpipe16.q[8]
q[9] <= dffpipe_e09:dffpipe16.q[9]
q[10] <= dffpipe_e09:dffpipe16.q[10]
q[11] <= dffpipe_e09:dffpipe16.q[11]
q[12] <= dffpipe_e09:dffpipe16.q[12]


|Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe16
clock => dffe17a[12].CLK
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[12].CLK
clock => dffe18a[11].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
d[10] => dffe17a[10].IN0
d[11] => dffe17a[11].IN0
d[12] => dffe17a[12].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe18a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe18a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe18a[12].DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|cmpr_q76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|cmpr_q76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|Next186_SoC|system:sys_inst|DSP32:DSP32_inst
clkcpu => clkcpu.IN1
clkdsp => clkdsp.IN1
cmd => cmd.IN1
ce => comb.IN0
ce => rp[0].ENA
ce => rp[1].ENA
ce => rp[2].ENA
ce => rp[3].ENA
ce => rp[4].ENA
ce => rp[5].ENA
ce => rp[6].ENA
ce => rp[7].ENA
ce => rp[8].ENA
ce => cpu_hcount[0].ENA
ce => cpu_hcount[1].ENA
wr => comb.IN1
wr => cpu_hcount.OUTPUTSELECT
wr => cpu_hcount.OUTPUTSELECT
wr => rp.OUTPUTSELECT
wr => rp.OUTPUTSELECT
wr => rp.OUTPUTSELECT
wr => rp.OUTPUTSELECT
wr => rp.OUTPUTSELECT
wr => rp.OUTPUTSELECT
wr => rp.OUTPUTSELECT
wr => rp.OUTPUTSELECT
wr => rp.OUTPUTSELECT
wr => rp.OUTPUTSELECT
wr => rp.OUTPUTSELECT
wr => rp.OUTPUTSELECT
wr => rp.OUTPUTSELECT
wr => rp.OUTPUTSELECT
wr => rp.OUTPUTSELECT
wr => rp.OUTPUTSELECT
wr => rp.OUTPUTSELECT
wr => rp.OUTPUTSELECT
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
dout[0] <= regs:DSRegs.dout[0]
dout[1] <= regs:DSRegs.dout[1]
dout[2] <= regs:DSRegs.dout[2]
dout[3] <= regs:DSRegs.dout[3]
dout[4] <= regs:DSRegs.dout[4]
dout[5] <= regs:DSRegs.dout[5]
dout[6] <= regs:DSRegs.dout[6]
dout[7] <= regs:DSRegs.dout[7]
dout[8] <= regs:DSRegs.dout[8]
dout[9] <= regs:DSRegs.dout[9]
dout[10] <= regs:DSRegs.dout[10]
dout[11] <= regs:DSRegs.dout[11]
dout[12] <= regs:DSRegs.dout[12]
dout[13] <= regs:DSRegs.dout[13]
dout[14] <= regs:DSRegs.dout[14]
dout[15] <= regs:DSRegs.dout[15]
halt <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty


|Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component
data[0] => dcfifo_ote1:auto_generated.data[0]
data[1] => dcfifo_ote1:auto_generated.data[1]
data[2] => dcfifo_ote1:auto_generated.data[2]
data[3] => dcfifo_ote1:auto_generated.data[3]
data[4] => dcfifo_ote1:auto_generated.data[4]
data[5] => dcfifo_ote1:auto_generated.data[5]
data[6] => dcfifo_ote1:auto_generated.data[6]
data[7] => dcfifo_ote1:auto_generated.data[7]
data[8] => dcfifo_ote1:auto_generated.data[8]
data[9] => dcfifo_ote1:auto_generated.data[9]
data[10] => dcfifo_ote1:auto_generated.data[10]
data[11] => dcfifo_ote1:auto_generated.data[11]
data[12] => dcfifo_ote1:auto_generated.data[12]
data[13] => dcfifo_ote1:auto_generated.data[13]
data[14] => dcfifo_ote1:auto_generated.data[14]
data[15] => dcfifo_ote1:auto_generated.data[15]
data[16] => dcfifo_ote1:auto_generated.data[16]
q[0] <= dcfifo_ote1:auto_generated.q[0]
q[1] <= dcfifo_ote1:auto_generated.q[1]
q[2] <= dcfifo_ote1:auto_generated.q[2]
q[3] <= dcfifo_ote1:auto_generated.q[3]
q[4] <= dcfifo_ote1:auto_generated.q[4]
q[5] <= dcfifo_ote1:auto_generated.q[5]
q[6] <= dcfifo_ote1:auto_generated.q[6]
q[7] <= dcfifo_ote1:auto_generated.q[7]
q[8] <= dcfifo_ote1:auto_generated.q[8]
q[9] <= dcfifo_ote1:auto_generated.q[9]
q[10] <= dcfifo_ote1:auto_generated.q[10]
q[11] <= dcfifo_ote1:auto_generated.q[11]
q[12] <= dcfifo_ote1:auto_generated.q[12]
q[13] <= dcfifo_ote1:auto_generated.q[13]
q[14] <= dcfifo_ote1:auto_generated.q[14]
q[15] <= dcfifo_ote1:auto_generated.q[15]
q[16] <= dcfifo_ote1:auto_generated.q[16]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_ote1:auto_generated.rdclk
rdreq => dcfifo_ote1:auto_generated.rdreq
wrclk => dcfifo_ote1:auto_generated.wrclk
wrreq => dcfifo_ote1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_ote1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>


|Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated
data[0] => altsyncram_sb41:fifo_ram.data_a[0]
data[1] => altsyncram_sb41:fifo_ram.data_a[1]
data[2] => altsyncram_sb41:fifo_ram.data_a[2]
data[3] => altsyncram_sb41:fifo_ram.data_a[3]
data[4] => altsyncram_sb41:fifo_ram.data_a[4]
data[5] => altsyncram_sb41:fifo_ram.data_a[5]
data[6] => altsyncram_sb41:fifo_ram.data_a[6]
data[7] => altsyncram_sb41:fifo_ram.data_a[7]
data[8] => altsyncram_sb41:fifo_ram.data_a[8]
data[9] => altsyncram_sb41:fifo_ram.data_a[9]
data[10] => altsyncram_sb41:fifo_ram.data_a[10]
data[11] => altsyncram_sb41:fifo_ram.data_a[11]
data[12] => altsyncram_sb41:fifo_ram.data_a[12]
data[13] => altsyncram_sb41:fifo_ram.data_a[13]
data[14] => altsyncram_sb41:fifo_ram.data_a[14]
data[15] => altsyncram_sb41:fifo_ram.data_a[15]
data[16] => altsyncram_sb41:fifo_ram.data_a[16]
q[0] <= altsyncram_sb41:fifo_ram.q_b[0]
q[1] <= altsyncram_sb41:fifo_ram.q_b[1]
q[2] <= altsyncram_sb41:fifo_ram.q_b[2]
q[3] <= altsyncram_sb41:fifo_ram.q_b[3]
q[4] <= altsyncram_sb41:fifo_ram.q_b[4]
q[5] <= altsyncram_sb41:fifo_ram.q_b[5]
q[6] <= altsyncram_sb41:fifo_ram.q_b[6]
q[7] <= altsyncram_sb41:fifo_ram.q_b[7]
q[8] <= altsyncram_sb41:fifo_ram.q_b[8]
q[9] <= altsyncram_sb41:fifo_ram.q_b[9]
q[10] <= altsyncram_sb41:fifo_ram.q_b[10]
q[11] <= altsyncram_sb41:fifo_ram.q_b[11]
q[12] <= altsyncram_sb41:fifo_ram.q_b[12]
q[13] <= altsyncram_sb41:fifo_ram.q_b[13]
q[14] <= altsyncram_sb41:fifo_ram.q_b[14]
q[15] <= altsyncram_sb41:fifo_ram.q_b[15]
q[16] <= altsyncram_sb41:fifo_ram.q_b[16]
rdclk => a_graycounter_nn6:rdptr_g1p.clock
rdclk => altsyncram_sb41:fifo_ram.clock1
rdclk => alt_synch_pipe_d9l:rs_dgwp.clock
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_j5c:wrptr_g1p.clock
wrclk => altsyncram_sb41:fifo_ram.clock0
wrclk => alt_synch_pipe_e9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|a_graycounter_nn6:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|a_graycounter_j5c:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|altsyncram_sb41:fifo_ram
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
clocken1 => ram_block11a16.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a16.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a16.PORTAWE


|Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp
clock => dffpipe_uu8:dffpipe12.clock
d[0] => dffpipe_uu8:dffpipe12.d[0]
d[1] => dffpipe_uu8:dffpipe12.d[1]
d[2] => dffpipe_uu8:dffpipe12.d[2]
d[3] => dffpipe_uu8:dffpipe12.d[3]
d[4] => dffpipe_uu8:dffpipe12.d[4]
q[0] <= dffpipe_uu8:dffpipe12.q[0]
q[1] <= dffpipe_uu8:dffpipe12.q[1]
q[2] <= dffpipe_uu8:dffpipe12.q[2]
q[3] <= dffpipe_uu8:dffpipe12.q[3]
q[4] <= dffpipe_uu8:dffpipe12.q[4]


|Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp
clock => dffpipe_vu8:dffpipe15.clock
d[0] => dffpipe_vu8:dffpipe15.d[0]
d[1] => dffpipe_vu8:dffpipe15.d[1]
d[2] => dffpipe_vu8:dffpipe15.d[2]
d[3] => dffpipe_vu8:dffpipe15.d[3]
d[4] => dffpipe_vu8:dffpipe15.d[4]
q[0] <= dffpipe_vu8:dffpipe15.q[0]
q[1] <= dffpipe_vu8:dffpipe15.q[1]
q[2] <= dffpipe_vu8:dffpipe15.q[2]
q[3] <= dffpipe_vu8:dffpipe15.q[3]
q[4] <= dffpipe_vu8:dffpipe15.q[4]


|Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|cmpr_b66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|cmpr_b66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|Next186_SoC|system:sys_inst|DSP32:DSP32_inst|instrmem:Code
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|Next186_SoC|system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component
wren_a => altsyncram_jbr1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_jbr1:auto_generated.rden_b
data_a[0] => altsyncram_jbr1:auto_generated.data_a[0]
data_a[1] => altsyncram_jbr1:auto_generated.data_a[1]
data_a[2] => altsyncram_jbr1:auto_generated.data_a[2]
data_a[3] => altsyncram_jbr1:auto_generated.data_a[3]
data_a[4] => altsyncram_jbr1:auto_generated.data_a[4]
data_a[5] => altsyncram_jbr1:auto_generated.data_a[5]
data_a[6] => altsyncram_jbr1:auto_generated.data_a[6]
data_a[7] => altsyncram_jbr1:auto_generated.data_a[7]
data_a[8] => altsyncram_jbr1:auto_generated.data_a[8]
data_a[9] => altsyncram_jbr1:auto_generated.data_a[9]
data_a[10] => altsyncram_jbr1:auto_generated.data_a[10]
data_a[11] => altsyncram_jbr1:auto_generated.data_a[11]
data_a[12] => altsyncram_jbr1:auto_generated.data_a[12]
data_a[13] => altsyncram_jbr1:auto_generated.data_a[13]
data_a[14] => altsyncram_jbr1:auto_generated.data_a[14]
data_a[15] => altsyncram_jbr1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_jbr1:auto_generated.address_a[0]
address_a[1] => altsyncram_jbr1:auto_generated.address_a[1]
address_a[2] => altsyncram_jbr1:auto_generated.address_a[2]
address_a[3] => altsyncram_jbr1:auto_generated.address_a[3]
address_a[4] => altsyncram_jbr1:auto_generated.address_a[4]
address_a[5] => altsyncram_jbr1:auto_generated.address_a[5]
address_a[6] => altsyncram_jbr1:auto_generated.address_a[6]
address_a[7] => altsyncram_jbr1:auto_generated.address_a[7]
address_a[8] => altsyncram_jbr1:auto_generated.address_a[8]
address_a[9] => altsyncram_jbr1:auto_generated.address_a[9]
address_b[0] => altsyncram_jbr1:auto_generated.address_b[0]
address_b[1] => altsyncram_jbr1:auto_generated.address_b[1]
address_b[2] => altsyncram_jbr1:auto_generated.address_b[2]
address_b[3] => altsyncram_jbr1:auto_generated.address_b[3]
address_b[4] => altsyncram_jbr1:auto_generated.address_b[4]
address_b[5] => altsyncram_jbr1:auto_generated.address_b[5]
address_b[6] => altsyncram_jbr1:auto_generated.address_b[6]
address_b[7] => altsyncram_jbr1:auto_generated.address_b[7]
address_b[8] => altsyncram_jbr1:auto_generated.address_b[8]
address_b[9] => altsyncram_jbr1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jbr1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_jbr1:auto_generated.q_b[0]
q_b[1] <= altsyncram_jbr1:auto_generated.q_b[1]
q_b[2] <= altsyncram_jbr1:auto_generated.q_b[2]
q_b[3] <= altsyncram_jbr1:auto_generated.q_b[3]
q_b[4] <= altsyncram_jbr1:auto_generated.q_b[4]
q_b[5] <= altsyncram_jbr1:auto_generated.q_b[5]
q_b[6] <= altsyncram_jbr1:auto_generated.q_b[6]
q_b[7] <= altsyncram_jbr1:auto_generated.q_b[7]
q_b[8] <= altsyncram_jbr1:auto_generated.q_b[8]
q_b[9] <= altsyncram_jbr1:auto_generated.q_b[9]
q_b[10] <= altsyncram_jbr1:auto_generated.q_b[10]
q_b[11] <= altsyncram_jbr1:auto_generated.q_b[11]
q_b[12] <= altsyncram_jbr1:auto_generated.q_b[12]
q_b[13] <= altsyncram_jbr1:auto_generated.q_b[13]
q_b[14] <= altsyncram_jbr1:auto_generated.q_b[14]
q_b[15] <= altsyncram_jbr1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Next186_SoC|system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component|altsyncram_jbr1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs
clkcpu => clkcpu.IN1
clkdsp => clkdsp.IN1
we => we.IN1
rd => S[0]~reg0.ENA
rd => S[1]~reg0.ENA
rd => S[2]~reg0.ENA
rd => S[3]~reg0.ENA
rd => S[4]~reg0.ENA
rd => S[5]~reg0.ENA
rd => S[6]~reg0.ENA
rd => S[7]~reg0.ENA
rd => S[8]~reg0.ENA
rd => S[9]~reg0.ENA
rd => S[10]~reg0.ENA
rd => S[11]~reg0.ENA
rd => S[12]~reg0.ENA
rd => S[13]~reg0.ENA
rd => S[14]~reg0.ENA
rd => S[15]~reg0.ENA
rd => S[16]~reg0.ENA
rd => S[17]~reg0.ENA
rd => S[18]~reg0.ENA
rd => S[19]~reg0.ENA
rd => S[20]~reg0.ENA
rd => S[21]~reg0.ENA
rd => S[22]~reg0.ENA
rd => S[23]~reg0.ENA
rd => S[24]~reg0.ENA
rd => S[25]~reg0.ENA
rd => S[26]~reg0.ENA
rd => S[27]~reg0.ENA
rd => S[28]~reg0.ENA
rd => S[29]~reg0.ENA
rd => S[30]~reg0.ENA
rd => S[31]~reg0.ENA
rd => D[0]~reg0.ENA
rd => D[1]~reg0.ENA
rd => D[2]~reg0.ENA
rd => D[3]~reg0.ENA
rd => D[4]~reg0.ENA
rd => D[5]~reg0.ENA
rd => D[6]~reg0.ENA
rd => D[7]~reg0.ENA
rd => D[8]~reg0.ENA
rd => D[9]~reg0.ENA
rd => D[10]~reg0.ENA
rd => D[11]~reg0.ENA
rd => D[12]~reg0.ENA
rd => D[13]~reg0.ENA
rd => D[14]~reg0.ENA
rd => D[15]~reg0.ENA
rd => D[16]~reg0.ENA
rd => D[17]~reg0.ENA
rd => D[18]~reg0.ENA
rd => D[19]~reg0.ENA
rd => D[20]~reg0.ENA
rd => D[21]~reg0.ENA
rd => D[22]~reg0.ENA
rd => D[23]~reg0.ENA
rd => D[24]~reg0.ENA
rd => D[25]~reg0.ENA
rd => D[26]~reg0.ENA
rd => D[27]~reg0.ENA
rd => D[28]~reg0.ENA
rd => D[29]~reg0.ENA
rd => D[30]~reg0.ENA
rd => D[31]~reg0.ENA
wa[0] => wa[0].IN1
wa[1] => wa[1].IN1
wa[2] => wa[2].IN1
wa[3] => wa[3].IN1
wa[4] => wa[4].IN1
wa[5] => wa[5].IN1
wa[6] => wa[6].IN1
wa[7] => wa[7].IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
rda[0] => r.RADDR
rda[1] => r.RADDR1
rda[2] => r.RADDR2
rda[3] => r.RADDR3
rda[4] => r.RADDR4
rda[5] => r.RADDR5
rda[6] => r.RADDR6
rda[7] => r.RADDR7
D[0] <= D[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[1] <= D[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[2] <= D[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[3] <= D[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[4] <= D[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[5] <= D[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[6] <= D[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[7] <= D[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[8] <= D[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[9] <= D[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[10] <= D[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[11] <= D[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[12] <= D[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[13] <= D[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[14] <= D[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[15] <= D[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[16] <= D[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[17] <= D[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[18] <= D[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[19] <= D[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[20] <= D[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[21] <= D[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[22] <= D[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[23] <= D[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[24] <= D[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[25] <= D[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[26] <= D[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[27] <= D[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[28] <= D[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[29] <= D[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[30] <= D[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[31] <= D[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsa[0] => r.PORTBRADDR
rsa[1] => r.PORTBRADDR1
rsa[2] => r.PORTBRADDR2
rsa[3] => r.PORTBRADDR3
rsa[4] => r.PORTBRADDR4
rsa[5] => r.PORTBRADDR5
rsa[6] => r.PORTBRADDR6
rsa[7] => r.PORTBRADDR7
S[0] <= S[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= S[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= S[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= S[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= S[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[8] <= S[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[9] <= S[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[10] <= S[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[11] <= S[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[12] <= S[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[13] <= S[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[14] <= S[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[15] <= S[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[16] <= S[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[17] <= S[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[18] <= S[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[19] <= S[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[20] <= S[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[21] <= S[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[22] <= S[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[23] <= S[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[24] <= S[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[25] <= S[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[26] <= S[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[27] <= S[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[28] <= S[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[29] <= S[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[30] <= S[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[31] <= S[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rra[0] => rra[0].IN1
rra[1] => rra[1].IN1
rra[2] => rra[2].IN1
rra[3] => rra[3].IN1
rra[4] => rra[4].IN1
rra[5] => rra[5].IN1
rra[6] => rra[6].IN1
rra[7] => rra[7].IN1
rra[8] => rra[8].IN1
dout[0] <= datamem16:RdRegs.q
dout[1] <= datamem16:RdRegs.q
dout[2] <= datamem16:RdRegs.q
dout[3] <= datamem16:RdRegs.q
dout[4] <= datamem16:RdRegs.q
dout[5] <= datamem16:RdRegs.q
dout[6] <= datamem16:RdRegs.q
dout[7] <= datamem16:RdRegs.q
dout[8] <= datamem16:RdRegs.q
dout[9] <= datamem16:RdRegs.q
dout[10] <= datamem16:RdRegs.q
dout[11] <= datamem16:RdRegs.q
dout[12] <= datamem16:RdRegs.q
dout[13] <= datamem16:RdRegs.q
dout[14] <= datamem16:RdRegs.q
dout[15] <= datamem16:RdRegs.q


|Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component
wren_a => altsyncram_q8k1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_q8k1:auto_generated.data_a[0]
data_a[1] => altsyncram_q8k1:auto_generated.data_a[1]
data_a[2] => altsyncram_q8k1:auto_generated.data_a[2]
data_a[3] => altsyncram_q8k1:auto_generated.data_a[3]
data_a[4] => altsyncram_q8k1:auto_generated.data_a[4]
data_a[5] => altsyncram_q8k1:auto_generated.data_a[5]
data_a[6] => altsyncram_q8k1:auto_generated.data_a[6]
data_a[7] => altsyncram_q8k1:auto_generated.data_a[7]
data_a[8] => altsyncram_q8k1:auto_generated.data_a[8]
data_a[9] => altsyncram_q8k1:auto_generated.data_a[9]
data_a[10] => altsyncram_q8k1:auto_generated.data_a[10]
data_a[11] => altsyncram_q8k1:auto_generated.data_a[11]
data_a[12] => altsyncram_q8k1:auto_generated.data_a[12]
data_a[13] => altsyncram_q8k1:auto_generated.data_a[13]
data_a[14] => altsyncram_q8k1:auto_generated.data_a[14]
data_a[15] => altsyncram_q8k1:auto_generated.data_a[15]
data_a[16] => altsyncram_q8k1:auto_generated.data_a[16]
data_a[17] => altsyncram_q8k1:auto_generated.data_a[17]
data_a[18] => altsyncram_q8k1:auto_generated.data_a[18]
data_a[19] => altsyncram_q8k1:auto_generated.data_a[19]
data_a[20] => altsyncram_q8k1:auto_generated.data_a[20]
data_a[21] => altsyncram_q8k1:auto_generated.data_a[21]
data_a[22] => altsyncram_q8k1:auto_generated.data_a[22]
data_a[23] => altsyncram_q8k1:auto_generated.data_a[23]
data_a[24] => altsyncram_q8k1:auto_generated.data_a[24]
data_a[25] => altsyncram_q8k1:auto_generated.data_a[25]
data_a[26] => altsyncram_q8k1:auto_generated.data_a[26]
data_a[27] => altsyncram_q8k1:auto_generated.data_a[27]
data_a[28] => altsyncram_q8k1:auto_generated.data_a[28]
data_a[29] => altsyncram_q8k1:auto_generated.data_a[29]
data_a[30] => altsyncram_q8k1:auto_generated.data_a[30]
data_a[31] => altsyncram_q8k1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_q8k1:auto_generated.address_a[0]
address_a[1] => altsyncram_q8k1:auto_generated.address_a[1]
address_a[2] => altsyncram_q8k1:auto_generated.address_a[2]
address_a[3] => altsyncram_q8k1:auto_generated.address_a[3]
address_a[4] => altsyncram_q8k1:auto_generated.address_a[4]
address_a[5] => altsyncram_q8k1:auto_generated.address_a[5]
address_a[6] => altsyncram_q8k1:auto_generated.address_a[6]
address_a[7] => altsyncram_q8k1:auto_generated.address_a[7]
address_b[0] => altsyncram_q8k1:auto_generated.address_b[0]
address_b[1] => altsyncram_q8k1:auto_generated.address_b[1]
address_b[2] => altsyncram_q8k1:auto_generated.address_b[2]
address_b[3] => altsyncram_q8k1:auto_generated.address_b[3]
address_b[4] => altsyncram_q8k1:auto_generated.address_b[4]
address_b[5] => altsyncram_q8k1:auto_generated.address_b[5]
address_b[6] => altsyncram_q8k1:auto_generated.address_b[6]
address_b[7] => altsyncram_q8k1:auto_generated.address_b[7]
address_b[8] => altsyncram_q8k1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_q8k1:auto_generated.clock0
clock1 => altsyncram_q8k1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_q8k1:auto_generated.q_b[0]
q_b[1] <= altsyncram_q8k1:auto_generated.q_b[1]
q_b[2] <= altsyncram_q8k1:auto_generated.q_b[2]
q_b[3] <= altsyncram_q8k1:auto_generated.q_b[3]
q_b[4] <= altsyncram_q8k1:auto_generated.q_b[4]
q_b[5] <= altsyncram_q8k1:auto_generated.q_b[5]
q_b[6] <= altsyncram_q8k1:auto_generated.q_b[6]
q_b[7] <= altsyncram_q8k1:auto_generated.q_b[7]
q_b[8] <= altsyncram_q8k1:auto_generated.q_b[8]
q_b[9] <= altsyncram_q8k1:auto_generated.q_b[9]
q_b[10] <= altsyncram_q8k1:auto_generated.q_b[10]
q_b[11] <= altsyncram_q8k1:auto_generated.q_b[11]
q_b[12] <= altsyncram_q8k1:auto_generated.q_b[12]
q_b[13] <= altsyncram_q8k1:auto_generated.q_b[13]
q_b[14] <= altsyncram_q8k1:auto_generated.q_b[14]
q_b[15] <= altsyncram_q8k1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component|altsyncram_q8k1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a0.PORTADATAIN1
data_a[17] => ram_block1a1.PORTADATAIN1
data_a[18] => ram_block1a2.PORTADATAIN1
data_a[19] => ram_block1a3.PORTADATAIN1
data_a[20] => ram_block1a4.PORTADATAIN1
data_a[21] => ram_block1a5.PORTADATAIN1
data_a[22] => ram_block1a6.PORTADATAIN1
data_a[23] => ram_block1a7.PORTADATAIN1
data_a[24] => ram_block1a8.PORTADATAIN1
data_a[25] => ram_block1a9.PORTADATAIN1
data_a[26] => ram_block1a10.PORTADATAIN1
data_a[27] => ram_block1a11.PORTADATAIN1
data_a[28] => ram_block1a12.PORTADATAIN1
data_a[29] => ram_block1a13.PORTADATAIN1
data_a[30] => ram_block1a14.PORTADATAIN1
data_a[31] => ram_block1a15.PORTADATAIN1
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|Next186_SoC|system:sys_inst|UART_8250:UART
CLK_18432000 => CLK_18432000.IN2
RS232_DCE_RXD => rs232_phy:rs232_phy_inst.RS232_DCE_RXD
RS232_DCE_TXD <= rs232_phy:rs232_phy_inst.RS232_DCE_TXD
clk => clk.IN2
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
dout[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
cs => comb.IN0
cs => always2.IN0
cs => always2.IN0
cs => IIR.OUTPUTSELECT
wr => comb.IN1
wr => always2.IN1
wr => always2.IN1
wr => always2.IN1
wr => always2.IN1
wr => always2.IN1
addr[0] => Mux0.IN9
addr[0] => Mux1.IN9
addr[0] => Mux2.IN10
addr[0] => Mux3.IN10
addr[0] => Mux4.IN10
addr[0] => Mux5.IN9
addr[0] => Mux6.IN8
addr[0] => Mux7.IN8
addr[0] => Decoder0.IN2
addr[0] => Equal1.IN2
addr[0] => Equal4.IN2
addr[0] => Equal7.IN2
addr[1] => Mux0.IN8
addr[1] => Mux1.IN8
addr[1] => Mux2.IN9
addr[1] => Mux3.IN9
addr[1] => Mux4.IN9
addr[1] => Mux5.IN8
addr[1] => Mux6.IN7
addr[1] => Mux7.IN7
addr[1] => Decoder0.IN1
addr[1] => Equal1.IN1
addr[1] => Equal4.IN1
addr[1] => Equal7.IN0
addr[2] => Mux0.IN7
addr[2] => Mux1.IN7
addr[2] => Mux2.IN8
addr[2] => Mux3.IN8
addr[2] => Mux4.IN8
addr[2] => Mux5.IN7
addr[2] => Mux6.IN6
addr[2] => Mux7.IN6
addr[2] => Decoder0.IN0
addr[2] => Equal1.IN0
addr[2] => Equal4.IN0
addr[2] => Equal7.IN1
BRShift[0] => ShiftRight0.IN6
BRShift[1] => ShiftRight0.IN5
INT <= IIR[0].DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst
CLK_18432000 => wdata_rdy~reg0.CLK
CLK_18432000 => wdata1[0].CLK
CLK_18432000 => wdata1[1].CLK
CLK_18432000 => wdata1[2].CLK
CLK_18432000 => wdata1[3].CLK
CLK_18432000 => wdata1[4].CLK
CLK_18432000 => wdata1[5].CLK
CLK_18432000 => wdata1[6].CLK
CLK_18432000 => wdata1[7].CLK
CLK_18432000 => sending.CLK
CLK_18432000 => WSTATE[0].CLK
CLK_18432000 => WSTATE[1].CLK
CLK_18432000 => WSTATE[2].CLK
CLK_18432000 => WSTATE[3].CLK
CLK_18432000 => WSTATE[4].CLK
CLK_18432000 => WSTATE[5].CLK
CLK_18432000 => WSTATE[6].CLK
CLK_18432000 => rdata1[0].CLK
CLK_18432000 => rdata1[1].CLK
CLK_18432000 => rdata1[2].CLK
CLK_18432000 => rdata1[3].CLK
CLK_18432000 => rdata1[4].CLK
CLK_18432000 => rdata1[5].CLK
CLK_18432000 => rdata1[6].CLK
CLK_18432000 => rdata_rdy~reg0.CLK
CLK_18432000 => rdata_ovr~reg0.CLK
CLK_18432000 => rdata[0]~reg0.CLK
CLK_18432000 => rdata[1]~reg0.CLK
CLK_18432000 => rdata[2]~reg0.CLK
CLK_18432000 => rdata[3]~reg0.CLK
CLK_18432000 => rdata[4]~reg0.CLK
CLK_18432000 => rdata[5]~reg0.CLK
CLK_18432000 => rdata[6]~reg0.CLK
CLK_18432000 => rdata[7]~reg0.CLK
CLK_18432000 => sample[0].CLK
CLK_18432000 => sample[1].CLK
CLK_18432000 => sample[2].CLK
CLK_18432000 => sample[3].CLK
CLK_18432000 => sample[4].CLK
CLK_18432000 => sample[5].CLK
CLK_18432000 => sample[6].CLK
CLK_18432000 => sRS232_DCE_RXD.CLK
CLK_18432000 => swr.CLK
CLK_18432000 => RS232_DCE_TXD~reg0.CLK
CLK_18432000 => cnt[0].CLK
CLK_18432000 => cnt[1].CLK
CLK_18432000 => cnt[2].CLK
CLK_18432000 => cnt[3].CLK
CLK_18432000 => cnt[4].CLK
CLK_18432000 => cnt[5].CLK
CLK_18432000 => cnt[6].CLK
CLK_18432000 => cnt[7].CLK
CLK_18432000 => cnt[8].CLK
CLK_18432000 => cnt[9].CLK
CLK_18432000 => cnt[10].CLK
CLK_18432000 => cnt[11].CLK
CLK_18432000 => cnt[12].CLK
CLK_18432000 => cnt[13].CLK
CLK_18432000 => cnt[14].CLK
CLK_18432000 => cnt[15].CLK
CLK_18432000 => STATE~4.DATAIN
RS232_DCE_RXD => sRS232_DCE_RXD.DATAIN
RS232_DCE_TXD <= RS232_DCE_TXD~reg0.DB_MAX_OUTPUT_PORT_TYPE
div[0] => Equal0.IN15
div[1] => Equal0.IN14
div[2] => Equal0.IN13
div[3] => Equal0.IN12
div[4] => Equal0.IN11
div[5] => Equal0.IN10
div[6] => Equal0.IN9
div[7] => Equal0.IN8
div[8] => Equal0.IN7
div[9] => Equal0.IN6
div[10] => Equal0.IN5
div[11] => Equal0.IN4
div[12] => Equal0.IN3
div[13] => Equal0.IN2
div[14] => Equal0.IN1
div[15] => Equal0.IN0
rdata[0] <= rdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[1] <= rdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[2] <= rdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[3] <= rdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[4] <= rdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[5] <= rdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[6] <= rdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[7] <= rdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_rdy <= rdata_rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_ovr <= rdata_ovr~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata_rdy <= wdata_rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd => always0.IN1
wr => swr.DATAIN
wdata[0] => wdata1.DATAB
wdata[1] => wdata1.DATAB
wdata[2] => wdata1.DATAB
wdata[3] => wdata1.DATAB
wdata[4] => wdata1.DATAB
wdata[5] => wdata1.DATAB
wdata[6] => wdata1.DATAB
wdata[7] => wdata1.DATAB


|Next186_SoC|system:sys_inst|UART_8250:UART|q1:rs232_wr
wr_clk => dout[0]~reg0.CLK
wr_clk => dout[1]~reg0.CLK
wr_clk => dout[2]~reg0.CLK
wr_clk => dout[3]~reg0.CLK
wr_clk => dout[4]~reg0.CLK
wr_clk => dout[5]~reg0.CLK
wr_clk => dout[6]~reg0.CLK
wr_clk => dout[7]~reg0.CLK
wr_clk => stw[0].CLK
wr_clk => stw[1].CLK
wr_clk => wstr~1.DATAIN
wr_en => stw.OUTPUTSELECT
wr_en => stw.OUTPUTSELECT
wr_en => dout.OUTPUTSELECT
wr_en => dout.OUTPUTSELECT
wr_en => dout.OUTPUTSELECT
wr_en => dout.OUTPUTSELECT
wr_en => dout.OUTPUTSELECT
wr_en => dout.OUTPUTSELECT
wr_en => dout.OUTPUTSELECT
wr_en => dout.OUTPUTSELECT
din[0] => dout.DATAB
din[1] => dout.DATAB
din[2] => dout.DATAB
din[3] => dout.DATAB
din[4] => dout.DATAB
din[5] => dout.DATAB
din[6] => dout.DATAB
din[7] => dout.DATAB
full <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
rd_clk => rstw[0].CLK
rd_clk => rstw[1].CLK
rd_clk => str~3.DATAIN
rd_en => str.OUTPUTSELECT
rd_en => str.OUTPUTSELECT
rd_en => str.OUTPUTSELECT
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component
data[0] => dcfifo_emf1:auto_generated.data[0]
data[1] => dcfifo_emf1:auto_generated.data[1]
data[2] => dcfifo_emf1:auto_generated.data[2]
data[3] => dcfifo_emf1:auto_generated.data[3]
data[4] => dcfifo_emf1:auto_generated.data[4]
data[5] => dcfifo_emf1:auto_generated.data[5]
data[6] => dcfifo_emf1:auto_generated.data[6]
data[7] => dcfifo_emf1:auto_generated.data[7]
q[0] <= dcfifo_emf1:auto_generated.q[0]
q[1] <= dcfifo_emf1:auto_generated.q[1]
q[2] <= dcfifo_emf1:auto_generated.q[2]
q[3] <= dcfifo_emf1:auto_generated.q[3]
q[4] <= dcfifo_emf1:auto_generated.q[4]
q[5] <= dcfifo_emf1:auto_generated.q[5]
q[6] <= dcfifo_emf1:auto_generated.q[6]
q[7] <= dcfifo_emf1:auto_generated.q[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_emf1:auto_generated.rdclk
rdreq => dcfifo_emf1:auto_generated.rdreq
wrclk => dcfifo_emf1:auto_generated.wrclk
wrreq => dcfifo_emf1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_emf1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_emf1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>


|Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated
data[0] => altsyncram_mb41:fifo_ram.data_a[0]
data[1] => altsyncram_mb41:fifo_ram.data_a[1]
data[2] => altsyncram_mb41:fifo_ram.data_a[2]
data[3] => altsyncram_mb41:fifo_ram.data_a[3]
data[4] => altsyncram_mb41:fifo_ram.data_a[4]
data[5] => altsyncram_mb41:fifo_ram.data_a[5]
data[6] => altsyncram_mb41:fifo_ram.data_a[6]
data[7] => altsyncram_mb41:fifo_ram.data_a[7]
q[0] <= altsyncram_mb41:fifo_ram.q_b[0]
q[1] <= altsyncram_mb41:fifo_ram.q_b[1]
q[2] <= altsyncram_mb41:fifo_ram.q_b[2]
q[3] <= altsyncram_mb41:fifo_ram.q_b[3]
q[4] <= altsyncram_mb41:fifo_ram.q_b[4]
q[5] <= altsyncram_mb41:fifo_ram.q_b[5]
q[6] <= altsyncram_mb41:fifo_ram.q_b[6]
q[7] <= altsyncram_mb41:fifo_ram.q_b[7]
rdclk => a_graycounter_4p6:rdptr_g1p.clock
rdclk => altsyncram_mb41:fifo_ram.clock1
rdclk => alt_synch_pipe_qal:rs_dgwp.clock
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_07c:wrptr_g1p.clock
wrclk => altsyncram_mb41:fifo_ram.clock0
wrclk => alt_synch_pipe_ral:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|a_graycounter_4p6:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|a_graycounter_07c:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|altsyncram_mb41:fifo_ram
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0


|Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp
clock => dffpipe_b09:dffpipe12.clock
d[0] => dffpipe_b09:dffpipe12.d[0]
d[1] => dffpipe_b09:dffpipe12.d[1]
d[2] => dffpipe_b09:dffpipe12.d[2]
d[3] => dffpipe_b09:dffpipe12.d[3]
d[4] => dffpipe_b09:dffpipe12.d[4]
d[5] => dffpipe_b09:dffpipe12.d[5]
d[6] => dffpipe_b09:dffpipe12.d[6]
d[7] => dffpipe_b09:dffpipe12.d[7]
d[8] => dffpipe_b09:dffpipe12.d[8]
d[9] => dffpipe_b09:dffpipe12.d[9]
d[10] => dffpipe_b09:dffpipe12.d[10]
q[0] <= dffpipe_b09:dffpipe12.q[0]
q[1] <= dffpipe_b09:dffpipe12.q[1]
q[2] <= dffpipe_b09:dffpipe12.q[2]
q[3] <= dffpipe_b09:dffpipe12.q[3]
q[4] <= dffpipe_b09:dffpipe12.q[4]
q[5] <= dffpipe_b09:dffpipe12.q[5]
q[6] <= dffpipe_b09:dffpipe12.q[6]
q[7] <= dffpipe_b09:dffpipe12.q[7]
q[8] <= dffpipe_b09:dffpipe12.q[8]
q[9] <= dffpipe_b09:dffpipe12.q[9]
q[10] <= dffpipe_b09:dffpipe12.q[10]


|Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp
clock => dffpipe_f09:dffpipe15.clock
d[0] => dffpipe_f09:dffpipe15.d[0]
d[1] => dffpipe_f09:dffpipe15.d[1]
d[2] => dffpipe_f09:dffpipe15.d[2]
d[3] => dffpipe_f09:dffpipe15.d[3]
d[4] => dffpipe_f09:dffpipe15.d[4]
d[5] => dffpipe_f09:dffpipe15.d[5]
d[6] => dffpipe_f09:dffpipe15.d[6]
d[7] => dffpipe_f09:dffpipe15.d[7]
d[8] => dffpipe_f09:dffpipe15.d[8]
d[9] => dffpipe_f09:dffpipe15.d[9]
d[10] => dffpipe_f09:dffpipe15.d[10]
q[0] <= dffpipe_f09:dffpipe15.q[0]
q[1] <= dffpipe_f09:dffpipe15.q[1]
q[2] <= dffpipe_f09:dffpipe15.q[2]
q[3] <= dffpipe_f09:dffpipe15.q[3]
q[4] <= dffpipe_f09:dffpipe15.q[4]
q[5] <= dffpipe_f09:dffpipe15.q[5]
q[6] <= dffpipe_f09:dffpipe15.q[6]
q[7] <= dffpipe_f09:dffpipe15.q[7]
q[8] <= dffpipe_f09:dffpipe15.q[8]
q[9] <= dffpipe_f09:dffpipe15.q[9]
q[10] <= dffpipe_f09:dffpipe15.q[10]


|Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe17a[10].DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|cmpr_o76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|cmpr_o76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|Next186_SoC|system:sys_inst|opl3:opl3_inst
clk => clk.IN4
cpu_clk => cpu_clk.IN1
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
dout[0] <= <GND>
dout[1] <= <GND>
dout[2] <= <GND>
dout[3] <= <GND>
dout[4] <= <GND>
dout[5] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout.DB_MAX_OUTPUT_PORT_TYPE
ce => comb.IN0
ce => always1.IN0
ce => status.OUTPUTSELECT
ce => status.OUTPUTSELECT
ce => tmr_cnt.OUTPUTSELECT
ce => tmr_cnt.OUTPUTSELECT
ce => tmr_cnt.OUTPUTSELECT
ce => tmr_cnt.OUTPUTSELECT
ce => tmr_cnt.OUTPUTSELECT
ce => tmr_cnt.OUTPUTSELECT
ce => tmr_cnt.OUTPUTSELECT
ce => tmr_cnt.OUTPUTSELECT
ce => tmr_addr.ENA
wr => comb.IN1
wr => status.OUTPUTSELECT
wr => status.OUTPUTSELECT
wr => tmr_cnt.OUTPUTSELECT
wr => tmr_cnt.OUTPUTSELECT
wr => tmr_cnt.OUTPUTSELECT
wr => tmr_cnt.OUTPUTSELECT
wr => tmr_cnt.OUTPUTSELECT
wr => tmr_cnt.OUTPUTSELECT
wr => tmr_cnt.OUTPUTSELECT
wr => tmr_cnt.OUTPUTSELECT
wr => tmr_addr.OUTPUTSELECT
wr => always1.IN1
left[0] <= opl3seq:opl3seq_inst.A
left[1] <= opl3seq:opl3seq_inst.A
left[2] <= opl3seq:opl3seq_inst.A
left[3] <= opl3seq:opl3seq_inst.A
left[4] <= opl3seq:opl3seq_inst.A
left[5] <= opl3seq:opl3seq_inst.A
left[6] <= opl3seq:opl3seq_inst.A
left[7] <= opl3seq:opl3seq_inst.A
left[8] <= opl3seq:opl3seq_inst.A
left[9] <= opl3seq:opl3seq_inst.A
left[10] <= opl3seq:opl3seq_inst.A
left[11] <= opl3seq:opl3seq_inst.A
left[12] <= opl3seq:opl3seq_inst.A
left[13] <= opl3seq:opl3seq_inst.A
left[14] <= opl3seq:opl3seq_inst.A
left[15] <= opl3seq:opl3seq_inst.A
right[0] <= opl3seq:opl3seq_inst.B
right[1] <= opl3seq:opl3seq_inst.B
right[2] <= opl3seq:opl3seq_inst.B
right[3] <= opl3seq:opl3seq_inst.B
right[4] <= opl3seq:opl3seq_inst.B
right[5] <= opl3seq:opl3seq_inst.B
right[6] <= opl3seq:opl3seq_inst.B
right[7] <= opl3seq:opl3seq_inst.B
right[8] <= opl3seq:opl3seq_inst.B
right[9] <= opl3seq:opl3seq_inst.B
right[10] <= opl3seq:opl3seq_inst.B
right[11] <= opl3seq:opl3seq_inst.B
right[12] <= opl3seq:opl3seq_inst.B
right[13] <= opl3seq:opl3seq_inst.B
right[14] <= opl3seq:opl3seq_inst.B
right[15] <= opl3seq:opl3seq_inst.B
stb44100 => read[0].DATAIN
reset => reset.IN1


|Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_a[12] => address_a[12].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b


|Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component
wren_a => altsyncram_9am2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_9am2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_9am2:auto_generated.data_a[0]
data_a[1] => altsyncram_9am2:auto_generated.data_a[1]
data_a[2] => altsyncram_9am2:auto_generated.data_a[2]
data_a[3] => altsyncram_9am2:auto_generated.data_a[3]
data_a[4] => altsyncram_9am2:auto_generated.data_a[4]
data_a[5] => altsyncram_9am2:auto_generated.data_a[5]
data_a[6] => altsyncram_9am2:auto_generated.data_a[6]
data_a[7] => altsyncram_9am2:auto_generated.data_a[7]
data_b[0] => altsyncram_9am2:auto_generated.data_b[0]
data_b[1] => altsyncram_9am2:auto_generated.data_b[1]
data_b[2] => altsyncram_9am2:auto_generated.data_b[2]
data_b[3] => altsyncram_9am2:auto_generated.data_b[3]
data_b[4] => altsyncram_9am2:auto_generated.data_b[4]
data_b[5] => altsyncram_9am2:auto_generated.data_b[5]
data_b[6] => altsyncram_9am2:auto_generated.data_b[6]
data_b[7] => altsyncram_9am2:auto_generated.data_b[7]
data_b[8] => altsyncram_9am2:auto_generated.data_b[8]
data_b[9] => altsyncram_9am2:auto_generated.data_b[9]
data_b[10] => altsyncram_9am2:auto_generated.data_b[10]
data_b[11] => altsyncram_9am2:auto_generated.data_b[11]
data_b[12] => altsyncram_9am2:auto_generated.data_b[12]
data_b[13] => altsyncram_9am2:auto_generated.data_b[13]
data_b[14] => altsyncram_9am2:auto_generated.data_b[14]
data_b[15] => altsyncram_9am2:auto_generated.data_b[15]
address_a[0] => altsyncram_9am2:auto_generated.address_a[0]
address_a[1] => altsyncram_9am2:auto_generated.address_a[1]
address_a[2] => altsyncram_9am2:auto_generated.address_a[2]
address_a[3] => altsyncram_9am2:auto_generated.address_a[3]
address_a[4] => altsyncram_9am2:auto_generated.address_a[4]
address_a[5] => altsyncram_9am2:auto_generated.address_a[5]
address_a[6] => altsyncram_9am2:auto_generated.address_a[6]
address_a[7] => altsyncram_9am2:auto_generated.address_a[7]
address_a[8] => altsyncram_9am2:auto_generated.address_a[8]
address_a[9] => altsyncram_9am2:auto_generated.address_a[9]
address_a[10] => altsyncram_9am2:auto_generated.address_a[10]
address_a[11] => altsyncram_9am2:auto_generated.address_a[11]
address_a[12] => altsyncram_9am2:auto_generated.address_a[12]
address_b[0] => altsyncram_9am2:auto_generated.address_b[0]
address_b[1] => altsyncram_9am2:auto_generated.address_b[1]
address_b[2] => altsyncram_9am2:auto_generated.address_b[2]
address_b[3] => altsyncram_9am2:auto_generated.address_b[3]
address_b[4] => altsyncram_9am2:auto_generated.address_b[4]
address_b[5] => altsyncram_9am2:auto_generated.address_b[5]
address_b[6] => altsyncram_9am2:auto_generated.address_b[6]
address_b[7] => altsyncram_9am2:auto_generated.address_b[7]
address_b[8] => altsyncram_9am2:auto_generated.address_b[8]
address_b[9] => altsyncram_9am2:auto_generated.address_b[9]
address_b[10] => altsyncram_9am2:auto_generated.address_b[10]
address_b[11] => altsyncram_9am2:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9am2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9am2:auto_generated.q_a[0]
q_a[1] <= altsyncram_9am2:auto_generated.q_a[1]
q_a[2] <= altsyncram_9am2:auto_generated.q_a[2]
q_a[3] <= altsyncram_9am2:auto_generated.q_a[3]
q_a[4] <= altsyncram_9am2:auto_generated.q_a[4]
q_a[5] <= altsyncram_9am2:auto_generated.q_a[5]
q_a[6] <= altsyncram_9am2:auto_generated.q_a[6]
q_a[7] <= altsyncram_9am2:auto_generated.q_a[7]
q_b[0] <= altsyncram_9am2:auto_generated.q_b[0]
q_b[1] <= altsyncram_9am2:auto_generated.q_b[1]
q_b[2] <= altsyncram_9am2:auto_generated.q_b[2]
q_b[3] <= altsyncram_9am2:auto_generated.q_b[3]
q_b[4] <= altsyncram_9am2:auto_generated.q_b[4]
q_b[5] <= altsyncram_9am2:auto_generated.q_b[5]
q_b[6] <= altsyncram_9am2:auto_generated.q_b[6]
q_b[7] <= altsyncram_9am2:auto_generated.q_b[7]
q_b[8] <= altsyncram_9am2:auto_generated.q_b[8]
q_b[9] <= altsyncram_9am2:auto_generated.q_b[9]
q_b[10] <= altsyncram_9am2:auto_generated.q_b[10]
q_b[11] <= altsyncram_9am2:auto_generated.q_b[11]
q_b[12] <= altsyncram_9am2:auto_generated.q_b[12]
q_b[13] <= altsyncram_9am2:auto_generated.q_b[13]
q_b[14] <= altsyncram_9am2:auto_generated.q_b[14]
q_b[15] <= altsyncram_9am2:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component|altsyncram_9am2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a0.PORTBDATAIN1
data_b[9] => ram_block1a1.PORTBDATAIN1
data_b[10] => ram_block1a2.PORTBDATAIN1
data_b[11] => ram_block1a3.PORTBDATAIN1
data_b[12] => ram_block1a4.PORTBDATAIN1
data_b[13] => ram_block1a5.PORTBDATAIN1
data_b[14] => ram_block1a6.PORTBDATAIN1
data_b[15] => ram_block1a7.PORTBDATAIN1
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a0.PORTBDATAOUT1
q_b[9] <= ram_block1a1.PORTBDATAOUT1
q_b[10] <= ram_block1a2.PORTBDATAOUT1
q_b[11] <= ram_block1a3.PORTBDATAOUT1
q_b[12] <= ram_block1a4.PORTBDATAOUT1
q_b[13] <= ram_block1a5.PORTBDATAOUT1
q_b[14] <= ram_block1a6.PORTBDATAOUT1
q_b[15] <= ram_block1a7.PORTBDATAOUT1
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE


|Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty


|Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component
data[0] => dcfifo_60f1:auto_generated.data[0]
data[1] => dcfifo_60f1:auto_generated.data[1]
data[2] => dcfifo_60f1:auto_generated.data[2]
data[3] => dcfifo_60f1:auto_generated.data[3]
data[4] => dcfifo_60f1:auto_generated.data[4]
data[5] => dcfifo_60f1:auto_generated.data[5]
data[6] => dcfifo_60f1:auto_generated.data[6]
data[7] => dcfifo_60f1:auto_generated.data[7]
data[8] => dcfifo_60f1:auto_generated.data[8]
data[9] => dcfifo_60f1:auto_generated.data[9]
q[0] <= dcfifo_60f1:auto_generated.q[0]
q[1] <= dcfifo_60f1:auto_generated.q[1]
q[2] <= dcfifo_60f1:auto_generated.q[2]
q[3] <= dcfifo_60f1:auto_generated.q[3]
q[4] <= dcfifo_60f1:auto_generated.q[4]
q[5] <= dcfifo_60f1:auto_generated.q[5]
q[6] <= dcfifo_60f1:auto_generated.q[6]
q[7] <= dcfifo_60f1:auto_generated.q[7]
q[8] <= dcfifo_60f1:auto_generated.q[8]
q[9] <= dcfifo_60f1:auto_generated.q[9]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_60f1:auto_generated.rdclk
rdreq => dcfifo_60f1:auto_generated.rdreq
wrclk => dcfifo_60f1:auto_generated.wrclk
wrreq => dcfifo_60f1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_60f1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>


|Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated
data[0] => altsyncram_v621:fifo_ram.data_a[0]
data[1] => altsyncram_v621:fifo_ram.data_a[1]
data[2] => altsyncram_v621:fifo_ram.data_a[2]
data[3] => altsyncram_v621:fifo_ram.data_a[3]
data[4] => altsyncram_v621:fifo_ram.data_a[4]
data[5] => altsyncram_v621:fifo_ram.data_a[5]
data[6] => altsyncram_v621:fifo_ram.data_a[6]
data[7] => altsyncram_v621:fifo_ram.data_a[7]
data[8] => altsyncram_v621:fifo_ram.data_a[8]
data[9] => altsyncram_v621:fifo_ram.data_a[9]
q[0] <= altsyncram_v621:fifo_ram.q_b[0]
q[1] <= altsyncram_v621:fifo_ram.q_b[1]
q[2] <= altsyncram_v621:fifo_ram.q_b[2]
q[3] <= altsyncram_v621:fifo_ram.q_b[3]
q[4] <= altsyncram_v621:fifo_ram.q_b[4]
q[5] <= altsyncram_v621:fifo_ram.q_b[5]
q[6] <= altsyncram_v621:fifo_ram.q_b[6]
q[7] <= altsyncram_v621:fifo_ram.q_b[7]
q[8] <= altsyncram_v621:fifo_ram.q_b[8]
q[9] <= altsyncram_v621:fifo_ram.q_b[9]
rdclk => a_graycounter_4p6:rdptr_g1p.clock
rdclk => altsyncram_v621:fifo_ram.clock1
rdclk => alt_synch_pipe_ual:rs_dgwp.clock
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_07c:wrptr_g1p.clock
wrclk => altsyncram_v621:fifo_ram.clock0
wrclk => alt_synch_pipe_val:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|a_graycounter_4p6:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|a_graycounter_07c:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|altsyncram_v621:fifo_ram
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[8] => ram_block5a0.PORTAADDR8
address_a[8] => ram_block5a1.PORTAADDR8
address_a[8] => ram_block5a2.PORTAADDR8
address_a[8] => ram_block5a3.PORTAADDR8
address_a[8] => ram_block5a4.PORTAADDR8
address_a[8] => ram_block5a5.PORTAADDR8
address_a[8] => ram_block5a6.PORTAADDR8
address_a[8] => ram_block5a7.PORTAADDR8
address_a[8] => ram_block5a8.PORTAADDR8
address_a[8] => ram_block5a9.PORTAADDR8
address_a[9] => ram_block5a0.PORTAADDR9
address_a[9] => ram_block5a1.PORTAADDR9
address_a[9] => ram_block5a2.PORTAADDR9
address_a[9] => ram_block5a3.PORTAADDR9
address_a[9] => ram_block5a4.PORTAADDR9
address_a[9] => ram_block5a5.PORTAADDR9
address_a[9] => ram_block5a6.PORTAADDR9
address_a[9] => ram_block5a7.PORTAADDR9
address_a[9] => ram_block5a8.PORTAADDR9
address_a[9] => ram_block5a9.PORTAADDR9
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[8] => ram_block5a0.PORTBADDR8
address_b[8] => ram_block5a1.PORTBADDR8
address_b[8] => ram_block5a2.PORTBADDR8
address_b[8] => ram_block5a3.PORTBADDR8
address_b[8] => ram_block5a4.PORTBADDR8
address_b[8] => ram_block5a5.PORTBADDR8
address_b[8] => ram_block5a6.PORTBADDR8
address_b[8] => ram_block5a7.PORTBADDR8
address_b[8] => ram_block5a8.PORTBADDR8
address_b[8] => ram_block5a9.PORTBADDR8
address_b[9] => ram_block5a0.PORTBADDR9
address_b[9] => ram_block5a1.PORTBADDR9
address_b[9] => ram_block5a2.PORTBADDR9
address_b[9] => ram_block5a3.PORTBADDR9
address_b[9] => ram_block5a4.PORTBADDR9
address_b[9] => ram_block5a5.PORTBADDR9
address_b[9] => ram_block5a6.PORTBADDR9
address_b[9] => ram_block5a7.PORTBADDR9
address_b[9] => ram_block5a8.PORTBADDR9
address_b[9] => ram_block5a9.PORTBADDR9
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
addressstall_b => ram_block5a8.PORTBADDRSTALL
addressstall_b => ram_block5a9.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a8.ENA0
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a9.ENA0


|Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_ual:rs_dgwp
clock => dffpipe_g09:dffpipe6.clock
d[0] => dffpipe_g09:dffpipe6.d[0]
d[1] => dffpipe_g09:dffpipe6.d[1]
d[2] => dffpipe_g09:dffpipe6.d[2]
d[3] => dffpipe_g09:dffpipe6.d[3]
d[4] => dffpipe_g09:dffpipe6.d[4]
d[5] => dffpipe_g09:dffpipe6.d[5]
d[6] => dffpipe_g09:dffpipe6.d[6]
d[7] => dffpipe_g09:dffpipe6.d[7]
d[8] => dffpipe_g09:dffpipe6.d[8]
d[9] => dffpipe_g09:dffpipe6.d[9]
d[10] => dffpipe_g09:dffpipe6.d[10]
q[0] <= dffpipe_g09:dffpipe6.q[0]
q[1] <= dffpipe_g09:dffpipe6.q[1]
q[2] <= dffpipe_g09:dffpipe6.q[2]
q[3] <= dffpipe_g09:dffpipe6.q[3]
q[4] <= dffpipe_g09:dffpipe6.q[4]
q[5] <= dffpipe_g09:dffpipe6.q[5]
q[6] <= dffpipe_g09:dffpipe6.q[6]
q[7] <= dffpipe_g09:dffpipe6.q[7]
q[8] <= dffpipe_g09:dffpipe6.q[8]
q[9] <= dffpipe_g09:dffpipe6.q[9]
q[10] <= dffpipe_g09:dffpipe6.q[10]


|Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe6
clock => dffe7a[10].CLK
clock => dffe7a[9].CLK
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[10].CLK
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
d[7] => dffe7a[7].IN0
d[8] => dffe7a[8].IN0
d[9] => dffe7a[9].IN0
d[10] => dffe7a[10].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_val:ws_dgrp
clock => dffpipe_h09:dffpipe9.clock
d[0] => dffpipe_h09:dffpipe9.d[0]
d[1] => dffpipe_h09:dffpipe9.d[1]
d[2] => dffpipe_h09:dffpipe9.d[2]
d[3] => dffpipe_h09:dffpipe9.d[3]
d[4] => dffpipe_h09:dffpipe9.d[4]
d[5] => dffpipe_h09:dffpipe9.d[5]
d[6] => dffpipe_h09:dffpipe9.d[6]
d[7] => dffpipe_h09:dffpipe9.d[7]
d[8] => dffpipe_h09:dffpipe9.d[8]
d[9] => dffpipe_h09:dffpipe9.d[9]
d[10] => dffpipe_h09:dffpipe9.d[10]
q[0] <= dffpipe_h09:dffpipe9.q[0]
q[1] <= dffpipe_h09:dffpipe9.q[1]
q[2] <= dffpipe_h09:dffpipe9.q[2]
q[3] <= dffpipe_h09:dffpipe9.q[3]
q[4] <= dffpipe_h09:dffpipe9.q[4]
q[5] <= dffpipe_h09:dffpipe9.q[5]
q[6] <= dffpipe_h09:dffpipe9.q[6]
q[7] <= dffpipe_h09:dffpipe9.q[7]
q[8] <= dffpipe_h09:dffpipe9.q[8]
q[9] <= dffpipe_h09:dffpipe9.q[9]
q[10] <= dffpipe_h09:dffpipe9.q[10]


|Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe9
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[10].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
d[10] => dffe10a[10].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe11a[10].DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|cmpr_o76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|cmpr_o76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst
clk => clk.IN1
rd => Selector51.IN10
rd => Selector49.IN9
A[0] <= A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[9] <= A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[10] <= A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[11] <= A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[12] <= A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[13] <= A[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[14] <= A[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[15] <= A[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[4] <= B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[5] <= B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[6] <= B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[7] <= B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[8] <= B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[9] <= B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[10] <= B[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[11] <= B[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[12] <= B[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[13] <= B[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[14] <= B[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[15] <= B[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
ram_wr <= Selector71.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[0] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[1] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[2] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[3] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[4] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[5] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[11] <= <VCC>
ram_rdata[0] => ShiftRight0.IN3
ram_rdata[0] => WideOr0.IN0
ram_rdata[0] => ShiftRight1.IN4
ram_rdata[0] => Add3.IN20
ram_rdata[0] => Add4.IN15
ram_rdata[0] => Add9.IN19
ram_rdata[0] => Add12.IN10
ram_rdata[0] => always0.IN1
ram_rdata[0] => Selector21.IN5
ram_rdata[0] => Selector33.IN4
ram_rdata[0] => pan.DATAB
ram_rdata[0] => Add15.IN10
ram_rdata[0] => Mux0.IN10
ram_rdata[0] => Mux1.IN10
ram_rdata[0] => Mux2.IN10
ram_rdata[0] => Mux3.IN10
ram_rdata[0] => Mux4.IN10
ram_rdata[0] => Mux5.IN10
ram_rdata[0] => Decoder1.IN2
ram_rdata[0] => LessThan4.IN10
ram_rdata[0] => Decoder3.IN3
ram_rdata[0] => ram_rdata_lo[0].DATAIN
ram_rdata[0] => ShiftRight3.IN2
ram_rdata[0] => ShiftRight2.IN12
ram_rdata[0] => Mux29.IN2
ram_rdata[1] => ShiftRight0.IN2
ram_rdata[1] => WideOr0.IN1
ram_rdata[1] => ShiftRight1.IN3
ram_rdata[1] => Add3.IN19
ram_rdata[1] => Add4.IN14
ram_rdata[1] => Add9.IN18
ram_rdata[1] => Add12.IN9
ram_rdata[1] => Selector20.IN5
ram_rdata[1] => Selector32.IN4
ram_rdata[1] => pan.DATAB
ram_rdata[1] => Add15.IN9
ram_rdata[1] => Mux0.IN9
ram_rdata[1] => Mux1.IN9
ram_rdata[1] => Mux2.IN9
ram_rdata[1] => Mux3.IN9
ram_rdata[1] => Mux4.IN9
ram_rdata[1] => Mux5.IN9
ram_rdata[1] => Decoder1.IN1
ram_rdata[1] => LessThan4.IN9
ram_rdata[1] => Mux13.IN62
ram_rdata[1] => Mux13.IN63
ram_rdata[1] => Decoder3.IN2
ram_rdata[1] => Decoder4.IN2
ram_rdata[1] => ram_rdata_lo[1].DATAIN
ram_rdata[1] => ShiftRight2.IN9
ram_rdata[1] => Mux28.IN2
ram_rdata[2] => ShiftRight0.IN1
ram_rdata[2] => WideOr0.IN2
ram_rdata[2] => ShiftRight1.IN2
ram_rdata[2] => Add3.IN18
ram_rdata[2] => Add4.IN13
ram_rdata[2] => Add9.IN17
ram_rdata[2] => Add12.IN8
ram_rdata[2] => Selector19.IN5
ram_rdata[2] => Selector31.IN4
ram_rdata[2] => Add15.IN8
ram_rdata[2] => Mux0.IN8
ram_rdata[2] => Mux1.IN8
ram_rdata[2] => Mux2.IN8
ram_rdata[2] => Mux3.IN8
ram_rdata[2] => Mux4.IN8
ram_rdata[2] => Mux5.IN8
ram_rdata[2] => Decoder1.IN0
ram_rdata[2] => LessThan4.IN8
ram_rdata[2] => Mux12.IN62
ram_rdata[2] => Mux12.IN63
ram_rdata[2] => Decoder2.IN1
ram_rdata[2] => Decoder3.IN1
ram_rdata[2] => Decoder4.IN1
ram_rdata[2] => ram_rdata_lo[2].DATAIN
ram_rdata[2] => ShiftRight2.IN8
ram_rdata[2] => Mux27.IN2
ram_rdata[3] => ShiftRight0.IN0
ram_rdata[3] => WideOr0.IN3
ram_rdata[3] => ShiftRight1.IN1
ram_rdata[3] => Add3.IN17
ram_rdata[3] => Add4.IN12
ram_rdata[3] => Add9.IN16
ram_rdata[3] => Add12.IN7
ram_rdata[3] => Selector18.IN5
ram_rdata[3] => Selector30.IN4
ram_rdata[3] => Add15.IN7
ram_rdata[3] => LessThan4.IN7
ram_rdata[3] => Mux11.IN62
ram_rdata[3] => Mux11.IN63
ram_rdata[3] => Decoder2.IN0
ram_rdata[3] => Decoder3.IN0
ram_rdata[3] => Decoder4.IN0
ram_rdata[3] => ram_rdata_lo[3].DATAIN
ram_rdata[3] => ShiftRight2.IN7
ram_rdata[3] => Mux26.IN2
ram_rdata[3] => comb.IN1
ram_rdata[4] => Add3.IN16
ram_rdata[4] => Add4.IN11
ram_rdata[4] => Add9.IN15
ram_rdata[4] => Add12.IN6
ram_rdata[4] => Selector17.IN5
ram_rdata[4] => Selector29.IN4
ram_rdata[4] => Add15.IN6
ram_rdata[4] => LessThan4.IN6
ram_rdata[4] => Mux10.IN62
ram_rdata[4] => Mux10.IN63
ram_rdata[4] => ram_rdata_lo[4].DATAIN
ram_rdata[4] => ShiftRight2.IN6
ram_rdata[4] => Mux25.IN2
ram_rdata[5] => Add3.IN15
ram_rdata[5] => Add4.IN10
ram_rdata[5] => Add9.IN14
ram_rdata[5] => Add12.IN5
ram_rdata[5] => Selector16.IN5
ram_rdata[5] => Selector28.IN4
ram_rdata[5] => Add15.IN5
ram_rdata[5] => LessThan4.IN5
ram_rdata[5] => Mux9.IN62
ram_rdata[5] => Mux9.IN63
ram_rdata[5] => ram_rdata_lo[5].DATAIN
ram_rdata[5] => ShiftRight2.IN5
ram_rdata[5] => Mux24.IN2
ram_rdata[6] => Add3.IN14
ram_rdata[6] => Add4.IN9
ram_rdata[6] => Add9.IN13
ram_rdata[6] => Add12.IN4
ram_rdata[6] => Selector15.IN5
ram_rdata[6] => Selector27.IN4
ram_rdata[6] => Add15.IN4
ram_rdata[6] => LessThan4.IN4
ram_rdata[6] => Selector72.IN6
ram_rdata[6] => ram_rdata_lo[6].DATAIN
ram_rdata[6] => ShiftRight2.IN4
ram_rdata[6] => Mux23.IN2
ram_rdata[7] => Add3.IN13
ram_rdata[7] => Add4.IN8
ram_rdata[7] => Add9.IN12
ram_rdata[7] => Add12.IN3
ram_rdata[7] => Selector14.IN5
ram_rdata[7] => Selector26.IN4
ram_rdata[7] => Add15.IN3
ram_rdata[7] => LessThan4.IN3
ram_rdata[7] => Selector77.IN4
ram_rdata[7] => ram_rdata_lo[7].DATAIN
ram_rdata[7] => ShiftRight2.IN3
ram_rdata[7] => Mux22.IN2
ram_rdata[7] => lfo_pm_table.RADDR4
ram_rdata[8] => Add2.IN11
ram_rdata[8] => Add3.IN12
ram_rdata[8] => Add4.IN7
ram_rdata[8] => Add9.IN11
ram_rdata[8] => Add12.IN2
ram_rdata[8] => Selector13.IN5
ram_rdata[8] => Selector25.IN4
ram_rdata[8] => Add15.IN2
ram_rdata[8] => nextSTATE.OUTPUTSELECT
ram_rdata[8] => nextSTATE.OUTPUTSELECT
ram_rdata[8] => nextSTATE.OUTPUTSELECT
ram_rdata[8] => nextSTATE.OUTPUTSELECT
ram_rdata[8] => nextSTATE.OUTPUTSELECT
ram_rdata[8] => nextSTATE.OUTPUTSELECT
ram_rdata[8] => LessThan4.IN2
ram_rdata[8] => Selector76.IN6
ram_rdata[8] => sinaddr[10].DATAB
ram_rdata[8] => ram_rdata_lo[8].DATAIN
ram_rdata[8] => ShiftRight2.IN2
ram_rdata[8] => Mux21.IN2
ram_rdata[8] => lfo_pm_table.RADDR5
ram_rdata[9] => Add2.IN10
ram_rdata[9] => Add9.IN10
ram_rdata[9] => Selector12.IN5
ram_rdata[9] => Selector24.IN4
ram_rdata[9] => Add15.IN1
ram_rdata[9] => Selector75.IN4
ram_rdata[9] => sinaddr[11].DATAB
ram_rdata[9] => ram_rdata_lo[9].DATAIN
ram_rdata[9] => ShiftRight2.IN0
ram_rdata[9] => ShiftRight2.IN1
ram_rdata[9] => Mux20.IN2
ram_rdata[9] => lfo_pm_table.RADDR6
ram_rdata[10] => Add2.IN9
ram_rdata[10] => Add9.IN9
ram_rdata[10] => Selector11.IN5
ram_rdata[10] => Selector23.IN4
ram_rdata[10] => Selector74.IN4
ram_rdata[10] => sinaddr[12].DATAB
ram_rdata[10] => ram_rdata_lo[10].DATAIN
ram_rdata[10] => Mux19.IN2
ram_rdata[11] => Add2.IN8
ram_rdata[11] => Add9.IN8
ram_rdata[11] => Selector10.IN5
ram_rdata[11] => Selector22.IN4
ram_rdata[11] => Selector73.IN6
ram_rdata[11] => ram_rdata_lo[11].DATAIN
ram_rdata[11] => Mux18.IN2
ram_rdata[11] => LFO_PM[3].DATAIN
ram_rdata[12] => Add2.IN7
ram_rdata[12] => Add9.IN7
ram_rdata[12] => Selector9.IN6
ram_rdata[12] => ram_rdata_lo[12].DATAIN
ram_rdata[12] => Mux17.IN2
ram_rdata[13] => Add2.IN6
ram_rdata[13] => Add9.IN6
ram_rdata[13] => Selector8.IN6
ram_rdata[13] => ram_rdata_lo[13].DATAIN
ram_rdata[13] => Mux16.IN2
ram_rdata[14] => Add2.IN5
ram_rdata[14] => Add9.IN5
ram_rdata[14] => Selector7.IN6
ram_rdata[14] => ram_rdata_lo[14].DATAIN
ram_rdata[14] => Mux15.IN2
ram_rdata[15] => Add9.IN1
ram_rdata[15] => Add9.IN2
ram_rdata[15] => Add9.IN3
ram_rdata[15] => Add9.IN4
ram_rdata[15] => Selector6.IN6
ram_rdata[15] => ram_rdata_lo[15].DATAIN
ram_rdata[15] => Mux14.IN2
ram_wdata[0] <= Selector70.DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[1] <= Selector69.DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[2] <= Selector68.DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[3] <= Selector67.DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[4] <= Selector66.DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[5] <= Selector65.DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[6] <= Selector64.DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[7] <= Selector63.DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[8] <= Selector62.DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[9] <= Selector61.DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[10] <= Selector60.DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[11] <= Selector59.DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[12] <= Selector58.DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[13] <= Selector57.DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[14] <= Selector56.DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[15] <= Selector55.DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst
clk => isample[0].CLK
clk => isample[1].CLK
clk => isample[2].CLK
clk => isample[3].CLK
clk => isample[4].CLK
clk => isample[5].CLK
clk => isample[6].CLK
clk => isample[7].CLK
clk => isample[8].CLK
clk => isample[9].CLK
clk => isample[10].CLK
clk => isample[11].CLK
clk => isample[12].CLK
clk => log_rng.CLK
clk => logsin[0].CLK
clk => logsin[1].CLK
clk => logsin[2].CLK
clk => logsin[3].CLK
clk => logsin[4].CLK
clk => logsin[5].CLK
clk => logsin[6].CLK
clk => logsin[7].CLK
clk => logsin[8].CLK
clk => logsin[9].CLK
clk => logsin[10].CLK
clk => logsin[11].CLK
clk => logsin[12].CLK
index[0] => sin_tab.RADDR
index[1] => sin_tab.RADDR1
index[2] => sin_tab.RADDR2
index[3] => sin_tab.RADDR3
index[4] => sin_tab.RADDR4
index[5] => sin_tab.RADDR5
index[6] => sin_tab.RADDR6
index[7] => sin_tab.RADDR7
index[8] => sin_tab.RADDR8
index[9] => sin_tab.RADDR9
index[10] => sin_tab.RADDR10
index[11] => sin_tab.RADDR11
index[12] => ~NO_FANOUT~
ampl[0] => Add0.IN9
ampl[1] => Add0.IN8
ampl[2] => Add0.IN7
ampl[3] => Add0.IN6
ampl[4] => Add0.IN5
ampl[5] => Add0.IN4
ampl[6] => Add0.IN3
ampl[7] => Add0.IN2
ampl[8] => Add0.IN1
sample[0] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[1] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[2] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[3] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[4] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[5] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[6] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[7] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[8] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[9] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[10] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[11] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[12] <= sample.DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80
DI[0] => Z80Reg:CPU_REGS.DI[0]
DI[0] => Mux7.IN1
DI[0] => Mux7.IN2
DI[0] => Mux7.IN3
DI[0] => Mux7.IN4
DI[0] => Mux7.IN5
DI[0] => Mux7.IN6
DI[1] => Z80Reg:CPU_REGS.DI[1]
DI[1] => Mux6.IN1
DI[1] => Mux6.IN2
DI[1] => Mux6.IN3
DI[1] => Mux6.IN4
DI[1] => Mux6.IN5
DI[1] => Mux6.IN6
DI[2] => Z80Reg:CPU_REGS.DI[2]
DI[2] => Mux5.IN1
DI[2] => Mux5.IN2
DI[2] => Mux5.IN3
DI[2] => Mux5.IN4
DI[2] => Mux5.IN5
DI[2] => Mux5.IN6
DI[3] => Z80Reg:CPU_REGS.DI[3]
DI[3] => Mux4.IN1
DI[3] => Mux4.IN2
DI[3] => Mux4.IN3
DI[3] => Mux4.IN4
DI[3] => Mux4.IN5
DI[3] => Mux4.IN6
DI[4] => Z80Reg:CPU_REGS.DI[4]
DI[4] => Mux3.IN1
DI[4] => Mux3.IN2
DI[4] => Mux3.IN3
DI[4] => Mux3.IN4
DI[4] => Mux3.IN5
DI[4] => Mux3.IN6
DI[5] => Z80Reg:CPU_REGS.DI[5]
DI[5] => Mux2.IN1
DI[5] => Mux2.IN2
DI[5] => Mux2.IN3
DI[5] => Mux2.IN4
DI[5] => Mux2.IN5
DI[5] => Mux2.IN6
DI[6] => Z80Reg:CPU_REGS.DI[6]
DI[6] => Mux1.IN1
DI[6] => Mux1.IN2
DI[6] => Mux1.IN3
DI[6] => Mux1.IN4
DI[6] => Mux1.IN5
DI[6] => Mux1.IN6
DI[7] => Z80Reg:CPU_REGS.DI[7]
DI[7] => Mux0.IN1
DI[7] => Mux0.IN2
DI[7] => Mux0.IN3
DI[7] => Mux0.IN4
DI[7] => Mux0.IN5
DI[7] => Mux0.IN6
DO[0] <= Z80Reg:CPU_REGS.DO[0]
DO[1] <= Z80Reg:CPU_REGS.DO[1]
DO[2] <= Z80Reg:CPU_REGS.DO[2]
DO[3] <= Z80Reg:CPU_REGS.DO[3]
DO[4] <= Z80Reg:CPU_REGS.DO[4]
DO[5] <= Z80Reg:CPU_REGS.DO[5]
DO[6] <= Z80Reg:CPU_REGS.DO[6]
DO[7] <= Z80Reg:CPU_REGS.DO[7]
ADDR[0] <= ALU16:CPU_ALU16.DOUT
ADDR[1] <= ALU16:CPU_ALU16.DOUT
ADDR[2] <= ALU16:CPU_ALU16.DOUT
ADDR[3] <= ALU16:CPU_ALU16.DOUT
ADDR[4] <= ALU16:CPU_ALU16.DOUT
ADDR[5] <= ALU16:CPU_ALU16.DOUT
ADDR[6] <= ALU16:CPU_ALU16.DOUT
ADDR[7] <= ALU16:CPU_ALU16.DOUT
ADDR[8] <= ALU16:CPU_ALU16.DOUT
ADDR[9] <= ALU16:CPU_ALU16.DOUT
ADDR[10] <= ALU16:CPU_ALU16.DOUT
ADDR[11] <= ALU16:CPU_ALU16.DOUT
ADDR[12] <= ALU16:CPU_ALU16.DOUT
ADDR[13] <= ALU16:CPU_ALU16.DOUT
ADDR[14] <= ALU16:CPU_ALU16.DOUT
ADDR[15] <= ALU16:CPU_ALU16.DOUT
WR <= Mux260.DB_MAX_OUTPUT_PORT_TYPE
MREQ <= Mux252.DB_MAX_OUTPUT_PORT_TYPE
IORQ <= Mux261.DB_MAX_OUTPUT_PORT_TYPE
HALT <= HALT.DB_MAX_OUTPUT_PORT_TYPE
M1 <= Mux251.DB_MAX_OUTPUT_PORT_TYPE
CLK => Z80Reg:CPU_REGS.CLK
CLK => tzf.CLK
CLK => CPUStatus[0].CLK
CLK => CPUStatus[1].CLK
CLK => CPUStatus[2].CLK
CLK => CPUStatus[3].CLK
CLK => CPUStatus[4].CLK
CLK => CPUStatus[5].CLK
CLK => CPUStatus[6].CLK
CLK => CPUStatus[7].CLK
CLK => CPUStatus[8].CLK
CLK => CPUStatus[9].CLK
CLK => STAGE[0].CLK
CLK => STAGE[1].CLK
CLK => STAGE[2].CLK
CLK => FETCH[0].CLK
CLK => FETCH[1].CLK
CLK => FETCH[2].CLK
CLK => FETCH[3].CLK
CLK => FETCH[4].CLK
CLK => FETCH[5].CLK
CLK => FETCH[6].CLK
CLK => FETCH[7].CLK
CLK => FETCH[8].CLK
CLK => FETCH[9].CLK
CLK => FNMI.CLK
CLK => SINT.CLK
CLK => SNMI.CLK
CLK => SRESET.CLK
RESET => SRESET.DATAIN
INT => SINT.DATAIN
NMI => SNMI.DATAIN
WAIT => Z80Reg:CPU_REGS.WAIT
WAIT => SRESET.ENA
WAIT => SNMI.ENA
WAIT => SINT.ENA
WAIT => FNMI.ENA
WAIT => FETCH[9].ENA
WAIT => FETCH[8].ENA
WAIT => FETCH[7].ENA
WAIT => FETCH[6].ENA
WAIT => FETCH[5].ENA
WAIT => FETCH[4].ENA
WAIT => FETCH[3].ENA
WAIT => FETCH[2].ENA
WAIT => FETCH[1].ENA
WAIT => FETCH[0].ENA
WAIT => STAGE[2].ENA
WAIT => STAGE[1].ENA
WAIT => STAGE[0].ENA
WAIT => CPUStatus[9].ENA
WAIT => CPUStatus[8].ENA
WAIT => CPUStatus[7].ENA
WAIT => CPUStatus[6].ENA
WAIT => CPUStatus[5].ENA
WAIT => CPUStatus[4].ENA
WAIT => CPUStatus[3].ENA
WAIT => CPUStatus[2].ENA
WAIT => CPUStatus[1].ENA
WAIT => CPUStatus[0].ENA
WAIT => tzf.ENA


|Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS
rstatus[0] => rstatus[0].IN2
rstatus[1] => rstatus[1].IN2
rstatus[2] => rstatus[2].IN2
rstatus[3] => rstatus[3].IN2
rstatus[4] => rstatus[4].IN1
rstatus[5] => rstatus[5].IN2
rstatus[6] => ~NO_FANOUT~
rstatus[7] => flgmux[2].DATAB
M1 => r.OUTPUTSELECT
M1 => r.OUTPUTSELECT
M1 => r.OUTPUTSELECT
M1 => r.OUTPUTSELECT
M1 => r.OUTPUTSELECT
M1 => r.OUTPUTSELECT
M1 => r.OUTPUTSELECT
WE[0] => comb.IN0
WE[0] => Equal1.IN2
WE[1] => comb.IN0
WE[2] => th.OUTPUTSELECT
WE[2] => th.OUTPUTSELECT
WE[2] => th.OUTPUTSELECT
WE[2] => th.OUTPUTSELECT
WE[2] => th.OUTPUTSELECT
WE[2] => th.OUTPUTSELECT
WE[2] => th.OUTPUTSELECT
WE[2] => th.OUTPUTSELECT
WE[3] => sp.OUTPUTSELECT
WE[3] => sp.OUTPUTSELECT
WE[3] => sp.OUTPUTSELECT
WE[3] => sp.OUTPUTSELECT
WE[3] => sp.OUTPUTSELECT
WE[3] => sp.OUTPUTSELECT
WE[3] => sp.OUTPUTSELECT
WE[3] => sp.OUTPUTSELECT
WE[3] => sp.OUTPUTSELECT
WE[3] => sp.OUTPUTSELECT
WE[3] => sp.OUTPUTSELECT
WE[3] => sp.OUTPUTSELECT
WE[3] => sp.OUTPUTSELECT
WE[3] => sp.OUTPUTSELECT
WE[3] => sp.OUTPUTSELECT
WE[3] => sp.OUTPUTSELECT
WE[4] => pc.OUTPUTSELECT
WE[4] => pc.OUTPUTSELECT
WE[4] => pc.OUTPUTSELECT
WE[4] => pc.OUTPUTSELECT
WE[4] => pc.OUTPUTSELECT
WE[4] => pc.OUTPUTSELECT
WE[4] => pc.OUTPUTSELECT
WE[4] => pc.OUTPUTSELECT
WE[4] => pc.OUTPUTSELECT
WE[4] => pc.OUTPUTSELECT
WE[4] => pc.OUTPUTSELECT
WE[4] => pc.OUTPUTSELECT
WE[4] => pc.OUTPUTSELECT
WE[4] => pc.OUTPUTSELECT
WE[4] => pc.OUTPUTSELECT
WE[4] => pc.OUTPUTSELECT
WE[5] => flg.OUTPUTSELECT
WE[5] => flg.OUTPUTSELECT
WE[5] => flg.OUTPUTSELECT
WE[5] => flg.OUTPUTSELECT
WE[5] => flg.OUTPUTSELECT
WE[5] => flg.OUTPUTSELECT
WE[5] => flg.OUTPUTSELECT
WE[5] => flg.OUTPUTSELECT
WE[5] => flg.OUTPUTSELECT
WE[5] => flg.OUTPUTSELECT
WE[5] => flg.OUTPUTSELECT
WE[5] => flg.OUTPUTSELECT
WE[5] => flg.OUTPUTSELECT
WE[5] => flg.OUTPUTSELECT
WE[5] => flg.OUTPUTSELECT
WE[5] => flg.OUTPUTSELECT
CLK => CLK.IN2
ALU8OUT[0] => r.DATAB
ALU8OUT[0] => DIN.DATAA
ALU8OUT[0] => Mux7.IN0
ALU8OUT[1] => r.DATAB
ALU8OUT[1] => DIN.DATAA
ALU8OUT[1] => Mux6.IN0
ALU8OUT[2] => r.DATAB
ALU8OUT[2] => DIN.DATAA
ALU8OUT[2] => Mux5.IN0
ALU8OUT[3] => r.DATAB
ALU8OUT[3] => DIN.DATAA
ALU8OUT[3] => Mux4.IN0
ALU8OUT[4] => r.DATAB
ALU8OUT[4] => DIN.DATAA
ALU8OUT[4] => Mux3.IN0
ALU8OUT[5] => r.DATAB
ALU8OUT[5] => DIN.DATAA
ALU8OUT[5] => Mux2.IN0
ALU8OUT[6] => r.DATAB
ALU8OUT[6] => DIN.DATAA
ALU8OUT[6] => Mux1.IN0
ALU8OUT[7] => r.DATAB
ALU8OUT[7] => DIN.DATAA
ALU8OUT[7] => Mux0.IN0
ALU8OUT[8] => DIN.DATAA
ALU8OUT[9] => DIN.DATAA
ALU8OUT[10] => DIN.DATAA
ALU8OUT[11] => DIN.DATAA
ALU8OUT[12] => DIN.DATAA
ALU8OUT[13] => DIN.DATAA
ALU8OUT[14] => DIN.DATAA
ALU8OUT[15] => DIN.DATAA
DI[0] => th.DATAB
DI[0] => DIN.DATAB
DI[0] => DIN.DATAB
DI[1] => th.DATAB
DI[1] => DIN.DATAB
DI[1] => DIN.DATAB
DI[2] => th.DATAB
DI[2] => DIN.DATAB
DI[2] => DIN.DATAB
DI[3] => th.DATAB
DI[3] => DIN.DATAB
DI[3] => DIN.DATAB
DI[4] => th.DATAB
DI[4] => DIN.DATAB
DI[4] => DIN.DATAB
DI[5] => th.DATAB
DI[5] => DIN.DATAB
DI[5] => DIN.DATAB
DI[6] => th.DATAB
DI[6] => DIN.DATAB
DI[6] => DIN.DATAB
DI[7] => th.DATAB
DI[7] => DIN.DATAB
DI[7] => DIN.DATAB
DO[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[0] => Add0.IN32
ADDR[1] => Add0.IN31
ADDR[2] => Add0.IN30
ADDR[3] => Add0.IN29
ADDR[4] => Add0.IN28
ADDR[5] => Add0.IN27
ADDR[6] => Add0.IN26
ADDR[7] => Add0.IN25
ADDR[8] => Add0.IN24
ADDR[9] => Add0.IN23
ADDR[10] => Add0.IN22
ADDR[11] => Add0.IN21
ADDR[12] => Add0.IN20
ADDR[13] => Add0.IN19
ADDR[14] => Add0.IN18
ADDR[15] => Add0.IN17
CONST[0] => Selector15.IN4
CONST[1] => Selector14.IN4
CONST[2] => Selector13.IN4
CONST[3] => Selector12.IN4
CONST[4] => Selector11.IN4
CONST[5] => Selector10.IN4
CONST[6] => Selector9.IN4
CONST[7] => Selector8.IN4
ALU80[0] <= ALU80.DB_MAX_OUTPUT_PORT_TYPE
ALU80[1] <= ALU80.DB_MAX_OUTPUT_PORT_TYPE
ALU80[2] <= ALU80.DB_MAX_OUTPUT_PORT_TYPE
ALU80[3] <= ALU80.DB_MAX_OUTPUT_PORT_TYPE
ALU80[4] <= ALU80.DB_MAX_OUTPUT_PORT_TYPE
ALU80[5] <= ALU80.DB_MAX_OUTPUT_PORT_TYPE
ALU80[6] <= ALU80.DB_MAX_OUTPUT_PORT_TYPE
ALU80[7] <= ALU80.DB_MAX_OUTPUT_PORT_TYPE
ALU81[0] <= ALU81.DB_MAX_OUTPUT_PORT_TYPE
ALU81[1] <= ALU81.DB_MAX_OUTPUT_PORT_TYPE
ALU81[2] <= ALU81.DB_MAX_OUTPUT_PORT_TYPE
ALU81[3] <= ALU81.DB_MAX_OUTPUT_PORT_TYPE
ALU81[4] <= ALU81.DB_MAX_OUTPUT_PORT_TYPE
ALU81[5] <= ALU81.DB_MAX_OUTPUT_PORT_TYPE
ALU81[6] <= ALU81.DB_MAX_OUTPUT_PORT_TYPE
ALU81[7] <= ALU81.DB_MAX_OUTPUT_PORT_TYPE
ALU160[0] <= ALU160.DB_MAX_OUTPUT_PORT_TYPE
ALU160[1] <= ALU160.DB_MAX_OUTPUT_PORT_TYPE
ALU160[2] <= ALU160.DB_MAX_OUTPUT_PORT_TYPE
ALU160[3] <= ALU160.DB_MAX_OUTPUT_PORT_TYPE
ALU160[4] <= ALU160.DB_MAX_OUTPUT_PORT_TYPE
ALU160[5] <= ALU160.DB_MAX_OUTPUT_PORT_TYPE
ALU160[6] <= ALU160.DB_MAX_OUTPUT_PORT_TYPE
ALU160[7] <= ALU160.DB_MAX_OUTPUT_PORT_TYPE
ALU160[8] <= ALU160.DB_MAX_OUTPUT_PORT_TYPE
ALU160[9] <= ALU160.DB_MAX_OUTPUT_PORT_TYPE
ALU160[10] <= ALU160.DB_MAX_OUTPUT_PORT_TYPE
ALU160[11] <= ALU160.DB_MAX_OUTPUT_PORT_TYPE
ALU160[12] <= ALU160.DB_MAX_OUTPUT_PORT_TYPE
ALU160[13] <= ALU160.DB_MAX_OUTPUT_PORT_TYPE
ALU160[14] <= ALU160.DB_MAX_OUTPUT_PORT_TYPE
ALU160[15] <= ALU160.DB_MAX_OUTPUT_PORT_TYPE
ALU161[0] <= th[0].DB_MAX_OUTPUT_PORT_TYPE
ALU161[1] <= th[1].DB_MAX_OUTPUT_PORT_TYPE
ALU161[2] <= th[2].DB_MAX_OUTPUT_PORT_TYPE
ALU161[3] <= th[3].DB_MAX_OUTPUT_PORT_TYPE
ALU161[4] <= th[4].DB_MAX_OUTPUT_PORT_TYPE
ALU161[5] <= th[5].DB_MAX_OUTPUT_PORT_TYPE
ALU161[6] <= th[6].DB_MAX_OUTPUT_PORT_TYPE
ALU161[7] <= th[7].DB_MAX_OUTPUT_PORT_TYPE
ALU8FLAGS[0] => flg.DATAB
ALU8FLAGS[0] => flg.DATAA
ALU8FLAGS[1] => flg.DATAB
ALU8FLAGS[1] => flg.DATAA
ALU8FLAGS[2] => flgmux[2].DATAA
ALU8FLAGS[3] => flg.DATAB
ALU8FLAGS[3] => flg.DATAA
ALU8FLAGS[4] => flg.DATAB
ALU8FLAGS[4] => flg.DATAA
ALU8FLAGS[5] => flg.DATAB
ALU8FLAGS[5] => flg.DATAA
ALU8FLAGS[6] => flg.DATAB
ALU8FLAGS[6] => flg.DATAA
ALU8FLAGS[7] => flg.DATAB
ALU8FLAGS[7] => flg.DATAA
FLAGS[0] <= FLAGS.DB_MAX_OUTPUT_PORT_TYPE
FLAGS[1] <= FLAGS.DB_MAX_OUTPUT_PORT_TYPE
FLAGS[2] <= FLAGS.DB_MAX_OUTPUT_PORT_TYPE
FLAGS[3] <= FLAGS.DB_MAX_OUTPUT_PORT_TYPE
FLAGS[4] <= FLAGS.DB_MAX_OUTPUT_PORT_TYPE
FLAGS[5] <= FLAGS.DB_MAX_OUTPUT_PORT_TYPE
FLAGS[6] <= FLAGS.DB_MAX_OUTPUT_PORT_TYPE
FLAGS[7] <= FLAGS.DB_MAX_OUTPUT_PORT_TYPE
DO_SEL[0] => Mux0.IN4
DO_SEL[0] => Mux1.IN4
DO_SEL[0] => Mux2.IN4
DO_SEL[0] => Mux3.IN4
DO_SEL[0] => Mux4.IN4
DO_SEL[0] => Mux5.IN4
DO_SEL[0] => Mux6.IN4
DO_SEL[0] => Mux7.IN4
DO_SEL[1] => Mux0.IN3
DO_SEL[1] => Mux1.IN3
DO_SEL[1] => Mux2.IN3
DO_SEL[1] => Mux3.IN3
DO_SEL[1] => Mux4.IN3
DO_SEL[1] => Mux5.IN3
DO_SEL[1] => Mux6.IN3
DO_SEL[1] => Mux7.IN3
ALU160_sel => ALU160.OUTPUTSELECT
ALU160_sel => ALU160.OUTPUTSELECT
ALU160_sel => ALU160.OUTPUTSELECT
ALU160_sel => ALU160.OUTPUTSELECT
ALU160_sel => ALU160.OUTPUTSELECT
ALU160_sel => ALU160.OUTPUTSELECT
ALU160_sel => ALU160.OUTPUTSELECT
ALU160_sel => ALU160.OUTPUTSELECT
ALU160_sel => ALU160.OUTPUTSELECT
ALU160_sel => ALU160.OUTPUTSELECT
ALU160_sel => ALU160.OUTPUTSELECT
ALU160_sel => ALU160.OUTPUTSELECT
ALU160_sel => ALU160.OUTPUTSELECT
ALU160_sel => ALU160.OUTPUTSELECT
ALU160_sel => ALU160.OUTPUTSELECT
ALU160_sel => ALU160.OUTPUTSELECT
REG_WSEL[0] => ALU80.OUTPUTSELECT
REG_WSEL[0] => ALU80.OUTPUTSELECT
REG_WSEL[0] => ALU80.OUTPUTSELECT
REG_WSEL[0] => ALU80.OUTPUTSELECT
REG_WSEL[0] => ALU80.OUTPUTSELECT
REG_WSEL[0] => ALU80.OUTPUTSELECT
REG_WSEL[0] => ALU80.OUTPUTSELECT
REG_WSEL[0] => ALU80.OUTPUTSELECT
REG_WSEL[0] => Equal1.IN1
REG_WSEL[1] => REG_WSEL[1].IN1
REG_WSEL[2] => REG_WSEL[2].IN1
REG_WSEL[3] => REG_WSEL[3].IN1
REG_RSEL[0] => ALU81.OUTPUTSELECT
REG_RSEL[0] => ALU81.OUTPUTSELECT
REG_RSEL[0] => ALU81.OUTPUTSELECT
REG_RSEL[0] => ALU81.OUTPUTSELECT
REG_RSEL[0] => ALU81.OUTPUTSELECT
REG_RSEL[0] => ALU81.OUTPUTSELECT
REG_RSEL[0] => ALU81.OUTPUTSELECT
REG_RSEL[0] => ALU81.OUTPUTSELECT
REG_RSEL[0] => Decoder0.IN4
REG_RSEL[1] => REG_RSEL[1].IN1
REG_RSEL[2] => REG_RSEL[2].IN1
REG_RSEL[3] => REG_RSEL[3].IN1
DINW_SEL => DIN.OUTPUTSELECT
DINW_SEL => DIN.OUTPUTSELECT
DINW_SEL => DIN.OUTPUTSELECT
DINW_SEL => DIN.OUTPUTSELECT
DINW_SEL => DIN.OUTPUTSELECT
DINW_SEL => DIN.OUTPUTSELECT
DINW_SEL => DIN.OUTPUTSELECT
DINW_SEL => DIN.OUTPUTSELECT
DINW_SEL => DIN.OUTPUTSELECT
DINW_SEL => DIN.OUTPUTSELECT
DINW_SEL => DIN.OUTPUTSELECT
DINW_SEL => DIN.OUTPUTSELECT
DINW_SEL => DIN.OUTPUTSELECT
DINW_SEL => DIN.OUTPUTSELECT
DINW_SEL => DIN.OUTPUTSELECT
DINW_SEL => DIN.OUTPUTSELECT
XMASK => comb.IN0
ALU16OP[0] => Equal2.IN31
ALU16OP[1] => Equal2.IN30
ALU16OP[2] => Add0.IN16
ALU16OP[2] => Equal2.IN0
WAIT => comb.IN1
WAIT => comb.IN1
WAIT => flg[0].ENA
WAIT => flg[1].ENA
WAIT => flg[2].ENA
WAIT => flg[3].ENA
WAIT => flg[4].ENA
WAIT => flg[5].ENA
WAIT => flg[6].ENA
WAIT => flg[7].ENA
WAIT => flg[8].ENA
WAIT => flg[9].ENA
WAIT => flg[10].ENA
WAIT => flg[11].ENA
WAIT => flg[12].ENA
WAIT => flg[13].ENA
WAIT => flg[14].ENA
WAIT => flg[15].ENA
WAIT => r[0].ENA
WAIT => r[1].ENA
WAIT => r[2].ENA
WAIT => r[3].ENA
WAIT => r[4].ENA
WAIT => r[5].ENA
WAIT => r[6].ENA
WAIT => r[7].ENA
WAIT => pc[0].ENA
WAIT => pc[1].ENA
WAIT => pc[2].ENA
WAIT => pc[3].ENA
WAIT => pc[4].ENA
WAIT => pc[5].ENA
WAIT => pc[6].ENA
WAIT => pc[7].ENA
WAIT => pc[8].ENA
WAIT => pc[9].ENA
WAIT => pc[10].ENA
WAIT => pc[11].ENA
WAIT => pc[12].ENA
WAIT => pc[13].ENA
WAIT => pc[14].ENA
WAIT => pc[15].ENA
WAIT => sp[0].ENA
WAIT => sp[1].ENA
WAIT => sp[2].ENA
WAIT => sp[3].ENA
WAIT => sp[4].ENA
WAIT => sp[5].ENA
WAIT => sp[6].ENA
WAIT => sp[7].ENA
WAIT => sp[8].ENA
WAIT => sp[9].ENA
WAIT => sp[10].ENA
WAIT => sp[11].ENA
WAIT => sp[12].ENA
WAIT => sp[13].ENA
WAIT => sp[14].ENA
WAIT => sp[15].ENA
WAIT => th[0].ENA
WAIT => th[1].ENA
WAIT => th[2].ENA
WAIT => th[3].ENA
WAIT => th[4].ENA
WAIT => th[5].ENA
WAIT => th[6].ENA
WAIT => th[7].ENA


|Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo
DPO[0] <= data.DATAOUT
DPO[1] <= data.DATAOUT1
DPO[2] <= data.DATAOUT2
DPO[3] <= data.DATAOUT3
DPO[4] <= data.DATAOUT4
DPO[5] <= data.DATAOUT5
DPO[6] <= data.DATAOUT6
DPO[7] <= data.DATAOUT7
SPO[0] <= data.PORTBDATAOUT
SPO[1] <= data.PORTBDATAOUT1
SPO[2] <= data.PORTBDATAOUT2
SPO[3] <= data.PORTBDATAOUT3
SPO[4] <= data.PORTBDATAOUT4
SPO[5] <= data.PORTBDATAOUT5
SPO[6] <= data.PORTBDATAOUT6
SPO[7] <= data.PORTBDATAOUT7
A[0] => data.waddr_a[0].DATAIN
A[0] => data.WADDR
A[0] => data.PORTBRADDR
A[1] => data.waddr_a[1].DATAIN
A[1] => data.WADDR1
A[1] => data.PORTBRADDR1
A[2] => data.waddr_a[2].DATAIN
A[2] => data.WADDR2
A[2] => data.PORTBRADDR2
A[3] => data.waddr_a[3].DATAIN
A[3] => data.WADDR3
A[3] => data.PORTBRADDR3
D[0] => data.data_a[0].DATAIN
D[0] => data.DATAIN
D[1] => data.data_a[1].DATAIN
D[1] => data.DATAIN1
D[2] => data.data_a[2].DATAIN
D[2] => data.DATAIN2
D[3] => data.data_a[3].DATAIN
D[3] => data.DATAIN3
D[4] => data.data_a[4].DATAIN
D[4] => data.DATAIN4
D[5] => data.data_a[5].DATAIN
D[5] => data.DATAIN5
D[6] => data.data_a[6].DATAIN
D[6] => data.DATAIN6
D[7] => data.data_a[7].DATAIN
D[7] => data.DATAIN7
DPRA[0] => data.RADDR
DPRA[1] => data.RADDR1
DPRA[2] => data.RADDR2
DPRA[3] => data.RADDR3
WCLK => data.we_a.CLK
WCLK => data.waddr_a[3].CLK
WCLK => data.waddr_a[2].CLK
WCLK => data.waddr_a[1].CLK
WCLK => data.waddr_a[0].CLK
WCLK => data.data_a[7].CLK
WCLK => data.data_a[6].CLK
WCLK => data.data_a[5].CLK
WCLK => data.data_a[4].CLK
WCLK => data.data_a[3].CLK
WCLK => data.data_a[2].CLK
WCLK => data.data_a[1].CLK
WCLK => data.data_a[0].CLK
WCLK => data.CLK0
WE => data.we_a.DATAIN
WE => data.WE


|Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi
DPO[0] <= data.DATAOUT
DPO[1] <= data.DATAOUT1
DPO[2] <= data.DATAOUT2
DPO[3] <= data.DATAOUT3
DPO[4] <= data.DATAOUT4
DPO[5] <= data.DATAOUT5
DPO[6] <= data.DATAOUT6
DPO[7] <= data.DATAOUT7
SPO[0] <= data.PORTBDATAOUT
SPO[1] <= data.PORTBDATAOUT1
SPO[2] <= data.PORTBDATAOUT2
SPO[3] <= data.PORTBDATAOUT3
SPO[4] <= data.PORTBDATAOUT4
SPO[5] <= data.PORTBDATAOUT5
SPO[6] <= data.PORTBDATAOUT6
SPO[7] <= data.PORTBDATAOUT7
A[0] => data.waddr_a[0].DATAIN
A[0] => data.WADDR
A[0] => data.PORTBRADDR
A[1] => data.waddr_a[1].DATAIN
A[1] => data.WADDR1
A[1] => data.PORTBRADDR1
A[2] => data.waddr_a[2].DATAIN
A[2] => data.WADDR2
A[2] => data.PORTBRADDR2
A[3] => data.waddr_a[3].DATAIN
A[3] => data.WADDR3
A[3] => data.PORTBRADDR3
D[0] => data.data_a[0].DATAIN
D[0] => data.DATAIN
D[1] => data.data_a[1].DATAIN
D[1] => data.DATAIN1
D[2] => data.data_a[2].DATAIN
D[2] => data.DATAIN2
D[3] => data.data_a[3].DATAIN
D[3] => data.DATAIN3
D[4] => data.data_a[4].DATAIN
D[4] => data.DATAIN4
D[5] => data.data_a[5].DATAIN
D[5] => data.DATAIN5
D[6] => data.data_a[6].DATAIN
D[6] => data.DATAIN6
D[7] => data.data_a[7].DATAIN
D[7] => data.DATAIN7
DPRA[0] => data.RADDR
DPRA[1] => data.RADDR1
DPRA[2] => data.RADDR2
DPRA[3] => data.RADDR3
WCLK => data.we_a.CLK
WCLK => data.waddr_a[3].CLK
WCLK => data.waddr_a[2].CLK
WCLK => data.waddr_a[1].CLK
WCLK => data.waddr_a[0].CLK
WCLK => data.data_a[7].CLK
WCLK => data.data_a[6].CLK
WCLK => data.data_a[5].CLK
WCLK => data.data_a[4].CLK
WCLK => data.data_a[3].CLK
WCLK => data.data_a[2].CLK
WCLK => data.data_a[1].CLK
WCLK => data.data_a[0].CLK
WCLK => data.CLK0
WE => data.we_a.DATAIN
WE => data.WE


|Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RegSelect:WSelectW
SEL[0] => Mux1.IN7
SEL[0] => Mux2.IN9
SEL[0] => Mux3.IN10
SEL[0] => Mux4.IN10
SEL[1] => Mux1.IN6
SEL[1] => Mux2.IN8
SEL[1] => Mux3.IN9
SEL[1] => Mux4.IN9
SEL[2] => Mux1.IN5
SEL[2] => Mux2.IN7
SEL[2] => Mux3.IN8
SEL[2] => Mux4.IN8
RAMSEL[0] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
RAMSEL[1] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
RAMSEL[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
RAMSEL[3] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rstatus[0] => Mux1.IN10
rstatus[1] => Mux0.IN3
rstatus[1] => RAMSEL.DATAA
rstatus[1] => Mux1.IN8
rstatus[1] => Mux1.IN9
rstatus[2] => Mux0.IN2
rstatus[3] => Mux0.IN1
rstatus[4] => RAMSEL.OUTPUTSELECT
rstatus[4] => Decoder0.IN2
rstatus[4] => Mux2.IN10
rstatus[5] => Decoder0.IN1


|Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RegSelect:WSelectR
SEL[0] => Mux1.IN7
SEL[0] => Mux2.IN9
SEL[0] => Mux3.IN10
SEL[0] => Mux4.IN10
SEL[1] => Mux1.IN6
SEL[1] => Mux2.IN8
SEL[1] => Mux3.IN9
SEL[1] => Mux4.IN9
SEL[2] => Mux1.IN5
SEL[2] => Mux2.IN7
SEL[2] => Mux3.IN8
SEL[2] => Mux4.IN8
RAMSEL[0] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
RAMSEL[1] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
RAMSEL[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
RAMSEL[3] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rstatus[0] => Mux1.IN10
rstatus[1] => Mux0.IN3
rstatus[1] => RAMSEL.DATAA
rstatus[1] => Mux1.IN8
rstatus[1] => Mux1.IN9
rstatus[2] => Mux0.IN2
rstatus[3] => Mux0.IN1
rstatus[4] => RAMSEL.OUTPUTSELECT
rstatus[4] => Decoder0.IN2
rstatus[4] => Mux2.IN10
rstatus[5] => Decoder0.IN1


|Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8
D0[0] => D0[0].IN1
D0[1] => D0[1].IN1
D0[2] => D0[2].IN1
D0[3] => D0[3].IN1
D0[4] => D0[4].IN1
D0[5] => D0[5].IN1
D0[6] => D0[6].IN1
D0[7] => D0[7].IN1
D1[0] => Mux7.IN3
D1[0] => Mux7.IN4
D1[0] => Mux7.IN5
D1[0] => Mux7.IN6
D1[0] => ALU8DOUT.IN0
D1[0] => ALU8DOUT.IN0
D1[0] => ALU8DOUT.IN0
D1[0] => ALU8DOUT.DATAB
D1[0] => ALU8DOUT.DATAA
D1[0] => Add4.IN17
D1[0] => Mux24.IN20
D1[0] => Mux32.IN23
D1[1] => Mux6.IN3
D1[1] => Mux6.IN4
D1[1] => Mux6.IN5
D1[1] => Mux6.IN6
D1[1] => ALU8DOUT.IN0
D1[1] => ALU8DOUT.IN0
D1[1] => ALU8DOUT.IN0
D1[1] => ALU8DOUT.DATAB
D1[1] => ALU8DOUT.DATAA
D1[1] => Add4.IN16
D1[1] => Mux23.IN20
D1[1] => Mux31.IN23
D1[2] => Mux5.IN3
D1[2] => Mux5.IN4
D1[2] => Mux5.IN5
D1[2] => Mux5.IN6
D1[2] => ALU8DOUT.IN0
D1[2] => ALU8DOUT.IN0
D1[2] => ALU8DOUT.IN0
D1[2] => ALU8DOUT.DATAB
D1[2] => ALU8DOUT.DATAA
D1[2] => Add4.IN15
D1[2] => Mux22.IN20
D1[2] => Mux30.IN23
D1[3] => Mux4.IN3
D1[3] => Mux4.IN4
D1[3] => Mux4.IN5
D1[3] => Mux4.IN6
D1[3] => ALU8DOUT.IN0
D1[3] => ALU8DOUT.IN0
D1[3] => ALU8DOUT.IN0
D1[3] => ALU8DOUT.DATAB
D1[3] => ALU8DOUT.DATAA
D1[3] => Add4.IN14
D1[3] => Mux21.IN20
D1[3] => Mux29.IN23
D1[3] => Mux37.IN18
D1[3] => Mux37.IN19
D1[4] => Mux3.IN3
D1[4] => Mux3.IN4
D1[4] => Mux3.IN5
D1[4] => Mux3.IN6
D1[4] => ALU8DOUT.IN0
D1[4] => ALU8DOUT.IN0
D1[4] => ALU8DOUT.IN0
D1[4] => ALU8DOUT.DATAA
D1[4] => ALU8DOUT.DATAB
D1[4] => Add4.IN13
D1[4] => Mux20.IN20
D1[4] => Mux28.IN23
D1[5] => Mux2.IN3
D1[5] => Mux2.IN4
D1[5] => Mux2.IN5
D1[5] => Mux2.IN6
D1[5] => ALU8DOUT.IN0
D1[5] => ALU8DOUT.IN0
D1[5] => ALU8DOUT.IN0
D1[5] => ALU8DOUT.DATAA
D1[5] => ALU8DOUT.DATAB
D1[5] => Add4.IN12
D1[5] => Mux19.IN20
D1[5] => Mux27.IN23
D1[5] => Mux35.IN18
D1[5] => Mux35.IN19
D1[6] => Mux1.IN3
D1[6] => Mux1.IN4
D1[6] => Mux1.IN5
D1[6] => Mux1.IN6
D1[6] => ALU8DOUT.IN0
D1[6] => ALU8DOUT.IN0
D1[6] => ALU8DOUT.IN0
D1[6] => ALU8DOUT.DATAA
D1[6] => ALU8DOUT.DATAB
D1[6] => Add4.IN11
D1[6] => Mux18.IN20
D1[6] => Mux26.IN23
D1[7] => Mux0.IN3
D1[7] => Mux0.IN4
D1[7] => Mux0.IN5
D1[7] => Mux0.IN6
D1[7] => ALU8DOUT.IN0
D1[7] => ALU8DOUT.IN0
D1[7] => ALU8DOUT.IN0
D1[7] => ALU8DOUT.DATAA
D1[7] => ALU8DOUT.DATAB
D1[7] => Add4.IN10
D1[7] => Mux17.IN20
D1[7] => Mux25.IN23
D1[7] => Mux33.IN15
FIN[0] => FIN[0].IN1
FIN[1] => FIN[1].IN1
FIN[2] => FIN[2].IN1
FIN[3] => FIN[3].IN1
FIN[4] => FIN[4].IN1
FIN[5] => FIN[5].IN1
FIN[6] => FIN[6].IN1
FIN[7] => FIN[7].IN1
FOUT[0] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
FOUT[1] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
FOUT[2] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
FOUT[3] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
FOUT[4] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
FOUT[5] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
FOUT[6] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
FOUT[7] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
ALU8DOUT[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
ALU8DOUT[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
ALU8DOUT[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
ALU8DOUT[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
ALU8DOUT[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
ALU8DOUT[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
ALU8DOUT[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
ALU8DOUT[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
ALU8DOUT[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
ALU8DOUT[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
ALU8DOUT[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
ALU8DOUT[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
ALU8DOUT[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
ALU8DOUT[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
ALU8DOUT[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
ALU8DOUT[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
OP[0] => Decoder0.IN3
OP[0] => always0.DATAA
OP[0] => ALU8DOUT.OUTPUTSELECT
OP[0] => ALU8DOUT.OUTPUTSELECT
OP[0] => ALU8DOUT.OUTPUTSELECT
OP[0] => ALU8DOUT.OUTPUTSELECT
OP[0] => ALU8DOUT.OUTPUTSELECT
OP[0] => ALU8DOUT.OUTPUTSELECT
OP[0] => ALU8DOUT.OUTPUTSELECT
OP[0] => ALU8DOUT.OUTPUTSELECT
OP[0] => ALU8DOUT.OUTPUTSELECT
OP[0] => ALU8DOUT.OUTPUTSELECT
OP[0] => ALU8DOUT.OUTPUTSELECT
OP[0] => ALU8DOUT.OUTPUTSELECT
OP[0] => ALU8DOUT.OUTPUTSELECT
OP[0] => ALU8DOUT.OUTPUTSELECT
OP[0] => ALU8DOUT.OUTPUTSELECT
OP[0] => ALU8DOUT.OUTPUTSELECT
OP[0] => ALU8DOUT.OUTPUTSELECT
OP[0] => ALU8DOUT.OUTPUTSELECT
OP[0] => ALU8DOUT.OUTPUTSELECT
OP[0] => ALU8DOUT.OUTPUTSELECT
OP[0] => FOUT.OUTPUTSELECT
OP[0] => FOUT.OUTPUTSELECT
OP[0] => always0.DATAA
OP[0] => Mux17.IN25
OP[0] => Mux18.IN25
OP[0] => Mux19.IN25
OP[0] => Mux20.IN25
OP[0] => Mux21.IN25
OP[0] => Mux22.IN25
OP[0] => Mux23.IN25
OP[0] => Mux24.IN25
OP[0] => Mux25.IN28
OP[0] => Mux26.IN28
OP[0] => Mux27.IN28
OP[0] => Mux28.IN28
OP[0] => Mux29.IN28
OP[0] => Mux30.IN28
OP[0] => Mux31.IN28
OP[0] => Mux32.IN28
OP[0] => Mux33.IN27
OP[0] => Mux34.IN27
OP[0] => Mux35.IN26
OP[0] => Mux36.IN35
OP[0] => Mux37.IN26
OP[0] => Mux38.IN21
OP[0] => Mux39.IN36
OP[0] => Mux40.IN33
OP[0] => Add4.IN18
OP[0] => Add4.IN19
OP[0] => Add4.IN20
OP[0] => Add4.IN21
OP[0] => Add4.IN22
OP[0] => Add4.IN23
OP[0] => Add4.IN24
OP[0] => Add4.IN25
OP[0] => Add4.IN26
OP[0] => Add4.IN27
OP[0] => Add4.IN28
OP[0] => Add4.IN29
OP[0] => Add4.IN30
OP[0] => Add4.IN31
OP[0] => Add4.IN32
OP[1] => d1mux[7].OUTPUTSELECT
OP[1] => d1mux[6].OUTPUTSELECT
OP[1] => d1mux[5].OUTPUTSELECT
OP[1] => d1mux[4].OUTPUTSELECT
OP[1] => d1mux[3].OUTPUTSELECT
OP[1] => d1mux[2].OUTPUTSELECT
OP[1] => d1mux[1].OUTPUTSELECT
OP[1] => d1mux[0].OUTPUTSELECT
OP[1] => Decoder0.IN2
OP[1] => always0.DATAA
OP[1] => FOUT.IN1
OP[1] => FOUT.IN1
OP[1] => Mux17.IN24
OP[1] => Mux18.IN24
OP[1] => Mux19.IN24
OP[1] => Mux20.IN24
OP[1] => Mux21.IN24
OP[1] => Mux22.IN24
OP[1] => Mux23.IN24
OP[1] => Mux24.IN24
OP[1] => Mux25.IN27
OP[1] => Mux26.IN27
OP[1] => Mux27.IN27
OP[1] => Mux28.IN27
OP[1] => Mux29.IN27
OP[1] => Mux30.IN27
OP[1] => Mux31.IN27
OP[1] => Mux32.IN27
OP[1] => Mux33.IN26
OP[1] => Mux34.IN26
OP[1] => Mux35.IN25
OP[1] => Mux36.IN34
OP[1] => Mux37.IN25
OP[1] => Mux38.IN20
OP[1] => Mux39.IN25
OP[1] => Mux39.IN26
OP[1] => Mux39.IN27
OP[1] => Mux39.IN28
OP[1] => Mux39.IN29
OP[1] => Mux39.IN30
OP[1] => Mux39.IN31
OP[1] => Mux39.IN32
OP[1] => Mux39.IN33
OP[1] => Mux39.IN34
OP[1] => Mux39.IN35
OP[1] => Mux40.IN32
OP[1] => Equal1.IN3
OP[2] => Mux0.IN9
OP[2] => Mux1.IN9
OP[2] => Mux2.IN9
OP[2] => Mux3.IN9
OP[2] => Mux4.IN9
OP[2] => Mux5.IN9
OP[2] => Mux6.IN9
OP[2] => Mux7.IN9
OP[2] => Decoder0.IN1
OP[2] => always0.DATAA
OP[2] => always0.OUTPUTSELECT
OP[2] => Decoder2.IN0
OP[2] => Mux9.IN8
OP[2] => Mux10.IN8
OP[2] => Mux11.IN8
OP[2] => Mux12.IN8
OP[2] => Mux13.IN8
OP[2] => Mux14.IN8
OP[2] => Mux15.IN8
OP[2] => Mux16.IN8
OP[2] => FOUT.OUTPUTSELECT
OP[2] => FOUT.IN0
OP[2] => FOUT.OUTPUTSELECT
OP[2] => FOUT.OUTPUTSELECT
OP[2] => Mux17.IN23
OP[2] => Mux18.IN23
OP[2] => Mux19.IN23
OP[2] => Mux20.IN23
OP[2] => Mux21.IN23
OP[2] => Mux22.IN23
OP[2] => Mux23.IN23
OP[2] => Mux24.IN23
OP[2] => Mux25.IN26
OP[2] => Mux26.IN26
OP[2] => Mux27.IN26
OP[2] => Mux28.IN26
OP[2] => Mux29.IN26
OP[2] => Mux30.IN26
OP[2] => Mux31.IN26
OP[2] => Mux32.IN26
OP[2] => Mux33.IN25
OP[2] => Mux34.IN25
OP[2] => Mux35.IN24
OP[2] => Mux36.IN33
OP[2] => Mux37.IN24
OP[2] => Mux38.IN19
OP[2] => Mux39.IN24
OP[2] => Mux40.IN31
OP[2] => Equal1.IN2
OP[3] => Mux0.IN8
OP[3] => Mux1.IN8
OP[3] => Mux2.IN8
OP[3] => Mux3.IN8
OP[3] => Mux4.IN8
OP[3] => Mux5.IN8
OP[3] => Mux6.IN8
OP[3] => Mux7.IN8
OP[3] => always0.OUTPUTSELECT
OP[3] => always0.OUTPUTSELECT
OP[3] => always0.OUTPUTSELECT
OP[3] => FOUT.OUTPUTSELECT
OP[3] => FOUT.IN1
OP[3] => Mux17.IN22
OP[3] => Mux18.IN22
OP[3] => Mux19.IN22
OP[3] => Mux20.IN22
OP[3] => Mux21.IN22
OP[3] => Mux22.IN22
OP[3] => Mux23.IN22
OP[3] => Mux24.IN22
OP[3] => Mux25.IN25
OP[3] => Mux26.IN25
OP[3] => Mux27.IN25
OP[3] => Mux28.IN25
OP[3] => Mux29.IN25
OP[3] => Mux30.IN25
OP[3] => Mux31.IN25
OP[3] => Mux32.IN25
OP[3] => Mux33.IN24
OP[3] => Mux34.IN24
OP[3] => Mux35.IN23
OP[3] => Mux36.IN32
OP[3] => Mux37.IN23
OP[3] => Mux38.IN18
OP[3] => Mux39.IN23
OP[3] => Mux40.IN30
OP[3] => Equal1.IN1
OP[4] => Mux0.IN7
OP[4] => Mux1.IN7
OP[4] => Mux2.IN7
OP[4] => Mux3.IN7
OP[4] => Mux4.IN7
OP[4] => Mux5.IN7
OP[4] => Mux6.IN7
OP[4] => Mux7.IN7
OP[4] => Mux17.IN21
OP[4] => Mux18.IN21
OP[4] => Mux19.IN21
OP[4] => Mux20.IN21
OP[4] => Mux21.IN21
OP[4] => Mux22.IN21
OP[4] => Mux23.IN21
OP[4] => Mux24.IN21
OP[4] => Mux25.IN24
OP[4] => Mux26.IN24
OP[4] => Mux27.IN24
OP[4] => Mux28.IN24
OP[4] => Mux29.IN24
OP[4] => Mux30.IN24
OP[4] => Mux31.IN24
OP[4] => Mux32.IN24
OP[4] => Mux33.IN23
OP[4] => Mux34.IN23
OP[4] => Mux35.IN22
OP[4] => Mux36.IN31
OP[4] => Mux37.IN22
OP[4] => Mux38.IN17
OP[4] => Mux39.IN22
OP[4] => Mux40.IN29
OP[4] => Equal1.IN0
EXOP[0] => Decoder1.IN3
EXOP[0] => always0.DATAB
EXOP[0] => always0.DATAB
EXOP[1] => Decoder1.IN2
EXOP[1] => always0.DATAB
EXOP[2] => Decoder1.IN1
EXOP[2] => always0.DATAB
EXOP[3] => Decoder1.IN0
EXOP[3] => Decoder2.IN2
EXOP[3] => Mux9.IN10
EXOP[3] => Mux10.IN10
EXOP[3] => Mux11.IN10
EXOP[3] => Mux12.IN10
EXOP[3] => Mux13.IN10
EXOP[3] => Mux14.IN10
EXOP[3] => Mux15.IN10
EXOP[3] => Mux16.IN10
EXOP[3] => FOUT.OUTPUTSELECT
EXOP[3] => FOUT.IN1
EXOP[4] => Decoder2.IN1
EXOP[4] => Mux9.IN9
EXOP[4] => Mux10.IN9
EXOP[4] => Mux11.IN9
EXOP[4] => Mux12.IN9
EXOP[4] => Mux13.IN9
EXOP[4] => Mux14.IN9
EXOP[4] => Mux15.IN9
EXOP[4] => Mux16.IN9
EXOP[5] => FOUT.OUTPUTSELECT
EXOP[5] => FOUT.IN0
LDIFLAGS => FOUT.OUTPUTSELECT
LDIFLAGS => FOUT.OUTPUTSELECT
DSTHI => FOUT.IN1


|Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8|daa:daa_adjust
flags[0] => Decoder0.IN1
flags[0] => Decoder1.IN0
flags[1] => adjust.IN1
flags[1] => adjust.IN1
flags[1] => Add0.IN12
flags[1] => Add0.IN13
flags[1] => Add0.IN14
flags[1] => Decoder2.IN1
flags[1] => Add0.IN15
flags[2] => ~NO_FANOUT~
flags[3] => ~NO_FANOUT~
flags[4] => Decoder0.IN0
flags[4] => Decoder2.IN0
flags[5] => ~NO_FANOUT~
flags[6] => ~NO_FANOUT~
flags[7] => ~NO_FANOUT~
val[0] => LessThan2.IN8
val[0] => LessThan3.IN8
val[1] => LessThan2.IN7
val[1] => LessThan3.IN7
val[2] => LessThan2.IN6
val[2] => LessThan3.IN6
val[3] => LessThan2.IN5
val[3] => LessThan3.IN5
val[4] => LessThan0.IN8
val[4] => LessThan1.IN8
val[5] => LessThan0.IN7
val[5] => LessThan1.IN7
val[6] => LessThan0.IN6
val[6] => LessThan1.IN6
val[7] => LessThan0.IN5
val[7] => LessThan1.IN5
adjust[0] <= <GND>
adjust[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adjust[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adjust[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adjust[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adjust[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adjust[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adjust[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cdaa <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hdaa <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE


|Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU16:CPU_ALU16
D0[0] => Add0.IN16
D0[1] => Add0.IN15
D0[2] => Add0.IN14
D0[3] => Add0.IN13
D0[4] => Add0.IN12
D0[5] => Add0.IN11
D0[6] => Add0.IN10
D0[7] => Add0.IN9
D0[8] => Add0.IN8
D0[9] => Add0.IN7
D0[10] => Add0.IN6
D0[11] => Add0.IN5
D0[12] => Add0.IN4
D0[13] => Add0.IN3
D0[14] => Add0.IN2
D0[15] => Add0.IN1
D1[0] => Mux15.IN3
D1[1] => Mux14.IN7
D1[2] => Mux13.IN7
D1[3] => Mux12.IN7
D1[4] => Mux11.IN7
D1[5] => Mux10.IN7
D1[6] => Mux9.IN7
D1[7] => Mux0.IN7
D1[7] => Mux1.IN7
D1[7] => Mux2.IN7
D1[7] => Mux3.IN7
D1[7] => Mux4.IN7
D1[7] => Mux5.IN7
D1[7] => Mux6.IN7
D1[7] => Mux7.IN7
D1[7] => Mux8.IN7
DOUT[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OP[0] => Mux0.IN10
OP[0] => Mux1.IN10
OP[0] => Mux2.IN10
OP[0] => Mux3.IN10
OP[0] => Mux4.IN10
OP[0] => Mux5.IN10
OP[0] => Mux6.IN10
OP[0] => Mux7.IN10
OP[0] => Mux8.IN10
OP[0] => Mux9.IN10
OP[0] => Mux10.IN10
OP[0] => Mux11.IN10
OP[0] => Mux12.IN10
OP[0] => Mux13.IN10
OP[0] => Mux14.IN10
OP[0] => Mux15.IN5
OP[1] => Mux0.IN9
OP[1] => Mux1.IN9
OP[1] => Mux2.IN9
OP[1] => Mux3.IN9
OP[1] => Mux4.IN9
OP[1] => Mux5.IN9
OP[1] => Mux6.IN9
OP[1] => Mux7.IN9
OP[1] => Mux8.IN9
OP[1] => Mux9.IN9
OP[1] => Mux10.IN9
OP[1] => Mux11.IN9
OP[1] => Mux12.IN9
OP[1] => Mux13.IN9
OP[1] => Mux14.IN9
OP[1] => Mux15.IN4
OP[2] => Mux0.IN8
OP[2] => Mux1.IN8
OP[2] => Mux2.IN8
OP[2] => Mux3.IN8
OP[2] => Mux4.IN8
OP[2] => Mux5.IN8
OP[2] => Mux6.IN8
OP[2] => Mux7.IN8
OP[2] => Mux8.IN8
OP[2] => Mux9.IN8
OP[2] => Mux10.IN8
OP[2] => Mux11.IN8
OP[2] => Mux12.IN8
OP[2] => Mux13.IN8
OP[2] => Mux14.IN8


|Next186_SoC|system:sys_inst|i2c_master_byte:i2cmb
refclk => b0.CLK
refclk => dout[0]~reg0.CLK
refclk => dout[1]~reg0.CLK
refclk => dout[2]~reg0.CLK
refclk => dout[3]~reg0.CLK
refclk => dout[4]~reg0.CLK
refclk => dout[5]~reg0.CLK
refclk => dout[6]~reg0.CLK
refclk => dout[7]~reg0.CLK
refclk => dpat[0].CLK
refclk => dpat[1].CLK
refclk => cpat[0].CLK
refclk => cpat[1].CLK
refclk => cpat[2].CLK
refclk => cpat[3].CLK
refclk => dbit[0].CLK
refclk => dbit[1].CLK
refclk => dbit[2].CLK
refclk => dbit[3].CLK
refclk => ack~reg0.CLK
refclk => rrd.CLK
refclk => rstop.CLK
refclk => rdin[0].CLK
refclk => rdin[1].CLK
refclk => rdin[2].CLK
refclk => rdin[3].CLK
refclk => rdin[4].CLK
refclk => rdin[5].CLK
refclk => rdin[6].CLK
refclk => rdin[7].CLK
refclk => rdin[8].CLK
refclk => divclk[0].CLK
refclk => divclk[1].CLK
refclk => divclk[2].CLK
refclk => divclk[3].CLK
refclk => divclk[4].CLK
refclk => divclk[5].CLK
refclk => divclk[6].CLK
refclk => divclk[7].CLK
refclk => scmd[0].CLK
refclk => scmd[1].CLK
refclk => rdck[0].CLK
refclk => rdck[1].CLK
refclk => rdck[2].CLK
refclk => rdck[3].CLK
refclk => STATE~4.DATAIN
din[0] => rdin.DATAA
din[1] => rdin.DATAA
din[2] => rdin.DATAA
din[3] => rdin.DATAA
din[4] => rdin.DATAA
din[5] => rdin.DATAA
din[6] => rdin.DATAA
din[7] => rdin.DATAA
cmd[0] => WideOr0.IN0
cmd[0] => rstop.DATAB
cmd[1] => WideOr0.IN1
cmd[1] => STATE.DATAB
cmd[1] => STATE.DATAB
cmd[2] => WideOr0.IN2
cmd[2] => rdin.DATAB
cmd[3] => WideOr0.IN3
cmd[3] => rdin.OUTPUTSELECT
cmd[3] => rdin.OUTPUTSELECT
cmd[3] => rdin.OUTPUTSELECT
cmd[3] => rdin.OUTPUTSELECT
cmd[3] => rdin.OUTPUTSELECT
cmd[3] => rdin.OUTPUTSELECT
cmd[3] => rdin.OUTPUTSELECT
cmd[3] => rdin.OUTPUTSELECT
cmd[3] => rrd.DATAB
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack <= ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
noack <= noack.DB_MAX_OUTPUT_PORT_TYPE
SCL <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
SDA <> SDA
rst => STATE.OUTPUTSELECT
rst => STATE.OUTPUTSELECT
rst => STATE.OUTPUTSELECT
rst => STATE.OUTPUTSELECT
rst => dout[1]~reg0.ENA
rst => dout[0]~reg0.ENA
rst => b0.ENA
rst => dout[2]~reg0.ENA
rst => dout[3]~reg0.ENA
rst => dout[4]~reg0.ENA
rst => dout[5]~reg0.ENA
rst => dout[6]~reg0.ENA
rst => dout[7]~reg0.ENA
rst => dpat[0].ENA
rst => dpat[1].ENA
rst => cpat[0].ENA
rst => cpat[1].ENA
rst => cpat[2].ENA
rst => cpat[3].ENA
rst => dbit[0].ENA
rst => dbit[1].ENA
rst => dbit[2].ENA
rst => dbit[3].ENA
rst => ack~reg0.ENA
rst => rrd.ENA
rst => rstop.ENA
rst => rdin[0].ENA
rst => rdin[1].ENA
rst => rdin[2].ENA
rst => rdin[3].ENA
rst => rdin[4].ENA
rst => rdin[5].ENA
rst => rdin[6].ENA
rst => rdin[7].ENA
rst => rdin[8].ENA


