================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2016.2
  Build 1577090 on Thu Jun 02 16:59:10 MDT 2016
  Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
================================================================
INFO: [HLS 200-10] Running '/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'sec322' on host 'en-ec-ecelinux-01.coecis.cornell.edu' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Mon Nov 21 16:30:54 EST 2022
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/sec322/ece5775/final_project/project'
INFO: [HLS 200-10] Opening and resetting project '/home/sec322/ece5775/final_project/project/COO_SpMV.prj'.
INFO: [HLS 200-10] Adding design file 'COO_SpMV.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'COO_SpMV_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'COO_SpMV.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'count_nnz' into 'worker' (COO_SpMV.cpp:96) automatically.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_PE1' (COO_SpMV.cpp:94) in function 'worker' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_PE2' (COO_SpMV.cpp:100) in function 'worker' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_DEST1' (COO_SpMV.cpp:101) in function 'worker' completely.
INFO: [XFORM 203-101] Partitioning array 'matrix_1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dest_1' (COO_SpMV.cpp:88) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_1' (COO_SpMV.cpp:89) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'col_1' (COO_SpMV.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'val_1' (COO_SpMV.cpp:91) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_nnz' (COO_SpMV.cpp:92) in dimension 1 completely.
INFO: [HLS 200-111] Elapsed time: 5.67 seconds; current memory usage: 87.3 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'worker' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Scheduling module 'worker_create_COO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Elapsed time: 0.05 seconds; current memory usage: 87.9 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Exploring micro-architecture for module 'worker_create_COO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Elapsed time: 0.02 seconds; current memory usage: 88.3 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Scheduling module 'worker_COO_SpMV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Elapsed time: 0.07 seconds; current memory usage: 88.6 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Exploring micro-architecture for module 'worker_COO_SpMV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Elapsed time: 0.02 seconds; current memory usage: 88.8 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Scheduling module 'worker' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Elapsed time: 0.09 seconds; current memory usage: 89.5 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Exploring micro-architecture for module 'worker' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Elapsed time: 0.1 seconds; current memory usage: 90.4 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'worker_create_COO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'worker_fcmp_32ns_32ns_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'worker_create_COO'.
INFO: [HLS 200-111] Elapsed time: 0.16 seconds; current memory usage: 91 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'worker_COO_SpMV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'worker_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'worker_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'worker_COO_SpMV'.
INFO: [HLS 200-111] Elapsed time: 0.15 seconds; current memory usage: 92.8 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'worker' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'worker/dest' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'worker' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'worker_mux_4to1_sel2_32_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'worker'.
INFO: [HLS 200-111] Elapsed time: 0.24 seconds; current memory usage: 94.9 MB.
INFO: [RTMG 210-279] Implementing memory 'worker_COO_SpMV_vector_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'worker_matrix_1_0' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'worker_matrix_1_0_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'worker_row_nnz_0' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'worker_row_nnz_0_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'worker_matrix_1_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'worker_matrix_1_1_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'worker_row_nnz_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'worker_row_nnz_1_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'worker_matrix_1_2' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'worker_matrix_1_2_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'worker_row_nnz_2' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'worker_row_nnz_2_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'worker_matrix_1_3' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'worker_matrix_1_3_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'worker_row_nnz_3' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'worker_row_nnz_3_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'worker_dest_1_0_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'worker_row_1_0_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'worker_col_1_0_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'worker_val_1_0_ram' using block RAMs.
INFO: [HLS 200-10] Finished generating all RTL models.
INFO: [SYSC 207-301] Generating SystemC RTL for worker.
INFO: [VHDL 208-304] Generating VHDL RTL for worker.
INFO: [VLOG 209-307] Generating Verilog RTL for worker.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
make[1]: Entering directory `/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/wrapc'
   Build using "/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/lnx64/tools/gcc/bin/g++"
   Compiling COO_SpMV.cpp_pre.cpp.tb.cpp
   Compiling COO_SpMV_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_worker.cpp
   Generating cosim.tv.exe
make[1]: Leaving directory `/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/wrapc'
INFO: [COSIM 212-302] Starting C TB testing ... 
Testing COO SpMV
[32mPassed :)
[0mINFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/xilinx/xilinx_2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_worker_top -prj worker.prj --initfile /opt/xilinx/xilinx_2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s worker 
Multi-threading is on. Using 8 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_worker_top
INFO: [VRFC 10-2458] undeclared symbol ap_clk, assumed default net type wire [/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker.autotb.v:80]
INFO: [VRFC 10-2458] undeclared symbol ap_rst, assumed default net type wire [/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker.autotb.v:81]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n, assumed default net type wire [/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker.autotb.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/AESL_automem_dest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_dest
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_create_COO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module worker_create_COO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_COO_SpMV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module worker_COO_SpMV
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module worker
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_fcmp_32ns_32ns_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module worker_fcmp_32ns_32ns_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_fadd_32ns_32ns_32_5_full_dsp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module worker_fadd_32ns_32ns_32_5_full_dsp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_fmul_32ns_32ns_32_4_max_dsp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module worker_fmul_32ns_32ns_32_4_max_dsp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_COO_SpMV_vector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module worker_COO_SpMV_vector_rom
INFO: [VRFC 10-311] analyzing module worker_COO_SpMV_vector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_mux_4to1_sel2_32_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module worker_mux_4to1_sel2_32_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_matrix_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module worker_matrix_1_0_rom
INFO: [VRFC 10-311] analyzing module worker_matrix_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_row_nnz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module worker_row_nnz_0_rom
INFO: [VRFC 10-311] analyzing module worker_row_nnz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_matrix_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module worker_matrix_1_1_rom
INFO: [VRFC 10-311] analyzing module worker_matrix_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_row_nnz_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module worker_row_nnz_1_rom
INFO: [VRFC 10-311] analyzing module worker_row_nnz_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_matrix_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module worker_matrix_1_2_rom
INFO: [VRFC 10-311] analyzing module worker_matrix_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_row_nnz_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module worker_row_nnz_2_rom
INFO: [VRFC 10-311] analyzing module worker_row_nnz_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_matrix_1_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module worker_matrix_1_3_rom
INFO: [VRFC 10-311] analyzing module worker_matrix_1_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_row_nnz_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module worker_row_nnz_3_rom
INFO: [VRFC 10-311] analyzing module worker_row_nnz_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_dest_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module worker_dest_1_0_ram
INFO: [VRFC 10-311] analyzing module worker_dest_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_row_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module worker_row_1_0_ram
INFO: [VRFC 10-311] analyzing module worker_row_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_col_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module worker_col_1_0_ram
INFO: [VRFC 10-311] analyzing module worker_col_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_val_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module worker_val_1_0_ram
INFO: [VRFC 10-311] analyzing module worker_val_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/ip/xil_defaultlib/worker_ap_fcmp_0_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity worker_ap_fcmp_0_no_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/ip/xil_defaultlib/worker_ap_fadd_3_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity worker_ap_fadd_3_full_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/ip/xil_defaultlib/worker_ap_fmul_2_max_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity worker_ap_fmul_2_max_dsp_32
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_2 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/worker_ap_fadd_3_full_dsp_32.vhd:189]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_2 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/worker_ap_fmul_2_max_dsp_32.vhd:189]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_2 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/worker_ap_fcmp_0_no_dsp_32.vhd:189]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_2.floating_point_v7_1_2_viv_comp
Compiling package std.textio
Compiling package xbip_utils_v3_0_6.xbip_utils_v3_0_6_pkg
Compiling package axi_utils_v2_0_2.axi_utils_v2_0_2_pkg
Compiling package floating_point_v7_1_2.floating_point_v7_1_2_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_2.floating_point_v7_1_2_exp_table_...
Compiling package mult_gen_v12_0_11.mult_gen_v12_0_11_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_2.floating_point_v7_1_2_pkg
Compiling package floating_point_v7_1_2.flt_utils
Compiling package xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.worker_matrix_1_0_rom
Compiling module xil_defaultlib.worker_matrix_1_0(DataWidth=32,A...
Compiling module xil_defaultlib.worker_row_nnz_0_rom
Compiling module xil_defaultlib.worker_row_nnz_0(DataWidth=32,Ad...
Compiling module xil_defaultlib.worker_matrix_1_1_rom
Compiling module xil_defaultlib.worker_matrix_1_1(DataWidth=32,A...
Compiling module xil_defaultlib.worker_row_nnz_1_rom
Compiling module xil_defaultlib.worker_row_nnz_1(DataWidth=32,Ad...
Compiling module xil_defaultlib.worker_matrix_1_2_rom
Compiling module xil_defaultlib.worker_matrix_1_2(DataWidth=32,A...
Compiling module xil_defaultlib.worker_row_nnz_2_rom
Compiling module xil_defaultlib.worker_row_nnz_2(DataWidth=32,Ad...
Compiling module xil_defaultlib.worker_matrix_1_3_rom
Compiling module xil_defaultlib.worker_matrix_1_3(DataWidth=32,A...
Compiling module xil_defaultlib.worker_row_nnz_3_rom
Compiling module xil_defaultlib.worker_row_nnz_3(DataWidth=32,Ad...
Compiling module xil_defaultlib.worker_dest_1_0_ram
Compiling module xil_defaultlib.worker_dest_1_0(DataWidth=32,Add...
Compiling module xil_defaultlib.worker_row_1_0_ram
Compiling module xil_defaultlib.worker_row_1_0(DataWidth=6,Addre...
Compiling module xil_defaultlib.worker_col_1_0_ram
Compiling module xil_defaultlib.worker_col_1_0(DataWidth=8,Addre...
Compiling module xil_defaultlib.worker_val_1_0_ram
Compiling module xil_defaultlib.worker_val_1_0(DataWidth=32,Addr...
Compiling module xil_defaultlib.worker_COO_SpMV_vector_rom
Compiling module xil_defaultlib.worker_COO_SpMV_vector(DataWidth...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_2.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_2.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_2.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_2.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_2.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_2.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_2.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_2.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_2.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_2.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2_viv [\floating_point_v7_1_2_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2 [\floating_point_v7_1_2(c_xdevice...]
Compiling architecture worker_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.worker_ap_fadd_3_full_dsp_32 [worker_ap_fadd_3_full_dsp_32_def...]
Compiling module xil_defaultlib.worker_fadd_32ns_32ns_32_5_full_...
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_2.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_2.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_2.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_2.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_2.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_2.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_2.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_2.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2_viv [\floating_point_v7_1_2_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2 [\floating_point_v7_1_2(c_xdevice...]
Compiling architecture worker_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.worker_ap_fmul_2_max_dsp_32 [worker_ap_fmul_2_max_dsp_32_defa...]
Compiling module xil_defaultlib.worker_fmul_32ns_32ns_32_4_max_d...
Compiling module xil_defaultlib.worker_COO_SpMV
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_2.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_2.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_2.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_2.fp_cmp [\fp_cmp(c_xdevicefamily="zynq",c...]
Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2_viv [\floating_point_v7_1_2_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2 [\floating_point_v7_1_2(c_xdevice...]
Compiling architecture worker_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.worker_ap_fcmp_0_no_dsp_32 [worker_ap_fcmp_0_no_dsp_32_defau...]
Compiling module xil_defaultlib.worker_fcmp_32ns_32ns_1_1
Compiling module xil_defaultlib.worker_create_COO
Compiling module xil_defaultlib.worker_mux_4to1_sel2_32_1(ID=1,d...
Compiling module xil_defaultlib.worker
Compiling module xil_defaultlib.AESL_automem_dest
Compiling module xil_defaultlib.apatb_worker_top
Built simulation snapshot worker

****** xsim v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source xsim.dir/worker/xsim_script.tcl
# xsim {worker} -autoloadwcfg -tclbatch {worker.tcl}
Vivado Simulator 2016.2
Time resolution is 1 ps
source worker.tcl
## run all
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_worker_top/AESL_inst_worker/grp_worker_COO_SpMV_fu_1150/worker_fadd_32ns_32ns_32_5_full_dsp_U7/worker_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_worker_top/AESL_inst_worker/grp_worker_COO_SpMV_fu_1139/worker_fadd_32ns_32ns_32_5_full_dsp_U7/worker_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_worker_top/AESL_inst_worker/grp_worker_COO_SpMV_fu_1128/worker_fadd_32ns_32ns_32_5_full_dsp_U7/worker_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [0.00%] @ "206005000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 206045 ns : File "/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker.autotb.v" Line 213
## quit
INFO: [Common 17-206] Exiting xsim at Mon Nov 21 16:31:50 2022...
INFO: [COSIM 212-316] Starting C post checking ...
Testing COO SpMV
-28.5 -87.9 [31mFailed :(
[0mCRITICAL WARNING: [COSIM 212-361] C TB post check failed, nonzero return value '255'.
CRITICAL WARNING: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
command 'ap_source' returned error code
    while executing
"source [lindex $::argv 1] "
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 { source [lindex $::argv 1] } "

INFO: [HLS 200-112] Total elapsed time: 57.143 seconds; peak memory usage: 94.9 MB.
