--
-- VHDL Architecture Cursor.compteur_universel_1bit.struct
--
-- Created:
--          by - Julie.UNKNOWN (LAPTOP-J400VU4F)
--          at - 14:43:48 13.12.2021
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
USE gates.gates.all;

LIBRARY sequential;

ARCHITECTURE struct OF compteur_universel_1bit IS

    -- Architecture declarations

    -- Internal signal declarations
    SIGNAL MuxOut : std_uLogic;
    SIGNAL in2    : std_ulogic;
    SIGNAL in3    : std_uLogic;
    SIGNAL out1   : std_uLogic;
    SIGNAL out2   : std_uLogic;
    SIGNAL xorOut : std_ulogic;

    -- Implicit buffer signal declarations
    SIGNAL qi_internal : std_uLogic;


    -- Component Declarations
    COMPONENT and2
    GENERIC (
        delay : time := gateDelay
    );
    PORT (
        in1  : IN     std_uLogic ;
        in2  : IN     std_uLogic ;
        out1 : OUT    std_uLogic 
    );
    END COMPONENT;
    COMPONENT and2inv1
    GENERIC (
        delay : time := gateDelay
    );
    PORT (
        in1  : IN     std_uLogic ;
        in2  : IN     std_uLogic ;
        out1 : OUT    std_uLogic 
    );
    END COMPONENT;
    COMPONENT inverter
    GENERIC (
        delay : time := gateDelay
    );
    PORT (
        in1  : IN     std_uLogic ;
        out1 : OUT    std_uLogic 
    );
    END COMPONENT;
    COMPONENT mux2to1
    GENERIC (
        delay : time := gateDelay
    );
    PORT (
        in0    : IN     std_uLogic ;
        in1    : IN     std_uLogic ;
        sel    : IN     std_uLogic ;
        MuxOut : OUT    std_uLogic 
    );
    END COMPONENT;
    COMPONENT or2
    GENERIC (
        delay : time := gateDelay
    );
    PORT (
        in1  : IN     std_uLogic ;
        in2  : IN     std_uLogic ;
        out1 : OUT    std_uLogic 
    );
    END COMPONENT;
    COMPONENT xor2
    GENERIC (
        delay : time := gateDelay
    );
    PORT (
        in1    : IN     std_ulogic ;
        in2    : IN     std_ulogic ;
        xorOut : OUT    std_ulogic 
    );
    END COMPONENT;
    COMPONENT DFF
    GENERIC (
        delay : time := gateDelay
    );
    PORT (
        CLK : IN     std_uLogic ;
        CLR : IN     std_uLogic ;
        D   : IN     std_uLogic ;
        Q   : OUT    std_uLogic 
    );
    END COMPONENT;

    -- Optional embedded configurations
    -- pragma synthesis_off
    FOR ALL : DFF USE ENTITY sequential.DFF;
    FOR ALL : and2 USE ENTITY gates.and2;
    FOR ALL : and2inv1 USE ENTITY gates.and2inv1;
    FOR ALL : inverter USE ENTITY gates.inverter;
    FOR ALL : mux2to1 USE ENTITY gates.mux2to1;
    FOR ALL : or2 USE ENTITY gates.or2;
    FOR ALL : xor2 USE ENTITY gates.xor2;
    -- pragma synthesis_on


BEGIN

    -- Instance port mappings.
    U_7 : and2
        GENERIC MAP (
            delay => gateDelay
        )
        PORT MAP (
            in1  => en,
            in2  => in3,
            out1 => rco_i
        );
    U_2 : and2inv1
        GENERIC MAP (
            delay => gateDelay
        )
        PORT MAP (
            in1  => MuxOut,
            in2  => reset_fonc,
            out1 => out1
        );
    U_5 : inverter
        GENERIC MAP (
            delay => gateDelay
        )
        PORT MAP (
            in1  => up_down,
            out1 => in2
        );
    U_3 : mux2to1
        GENERIC MAP (
            delay => gateDelay
        )
        PORT MAP (
            in0    => xorOut,
            in1    => value,
            sel    => load,
            MuxOut => MuxOut
        );
    U_1 : or2
        GENERIC MAP (
            delay => gateDelay
        )
        PORT MAP (
            in1  => out1,
            in2  => set,
            out1 => out2
        );
    U_4 : xor2
        GENERIC MAP (
            delay => gateDelay
        )
        PORT MAP (
            in1    => qi_internal,
            in2    => en,
            xorOut => xorOut
        );
    U_6 : xor2
        GENERIC MAP (
            delay => gateDelay
        )
        PORT MAP (
            in1    => qi_internal,
            in2    => in2,
            xorOut => in3
        );
    U_0 : DFF
        GENERIC MAP (
            delay => gateDelay
        )
        PORT MAP (
            CLK => clock,
            CLR => rst,
            D   => out2,
            Q   => qi_internal
        );

    -- Implicit buffered output assignments
    qi <= qi_internal;

END struct;
