Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : XC6SLX45-CSG324
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : DivFreq

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/alexandra/Documentos/ProyectoDigital/DivFreq/DivFreq.v" into library work
Parsing module <DivFreq>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <DivFreq>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DivFreq>.
    Related source file is "/home/alexandra/Documentos/ProyectoDigital/DivFreq/DivFreq.v".
    Found 1-bit register for signal <BCLK>.
    Found 6-bit register for signal <COUNT>.
    Found 6-bit adder for signal <COUNT[5]_GND_1_o_add_2_OUT> created at line 30.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
Unit <DivFreq> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 6-bit adder                                           : 1
# Registers                                            : 2
 1-bit register                                        : 1
 6-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <DivFreq>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <DivFreq> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 6-bit up counter                                      : 1
# Registers                                            : 1
 Flip-Flops                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <DivFreq> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block DivFreq, actual ratio is 0.
FlipFlop BCLK has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8
 Flip-Flops                                            : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : project.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 10
#      LUT2                        : 3
#      LUT3                        : 1
#      LUT4                        : 2
#      LUT5                        : 2
#      LUT6                        : 2
# FlipFlops/Latches                : 8
#      FD                          : 1
#      FDR                         : 3
#      FDRE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      IBUF                        : 2
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:               7  out of  54576     0%  
 Number of Slice LUTs:                   10  out of  27288     0%  
    Number used as Logic:                10  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     10
   Number with an unused Flip Flop:       3  out of     10    30%  
   Number with an unused LUT:             0  out of     10     0%  
   Number of fully used LUT-FF pairs:     7  out of     10    70%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of    218     1%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.121ns (Maximum Frequency: 242.630MHz)
   Minimum input arrival time before clock: 5.089ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.121ns (frequency: 242.630MHz)
  Total number of paths / destination ports: 71 / 12
-------------------------------------------------------------------------
Delay:               4.121ns (Levels of Logic = 3)
  Source:            COUNT_3 (FF)
  Destination:       COUNT_2 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: COUNT_3 to COUNT_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.447   0.684  COUNT_3 (COUNT_3)
     LUT2:I1->O            1   0.205   0.580  _n0022_SW0 (N3)
     LUT6:I5->O            4   0.205   0.684  _n0022 (_n0022)
     LUT2:I1->O            4   0.205   0.683  Mcount_COUNT_val1 (Mcount_COUNT_val)
     FDRE:R                    0.430          COUNT_5
    ----------------------------------------
    Total                      4.121ns (1.492ns logic, 2.630ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 23 / 15
-------------------------------------------------------------------------
Offset:              5.089ns (Levels of Logic = 4)
  Source:            EN_CLK (PAD)
  Destination:       COUNT_2 (FF)
  Destination Clock: CLK rising

  Data Path: EN_CLK to COUNT_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.222   0.878  EN_CLK_IBUF (EN_CLK_IBUF)
     LUT2:I0->O            1   0.203   0.580  _n0022_SW0 (N3)
     LUT6:I5->O            4   0.205   0.684  _n0022 (_n0022)
     LUT2:I1->O            4   0.205   0.683  Mcount_COUNT_val1 (Mcount_COUNT_val)
     FDRE:R                    0.430          COUNT_5
    ----------------------------------------
    Total                      5.089ns (2.265ns logic, 2.824ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            BCLK_1 (FF)
  Destination:       BCLK (PAD)
  Source Clock:      CLK rising

  Data Path: BCLK_1 to BCLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  BCLK_1 (BCLK_1)
     OBUF:I->O                 2.571          BCLK_OBUF (BCLK)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.121|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.41 secs
 
--> 


Total memory usage is 380828 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

