// Seed: 3437439249
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always @(posedge 1) id_4 = id_5;
  always @(posedge id_6 or posedge id_5) begin : LABEL_0
    disable id_7;
  end
  assign id_4 = id_5;
  wire id_8;
  wire id_9;
  assign id_2 = id_5;
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    input tri1 id_2,
    output supply1 id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
