Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/muxright_16.v" into library work
Parsing module <muxright_16>.
Analyzing Verilog file "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/muxrightsign_17.v" into library work
Parsing module <muxrightsign_17>.
Analyzing Verilog file "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/muxleft_15.v" into library work
Parsing module <muxleft_15>.
Analyzing Verilog file "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/addition_13.v" into library work
Parsing module <addition_13>.
Analyzing Verilog file "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/shift_12.v" into library work
Parsing module <shift_12>.
Analyzing Verilog file "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/compare_11.v" into library work
Parsing module <compare_11>.
Analyzing Verilog file "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/boolean_10.v" into library work
Parsing module <boolean_10>.
Analyzing Verilog file "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/adder_4.v" into library work
Parsing module <adder_4>.
Analyzing Verilog file "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/seven_seg_7.v" into library work
Parsing module <seven_seg_7>.
Analyzing Verilog file "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/decoder_8.v" into library work
Parsing module <decoder_8>.
Analyzing Verilog file "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/counter_6.v" into library work
Parsing module <counter_6>.
Analyzing Verilog file "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/alu_3.v" into library work
Parsing module <alu_3>.
Analyzing Verilog file "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/testing_5.v" into library work
Parsing module <tester16_5>.
Analyzing Verilog file "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/display_2.v" into library work
Parsing module <display_2>.
Analyzing Verilog file "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <display_2>.

Elaborating module <counter_6>.

Elaborating module <seven_seg_7>.

Elaborating module <decoder_8>.

Elaborating module <alu_3>.

Elaborating module <adder_4>.

Elaborating module <addition_13>.

Elaborating module <boolean_10>.

Elaborating module <compare_11>.

Elaborating module <shift_12>.

Elaborating module <muxleft_15>.

Elaborating module <muxright_16>.

Elaborating module <muxrightsign_17>.
WARNING:HDLCompiler:1127 - "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/alu_3.v" Line 77: Assignment to voverflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 79: Assignment to M_add_out ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 80: Assignment to M_add_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 81: Assignment to M_add_z ignored, since the identifier is never used

Elaborating module <tester16_5>.
WARNING:HDLCompiler:1127 - "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/testing_5.v" Line 31: Assignment to M_alu16_overflow ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/mojo_top_0.v".
INFO:Xst:3210 - "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/mojo_top_0.v" line 75: Output port <out> of the instance <add> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/mojo_top_0.v" line 75: Output port <n> of the instance <add> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/mojo_top_0.v" line 75: Output port <z> of the instance <add> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <M_leds2_q>.
    Found 6-bit register for signal <M_function_q>.
    Found 1-bit register for signal <M_testingmode_q>.
    Found 2-bit register for signal <M_nextnumber_q>.
    Found 16-bit register for signal <M_leds_q>.
    Found finite state machine <FSM_0> for signal <M_nextnumber_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | M_reset_cond_out (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit 4-to-1 multiplexer for signal <M_nextnumber_q[1]_GND_1_o_wide_mux_12_OUT> created at line 124.
    Summary:
	inferred  39 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <display_2>.
    Related source file is "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/display_2.v".
    Found 4-bit adder for signal <M_ctr_value[1]_GND_3_o_add_0_OUT> created at line 48.
    Found 31-bit shifter logical right for signal <n0010> created at line 48
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Combinational logic shifter(s).
Unit <display_2> synthesized.

Synthesizing Unit <counter_6>.
    Related source file is "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/counter_6.v".
    Found 18-bit register for signal <M_ctr_q>.
    Found 18-bit adder for signal <M_ctr_q[17]_GND_4_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_6> synthesized.

Synthesizing Unit <seven_seg_7>.
    Related source file is "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/seven_seg_7.v".
    Found 16x7-bit Read Only RAM for signal <segs>
    Summary:
	inferred   1 RAM(s).
Unit <seven_seg_7> synthesized.

Synthesizing Unit <decoder_8>.
    Related source file is "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/decoder_8.v".
    Summary:
	no macro.
Unit <decoder_8> synthesized.

Synthesizing Unit <alu_3>.
    Related source file is "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/alu_3.v".
    Found 16-bit 4-to-1 multiplexer for signal <out> created at line 98.
    Summary:
	inferred   1 Multiplexer(s).
Unit <alu_3> synthesized.

Synthesizing Unit <adder_4>.
    Related source file is "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/adder_4.v".
    Found 16-bit subtractor for signal <a[15]_a[15]_sub_6_OUT> created at line 65.
    Found 16-bit adder for signal <a[15]_b[15]_add_6_OUT> created at line 68.
    Found 16x16-bit multiplier for signal <n0029> created at line 59.
    Found 16x16-bit multiplier for signal <n0031> created at line 65.
    Found 16-bit 6-to-1 multiplexer for signal <out> created at line 44.
    Summary:
	inferred   2 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   6 Multiplexer(s).
Unit <adder_4> synthesized.

Synthesizing Unit <addition_13>.
    Related source file is "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/addition_13.v".
    Summary:
Unit <addition_13> synthesized.

Synthesizing Unit <div_16u_16u>.
    Related source file is "".
    Found 32-bit adder for signal <n0956> created at line 0.
    Found 32-bit adder for signal <GND_11_o_b[15]_add_1_OUT> created at line 0.
    Found 31-bit adder for signal <n0960> created at line 0.
    Found 31-bit adder for signal <GND_11_o_b[15]_add_3_OUT> created at line 0.
    Found 30-bit adder for signal <n0964> created at line 0.
    Found 30-bit adder for signal <GND_11_o_b[15]_add_5_OUT> created at line 0.
    Found 29-bit adder for signal <n0968> created at line 0.
    Found 29-bit adder for signal <GND_11_o_b[15]_add_7_OUT> created at line 0.
    Found 28-bit adder for signal <n0972> created at line 0.
    Found 28-bit adder for signal <GND_11_o_b[15]_add_9_OUT> created at line 0.
    Found 27-bit adder for signal <n0976> created at line 0.
    Found 27-bit adder for signal <GND_11_o_b[15]_add_11_OUT> created at line 0.
    Found 26-bit adder for signal <n0980> created at line 0.
    Found 26-bit adder for signal <GND_11_o_b[15]_add_13_OUT> created at line 0.
    Found 25-bit adder for signal <n0984> created at line 0.
    Found 25-bit adder for signal <GND_11_o_b[15]_add_15_OUT> created at line 0.
    Found 24-bit adder for signal <n0988> created at line 0.
    Found 24-bit adder for signal <GND_11_o_b[15]_add_17_OUT> created at line 0.
    Found 23-bit adder for signal <n0992> created at line 0.
    Found 23-bit adder for signal <GND_11_o_b[15]_add_19_OUT> created at line 0.
    Found 22-bit adder for signal <n0996> created at line 0.
    Found 22-bit adder for signal <GND_11_o_b[15]_add_21_OUT> created at line 0.
    Found 21-bit adder for signal <n1000> created at line 0.
    Found 21-bit adder for signal <GND_11_o_b[15]_add_23_OUT> created at line 0.
    Found 20-bit adder for signal <n1004> created at line 0.
    Found 20-bit adder for signal <GND_11_o_b[15]_add_25_OUT> created at line 0.
    Found 19-bit adder for signal <n1008> created at line 0.
    Found 19-bit adder for signal <GND_11_o_b[15]_add_27_OUT> created at line 0.
    Found 18-bit adder for signal <n1012> created at line 0.
    Found 18-bit adder for signal <GND_11_o_b[15]_add_29_OUT> created at line 0.
    Found 17-bit adder for signal <n1016> created at line 0.
    Found 17-bit adder for signal <GND_11_o_b[15]_add_31_OUT> created at line 0.
    Found 32-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0017> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 241 Multiplexer(s).
Unit <div_16u_16u> synthesized.

Synthesizing Unit <boolean_10>.
    Related source file is "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/boolean_10.v".
    Found 7-bit shifter logical right for signal <n0034> created at line 20
    Found 7-bit shifter logical right for signal <n0033> created at line 20
    Found 7-bit shifter logical right for signal <n0032> created at line 20
    Found 7-bit shifter logical right for signal <n0031> created at line 20
    Found 7-bit shifter logical right for signal <n0030> created at line 20
    Found 7-bit shifter logical right for signal <n0029> created at line 20
    Found 7-bit shifter logical right for signal <n0028> created at line 20
    Found 7-bit shifter logical right for signal <n0027> created at line 20
    Found 7-bit shifter logical right for signal <n0026> created at line 20
    Found 7-bit shifter logical right for signal <n0025> created at line 20
    Found 7-bit shifter logical right for signal <n0024> created at line 20
    Found 7-bit shifter logical right for signal <n0023> created at line 20
    Found 7-bit shifter logical right for signal <n0022> created at line 20
    Found 7-bit shifter logical right for signal <n0021> created at line 20
    Found 7-bit shifter logical right for signal <n0020> created at line 20
    Found 7-bit shifter logical right for signal <n0019> created at line 20
    Summary:
	inferred  16 Combinational logic shifter(s).
Unit <boolean_10> synthesized.

Synthesizing Unit <compare_11>.
    Related source file is "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/compare_11.v".
    Found 1-bit 3-to-1 multiplexer for signal <out<0>> created at line 19.
    Summary:
	inferred   1 Multiplexer(s).
Unit <compare_11> synthesized.

Synthesizing Unit <shift_12>.
    Related source file is "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/shift_12.v".
    Found 16-bit 4-to-1 multiplexer for signal <out> created at line 51.
    Summary:
	inferred   1 Multiplexer(s).
Unit <shift_12> synthesized.

Synthesizing Unit <muxleft_15>.
    Related source file is "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/muxleft_15.v".
    Found 16-bit shifter logical left for signal <x> created at line 10
    Summary:
	inferred   1 Combinational logic shifter(s).
Unit <muxleft_15> synthesized.

Synthesizing Unit <muxright_16>.
    Related source file is "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/muxright_16.v".
    Found 16-bit shifter logical right for signal <x> created at line 10
    Summary:
	inferred   1 Combinational logic shifter(s).
Unit <muxright_16> synthesized.

Synthesizing Unit <muxrightsign_17>.
    Related source file is "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/muxrightsign_17.v".
    Found 16-bit shifter arithmetic right for signal <x> created at line 10
    Summary:
	inferred   1 Combinational logic shifter(s).
Unit <muxrightsign_17> synthesized.

Synthesizing Unit <tester16_5>.
    Related source file is "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/testing_5.v".
INFO:Xst:3210 - "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/testing_5.v" line 26: Output port <overflow> of the instance <alu16> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <M_state_q>.
    Found 26-bit register for signal <M_counter_q>.
    Found finite state machine <FSM_1> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 21                                             |
    | Transitions        | 42                                             |
    | Inputs             | 2                                              |
    | Outputs            | 43                                             |
    | Clock              | M_counter_q<25> (rising_edge)                  |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 26-bit adder for signal <M_counter_d> created at line 62.
    Found 16-bit 24-to-1 multiplexer for signal <out> created at line 64.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <tester16_5> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 6
 16x16-bit multiplier                                  : 6
# Adders/Subtractors                                   : 105
 16-bit adder                                          : 3
 16-bit subtractor                                     : 3
 17-bit adder                                          : 6
 18-bit adder                                          : 7
 19-bit adder                                          : 6
 20-bit adder                                          : 6
 21-bit adder                                          : 6
 22-bit adder                                          : 6
 23-bit adder                                          : 6
 24-bit adder                                          : 6
 25-bit adder                                          : 6
 26-bit adder                                          : 7
 27-bit adder                                          : 6
 28-bit adder                                          : 6
 29-bit adder                                          : 6
 30-bit adder                                          : 6
 31-bit adder                                          : 6
 32-bit adder                                          : 6
 4-bit adder                                           : 1
# Registers                                            : 7
 1-bit register                                        : 1
 16-bit register                                       : 2
 18-bit register                                       : 1
 26-bit register                                       : 1
 4-bit register                                        : 1
 6-bit register                                        : 1
# Comparators                                          : 51
 16-bit comparator lessequal                           : 3
 17-bit comparator lessequal                           : 3
 18-bit comparator lessequal                           : 3
 19-bit comparator lessequal                           : 3
 20-bit comparator lessequal                           : 3
 21-bit comparator lessequal                           : 3
 22-bit comparator lessequal                           : 3
 23-bit comparator lessequal                           : 3
 24-bit comparator lessequal                           : 3
 25-bit comparator lessequal                           : 3
 26-bit comparator lessequal                           : 3
 27-bit comparator lessequal                           : 3
 28-bit comparator lessequal                           : 3
 29-bit comparator lessequal                           : 3
 30-bit comparator lessequal                           : 3
 31-bit comparator lessequal                           : 3
 32-bit comparator lessequal                           : 3
# Multiplexers                                         : 755
 1-bit 2-to-1 multiplexer                              : 723
 1-bit 3-to-1 multiplexer                              : 2
 16-bit 2-to-1 multiplexer                             : 16
 16-bit 24-to-1 multiplexer                            : 1
 16-bit 4-to-1 multiplexer                             : 4
 16-bit 6-to-1 multiplexer                             : 3
 18-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 2
 24-bit 4-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 39
 16-bit shifter arithmetic right                       : 2
 16-bit shifter logical left                           : 2
 16-bit shifter logical right                          : 2
 31-bit shifter logical right                          : 1
 7-bit shifter logical right                           : 32
# FSMs                                                 : 2
# Xors                                                 : 101
 1-bit xor2                                            : 98
 16-bit xor2                                           : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <adder_4>.
	Multiplier <Mmult_n0031> in block <adder_4> and adder/subtractor <Msub_a[15]_a[15]_sub_6_OUT> in block <adder_4> are combined into a MAC<Maddsub_n0031>.
Unit <adder_4> synthesized (advanced).

Synthesizing (advanced) Unit <counter_6>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_6> synthesized (advanced).

Synthesizing (advanced) Unit <seven_seg_7>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_segs> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <char>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segs>          |          |
    -----------------------------------------------------------------------
Unit <seven_seg_7> synthesized (advanced).

Synthesizing (advanced) Unit <tester16_5>.
The following registers are absorbed into counter <M_counter_q>: 1 register on signal <M_counter_q>.
Unit <tester16_5> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# MACs                                                 : 3
 16x16-to-16-bit MAC                                   : 3
# Multipliers                                          : 3
 16x16-bit multiplier                                  : 3
# Adders/Subtractors                                   : 52
 16-bit adder                                          : 3
 16-bit adder carry in                                 : 48
 4-bit adder                                           : 1
# Counters                                             : 2
 18-bit up counter                                     : 1
 26-bit up counter                                     : 1
# Registers                                            : 43
 Flip-Flops                                            : 43
# Comparators                                          : 51
 16-bit comparator lessequal                           : 3
 17-bit comparator lessequal                           : 3
 18-bit comparator lessequal                           : 3
 19-bit comparator lessequal                           : 3
 20-bit comparator lessequal                           : 3
 21-bit comparator lessequal                           : 3
 22-bit comparator lessequal                           : 3
 23-bit comparator lessequal                           : 3
 24-bit comparator lessequal                           : 3
 25-bit comparator lessequal                           : 3
 26-bit comparator lessequal                           : 3
 27-bit comparator lessequal                           : 3
 28-bit comparator lessequal                           : 3
 29-bit comparator lessequal                           : 3
 30-bit comparator lessequal                           : 3
 31-bit comparator lessequal                           : 3
 32-bit comparator lessequal                           : 3
# Multiplexers                                         : 754
 1-bit 2-to-1 multiplexer                              : 723
 1-bit 3-to-1 multiplexer                              : 2
 16-bit 2-to-1 multiplexer                             : 16
 16-bit 24-to-1 multiplexer                            : 1
 16-bit 4-to-1 multiplexer                             : 4
 16-bit 6-to-1 multiplexer                             : 3
 24-bit 2-to-1 multiplexer                             : 2
 24-bit 4-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 39
 16-bit shifter arithmetic right                       : 2
 16-bit shifter logical left                           : 2
 16-bit shifter logical right                          : 2
 31-bit shifter logical right                          : 1
 7-bit shifter logical right                           : 32
# FSMs                                                 : 2
# Xors                                                 : 101
 1-bit xor2                                            : 98
 16-bit xor2                                           : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <M_nextnumber_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <autotest/FSM_1> on signal <M_state_q[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00010 | 00010
 00011 | 00011
 00100 | 00100
 00101 | 00101
 00110 | 00110
 00111 | 00111
 01000 | 01000
 01001 | 01001
 01010 | 01010
 01011 | 01011
 01111 | 01111
 01101 | 01101
 01110 | 01110
 10010 | 10010
 10000 | 10000
 10001 | 10001
 01100 | 01100
 10011 | 10011
 10100 | 10100
-------------------

Optimizing unit <mojo_top_0> ...

Optimizing unit <tester16_5> ...

Optimizing unit <adder_4> ...

Optimizing unit <div_16u_16u> ...

Optimizing unit <addition_13> ...
WARNING:Xst:2677 - Node <add/Maddsub_n0031> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <add/Mmult_n0029> of sequential type is unconnected in block <mojo_top_0>.
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_0> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <autotest/M_counter_q_0> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_1> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <autotest/M_counter_q_1> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_2> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <autotest/M_counter_q_2> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_3> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <autotest/M_counter_q_3> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_4> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <autotest/M_counter_q_4> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_5> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <autotest/M_counter_q_5> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_6> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <autotest/M_counter_q_6> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_7> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <autotest/M_counter_q_7> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_10> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <autotest/M_counter_q_10> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_8> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <autotest/M_counter_q_8> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_11> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <autotest/M_counter_q_11> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_9> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <autotest/M_counter_q_9> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_12> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <autotest/M_counter_q_12> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_13> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <autotest/M_counter_q_13> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_14> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <autotest/M_counter_q_14> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_15> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <autotest/M_counter_q_15> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_16> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <autotest/M_counter_q_16> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_17> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <autotest/M_counter_q_17> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 31.
FlipFlop M_nextnumber_q_FSM_FFd2 has been replicated 1 time(s)
FlipFlop autotest/M_state_q_FSM_FFd3 has been replicated 1 time(s)
FlipFlop autotest/M_state_q_FSM_FFd4 has been replicated 1 time(s)
FlipFlop autotest/M_state_q_FSM_FFd5 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 80
 Flip-Flops                                            : 80

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2034
#      GND                         : 8
#      INV                         : 7
#      LUT1                        : 42
#      LUT2                        : 47
#      LUT3                        : 181
#      LUT4                        : 347
#      LUT5                        : 346
#      LUT6                        : 346
#      MUXCY                       : 423
#      MUXF7                       : 12
#      VCC                         : 7
#      XORCY                       : 268
# FlipFlops/Latches                : 80
#      FD                          : 18
#      FDR                         : 20
#      FDRE                        : 38
#      FDS                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 74
#      IBUF                        : 30
#      OBUF                        : 44
# DSPs                             : 4
#      DSP48A1                     : 4

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              80  out of  11440     0%  
 Number of Slice LUTs:                 1316  out of   5720    23%  
    Number used as Logic:              1316  out of   5720    23%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1327
   Number with an unused Flip Flop:    1247  out of   1327    93%  
   Number with an unused LUT:            11  out of   1327     0%  
   Number of fully used LUT-FF pairs:    69  out of   1327     5%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          75
 Number of bonded IOBs:                  75  out of    102    73%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      4  out of     16    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)            | Load  |
-----------------------------------+----------------------------------+-------+
clk                                | BUFGP                            | 74    |
autotest/M_counter_q_25            | NONE(autotest/M_state_q_FSM_FFd2)| 8     |
-----------------------------------+----------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.462ns (Maximum Frequency: 224.125MHz)
   Minimum input arrival time before clock: 3.863ns
   Maximum output required time after clock: 85.793ns
   Maximum combinational path delay: 10.224ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.462ns (frequency: 224.125MHz)
  Total number of paths / destination ports: 917 / 160
-------------------------------------------------------------------------
Delay:               4.462ns (Levels of Logic = 2)
  Source:            M_testingmode_q (FF)
  Destination:       M_leds_q_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: M_testingmode_q to M_leds_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             55   0.525   1.968  M_testingmode_q (M_testingmode_q)
     LUT2:I0->O           16   0.250   1.410  led<0>1_rstpot (led<0>1_rstpot)
     LUT3:I0->O            1   0.235   0.000  M_leds_q_0_dpot (M_leds_q_0_dpot)
     FDRE:D                    0.074          M_leds_q_0
    ----------------------------------------
    Total                      4.462ns (1.084ns logic, 3.378ns route)
                                       (24.3% logic, 75.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'autotest/M_counter_q_25'
  Clock period: 3.564ns (frequency: 280.615MHz)
  Total number of paths / destination ports: 56 / 8
-------------------------------------------------------------------------
Delay:               3.564ns (Levels of Logic = 2)
  Source:            autotest/M_state_q_FSM_FFd3 (FF)
  Destination:       autotest/M_state_q_FSM_FFd3 (FF)
  Source Clock:      autotest/M_counter_q_25 rising
  Destination Clock: autotest/M_counter_q_25 rising

  Data Path: autotest/M_state_q_FSM_FFd3 to autotest/M_state_q_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             85   0.525   2.548  M_state_q_FSM_FFd3 (M_state_q_FSM_FFd3)
     LUT6:I0->O            1   0.254   0.000  M_state_q_FSM_FFd3-In1_F (N71)
     MUXF7:I0->O           2   0.163   0.000  M_state_q_FSM_FFd3-In1 (M_state_q_FSM_FFd3-In)
     FDR:D                     0.074          M_state_q_FSM_FFd3
    ----------------------------------------
    Total                      3.564ns (1.016ns logic, 2.548ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 113 / 110
-------------------------------------------------------------------------
Offset:              3.526ns (Levels of Logic = 3)
  Source:            rst_n (PAD)
  Destination:       reset_cond/M_stage_q_3 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to reset_cond/M_stage_q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O              4   0.255   0.803  M_reset_cond_in1_INV_0 (M_reset_cond_in)
     begin scope: 'reset_cond:in'
     FDS:S                     0.459          M_stage_q_0
    ----------------------------------------
    Total                      3.526ns (2.042ns logic, 1.484ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'autotest/M_counter_q_25'
  Total number of paths / destination ports: 22 / 8
-------------------------------------------------------------------------
Offset:              3.863ns (Levels of Logic = 4)
  Source:            io_button<4> (PAD)
  Destination:       autotest/M_state_q_FSM_FFd1 (FF)
  Destination Clock: autotest/M_counter_q_25 rising

  Data Path: io_button<4> to autotest/M_state_q_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.328   1.271  io_button_4_IBUF (io_button_4_IBUF)
     begin scope: 'autotest:restarttest'
     LUT5:I0->O            1   0.254   0.682  M_state_q_FSM_FFd1-In21 (M_state_q_FSM_FFd1-In2)
     LUT6:I5->O            1   0.254   0.000  M_state_q_FSM_FFd1-In22 (M_state_q_FSM_FFd1-In)
     FDR:D                     0.074          M_state_q_FSM_FFd1
    ----------------------------------------
    Total                      3.863ns (1.910ns logic, 1.953ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 661340638309484860000 / 38
-------------------------------------------------------------------------
Offset:              77.685ns (Levels of Logic = 109)
  Source:            M_leds2_q_6 (FF)
  Destination:       io_led<0> (PAD)
  Source Clock:      clk rising

  Data Path: M_leds2_q_6 to io_led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            41   0.525   2.126  M_leds2_q_6 (M_leds2_q_6)
     begin scope: 'f:b<6>'
     begin scope: 'f/add:b<6>'
     begin scope: 'f/add/a[15]_b[15]_div_3:b<6>'
     LUT6:I0->O            1   0.254   0.790  o<15>222 (o<15>222)
     LUT3:I1->O            6   0.250   1.306  o<15>223 (o<15>22)
     LUT6:I1->O            2   0.254   1.002  Mmux_a[0]_GND_11_o_MUX_347_o151 (a[14]_GND_11_o_MUX_333_o)
     LUT6:I2->O            5   0.254   1.296  o<13>31 (o<13>)
     LUT6:I0->O            4   0.254   1.080  Mmux_a[0]_GND_11_o_MUX_405_o151 (a[14]_GND_11_o_MUX_391_o)
     LUT5:I1->O            1   0.254   0.000  Mcompar_o<12>_lut<1> (Mcompar_o<12>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<12>_cy<1> (Mcompar_o<12>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<12>_cy<2> (Mcompar_o<12>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<12>_cy<3> (Mcompar_o<12>_cy<3>)
     MUXCY:CI->O           8   0.235   1.399  Mcompar_o<12>_cy<4> (o<12>)
     LUT6:I0->O            7   0.254   1.138  Mmux_a[0]_GND_11_o_MUX_461_o141 (a[13]_GND_11_o_MUX_448_o)
     LUT4:I1->O            1   0.235   0.000  Mcompar_o<11>_lut<1> (Mcompar_o<11>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<11>_cy<1> (Mcompar_o<11>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<11>_cy<2> (Mcompar_o<11>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<11>_cy<3> (Mcompar_o<11>_cy<3>)
     MUXCY:CI->O          16   0.235   1.637  Mcompar_o<11>_cy<4> (o<11>)
     LUT6:I0->O            7   0.254   1.186  Mmux_a[0]_GND_11_o_MUX_515_o151 (a[14]_GND_11_o_MUX_501_o)
     LUT5:I1->O            1   0.254   0.000  Mcompar_o<10>_lut<2> (Mcompar_o<10>_lut<2>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<10>_cy<2> (Mcompar_o<10>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<10>_cy<3> (Mcompar_o<10>_cy<3>)
     MUXCY:CI->O          18   0.235   1.690  Mcompar_o<10>_cy<4> (o<10>)
     LUT6:I0->O            6   0.254   1.152  Mmux_a[0]_GND_11_o_MUX_567_o131 (a[12]_GND_11_o_MUX_555_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<9>_lutdi1 (Mcompar_o<9>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<9>_cy<1> (Mcompar_o<9>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<2> (Mcompar_o<9>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<3> (Mcompar_o<9>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<4> (Mcompar_o<9>_cy<4>)
     MUXCY:CI->O          26   0.235   1.850  Mcompar_o<9>_cy<5> (o<9>)
     LUT5:I0->O            6   0.254   1.152  Mmux_a[0]_GND_11_o_MUX_617_o151 (a[14]_GND_11_o_MUX_603_o)
     LUT5:I1->O            1   0.254   0.000  Mcompar_o<8>_lut<3> (Mcompar_o<8>_lut<3>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<8>_cy<3> (Mcompar_o<8>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<4> (Mcompar_o<8>_cy<4>)
     MUXCY:CI->O          24   0.235   1.810  Mcompar_o<8>_cy<5> (o<8>)
     LUT5:I0->O            6   0.254   1.152  Mmux_a[0]_GND_11_o_MUX_665_o131 (a[12]_GND_11_o_MUX_653_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<7>_lutdi2 (Mcompar_o<7>_lutdi2)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<7>_cy<2> (Mcompar_o<7>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<3> (Mcompar_o<7>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<4> (Mcompar_o<7>_cy<4>)
     MUXCY:CI->O          32   0.235   1.950  Mcompar_o<7>_cy<5> (o<7>)
     LUT5:I0->O            6   0.254   1.104  Mmux_a[0]_GND_11_o_MUX_711_o1141 (a[8]_GND_11_o_MUX_703_o)
     LUT4:I1->O            1   0.235   0.000  Mcompar_o<6>_lut<1> (Mcompar_o<6>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<6>_cy<1> (Mcompar_o<6>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<2> (Mcompar_o<6>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<3> (Mcompar_o<6>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<4> (Mcompar_o<6>_cy<4>)
     MUXCY:CI->O          30   0.235   1.917  Mcompar_o<6>_cy<5> (o<6>)
     LUT5:I0->O            6   0.254   1.104  Mmux_a[0]_GND_11_o_MUX_755_o1131 (a[7]_GND_11_o_MUX_748_o)
     LUT4:I1->O            1   0.235   0.000  Mcompar_o<5>_lut<1> (Mcompar_o<5>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<5>_cy<1> (Mcompar_o<5>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<2> (Mcompar_o<5>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<3> (Mcompar_o<5>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<4> (Mcompar_o<5>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<5> (Mcompar_o<5>_cy<5>)
     MUXCY:CI->O          38   0.235   2.050  Mcompar_o<5>_cy<6> (o<5>)
     LUT5:I0->O            6   0.254   1.104  Mmux_a[0]_GND_11_o_MUX_797_o1121 (a[6]_GND_11_o_MUX_791_o)
     LUT4:I1->O            1   0.235   0.000  Mcompar_o<4>_lut<1> (Mcompar_o<4>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<4>_cy<1> (Mcompar_o<4>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<2> (Mcompar_o<4>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<3> (Mcompar_o<4>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<4> (Mcompar_o<4>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<5> (Mcompar_o<4>_cy<5>)
     MUXCY:CI->O          36   0.235   2.017  Mcompar_o<4>_cy<6> (o<4>)
     LUT5:I0->O            6   0.254   1.104  Mmux_a[0]_GND_11_o_MUX_837_o1111 (a[5]_GND_11_o_MUX_832_o)
     LUT4:I1->O            1   0.235   0.000  Mcompar_o<3>_lut<1> (Mcompar_o<3>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<3>_cy<1> (Mcompar_o<3>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<2> (Mcompar_o<3>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<3> (Mcompar_o<3>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<4> (Mcompar_o<3>_cy<4>)
     MUXCY:CI->O           1   0.235   0.682  Mcompar_o<3>_cy<5> (Mcompar_o<3>_cy<5>)
     LUT6:I5->O           44   0.254   2.151  Mcompar_o<3>_cy<6> (o<3>)
     LUT5:I0->O            5   0.254   1.069  Mmux_a[0]_GND_11_o_MUX_875_o1101 (a[4]_GND_11_o_MUX_871_o)
     LUT4:I1->O            1   0.235   0.000  Mcompar_o<2>_lut<1> (Mcompar_o<2>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<2>_cy<1> (Mcompar_o<2>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<2> (Mcompar_o<2>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<3> (Mcompar_o<2>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<4> (Mcompar_o<2>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<5> (Mcompar_o<2>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<6> (Mcompar_o<2>_cy<6>)
     MUXCY:CI->O          43   0.235   2.134  Mcompar_o<2>_cy<7> (o<2>)
     LUT5:I0->O            2   0.254   0.954  Mmux_a[0]_GND_11_o_MUX_911_o191 (a[3]_GND_11_o_MUX_908_o)
     LUT4:I1->O            1   0.235   0.000  Mcompar_o<1>_lut<1> (Mcompar_o<1>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<1>_cy<1> (Mcompar_o<1>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<2> (Mcompar_o<1>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<3> (Mcompar_o<1>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<4> (Mcompar_o<1>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<5> (Mcompar_o<1>_cy<5>)
     MUXCY:CI->O           3   0.235   0.766  Mcompar_o<1>_cy<6> (Mcompar_o<1>_cy<6>)
     LUT4:I3->O           15   0.254   1.585  Mcompar_o<1>_cy<7> (o<1>)
     LUT5:I0->O            2   0.254   1.002  Mmux_n0950101 (n0950<3>)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<0>_lutdi1 (Mcompar_o<0>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<0>_cy<1> (Mcompar_o<0>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<2> (Mcompar_o<0>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<3> (Mcompar_o<0>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<4> (Mcompar_o<0>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<5> (Mcompar_o<0>_cy<5>)
     MUXCY:CI->O           1   0.235   0.682  Mcompar_o<0>_cy<6> (Mcompar_o<0>_cy<6>)
     LUT5:I4->O            2   0.254   0.725  Mcompar_o<0>_cy<7> (o<0>)
     end scope: 'f/add/a[15]_b[15]_div_3:o<0>'
     DSP48A1:B0->P5        1   5.145   0.790  Maddsub_n0031 (a[15]_a[15]_sub_6_OUT<5>)
     LUT5:I3->O            1   0.250   0.682  Mmux_out122 (Mmux_out121)
     LUT6:I5->O            2   0.254   1.181  Mmux_out123 (out<5>)
     end scope: 'f/add:out<5>'
     end scope: 'f:M_add_out<5>'
     LUT6:I0->O            1   0.254   0.910  Mmux_io_led313 (Mmux_io_led310)
     LUT3:I0->O            1   0.235   0.910  Mmux_io_led315_SW0 (N35)
     LUT6:I3->O            1   0.235   0.790  Mmux_io_led315 (Mmux_io_led312)
     LUT2:I0->O            1   0.250   0.682  Mmux_io_led318_SW0 (N33)
     LUT6:I5->O            1   0.254   0.681  Mmux_io_led318 (io_led_0_OBUF)
     OBUF:I->O                 2.912          io_led_0_OBUF (io_led<0>)
    ----------------------------------------
    Total                     77.685ns (25.194ns logic, 52.491ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'autotest/M_counter_q_25'
  Total number of paths / destination ports: 49986347216825068000000 / 7
-------------------------------------------------------------------------
Offset:              85.793ns (Levels of Logic = 111)
  Source:            autotest/M_state_q_FSM_FFd1 (FF)
  Destination:       io_seg<3> (PAD)
  Source Clock:      autotest/M_counter_q_25 rising

  Data Path: autotest/M_state_q_FSM_FFd1 to io_seg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             82   0.525   2.499  M_state_q_FSM_FFd1 (M_state_q_FSM_FFd1)
     LUT5:I0->O           79   0.254   2.322  _n0151<22>11 (_n0151<23>)
     begin scope: 'autotest/alu16:b<7>'
     begin scope: 'autotest/alu16/add:b<7>'
     begin scope: 'autotest/alu16/add/a[15]_b[15]_div_3:b<7>'
     LUT6:I2->O            5   0.254   1.271  o<15>221 (o<15>22)
     LUT6:I1->O            4   0.254   1.032  o<14>21 (o<14>)
     LUT3:I0->O            2   0.235   1.002  Mmux_a[0]_GND_11_o_MUX_347_o151 (a[14]_GND_11_o_MUX_333_o)
     LUT6:I2->O            5   0.254   1.296  o<13>31 (o<13>)
     LUT6:I0->O            4   0.254   1.080  Mmux_a[0]_GND_11_o_MUX_405_o151 (a[14]_GND_11_o_MUX_391_o)
     LUT5:I1->O            1   0.254   0.000  Mcompar_o<12>_lut<1> (Mcompar_o<12>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<12>_cy<1> (Mcompar_o<12>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<12>_cy<2> (Mcompar_o<12>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<12>_cy<3> (Mcompar_o<12>_cy<3>)
     MUXCY:CI->O           8   0.235   1.399  Mcompar_o<12>_cy<4> (o<12>)
     LUT6:I0->O            7   0.254   1.186  Mmux_a[0]_GND_11_o_MUX_461_o131 (a[12]_GND_11_o_MUX_449_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<11>_lutdi (Mcompar_o<11>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<11>_cy<0> (Mcompar_o<11>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<11>_cy<1> (Mcompar_o<11>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<11>_cy<2> (Mcompar_o<11>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<11>_cy<3> (Mcompar_o<11>_cy<3>)
     MUXCY:CI->O          18   0.235   1.690  Mcompar_o<11>_cy<4> (o<11>)
     LUT6:I0->O            7   0.254   1.340  Mmux_a[0]_GND_11_o_MUX_515_o151 (a[14]_GND_11_o_MUX_501_o)
     LUT6:I1->O            1   0.254   0.000  Mcompar_o<10>_lut<2>1 (Mcompar_o<10>_lut<2>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<10>_cy<2> (Mcompar_o<10>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<10>_cy<3> (Mcompar_o<10>_cy<3>)
     MUXCY:CI->O          22   0.235   1.789  Mcompar_o<10>_cy<4> (o<10>)
     LUT6:I0->O            8   0.254   1.220  Mmux_a[0]_GND_11_o_MUX_567_o131 (a[12]_GND_11_o_MUX_555_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<9>_lutdi1 (Mcompar_o<9>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<9>_cy<1> (Mcompar_o<9>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<2> (Mcompar_o<9>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<3> (Mcompar_o<9>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<4> (Mcompar_o<9>_cy<4>)
     MUXCY:CI->O          32   0.235   1.950  Mcompar_o<9>_cy<5> (o<9>)
     LUT5:I0->O            6   0.254   1.104  Mmux_a[0]_GND_11_o_MUX_617_o111 (a[10]_GND_11_o_MUX_607_o)
     LUT4:I1->O            1   0.235   0.000  Mcompar_o<8>_lut<1> (Mcompar_o<8>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<8>_cy<1> (Mcompar_o<8>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<2> (Mcompar_o<8>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<3> (Mcompar_o<8>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<4> (Mcompar_o<8>_cy<4>)
     MUXCY:CI->O          30   0.235   1.917  Mcompar_o<8>_cy<5> (o<8>)
     LUT5:I0->O            8   0.254   1.220  Mmux_a[0]_GND_11_o_MUX_665_o131 (a[12]_GND_11_o_MUX_653_o)
     LUT5:I1->O            1   0.254   0.000  Mcompar_o<7>_lut<2>1 (Mcompar_o<7>_lut<2>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<7>_cy<2> (Mcompar_o<7>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<3> (Mcompar_o<7>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<4> (Mcompar_o<7>_cy<4>)
     MUXCY:CI->O          38   0.235   2.050  Mcompar_o<7>_cy<5> (o<7>)
     LUT5:I0->O            6   0.254   1.104  Mmux_a[0]_GND_11_o_MUX_711_o1141 (a[8]_GND_11_o_MUX_703_o)
     LUT4:I1->O            1   0.235   0.000  Mcompar_o<6>_lut<1> (Mcompar_o<6>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<6>_cy<1> (Mcompar_o<6>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<2> (Mcompar_o<6>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<3> (Mcompar_o<6>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<4> (Mcompar_o<6>_cy<4>)
     MUXCY:CI->O          37   0.235   2.034  Mcompar_o<6>_cy<5> (o<6>)
     LUT5:I0->O            8   0.254   1.220  Mmux_a[0]_GND_11_o_MUX_755_o131 (a[12]_GND_11_o_MUX_743_o)
     LUT5:I1->O            1   0.254   0.000  Mcompar_o<5>_lut<3>1 (Mcompar_o<5>_lut<3>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<5>_cy<3> (Mcompar_o<5>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<4> (Mcompar_o<5>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<5> (Mcompar_o<5>_cy<5>)
     MUXCY:CI->O          45   0.235   2.167  Mcompar_o<5>_cy<6> (o<5>)
     LUT5:I0->O            6   0.254   1.104  Mmux_a[0]_GND_11_o_MUX_797_o1121 (a[6]_GND_11_o_MUX_791_o)
     LUT4:I1->O            1   0.235   0.000  Mcompar_o<4>_lut<1> (Mcompar_o<4>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<4>_cy<1> (Mcompar_o<4>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<2> (Mcompar_o<4>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<3> (Mcompar_o<4>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<4> (Mcompar_o<4>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<5> (Mcompar_o<4>_cy<5>)
     MUXCY:CI->O          43   0.235   2.134  Mcompar_o<4>_cy<6> (o<4>)
     LUT5:I0->O            8   0.254   1.220  Mmux_a[0]_GND_11_o_MUX_837_o131 (a[12]_GND_11_o_MUX_825_o)
     LUT5:I1->O            1   0.254   0.000  Mcompar_o<3>_lut<4>1 (Mcompar_o<3>_lut<4>)
     MUXCY:S->O            1   0.427   0.790  Mcompar_o<3>_cy<4> (Mcompar_o<3>_cy<4>)
     LUT6:I4->O            1   0.250   0.682  Mcompar_o<3>_cy<5> (Mcompar_o<3>_cy<5>)
     LUT6:I5->O           52   0.254   2.267  Mcompar_o<3>_cy<6> (o<3>)
     LUT5:I0->O            5   0.254   1.069  Mmux_a[0]_GND_11_o_MUX_875_o1101 (a[4]_GND_11_o_MUX_871_o)
     LUT4:I1->O            1   0.235   0.000  Mcompar_o<2>_lut<1> (Mcompar_o<2>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<2>_cy<1> (Mcompar_o<2>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<2> (Mcompar_o<2>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<3> (Mcompar_o<2>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<4> (Mcompar_o<2>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<5> (Mcompar_o<2>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<6> (Mcompar_o<2>_cy<6>)
     MUXCY:CI->O          51   0.235   2.259  Mcompar_o<2>_cy<7> (o<2>)
     LUT5:I0->O            2   0.254   0.954  Mmux_a[0]_GND_11_o_MUX_911_o191 (a[3]_GND_11_o_MUX_908_o)
     LUT4:I1->O            1   0.235   0.000  Mcompar_o<1>_lut<1> (Mcompar_o<1>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<1>_cy<1> (Mcompar_o<1>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<2> (Mcompar_o<1>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<3> (Mcompar_o<1>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<4> (Mcompar_o<1>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<5> (Mcompar_o<1>_cy<5>)
     MUXCY:CI->O           3   0.235   0.766  Mcompar_o<1>_cy<6> (Mcompar_o<1>_cy<6>)
     LUT4:I3->O           15   0.254   1.585  Mcompar_o<1>_cy<7> (o<1>)
     LUT5:I0->O            2   0.254   1.002  Mmux_n0950101 (n0950<3>)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<0>_lutdi1 (Mcompar_o<0>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<0>_cy<1> (Mcompar_o<0>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<2> (Mcompar_o<0>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<3> (Mcompar_o<0>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<4> (Mcompar_o<0>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<5> (Mcompar_o<0>_cy<5>)
     MUXCY:CI->O           1   0.235   0.682  Mcompar_o<0>_cy<6> (Mcompar_o<0>_cy<6>)
     LUT5:I4->O            2   0.254   0.725  Mcompar_o<0>_cy<7> (o<0>)
     end scope: 'autotest/alu16/add/a[15]_b[15]_div_3:o<0>'
     DSP48A1:B0->P1        1   5.145   0.790  Maddsub_n0031 (a[15]_a[15]_sub_6_OUT<1>)
     LUT5:I3->O            1   0.250   0.682  Mmux_out82 (Mmux_out81)
     LUT6:I5->O            5   0.254   1.296  Mmux_out83 (out<1>)
     end scope: 'autotest/alu16/add:out<1>'
     end scope: 'autotest/alu16:M_add_out<1>'
     LUT6:I0->O            1   0.254   0.790  out<0>14 (out<0>13)
     LUT6:I4->O            1   0.250   0.790  out<0>16_SW0 (N39)
     LUT6:I4->O            1   0.250   0.682  out<0>16 (out<0>15)
     LUT6:I5->O            1   0.254   0.790  out<0>17 (out<0>16)
     LUT6:I4->O            1   0.250   0.790  out<0>124 (out<0>)
     end scope: 'autotest:out<0>'
     LUT6:I4->O            7   0.250   1.186  Sh1394 (Sh139)
     LUT4:I0->O            1   0.254   0.681  io_seg<3>1 (io_seg_3_OBUF)
     OBUF:I->O                 2.912          io_seg_3_OBUF (io_seg<3>)
    ----------------------------------------
    Total                     85.793ns (26.185ns logic, 59.608ns route)
                                       (30.5% logic, 69.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 23 / 23
-------------------------------------------------------------------------
Delay:               10.224ns (Levels of Logic = 6)
  Source:            io_button<3> (PAD)
  Destination:       io_led<5> (PAD)

  Data Path: io_button<3> to io_led<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.328   0.944  io_button_3_IBUF (io_button_3_IBUF)
     LUT4:I3->O           12   0.254   1.524  Mmux_led811 (Mmux_led81)
     LUT6:I0->O            1   0.254   1.137  Mmux_io_led301 (Mmux_io_led30)
     LUT6:I0->O            1   0.254   0.682  Mmux_io_led306 (Mmux_io_led305)
     LUT6:I5->O            1   0.254   0.681  Mmux_io_led307 (io_led_5_OBUF)
     OBUF:I->O                 2.912          io_led_5_OBUF (io_led<5>)
    ----------------------------------------
    Total                     10.224ns (5.256ns logic, 4.968ns route)
                                       (51.4% logic, 48.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock autotest/M_counter_q_25
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
autotest/M_counter_q_25|    3.564|         |         |         |
clk                    |    3.037|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.462|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.93 secs
 
--> 

Total memory usage is 274996 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :   25 (   0 filtered)

