0.7
2020.2
Apr 18 2022
16:05:34
D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v,1666362392,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/csv_file_dump.svh,1666362392,verilog,,,,,,,,,,,,
D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/dataflow_monitor.sv,1666362392,systemVerilog,D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/nodf_module_interface.svh;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/pp_loop_interface.svh;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/seq_loop_interface.svh,,D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/dump_file_agent.svh;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/csv_file_dump.svh;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/sample_agent.svh;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/loop_sample_agent.svh;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/sample_manager.svh;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/nodf_module_interface.svh;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/nodf_module_monitor.svh;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/pp_loop_interface.svh;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/pp_loop_monitor.svh;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/seq_loop_interface.svh;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/seq_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/dump_file_agent.svh,1666362392,verilog,,,,,,,,,,,,
D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/fifo_para.vh,1666362392,verilog,,,,,,,,,,,,
D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/ip/xil_defaultlib/spmv_fadd_32ns_32ns_32_5_full_dsp_1_ip.v,1666362432,systemVerilog,,,,spmv_fadd_32ns_32ns_32_5_full_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/ip/xil_defaultlib/spmv_fmul_32ns_32ns_32_4_max_dsp_1_ip.v,1666362434,systemVerilog,,,,spmv_fmul_32ns_32ns_32_4_max_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/loop_sample_agent.svh,1666362392,verilog,,,,,,,,,,,,
D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/nodf_module_interface.svh,1666362392,verilog,,,,nodf_module_intf,,,,,,,,
D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/nodf_module_monitor.svh,1666362392,verilog,,,,,,,,,,,,
D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/pp_loop_interface.svh,1666362392,verilog,,,,pp_loop_intf,,,,,,,,
D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/pp_loop_monitor.svh,1666362392,verilog,,,,,,,,,,,,
D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/sample_agent.svh,1666362392,verilog,,,,,,,,,,,,
D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/sample_manager.svh,1666362392,verilog,,,,,,,,,,,,
D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/seq_loop_interface.svh,1666362392,verilog,,,,seq_loop_intf,,,,,,,,
D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/seq_loop_monitor.svh,1666362392,verilog,,,,,,,,,,,,
D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/spmv.autotb.v,1666362392,systemVerilog,,,D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/fifo_para.vh,apatb_spmv_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/spmv.v,1666355220,systemVerilog,,,,spmv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/spmv_control_s_axi.v,1666355220,systemVerilog,,,,spmv_control_s_axi;spmv_control_s_axi_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/spmv_fadd_32ns_32ns_32_5_full_dsp_1.v,1666355219,systemVerilog,,,,spmv_fadd_32ns_32ns_32_5_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/spmv_fmul_32ns_32ns_32_4_max_dsp_1.v,1666355219,systemVerilog,,,,spmv_fmul_32ns_32ns_32_4_max_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/spmv_spmv_Pipeline_L2.v,1666355219,systemVerilog,,,,spmv_spmv_Pipeline_L2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
