
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.099302                       # Number of seconds simulated
sim_ticks                                 99301932627                       # Number of ticks simulated
final_tick                               627378642129                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 162558                       # Simulator instruction rate (inst/s)
host_op_rate                                   205176                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                4898831                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907104                       # Number of bytes of host memory used
host_seconds                                 20270.54                       # Real time elapsed on the host
sim_insts                                  3295133499                       # Number of instructions simulated
sim_ops                                    4159035282                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       582528                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1077632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2246912                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3912192                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1559040                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1559040                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4551                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8419                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        17554                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 30564                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12180                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12180                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        18046                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      5866230                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16757                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10852075                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        16757                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     22627072                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                39396937                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        18046                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16757                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        16757                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              51560                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15699997                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15699997                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15699997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        18046                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      5866230                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16757                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10852075                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        16757                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     22627072                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               55096934                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               238134132                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21503329                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17432333                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1979153                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8753281                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8145150                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2334333                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93650                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186306001                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119891092                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21503329                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10479483                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26386592                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6032473                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3528579                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         11511224                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1977341                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220248991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.668571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.029154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       193862399     88.02%     88.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1837919      0.83%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3336101      1.51%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3089501      1.40%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1964573      0.89%     92.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1615954      0.73%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          924590      0.42%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          955878      0.43%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12662076      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220248991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090299                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.503460                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184404909                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5446727                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26324225                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        45573                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4027556                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3734135                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147155278                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1293                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4027556                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184877105                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1211657                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3148311                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25868843                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1115518                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     147031648                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        188143                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       478824                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    208567631                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    684891074                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    684891074                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704513                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        36863109                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33814                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4110188                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13863629                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7183508                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82039                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1597538                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         146069508                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33814                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137965710                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       116764                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22007137                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     46232531                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    220248991                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.626408                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.299504                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160758398     72.99%     72.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25180028     11.43%     84.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     13546067      6.15%     90.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6866851      3.12%     93.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8184201      3.72%     97.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2648120      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2484036      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       438945      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       142345      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220248991                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         416742     59.73%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        143136     20.52%     80.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137819     19.75%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116019643     84.09%     84.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978149      1.43%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16907      0.01%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12790112      9.27%     94.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7160899      5.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137965710                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.579361                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             697697                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005057                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    496994871                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    168110668                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134981718                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138663407                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       268190                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2670208                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          209                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        92480                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4027556                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         819208                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       114305                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    146103325                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         8502                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13863629                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7183508                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         99142                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          209                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1056654                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1102059                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2158713                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135975479                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12339644                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1990230                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19500396                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19195444                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160752                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.571004                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134981763                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134981718                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         77883097                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        216943745                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.566831                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.359001                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129333                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22974380                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33814                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2004289                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216221435                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.569459                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.369153                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    164369334     76.02%     76.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23868355     11.04%     87.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12381160      5.73%     92.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3980295      1.84%     94.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5464470      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1836376      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1057757      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       938033      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2325655      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216221435                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129333                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284449                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193421                       # Number of loads committed
system.switch_cpus0.commit.membars              16907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772297                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930175                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539549                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2325655                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           359999493                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          296235012                       # The number of ROB writes
system.switch_cpus0.timesIdled                2882672                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               17885141                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129333                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.381341                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.381341                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.419931                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.419931                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611581769                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188898958                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      135815477                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33814                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               238134132                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19509527                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15949920                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1900462                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7992234                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7655692                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1999486                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        86286                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    187853065                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             109601823                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19509527                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9655178                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22831094                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5274199                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4679695                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11509124                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1902166                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    218705703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.614507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.958406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       195874609     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1097214      0.50%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1670348      0.76%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2283027      1.04%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2345695      1.07%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1961021      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1114815      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1639271      0.75%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10719703      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    218705703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081927                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.460252                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       185704379                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6846040                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22770477                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        43186                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3341612                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3220299                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     134286568                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1330                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3341612                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       186230011                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1272821                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4248265                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22296859                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1316126                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     134200709                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1232                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        296609                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       526013                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1063                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    186486963                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    624572936                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    624572936                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    161182315                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25304648                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37131                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21396                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3824022                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12742069                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6988404                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       123732                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1517023                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         134017414                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37126                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        127112359                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25460                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15252038                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36209547                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5654                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    218705703                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.581203                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270503                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    164958124     75.42%     75.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21912530     10.02%     85.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11331201      5.18%     90.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8538981      3.90%     94.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6637810      3.04%     97.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2667444      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1693474      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       857932      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       108207      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    218705703                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          22698     10.08%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         83014     36.87%     46.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       119445     53.05%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    106495574     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1971003      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15735      0.01%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11694158      9.20%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6935889      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     127112359                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.533785                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             225157                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001771                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    473181038                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    149306905                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    125204924                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     127337516                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       297958                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2105795                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          327                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       170887                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           72                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3341612                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1015907                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       119626                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    134054540                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        61436                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12742069                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6988404                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21390                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         88199                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          327                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1106217                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1082300                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2188517                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    125385730                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11027797                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1726629                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            17962013                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17722297                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6934216                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.526534                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             125205061                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            125204924                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         72069040                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        193059624                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.525775                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373299                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     94396558                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    116017033                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18044433                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31472                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1931759                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    215364091                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.538702                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.388441                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    167931930     77.98%     77.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23386006     10.86%     88.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8888950      4.13%     92.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4291418      1.99%     94.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3548604      1.65%     96.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2121615      0.99%     97.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1796975      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       794212      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2604381      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    215364091                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     94396558                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     116017033                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17453791                       # Number of memory references committed
system.switch_cpus1.commit.loads             10636274                       # Number of loads committed
system.switch_cpus1.commit.membars              15736                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16639321                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        104573795                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2367212                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2604381                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           346821176                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          271464761                       # The number of ROB writes
system.switch_cpus1.timesIdled                2925018                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19428429                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           94396558                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            116017033                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     94396558                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.522699                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.522699                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.396401                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.396401                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       565118541                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      173730137                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      124979854                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31472                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               238134132                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21575510                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17479172                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1973525                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8573484                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8129662                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2421160                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89362                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    182345901                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             119980619                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21575510                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10550822                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             26277969                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6058508                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4357985                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11407012                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1972962                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    217022575                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.679226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.051795                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       190744606     87.89%     87.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2448803      1.13%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1926307      0.89%     89.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4524424      2.08%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          972402      0.45%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1515023      0.70%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1164384      0.54%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          731442      0.34%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12995184      5.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    217022575                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090602                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.503836                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       180326697                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6436295                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         26172274                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        87363                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3999942                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3719670                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        41348                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     147119106                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        74135                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3999942                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       180823597                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1661324                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3380106                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         25733229                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1424373                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     146985416                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        24479                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        271868                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       527584                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       190940                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    206780326                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    685907435                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    685907435                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    167902414                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        38877912                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36726                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        20456                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4642561                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14270927                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7104136                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       133067                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1580904                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         145935727                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36717                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        137070575                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       141125                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     24385484                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     50774877                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4189                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    217022575                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.631596                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.302734                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    157937917     72.77%     72.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25320817     11.67%     84.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12273485      5.66%     90.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8209348      3.78%     93.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7592692      3.50%     97.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2553486      1.18%     98.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2634351      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       373392      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       127087      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    217022575                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         393825     59.23%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        134720     20.26%     79.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       136403     20.51%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    115119273     83.99%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2077465      1.52%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16264      0.01%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12809386      9.35%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7048187      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     137070575                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.575602                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             664948                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.004851                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    491969798                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    170358404                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    133555499                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     137735523                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       345196                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3220707                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1002                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          476                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       193210                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3999942                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1067312                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        95497                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    145972444                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        17880                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14270927                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7104136                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20453                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         80884                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          476                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1072174                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1119068                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2191242                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    134576365                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12368562                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2494210                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19415442                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19075882                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7046880                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.565128                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             133556288                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            133555499                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         79090543                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        218347711                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.560841                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.362223                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98363751                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    120800196                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     25173704                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32528                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1976686                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    213022633                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.567077                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.371801                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    162303205     76.19%     76.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23867521     11.20%     87.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10420646      4.89%     92.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5921038      2.78%     95.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4289511      2.01%     97.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1685231      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1300246      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       939286      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2295949      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    213022633                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98363751                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     120800196                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17961146                       # Number of memory references committed
system.switch_cpus2.commit.loads             11050220                       # Number of loads committed
system.switch_cpus2.commit.membars              16264                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17356716                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108845326                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2459319                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2295949                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           356700584                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          295947850                       # The number of ROB writes
system.switch_cpus2.timesIdled                2943570                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               21111557                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98363751                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            120800196                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98363751                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.420954                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.420954                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.413060                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.413060                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       606184840                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      185986817                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      135892364                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32528                       # number of misc regfile writes
system.l20.replacements                          4566                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          373179                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14806                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.204579                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          320.081649                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    11.968734                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2160.999680                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7746.949937                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.031258                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001169                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.211035                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.756538                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        34387                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  34387                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10347                       # number of Writeback hits
system.l20.Writeback_hits::total                10347                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        34387                       # number of demand (read+write) hits
system.l20.demand_hits::total                   34387                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        34387                       # number of overall hits
system.l20.overall_hits::total                  34387                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4551                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4565                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4551                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4565                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4551                       # number of overall misses
system.l20.overall_misses::total                 4565                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3171569                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1077647061                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1080818630                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3171569                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1077647061                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1080818630                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3171569                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1077647061                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1080818630                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38938                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38952                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10347                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10347                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38938                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38952                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38938                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38952                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.116878                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.117196                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.116878                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.117196                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.116878                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.117196                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 226540.642857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 236793.465392                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 236762.021906                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 226540.642857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 236793.465392                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 236762.021906                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 226540.642857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 236793.465392                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 236762.021906                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3283                       # number of writebacks
system.l20.writebacks::total                     3283                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4551                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4565                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4551                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4565                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4551                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4565                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2303463                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    795916382                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    798219845                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2303463                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    795916382                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    798219845                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2303463                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    795916382                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    798219845                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.116878                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.117196                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.116878                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.117196                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.116878                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.117196                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 164533.071429                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 174888.240387                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 174856.483023                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 164533.071429                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 174888.240387                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 174856.483023                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 164533.071429                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 174888.240387                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 174856.483023                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8432                       # number of replacements
system.l21.tagsinuse                     10239.982702                       # Cycle average of tags in use
system.l21.total_refs                          548314                       # Total number of references to valid blocks.
system.l21.sampled_refs                         18672                       # Sample count of references to valid blocks.
system.l21.avg_refs                         29.365574                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          569.964336                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.768941                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3676.156972                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5986.092453                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.055661                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000759                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.359000                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.584579                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        41129                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  41129                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           23998                       # number of Writeback hits
system.l21.Writeback_hits::total                23998                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        41129                       # number of demand (read+write) hits
system.l21.demand_hits::total                   41129                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        41129                       # number of overall hits
system.l21.overall_hits::total                  41129                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8415                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8428                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8419                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8432                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8419                       # number of overall misses
system.l21.overall_misses::total                 8432                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2545514                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1899417518                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1901963032                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       795812                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       795812                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2545514                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1900213330                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1902758844                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2545514                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1900213330                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1902758844                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        49544                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              49557                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        23998                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            23998                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            4                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                4                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        49548                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               49561                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        49548                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              49561                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.169849                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.170067                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.169916                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.170134                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.169916                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.170134                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 195808.769231                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 225718.065122                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 225671.930707                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       198953                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       198953                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 195808.769231                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 225705.348616                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 225659.255693                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 195808.769231                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 225705.348616                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 225659.255693                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5555                       # number of writebacks
system.l21.writebacks::total                     5555                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8415                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8428                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8419                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8432                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8419                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8432                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1742006                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1378407933                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1380149939                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       548018                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       548018                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1742006                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1378955951                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1380697957                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1742006                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1378955951                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1380697957                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.169849                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.170067                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.169916                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.170134                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.169916                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.170134                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 134000.461538                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 163803.675936                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 163757.705150                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 137004.500000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 137004.500000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 134000.461538                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 163790.943224                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 163745.013876                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 134000.461538                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 163790.943224                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 163745.013876                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         17567                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          768237                       # Total number of references to valid blocks.
system.l22.sampled_refs                         29855                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.732273                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          418.708532                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.853477                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3811.212307                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             0.254310                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          8047.971374                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.034075                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000802                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.310157                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000021                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.654946                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        54773                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  54773                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           20419                       # number of Writeback hits
system.l22.Writeback_hits::total                20419                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        54773                       # number of demand (read+write) hits
system.l22.demand_hits::total                   54773                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        54773                       # number of overall hits
system.l22.overall_hits::total                  54773                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        17554                       # number of ReadReq misses
system.l22.ReadReq_misses::total                17567                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        17554                       # number of demand (read+write) misses
system.l22.demand_misses::total                 17567                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        17554                       # number of overall misses
system.l22.overall_misses::total                17567                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2998824                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   4109594238                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     4112593062                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2998824                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   4109594238                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      4112593062                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2998824                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   4109594238                       # number of overall miss cycles
system.l22.overall_miss_latency::total     4112593062                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        72327                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              72340                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        20419                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            20419                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        72327                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               72340                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        72327                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              72340                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.242703                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.242839                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.242703                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.242839                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.242703                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.242839                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 230678.769231                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 234111.555087                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 234109.014744                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 230678.769231                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 234111.555087                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 234109.014744                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 230678.769231                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 234111.555087                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 234109.014744                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3342                       # number of writebacks
system.l22.writebacks::total                     3342                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        17554                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           17567                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        17554                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            17567                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        17554                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           17567                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2192861                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3022825804                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3025018665                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2192861                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3022825804                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3025018665                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2192861                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3022825804                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3025018665                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.242703                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.242839                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.242703                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.242839                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.242703                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.242839                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 168681.615385                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 172201.538339                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 172198.933512                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 168681.615385                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 172201.538339                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 172198.933512                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 168681.615385                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 172201.538339                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 172198.933512                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996996                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011518859                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2184705.958963                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996996                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022431                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11511208                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11511208                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11511208                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11511208                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11511208                       # number of overall hits
system.cpu0.icache.overall_hits::total       11511208                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3842553                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3842553                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3842553                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3842553                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3842553                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3842553                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11511224                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11511224                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11511224                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11511224                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11511224                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11511224                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 240159.562500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 240159.562500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 240159.562500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 240159.562500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 240159.562500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 240159.562500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3287769                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3287769                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3287769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3287769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3287769                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3287769                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 234840.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 234840.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 234840.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 234840.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 234840.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 234840.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38938                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168089217                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39194                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4288.646655                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   232.578497                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    23.421503                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.908510                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.091490                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9271985                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9271985                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7058902                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7058902                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16907                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16330887                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16330887                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16330887                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16330887                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117408                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117408                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117408                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117408                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117408                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117408                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  13040397076                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13040397076                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  13040397076                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13040397076                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  13040397076                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13040397076                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9389393                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9389393                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16448295                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16448295                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16448295                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16448295                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012504                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012504                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007138                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007138                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007138                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007138                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 111069.067491                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 111069.067491                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 111069.067491                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 111069.067491                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 111069.067491                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 111069.067491                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10347                       # number of writebacks
system.cpu0.dcache.writebacks::total            10347                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78470                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78470                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78470                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78470                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78470                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78470                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38938                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38938                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38938                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38938                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3353190688                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3353190688                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3353190688                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3353190688                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3353190688                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3353190688                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004147                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004147                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002367                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002367                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002367                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002367                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 86116.151009                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86116.151009                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 86116.151009                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86116.151009                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 86116.151009                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86116.151009                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.997194                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1011775442                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2052282.843813                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997194                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790060                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11509108                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11509108                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11509108                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11509108                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11509108                       # number of overall hits
system.cpu1.icache.overall_hits::total       11509108                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3103645                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3103645                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3103645                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3103645                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3103645                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3103645                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11509124                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11509124                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11509124                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11509124                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11509124                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11509124                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 193977.812500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 193977.812500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 193977.812500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 193977.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 193977.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 193977.812500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2653756                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2653756                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2653756                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2653756                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2653756                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2653756                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 204135.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 204135.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 204135.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 204135.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 204135.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 204135.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 49548                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170993870                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 49804                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3433.336077                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.239175                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.760825                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911091                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088909                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8090880                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8090880                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6782200                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6782200                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16549                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16549                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15736                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15736                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14873080                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14873080                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14873080                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14873080                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       141918                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       141918                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2890                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2890                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       144808                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        144808                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       144808                       # number of overall misses
system.cpu1.dcache.overall_misses::total       144808                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16162282786                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16162282786                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    578452729                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    578452729                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16740735515                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16740735515                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16740735515                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16740735515                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8232798                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8232798                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6785090                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6785090                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15736                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15736                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15017888                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15017888                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15017888                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15017888                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017238                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017238                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000426                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000426                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009642                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009642                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009642                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009642                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 113884.657239                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 113884.657239                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 200156.653633                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 200156.653633                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 115606.427235                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 115606.427235                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 115606.427235                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 115606.427235                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       800690                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       160138                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23998                       # number of writebacks
system.cpu1.dcache.writebacks::total            23998                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        92374                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        92374                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2886                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2886                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        95260                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        95260                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        95260                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        95260                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        49544                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        49544                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        49548                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        49548                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        49548                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        49548                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4669638560                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4669638560                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       829012                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       829012                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4670467572                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4670467572                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4670467572                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4670467572                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006018                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006018                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003299                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003299                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003299                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003299                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94252.352656                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94252.352656                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       207253                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       207253                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 94261.475176                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94261.475176                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 94261.475176                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94261.475176                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               490.985616                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013529095                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2064214.042770                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.985616                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          478                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020810                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.766026                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.786836                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11406997                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11406997                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11406997                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11406997                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11406997                       # number of overall hits
system.cpu2.icache.overall_hits::total       11406997                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3586959                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3586959                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3586959                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3586959                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3586959                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3586959                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11407012                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11407012                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11407012                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11407012                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11407012                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11407012                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 239130.600000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 239130.600000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 239130.600000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 239130.600000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 239130.600000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 239130.600000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3106724                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3106724                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3106724                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3106724                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3106724                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3106724                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 238978.769231                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 238978.769231                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 238978.769231                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 238978.769231                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 238978.769231                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 238978.769231                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 72327                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               179537814                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 72583                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2473.551851                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.939584                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.060416                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902108                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097892                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9265554                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9265554                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6878398                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6878398                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        20264                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        20264                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16264                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16264                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16143952                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16143952                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16143952                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16143952                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       174252                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       174252                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       174252                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        174252                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       174252                       # number of overall misses
system.cpu2.dcache.overall_misses::total       174252                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  21048991641                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  21048991641                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  21048991641                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  21048991641                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  21048991641                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  21048991641                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9439806                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9439806                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6878398                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6878398                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        20264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        20264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16264                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16264                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16318204                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16318204                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16318204                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16318204                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018459                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018459                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010678                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010678                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010678                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010678                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 120796.270006                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 120796.270006                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 120796.270006                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 120796.270006                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 120796.270006                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 120796.270006                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20419                       # number of writebacks
system.cpu2.dcache.writebacks::total            20419                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       101925                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       101925                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       101925                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       101925                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       101925                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       101925                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        72327                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        72327                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        72327                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        72327                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        72327                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        72327                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   7854712694                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7854712694                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   7854712694                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7854712694                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   7854712694                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7854712694                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007662                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007662                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004432                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004432                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004432                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004432                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 108600.006830                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 108600.006830                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 108600.006830                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 108600.006830                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 108600.006830                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 108600.006830                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
