{
    "signed_unsigned/signed_to_signed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "signed_unsigned/signed_to_signed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_to_signed.v",
        "exit": 134,
        "errors": [
            "AST signed_to_signed.v:2 Odin does not handle signed ports (a)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "signed_unsigned/signed_to_signed/k6_N10_40nm": {
        "test_name": "signed_unsigned/signed_to_signed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_to_signed.v",
        "exit": 134,
        "errors": [
            "AST signed_to_signed.v:2 Odin does not handle signed ports (a)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "signed_unsigned/signed_to_signed/k6_N10_mem32K_40nm": {
        "test_name": "signed_unsigned/signed_to_signed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_to_signed.v",
        "exit": 134,
        "errors": [
            "AST signed_to_signed.v:2 Odin does not handle signed ports (a)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "signed_unsigned/signed_to_signed/no_arch": {
        "test_name": "signed_unsigned/signed_to_signed/no_arch",
        "architecture": "n/a",
        "verilog": "signed_to_signed.v",
        "exit": 134,
        "errors": [
            "AST signed_to_signed.v:2 Odin does not handle signed ports (a)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "signed_unsigned/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "signed_unsigned/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_to_unsigned.v",
        "exit": 134,
        "errors": [
            "AST signed_to_unsigned.v:2 Odin does not handle signed ports (a)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "signed_unsigned/signed_to_unsigned/k6_N10_40nm": {
        "test_name": "signed_unsigned/signed_to_unsigned/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_to_unsigned.v",
        "exit": 134,
        "errors": [
            "AST signed_to_unsigned.v:2 Odin does not handle signed ports (a)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "signed_unsigned/signed_to_unsigned/k6_N10_mem32K_40nm": {
        "test_name": "signed_unsigned/signed_to_unsigned/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_to_unsigned.v",
        "exit": 134,
        "errors": [
            "AST signed_to_unsigned.v:2 Odin does not handle signed ports (a)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "signed_unsigned/signed_to_unsigned/no_arch": {
        "test_name": "signed_unsigned/signed_to_unsigned/no_arch",
        "architecture": "n/a",
        "verilog": "signed_to_unsigned.v",
        "exit": 134,
        "errors": [
            "AST signed_to_unsigned.v:2 Odin does not handle signed ports (a)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "signed_unsigned/unsigned_to_signed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "signed_unsigned/unsigned_to_signed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_to_signed.v",
        "exit": 134,
        "errors": [
            "AST unsigned_to_signed.v:3 Odin does not handle signed ports (b)"
        ],
        "warnings": [
            "PARSE_TO_AST unsigned_to_signed.v:2 error in parsing: (syntax error, unexpected '[', expecting ';' or ',')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "signed_unsigned/unsigned_to_signed/k6_N10_40nm": {
        "test_name": "signed_unsigned/unsigned_to_signed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_to_signed.v",
        "exit": 134,
        "errors": [
            "AST unsigned_to_signed.v:3 Odin does not handle signed ports (b)"
        ],
        "warnings": [
            "PARSE_TO_AST unsigned_to_signed.v:2 error in parsing: (syntax error, unexpected '[', expecting ';' or ',')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "signed_unsigned/unsigned_to_signed/k6_N10_mem32K_40nm": {
        "test_name": "signed_unsigned/unsigned_to_signed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_to_signed.v",
        "exit": 134,
        "errors": [
            "AST unsigned_to_signed.v:3 Odin does not handle signed ports (b)"
        ],
        "warnings": [
            "PARSE_TO_AST unsigned_to_signed.v:2 error in parsing: (syntax error, unexpected '[', expecting ';' or ',')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "signed_unsigned/unsigned_to_signed/no_arch": {
        "test_name": "signed_unsigned/unsigned_to_signed/no_arch",
        "architecture": "n/a",
        "verilog": "unsigned_to_signed.v",
        "exit": 134,
        "errors": [
            "AST unsigned_to_signed.v:3 Odin does not handle signed ports (b)"
        ],
        "warnings": [
            "PARSE_TO_AST unsigned_to_signed.v:2 error in parsing: (syntax error, unexpected '[', expecting ';' or ',')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "signed_unsigned/unsigned_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "signed_unsigned/unsigned_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_to_unsigned.v",
        "exit": 134,
        "errors": [
            "AST unsigned_to_unsigned.v:1 No matching declaration for port a"
        ],
        "warnings": [
            "PARSE_TO_AST unsigned_to_unsigned.v:2 error in parsing: (syntax error, unexpected '[', expecting ';' or ',')",
            "PARSE_TO_AST unsigned_to_unsigned.v:3 error in parsing: (syntax error, unexpected '[', expecting ';' or ',')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "signed_unsigned/unsigned_to_unsigned/k6_N10_40nm": {
        "test_name": "signed_unsigned/unsigned_to_unsigned/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_to_unsigned.v",
        "exit": 134,
        "errors": [
            "AST unsigned_to_unsigned.v:1 No matching declaration for port a"
        ],
        "warnings": [
            "PARSE_TO_AST unsigned_to_unsigned.v:2 error in parsing: (syntax error, unexpected '[', expecting ';' or ',')",
            "PARSE_TO_AST unsigned_to_unsigned.v:3 error in parsing: (syntax error, unexpected '[', expecting ';' or ',')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "signed_unsigned/unsigned_to_unsigned/k6_N10_mem32K_40nm": {
        "test_name": "signed_unsigned/unsigned_to_unsigned/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_to_unsigned.v",
        "exit": 134,
        "errors": [
            "AST unsigned_to_unsigned.v:1 No matching declaration for port a"
        ],
        "warnings": [
            "PARSE_TO_AST unsigned_to_unsigned.v:2 error in parsing: (syntax error, unexpected '[', expecting ';' or ',')",
            "PARSE_TO_AST unsigned_to_unsigned.v:3 error in parsing: (syntax error, unexpected '[', expecting ';' or ',')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "signed_unsigned/unsigned_to_unsigned/no_arch": {
        "test_name": "signed_unsigned/unsigned_to_unsigned/no_arch",
        "architecture": "n/a",
        "verilog": "unsigned_to_unsigned.v",
        "exit": 134,
        "errors": [
            "AST unsigned_to_unsigned.v:1 No matching declaration for port a"
        ],
        "warnings": [
            "PARSE_TO_AST unsigned_to_unsigned.v:2 error in parsing: (syntax error, unexpected '[', expecting ';' or ',')",
            "PARSE_TO_AST unsigned_to_unsigned.v:3 error in parsing: (syntax error, unexpected '[', expecting ';' or ',')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    }
}
