// Seed: 1294563701
module module_0 #(
    parameter id_4 = 32'd84
) (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire _id_4;
  supply1 [1 : -1 'b0 -  id_4] id_5 = -1 - !1 / 1;
  wire id_6;
  ;
  wire id_7 = id_5;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  and primCall (id_8, id_9, id_4, id_3, id_5, id_11, id_1, id_12);
  module_0 modCall_1 (
      id_11,
      id_11,
      id_8
  );
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout logic [7:0] id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4[1'h0-:-1] = id_4 || -1;
endmodule
