[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of M24M01-DWDW3TP/K production of ST MICROELECTRONICS from the text:This is information on a product in full production. February 2014 DocID023765 Rev 4 1/37M24M01-A125\nAutomotive 1-Mbit serial I²C bus EEPROM with 1 MHz clock\nDatasheet - production data\nFeatures\n•Compatible with all I2C bus modes\n–1  M H z–4 0 0  k H z\n–1 0 0  k H z\n•Memory array\n– 1 Mbit (128 Kbytes) of EEPROM\n– Page size: 256 bytes– Additional Write lockable page \n(Identification page)\n•Extended temperature and voltage ranges\n– -40 °C to 125 °C; 2.5 V to 5.5 V\n•Schmitt trigger inputs for noise filtering.\n•Short Write cycle time\n– Byte Write within 4 ms\n– Page Write within 4 ms\n•Write cycle endurance\n– 4 million Write cycles at 25 °C\n– 1.2 million Write cycles at 85 °C– 600 k Write cycles at 125 °C\n•Data retention\n– 50 years at 125 °C\n– 100 years at 25 °C\n•ESD Protection (Human Body Model)\n– 4000 V\n•Packages\n– RoHS compliant and halogen-free \n(ECOPACK\n®2)TSSOP8 (DW)\nSO8 (MN)169 mil width\n150 mil width\nwww.st.com\nContents M24M01-A125\n2/37 DocID023765 Rev 4Contents\n1 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6\n2 Signal description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8\n2.1 Serial Clock (SCL)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8\n2.2 Serial Data (SDA) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8\n2.3 Chip Enable (E2, E1)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82.4 Write Control (WC\n) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8\n2.5 VSS (ground)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n2.6 Supply voltage (VCC)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n3 Device operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10\n3.1 Start condition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11\n3.2 Stop condition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11\n3.3 Data input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11\n3.4 Acknowledge bit (ACK)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .113.5 Device addressing  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12\n3.6 Identification page  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n4 Instructions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\n4.1 Write operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\n4.1.1 Byte Write  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n4.1.2 Page Write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\n4.1.3 Write Identification Page  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 184.1.4 Lock Identification Page . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\n4.1.5 Minimizing Write delays by polling on ACK  . . . . . . . . . . . . . . . . . . . . . . 18\n4.2 Read operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\n4.2.1 Random Address Read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\n4.2.2 Current Address Read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 214.2.3 Sequential Read  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\n4.2.4 Read Identification Page  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\n4.2.5 Read the lock status  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\n4.2.6 Acknowledge in Read mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\nDocID023765 Rev 4 3/37M24M01-A125 Contents\n35 Application design recommendati ons  . . . . . . . . . . . . . . . . . . . . . . . . . 23\n5.1 Supply voltage  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\n5.1.1 Operating supply voltage (VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\n5.1.2 Power-up conditions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\n5.1.3 Power-down . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\n5.2 Cycling with Error Correction Code (ECC) . . . . . . . . . . . . . . . . . . . . . . . . 24\n6 Delivery state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25\n7 Maximum rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25\n8 DC and AC parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26\n9 Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\n10 Part numbering  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35\n11 Revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36\nList of tables M24M01-A125\n4/37 DocID023765 Rev 4List of tables\nTable 1. Signal names  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7\nTable 2. Device select code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12\nTable 3. Address significant bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 13\nTable 4. Device identification code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 14\nTable 5. Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 25\nTable 6. Cycling performance by groups of four bytes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26Table 7. Operating conditions (voltage range W) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26Table 8. AC measurement conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26\nTable 9. Input parameters. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 27\nTable 10. DC characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28\nTable 11. 400 kHz AC characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29\nTable 12. 1 MHz AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30\nTable 13. TSSOP8 – 8-lead thin shrink small outline, pa ckage mechanical data. . . . . . . . . . . . . . . . 33\nTable 14. SO8N – 8 lead plastic small outline, 150 mils body width, package data. . . . . . . . . . . . . . 34\nTable 15. Ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 35\nTable 16. Document revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36\nDocID023765 Rev 4 5/37M24M01-A125 List of figures\n5List of figures\nFigure 1. Logic diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . 6\nFigure 2. 8-pin package connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 7\nFigure 3. Device select code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 8\nFigure 4. I2C bus protocol  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10\nFigure 5. Write mode sequences with WC  = 0 (data write enabled) . . . . . . . . . . . . . . . . . . . . . . . . . 16\nFigure 6. Write mode sequences with WC  = 1 (data write inhibited) . . . . . . . . . . . . . . . . . . . . . . . . . 17\nFigure 7. Write cycle polling flowchart using ACK . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 9\nFigure 8. Read mode sequences. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 20\nFigure 9. AC measurement I/O waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 7\nFigure 10. Maximum Rbus value versus bus parasitic capacitance (Cbus) for an I2C \n bus at maximum frequency fC = 400 kHz  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\nFigure 11. Maximum Rbus value versus bus parasitic capacitance Cbus) for an I2C \n bus at maximum frequency fC = 1MHz  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\nFigure 12. AC waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32\nFigure 13. TSSOP8 – 8-lead thin shrink small outline, pa ckage outline  . . . . . . . . . . . . . . . . . . . . . . . 33\nFigure 14. SO8N – 8 lead plastic small outline, 150 mils  body width, package outline . . . . . . . . . . . . 34\nDescription M24M01-A125\n6/37 DocID023765 Rev 41 Description\nThe M24M01-A125 is a 1-Mbit serial EEPROM Automotive  grade device operating up to \n125 °C. The M24M01-A125 is compliant with the ve ry high level of reliability defined by the \nAutomotive standard AEC-Q100 grade 1.\nThe device is accessed by a simple serial I2C compatible interfac e running up to 1  MHz.\nThe memory array is based on advanced true EEPROM technology (Elect rically Erasable \nPROgrammable Memory). The M24M01-A125 is a byte-alterable memory (128  K × 8  bits) \norganized as 512  pages of 256 bytes in which the data integrity is significantly improved \nwith an embedded Error Correction Code logic.\nThe M24M01-A125 offers an additional Identification Page (256 bytes) in which the ST device identification can be read. This page can also be used to st ore sensitive application \nparameters which can be later permanently locked in read-only mode.\nFigure 1. Logic diagram\n-3\x13\x10\x19\x17\x156\x117#\n#ONTROL\x00LOGIC(IGH\x00VOLTAGE\nGENERATOR\n)\x0f/\x00SHIFT\x00REGISTER\n!DDRESS\x00REGISTER\nAND\x00COUNTER$ATA\nREGISTER\n\x11\x00PAGE\n8\x00DECODER9\x00DECODER\n)DENTIFICATION\x00PAGE%\x12\n%\x11\n3#,\n3$!\nDocID023765 Rev 4 7/37M24M01-A125 Description\n36          \nFigure 2. 8-pin package connections\n1. DU: Don\'t Use (if connected, must be connected to VSS)\n2. See Section 9: Package mechanical data for package dimensions, and how to identify pin 1.Table 1. Signal names\nSignal name Function Direction\nE2, E1 Chip Enable Input\nSDA Serial Data I/OSCL Serial Clock Input\nWC\nWrite Control Input\nVCC Supply voltage -\nVSS Ground -\n-3\x11\x19\x17\x17\x136\x113$! 6333#,7# %\x11$5 6 ##\n%\x12\x11\n\x12\n\x13\x14\x18\n\x17\n\x16\x15-\x12\x14-\x10\x11\nSignal description M24M01-A125\n8/37 DocID023765 Rev 42 Signal description\n2.1 Serial Clock (SCL)\nThe signal applied on this input is used to stro be the data available on SDA(in) and to output \nthe data on SDA(out).\n2.2 Serial Data (SDA)\nSDA is an input/output used to transfer data in or out of the device. SDA(out) is an open drain output that may be wire-OR’ed with other open drain or open collector signals on the \nbus. A pull up resistor must be connected between SDA and V\nCC (Figure  10 indicates how \nto calculate the value of the pull-up resistor).\n2.3 Chip Enable (E2, E1)\n(E2,E1) input signals are used to set the value that is to be looked for on the three least significant bits (b3, b2) of the 7-bit device select code (see \nTable  2). These inputs must be \ntied to VCC or VSS, as shown in Figure  3. When not connected (left floating), these inputs \nare read as low (0).\nFigure 3. Device select code\n2.4 Write Control (WC )\nThis input signal is useful for protecting the entire contents of the memory from inadvertent \nwrite operations. Write operations are disa bled to the entire memory array when Write \nControl ( WC) is driven high. Write operations are enabled when Write Control ( WC) is either \ndriven low or left floating.\nWhen Write Control ( WC) is driven high, device select and address bytes are \nacknowledged, Data bytes are not acknowledged.!I\x11\x12\x18\x10\x166##\n-\x12\x14XXX\n633%I6##\n-\x12\x14XXX\n633%I\nDocID023765 Rev 4 9/37M24M01-A125 Signal description\n362.5 VSS (ground)\nVSS is the reference for the VCC supply voltage.\n2.6 Supply voltage (VCC)\nVCC is the supply voltage pin.\nDevice operation M24M01-A125\n10/37 DocID023765 Rev 43 Device operation\nThe device supports the I2C protocol (see Figure  4).\nThe I2C bus is controlled by the bus master and the device is always a slave in all \ncommunications.\nThe device (bus master or a slave) that sends data on to the bus is defined as a transmitter; \nthe device (bus master or a slave) is defined as a receiver when reading the data.\nFigure 4. I2C bus protocol\n3#,\n3$!\n3#,\n3$!\n3$!34!24\n#ONDITION3$!\n)NPUT3$!\n#HANGE\n!)\x10\x10\x17\x19\x12"34/0\n#ONDITION\n\x11 \x12\x13 \x17 \x18\x19\n-3" !#+\n34!24\n#ONDITION\n3#, \x11 \x12\x13 \x17 \x18\x19\n-3" !#+\n34/0\n#ONDITION\nDocID023765 Rev 4 11/37M24M01-A125 Device operation\n363.1 Start condition\nStart is identified by a falling edge of Serial Da ta (SDA) while Serial Clock (SCL) is stable in \nthe high state. A Start condition must prece de any data transfer instruction. The device \ncontinuously monitors (except during a Writ e cycle) Serial Data (SDA) and Serial Clock \n(SCL) for a Start condition.\n3.2 Stop condition\nStop is identified by a rising edge of Serial Da ta (SDA) while Serial Clock (SCL) is stable and \ndriven high. A Stop condition terminates communication between the device and the bus master.\nA Stop condition at the end of a Write instruction triggers the internal Write cycle.\n3.3 Data input\nDuring data input, the device samples Serial Da ta (SDA) on the rising edge of Serial Clock \n(SCL). For correct device operation, Serial Data  (SDA) must be stable during the rising edge \nof Serial Clock (SCL), and the Serial Data (SDA) signal must change only when Serial Clock \n(SCL) is driven low.\n3.4 Acknowledge bit (ACK)\nThe acknowledge bit is used to indicate a succ essful byte transfer. The bus transmitter, \nwhether it be bus master or slave device, releas es Serial Data (SDA) after sending eight bits \nof data. During the 9th clock pulse period, the receiver pulls Serial Data (SDA) low to \nacknowledge the receipt of the eight data bits.\nDevice operation M24M01-A125\n12/37 DocID023765 Rev 43.5 Device addressing\nTo start communication between the bus master and the slave device, the bus master must \ninitiate a Start condition. Follo wing this, the bus master sends the device select code, as \nshown in Table  2.\nThe device select code consists of a 4-bit device type identifier and a 2-bit Chip Enable address (E2, E1). A device select code handling any value other than 1010b (to select the memory) or 1011b (to select the Identificati on page) is not acknowledged by the memory \ndevice. \nUp to four memory devices can be connected on a single I2C bus. Each one is given a \nunique 2-bit code on  the Chip Enable (E2, E1) inputs. When the device select code is \nreceived, the memory device only responds if the Chip Enable Address is the same as the value decoded on the E2, E1 inputs.\nThe 8th bit is the Read/ Write  bit (R W). This bit is set to 1 for Read and 0 for Write operations.\n          \nIf a match occurs on the device select code, the corresponding memory device gives an \nacknowledgment on Serial Data (SDA) during the 9th bit time. If the memory device does not \nmatch the device select code, it deselects itself from th e bus, and goes into Standby mode.\nOnce the memory device has acknowledged the device select code ( Table  2), the memory \ndevice waits for the master to send two addr ess bytes (most significa nt address byte sent \nfirst, followed by the least significant address byte ( Table  3). The memory device responds \nto each address byte with an acknowledge bit.\nNote: A: significant address bit.\nX: bit is Don’t Care.\n          Table 2. Device select code\nDevice type identifier(1)\n1. The most significant bit, b7, is sent first.Chip Enable \naddress(2)\n2. E2 and E1 bits are compared with the value read on input pins E2,E1.Address \nbitRW\nWhen accessing \nthe memoryb7 b6 b5 b4 b3 b2 b1 b0\n1 0 1 0 E2 E1 A16 RW\nWhen accessing \nthe Identification \npage1 0 1 1 E2 E1 X(3)\n3. X = don’t care.RW\nDocID023765 Rev 4 13/37M24M01-A125 Device operation\n36Table 3. Address significant bits\nMemory(1) (2)\n(Device type identifier = \n1010b)Identification page\n(Device type identifier = 1011b)\nRandom \nAddress \nReadWriteRead \nIdentification \npageWrite \nIdentification \npageLock \nIdentification \npageRead \nlock \nstatus\nDevice \nSelect \nbit 1b16 A16 A16 X X X XUpper address byteb15 A15 A15 X X X X\nb14 A14 A14 X X X Xb13 A13 A13 X X X X\nb12 A12 A12 X X X X\nb 1 1 A 1 1 A 1 1 XXX X\nb10 A10 A10 X01 0\nb9 A9 A9 X X X Xb8 A8 A8 X X X XLower address byteb7 A7 A7 A7 A7 X Xb6 A6 A6 A6 A6 X Xb5 A5 A5 A5 A5 X X\nb4 A4 A4 A4 A4 X X\nb3 A3 A3 A3 A3 X Xb2 A2 A2 A2 A2 X X\nb1 A1 A1 A1 A1 X X\nb0 A 0 A0 A0 A0 XX\n1. A: significant address bit.\n2. X: bit is Don’t Care.\nDevice operation M24M01-A125\n14/37 DocID023765 Rev 43.6 Identification page\nThe M24M01-A125 offers an Id entification Page (256 bytes) in addition to the 1  Mb memory. \nThe Identification page contains two fields:\n• Device identification code: the first three bytes are programmed by STMicroelectronics \nwith the Device identification code, as shown in Table 4 .\n• Application parameters: the bytes after the De vice identification code are available for \napplication specific data.\nNote: If the end application does not need to read the Device identification code, this field can be \noverwritten and used to store application-spec ific data. Once the app lication-specific data \nare written in the Identification page, the whol e Identification page should be permanently \nlocked in Read-only mode.\nThe instructions Read, Write and Lock Identification Page are detailed in Section  4: \nInstructions .\n          Table 4. Device identification code\nAddress in \nIdentification pageContent Value\n00h ST manufacturer code 20h\n01h I2C family code E0h\n02h Memory density code 11h (1024 Kbit)\nDocID023765 Rev 4 15/37M24M01-A125 Instructions\n364 Instructions\n4.1 Write operations\nFor a Write operation, the bus master sends a Start condition followed by a device select \ncode with the R/W bit reset to 0. The device acknowledges this, as shown in Figure  5, and \nwaits for the master to send two address byte s (most significant address byte sent first, \nfollowed by the least significant address byte ( Table  3). The device responds to each \naddress byte with an acknowledge bit, and then waits for the data byte.\nThe 128 Kbytes (1 Mb) are addressed with 17 ad dress bits, the 16 lower address bits being \ndefined by the two address bytes and the most significant address bit (A16) being included \nin the Device Select code (see Table  2).\nWhen the bus master generates a Stop condit ion immediately after a data byte Ack bit (in \nthe “10th bit” time slot), either at the end of a Byte Write or a Page Write, the internal Write \ncycle tW is then triggered. A Stop condition at any ot her time slot does not trigger the internal \nWrite cycle.\nDuring the internal Write cycle, Serial Data (S DA) is disabled internally, and the device does \nnot respond to any requests.\nAfter the successful completion of an internal Write cycle (tW), the device internal address \ncounter is automatically increment ed to point to the next byte  after the last modified byte.\nIf the Write Control input (WC) is driven High, the Write instruction is not executed and the \naccompanying data bytes are not acknowledged, as shown in Figure  6.\nInstructions M24M01-A125\n16/37 DocID023765 Rev 44.1.1 Byte Write\nAfter the device select code and the address byte s, the bus master send s one data byte. If \nthe addressed location is Write-protected, by Write Control ( WC) being driven high, the \ndevice replies with NoAck, and the location is not modified (see Figure  6). If, instead, the \naddressed location is not Write-protected, the device replies with Ack. The bus master terminates the transfer by generating a Stop condition, as shown in \nFigure  5.\nFigure 5. Write mode sequences with WC  = 0 (data write enabled)\n3TOP3TART"YTE\x007RITE $EV\x00SEL "YTE\x00ADDR "YTE\x00ADDR $ATA\x00IN7#\n3TART0AGE\x007RITE $EV\x00SEL "YTE\x00ADDR "YTE\x00ADDR $ATA\x00IN\x00\x117#\n$ATA\x00IN\x00\x12\n!)\x10\x11\x11\x10\x16D0AGE\x007RITE\x00\x08CONTgD\t7#\x00\x08CONTgD\t\n3TOP$ATA\x00IN\x00.!#+\n2\x0f7!#+ !#+ !#+\n!#+ !#+ !#+ !#+\n2\x0f7\n!#+ !#+\nDocID023765 Rev 4 17/37M24M01-A125 Instructions\n364.1.2 Page Write\nThe Page Write mode allows up to N(a) bytes to be written in a si ngle Write cycle, provided \nthat they are all located in the same page in the memory: that is, the most significant \nmemory address bits, A16/ A8, are the same. If more bytes ar e sent than will fit up to the end \nof the page, a condition known as “roll-over” occurs. In case of roll-over, the first bytes of the page are overwritten.\nThe bus master sends from 1 to N(a) bytes of data, each of which is acknowledged by the \ndevice if Write Control ( WC) is low. If Write Control ( WC) is high, the contents of the \naddressed memory location are not modified, and each data byte received by the device is \nnot acknowledged, as shown in Figure  6. After each byte is transfe rred, the internal byte \naddress counter is incremented. The transfer is  terminated by the bus master generating a \nStop condition.\nFigure 6. Write mode sequences with WC  = 1 (data write inhibited)\na. N is the number of bytes in a page.\n3TOP3TART"YTE\x007RITE $EV\x00SEL "YTE\x00ADDR "YTE\x00ADDR $ATA\x00IN7#\n3TART0AGE\x007RITE $EV\x00SEL "YTE\x00ADDR "YTE\x00ADDR $ATA\x00IN\x00\x117#\n$ATA\x00IN\x00\x12\n!)\x10\x11\x11\x12\x10D0AGE\x007RITE\x00\x08CONTgD\t7#\x00\x08CONTgD\t\n3TOP$ATA\x00IN\x00.!#+ !#+ !#+ ./\x00!#+\n2\x0f7\n!#+ !#+ !#+ ./\x00!#+\n2\x0f7\n./\x00!#+ ./\x00!#+\nInstructions M24M01-A125\n18/37 DocID023765 Rev 44.1.3 Write Identification Page\nThe Identification Page (256  bytes) is an additional page which can be written and (later) \npermanently locked in Read-only mode. It is writ ten by issuing the Write Identification Page \ninstruction. This instruction us es the same protocol and format as Page Write (into memory \narray), except for the following differences:\n• Device type identifier = 1011b\n• Most significant address bits  A16/A8 are don\'t care, except for address bit A10 which \nmust be “0”. Least significant address bits A7/A0 define the byte location inside the \nIdentification page.\nIf the Identification page is locked, the data bytes transferred during the Write Identification \nPage instruction are not acknowledged (NoAck).\n4.1.4 Lock Identification Page\nThe Lock Identification Page instruction (Lock ID) permanently locks the Identification page \nin Read-only mode. The Lock ID instruction is si milar to Byte Write (into memory array) with \nthe following specific conditions:\n• Device type identifier = 1011b\n• Address bit A10 must be ‘1’; all other address bits are don\'t care\n• The data byte must be equal to the binary value xxxx xx1x, where x is don\'t care\n4.1.5 Minimizing Write delays by polling on ACK\nThe maximum Write time (tw) is shown in AC characteristics tables in Section  8: DC and AC \nparameters , but the typical time is shorter. To ma ke use of this, a polling sequence can be \nused by the bus master. \nThe sequence, as shown in Figure  7, is:\n• Initial condition: a Write cycle is in progress.\n• Step 1: the bus master issues a Start condi tion followed by a device select code (the \nfirst byte of the new instruction).\n• Step 2: if the device is bu sy with the internal Write cycl e, no Ack will be returned and \nthe bus master goes back to Step 1. If t he device has terminated the internal Write \ncycle, it responds with an Ack, indicating th at the device is ready to receive the second \npart of the instruction (the first byte of this  instruction having been sent during Step 1).\nDocID023765 Rev 4 19/37M24M01-A125 Instructions\n36Figure 7. Write cycle polling flowchart using ACK\n:ULWH\x03F\\FOH\nLQ\x03SURJUHVV\x03\n$,\x13\x14\x1b\x17\x1aG!)\x10\x11\x18\x14\x17E1H[W\n2SHUDWLRQ\x03LV\nDGGUHVVLQJ\x03WKH\nPHPRU\\6WDUW\x03FRQGLWLRQ\n\'HYLFH\x03VHOHFW\nZLWK\x035:\x03 \x03\x13\n$&.\nUHWXUQHG\n<(612\n<(6 12\n5H6WDUW\n6WRS\n\'DWD\x03IRU\x03WKH\n:ULWH\x03FSHUDWLRQ$EVICE\x00SELECT\nWITH\x0027\x00\x1d\x00\x116HQG\x03$GGUHVV\nDQG\x035HFHLYH\x03$&.)LUVW\x03E\\WH\x03RI\x03LQVWUXFWLRQZLWK\x035:\x03 \x03\x13\x03DOUHDG\\GHFRGHG\x03E\\\x03WKH\x03GHYLFH\n<(6 126WDUW&RQGLWLRQ\n&RQWLQXH\x03WKH\n:ULWH\x03RSHUDWLRQ&RQWLQXH\x03WKH\n5DQGRP\x035HDG\x03RSHUDWLRQ\nInstructions M24M01-A125\n20/37 DocID023765 Rev 44.2 Read operations\nRead operations are performed independently of the state of the Write Control ( WC) signal.\nAfter the successful completion of a Read oper ation, the device internal address counter is \nincremented by one, to point to the next byte address.\nFigure 8. Read mode sequences\n4.2.1 Random Address Read\nThe Random Address Read is a sequence co mposed of a truncated Write sequence (to \ndefine a new address pointer value, see Table  3) followed by a current Read.\nThe Random Address Read sequence is therefore the sum of [Start + Device Select code with RW=0 + two address bytes] (with out Stop condition, as shown in \nFigure  8)] and [Start \ncondition + Device Select code with RW=1]. The memory device acknowledges the \nsequence and then outputs the contents of the addressed byte. To terminate the data transfer, the bus master does not acknowledge the last data byte and then issues a Stop \ncondition.\n3TART$EV\x00SEL\x00\n "YTE\x00ADDR "YTE\x00ADDR3TART$EV\x00SEL $ATA\x00OUT\x00\x11\n!)\x10\x11\x11\x10\x15E$ATA\x00OUT\x00.\n3TOP3TART#URRENT\n!DDRESS2EAD$EV\x00SEL $ATA\x00OUT\n2ANDOM\n!DDRESS2EAD\n3TOP3TART$EV\x00SEL\x00\n $ATA\x00OUT\n3EQUENTIAL\n#URRENT2EAD\n3TOP$ATA\x00OUT\x00.3TART$EV\x00SEL\x00\n "YTE\x00ADDR "YTE\x00ADDR3EQUENTIAL\n2ANDOM2EAD\n3TART$EV\x00SEL\x00\n $ATA\x00OUT\x11\x00\n3TOP!#+\n2\x0f7./\x00!#+\n!#+\n2\x0f7!#+ !#+ !#+\n2\x0f7\n!#+ !#+ !#+ ./\x00!#+\n2\x0f7./\x00!#+\n!#+ !#+ !#+\n2\x0f7!#+ !#+\n2\x0f7\n!#+ ./\x00!#+\nDocID023765 Rev 4 21/37M24M01-A125 Instructions\n364.2.2 Current Address Read\nFor the Current Address Read operation, following a Start condition, the bus master only \nsends a device select code with the R/ W bit set to 1. The device acknowledges this, and \noutputs the byte pointed by the internal addre ss counter. The counter is then incremented. \nThe bus master terminates the transfer with a Stop condition , as shown in Figure  8, without  \nacknowledging the byte.\nNote that the address counter value is defined by instructions accessing either the memory \nor the Identification page. When accessing the Identification page, the address counter \nvalue is loaded with the Identification page byte  location, when accessing the memory, it is \nsafer to always use the Random Address Re ad instruction (this instruction loads the \naddress counter with the byte location to read in the memory) instead of the Current \nAddress Read instruction.\n4.2.3 Sequential Read\nA sequential Read can be used after a Current Address Read or a Random Address Read.\nAfter a Read instruction, the device can continue  to output the next byte(s) in sequence if \nthe bus master sends additional clock pulses and if the bus master does acknowledge each \ntransmitted data byte. To te rminate the stream of bytes, the bus master must not \nacknowledge the last byte, and must generate a Stop condition, as shown in Figure  8.\nThe sequential read is controlled with the device internal address counter which is automatically incremented after each byte ou tput. After the last memory address, the \naddress counter “rolls-over”, and the device continues to output data from memory address 00h.\n4.2.4 Read Identification Page\nThe Identification Page can be read by issuing a Read Identification Page instruction. This \ninstruction uses the same protocol and form at as the Random Address Read (from memory \narray) with device type identifier defined as 10 11b. The most significant address bits A16/A8 \nare don\'t care and the least significant address bits A7/A0 define the byte location inside the \nIdentification page. The number of bytes to re ad in the ID page must not exceed the page \nboundary.\n4.2.5 Read the lock status\nThe locked/unlocked status of the Identifica tion page can be checked by transmitting a \nspecific truncated command [Identification Page Write instruction + one data byte] to the \ndevice. The device returns an acknowledge bit afte r the data byte if the Identification page is \nunlocked, otherwise a NoAck bit if the Identification page is locked.\nRight after this, it is recommended to transmit to the device a Start condition followed by a \nStop condition, so that:\n• Start: the truncated command is not execut ed because the Start condition resets the \ndevice internal logic,\n• Stop: the device is then set back into Standby mode by the Stop condition.\nInstructions M24M01-A125\n22/37 DocID023765 Rev 44.2.6 Acknowledge in Read mode\nFor all Read instructions, the device waits, af ter each byte sent out, for an acknowledgment \nduring the 9th bit time. If the bus master does not send the Acknowledge (the master drives SDA high during the 9th bit time), the device terminates the data transfer and enters its \nStandby mode.\nDocID023765 Rev 4 23/37M24M01-A125 Application design recommendations\n365 Application design recommendations\n5.1 Supply voltage\n5.1.1 Operating supply voltage (VCC)\nPrior to selecting the memory  and issuing instructions to  it, a valid and stable VCC voltage \nwithin the specified [VCC(min), VCC(max)] range must be applied (see Table  7).\nThis voltage must remain stable and valid unt il the end of the transmission of the instruction \nand, for a Write instructio n, until the completion of the internal Write cycle (tW). In order to \nsecure a stable DC supply voltage, it is recommended to decouple the VCC line with a \nsuitable capacitor (usually of the order of 10 nF to 100 nF) close to the VCC/VSS package \npins.\n5.1.2 Power-up conditions\nWhen the power supply is turned on, the VCC voltage has to rise continuously from 0 V up to \nthe minimum VCC operating voltage defined in Table  7.\nIn order to prevent inadvertent write operations during power-up, a power-on-reset (POR) circuit is included.\nAt power-up, the device does not re spond to any instruction until VCC reaches the internal \nthreshold voltage (this threshold is defined in the DC characteristic Table  10 as VRES).\nWhen VCC passes over the POR threshold, the device is reset and in the following state:\n• in the Standby power mode\n• deselected\nAs soon as the VCC voltage has reached a stable value within the [VCC(min), VCC(max)] \nrange (defined in Table  7), the device is ready for operation.\n5.1.3 Power-down\nDuring power-down (continuous decrease in the VCC supply voltage below the minimum \nVCC operating voltage defined in Table  7), the device must be in Standby power mode (that \nis after a STOP condition or after the completion of the Write cycle tW if an internal Write \ncycle is in progress).\nApplication design recommendations M24M01-A125\n24/37 DocID023765 Rev 45.2 Cycling with Error Correction Code (ECC)\nThe Error Correction Code (ECC) is an internal logic function which is transparent for the \nI2C communication protocol.\nThe ECC logic is implemented on each group of four EEPROM bytes(b). Inside a group, if a \nsingle bit out of the four bytes happens to be erroneous during a Read operation, the ECC \ndetects this bit and replaces it  with the correct value. The read  reliability is therefore much \nimproved.\nEven if the ECC function is performed on group s of four bytes, a single byte can be \nwritten/cycled independently. In this case, th e ECC function also writes/cycles the three \nother bytes located in the same group(b). As a consequence, the maximum cycling budget is \ndefined at group level and the cycling can be di stributed over the 4 bytes of the group: the \nsum of the cycles seen by byte0, byte1, byte2 and byte3 of the same group must remain below the maximum value defined in \nTable  6.\nExample 1: maximum cycling limit reached with 1 million cycles per byte\nEach byte of a group can be  equally cycled 1 million times (at 25 °C) so that the group \ncycling budget is 4 million cycles.\nExample 2: maximum cycling limit reached with unequal byte cycling\nInside a group, byte0 can be cycled 2 million times, by te1 can be cycled 1 million times, \nbyte2 and byte3 can be cycled 500,000 times, so that the group cycling budget is 4 million \ncycles.\nb. A group of four bytes is located at addresses [4 *N, 4*N+1, 4*N+2, 4*N+3], where N is an integer.\nDocID023765 Rev 4 25/37M24M01-A125 Delivery state\n366 Delivery state\nThe device is delivered as follows:\n• The memory array is set to all 1s (each byte = FFh).\n• Identification page: the first three bytes def ine the Device identification code (value \ndefined in Table 4 ). The content of the following bytes is Don’t Care.\n7 Maximum rating\nStressing the device outside the ratings listed in Table  5 may cause permanent damage to \nthe device. These are stress ratings only, and o peration of the device at  these, or any other \nconditions outside those indicated in the operat ing sections of this specification, is not \nimplied. Exposure to absolute maximum rating conditions for extended periods may affect \ndevice reliability.\n          Table 5. Absolute maximum ratings\nSymbol Parameter Min. Max. Unit\nAmbient operating temperature –40 130 °C\nTSTG Storage temperature –65 150 °C\nTLEAD Lead temperature during soldering see note (1)\n1. Compliant with JEDEC Standard J-STD-020D (for small body, Sn-Pb or Pb-free assembly), the ST \nECOPACK® 7191395 specification, and the European direct ive on Restrictions of Hazardous Substances \n(RoHS directive 2011/65/EUof July 2011).°C\nVIO Input or output range –0.50 6.5 V\nIOL DC output current (SDA = 0) - 5 mA\nVCC Supply voltage –0.50 6.5 V\nVESD  Electrostatic pulse (Human Body model)(2)\n2. Positive and negative pulses applied on pin pairs, ac cording to AEC-Q100-002 (compliant with JEDEC Std \nJESD22-A114, C1=100 pF, R1=1500 Ω, R2=500 Ω).- 4000 V\nDC and AC parameters M24M01-A125\n26/37 DocID023765 Rev 48 DC and AC parameters\nThis section summarizes the operating and measurement conditions, and the DC and AC \ncharacteristics of the device.\n          \n          \n          Table 6. Cycling performance by groups of four bytes\nSymbol Parameter Test condition Min. Max. Unit\nNcycle Write cycle endurance(1)TA ≤  25 °C, 2.5 V < VCC < 5.5 V - 4,000,000\nWrite \ncycle(2) TA = 85 °C, 2.5 V < VCC < 5.5 V - 1,200,000\n TA = 125 °C, 2.5 V < VCC < 5.5 V - 600,000\n1. The Write cycle endurance is defined for groups of four data by tes located at addresses [4*N, 4*N+1, 4*N+2, 4*N+3] where \nN is an integer, or for the status register byte (refer also to Section 5.2: Cycling with Error Correction Code (ECC) ). The \nWrite cycle endurance is defined by  characterization and qualification.\n2. A Write cycle is executed when either a Page Write, a Byte Write, a Write Identification P age or a Lock Identification Page \ninstruction is decoded. When using those Write instructions, refer also to Section 5.2: Cycling with Error Correction Code \n(ECC) .\nTable 7. Operating conditions (voltage range W)\nSymbol Parameter Min. Max. Unit\nVCC Supply voltage 2.5 5.5 V\nTA Ambient operating temperature –40 125 °C\nTable 8. AC measurement conditions\nSymbol Parameter Min. Max. Unit\nCbus Load capacitance 100 pF\n- SCL input rise/fall time, SDA input fall time - 50 ns- Input levels 0.2 V\nCC to 0.8 VCC V\n- Input and output timing reference levels 0.3 VCC to 0.7 VCC V\nDocID023765 Rev 4 27/37M24M01-A125 DC and AC parameters\n36Figure 9. AC measurement I/O waveform\n          Table 9. Input parameters\nSymbol Parameter(1)\n1. Characterized only, not tested in production.Test condition Min. Max. Unit\nCIN Input capacitance (SDA) - - 8 pF\nCIN Input capacitance (other pins) - - 6 pF\nZLInput impedance (E2, E1, WC )(2)\n2. E2, E1 input impedance when the memory is selected (after a Start condition).VIN < 0.3 VCC 30 - k Ω\nZH VIN > 0.7 VCC 500 - k Ω-3\x11\x19\x17\x17\x146\x11\x10\x0e\x186##\n\x10\x0e\x126##\x10\x0e\x176##\n\x10\x0e\x136##)NPUT\x00AND\x00OUTPUT\n4IMING\x00REFERENCE\x00LEVELS)NPUT\x00VOLTAGE\x00LEVELS\nDC and AC parameters M24M01-A125\n28/37 DocID023765 Rev 4          Table 10. DC characteristics \nSymbol ParameterTest conditions (in addition to \nthose in Table 7  and Table 8 )Min. Max. Unit\nILIInput leakage current  \n(SCL, SDA, E2, E1)VIN = VSS or VCC,  \ndevice in Standby mode-±  2 µ A\nILO Output leakage currentSDA in Hi-Z, external voltage \napplied on SDA: VSS or VCC-±  2 µ A\nICC Supply current (Read)fC = 400 kHz, VCC = 5.5 V - 2 mA\nfC = 400 kHz, VCC = 2.5 V - 2 mA\nfC = 1 MHz, VCC = 5.5 V - 2 mA\nfC = 1 MHz, VCC = 2.5 V - 2 mA\nICC0 Supply current (Write) During tW -2 m A\nICC1 Standby supply currentDevice not selected(1), t° = 85 °C\nVIN = VSS or VCC , VCC = 2.5 V-2 µ A\nDevice not selected(1), t° = 85 °C,\nVIN = VSS or VCC, VCC = 5.5 V-3 µ A\nDevice not selected(1), t° = 125 °C,\nVIN = VSS or VCC, VCC = 2.5 V-1 5 µ A\nDevice not selected(1), t° = 125 °C,\nVIN = VSS or VCC, VCC = 5.5 V-2 0 µ A\nVIL Input low voltage (SCL, SDA, WC ) - –0.45 0.3 VCC V\nVIHInput high voltage (SCL, SDA) - 0.7 VCC 6.5 V\nInput high voltage (WC , E2, E1) - 0.7 VCC VCC +0.6 V\nVOL Output low voltageIOL = 2.1 mA, VCC = 2.5 V or\nIOL = 3 mA, VCC = 5.5 V-0 . 4 V\nVRES (2)Internal reset threshold voltage - 0.5 1.5 V\n1. The device is not selected after power-up, after a Read instru ction (after the Stop condition), or after the completion of th e \ninternal write cycle tW (tW is triggered by the correct dec oding of a Write instruction).\n2. Characterized only, not 100% tested.\nDocID023765 Rev 4 29/37M24M01-A125 DC and AC parameters\n36          Table 11. 400 kHz AC characteristics \nSymbol Alt. Parameter(1)\n1. Test conditions (in addition to those in Table 7  and Table 8 ).Min. Max. Unit\nfC fSCL Clock frequency - 400 kHz\ntCHCL tHIGH Clock pulse width high 600 - ns\ntCLCH tLOW Clock pulse width low 1300 - ns\ntQL1QL2(2)\n2. Characterized value, not tested in production.tF SDA (out) fall time(3)\n3. With CL = 10 pF.20 120 ns\ntXH1XH2 tR Input signal rise time(4)\n4. There is no min. or max. values for the input signal  rise and fall times. It is however recommended by the \nI²C specification that the input signal rise and fa ll times be more than 20 ns and less than 300 ns when \nfC < 400 kHz.(4)ns\ntXL1XL2 tF Input signal fall time(4) (4)ns\ntDXCX tSU:DAT Data in set up time 100 - ns\ntCLDX tHD:DAT Data in hold time 0 - ns\ntCLQX(5)\n5. To avoid spurious Start and Stop conditions, a mini mum delay is placed between SCL=1 and the falling or \nrising edge of SDA.tDH Data out hold time 100 - ns\ntCLQV(6)\n6. tCLQV  is the time (from the falling edge of SCL) r equired by the SDA bus line to reach either 0.3VCC or \n0.7VCC, assuming that Rbus × Cbus time constant is within the values specified in Figure 10.tAA Clock low to next data valid (access time) - 900 ns\ntCHDL tSU:STA Start condition setup time 600 - ns\ntDLCL tHD:STA Start condition hold time 600 - ns\ntCHDH tSU:STO Stop condition set up time 600 - ns\ntDHDL tBUFTime between Stop condition and next Start \ncondition1300 - ns\ntWLDL(7)(2)\n7. WC =0 set up time condition to enable the execution of a WRITE command.tSU:WC WC set up time (before the Start condition) 0 - µs\ntDHWH(8)(2)\n8. WC =0 hold time condition to enable the execution of a WRITE command.tHD:WC WC hold time (after the Stop condition) 1 - µs\ntW tWR Write time - 4 ms\ntNS(2)-Pulse width ignored (input filter on SCL and \nSDA) - single glitch-8 0 n s\nDC and AC parameters M24M01-A125\n30/37 DocID023765 Rev 4          Table 12. 1 MHz AC characteristics \nSymbol Alt. Parameter(1)\n1. Test conditions (in addition to those in Table 7  and Table 8 ).Min. Max. Unit\nfC fSCL Clock frequency 0 1 MHz\ntCHCL tHIGH Clock pulse width high 260 - ns\ntCLCH tLOW Clock pulse width low 400 - ns\ntXH1XH2 tR Input signal rise time(2)\n2. There is no min. or max. values for the input signal  rise and fall times. However, it is recommended by the \nI²C specification that the input signal rise and fa ll times be more than 20 ns and less than 120 ns when \nfC < 1 MHz.(2)ns\ntXL1XL2 tF Input signal fall time(2) (2)ns\ntQL1QL2(3)\n3. Characterized only, not tested in production.tF SDA (out) fall time - 120 ns\ntDXCX tSU:DAT Data in setup time 50 - ns\ntCLDX tHD:DAT Data in hold time 0 - ns\ntCLQX(4)\n4. To avoid spurious Start and Stop conditions, a mini mum delay is placed between SCL=1 and the falling or \nrising edge of SDA.tDH Data out hold time 100 - ns\ntCLQV(5)\n5. tCLQV  is the time (from the falling edge of SCL) requi red by the SDA bus line to reach either 0.3 VCC or \n0.7 VCC, assuming that the Rbus × Cbus time cons tant is within the values specified in Figure 11 .tAA Clock low to next data valid (access time) - 450 ns\ntCHDL tSU:STA Start condition setup time 250 - ns\ntDLCL tHD:STA Start condition hold time 250 - ns\ntCHDH tSU:STO Stop condition setup time 250 - ns\ntDHDL tBUFTime between Stop condition and next Start \ncondition500 - ns\ntWLDL(6)\n (3)\n6. WC =0 set up time condition to enable the execution of a WRITE command.tSU:WC WC set up time (before the Start condition) 0 - µs\ntDHWH(7) \n(3)\n7. WC =0 hold time condition to enable the execution of a WRITE command.tHD:WC WC hold time (after the Stop condition) 1 - µs\ntW tWR Write time - 4 ms\ntNS(3)-Pulse width ignored (input filter on SCL and \nSDA)-8 0 n s\nDocID023765 Rev 4 31/37M24M01-A125 DC and AC parameters\n36Figure 10. Maximum Rbus value versus bus parasitic capacitance (Cbus) for an I2C\n bus at maximum frequency fC = 400 kHz\nFigure 11. Maximum Rbus value versus bus parasitic capacitance Cbus) for an I2C\n bus at maximum frequency fC = 1MHzAI\x11\x14\x17\x19\x16B\x11\x11\x10\x11\x10\x10\n\x11\x10 \x11\x10\x10 \x11\x10\x10\x10\n"US\x00LINE\x00CAPACITOR\x00\x08P&\t"US\x00LINE\x00PULL\rUP\x00RESISTOR\x00\n\x08K\n\t \x00\x00\n)£#\x00BUS\nMASTER-\x12\x14XXX2BUS6##\n#BUS3#,\n3$!2BUS\x00§\x00#BUS\x00\x1d\x00\x14\x10\x10\x00NS (ERE\x002BUS\x00§\x00#BUS\x00\x1d\x00\x11\x12\x10\x00NS\n\x14\x00K½\n\x13\x10\x00P&4HE\x002\x00\x00\x00\x00\x00\x00X\x00#\x00\x00\x00\x00\x00TIME\x00CONSTANT\nMUST\x00BE\x00BELOW\x00THE\x00\x14\x10\x10\x00NSTIME\x00CONSTANT\x00LINE\x00REPRESENTED\nON\x00THE\x00LEFT\x0eBUSBUS\n\x11\x11\x10\x10\n\x11\x10 \x11\x10\x10\n"US\x00LINE\x00CAPACITOR\x00\x08P&\t"US\x00LINE\x00PULL\rUP\x00RESISTOR\x00\x08K\n \t\n-3\x11\x19\x17\x14\x156\x11)£#\x00BUS\nMASTER-\x12\x14XXX2BUS6##\n#BUS3#,\n3$!\n(ERE\x0c\n2BUS\x00\n§\x00\n#BUS\x00\x1d\x00\x11\x12\x10\x00NS2BUS\x00§\x00#BUS\x00\x1d\x00\x11\x15\x10\x00NS\n\x14\n\x13\x104HE\x002BUS\x00§\x00#BUS\x00TIME\x00CONSTANT\nMUST\x00BE\x00BELOW\x00THE\x00\x11\x15\x10\x00NS\nTIME\x00CONSTANT\x00LINE\x00REPRESENTED\nON\x00THE\x00LEFT\x0e\x11\x10\nDC and AC parameters M24M01-A125\n32/37 DocID023765 Rev 4Figure 12. AC waveforms \n^\x12>\n^\x18\x04\x03KƵƚ^\x12>\n^\x18\x04\x03/Ŷ\n\x18ĂƚĂ\x03ǀĂůŝĚƚ\x12>Ys ƚ\x12>Yyƚ\x12,\x18,^ƚŽƉ\nĐŽŶĚŝƚŝŽŶ\nƚ\x12,\x18>^ƚĂƌƚ\nĐŽŶĚŝƚŝŽŶ\ntƌŝƚĞ\x03ĐǇĐůĞƚt\n\x04/ϬϬϳϵϱŝ\x18ĂƚĂ\x03ǀĂůŝĚƚY>ϭY>Ϯ^\x18\x04\x03/Ŷ\nƚ\x12,\x18>^ƚĂƌƚ\nĐŽŶĚŝƚŝŽŶ\nƚ\x18y\x12, ƚ\x12>\x18y^\x18\x04\n/ŶƉƵƚ ^\x18\x04\n\x12ŚĂŶŐĞƚ\x12,\x18, ƚ\x18,\x18>^ƚŽƉ\nĐŽŶĚŝƚŝŽŶ^ƚĂƌƚ\nĐŽŶĚŝƚŝŽŶ\nƚy,ϭy,Ϯ^\x12>ƚ\x12,\x12>\nƚ\x18>\x12>ƚ\x12>\x12, ƚy,ϭy,Ϯƚy>ϭy>Ϯ\nƚy>ϭy>Ϯ\nt\x12\nƚt>\x18> ƚ\x18,t,\nƚ\x12,\x12>\nDocID023765 Rev 4 33/37M24M01-A125 Package mechanical data\n369 Package mechanical data\nIn order to meet environmental requirements, ST offers these devices in different grades of \nECOPACK® packages, depending on their level of environmental compliance. ECOPACK® \nspecifications, grade definitions a nd product status are available at: www.st.com . \nECOPACK® is an ST trademark.\nFigure 13. TSSOP8 – 8-lead thin shrink small outline, package outline\n1. Drawing is not to scale.\n          Table 13. TSSOP8 – 8-lead thin shrink small outline, package mechanical data\nSymbolmillimeters inches(1)\n1. Values in inches are converted from mm and rounded to four decimal digits.Typ. Min. Max. Typ. Min. Max.\nA - - 1.200 - - 0.0472\nA1 - 0.050 0.150 - 0.0020 0.0059\nA2 1.000 0.800 1.050 0.0394 0.0315 0.0413\nb - 0.190 0.300 - 0.0075 0.0118\nc - 0.090 0.200 - 0.0035 0.0079\nCP - 0.100 - - 0.0039\nD 3.000 2.900 3.100 0.1181 0.1142 0.1220\ne 0.650 - - 0.0256 - -\nE 6.400 6.200 6.600 0.2520 0.2441 0.2598\nE1 4.400 4.300 4.500 0.1732 0.1693 0.1772\nL 0.600 0.450 0.750 0.0236 0.0177 0.0295\nL1 1.000 - - 0.0394 - -\nα - 0° 8° - 0° 8°\n\nPackage mechanical data M24M01-A125\n34/37 DocID023765 Rev 4Figure 14. SO8N – 8 lead plastic small ou tline, 150 mils body width, package outline\n1. Drawing is not to scale.\n          \n          Table 14. SO8N – 8 lead plastic small outline, 150 mils body width, package data\nSymbolmillimeters inches (1)\n1. Values in inches are converted fr om mm and rounded to four decimal digits.Typ Min Max Typ Min Max\nA - - 1.750 - - 0.0689\nA1 - 0.100 0.250 - 0.0039 0.0098\nA2 - 1.250 - - 0.0492 -\nb - 0.280 0.480 - 0.0110 0.0189\nc - 0.170 0.230 - 0.0067 0.0091\nccc - - 0.100 - - 0.0039D 4.900 4.800 5.000 0.1929 0.1890 0.1969\nE 6.000 5.800 6.200 0.2362 0.2283 0.2441\nE1 3.900 3.800 4.000 0.1535 0.1496 0.1575e 1.270 - - 0.0500 - -\nh - 0.250 0.500 - 0.0098 0.0197\nk - 0° 8° - 0° 8°L - 0.400 1.270 - 0.0157 0.0500\nL1 1.040 - - 0.0409 - -62\x10$(\x14\x1bFFF\nE\nH$\n\'F\n\x14(K\x03[\x03\x17\x18\x83\n$\x15\nN\x13\x11\x15\x18\x03PP\n/\n/\x14$\x14*$8*(\x033/$1(\nDocID023765 Rev 4 35/37M24M01-A125 Part numbering\n3610 Part numbering\n          \nFor a list of available options (speed, package, etc.) or for further information on any aspect \nof the devices, please contact your nearest ST sales office.Table 15. Ordering information scheme\nExample: M24M01-D W MN 3 T P /K\nDevice type\nM24 = I2C serial access EEPROM\nDevice function\nM01-D = 1 Mbit (128 K x 8 bits) plus identification page\nOperating voltage\nW = VCC = 2.5 V to 5.5 V\nPackage\nMN = SO8 (150 mil width)(1)\n1. RoHS-compliant and halogen-free (ECOPACK2®)DW = TSSOP8 (169 mil width)(1)\nDevice grade\n3 = -40 to 125 °C. Device tested with high reliability certified flow(2)\n2. The high reliability certified flow (HRCF) is des cribed in quality note QNEE9801. Please ask your nearest \nST sales office for a copy.Option\nblank = standard packingT = Tape and reel packing\nPlating technology\nP = ECOPACK\n® (RoHS compliant)\nProcess\n/K = Manufacturing technology code\nRevision history M24M01-A125\n36/37 DocID023765 Rev 411 Revision history\n          \n          Table 16. Document revision history  \nDate Revision Changes\n24-Jan-2013 1 Initial release.\n27-May-2013 2Document reformatted. \nDocument status changed from “Target specification” to “Preliminary \ndata”.\nUpdated:\n–Section 3.6: Identification page\n– Note (1) under Table 5: Absolute maximum ratings\n–ICC ,VIL and VOL values in Table 10: DC characteristics\n– Package information in Table 15: Ordering information scheme\nRemoved information related to UFDFPN8 (MLP8) package.\n19-Aug-2013 3Document status changed from “Preliminary data” to “Production \ndata”.\nUpdated “VOL” row in Table 10: DC characteristics .\n04-Feb-2014 4Changed Data retention from "40 ye ars at 55 °C" to "50 years at \n125 °C" in Features .\nDocID023765 Rev 4 37/37M24M01-A125\n37          \n \nPlease Read Carefully:\nInformation in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST ”) reserve the \nright to make changes, corrections, modifications or improvements, to this document, and the products and services described he rein at any \ntime, without notice.\nAll ST products are sold pursuant to ST’s terms and conditions of sale.Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST as sumes no \nliability whatsoever relating to the choice, selection or use of the ST products and services described herein.\nNo license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. I f any part of this \ndocument refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products \nor services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoev er of such \nthird party products or services or any intellectual property contained therein.\nUNLESS OTHERWISE SET FORTH IN ST’S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED \nWARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST  PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED \nWARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTI CULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS \nOF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.\nST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE \nSUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WI TH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) \nAERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS \nOR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER’S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS \nEXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR “AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL” INDUSTRY \nDOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS . PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE \nDEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.\nResale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void \nany warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoev er, any \nliability of ST.\nST and the ST logo are trademarks or registered trademarks of ST in various countries.\nInformation in this document supersedes and replaces all information previously supplied.\nThe ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.\n© 2014 STMicroelectronics - All rights reserved\nSTMicroelectronics group of companies\nAustralia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Ital y - Japan - \nMalaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America\nwww.st.com\n'}]
!==============================================================================!
### Component Summary: M24M01-DWDW3TP/K

#### Key Specifications:
- **Voltage Ratings**: 
  - Operating Voltage (VCC): 2.5 V to 5.5 V
- **Current Ratings**: 
  - Supply Current (Read): 2 mA (at 400 kHz)
  - Supply Current (Write): 2 mA
  - Standby Current: 2 µA (at 85 °C, VCC = 2.5 V)
- **Power Consumption**: 
  - Active: 2 mA (Read/Write)
  - Standby: 2 µA
- **Operating Temperature Range**: 
  - -40 °C to 125 °C
- **Package Type**: 
  - TSSOP8 (169 mil width) or SO8 (150 mil width)
- **Special Features**: 
  - 1 Mbit (128 Kbytes) EEPROM with I²C interface
  - Page size: 256 bytes
  - Short Write cycle time: Byte Write within 4 ms, Page Write within 4 ms
  - Write cycle endurance: 4 million cycles at 25 °C, 1.2 million cycles at 85 °C, 600k cycles at 125 °C
  - Data retention: 50 years at 125 °C, 100 years at 25 °C
  - ESD Protection: 4000 V (Human Body Model)
  - Schmitt trigger inputs for noise filtering
- **Moisture Sensitive Level**: 
  - Level 1 (according to JEDEC J-STD-020E)

#### Description:
The **M24M01-DWDW3TP/K** is a 1-Mbit (128 Kbytes) serial EEPROM designed for automotive applications. It operates using a standard I²C interface, supporting clock speeds of up to 1 MHz. The device is built to withstand harsh automotive environments, with an extended temperature range of -40 °C to 125 °C and compliance with the AEC-Q100 automotive standard.

#### Typical Applications:
The M24M01-DWDW3TP/K is typically used in:
- **Automotive Electronics**: For storing configuration data, calibration parameters, and other critical information that must be retained even when the power is off.
- **Industrial Control Systems**: Where reliable data storage is essential for system configuration and operational parameters.
- **Consumer Electronics**: In devices requiring non-volatile memory for settings and user preferences.
- **Smart Meters**: For storing usage data and configuration settings.

This EEPROM is particularly suited for applications where data integrity and long-term reliability are critical, making it an ideal choice for automotive and industrial applications.