cscope 15 D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635"               0000335176
	@D:\Workspace\ARM\Drivers\MC3635\MC3635.c

18 
	~"MC3635.h
"

40 
MC3635_°©us_t
 
	$MC3635_Inô
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
 )

42 
i2c_°©us_t
 
aux
;

44 
aux
 = 
	`i2c_öô
 ( 
myI2C∑ømëîs
 );

48 i‡–
aux
 =
I2C_SUCCESS
 )

49  
MC3635_SUCCESS
;

51  
MC3635_FAILURE
;

52 
	}
}

76 
MC3635_°©us_t
 
	$MC3635_SëSèndbyMode
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
 )

78 
uöt8_t
 
cmd
[] = { 
MODE_C
, 0 };

79 
i2c_°©us_t
 
aux
 = 0;

83 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], 1, 
I2C_NO_STOP_BIT
 );

84 
aux
 = 
	`i2c_ªad
 ( 
myI2C∑ømëîs
, &
cmd
[1], 1 );

88 
cmd
[1] &~
MODE_C_MCTRL_MASK
;

89 
cmd
[1] |
MODE_C_MCTRL_STANDBY
;

90 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

95 i‡–
aux
 =
I2C_SUCCESS
 )

96  
MC3635_SUCCESS
;

98  
MC3635_FAILURE
;

99 
	}
}

123 
MC3635_°©us_t
 
	$MC3635_SëSÀïMode
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
 )

125 
uöt8_t
 
cmd
[] = { 
MODE_C
, 0 };

126 
i2c_°©us_t
 
aux
 = 0;

130 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], 1, 
I2C_NO_STOP_BIT
 );

131 
aux
 = 
	`i2c_ªad
 ( 
myI2C∑ømëîs
, &
cmd
[1], 1 );

135 
cmd
[1] &~
MODE_C_MCTRL_MASK
;

136 
cmd
[1] |
MODE_C_MCTRL_SLEEP
;

137 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

142 i‡–
aux
 =
I2C_SUCCESS
 )

143  
MC3635_SUCCESS
;

145  
MC3635_FAILURE
;

146 
	}
}

170 
MC3635_°©us_t
 
	$MC3635_Inôüliz©i⁄Sequí˚
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
 )

172 
uöt8_t
 
cmd
[] = { 0, 0 };

173 
i2c_°©us_t
 
aux
 = 0;

177 
cmd
[0] = 
FREG_1
;

178 
cmd
[1] = 
FREG_1_I2C_EN_ENABLED
;

179 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

182 
cmd
[0] = 
INIT_1
;

183 
cmd
[1] = 
INIT_1_INIT_1_FIXED_VALUE
;

184 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

187 
cmd
[0] = 
DMX
;

188 
cmd
[1] = 0x01;

189 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

192 
cmd
[0] = 
DMY
;

193 
cmd
[1] = 0x80;

194 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

197 
cmd
[0] = 
INIT_2
;

198 
cmd
[1] = 
INIT_2_INT_2_FIXED_VALUE
;

199 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

202 
cmd
[0] = 
INIT_3
;

203 
cmd
[1] = 
INIT_3_INT_3_FIXED_VALUE
;

204 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

208 i‡–
aux
 =
I2C_SUCCESS
 )

209  
MC3635_SUCCESS
;

211  
MC3635_FAILURE
;

212 
	}
}

237 
MC3635_°©us_t
 
	$MC3635_WrôeS¸©ch∑dRegi°î
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
MC3635_d©a_t
 
myS¸©ch∑dRegi°î
 )

239 
uöt8_t
 
cmd
[] = { 0, 0 };

240 
i2c_°©us_t
 
aux
 = 0;

244 
cmd
[0] = 
SCRATCH
;

245 
cmd
[1] = 
myS¸©ch∑dRegi°î
.
s¸©ch
;

246 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

251 i‡–
aux
 =
I2C_SUCCESS
 )

252  
MC3635_SUCCESS
;

254  
MC3635_FAILURE
;

255 
	}
}

279 
MC3635_°©us_t
 
	$MC3635_RódS¸©ch∑dRegi°î
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
MC3635_d©a_t
* 
myS¸©ch∑dRegi°î
 )

281 
uöt8_t
 
cmd
 = 
SCRATCH
;

282 
i2c_°©us_t
 
aux
 = 0;

285 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
, 1, 
I2C_NO_STOP_BIT
 );

286 
aux
 = 
	`i2c_ªad
 ( 
myI2C∑ømëîs
, &
myS¸©ch∑dRegi°î
->
s¸©ch
, 1 );

290 i‡–
aux
 =
I2C_SUCCESS
 )

291  
MC3635_SUCCESS
;

293  
MC3635_FAILURE
;

294 
	}
}

320 
MC3635_°©us_t
 
	$MC3635_SëSo·w¨eRe£t
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
 )

322 
uöt8_t
 
cmd
[] = { 
RESET
 , 0 };

323 
i2c_°©us_t
 
aux
 = 0;

327 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], 1, 
I2C_NO_STOP_BIT
 );

328 
aux
 = 
	`i2c_ªad
 ( 
myI2C∑ømëîs
, &
cmd
[1], 1 );

330 
cmd
[1] |
RESET_RESET_FORCE_POWER_ON_RESET
;

333 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

337 i‡–
aux
 =
I2C_SUCCESS
 )

338  
MC3635_SUCCESS
;

340  
MC3635_FAILURE
;

341 
	}
}

367 
MC3635_°©us_t
 
	$MC3635_SëRñﬂd
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
 )

369 
uöt8_t
 
cmd
[] = { 
RESET
 , 0 };

370 
uöt32_t
 
myTimeOut
 = 23232323;

371 
i2c_°©us_t
 
aux
 = 0;

375 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], 1, 
I2C_NO_STOP_BIT
 );

376 
aux
 = 
	`i2c_ªad
 ( 
myI2C∑ømëîs
, &
cmd
[1], 1 );

378 
cmd
[1] |
RESET_RELOAD_RELOAD_REGISTER_FROM_OTP
;

382 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

386 
cmd
[0] = 
EXT_STAT_2
;

388 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], 1, 
I2C_NO_STOP_BIT
 );

389 
aux
 = 
	`i2c_ªad
 ( 
myI2C∑ømëîs
, &
cmd
[1], 1 );

390 
myTimeOut
--;

391 } ( ( 
cmd
[1] & 
EXT_STAT_2_OTP_BUSY_MASK
 ) =
EXT_STAT_2_OTP_BUSY_OTP_POWERED
 ) && ( 
myTimeOut
 > 0 ) );

395 
cmd
[0] = 
RESET
;

396 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], 1, 
I2C_NO_STOP_BIT
 );

397 
aux
 = 
	`i2c_ªad
 ( 
myI2C∑ømëîs
, &
cmd
[1], 1 );

399 
cmd
[1] &~
RESET_RELOAD_MASK
;

400 
cmd
[1] |
RESET_RELOAD_NORMAL_OPERATION
;

401 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

406 i‡––
aux
 =
I2C_SUCCESS
 ) && ( 
myTimeOut
 > 0 ) )

407  
MC3635_SUCCESS
;

409  
MC3635_FAILURE
;

410 
	}
}

434 
MC3635_°©us_t
 
	$MC3635_RódExãndedSètusRegi°î2
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
MC3635_d©a_t
* 
myExt_°©_2
 )

436 
uöt8_t
 
cmd
 = 
EXT_STAT_2
;

437 
i2c_°©us_t
 
aux
 = 0;

441 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
, 1, 
I2C_NO_STOP_BIT
 );

442 
aux
 = 
	`i2c_ªad
 ( 
myI2C∑ømëîs
, &
myExt_°©_2
->
ext_°©_2
, 1 );

447 i‡–
aux
 =
I2C_SUCCESS
 )

448  
MC3635_SUCCESS
;

450  
MC3635_FAILURE
;

451 
	}
}

476 
MC3635_°©us_t
 
	$MC3635_RódRawD©a
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
MC3635_d©a_t
* 
myRawD©a
 )

478 
uöt8_t
 
cmd
[] = { 
XOUT_LSB
, 0, 0, 0, 0, 0 };

479 
i2c_°©us_t
 
aux
 = 0;

483 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], 1, 
I2C_NO_STOP_BIT
 );

484 
aux
 = 
	`i2c_ªad
 ( 
myI2C∑ømëîs
, &
cmd
[0], ( cmd )/( cmd[0] ) );

487 
myRawD©a
->
XAxis_mg
 = 
cmd
[1];

488 
myRawD©a
->
XAxis_mg
 <<= 8;

489 
myRawD©a
->
XAxis_mg
 |
cmd
[0];

491 
myRawD©a
->
YAxis_mg
 = 
cmd
[3];

492 
myRawD©a
->
YAxis_mg
 <<= 8;

493 
myRawD©a
->
YAxis_mg
 |
cmd
[2];

495 
myRawD©a
->
ZAxis_mg
 = 
cmd
[5];

496 
myRawD©a
->
ZAxis_mg
 <<= 8;

497 
myRawD©a
->
ZAxis_mg
 |
cmd
[4];

502 i‡–
aux
 =
I2C_SUCCESS
 )

503  
MC3635_SUCCESS
;

505  
MC3635_FAILURE
;

506 
	}
}

530 
MC3635_°©us_t
 
	$MC3635_RódSètusRegi°î1
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
MC3635_d©a_t
* 
mySètus_1
 )

532 
uöt8_t
 
cmd
 = 
STATUS_1
;

533 
i2c_°©us_t
 
aux
 = 0;

537 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
, 1, 
I2C_NO_STOP_BIT
 );

538 
aux
 = 
	`i2c_ªad
 ( 
myI2C∑ømëîs
, &
mySètus_1
->
°©us_1
, 1 );

543 i‡–
aux
 =
I2C_SUCCESS
 )

544  
MC3635_SUCCESS
;

546  
MC3635_FAILURE
;

547 
	}
}

571 
MC3635_°©us_t
 
	$MC3635_RódSètusRegi°î2
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
MC3635_d©a_t
* 
mySètus_2
 )

573 
uöt8_t
 
cmd
 = 
STATUS_2
;

574 
i2c_°©us_t
 
aux
 = 0;

578 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
, 1, 
I2C_NO_STOP_BIT
 );

579 
aux
 = 
	`i2c_ªad
 ( 
myI2C∑ømëîs
, &
mySètus_2
->
°©us_2
, 1 );

584 i‡–
aux
 =
I2C_SUCCESS
 )

585  
MC3635_SUCCESS
;

587  
MC3635_FAILURE
;

588 
	}
}

612 
MC3635_°©us_t
 
	$MC3635_RódFótuªRegi°î1
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
MC3635_d©a_t
* 
myFótuªRegi°î1
 )

614 
uöt8_t
 
cmd
 = 
FREG_1
;

615 
i2c_°©us_t
 
aux
 = 0;

619 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
, 1, 
I2C_NO_STOP_BIT
 );

620 
aux
 = 
	`i2c_ªad
 ( 
myI2C∑ømëîs
, &
myFótuªRegi°î1
->
FótuªRegi°î1
, 1 );

625 i‡–
aux
 =
I2C_SUCCESS
 )

626  
MC3635_SUCCESS
;

628  
MC3635_FAILURE
;

629 
	}
}

653 
MC3635_°©us_t
 
	$MC3635_RódFótuªRegi°î2
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
MC3635_d©a_t
* 
myFótuªRegi°î2
 )

655 
uöt8_t
 
cmd
 = 
FREG_2
;

656 
i2c_°©us_t
 
aux
 = 0;

660 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
, 1, 
I2C_NO_STOP_BIT
 );

661 
aux
 = 
	`i2c_ªad
 ( 
myI2C∑ømëîs
, &
myFótuªRegi°î2
->
FótuªRegi°î2
, 1 );

666 i‡–
aux
 =
I2C_SUCCESS
 )

667  
MC3635_SUCCESS
;

669  
MC3635_FAILURE
;

670 
	}
}

699 
MC3635_°©us_t
 
	$MC3635_E«bÀAxis
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
MC3635_mode_c_x_axis_pd_t
 
myXAxis
, 
MC3635_mode_c_y_axis_pd_t
 
myYAxis
, 
MC3635_mode_c_z_axis_pd_t
 
myZAxis
 )

701 
uöt8_t
 
cmd
[] = { 
MODE_C
, 0 };

702 
i2c_°©us_t
 
aux
 = 0;

706 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], 1, 
I2C_NO_STOP_BIT
 );

707 
aux
 = 
	`i2c_ªad
 ( 
myI2C∑ømëîs
, &
cmd
[1], 1 );

709 
cmd
[1] &~–
MODE_C_X_AXIS_PD_MASK
 | 
MODE_C_Y_AXIS_PD_MASK
 | 
MODE_C_Z_AXIS_PD_MASK
 );

710 
cmd
[1] |–
myXAxis
 | 
myYAxis
 | 
myZAxis
 );

711 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

716 i‡–
aux
 =
I2C_SUCCESS
 )

717  
MC3635_SUCCESS
;

719  
MC3635_FAILURE
;

720 
	}
}

746 
MC3635_°©us_t
 
	$MC3635_SëSèndbyClockR©e
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
MC3635_¢iff_c_°b_øã_t
 
mySTANDBY_ClockR©e
 )

748 
uöt8_t
 
cmd
[] = { 
SNIFF_C
, 0 };

749 
i2c_°©us_t
 
aux
 = 0;

753 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], 1, 
I2C_NO_STOP_BIT
 );

754 
aux
 = 
	`i2c_ªad
 ( 
myI2C∑ømëîs
, &
cmd
[1], 1 );

758 
cmd
[1] &~
SNIFF_C_STB_RATE_MASK
;

759 
cmd
[1] |
mySTANDBY_ClockR©e
;

760 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

765 i‡–
aux
 =
I2C_SUCCESS
 )

766  
MC3635_SUCCESS
;

768  
MC3635_FAILURE
;

769 
	}
}

798 
MC3635_°©us_t
 
	$MC3635_SëMode
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
MC3635_mode_c_m˘æ_t
 
myMode
, 
MC3635_powî_mode_t
 
myPowîMode
, 
MC3635_ßm∂e_øã_t
 
myODR
 )

800 
uöt8_t
 
cmd
[] = { 0, 0 };

801 
i2c_°©us_t
 
aux
 = 0;

806 i‡––
myMode
 =
MODE_C_MCTRL_STANDBY
 ) || ( myModê=
MODE_C_MCTRL_SLEEP
 ) || ( myModê=
MODE_C_MCTRL_TRIG
 ) )

808  
MC3635_FAILURE
;

813 
cmd
[0] = 
PMCR
;

814 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], 1, 
I2C_NO_STOP_BIT
 );

815 
aux
 = 
	`i2c_ªad
 ( 
myI2C∑ømëîs
, &
cmd
[1], 1 );

817 i‡–
myMode
 =
MODE_C_MCTRL_SNIFF
 )

819 
cmd
[1] &~
PMCR_SPM_MASK
;

820 
cmd
[1] |–
myPowîMode
 << 4U );

824 
cmd
[1] &~
PMCR_CSPM_MASK
;

825 
cmd
[1] |–
myPowîMode
 << 0U );

829 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

835 i‡–
myMode
 =
MODE_C_MCTRL_SNIFF
 )

837 
cmd
[0] = 
SNIFF_C
;

839  
myPowîMode
 )

841 
ULTRA_LOW_POWER_MODE
:

842 i‡––
myODR
 =
ODR_13
 ) || ( myODR =
ODR_14
 ) )

844  
MC3635_FAILURE
;

849 
LOW_POWER_MODE
:

850 i‡––
myODR
 =
ODR_12
 ) || ( myODR =
ODR_13
 ) || ( myODR =
ODR_14
 ) )

852  
MC3635_FAILURE
;

856 
PRECISION
:

857 i‡––
myODR
 =
ODR_9
 ) || ( myODR =
ODR_10
 ) || ( myODR =
ODR_11
 ) || ( myODR =
ODR_12
 ) || ( myODR =
ODR_13
 ) || ( myODR =
ODR_14
 ) )

859  
MC3635_FAILURE
;

867 
cmd
[0] = 
RATE_1
;

869 i‡––
myODR
 =
ODR_0
 ) || ( myODR =
ODR_1
 ) || ( myODR =
ODR_2
 ) || ( myODR =
ODR_3
 ) || ( myODR =
ODR_4
 ) || ( myODR =
ODR_13
 ) || ( myODR =
ODR_14
 ) )

871  
MC3635_FAILURE
;

875  
myPowîMode
 )

877 
ULTRA_LOW_POWER_MODE
:

878 i‡–
myODR
 =
ODR_5
 )

880  
MC3635_FAILURE
;

885 
LOW_POWER_MODE
:

886 i‡–
myODR
 =
ODR_12
 )

888  
MC3635_FAILURE
;

892 
PRECISION
:

893 i‡––
myODR
 =
ODR_9
 ) || ( myODR =
ODR_10
 ) || ( myODR =
ODR_11
 ) || ( myODR =
ODR_12
 ) )

895  
MC3635_FAILURE
;

904 i‡–
myODR
 =
ODR_15
 )

910 
cmd
[0] = 
RATE_1
;

911 
cmd
[1] = 0x10;

912 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

914 i‡–
cmd
[0] =
SNIFF_C
 )

917 
cmd
[0] = 
TRIGC
;

918 
cmd
[1] = 0x30;

919 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

922 
cmd
[0] = 
RATE_1
;

923 
cmd
[1] = 0x30;

924 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

927 
cmd
[0] = 
TRIGC
;

928 
cmd
[1] = 0x01;

929 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

932 
cmd
[0] = 
RATE_1
;

933 
cmd
[1] = 0x60;

934 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

937 
cmd
[0] = 
TRIGC
;

938  
myPowîMode
 )

940 
ULTRA_LOW_POWER_MODE
:

941 
cmd
[1] = 0x52;

945 
LOW_POWER_MODE
:

946 
cmd
[1] = 0x72;

949 
PRECISION
:

950 
cmd
[1] = 0x32;

954 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

957 
cmd
[0] = 
RATE_1
;

958 
cmd
[1] = 0x70;

959 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

964 
cmd
[0] = 
TRIGC
;

965 
cmd
[1] = 0x03;

966 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

969 
cmd
[0] = 
RATE_1
;

970 
cmd
[1] = 0x20;

971 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

974 
cmd
[0] = 
TRIGC
;

975 
cmd
[1] = 0x01;

976 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

979 
cmd
[0] = 
RATE_1
;

980 
cmd
[1] = 0x40;

981 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

984 
cmd
[0] = 
TRIGC
;

985  
myPowîMode
 )

987 
ULTRA_LOW_POWER_MODE
:

988 
cmd
[1] = 0x52;

992 
LOW_POWER_MODE
:

993 
cmd
[1] = 0x72;

996 
PRECISION
:

997 
cmd
[1] = 0x32;

1001 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

1004 
cmd
[0] = 
RATE_1
;

1005 
cmd
[1] = 0x50;

1006 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

1010 
cmd
[0] = 
TRIGC
;

1011  
myPowîMode
 )

1013 
ULTRA_LOW_POWER_MODE
:

1014 
cmd
[1] = 0x01;

1018 
LOW_POWER_MODE
:

1019 
cmd
[1] = 0x02;

1022 
PRECISION
:

1023 
cmd
[1] = 0x12;

1026 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

1029 
cmd
[0] = 
RATE_1
;

1030 
cmd
[1] = 0x0F;

1031 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

1036 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], 1, 
I2C_NO_STOP_BIT
 );

1037 
aux
 = 
	`i2c_ªad
 ( 
myI2C∑ømëîs
, &
cmd
[1], 1 );

1041 i‡–
cmd
[0] =
SNIFF_C
 )

1043 
cmd
[1] &~
SNIFF_C_SNIFF_SR_MASK
;

1044 
cmd
[1] |
myODR
;

1048 
cmd
[1] &~
RATE_1_RR_MASK
;

1049 
cmd
[1] |
myODR
;

1052 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

1058 
cmd
[0] = 
MODE_C
;

1059 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], 1, 
I2C_NO_STOP_BIT
 );

1060 
aux
 = 
	`i2c_ªad
 ( 
myI2C∑ømëîs
, &
cmd
[1], 1 );

1062 
cmd
[1] &~
MODE_C_MCTRL_MASK
;

1063 
cmd
[1] |
myMode
;

1064 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

1069 i‡–
aux
 =
I2C_SUCCESS
 )

1070  
MC3635_SUCCESS
;

1072  
MC3635_FAILURE
;

1073 
	}
}

1101 
MC3635_°©us_t
 
	$MC3635_SëTriggîMode
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
MC3635_mode_c_åig_cmd_t
 
myTriggîE«bÀ
, 
uöt8_t
 
myTriggîSam∂es
,

1102 
MC3635_¢iff_c_°b_øã_t
 
mySTANDBY_ClockR©e
 )

1104 
uöt8_t
 
cmd
[] = { 0, 0 };

1105 
i2c_°©us_t
 
aux
 = 0;

1108 i‡–
myTriggîSam∂es
 == 0 )

1110  
MC3635_FAILURE
;

1115 
	`MC3635_SëSèndbyClockR©e
 ( 
myI2C∑ømëîs
, 
mySTANDBY_ClockR©e
 );

1119 
cmd
[0] = 
TRIGC
;

1120 
cmd
[1] = 
myTriggîSam∂es
;

1121 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

1126 
cmd
[0] = 
MODE_C
;

1127 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], 1, 
I2C_NO_STOP_BIT
 );

1128 
aux
 = 
	`i2c_ªad
 ( 
myI2C∑ømëîs
, &
cmd
[1], 1 );

1131 
cmd
[1] &~–
MODE_C_MCTRL_MASK
 | 
MODE_C_TRIG_CMD_MASK
 );

1132 
cmd
[1] |–
MODE_C_MCTRL_TRIG
 | 
myTriggîE«bÀ
 );

1133 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

1139 i‡–
aux
 =
I2C_SUCCESS
 )

1140  
MC3635_SUCCESS
;

1142  
MC3635_FAILURE
;

1143 
	}
}

1169 
MC3635_°©us_t
 
	$MC3635_M™uÆSniffRe£t
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
MC3635_¢iffcf_c_¢iff_ª£t_t
 
mySniffRe£tBô
 )

1171 
uöt8_t
 
cmd
[] = { 
SNIFFCF_C
, 0 };

1172 
i2c_°©us_t
 
aux
 = 0;

1176 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], 1, 
I2C_NO_STOP_BIT
 );

1177 
aux
 = 
	`i2c_ªad
 ( 
myI2C∑ømëîs
, &
cmd
[1], 1 );

1180 
cmd
[1] &~
SNIFFCF_C_SNIFF_RESET_MASK
;

1181 
cmd
[1] |
mySniffRe£tBô
;

1182 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

1187 i‡–
aux
 =
I2C_SUCCESS
 )

1188  
MC3635_SUCCESS
;

1190  
MC3635_FAILURE
;

1191 
	}
}

1223 
MC3635_°©us_t
 
	$MC3635_C⁄fSniffMode
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
MC3635_¢iffcf_c_¢iff_thadr_t
 
mySniffADR
, 
uöt8_t
 
mySniffThªshﬁd
, 
MC3635_¢if·h_c_¢iff_™d_‹_t
 
mySniffLogiˇlMode
,

1224 
MC3635_¢if·h_c_¢iff_mode_t
 
mySniffDñèCou¡
, 
MC3635_¢iffcf_c_¢iff_˙ãn_t
 
mySniffE«bÀDëe˘i⁄Cou¡
, 
MC3635_¢iffcf_c_¢iff_mux_t
 
mySniffMux
 )

1226 
uöt8_t
 
cmd
[] = { 0, 0 };

1227 
i2c_°©us_t
 
aux
 = 0;

1233 i‡––––
mySniffADR
 =
SNIFFCF_C_SNIFF_THADR_SNIFF_THRESHOLD_X_AXIS
 ) || ( mySniffADR =
SNIFFCF_C_SNIFF_THADR_SNIFF_THRESHOLD_Y_AXIS
 ) || ( mySniffADR =
SNIFFCF_C_SNIFF_THADR_SNIFF_THRESHOLD_Z_AXIS
 ) ) && ( 
mySniffThªshﬁd
 > 63 ) ) ||

1234 ––
mySniffADR
 =
SNIFFCF_C_SNIFF_THADR_SNIFF_DETECTION_X_AXIS
 ) || ( mySniffADR =
SNIFFCF_C_SNIFF_THADR_SNIFF_DETECTION_Y_AXIS
 ) || ( mySniffADR =
SNIFFCF_C_SNIFF_THADR_SNIFF_DETECTION_Z_AXIS
 ) ) && ( ( 
mySniffThªshﬁd
 == 0 ) || ( mySniffThreshold > 62 ) ) )

1236  
MC3635_FAILURE
;

1241 
cmd
[0] = 
SNIFFTH_C
;

1242 
cmd
[1] = ( 
mySniffADR
 | 
mySniffLogiˇlMode
 | 
mySniffDñèCou¡
 );

1243 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

1248 
cmd
[0] = 
SNIFFCF_C
;

1249 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], 1, 
I2C_NO_STOP_BIT
 );

1250 
aux
 = 
	`i2c_ªad
 ( 
myI2C∑ømëîs
, &
cmd
[1], 1 );

1253 
cmd
[1] &~–
SNIFFCF_C_SNIFF_THADR_MASK
 | 
SNIFFCF_C_SNIFF_CNTEN_MASK
 | 
SNIFFCF_C_SNIFF_MUX_MASK
 );

1254 
cmd
[1] |–
mySniffADR
 | 
mySniffE«bÀDëe˘i⁄Cou¡
 | 
mySniffMux
 );

1255 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

1261 i‡–
aux
 =
I2C_SUCCESS
 )

1262  
MC3635_SUCCESS
;

1264  
MC3635_FAILURE
;

1265 
	}
}

1291 
MC3635_°©us_t
 
	$MC3635_SëResﬁuti⁄
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
MC3635_ønge_c_ªs_t
 
myResﬁuti⁄
 )

1293 
uöt8_t
 
cmd
[] = { 
RANGE_C
, 0 };

1294 
i2c_°©us_t
 
aux
 = 0;

1298 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], 1, 
I2C_NO_STOP_BIT
 );

1299 
aux
 = 
	`i2c_ªad
 ( 
myI2C∑ømëîs
, &
cmd
[1], 1 );

1302 
cmd
[1] &~
RANGE_C_RES_MASK
;

1303 
cmd
[1] |
myResﬁuti⁄
;

1304 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

1309 i‡–
aux
 =
I2C_SUCCESS
 )

1310  
MC3635_SUCCESS
;

1312  
MC3635_FAILURE
;

1313 
	}
}

1339 
MC3635_°©us_t
 
	$MC3635_SëR™ge
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
MC3635_ønge_c_ønge_t
 
myR™ge
 )

1341 
uöt8_t
 
cmd
[] = { 
RANGE_C
, 0 };

1342 
i2c_°©us_t
 
aux
 = 0;

1346 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], 1, 
I2C_NO_STOP_BIT
 );

1347 
aux
 = 
	`i2c_ªad
 ( 
myI2C∑ømëîs
, &
cmd
[1], 1 );

1350 
cmd
[1] &~
RANGE_C_RANGE_MASK
;

1351 
cmd
[1] |
myR™ge
;

1352 
aux
 = 
	`i2c_wrôe
 ( 
myI2C∑ømëîs
, &
cmd
[0], –cmd )/–cmd[0] ), 
I2C_STOP_BIT
 );

1357 i‡–
aux
 =
I2C_SUCCESS
 )

1358  
MC3635_SUCCESS
;

1360  
MC3635_FAILURE
;

1361 
	}
}

	@D:\Workspace\ARM\Drivers\MC3635\MC3635.h

19 
	~"°döt.h
"

20 
	~"°dboﬁ.h
"

21 
	~"i2c.h
"

23 #i‚de‡
MC3635_H_


24 
	#MC3635_H_


	)

26 #ifde‡
__˝lu•lus


36 
MC3635_ADDRESS_LOW
 = 0x4C,

37 
MC3635_ADDRESS_HIGH
 = 0x6C

38 } 
	tMC3635_addªss_t
;

46 
EXT_STAT_1
 = 0x00,

47 
EXT_STAT_2
 = 0x01,

48 
XOUT_LSB
 = 0x02,

49 
XOUT_MSB
 = 0x03,

50 
YOUT_LSB
 = 0x04,

51 
YOUT_MSB
 = 0x05,

52 
ZOUT_LSB
 = 0x06,

53 
ZOUT_MSB
 = 0x07,

54 
STATUS_1
 = 0x08,

55 
STATUS_2
 = 0x09,

57 
FREG_1
 = 0x0D,

58 
FREG_2
 = 0x0E,

59 
INIT_1
 = 0x0F,

60 
MODE_C
 = 0x10,

61 
RATE_1
 = 0x11,

62 
SNIFF_C
 = 0x12,

63 
SNIFFTH_C
 = 0x13,

64 
SNIFFCF_C
 = 0x14,

65 
RANGE_C
 = 0x15,

66 
FIFO_C
 = 0x16,

67 
INTR_C
 = 0x17,

69 
INIT_3
 = 0x1A,

70 
SCRATCH
 = 0x1B,

71 
PMCR
 = 0x1C,

73 
DMX
 = 0x20,

74 
DMY
 = 0x21,

75 
DMZ
 = 0x22,

77 
RESET
 = 0x24,

79 
INIT_2
 = 0x28,

80 
TRIGC
 = 0x29,

81 
XOFFL
 = 0x2A,

82 
XOFFH
 = 0x2B,

83 
YOFFL
 = 0x2C,

84 
YOFFH
 = 0x2D,

85 
ZOFFL
 = 0x2E,

86 
ZOFFH
 = 0x2F,

87 
XGAIN
 = 0x30,

88 
YGAIN
 = 0x31,

89 
ZGAIN
 = 0x32

90 } 
	tMC3635_ªgi°î_summ¨y_t
;

100 
EXT_STAT_1_I2C_AD0_BIT_MASK
 = ( 1 << 3 ),

101 
EXT_STAT_1_I2C_AD0_BIT_0X4C
 = ( 0 << 3 ),

102 
EXT_STAT_1_I2C_AD0_BIT_0X6C
 = ( 1 << 3 )

103 } 
	tMC3635_ext_°©_1_i2c_ad0_bô_t
;

115 
EXT_STAT_2_OVR_DATA_MASK
 = ( 1 << 0 ),

116 
EXT_STAT_2_OVR_DATA_SAMPLE_OVERWRITTEN
 = ( 1 << 0 ),

117 
EXT_STAT_2_OVR_DATA_SAMPLE_NOT_OVERWRITTEN
 = ( 0 << 0 )

118 } 
	tMC3635_ext_°©_2_ovr_d©a_t
;

123 
EXT_STAT_2_PD_CLK_STAT_MASK
 = ( 1 << 1 ),

124 
EXT_STAT_2_PD_CLK_STAT_CLOCKS_ENABLED
 = ( 0 << 1 ),

125 
EXT_STAT_2_PD_CLK_STAT_CLOCKS_DISABLED
 = ( 1 << 1 )

126 } 
	tMC3635_ext_°©_2_pd_˛k_°©_t
;

131 
EXT_STAT_2_OTP_BUSY_MASK
 = ( 1 << 5 ),

132 
EXT_STAT_2_OTP_BUSY_OTP_POWER_DOWN
 = ( 0 << 5 ),

133 
EXT_STAT_2_OTP_BUSY_OTP_POWERED
 = ( 1 << 5 )

134 } 
	tMC3635_ext_°©_2_Ÿp_busy_t
;

139 
EXT_STAT_2_SNIFF_EN_MASK
 = ( 1 << 6 ),

140 
EXT_STAT_2_SNIFF_EN_DISABLED
 = ( 0 << 6 ),

141 
EXT_STAT_2_SNIFF_EN_ENABLED
 = ( 1 << 6 )

142 } 
	tMC3635_ext_°©_2_¢iff_í_t
;

147 
EXT_STAT_2_SNIFF_DETECT_MASK
 = ( 1 << 7 ),

148 
EXT_STAT_2_SNIFF_DETECT_NOT_EVENT
 = ( 0 << 7 ),

149 
EXT_STAT_2_SNIFF_DETECT_EVENT
 = ( 1 << 7 )

150 } 
	tMC3635_ext_°©_2_¢iff_dëe˘_t
;

163 
STATUS_1_MODE_MASK
 = ( 0b111 << 0 ),

164 
STATUS_1_MODE_SLEEP
 = ( 0b000 << 0 ),

165 
STATUS_1_MODE_STANDBY
 = ( 0b001 << 0 ),

166 
STATUS_1_MODE_SNIFF
 = ( 0b010 << 0 ),

167 
STATUS_1_MODE_CWAKE
 = ( 0b101 << 0 ),

168 
STATUS_1_MODE_SWAKE
 = ( 0b110 << 0 ),

169 
STATUS_1_MODE_TRIG
 = ( 0b111 << 0 )

170 } 
	tMC3635_°©us_1_mode_t
;

175 
STATUS_1_NEW_DATA_MASK
 = ( 1 << 3 ),

176 
STATUS_1_NEW_DATA_FALSE
 = ( 0 << 3 ),

177 
STATUS_1_NEW_DATA_TRUE
 = ( 1 << 3 )

178 } 
	tMC3635_°©us_1_√w_d©a_t
;

183 
STATUS_1_FIFO_EMPTY_MASK
 = ( 1 << 4 ),

184 
STATUS_1_FIFO_EMPTY_FALSE
 = ( 0 << 4 ),

185 
STATUS_1_FIFO_EMPTY_TRUE
 = ( 1 << 4 )

186 } 
	tMC3635_°©us_1_fifo_em±y_t
;

191 
STATUS_1_FIFO_FULL_MASK
 = ( 1 << 5 ),

192 
STATUS_1_FIFO_FULL_FALSE
 = ( 0 << 5 ),

193 
STATUS_1_FIFO_FULL_TRUE
 = ( 1 << 5 )

194 } 
	tMC3635_°©us_1_fifo_fuŒ_t
;

199 
STATUS_1_FIFO_THRESH_MASK
 = ( 1 << 6 ),

200 
STATUS_1_FIFO_THRESH_LESS
 = ( 0 << 6 ),

201 
STATUS_1_FIFO_THRESH_EQUAL_GREATER
 = ( 1 << 6 )

202 } 
	tMC3635_°©us_1_fifo_thªsh_t
;

207 
STATUS_1_INT_PEND_MASK
 = ( 1 << 7 ),

208 
STATUS_1_INT_PEND_FALSE
 = ( 0 << 7 ),

209 
STATUS_1_INT_PEND_TRUE
 = ( 1 << 7 )

210 } 
	tMC3635_°©us_1_öt_≥nd_t
;

223 
STATUS_2_INT_WAKE_MASK
 = ( 1 << 2 ),

224 
STATUS_2_INT_WAKE_FALSE
 = ( 0 << 2 ),

225 
STATUS_2_INT_WAKE_TRUE
 = ( 1 << 2 )

226 } 
	tMC3635_°©us_2_öt_wake_t
;

231 
STATUS_2_INT_ACQ_MASK
 = ( 1 << 3 ),

232 
STATUS_2_INT_ACQ_FALSE
 = ( 0 << 3 ),

233 
STATUS_2_INT_ACQ_TRUE
 = ( 1 << 3 )

234 } 
	tMC3635_°©us_2_öt_acq_t
;

239 
STATUS_2_INT_FIFO_EMPTY_MASK
 = ( 1 << 4 ),

240 
STATUS_2_INT_FIFO_EMPTY_FALSE
 = ( 0 << 4 ),

241 
STATUS_2_INT_FIFO_EMPTY_TRUE
 = ( 1 << 4 )

242 } 
	tMC3635_°©us_2_öt_fifo_em±y_t
;

247 
STATUS_2_INT_FIFO_FULL_MASK
 = ( 1 << 5 ),

248 
STATUS_2_INT_FIFO_FULL_FALSE
 = ( 0 << 5 ),

249 
STATUS_2_INT_FIFO_FULL_TRUE
 = ( 1 << 5 )

250 } 
	tMC3635_°©us_2_öt_fifo_fuŒ_t
;

255 
STATUS_2_INT_FIFO_THRESH_MASK
 = ( 1 << 6 ),

256 
STATUS_2_INT_FIFO_THRESH_FALSE
 = ( 0 << 6 ),

257 
STATUS_2_INT_FIFO_THRESH_TRUE
 = ( 1 << 6 )

258 } 
	tMC3635_°©us_2_öt_fifo_thªsh_t
;

263 
STATUS_2_INT_SWAKE_MASK
 = ( 1 << 7 ),

264 
STATUS_2_INT_SWAKE_FALSE
 = ( 0 << 7 ),

265 
STATUS_2_INT_SWAKE_TRUE
 = ( 1 << 7 )

266 } 
	tMC3635_°©us_2_öt_swake_t
;

278 
FREG_1_FREEZE_MASK
 = ( 1 << 3 ),

279 
FREG_1_FREEZE_FIFO_STANDARD_MODE
 = ( 0 << 3 ),

280 
FREG_1_FREEZE_FIFO_STOP_SWAKE
 = ( 1 << 3 )

281 } 
	tMC3635_‰eg_1_‰ìze_t
;

286 
FREG_1_INTSC_EN_MASK
 = ( 1 << 4 ),

287 
FREG_1_INTSC_EN_DISABLED
 = ( 0 << 4 ),

288 
FREG_1_INTSC_EN_ENABLED
 = ( 1 << 4 )

289 } 
	tMC3635_‰eg_1_ötsc_í_t
;

294 
FREG_1_SPI3_EN_MASK
 = ( 1 << 5 ),

295 
FREG_1_SPI3_EN_DISABLED
 = ( 0 << 5 ),

296 
FREG_1_SPI3_EN_ENABLED
 = ( 1 << 5 )

297 } 
	tMC3635_‰eg_1_•i3_í_t
;

302 
FREG_1_I2C_EN_MASK
 = ( 1 << 6 ),

303 
FREG_1_I2C_EN_DISABLED
 = ( 0 << 6 ),

304 
FREG_1_I2C_EN_ENABLED
 = ( 1 << 6 )

305 } 
	tMC3635_‰eg_1_i2c_í_t
;

310 
FREG_1_SPI_EN_MASK
 = ( 1 << 7 ),

311 
FREG_1_SPI_EN_DISABLED
 = ( 0 << 7 ),

312 
FREG_1_SPI_EN_ENABLED
 = ( 1 << 7 )

313 } 
	tMC3635_‰eg_1_•i_í_t
;

324 
FREG_2_WRAPA_MASK
 = ( 1 << 0 ),

325 
FREG_2_WRAPA_ADDRESS_0X07
 = ( 0 << 0 ),

326 
FREG_2_WRAPA_ADDRESS_0X09
 = ( 1 << 0 )

327 } 
	tMC3635_‰eg_2_wø∑_t
;

332 
FREG_2_FIFO_BURST_MASK
 = ( 1 << 1 ),

333 
FREG_2_FIFO_BURST_DISABLED
 = ( 0 << 1 ),

334 
FREG_2_FIFO_BURST_ENABLED
 = ( 1 << 1 )

335 } 
	tMC3635_‰eg_2_fifo_bur°_t
;

340 
FREG_2_SPI_STAT_EN_MASK
 = ( 1 << 2 ),

341 
FREG_2_SPI_STAT_EN_SPI_FLAGS_DISABLED
= ( 0 << 2 ),

342 
FREG_2_SPI_STAT_EN_SPI_FLAGS_ENABLED
 = ( 1 << 2 )

343 } 
	tMC3635_‰eg_2_•i_°©_í_t
;

348 
FREG_2_FIFO_STAT_EN_MASK
 = ( 1 << 3 ),

349 
FREG_2_FIFO_STAT_EN_DISABLED
 = ( 0 << 3 ),

350 
FREG_2_FIFO_STAT_EN_ENABLED
 = ( 1 << 3 )

351 } 
	tMC3635_‰eg_2_fifo_°©_í_t
;

356 
FREG_2_I2CINT_WRCLRE_MASK
 = ( 1 << 4 ),

357 
FREG_2_I2CINT_WRCLRE_DISABLED
 = ( 0 << 4 ),

358 
FREG_2_I2CINT_WRCLRE_ENABLED
 = ( 1 << 4 )

359 } 
	tMC3635_‰eg_2_i2cöt_wr˛ª_t
;

364 
FREG_2_FIFO_STREAM_MASK
 = ( 1 << 5 ),

365 
FREG_2_FIFO_STREAM_DISABLED
 = ( 0 << 5 ),

366 
FREG_2_FIFO_STREAM_ENABLED
 = ( 1 << 5 )

367 } 
	tMC3635_‰eg_2_fifo_°ªam_t
;

372 
FREG_2_EXT_TRIG_POL_MASK
 = ( 1 << 6 ),

373 
FREG_2_EXT_TRIG_POL_NEGATIVE_EDGE
 = ( 0 << 6 ),

374 
FREG_2_EXT_TRIG_POL_POSITIVE_EDGE
 = ( 1 << 6 )

375 } 
	tMC3635_‰eg_2_ext_åig_pﬁ_t
;

380 
FREG_2_EXT_TRIG_EN_MASK
 = ( 1 << 7 ),

381 
FREG_2_EXT_TRIG_EN_DISABLED
 = ( 0 << 7 ),

382 
FREG_2_EXT_TRIG_EN_ENABLED
 = ( 1 << 7 )

383 } 
	tMC3635_‰eg_2_ext_åig_í_t
;

394 
INIT_1_INIT_1_FIXED_VALUE
 = 0x42

395 } 
	tMC3635_öô_1_öô_1_t
;

410 
MODE_C_MCTRL_MASK
 = ( 0b111 << 0 ),

411 
MODE_C_MCTRL_SLEEP
 = ( 0b000 << 0 ),

412 
MODE_C_MCTRL_STANDBY
 = ( 0b001 << 0 ),

413 
MODE_C_MCTRL_SNIFF
 = ( 0b010 << 0 ),

414 
MODE_C_MCTRL_CWAKE
 = ( 0b101 << 0 ),

415 
MODE_C_MCTRL_SWAKE
 = ( 0b110 << 0 ),

416 
MODE_C_MCTRL_TRIG
 = ( 0b111 << 0 )

417 } 
	tMC3635_mode_c_m˘æ_t
;

422 
MODE_C_X_AXIS_PD_MASK
 = ( 1 << 4 ),

423 
MODE_C_X_AXIS_PD_ENABLED
 = ( 0 << 4 ),

424 
MODE_C_X_AXIS_PD_DISABLED
 = ( 1 << 4 )

425 } 
	tMC3635_mode_c_x_axis_pd_t
;

430 
MODE_C_Y_AXIS_PD_MASK
 = ( 1 << 5 ),

431 
MODE_C_Y_AXIS_PD_ENABLED
 = ( 0 << 5 ),

432 
MODE_C_Y_AXIS_PD_DISABLED
 = ( 1 << 5 )

433 } 
	tMC3635_mode_c_y_axis_pd_t
;

438 
MODE_C_Z_AXIS_PD_MASK
 = ( 1 << 6 ),

439 
MODE_C_Z_AXIS_PD_ENABLED
 = ( 0 << 6 ),

440 
MODE_C_Z_AXIS_PD_DISABLED
 = ( 1 << 6 )

441 } 
	tMC3635_mode_c_z_axis_pd_t
;

446 
MODE_C_TRIG_CMD_MASK
 = ( 1 << 7 ),

447 
MODE_C_TRIG_CMD_DISABLED
 = ( 0 << 7 ),

448 
MODE_C_TRIG_CMD_ENABLED
 = ( 1 << 7 )

449 } 
	tMC3635_mode_c_åig_cmd_t
;

461 
RATE_1_RR_MASK
 = ( 0b1111 << 0 ),

462 
RATE_1_RR_0X05
 = ( 0x05 << 0 ),

463 
RATE_1_RR_0X06
 = ( 0x06 << 0 ),

464 
RATE_1_RR_0X07
 = ( 0x07 << 0 ),

465 
RATE_1_RR_0X08
 = ( 0x08 << 0 ),

466 
RATE_1_RR_0X09
 = ( 0x09 << 0 ),

467 
RATE_1_RR_0X0A
 = ( 0x0A << 0 ),

468 
RATE_1_RR_0X0B
 = ( 0x0B << 0 ),

469 
RATE_1_RR_0X0C
 = ( 0x0C << 0 ),

470 
RATE_1_RR_0X0F
 = ( 0x0F << 0 )

471 } 
	tMC3635_øã_1_º_t
;

481 
SNIFF_C_SNIFF_SR_MASK
 = ( 0b1111 << 0 ),

482 
SNIFF_C_SNIFF_SR_0
 = ( 0b0000 << 0 ),

483 
SNIFF_C_SNIFF_SR_1
 = ( 0b0001 << 0 ),

484 
SNIFF_C_SNIFF_SR_2
 = ( 0b0010 << 0 ),

485 
SNIFF_C_SNIFF_SR_3
 = ( 0b0011 << 0 ),

486 
SNIFF_C_SNIFF_SR_4
 = ( 0b0100 << 0 ),

487 
SNIFF_C_SNIFF_SR_5
 = ( 0b0101 << 0 ),

488 
SNIFF_C_SNIFF_SR_6
 = ( 0b0110 << 0 ),

489 
SNIFF_C_SNIFF_SR_7
 = ( 0b0111 << 0 ),

490 
SNIFF_C_SNIFF_SR_8
 = ( 0b1000 << 0 ),

491 
SNIFF_C_SNIFF_SR_9
 = ( 0b1001 << 0 ),

492 
SNIFF_C_SNIFF_SR_10
 = ( 0b1010 << 0 ),

493 
SNIFF_C_SNIFF_SR_11
 = ( 0b1011 << 0 ),

494 
SNIFF_C_SNIFF_SR_12
 = ( 0b1100 << 0 ),

495 
SNIFF_C_SNIFF_SR_13
 = ( 0b1101 << 0 ),

496 
SNIFF_C_SNIFF_SR_14
 = ( 0b1110 << 0 ),

497 
SNIFF_C_SNIFF_SR_15
 = ( 0b1111 << 0 )

498 } 
	tMC3635_¢iff_c_¢iff_§_t
;

503 
SNIFF_C_STB_RATE_MASK
 = ( 0b111 << 5 ),

504 
SNIFF_C_STB_RATE_0
 = ( 0b000 << 5 ),

505 
SNIFF_C_STB_RATE_1
 = ( 0b001 << 5 ),

506 
SNIFF_C_STB_RATE_2
 = ( 0b010 << 5 ),

507 
SNIFF_C_STB_RATE_3
 = ( 0b011 << 5 ),

508 
SNIFF_C_STB_RATE_4
 = ( 0b100 << 5 ),

509 
SNIFF_C_STB_RATE_5
 = ( 0b101 << 5 ),

510 
SNIFF_C_STB_RATE_6
 = ( 0b110 << 5 ),

511 
SNIFF_C_STB_RATE_7
 = ( 0b111 << 5 )

512 } 
	tMC3635_¢iff_c_°b_øã_t
;

527 
SNIFFTH_C_SNIFF_TH_MASK
 = ( 0b111111 << 0 )

528 } 
	tMC3635_¢if·h_c_¢iff_th_t
;

533 
SNIFFTH_C_SNIFF_AND_OR_MASK
 = ( 1 << 6 ),

534 
SNIFFTH_C_SNIFF_AND_OR_OR_ENABLED
 = ( 0 << 6 ),

535 
SNIFFTH_C_SNIFF_AND_OR_AND_ENABLED
 = ( 1 << 6 )

536 } 
	tMC3635_¢if·h_c_¢iff_™d_‹_t
;

541 
SNIFFTH_C_SNIFF_MODE_MASK
 = ( 1 << 7 ),

542 
SNIFFTH_C_SNIFF_MODE_C2P_ENABLED
 = ( 0 << 7 ),

543 
SNIFFTH_C_SNIFF_MODE_C2B_ENABLED
 = ( 1 << 7 )

544 } 
	tMC3635_¢if·h_c_¢iff_mode_t
;

555 
SNIFFCF_C_SNIFF_THADR_MASK
 = ( 0b111 << 0 ),

556 
SNIFFCF_C_SNIFF_THADR_NONE
 = ( 0b000 << 0 ),

557 
SNIFFCF_C_SNIFF_THADR_SNIFF_THRESHOLD_X_AXIS
 = ( 0b001 << 0 ),

558 
SNIFFCF_C_SNIFF_THADR_SNIFF_THRESHOLD_Y_AXIS
 = ( 0b010 << 0 ),

559 
SNIFFCF_C_SNIFF_THADR_SNIFF_THRESHOLD_Z_AXIS
 = ( 0b011 << 0 ),

561 
SNIFFCF_C_SNIFF_THADR_SNIFF_DETECTION_X_AXIS
 = ( 0b101 << 0 ),

562 
SNIFFCF_C_SNIFF_THADR_SNIFF_DETECTION_Y_AXIS
 = ( 0b110 << 0 ),

563 
SNIFFCF_C_SNIFF_THADR_SNIFF_DETECTION_Z_AXIS
 = ( 0b111 << 0 )

564 } 
	tMC3635_¢iffcf_c_¢iff_thadr_t
;

569 
SNIFFCF_C_SNIFF_CNTEN_MASK
 = ( 1 << 3 ),

570 
SNIFFCF_C_SNIFF_CNTEN_DISABLED
 = ( 0 << 3 ),

571 
SNIFFCF_C_SNIFF_CNTEN_ENABLED
 = ( 1 << 3 )

572 } 
	tMC3635_¢iffcf_c_¢iff_˙ãn_t
;

577 
SNIFFCF_C_SNIFF_MUX_MASK
 = ( 0b111 << 4 ),

578 
SNIFFCF_C_SNIFF_MUX_DELTA_5_0
 = ( 0b000 << 4 ),

579 
SNIFFCF_C_SNIFF_MUX_DELTA_6_1
 = ( 0b001 << 4 ),

580 
SNIFFCF_C_SNIFF_MUX_DELTA_7_2
 = ( 0b010 << 4 ),

581 
SNIFFCF_C_SNIFF_MUX_DELTA_8_3
 = ( 0b011 << 4 ),

582 
SNIFFCF_C_SNIFF_MUX_DELTA_9_4
 = ( 0b100 << 4 ),

583 
SNIFFCF_C_SNIFF_MUX_DELTA_10_5
 = ( 0b101 << 4 )

584 } 
	tMC3635_¢iffcf_c_¢iff_mux_t
;

589 
SNIFFCF_C_SNIFF_RESET_MASK
 = ( 1 << 7 ),

590 
SNIFFCF_C_SNIFF_RESET_NOT_APPLIED
 = ( 0 << 7 ),

591 
SNIFFCF_C_SNIFF_RESET_APPLIED
 = ( 1 << 7 )

592 } 
	tMC3635_¢iffcf_c_¢iff_ª£t_t
;

605 
RANGE_C_RES_MASK
 = ( 0b111 << 0 ),

606 
RANGE_C_RES_6_BITS
 = ( 0b000 << 0 ),

607 
RANGE_C_RES_7_BITS
 = ( 0b001 << 0 ),

608 
RANGE_C_RES_8_BITS
 = ( 0b010 << 0 ),

609 
RANGE_C_RES_10_BITS
 = ( 0b011 << 0 ),

610 
RANGE_C_RES_12_BITS
 = ( 0b100 << 0 ),

611 
RANGE_C_RES_14_BITS
 = ( 0b101 << 0 )

612 } 
	tMC3635_ønge_c_ªs_t
;

617 
RANGE_C_RANGE_MASK
 = ( 0b111 << 4 ),

618 
RANGE_C_RANGE_2G
 = ( 0b000 << 4 ),

619 
RANGE_C_RANGE_4G
 = ( 0b001 << 4 ),

620 
RANGE_C_RANGE_8G
 = ( 0b010 << 4 ),

621 
RANGE_C_RANGE_16G
 = ( 0b011 << 4 ),

622 
RANGE_C_RANGE_12G
 = ( 0b100 << 4 )

623 } 
	tMC3635_ønge_c_ønge_t
;

636 
FIFO_C_FIFO_TH_MASK
 = ( 0b11111 << 0 )

637 } 
	tMC3635_fifo_c_fifo_th_t
;

642 
FIFO_C_FIFO_MODE_MASK
 = ( 1 << 5 ),

643 
FIFO_C_FIFO_MODE_NORMAL
 = ( 0 << 5 ),

644 
FIFO_C_FIFO_MODE_WATERMARK
 = ( 1 << 5 )

645 } 
	tMC3635_fifo_c_fifo_mode_t
;

650 
FIFO_C_FIFO_EN_MASK
 = ( 1 << 6 ),

651 
FIFO_C_FIFO_EN_DISABLED
 = ( 0 << 6 ),

652 
FIFO_C_FIFO_EN_ENABLED
 = ( 1 << 6 )

653 } 
	tMC3635_fifo_c_fifo_í_t
;

658 
FIFO_C_FIFO_RESET_MASK
 = ( 1 << 7 ),

659 
FIFO_C_FIFO_RESET_DISABLED
 = ( 0 << 7 ),

660 
FIFO_C_FIFO_RESET_ENABLED
 = ( 1 << 7 )

661 } 
	tMC3635_fifo_c_fifo_ª£t_t
;

671 
INTR_C_IPP_MASK
 = ( 1 << 0 ),

672 
INTR_C_IPP_OPEN_DRAIN_MODE
 = ( 0 << 0 ),

673 
INTR_C_IPP_PUSH_PULL_MODE
 = ( 1 << 0 )

674 } 
	tMC3635_öå_c_ùp_t
;

679 
INTR_C_IAH_MASK
 = ( 1 << 1 ),

680 
INTR_C_IAH_ACTIVE_LOW
 = ( 0 << 1 ),

681 
INTR_C_IAH_ACTIVE_HIGH
 = ( 1 << 1 )

682 } 
	tMC3635_öå_c_üh_t
;

687 
INTR_C_INT_WAKE_MASK
 = ( 1 << 2 ),

688 
INTR_C_INT_WAKE_DISABLED
 = ( 0 << 2 ),

689 
INTR_C_INT_WAKE_ENABLED
 = ( 1 << 2 )

690 } 
	tMC3635_öå_c_öt_wake_t
;

695 
INTR_C_INT_ACQ_MASK
 = ( 1 << 3 ),

696 
INTR_C_INT_ACQ_DISABLED
 = ( 0 << 3 ),

697 
INTR_C_INT_ACQ_ENABLED
 = ( 1 << 3 )

698 } 
	tMC3635_öå_c_öt_acq_t
;

703 
INTR_C_INT_FIFO_EMPTY_MASK
 = ( 1 << 4 ),

704 
INTR_C_INT_FIFO_EMPTY_DISABLED
 = ( 0 << 4 ),

705 
INTR_C_INT_FIFO_EMPTY_ENABLED
 = ( 1 << 4 )

706 } 
	tMC3635_öå_c_öt_fifo_em±y_t
;

711 
INTR_C_INT_FIFO_FULL_MASK
 = ( 1 << 5 ),

712 
INTR_C_INT_FIFO_FULL_DISABLED
 = ( 0 << 5 ),

713 
INTR_C_INT_FIFO_FULL_ENABLED
 = ( 1 << 5 )

714 } 
	tMC3635_öå_c_öt_fifo_fuŒ_t
;

719 
INTR_C_INT_FIFO_THRESH_MASK
 = ( 1 << 6 ),

720 
INTR_C_INT_FIFO_THRESH_DISABLED
 = ( 0 << 6 ),

721 
INTR_C_INT_FIFO_THRESH_ENABLED
 = ( 1 << 6 )

722 } 
	tMC3635_öå_c_öt_fifo_thªsh_t
;

727 
INTR_C_INT_SWAKE_MASK
 = ( 1 << 7 ),

728 
INTR_C_INT_SWAKE_DISABLED
 = ( 0 << 7 ),

729 
INTR_C_INT_SWAKE_ENABLED
 = ( 1 << 7 )

730 } 
	tMC3635_öå_c_öt_fifo_swake_t
;

741 
INIT_3_INT_3_FIXED_VALUE
 = 0

742 } 
	tMC3635_öô_3_öt_3t
;

753 
PMCR_CSPM_MASK
 = ( 0b111 << 0 ),

754 
PMCR_CSPM_LOW_POWER_MODE
 = ( 0b000 << 0 ),

755 
PMCR_CSPM_ULTRA_LOW_POWER_MODE
 = ( 0b011 << 0 ),

756 
PMCR_CSPM_PRECISION_MODE
 = ( 0b100 << 0 )

757 } 
	tMC3635_pm¸_c•m_t
;

762 
PMCR_SPM_MASK
 = ( 0b111 << 4 ),

763 
PMCR_SPM_LOW_POWER_MODE
 = ( 0b000 << 4 ),

764 
PMCR_SPM_ULTRA_LOW_POWER_MODE
 = ( 0b011 << 4 ),

765 
PMCR_SPM_PRECISION_MODE
 = ( 0b100 << 4 )

766 } 
	tMC3635_pm¸_•m_t
;

771 
PMCR_SPI_HS_EN_MASK
 = ( 1 << 7 ),

772 
PMCR_SPI_HS_EN_DISABLED
 = ( 0 << 7 ),

773 
PMCR_SPI_HS_EN_ENABLED
 = ( 1 << 7 )

774 } 
	tMC3635_pm¸_•i_hs_í_t
;

785 
DMX_DPX_MASK
 = ( 1 << 2 ),

786 
DMX_DPX_DISABLED
 = ( 0 << 2 ),

787 
DMX_DPX_ENABLED
 = ( 1 << 2 )

788 } 
	tMC3635_dmx_dpx_t
;

793 
DMX_DNX_MASK
 = ( 1 << 3 ),

794 
DMX_DNX_DISABLED
 = ( 0 << 3 ),

795 
DMX_DNX_ENABLED
 = ( 1 << 3 )

796 } 
	tMC3635_dmx_d≤x_t
;

807 
DMY_DPX_MASK
 = ( 1 << 2 ),

808 
DMY_DPX_DISABLED
 = ( 0 << 2 ),

809 
DMY_DPX_ENABLED
 = ( 1 << 2 )

810 } 
	tMC3635_dmy_dpy_t
;

815 
DMY_DNY_MASK
 = ( 1 << 3 ),

816 
DMY_DNY_DISABLED
 = ( 0 << 3 ),

817 
DMY_DNY_ENABLED
 = ( 1 << 3 )

818 } 
	tMC3635_dmy_d≤y_t
;

829 
DMZ_DPZ_MASK
 = ( 1 << 2 ),

830 
DMZ_DPZ_DISABLED
 = ( 0 << 2 ),

831 
DMZ_DPZ_ENABLED
 = ( 1 << 2 )

832 } 
	tMC3635_dmz_dpz_t
;

837 
DMZ_DNZ_MASK
 = ( 1 << 3 ),

838 
DMZ_DNZ_DISABLED
 = ( 0 << 3 ),

839 
DMZ_DNZ_ENABLED
 = ( 1 << 3 )

840 } 
	tMC3635_dmz_d≤z_t
;

852 
RESET_RESET_MASK
 = ( 1 << 6 ),

853 
RESET_RESET_NORMAL_OPERATION
 = ( 0 << 6 ),

854 
RESET_RESET_FORCE_POWER_ON_RESET
 = ( 1 << 6 )

855 } 
	tMC3635_ª£t_ª£t_t
;

860 
RESET_RELOAD_MASK
 = ( 1 << 7 ),

861 
RESET_RELOAD_NORMAL_OPERATION
 = ( 0 << 7 ),

862 
RESET_RELOAD_RELOAD_REGISTER_FROM_OTP
 = ( 1 << 7 )

863 } 
	tMC3635_ª£t_ªlﬂd_t
;

874 
INIT_2_INT_2_FIXED_VALUE
 = 0

875 } 
	tMC3635_öô_2_öt_2_t
;

886 
TRIGC_MASK
 = 0xFF

887 } 
	tMC3635_åigc_t
;

901 
XOFFL_MASK
 = 0xFF

902 } 
	tMC3635_x_axis_off£t_xofÊ_t
;

907 
XOFFH_MASK
 = ( 0b01111111 << 0 )

908 } 
	tMC3635_x_axis_off£t_xoffh_t
;

921 
YOFFL_MASK
 = 0xFF

922 } 
	tMC3635_y_axis_off£t_yofÊ_t
;

927 
YOFFH_MASK
 = ( 0b01111111 << 0 )

928 } 
	tMC3635_y_axis_off£t_yoffh_t
;

941 
ZOFFL_MASL
 = 0xFF

942 } 
	tMC3635_z_axis_off£t_zofÊ_t
;

947 
ZOFFH_MASK
 = ( 0b01111111 << 0 )

948 } 
	tMC3635_z_axis_off£t_zoffh_t
;

959 
XGAINL_GAIN_MASK
 = 0xFF

960 } 
	tMC3635_x_axis_xgaöl_t
;

965 
XGAINH_GAIN_MASK
 = ( 1 << 7 )

966 } 
	tMC3635_x_axis_xgaöh_t
;

977 
YGAINL_GAIN_MASK
 = 0xFF

978 } 
	tMC3635_y_axis_ygaöl_t
;

983 
YGAINH_GAIN_MASK
 = ( 1 << 7 )

984 } 
	tMC3635_y_axis_ygaöh_t
;

995 
ZGAINL_GAIN_MASK
 = 0xFF

996 } 
	tMC3635_z_axis_zgaöl_t
;

1001 
ZGAINH_GAIN_MASK
 = ( 1 << 7 )

1002 } 
	tMC3635_z_axis_zgaöh_t
;

1013 
ULTRA_LOW_POWER_MODE
 = 0b011,

1014 
LOW_POWER_MODE
 = 0b000,

1015 
PRECISION
 = 0b100

1016 } 
	tMC3635_powî_mode_t
;

1024 
ODR_0
 = 0b0000,

1025 
ODR_1
 = 0b0001,

1026 
ODR_2
 = 0b0010,

1027 
ODR_3
 = 0b0011,

1028 
ODR_4
 = 0b0100,

1029 
ODR_5
 = 0b0101,

1030 
ODR_6
 = 0b0110,

1031 
ODR_7
 = 0b0111,

1032 
ODR_8
 = 0b1000,

1033 
ODR_9
 = 0b1001,

1034 
ODR_10
 = 0b1010,

1035 
ODR_11
 = 0b1011,

1036 
ODR_12
 = 0b1100,

1037 
ODR_13
 = 0b1101,

1038 
ODR_14
 = 0b1110,

1039 
ODR_15
 = 0b1111,

1040 } 
	tMC3635_ßm∂e_øã_t
;

1049 #i‚de‡
MC3635_VECTOR_STRUCT_H


1050 
	#MC3635_VECTOR_STRUCT_H


	)

1052 
öt16_t
 
XAxis_mg
;

1053 
öt16_t
 
YAxis_mg
;

1054 
öt16_t
 
ZAxis_mg
;

1056 
uöt8_t
 
s¸©ch
;

1057 
uöt8_t
 
ext_°©_2
;

1058 
uöt8_t
 
°©us_1
;

1059 
uöt8_t
 
°©us_2
;

1060 
uöt8_t
 
FótuªRegi°î1
;

1061 
uöt8_t
 
FótuªRegi°î2
;

1062 } 
	tMC3635_d©a_t
;

1070 
MC3635_SUCCESS
 = 0,

1071 
MC3635_FAILURE
 = 1

1072 } 
	tMC3635_°©us_t
;

1082 
MC3635_°©us_t
 
MC3635_Inô
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
 );

1086 
MC3635_°©us_t
 
MC3635_Inôüliz©i⁄Sequí˚
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
 );

1090 
MC3635_°©us_t
 
MC3635_WrôeS¸©ch∑dRegi°î
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
MC3635_d©a_t
 
myS¸©ch∑dRegi°î
 );

1094 
MC3635_°©us_t
 
MC3635_RódS¸©ch∑dRegi°î
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
MC3635_d©a_t
* 
myS¸©ch∑dRegi°î
 );

1098 
MC3635_°©us_t
 
MC3635_SëSo·w¨eRe£t
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
 );

1102 
MC3635_°©us_t
 
MC3635_SëRñﬂd
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
 );

1106 
MC3635_°©us_t
 
MC3635_RódExãndedSètusRegi°î2
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
MC3635_d©a_t
* 
myExt_°©_2
 );

1110 
MC3635_°©us_t
 
MC3635_RódRawD©a
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
MC3635_d©a_t
* 
myRawD©a
 );

1114 
MC3635_°©us_t
 
MC3635_RódSètusRegi°î1
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
MC3635_d©a_t
* 
mySètus_1
 );

1118 
MC3635_°©us_t
 
MC3635_RódSètusRegi°î2
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
MC3635_d©a_t
* 
mySètus_2
 );

1122 
MC3635_°©us_t
 
MC3635_RódFótuªRegi°î1
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
MC3635_d©a_t
* 
myFótuªRegi°î1
 );

1126 
MC3635_°©us_t
 
MC3635_RódFótuªRegi°î2
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
MC3635_d©a_t
* 
myFótuªRegi°î2
 );

1130 
MC3635_°©us_t
 
MC3635_E«bÀAxis
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
MC3635_mode_c_x_axis_pd_t
 
myXAxis
,

1131 
MC3635_mode_c_y_axis_pd_t
 
myYAxis
, 
MC3635_mode_c_z_axis_pd_t
 
myZAxis
 );

1134 
MC3635_°©us_t
 
MC3635_SëSèndbyClockR©e
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
MC3635_¢iff_c_°b_øã_t
 
mySèndbyClo˛R©e
 );

1138 
MC3635_°©us_t
 
MC3635_SëResﬁuti⁄
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
MC3635_ønge_c_ªs_t
 
myResﬁuti⁄
 );

1142 
MC3635_°©us_t
 
MC3635_SëR™ge
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
MC3635_ønge_c_ønge_t
 
myR™ge
 );

1146 
MC3635_°©us_t
 
MC3635_SëFIFO
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
uöt8_t
 
myNumbîOfSam∂es
, 
MC3635_fifo_c_fifo_mode_t
 
myFIFO_Mode
 );

1150 
MC3635_°©us_t
 
MC3635_E«bÀFIFO
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
MC3635_fifo_c_fifo_í_t
 
myFIFO_E«bÀ
 );

1154 
MC3635_°©us_t
 
MC3635_Re£tFIFO
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
 );

1158 
MC3635_°©us_t
 
MC3635_C⁄f_INTN
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
MC3635_öå_c_ùp_t
 
myINTN_ModeC⁄åﬁ
, 
MC3635_öå_c_üh_t
 
myINTN_LevñC⁄åﬁ
 );

1162 
MC3635_°©us_t
 
MC3635_Së_INTN
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
MC3635_öå_c_öt_wake_t
 
myINT_WakeMode
, 
MC3635_öå_c_öt_acq_t
 
myINT_ACQMode
,

1163 
MC3635_öå_c_öt_fifo_em±y_t
 
myINT_FIFO_Em±yMode
, 
MC3635_öå_c_öt_fifo_fuŒ_t
 
myINT_FIFO_FuŒMode
,

1164 
MC3635_öå_c_öt_fifo_thªsh_t
 
myINT_FIFO_ThªshMode
, 
MC3635_öå_c_öt_fifo_swake_t
 
myINT_SwakeMode
 );

1167 
MC3635_°©us_t
 
MC3635_SëMode
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
MC3635_mode_c_m˘æ_t
 
myMode
, 
MC3635_powî_mode_t
 
myPowîMode
, 
MC3635_ßm∂e_øã_t
 
myODR
 );

1171 
MC3635_°©us_t
 
MC3635_C⁄fSniffMode
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
MC3635_¢iffcf_c_¢iff_thadr_t
 
mySniffADR
, 
uöt8_t
 
mySniffThªshﬁd
,

1172 
MC3635_¢if·h_c_¢iff_™d_‹_t
 
mySniffLogiˇlMode
, 
MC3635_¢if·h_c_¢iff_mode_t
 
mySniffDñèCou¡
,

1173 
MC3635_¢iffcf_c_¢iff_˙ãn_t
 
mySniffE«bÀDëe˘i⁄Cou¡
, 
MC3635_¢iffcf_c_¢iff_mux_t
 
mySniffMux
 );

1176 
MC3635_°©us_t
 
MC3635_M™uÆSniffRe£t
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
MC3635_¢iffcf_c_¢iff_ª£t_t
 
mySniffRe£tBô
 );

1180 
MC3635_°©us_t
 
MC3635_SëTriggîMode
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
MC3635_mode_c_åig_cmd_t
 
myTriggîE«bÀ
, 
uöt8_t
 
myTriggîSam∂es
,

1181 
MC3635_¢iff_c_°b_øã_t
 
mySTANDBY_ClockR©e
 );

1184 
MC3635_°©us_t
 
MC3635_SëSèndbyClockR©e
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
MC3635_¢iff_c_°b_øã_t
 
mySTANDBY_ClockR©e
 );

1188 
MC3635_°©us_t
 
MC3635_SëSèndbyMode
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
 );

1192 
MC3635_°©us_t
 
MC3635_SëSÀïMode
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
 );

1201 #ifde‡
__˝lu•lus


	@D:\Workspace\ARM\NRF51\Examples\Basics\I2C\i2c.c

17 
	~"i2c.h
"

37 
i2c_°©us_t
 
	$i2c_öô
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
 )

40 
myI2C∑ømëîs
.
SCLp‹t
->
PIN_CNF
[myI2C∑ømëîs.
SCL
] = 
GPIO_PIN_CNF_DIR_I≈ut
 << 
GPIO_PIN_CNF_DIR_Pos
 |

41 
GPIO_PIN_CNF_INPUT_C⁄√˘
 << 
GPIO_PIN_CNF_INPUT_Pos
 |

42 
GPIO_PIN_CNF_PULL_DißbÀd
 << 
GPIO_PIN_CNF_PULL_Pos
 |

43 
GPIO_PIN_CNF_DRIVE_S0D1
 << 
GPIO_PIN_CNF_DRIVE_Pos
 |

44 
GPIO_PIN_CNF_SENSE_DißbÀd
 << 
GPIO_PIN_CNF_SENSE_Pos
;

46 
myI2C∑ømëîs
.
SDAp‹t
->
PIN_CNF
[myI2C∑ømëîs.
SDA
] = 
GPIO_PIN_CNF_DIR_I≈ut
 << 
GPIO_PIN_CNF_DIR_Pos
 |

47 
GPIO_PIN_CNF_INPUT_C⁄√˘
 << 
GPIO_PIN_CNF_INPUT_Pos
 |

48 
GPIO_PIN_CNF_PULL_DißbÀd
 << 
GPIO_PIN_CNF_PULL_Pos
 |

49 
GPIO_PIN_CNF_DRIVE_S0D1
 << 
GPIO_PIN_CNF_DRIVE_Pos
 |

50 
GPIO_PIN_CNF_SENSE_DißbÀd
 << 
GPIO_PIN_CNF_SENSE_Pos
;

56 
myI2C∑ømëîs
.
TWIö°™˚
->
TASKS_STOP
 = 1;

57 
myI2C∑ømëîs
.
TWIö°™˚
->
ENABLE
 = ( 
TWI_ENABLE_ENABLE_DißbÀd
 << 
TWI_ENABLE_ENABLE_Pos
 );

61 
myI2C∑ømëîs
.
TWIö°™˚
->
PSELSCL
 = myI2C∑ømëîs.
SCL
;

62 
myI2C∑ømëîs
.
TWIö°™˚
->
PSELSDA
 = myI2C∑ømëîs.
SDA
;

66 
myI2C∑ømëîs
.
TWIö°™˚
->
FREQUENCY
 = ( myI2C∑ømëîs.
Fªq
 << 
TWI_FREQUENCY_FREQUENCY_Pos
 );

70 
myI2C∑ømëîs
.
TWIö°™˚
->
INTENCLR
 = ( 
TWI_INTENCLR_STOPPED_CÀ¨
 << 
TWI_INTENCLR_STOPPED_Pos
 ) |

71 –
TWI_INTENCLR_RXDREADY_CÀ¨
 << 
TWI_INTENCLR_RXDREADY_Pos
 ) |

72 –
TWI_INTENCLR_TXDSENT_CÀ¨
 << 
TWI_INTENCLR_TXDSENT_Pos
 ) |

73 –
TWI_INTENCLR_ERROR_CÀ¨
 << 
TWI_INTENCLR_ERROR_Pos
 ) |

74 –
TWI_INTENCLR_BB_CÀ¨
 << 
TWI_INTENCLR_BB_Pos
 );

76 
myI2C∑ømëîs
.
TWIö°™˚
->
EVENTS_STOPPED
 = 0;

77 
myI2C∑ømëîs
.
TWIö°™˚
->
EVENTS_RXDREADY
 = 0;

78 
myI2C∑ømëîs
.
TWIö°™˚
->
EVENTS_TXDSENT
 = 0;

79 
myI2C∑ømëîs
.
TWIö°™˚
->
EVENTS_ERROR
 = 0;

80 
myI2C∑ømëîs
.
TWIö°™˚
->
EVENTS_BB
 = 0;

82 
myI2C∑ømëîs
.
TWIö°™˚
->
ERRORSRC
 = ( 
TWI_ERRORSRC_OVERRUN_CÀ¨
 << 
TWI_ERRORSRC_OVERRUN_Pos
 ) |

83 –
TWI_ERRORSRC_ANACK_CÀ¨
 << 
TWI_ERRORSRC_ANACK_Pos
 ) |

84 –
TWI_ERRORSRC_DNACK_CÀ¨
 << 
TWI_ERRORSRC_DNACK_Pos
 );

93 
myI2C∑ømëîs
.
TWIö°™˚
->
ENABLE
 = ( 
TWI_ENABLE_ENABLE_E«bÀd
 << 
TWI_ENABLE_ENABLE_Pos
 );

99  
I2C_SUCCESS
;

100 
	}
}

125 
i2c_°©us_t
 
	$i2c_wrôe
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
uöt8_t
* 
i2c_buff
, 
uöt32_t
 
i2c_d©a_Àngth
, uöt32_à
i2c_gíî©e_°›
 )

127 
uöt32_t
 
i
 = 0;

128 
uöt32_t
 
i2c_timeout1
 = 0;

129 
uöt32_t
 
i2c_timeout2
 = 0;

130 
uöt32_t
 
i2c_deÁu…_addr
 = 0;

134 
i2c_deÁu…_addr
 = 
myI2C∑ømëîs
.
TWIö°™˚
->
ADDRESS
;

135 
myI2C∑ømëîs
.
TWIö°™˚
->
ADDRESS
 = myI2C∑ømëîs.
ADDR
;

140 
myI2C∑ømëîs
.
TWIö°™˚
->
EVENTS_TXDSENT
 = 0;

141 
myI2C∑ømëîs
.
TWIö°™˚
->
TASKS_STARTTX
 = 1;

144  
i
 = 0; i < 
i2c_d©a_Àngth
; i++ )

146 
myI2C∑ømëîs
.
TWIö°™˚
->
TXD
 = *
i2c_buff
;

148 
i2c_timeout1
 = 
I2C_TIMEOUT
;

149  ( 
myI2C∑ømëîs
.
TWIö°™˚
->
EVENTS_TXDSENT
 =0 ) && ( --
i2c_timeout1
 ) );

150 
myI2C∑ømëîs
.
TWIö°™˚
->
EVENTS_TXDSENT
 = 0;

152 
i2c_buff
++;

156 i‡–
i2c_gíî©e_°›
 =
I2C_STOP_BIT
 )

158 
myI2C∑ømëîs
.
TWIö°™˚
->
EVENTS_STOPPED
 = 0;

159 
myI2C∑ømëîs
.
TWIö°™˚
->
TASKS_STOP
 = 1;

160 
i2c_timeout2
 = 
I2C_TIMEOUT
;

161  ( 
myI2C∑ømëîs
.
TWIö°™˚
->
EVENTS_STOPPED
 =0 ) && ( --
i2c_timeout2
 ) );

162 
myI2C∑ømëîs
.
TWIö°™˚
->
EVENTS_STOPPED
 = 0;

167 
myI2C∑ømëîs
.
TWIö°™˚
->
ADDRESS
 = 
i2c_deÁu…_addr
;

171 i‡––
i2c_timeout1
 < 1 ) || ( 
i2c_timeout2
 < 1 ) )

172  
I2C_FAILURE
;

174  
I2C_SUCCESS
;

175 
	}
}

199 
i2c_°©us_t
 
	$i2c_ªad
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
uöt8_t
* 
i2c_buff
, 
uöt32_t
 
i2c_d©a_Àngth
 )

201 
uöt32_t
 
i
 = 0;

202 
uöt32_t
 
i2c_timeout1
 = 0;

203 
uöt32_t
 
i2c_timeout2
 = 0;

204 
uöt32_t
 
i2c_deÁu…_addr
 = 0;

208 
i2c_deÁu…_addr
 = 
myI2C∑ømëîs
.
TWIö°™˚
->
ADDRESS
;

209 
myI2C∑ømëîs
.
TWIö°™˚
->
ADDRESS
 = myI2C∑ømëîs.
ADDR
;

214 
myI2C∑ømëîs
.
TWIö°™˚
->
SHORTS
 = ( 
TWI_SHORTS_BB_STOP_DißbÀd
 << 
TWI_SHORTS_BB_STOP_Pos
 );

215 
myI2C∑ømëîs
.
TWIö°™˚
->
SHORTS
 = ( 
TWI_SHORTS_BB_SUSPEND_E«bÀd
 << 
TWI_SHORTS_BB_SUSPEND_Pos
 );

219 
myI2C∑ømëîs
.
TWIö°™˚
->
EVENTS_RXDREADY
 = 0;

220 
myI2C∑ømëîs
.
TWIö°™˚
->
TASKS_STARTRX
 = 1;

224  
i
 = 0; i < 
i2c_d©a_Àngth
; i++ )

227 i‡–
i
 =–
i2c_d©a_Àngth
 - 1 ) )

228 
myI2C∑ømëîs
.
TWIö°™˚
->
SHORTS
 = ( 
TWI_SHORTS_BB_STOP_E«bÀd
 << 
TWI_SHORTS_BB_STOP_Pos
 );

230 
myI2C∑ømëîs
.
TWIö°™˚
->
SHORTS
 = ( 
TWI_SHORTS_BB_SUSPEND_E«bÀd
 << 
TWI_SHORTS_BB_SUSPEND_Pos
 );

233 
myI2C∑ømëîs
.
TWIö°™˚
->
TASKS_RESUME
 = 1;

237 
i2c_timeout1
 = 
I2C_TIMEOUT
;

238  ( 
myI2C∑ømëîs
.
TWIö°™˚
->
EVENTS_RXDREADY
 =0 ) && ( --
i2c_timeout1
 ) );

239 
myI2C∑ømëîs
.
TWIö°™˚
->
EVENTS_RXDREADY
 = 0;

242 *
i2c_buff
 = 
myI2C∑ømëîs
.
TWIö°™˚
->
RXD
;

243 
i2c_buff
++;

248 
i2c_timeout2
 = 
I2C_TIMEOUT
;

249  ( 
myI2C∑ømëîs
.
TWIö°™˚
->
EVENTS_STOPPED
 =0 ) && ( --
i2c_timeout2
 ) );

250 
myI2C∑ømëîs
.
TWIö°™˚
->
EVENTS_STOPPED
 = 0;

254 
myI2C∑ømëîs
.
TWIö°™˚
->
SHORTS
 = ( 
TWI_SHORTS_BB_SUSPEND_DißbÀd
 << 
TWI_SHORTS_BB_SUSPEND_Pos
 );

255 
myI2C∑ømëîs
.
TWIö°™˚
->
SHORTS
 = ( 
TWI_SHORTS_BB_STOP_DißbÀd
 << 
TWI_SHORTS_BB_STOP_Pos
 );

259 
myI2C∑ømëîs
.
TWIö°™˚
->
ADDRESS
 = 
i2c_deÁu…_addr
;

263 i‡––
i2c_timeout1
 < 1 ) || ( 
i2c_timeout2
 < 1 ) )

264  
I2C_FAILURE
;

266  
I2C_SUCCESS
;

267 
	}
}

	@D:\Workspace\ARM\NRF51\Examples\Basics\I2C\i2c.h

17 
	~"ƒf.h
"

18 
	~"ƒf51_bôfõlds.h
"

24 
	#I2C_STOP_BIT
 0x00

	)

25 
	#I2C_NO_STOP_BIT
 0x01

	)

27 
	#I2C_TIMEOUT
 232323

	)

35 
	mI2C_SUCCESS
 = 0x00,

36 
	mI2C_FAILURE
 = 0x01

37 } 
	ti2c_°©us_t
;

45 
NRF_GPIO_Ty≥
* 
	mSDAp‹t
;

46 
NRF_GPIO_Ty≥
* 
	mSCLp‹t
;

49 
uöt32_t
 
	mSDA
;

50 
uöt32_t
 
	mSCL
;

53 
uöt32_t
 
	mFªq
;

56 
uöt32_t
 
	mADDR
;

60 
NRF_TWI_Ty≥
* 
	mTWIö°™˚
;

61 } 
	tI2C_∑ømëîs_t
;

69 
i2c_°©us_t
 
i2c_wrôe
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
uöt8_t
* 
i2c_buff
, 
uöt32_t
 
Àngth
, uöt32_à
i2c_gíî©e_°›
 );

70 
i2c_°©us_t
 
i2c_ªad
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
, 
uöt8_t
* 
i2c_buff
, 
uöt32_t
 
Àngth
 );

71 
i2c_°©us_t
 
i2c_öô
 ( 
I2C_∑ømëîs_t
 
myI2C∑ømëîs
 );

	@D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\Inc\compiler_abstraction.h

30 #i‚de‡
_COMPILER_ABSTRACTION_H


31 
	#_COMPILER_ABSTRACTION_H


	)

35 #i‡
deföed
 ( 
__CC_ARM
 )

37 #i‚de‡
__ASM


38 
	#__ASM
 
__asm


	)

41 #i‚de‡
__INLINE


42 
	#__INLINE
 
__ölöe


	)

45 
	#GET_SP
(Ë
	`__cuºít_•
(Ë

	)

47 #ñi‡
deföed
 ( 
__ICCARM__
 )

49 #i‚de‡
__ASM


50 
	#__ASM
 
__asm


	)

53 #i‚de‡
__INLINE


54 
	#__INLINE
 
ölöe


	)

57 
	#GET_SP
(Ë
	`__gë_SP
(Ë

	)

59 #ñi‡
deföed
 ( 
__GNUC__
 )

61 #i‚de‡
__ASM


62 
	#__ASM
 
__asm


	)

65 #i‚de‡
__INLINE


66 
	#__INLINE
 
ölöe


	)

69 
	#GET_SP
(Ë
	`gcc_cuºít_•
(Ë

	)

71 
ölöe
 
	$gcc_cuºít_•
()

73 
•
 
	`asm
("sp");

74  
•
;

75 
	}
}

77 #ñi‡
deföed
 ( 
__TASKING__
 )

79 #i‚de‡
__ASM


80 
	#__ASM
 
__asm


	)

83 #i‚de‡
__INLINE


84 
	#__INLINE
 
ölöe


	)

87 
	#GET_SP
(Ë
	`__gë_MSP
(Ë

	)

	@D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\Inc\nrf.h

30 #i‚de‡
NRF_H


31 
	#NRF_H


	)

33 #i‚de‡
_WIN32


36 #ifde‡
NRF51


37 
	~"ƒf51.h
"

38 
	~"ƒf51_bôfõlds.h
"

39 
	~"ƒf51_dïªˇãd.h
"

44 
	~"compûî_ab°ø˘i⁄.h
"

	@D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\Inc\nrf51.h

55 #i‚de‡
NRF51_H


56 
	#NRF51_H


	)

58 #ifde‡
__˝lu•lus


67 
Re£t_IRQn
 = -15,

68 
N⁄MaskabÀI¡_IRQn
 = -14,

69 
H¨dFau…_IRQn
 = -13,

70 
SVCÆl_IRQn
 = -5,

71 
DebugM⁄ô‹_IRQn
 = -4,

72 
PídSV_IRQn
 = -2,

73 
SysTick_IRQn
 = -1,

75 
POWER_CLOCK_IRQn
 = 0,

76 
RADIO_IRQn
 = 1,

77 
UART0_IRQn
 = 2,

78 
SPI0_TWI0_IRQn
 = 3,

79 
SPI1_TWI1_IRQn
 = 4,

80 
GPIOTE_IRQn
 = 6,

81 
ADC_IRQn
 = 7,

82 
TIMER0_IRQn
 = 8,

83 
TIMER1_IRQn
 = 9,

84 
TIMER2_IRQn
 = 10,

85 
RTC0_IRQn
 = 11,

86 
TEMP_IRQn
 = 12,

87 
RNG_IRQn
 = 13,

88 
ECB_IRQn
 = 14,

89 
CCM_AAR_IRQn
 = 15,

90 
WDT_IRQn
 = 16,

91 
RTC1_IRQn
 = 17,

92 
QDEC_IRQn
 = 18,

93 
LPCOMP_IRQn
 = 19,

94 
SWI0_IRQn
 = 20,

95 
SWI1_IRQn
 = 21,

96 
SWI2_IRQn
 = 22,

97 
SWI3_IRQn
 = 23,

98 
SWI4_IRQn
 = 24,

99 
SWI5_IRQn
 = 25

100 } 
	tIRQn_Ty≥
;

113 
	#__CM0_REV
 0x0301

	)

114 
	#__MPU_PRESENT
 0

	)

115 
	#__NVIC_PRIO_BITS
 2

	)

116 
	#__Víd‹_SysTickC⁄fig
 0

	)

119 
	~<c‹e_cm0.h
>

120 
	~"sy°em_ƒf51.h
"

134 #i‡
deföed
(
__CC_ARM
)

135 #¥agm®
push


136 #¥agm®
™⁄_uni⁄s


137 #ñi‡
deföed
(
__ICCARM__
)

138 #¥agm®
œnguage
=
exãnded


139 #ñi‡
deföed
(
__GNUC__
)

141 #ñi‡
deföed
(
__TMS470__
)

143 #ñi‡
deföed
(
__TASKING__
)

144 #¥agm®
w¨nög
 586

146 #w¨nög 
NŸ
 
suµ‹ãd
 
compûî
 
ty≥


151 
__IO
 
uöt32_t
 
CPU0
;

152 
__IO
 
uöt32_t
 
SPIS1
;

153 
__IO
 
uöt32_t
 
RADIO
;

154 
__IO
 
uöt32_t
 
ECB
;

155 
__IO
 
uöt32_t
 
CCM
;

156 
__IO
 
uöt32_t
 
AAR
;

157 } 
	tAMLI_RAMPRI_Ty≥
;

160 
__O
 
uöt32_t
 
EN
;

161 
__O
 
uöt32_t
 
DIS
;

162 } 
	tPPI_TASKS_CHG_Ty≥
;

165 
__IO
 
uöt32_t
 
EEP
;

166 
__IO
 
uöt32_t
 
TEP
;

167 } 
	tPPI_CH_Ty≥
;

180 
__I
 
uöt32_t
 
RESERVED0
[30];

181 
__O
 
uöt32_t
 
TASKS_CONSTLAT
;

182 
__O
 
uöt32_t
 
TASKS_LOWPWR
;

183 
__I
 
uöt32_t
 
RESERVED1
[34];

184 
__IO
 
uöt32_t
 
EVENTS_POFWARN
;

185 
__I
 
uöt32_t
 
RESERVED2
[126];

186 
__IO
 
uöt32_t
 
INTENSET
;

187 
__IO
 
uöt32_t
 
INTENCLR
;

188 
__I
 
uöt32_t
 
RESERVED3
[61];

189 
__IO
 
uöt32_t
 
RESETREAS
;

190 
__I
 
uöt32_t
 
RESERVED4
[9];

191 
__I
 
uöt32_t
 
RAMSTATUS
;

192 
__I
 
uöt32_t
 
RESERVED5
[53];

193 
__O
 
uöt32_t
 
SYSTEMOFF
;

194 
__I
 
uöt32_t
 
RESERVED6
[3];

195 
__IO
 
uöt32_t
 
POFCON
;

196 
__I
 
uöt32_t
 
RESERVED7
[2];

197 
__IO
 
uöt32_t
 
GPREGRET
;

199 
__I
 
uöt32_t
 
RESERVED8
;

200 
__IO
 
uöt32_t
 
RAMON
;

201 
__I
 
uöt32_t
 
RESERVED9
[7];

202 
__IO
 
uöt32_t
 
RESET
;

204 
__I
 
uöt32_t
 
RESERVED10
[3];

205 
__IO
 
uöt32_t
 
RAMONB
;

206 
__I
 
uöt32_t
 
RESERVED11
[8];

207 
__IO
 
uöt32_t
 
DCDCEN
;

208 
__I
 
uöt32_t
 
RESERVED12
[291];

209 
__IO
 
uöt32_t
 
DCDCFORCE
;

210 } 
	tNRF_POWER_Ty≥
;

223 
__O
 
uöt32_t
 
TASKS_HFCLKSTART
;

224 
__O
 
uöt32_t
 
TASKS_HFCLKSTOP
;

225 
__O
 
uöt32_t
 
TASKS_LFCLKSTART
;

226 
__O
 
uöt32_t
 
TASKS_LFCLKSTOP
;

227 
__O
 
uöt32_t
 
TASKS_CAL
;

228 
__O
 
uöt32_t
 
TASKS_CTSTART
;

229 
__O
 
uöt32_t
 
TASKS_CTSTOP
;

230 
__I
 
uöt32_t
 
RESERVED0
[57];

231 
__IO
 
uöt32_t
 
EVENTS_HFCLKSTARTED
;

232 
__IO
 
uöt32_t
 
EVENTS_LFCLKSTARTED
;

233 
__I
 
uöt32_t
 
RESERVED1
;

234 
__IO
 
uöt32_t
 
EVENTS_DONE
;

235 
__IO
 
uöt32_t
 
EVENTS_CTTO
;

236 
__I
 
uöt32_t
 
RESERVED2
[124];

237 
__IO
 
uöt32_t
 
INTENSET
;

238 
__IO
 
uöt32_t
 
INTENCLR
;

239 
__I
 
uöt32_t
 
RESERVED3
[63];

240 
__I
 
uöt32_t
 
HFCLKRUN
;

241 
__I
 
uöt32_t
 
HFCLKSTAT
;

242 
__I
 
uöt32_t
 
RESERVED4
;

243 
__I
 
uöt32_t
 
LFCLKRUN
;

244 
__I
 
uöt32_t
 
LFCLKSTAT
;

245 
__I
 
uöt32_t
 
LFCLKSRCCOPY
;

247 
__I
 
uöt32_t
 
RESERVED5
[62];

248 
__IO
 
uöt32_t
 
LFCLKSRC
;

249 
__I
 
uöt32_t
 
RESERVED6
[7];

250 
__IO
 
uöt32_t
 
CTIV
;

251 
__I
 
uöt32_t
 
RESERVED7
[5];

252 
__IO
 
uöt32_t
 
XTALFREQ
;

253 } 
	tNRF_CLOCK_Ty≥
;

266 
__I
 
uöt32_t
 
RESERVED0
[330];

267 
__IO
 
uöt32_t
 
PERR0
;

268 
__IO
 
uöt32_t
 
RLENR0
;

269 
__I
 
uöt32_t
 
RESERVED1
[52];

270 
__IO
 
uöt32_t
 
PROTENSET0
;

271 
__IO
 
uöt32_t
 
PROTENSET1
;

272 
__IO
 
uöt32_t
 
DISABLEINDEBUG
;

273 
__IO
 
uöt32_t
 
PROTBLOCKSIZE
;

274 
__I
 
uöt32_t
 
RESERVED2
[255];

275 
__IO
 
uöt32_t
 
ENRBDREG
;

276 } 
	tNRF_MPU_Ty≥
;

289 
__I
 
uöt32_t
 
RESERVED0
[448];

290 
__IO
 
uöt32_t
 
REPLACEADDR
[8];

291 
__I
 
uöt32_t
 
RESERVED1
[24];

292 
__IO
 
uöt32_t
 
PATCHADDR
[8];

293 
__I
 
uöt32_t
 
RESERVED2
[24];

294 
__IO
 
uöt32_t
 
PATCHEN
;

295 
__IO
 
uöt32_t
 
PATCHENSET
;

296 
__IO
 
uöt32_t
 
PATCHENCLR
;

297 } 
	tNRF_PU_Ty≥
;

310 
__I
 
uöt32_t
 
RESERVED0
[896];

311 
AMLI_RAMPRI_Ty≥
 
RAMPRI
;

312 } 
	tNRF_AMLI_Ty≥
;

325 
__O
 
uöt32_t
 
TASKS_TXEN
;

326 
__O
 
uöt32_t
 
TASKS_RXEN
;

327 
__O
 
uöt32_t
 
TASKS_START
;

328 
__O
 
uöt32_t
 
TASKS_STOP
;

329 
__O
 
uöt32_t
 
TASKS_DISABLE
;

330 
__O
 
uöt32_t
 
TASKS_RSSISTART
;

331 
__O
 
uöt32_t
 
TASKS_RSSISTOP
;

332 
__O
 
uöt32_t
 
TASKS_BCSTART
;

333 
__O
 
uöt32_t
 
TASKS_BCSTOP
;

334 
__I
 
uöt32_t
 
RESERVED0
[55];

335 
__IO
 
uöt32_t
 
EVENTS_READY
;

336 
__IO
 
uöt32_t
 
EVENTS_ADDRESS
;

337 
__IO
 
uöt32_t
 
EVENTS_PAYLOAD
;

338 
__IO
 
uöt32_t
 
EVENTS_END
;

339 
__IO
 
uöt32_t
 
EVENTS_DISABLED
;

340 
__IO
 
uöt32_t
 
EVENTS_DEVMATCH
;

341 
__IO
 
uöt32_t
 
EVENTS_DEVMISS
;

342 
__IO
 
uöt32_t
 
EVENTS_RSSIEND
;

344 
__I
 
uöt32_t
 
RESERVED1
[2];

345 
__IO
 
uöt32_t
 
EVENTS_BCMATCH
;

346 
__I
 
uöt32_t
 
RESERVED2
[53];

347 
__IO
 
uöt32_t
 
SHORTS
;

348 
__I
 
uöt32_t
 
RESERVED3
[64];

349 
__IO
 
uöt32_t
 
INTENSET
;

350 
__IO
 
uöt32_t
 
INTENCLR
;

351 
__I
 
uöt32_t
 
RESERVED4
[61];

352 
__I
 
uöt32_t
 
CRCSTATUS
;

353 
__I
 
uöt32_t
 
CD
;

354 
__I
 
uöt32_t
 
RXMATCH
;

355 
__I
 
uöt32_t
 
RXCRC
;

356 
__I
 
uöt32_t
 
DAI
;

357 
__I
 
uöt32_t
 
RESERVED5
[60];

358 
__IO
 
uöt32_t
 
PACKETPTR
;

359 
__IO
 
uöt32_t
 
FREQUENCY
;

360 
__IO
 
uöt32_t
 
TXPOWER
;

361 
__IO
 
uöt32_t
 
MODE
;

362 
__IO
 
uöt32_t
 
PCNF0
;

363 
__IO
 
uöt32_t
 
PCNF1
;

364 
__IO
 
uöt32_t
 
BASE0
;

365 
__IO
 
uöt32_t
 
BASE1
;

366 
__IO
 
uöt32_t
 
PREFIX0
;

367 
__IO
 
uöt32_t
 
PREFIX1
;

368 
__IO
 
uöt32_t
 
TXADDRESS
;

369 
__IO
 
uöt32_t
 
RXADDRESSES
;

370 
__IO
 
uöt32_t
 
CRCCNF
;

371 
__IO
 
uöt32_t
 
CRCPOLY
;

372 
__IO
 
uöt32_t
 
CRCINIT
;

373 
__IO
 
uöt32_t
 
TEST
;

374 
__IO
 
uöt32_t
 
TIFS
;

375 
__I
 
uöt32_t
 
RSSISAMPLE
;

376 
__I
 
uöt32_t
 
RESERVED6
;

377 
__I
 
uöt32_t
 
STATE
;

378 
__IO
 
uöt32_t
 
DATAWHITEIV
;

379 
__I
 
uöt32_t
 
RESERVED7
[2];

380 
__IO
 
uöt32_t
 
BCC
;

381 
__I
 
uöt32_t
 
RESERVED8
[39];

382 
__IO
 
uöt32_t
 
DAB
[8];

383 
__IO
 
uöt32_t
 
DAP
[8];

384 
__IO
 
uöt32_t
 
DACNF
;

385 
__I
 
uöt32_t
 
RESERVED9
[56];

386 
__IO
 
uöt32_t
 
OVERRIDE0
;

387 
__IO
 
uöt32_t
 
OVERRIDE1
;

388 
__IO
 
uöt32_t
 
OVERRIDE2
;

389 
__IO
 
uöt32_t
 
OVERRIDE3
;

390 
__IO
 
uöt32_t
 
OVERRIDE4
;

391 
__I
 
uöt32_t
 
RESERVED10
[561];

392 
__IO
 
uöt32_t
 
POWER
;

393 } 
	tNRF_RADIO_Ty≥
;

406 
__O
 
uöt32_t
 
TASKS_STARTRX
;

407 
__O
 
uöt32_t
 
TASKS_STOPRX
;

408 
__O
 
uöt32_t
 
TASKS_STARTTX
;

409 
__O
 
uöt32_t
 
TASKS_STOPTX
;

410 
__I
 
uöt32_t
 
RESERVED0
[3];

411 
__O
 
uöt32_t
 
TASKS_SUSPEND
;

412 
__I
 
uöt32_t
 
RESERVED1
[56];

413 
__IO
 
uöt32_t
 
EVENTS_CTS
;

414 
__IO
 
uöt32_t
 
EVENTS_NCTS
;

415 
__IO
 
uöt32_t
 
EVENTS_RXDRDY
;

416 
__I
 
uöt32_t
 
RESERVED2
[4];

417 
__IO
 
uöt32_t
 
EVENTS_TXDRDY
;

418 
__I
 
uöt32_t
 
RESERVED3
;

419 
__IO
 
uöt32_t
 
EVENTS_ERROR
;

420 
__I
 
uöt32_t
 
RESERVED4
[7];

421 
__IO
 
uöt32_t
 
EVENTS_RXTO
;

422 
__I
 
uöt32_t
 
RESERVED5
[46];

423 
__IO
 
uöt32_t
 
SHORTS
;

424 
__I
 
uöt32_t
 
RESERVED6
[64];

425 
__IO
 
uöt32_t
 
INTENSET
;

426 
__IO
 
uöt32_t
 
INTENCLR
;

427 
__I
 
uöt32_t
 
RESERVED7
[93];

428 
__IO
 
uöt32_t
 
ERRORSRC
;

429 
__I
 
uöt32_t
 
RESERVED8
[31];

430 
__IO
 
uöt32_t
 
ENABLE
;

431 
__I
 
uöt32_t
 
RESERVED9
;

432 
__IO
 
uöt32_t
 
PSELRTS
;

433 
__IO
 
uöt32_t
 
PSELTXD
;

434 
__IO
 
uöt32_t
 
PSELCTS
;

435 
__IO
 
uöt32_t
 
PSELRXD
;

436 
__I
 
uöt32_t
 
RXD
;

439 
__O
 
uöt32_t
 
TXD
;

440 
__I
 
uöt32_t
 
RESERVED10
;

441 
__IO
 
uöt32_t
 
BAUDRATE
;

442 
__I
 
uöt32_t
 
RESERVED11
[17];

443 
__IO
 
uöt32_t
 
CONFIG
;

444 
__I
 
uöt32_t
 
RESERVED12
[675];

445 
__IO
 
uöt32_t
 
POWER
;

446 } 
	tNRF_UART_Ty≥
;

459 
__I
 
uöt32_t
 
RESERVED0
[66];

460 
__IO
 
uöt32_t
 
EVENTS_READY
;

461 
__I
 
uöt32_t
 
RESERVED1
[126];

462 
__IO
 
uöt32_t
 
INTENSET
;

463 
__IO
 
uöt32_t
 
INTENCLR
;

464 
__I
 
uöt32_t
 
RESERVED2
[125];

465 
__IO
 
uöt32_t
 
ENABLE
;

466 
__I
 
uöt32_t
 
RESERVED3
;

467 
__IO
 
uöt32_t
 
PSELSCK
;

468 
__IO
 
uöt32_t
 
PSELMOSI
;

469 
__IO
 
uöt32_t
 
PSELMISO
;

470 
__I
 
uöt32_t
 
RESERVED4
;

471 
__I
 
uöt32_t
 
RXD
;

472 
__IO
 
uöt32_t
 
TXD
;

473 
__I
 
uöt32_t
 
RESERVED5
;

474 
__IO
 
uöt32_t
 
FREQUENCY
;

475 
__I
 
uöt32_t
 
RESERVED6
[11];

476 
__IO
 
uöt32_t
 
CONFIG
;

477 
__I
 
uöt32_t
 
RESERVED7
[681];

478 
__IO
 
uöt32_t
 
POWER
;

479 } 
	tNRF_SPI_Ty≥
;

492 
__O
 
uöt32_t
 
TASKS_STARTRX
;

493 
__I
 
uöt32_t
 
RESERVED0
;

494 
__O
 
uöt32_t
 
TASKS_STARTTX
;

495 
__I
 
uöt32_t
 
RESERVED1
[2];

496 
__O
 
uöt32_t
 
TASKS_STOP
;

497 
__I
 
uöt32_t
 
RESERVED2
;

498 
__O
 
uöt32_t
 
TASKS_SUSPEND
;

499 
__O
 
uöt32_t
 
TASKS_RESUME
;

500 
__I
 
uöt32_t
 
RESERVED3
[56];

501 
__IO
 
uöt32_t
 
EVENTS_STOPPED
;

502 
__IO
 
uöt32_t
 
EVENTS_RXDREADY
;

503 
__I
 
uöt32_t
 
RESERVED4
[4];

504 
__IO
 
uöt32_t
 
EVENTS_TXDSENT
;

505 
__I
 
uöt32_t
 
RESERVED5
;

506 
__IO
 
uöt32_t
 
EVENTS_ERROR
;

507 
__I
 
uöt32_t
 
RESERVED6
[4];

508 
__IO
 
uöt32_t
 
EVENTS_BB
;

509 
__I
 
uöt32_t
 
RESERVED7
[3];

510 
__IO
 
uöt32_t
 
EVENTS_SUSPENDED
;

511 
__I
 
uöt32_t
 
RESERVED8
[45];

512 
__IO
 
uöt32_t
 
SHORTS
;

513 
__I
 
uöt32_t
 
RESERVED9
[64];

514 
__IO
 
uöt32_t
 
INTENSET
;

515 
__IO
 
uöt32_t
 
INTENCLR
;

516 
__I
 
uöt32_t
 
RESERVED10
[110];

517 
__IO
 
uöt32_t
 
ERRORSRC
;

518 
__I
 
uöt32_t
 
RESERVED11
[14];

519 
__IO
 
uöt32_t
 
ENABLE
;

520 
__I
 
uöt32_t
 
RESERVED12
;

521 
__IO
 
uöt32_t
 
PSELSCL
;

522 
__IO
 
uöt32_t
 
PSELSDA
;

523 
__I
 
uöt32_t
 
RESERVED13
[2];

524 
__I
 
uöt32_t
 
RXD
;

525 
__IO
 
uöt32_t
 
TXD
;

526 
__I
 
uöt32_t
 
RESERVED14
;

527 
__IO
 
uöt32_t
 
FREQUENCY
;

528 
__I
 
uöt32_t
 
RESERVED15
[24];

529 
__IO
 
uöt32_t
 
ADDRESS
;

530 
__I
 
uöt32_t
 
RESERVED16
[668];

531 
__IO
 
uöt32_t
 
POWER
;

532 } 
	tNRF_TWI_Ty≥
;

545 
__I
 
uöt32_t
 
RESERVED0
[9];

546 
__O
 
uöt32_t
 
TASKS_ACQUIRE
;

547 
__O
 
uöt32_t
 
TASKS_RELEASE
;

548 
__I
 
uöt32_t
 
RESERVED1
[54];

549 
__IO
 
uöt32_t
 
EVENTS_END
;

550 
__I
 
uöt32_t
 
RESERVED2
[8];

551 
__IO
 
uöt32_t
 
EVENTS_ACQUIRED
;

552 
__I
 
uöt32_t
 
RESERVED3
[53];

553 
__IO
 
uöt32_t
 
SHORTS
;

554 
__I
 
uöt32_t
 
RESERVED4
[64];

555 
__IO
 
uöt32_t
 
INTENSET
;

556 
__IO
 
uöt32_t
 
INTENCLR
;

557 
__I
 
uöt32_t
 
RESERVED5
[61];

558 
__I
 
uöt32_t
 
SEMSTAT
;

559 
__I
 
uöt32_t
 
RESERVED6
[15];

560 
__IO
 
uöt32_t
 
STATUS
;

561 
__I
 
uöt32_t
 
RESERVED7
[47];

562 
__IO
 
uöt32_t
 
ENABLE
;

563 
__I
 
uöt32_t
 
RESERVED8
;

564 
__IO
 
uöt32_t
 
PSELSCK
;

565 
__IO
 
uöt32_t
 
PSELMISO
;

566 
__IO
 
uöt32_t
 
PSELMOSI
;

567 
__IO
 
uöt32_t
 
PSELCSN
;

568 
__I
 
uöt32_t
 
RESERVED9
[7];

569 
__IO
 
uöt32_t
 
RXDPTR
;

570 
__IO
 
uöt32_t
 
MAXRX
;

571 
__I
 
uöt32_t
 
AMOUNTRX
;

572 
__I
 
uöt32_t
 
RESERVED10
;

573 
__IO
 
uöt32_t
 
TXDPTR
;

574 
__IO
 
uöt32_t
 
MAXTX
;

575 
__I
 
uöt32_t
 
AMOUNTTX
;

576 
__I
 
uöt32_t
 
RESERVED11
;

577 
__IO
 
uöt32_t
 
CONFIG
;

578 
__I
 
uöt32_t
 
RESERVED12
;

579 
__IO
 
uöt32_t
 
DEF
;

580 
__I
 
uöt32_t
 
RESERVED13
[24];

581 
__IO
 
uöt32_t
 
ORC
;

582 
__I
 
uöt32_t
 
RESERVED14
[654];

583 
__IO
 
uöt32_t
 
POWER
;

584 } 
	tNRF_SPIS_Ty≥
;

597 
__O
 
uöt32_t
 
TASKS_OUT
[4];

598 
__I
 
uöt32_t
 
RESERVED0
[60];

599 
__IO
 
uöt32_t
 
EVENTS_IN
[4];

600 
__I
 
uöt32_t
 
RESERVED1
[27];

601 
__IO
 
uöt32_t
 
EVENTS_PORT
;

602 
__I
 
uöt32_t
 
RESERVED2
[97];

603 
__IO
 
uöt32_t
 
INTENSET
;

604 
__IO
 
uöt32_t
 
INTENCLR
;

605 
__I
 
uöt32_t
 
RESERVED3
[129];

606 
__IO
 
uöt32_t
 
CONFIG
[4];

607 
__I
 
uöt32_t
 
RESERVED4
[695];

608 
__IO
 
uöt32_t
 
POWER
;

609 } 
	tNRF_GPIOTE_Ty≥
;

622 
__O
 
uöt32_t
 
TASKS_START
;

623 
__O
 
uöt32_t
 
TASKS_STOP
;

624 
__I
 
uöt32_t
 
RESERVED0
[62];

625 
__IO
 
uöt32_t
 
EVENTS_END
;

626 
__I
 
uöt32_t
 
RESERVED1
[128];

627 
__IO
 
uöt32_t
 
INTENSET
;

628 
__IO
 
uöt32_t
 
INTENCLR
;

629 
__I
 
uöt32_t
 
RESERVED2
[61];

630 
__I
 
uöt32_t
 
BUSY
;

631 
__I
 
uöt32_t
 
RESERVED3
[63];

632 
__IO
 
uöt32_t
 
ENABLE
;

633 
__IO
 
uöt32_t
 
CONFIG
;

634 
__I
 
uöt32_t
 
RESULT
;

635 
__I
 
uöt32_t
 
RESERVED4
[700];

636 
__IO
 
uöt32_t
 
POWER
;

637 } 
	tNRF_ADC_Ty≥
;

650 
__O
 
uöt32_t
 
TASKS_START
;

651 
__O
 
uöt32_t
 
TASKS_STOP
;

652 
__O
 
uöt32_t
 
TASKS_COUNT
;

653 
__O
 
uöt32_t
 
TASKS_CLEAR
;

654 
__O
 
uöt32_t
 
TASKS_SHUTDOWN
;

655 
__I
 
uöt32_t
 
RESERVED0
[11];

656 
__O
 
uöt32_t
 
TASKS_CAPTURE
[4];

657 
__I
 
uöt32_t
 
RESERVED1
[60];

658 
__IO
 
uöt32_t
 
EVENTS_COMPARE
[4];

659 
__I
 
uöt32_t
 
RESERVED2
[44];

660 
__IO
 
uöt32_t
 
SHORTS
;

661 
__I
 
uöt32_t
 
RESERVED3
[64];

662 
__IO
 
uöt32_t
 
INTENSET
;

663 
__IO
 
uöt32_t
 
INTENCLR
;

664 
__I
 
uöt32_t
 
RESERVED4
[126];

665 
__IO
 
uöt32_t
 
MODE
;

666 
__IO
 
uöt32_t
 
BITMODE
;

667 
__I
 
uöt32_t
 
RESERVED5
;

668 
__IO
 
uöt32_t
 
PRESCALER
;

670 
__I
 
uöt32_t
 
RESERVED6
[11];

671 
__IO
 
uöt32_t
 
CC
[4];

672 
__I
 
uöt32_t
 
RESERVED7
[683];

673 
__IO
 
uöt32_t
 
POWER
;

674 } 
	tNRF_TIMER_Ty≥
;

687 
__O
 
uöt32_t
 
TASKS_START
;

688 
__O
 
uöt32_t
 
TASKS_STOP
;

689 
__O
 
uöt32_t
 
TASKS_CLEAR
;

690 
__O
 
uöt32_t
 
TASKS_TRIGOVRFLW
;

691 
__I
 
uöt32_t
 
RESERVED0
[60];

692 
__IO
 
uöt32_t
 
EVENTS_TICK
;

693 
__IO
 
uöt32_t
 
EVENTS_OVRFLW
;

694 
__I
 
uöt32_t
 
RESERVED1
[14];

695 
__IO
 
uöt32_t
 
EVENTS_COMPARE
[4];

696 
__I
 
uöt32_t
 
RESERVED2
[109];

697 
__IO
 
uöt32_t
 
INTENSET
;

698 
__IO
 
uöt32_t
 
INTENCLR
;

699 
__I
 
uöt32_t
 
RESERVED3
[13];

700 
__IO
 
uöt32_t
 
EVTEN
;

701 
__IO
 
uöt32_t
 
EVTENSET
;

703 
__IO
 
uöt32_t
 
EVTENCLR
;

705 
__I
 
uöt32_t
 
RESERVED4
[110];

706 
__I
 
uöt32_t
 
COUNTER
;

707 
__IO
 
uöt32_t
 
PRESCALER
;

709 
__I
 
uöt32_t
 
RESERVED5
[13];

710 
__IO
 
uöt32_t
 
CC
[4];

711 
__I
 
uöt32_t
 
RESERVED6
[683];

712 
__IO
 
uöt32_t
 
POWER
;

713 } 
	tNRF_RTC_Ty≥
;

726 
__O
 
uöt32_t
 
TASKS_START
;

727 
__O
 
uöt32_t
 
TASKS_STOP
;

728 
__I
 
uöt32_t
 
RESERVED0
[62];

729 
__IO
 
uöt32_t
 
EVENTS_DATARDY
;

730 
__I
 
uöt32_t
 
RESERVED1
[128];

731 
__IO
 
uöt32_t
 
INTENSET
;

732 
__IO
 
uöt32_t
 
INTENCLR
;

733 
__I
 
uöt32_t
 
RESERVED2
[127];

734 
__I
 
öt32_t
 
TEMP
;

735 
__I
 
uöt32_t
 
RESERVED3
[700];

736 
__IO
 
uöt32_t
 
POWER
;

737 } 
	tNRF_TEMP_Ty≥
;

750 
__O
 
uöt32_t
 
TASKS_START
;

751 
__O
 
uöt32_t
 
TASKS_STOP
;

752 
__I
 
uöt32_t
 
RESERVED0
[62];

753 
__IO
 
uöt32_t
 
EVENTS_VALRDY
;

754 
__I
 
uöt32_t
 
RESERVED1
[63];

755 
__IO
 
uöt32_t
 
SHORTS
;

756 
__I
 
uöt32_t
 
RESERVED2
[64];

757 
__IO
 
uöt32_t
 
INTENSET
;

758 
__IO
 
uöt32_t
 
INTENCLR
;

759 
__I
 
uöt32_t
 
RESERVED3
[126];

760 
__IO
 
uöt32_t
 
CONFIG
;

761 
__I
 
uöt32_t
 
VALUE
;

762 
__I
 
uöt32_t
 
RESERVED4
[700];

763 
__IO
 
uöt32_t
 
POWER
;

764 } 
	tNRF_RNG_Ty≥
;

777 
__O
 
uöt32_t
 
TASKS_STARTECB
;

780 
__O
 
uöt32_t
 
TASKS_STOPECB
;

782 
__I
 
uöt32_t
 
RESERVED0
[62];

783 
__IO
 
uöt32_t
 
EVENTS_ENDECB
;

784 
__IO
 
uöt32_t
 
EVENTS_ERRORECB
;

786 
__I
 
uöt32_t
 
RESERVED1
[127];

787 
__IO
 
uöt32_t
 
INTENSET
;

788 
__IO
 
uöt32_t
 
INTENCLR
;

789 
__I
 
uöt32_t
 
RESERVED2
[126];

790 
__IO
 
uöt32_t
 
ECBDATAPTR
;

791 
__I
 
uöt32_t
 
RESERVED3
[701];

792 
__IO
 
uöt32_t
 
POWER
;

793 } 
	tNRF_ECB_Ty≥
;

806 
__O
 
uöt32_t
 
TASKS_START
;

808 
__I
 
uöt32_t
 
RESERVED0
;

809 
__O
 
uöt32_t
 
TASKS_STOP
;

810 
__I
 
uöt32_t
 
RESERVED1
[61];

811 
__IO
 
uöt32_t
 
EVENTS_END
;

812 
__IO
 
uöt32_t
 
EVENTS_RESOLVED
;

813 
__IO
 
uöt32_t
 
EVENTS_NOTRESOLVED
;

814 
__I
 
uöt32_t
 
RESERVED2
[126];

815 
__IO
 
uöt32_t
 
INTENSET
;

816 
__IO
 
uöt32_t
 
INTENCLR
;

817 
__I
 
uöt32_t
 
RESERVED3
[61];

818 
__I
 
uöt32_t
 
STATUS
;

819 
__I
 
uöt32_t
 
RESERVED4
[63];

820 
__IO
 
uöt32_t
 
ENABLE
;

821 
__IO
 
uöt32_t
 
NIRK
;

822 
__IO
 
uöt32_t
 
IRKPTR
;

823 
__I
 
uöt32_t
 
RESERVED5
;

824 
__IO
 
uöt32_t
 
ADDRPTR
;

825 
__IO
 
uöt32_t
 
SCRATCHPTR
;

827 
__I
 
uöt32_t
 
RESERVED6
[697];

828 
__IO
 
uöt32_t
 
POWER
;

829 } 
	tNRF_AAR_Ty≥
;

842 
__O
 
uöt32_t
 
TASKS_KSGEN
;

844 
__O
 
uöt32_t
 
TASKS_CRYPT
;

846 
__O
 
uöt32_t
 
TASKS_STOP
;

847 
__I
 
uöt32_t
 
RESERVED0
[61];

848 
__IO
 
uöt32_t
 
EVENTS_ENDKSGEN
;

849 
__IO
 
uöt32_t
 
EVENTS_ENDCRYPT
;

850 
__IO
 
uöt32_t
 
EVENTS_ERROR
;

851 
__I
 
uöt32_t
 
RESERVED1
[61];

852 
__IO
 
uöt32_t
 
SHORTS
;

853 
__I
 
uöt32_t
 
RESERVED2
[64];

854 
__IO
 
uöt32_t
 
INTENSET
;

855 
__IO
 
uöt32_t
 
INTENCLR
;

856 
__I
 
uöt32_t
 
RESERVED3
[61];

857 
__I
 
uöt32_t
 
MICSTATUS
;

858 
__I
 
uöt32_t
 
RESERVED4
[63];

859 
__IO
 
uöt32_t
 
ENABLE
;

860 
__IO
 
uöt32_t
 
MODE
;

861 
__IO
 
uöt32_t
 
CNFPTR
;

862 
__IO
 
uöt32_t
 
INPTR
;

863 
__IO
 
uöt32_t
 
OUTPTR
;

864 
__IO
 
uöt32_t
 
SCRATCHPTR
;

866 
__I
 
uöt32_t
 
RESERVED5
[697];

867 
__IO
 
uöt32_t
 
POWER
;

868 } 
	tNRF_CCM_Ty≥
;

881 
__O
 
uöt32_t
 
TASKS_START
;

882 
__I
 
uöt32_t
 
RESERVED0
[63];

883 
__IO
 
uöt32_t
 
EVENTS_TIMEOUT
;

884 
__I
 
uöt32_t
 
RESERVED1
[128];

885 
__IO
 
uöt32_t
 
INTENSET
;

886 
__IO
 
uöt32_t
 
INTENCLR
;

887 
__I
 
uöt32_t
 
RESERVED2
[61];

888 
__I
 
uöt32_t
 
RUNSTATUS
;

889 
__I
 
uöt32_t
 
REQSTATUS
;

890 
__I
 
uöt32_t
 
RESERVED3
[63];

891 
__IO
 
uöt32_t
 
CRV
;

892 
__IO
 
uöt32_t
 
RREN
;

893 
__IO
 
uöt32_t
 
CONFIG
;

894 
__I
 
uöt32_t
 
RESERVED4
[60];

895 
__O
 
uöt32_t
 
RR
[8];

896 
__I
 
uöt32_t
 
RESERVED5
[631];

897 
__IO
 
uöt32_t
 
POWER
;

898 } 
	tNRF_WDT_Ty≥
;

911 
__O
 
uöt32_t
 
TASKS_START
;

912 
__O
 
uöt32_t
 
TASKS_STOP
;

913 
__O
 
uöt32_t
 
TASKS_READCLRACC
;

915 
__I
 
uöt32_t
 
RESERVED0
[61];

916 
__IO
 
uöt32_t
 
EVENTS_SAMPLERDY
;

917 
__IO
 
uöt32_t
 
EVENTS_REPORTRDY
;

919 
__IO
 
uöt32_t
 
EVENTS_ACCOF
;

920 
__I
 
uöt32_t
 
RESERVED1
[61];

921 
__IO
 
uöt32_t
 
SHORTS
;

922 
__I
 
uöt32_t
 
RESERVED2
[64];

923 
__IO
 
uöt32_t
 
INTENSET
;

924 
__IO
 
uöt32_t
 
INTENCLR
;

925 
__I
 
uöt32_t
 
RESERVED3
[125];

926 
__IO
 
uöt32_t
 
ENABLE
;

927 
__IO
 
uöt32_t
 
LEDPOL
;

928 
__IO
 
uöt32_t
 
SAMPLEPER
;

929 
__I
 
öt32_t
 
SAMPLE
;

930 
__IO
 
uöt32_t
 
REPORTPER
;

931 
__I
 
öt32_t
 
ACC
;

932 
__I
 
öt32_t
 
ACCREAD
;

934 
__IO
 
uöt32_t
 
PSELLED
;

935 
__IO
 
uöt32_t
 
PSELA
;

936 
__IO
 
uöt32_t
 
PSELB
;

937 
__IO
 
uöt32_t
 
DBFEN
;

938 
__I
 
uöt32_t
 
RESERVED4
[5];

939 
__IO
 
uöt32_t
 
LEDPRE
;

940 
__I
 
uöt32_t
 
ACCDBL
;

941 
__I
 
uöt32_t
 
ACCDBLREAD
;

943 
__I
 
uöt32_t
 
RESERVED5
[684];

944 
__IO
 
uöt32_t
 
POWER
;

945 } 
	tNRF_QDEC_Ty≥
;

958 
__O
 
uöt32_t
 
TASKS_START
;

959 
__O
 
uöt32_t
 
TASKS_STOP
;

960 
__O
 
uöt32_t
 
TASKS_SAMPLE
;

961 
__I
 
uöt32_t
 
RESERVED0
[61];

962 
__IO
 
uöt32_t
 
EVENTS_READY
;

963 
__IO
 
uöt32_t
 
EVENTS_DOWN
;

964 
__IO
 
uöt32_t
 
EVENTS_UP
;

965 
__IO
 
uöt32_t
 
EVENTS_CROSS
;

966 
__I
 
uöt32_t
 
RESERVED1
[60];

967 
__IO
 
uöt32_t
 
SHORTS
;

968 
__I
 
uöt32_t
 
RESERVED2
[64];

969 
__IO
 
uöt32_t
 
INTENSET
;

970 
__IO
 
uöt32_t
 
INTENCLR
;

971 
__I
 
uöt32_t
 
RESERVED3
[61];

972 
__I
 
uöt32_t
 
RESULT
;

973 
__I
 
uöt32_t
 
RESERVED4
[63];

974 
__IO
 
uöt32_t
 
ENABLE
;

975 
__IO
 
uöt32_t
 
PSEL
;

976 
__IO
 
uöt32_t
 
REFSEL
;

977 
__IO
 
uöt32_t
 
EXTREFSEL
;

978 
__I
 
uöt32_t
 
RESERVED5
[4];

979 
__IO
 
uöt32_t
 
ANADETECT
;

980 
__I
 
uöt32_t
 
RESERVED6
[694];

981 
__IO
 
uöt32_t
 
POWER
;

982 } 
	tNRF_LPCOMP_Ty≥
;

995 
__I
 
uöt32_t
 
UNUSED
;

996 } 
	tNRF_SWI_Ty≥
;

1009 
__I
 
uöt32_t
 
RESERVED0
[256];

1010 
__I
 
uöt32_t
 
READY
;

1011 
__I
 
uöt32_t
 
RESERVED1
[64];

1012 
__IO
 
uöt32_t
 
CONFIG
;

1013 
__IO
 
uöt32_t
 
ERASEPAGE
;

1014 
__IO
 
uöt32_t
 
ERASEALL
;

1015 
__IO
 
uöt32_t
 
ERASEPROTECTEDPAGE
;

1016 
__IO
 
uöt32_t
 
ERASEUICR
;

1017 } 
	tNRF_NVMC_Ty≥
;

1030 
PPI_TASKS_CHG_Ty≥
 
TASKS_CHG
[4];

1031 
__I
 
uöt32_t
 
RESERVED0
[312];

1032 
__IO
 
uöt32_t
 
CHEN
;

1033 
__IO
 
uöt32_t
 
CHENSET
;

1034 
__IO
 
uöt32_t
 
CHENCLR
;

1035 
__I
 
uöt32_t
 
RESERVED1
;

1036 
PPI_CH_Ty≥
 
CH
[16];

1037 
__I
 
uöt32_t
 
RESERVED2
[156];

1038 
__IO
 
uöt32_t
 
CHG
[4];

1039 } 
	tNRF_PPI_Ty≥
;

1052 
__I
 
uöt32_t
 
RESERVED0
[4];

1053 
__I
 
uöt32_t
 
CODEPAGESIZE
;

1054 
__I
 
uöt32_t
 
CODESIZE
;

1055 
__I
 
uöt32_t
 
RBD
;

1056 
__I
 
uöt32_t
 
RESERVED1
[3];

1057 
__I
 
uöt32_t
 
CLENR0
;

1058 
__I
 
uöt32_t
 
PPFC
;

1059 
__I
 
uöt32_t
 
RESERVED2
;

1060 
__I
 
uöt32_t
 
NUMRAMBLOCK
;

1063 
__I
 
uöt32_t
 
SIZERAMBLOCK
[4];

1066 
__I
 
uöt32_t
 
SIZERAMBLOCKS
;

1068 
__I
 
uöt32_t
 
RESERVED3
[5];

1069 
__I
 
uöt32_t
 
CONFIGID
;

1070 
__I
 
uöt32_t
 
DEVICEID
[2];

1071 
__I
 
uöt32_t
 
RESERVED4
[6];

1072 
__I
 
uöt32_t
 
ER
[4];

1073 
__I
 
uöt32_t
 
IR
[4];

1074 
__I
 
uöt32_t
 
DEVICEADDRTYPE
;

1075 
__I
 
uöt32_t
 
DEVICEADDR
[2];

1076 
__I
 
uöt32_t
 
OVERRIDEEN
;

1077 
__I
 
uöt32_t
 
NRF_1MBIT
[5];

1079 
__I
 
uöt32_t
 
RESERVED5
[10];

1080 
__I
 
uöt32_t
 
BLE_1MBIT
[5];

1082 } 
	tNRF_FICR_Ty≥
;

1095 
__IO
 
uöt32_t
 
CLENR0
;

1096 
__IO
 
uöt32_t
 
RBPCONF
;

1097 
__IO
 
uöt32_t
 
XTALFREQ
;

1098 
__I
 
uöt32_t
 
RESERVED0
;

1099 
__I
 
uöt32_t
 
FWID
;

1100 
__IO
 
uöt32_t
 
BOOTLOADERADDR
;

1101 } 
	tNRF_UICR_Ty≥
;

1114 
__I
 
uöt32_t
 
RESERVED0
[321];

1115 
__IO
 
uöt32_t
 
OUT
;

1116 
__IO
 
uöt32_t
 
OUTSET
;

1117 
__IO
 
uöt32_t
 
OUTCLR
;

1118 
__I
 
uöt32_t
 
IN
;

1119 
__IO
 
uöt32_t
 
DIR
;

1120 
__IO
 
uöt32_t
 
DIRSET
;

1121 
__IO
 
uöt32_t
 
DIRCLR
;

1122 
__I
 
uöt32_t
 
RESERVED1
[120];

1123 
__IO
 
uöt32_t
 
PIN_CNF
[32];

1124 } 
	tNRF_GPIO_Ty≥
;

1128 #i‡
deföed
(
__CC_ARM
)

1129 #¥agm®
p›


1130 #ñi‡
deföed
(
__ICCARM__
)

1132 #ñi‡
deföed
(
__GNUC__
)

1134 #ñi‡
deföed
(
__TMS470__
)

1136 #ñi‡
deföed
(
__TASKING__
)

1137 #¥agm®
w¨nög
 
ª°‹e


1139 #w¨nög 
NŸ
 
suµ‹ãd
 
compûî
 
ty≥


1149 
	#NRF_POWER_BASE
 0x40000000UL

	)

1150 
	#NRF_CLOCK_BASE
 0x40000000UL

	)

1151 
	#NRF_MPU_BASE
 0x40000000UL

	)

1152 
	#NRF_PU_BASE
 0x40000000UL

	)

1153 
	#NRF_AMLI_BASE
 0x40000000UL

	)

1154 
	#NRF_RADIO_BASE
 0x40001000UL

	)

1155 
	#NRF_UART0_BASE
 0x40002000UL

	)

1156 
	#NRF_SPI0_BASE
 0x40003000UL

	)

1157 
	#NRF_TWI0_BASE
 0x40003000UL

	)

1158 
	#NRF_SPI1_BASE
 0x40004000UL

	)

1159 
	#NRF_TWI1_BASE
 0x40004000UL

	)

1160 
	#NRF_SPIS1_BASE
 0x40004000UL

	)

1161 
	#NRF_GPIOTE_BASE
 0x40006000UL

	)

1162 
	#NRF_ADC_BASE
 0x40007000UL

	)

1163 
	#NRF_TIMER0_BASE
 0x40008000UL

	)

1164 
	#NRF_TIMER1_BASE
 0x40009000UL

	)

1165 
	#NRF_TIMER2_BASE
 0x4000A000UL

	)

1166 
	#NRF_RTC0_BASE
 0x4000B000UL

	)

1167 
	#NRF_TEMP_BASE
 0x4000C000UL

	)

1168 
	#NRF_RNG_BASE
 0x4000D000UL

	)

1169 
	#NRF_ECB_BASE
 0x4000E000UL

	)

1170 
	#NRF_AAR_BASE
 0x4000F000UL

	)

1171 
	#NRF_CCM_BASE
 0x4000F000UL

	)

1172 
	#NRF_WDT_BASE
 0x40010000UL

	)

1173 
	#NRF_RTC1_BASE
 0x40011000UL

	)

1174 
	#NRF_QDEC_BASE
 0x40012000UL

	)

1175 
	#NRF_LPCOMP_BASE
 0x40013000UL

	)

1176 
	#NRF_SWI_BASE
 0x40014000UL

	)

1177 
	#NRF_NVMC_BASE
 0x4001E000UL

	)

1178 
	#NRF_PPI_BASE
 0x4001F000UL

	)

1179 
	#NRF_FICR_BASE
 0x10000000UL

	)

1180 
	#NRF_UICR_BASE
 0x10001000UL

	)

1181 
	#NRF_GPIO_BASE
 0x50000000UL

	)

1188 
	#NRF_POWER
 ((
NRF_POWER_Ty≥
 *Ë
NRF_POWER_BASE
)

	)

1189 
	#NRF_CLOCK
 ((
NRF_CLOCK_Ty≥
 *Ë
NRF_CLOCK_BASE
)

	)

1190 
	#NRF_MPU
 ((
NRF_MPU_Ty≥
 *Ë
NRF_MPU_BASE
)

	)

1191 
	#NRF_PU
 ((
NRF_PU_Ty≥
 *Ë
NRF_PU_BASE
)

	)

1192 
	#NRF_AMLI
 ((
NRF_AMLI_Ty≥
 *Ë
NRF_AMLI_BASE
)

	)

1193 
	#NRF_RADIO
 ((
NRF_RADIO_Ty≥
 *Ë
NRF_RADIO_BASE
)

	)

1194 
	#NRF_UART0
 ((
NRF_UART_Ty≥
 *Ë
NRF_UART0_BASE
)

	)

1195 
	#NRF_SPI0
 ((
NRF_SPI_Ty≥
 *Ë
NRF_SPI0_BASE
)

	)

1196 
	#NRF_TWI0
 ((
NRF_TWI_Ty≥
 *Ë
NRF_TWI0_BASE
)

	)

1197 
	#NRF_SPI1
 ((
NRF_SPI_Ty≥
 *Ë
NRF_SPI1_BASE
)

	)

1198 
	#NRF_TWI1
 ((
NRF_TWI_Ty≥
 *Ë
NRF_TWI1_BASE
)

	)

1199 
	#NRF_SPIS1
 ((
NRF_SPIS_Ty≥
 *Ë
NRF_SPIS1_BASE
)

	)

1200 
	#NRF_GPIOTE
 ((
NRF_GPIOTE_Ty≥
 *Ë
NRF_GPIOTE_BASE
)

	)

1201 
	#NRF_ADC
 ((
NRF_ADC_Ty≥
 *Ë
NRF_ADC_BASE
)

	)

1202 
	#NRF_TIMER0
 ((
NRF_TIMER_Ty≥
 *Ë
NRF_TIMER0_BASE
)

	)

1203 
	#NRF_TIMER1
 ((
NRF_TIMER_Ty≥
 *Ë
NRF_TIMER1_BASE
)

	)

1204 
	#NRF_TIMER2
 ((
NRF_TIMER_Ty≥
 *Ë
NRF_TIMER2_BASE
)

	)

1205 
	#NRF_RTC0
 ((
NRF_RTC_Ty≥
 *Ë
NRF_RTC0_BASE
)

	)

1206 
	#NRF_TEMP
 ((
NRF_TEMP_Ty≥
 *Ë
NRF_TEMP_BASE
)

	)

1207 
	#NRF_RNG
 ((
NRF_RNG_Ty≥
 *Ë
NRF_RNG_BASE
)

	)

1208 
	#NRF_ECB
 ((
NRF_ECB_Ty≥
 *Ë
NRF_ECB_BASE
)

	)

1209 
	#NRF_AAR
 ((
NRF_AAR_Ty≥
 *Ë
NRF_AAR_BASE
)

	)

1210 
	#NRF_CCM
 ((
NRF_CCM_Ty≥
 *Ë
NRF_CCM_BASE
)

	)

1211 
	#NRF_WDT
 ((
NRF_WDT_Ty≥
 *Ë
NRF_WDT_BASE
)

	)

1212 
	#NRF_RTC1
 ((
NRF_RTC_Ty≥
 *Ë
NRF_RTC1_BASE
)

	)

1213 
	#NRF_QDEC
 ((
NRF_QDEC_Ty≥
 *Ë
NRF_QDEC_BASE
)

	)

1214 
	#NRF_LPCOMP
 ((
NRF_LPCOMP_Ty≥
 *Ë
NRF_LPCOMP_BASE
)

	)

1215 
	#NRF_SWI
 ((
NRF_SWI_Ty≥
 *Ë
NRF_SWI_BASE
)

	)

1216 
	#NRF_NVMC
 ((
NRF_NVMC_Ty≥
 *Ë
NRF_NVMC_BASE
)

	)

1217 
	#NRF_PPI
 ((
NRF_PPI_Ty≥
 *Ë
NRF_PPI_BASE
)

	)

1218 
	#NRF_FICR
 ((
NRF_FICR_Ty≥
 *Ë
NRF_FICR_BASE
)

	)

1219 
	#NRF_UICR
 ((
NRF_UICR_Ty≥
 *Ë
NRF_UICR_BASE
)

	)

1220 
	#NRF_GPIO
 ((
NRF_GPIO_Ty≥
 *Ë
NRF_GPIO_BASE
)

	)

1227 #ifde‡
__˝lu•lus


	@D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\Inc\nrf51_bitfields.h

30 #i‚de‡
__NRF51_BITS_H


31 
	#__NRF51_BITS_H


	)

35 
	~<c‹e_cm0.h
>

44 
	#AAR_INTENSET_NOTRESOLVED_Pos
 (2ULË

	)

45 
	#AAR_INTENSET_NOTRESOLVED_Msk
 (0x1UL << 
AAR_INTENSET_NOTRESOLVED_Pos
Ë

	)

46 
	#AAR_INTENSET_NOTRESOLVED_DißbÀd
 (0ULË

	)

47 
	#AAR_INTENSET_NOTRESOLVED_E«bÀd
 (1ULË

	)

48 
	#AAR_INTENSET_NOTRESOLVED_Së
 (1ULË

	)

51 
	#AAR_INTENSET_RESOLVED_Pos
 (1ULË

	)

52 
	#AAR_INTENSET_RESOLVED_Msk
 (0x1UL << 
AAR_INTENSET_RESOLVED_Pos
Ë

	)

53 
	#AAR_INTENSET_RESOLVED_DißbÀd
 (0ULË

	)

54 
	#AAR_INTENSET_RESOLVED_E«bÀd
 (1ULË

	)

55 
	#AAR_INTENSET_RESOLVED_Së
 (1ULË

	)

58 
	#AAR_INTENSET_END_Pos
 (0ULË

	)

59 
	#AAR_INTENSET_END_Msk
 (0x1UL << 
AAR_INTENSET_END_Pos
Ë

	)

60 
	#AAR_INTENSET_END_DißbÀd
 (0ULË

	)

61 
	#AAR_INTENSET_END_E«bÀd
 (1ULË

	)

62 
	#AAR_INTENSET_END_Së
 (1ULË

	)

68 
	#AAR_INTENCLR_NOTRESOLVED_Pos
 (2ULË

	)

69 
	#AAR_INTENCLR_NOTRESOLVED_Msk
 (0x1UL << 
AAR_INTENCLR_NOTRESOLVED_Pos
Ë

	)

70 
	#AAR_INTENCLR_NOTRESOLVED_DißbÀd
 (0ULË

	)

71 
	#AAR_INTENCLR_NOTRESOLVED_E«bÀd
 (1ULË

	)

72 
	#AAR_INTENCLR_NOTRESOLVED_CÀ¨
 (1ULË

	)

75 
	#AAR_INTENCLR_RESOLVED_Pos
 (1ULË

	)

76 
	#AAR_INTENCLR_RESOLVED_Msk
 (0x1UL << 
AAR_INTENCLR_RESOLVED_Pos
Ë

	)

77 
	#AAR_INTENCLR_RESOLVED_DißbÀd
 (0ULË

	)

78 
	#AAR_INTENCLR_RESOLVED_E«bÀd
 (1ULË

	)

79 
	#AAR_INTENCLR_RESOLVED_CÀ¨
 (1ULË

	)

82 
	#AAR_INTENCLR_END_Pos
 (0ULË

	)

83 
	#AAR_INTENCLR_END_Msk
 (0x1UL << 
AAR_INTENCLR_END_Pos
Ë

	)

84 
	#AAR_INTENCLR_END_DißbÀd
 (0ULË

	)

85 
	#AAR_INTENCLR_END_E«bÀd
 (1ULË

	)

86 
	#AAR_INTENCLR_END_CÀ¨
 (1ULË

	)

92 
	#AAR_STATUS_STATUS_Pos
 (0ULË

	)

93 
	#AAR_STATUS_STATUS_Msk
 (0xFUL << 
AAR_STATUS_STATUS_Pos
Ë

	)

99 
	#AAR_ENABLE_ENABLE_Pos
 (0ULË

	)

100 
	#AAR_ENABLE_ENABLE_Msk
 (0x3UL << 
AAR_ENABLE_ENABLE_Pos
Ë

	)

101 
	#AAR_ENABLE_ENABLE_DißbÀd
 (0x00ULË

	)

102 
	#AAR_ENABLE_ENABLE_E«bÀd
 (0x03ULË

	)

108 
	#AAR_NIRK_NIRK_Pos
 (0ULË

	)

109 
	#AAR_NIRK_NIRK_Msk
 (0x1FUL << 
AAR_NIRK_NIRK_Pos
Ë

	)

115 
	#AAR_POWER_POWER_Pos
 (0ULË

	)

116 
	#AAR_POWER_POWER_Msk
 (0x1UL << 
AAR_POWER_POWER_Pos
Ë

	)

117 
	#AAR_POWER_POWER_DißbÀd
 (0ULË

	)

118 
	#AAR_POWER_POWER_E«bÀd
 (1ULË

	)

128 
	#ADC_INTENSET_END_Pos
 (0ULË

	)

129 
	#ADC_INTENSET_END_Msk
 (0x1UL << 
ADC_INTENSET_END_Pos
Ë

	)

130 
	#ADC_INTENSET_END_DißbÀd
 (0ULË

	)

131 
	#ADC_INTENSET_END_E«bÀd
 (1ULË

	)

132 
	#ADC_INTENSET_END_Së
 (1ULË

	)

138 
	#ADC_INTENCLR_END_Pos
 (0ULË

	)

139 
	#ADC_INTENCLR_END_Msk
 (0x1UL << 
ADC_INTENCLR_END_Pos
Ë

	)

140 
	#ADC_INTENCLR_END_DißbÀd
 (0ULË

	)

141 
	#ADC_INTENCLR_END_E«bÀd
 (1ULË

	)

142 
	#ADC_INTENCLR_END_CÀ¨
 (1ULË

	)

148 
	#ADC_BUSY_BUSY_Pos
 (0ULË

	)

149 
	#ADC_BUSY_BUSY_Msk
 (0x1UL << 
ADC_BUSY_BUSY_Pos
Ë

	)

150 
	#ADC_BUSY_BUSY_Ródy
 (0ULË

	)

151 
	#ADC_BUSY_BUSY_Busy
 (1ULË

	)

157 
	#ADC_ENABLE_ENABLE_Pos
 (0ULË

	)

158 
	#ADC_ENABLE_ENABLE_Msk
 (0x3UL << 
ADC_ENABLE_ENABLE_Pos
Ë

	)

159 
	#ADC_ENABLE_ENABLE_DißbÀd
 (0x00ULË

	)

160 
	#ADC_ENABLE_ENABLE_E«bÀd
 (0x01ULË

	)

166 
	#ADC_CONFIG_EXTREFSEL_Pos
 (16ULË

	)

167 
	#ADC_CONFIG_EXTREFSEL_Msk
 (0x3UL << 
ADC_CONFIG_EXTREFSEL_Pos
Ë

	)

168 
	#ADC_CONFIG_EXTREFSEL_N⁄e
 (0ULË

	)

169 
	#ADC_CONFIG_EXTREFSEL_A«logRe„ªn˚0
 (1ULË

	)

170 
	#ADC_CONFIG_EXTREFSEL_A«logRe„ªn˚1
 (2ULË

	)

173 
	#ADC_CONFIG_PSEL_Pos
 (8ULË

	)

174 
	#ADC_CONFIG_PSEL_Msk
 (0xFFUL << 
ADC_CONFIG_PSEL_Pos
Ë

	)

175 
	#ADC_CONFIG_PSEL_DißbÀd
 (0ULË

	)

176 
	#ADC_CONFIG_PSEL_A«logI≈ut0
 (1ULË

	)

177 
	#ADC_CONFIG_PSEL_A«logI≈ut1
 (2ULË

	)

178 
	#ADC_CONFIG_PSEL_A«logI≈ut2
 (4ULË

	)

179 
	#ADC_CONFIG_PSEL_A«logI≈ut3
 (8ULË

	)

180 
	#ADC_CONFIG_PSEL_A«logI≈ut4
 (16ULË

	)

181 
	#ADC_CONFIG_PSEL_A«logI≈ut5
 (32ULË

	)

182 
	#ADC_CONFIG_PSEL_A«logI≈ut6
 (64ULË

	)

183 
	#ADC_CONFIG_PSEL_A«logI≈ut7
 (128ULË

	)

186 
	#ADC_CONFIG_REFSEL_Pos
 (5ULË

	)

187 
	#ADC_CONFIG_REFSEL_Msk
 (0x3UL << 
ADC_CONFIG_REFSEL_Pos
Ë

	)

188 
	#ADC_CONFIG_REFSEL_VBG
 (0x00ULË

	)

189 
	#ADC_CONFIG_REFSEL_Exã∫Æ
 (0x01ULË

	)

190 
	#ADC_CONFIG_REFSEL_SuµlyO√HÆfPªsˇlög
 (0x02ULË

	)

191 
	#ADC_CONFIG_REFSEL_SuµlyO√ThúdPªsˇlög
 (0x03ULË

	)

194 
	#ADC_CONFIG_INPSEL_Pos
 (2ULË

	)

195 
	#ADC_CONFIG_INPSEL_Msk
 (0x7UL << 
ADC_CONFIG_INPSEL_Pos
Ë

	)

196 
	#ADC_CONFIG_INPSEL_A«logI≈utNoPªsˇlög
 (0x00ULË

	)

197 
	#ADC_CONFIG_INPSEL_A«logI≈utTwoThúdsPªsˇlög
 (0x01ULË

	)

198 
	#ADC_CONFIG_INPSEL_A«logI≈utO√ThúdPªsˇlög
 (0x02ULË

	)

199 
	#ADC_CONFIG_INPSEL_SuµlyTwoThúdsPªsˇlög
 (0x05ULË

	)

200 
	#ADC_CONFIG_INPSEL_SuµlyO√ThúdPªsˇlög
 (0x06ULË

	)

203 
	#ADC_CONFIG_RES_Pos
 (0ULË

	)

204 
	#ADC_CONFIG_RES_Msk
 (0x3UL << 
ADC_CONFIG_RES_Pos
Ë

	)

205 
	#ADC_CONFIG_RES_8bô
 (0x00ULË

	)

206 
	#ADC_CONFIG_RES_9bô
 (0x01ULË

	)

207 
	#ADC_CONFIG_RES_10bô
 (0x02ULË

	)

213 
	#ADC_RESULT_RESULT_Pos
 (0ULË

	)

214 
	#ADC_RESULT_RESULT_Msk
 (0x3FFUL << 
ADC_RESULT_RESULT_Pos
Ë

	)

220 
	#ADC_POWER_POWER_Pos
 (0ULË

	)

221 
	#ADC_POWER_POWER_Msk
 (0x1UL << 
ADC_POWER_POWER_Pos
Ë

	)

222 
	#ADC_POWER_POWER_DißbÀd
 (0ULË

	)

223 
	#ADC_POWER_POWER_E«bÀd
 (1ULË

	)

233 
	#AMLI_RAMPRI_CPU0_RAM7_Pos
 (28ULË

	)

234 
	#AMLI_RAMPRI_CPU0_RAM7_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM7_Pos
Ë

	)

235 
	#AMLI_RAMPRI_CPU0_RAM7_Pri0
 (0x0ULË

	)

236 
	#AMLI_RAMPRI_CPU0_RAM7_Pri2
 (0x2ULË

	)

237 
	#AMLI_RAMPRI_CPU0_RAM7_Pri4
 (0x4ULË

	)

238 
	#AMLI_RAMPRI_CPU0_RAM7_Pri6
 (0x6ULË

	)

239 
	#AMLI_RAMPRI_CPU0_RAM7_Pri8
 (0x8ULË

	)

240 
	#AMLI_RAMPRI_CPU0_RAM7_Pri10
 (0xAULË

	)

241 
	#AMLI_RAMPRI_CPU0_RAM7_Pri12
 (0xCULË

	)

242 
	#AMLI_RAMPRI_CPU0_RAM7_Pri14
 (0xEULË

	)

245 
	#AMLI_RAMPRI_CPU0_RAM6_Pos
 (24ULË

	)

246 
	#AMLI_RAMPRI_CPU0_RAM6_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM6_Pos
Ë

	)

247 
	#AMLI_RAMPRI_CPU0_RAM6_Pri0
 (0x0ULË

	)

248 
	#AMLI_RAMPRI_CPU0_RAM6_Pri2
 (0x2ULË

	)

249 
	#AMLI_RAMPRI_CPU0_RAM6_Pri4
 (0x4ULË

	)

250 
	#AMLI_RAMPRI_CPU0_RAM6_Pri6
 (0x6ULË

	)

251 
	#AMLI_RAMPRI_CPU0_RAM6_Pri8
 (0x8ULË

	)

252 
	#AMLI_RAMPRI_CPU0_RAM6_Pri10
 (0xAULË

	)

253 
	#AMLI_RAMPRI_CPU0_RAM6_Pri12
 (0xCULË

	)

254 
	#AMLI_RAMPRI_CPU0_RAM6_Pri14
 (0xEULË

	)

257 
	#AMLI_RAMPRI_CPU0_RAM5_Pos
 (20ULË

	)

258 
	#AMLI_RAMPRI_CPU0_RAM5_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM5_Pos
Ë

	)

259 
	#AMLI_RAMPRI_CPU0_RAM5_Pri0
 (0x0ULË

	)

260 
	#AMLI_RAMPRI_CPU0_RAM5_Pri2
 (0x2ULË

	)

261 
	#AMLI_RAMPRI_CPU0_RAM5_Pri4
 (0x4ULË

	)

262 
	#AMLI_RAMPRI_CPU0_RAM5_Pri6
 (0x6ULË

	)

263 
	#AMLI_RAMPRI_CPU0_RAM5_Pri8
 (0x8ULË

	)

264 
	#AMLI_RAMPRI_CPU0_RAM5_Pri10
 (0xAULË

	)

265 
	#AMLI_RAMPRI_CPU0_RAM5_Pri12
 (0xCULË

	)

266 
	#AMLI_RAMPRI_CPU0_RAM5_Pri14
 (0xEULË

	)

269 
	#AMLI_RAMPRI_CPU0_RAM4_Pos
 (16ULË

	)

270 
	#AMLI_RAMPRI_CPU0_RAM4_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM4_Pos
Ë

	)

271 
	#AMLI_RAMPRI_CPU0_RAM4_Pri0
 (0x0ULË

	)

272 
	#AMLI_RAMPRI_CPU0_RAM4_Pri2
 (0x2ULË

	)

273 
	#AMLI_RAMPRI_CPU0_RAM4_Pri4
 (0x4ULË

	)

274 
	#AMLI_RAMPRI_CPU0_RAM4_Pri6
 (0x6ULË

	)

275 
	#AMLI_RAMPRI_CPU0_RAM4_Pri8
 (0x8ULË

	)

276 
	#AMLI_RAMPRI_CPU0_RAM4_Pri10
 (0xAULË

	)

277 
	#AMLI_RAMPRI_CPU0_RAM4_Pri12
 (0xCULË

	)

278 
	#AMLI_RAMPRI_CPU0_RAM4_Pri14
 (0xEULË

	)

281 
	#AMLI_RAMPRI_CPU0_RAM3_Pos
 (12ULË

	)

282 
	#AMLI_RAMPRI_CPU0_RAM3_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM3_Pos
Ë

	)

283 
	#AMLI_RAMPRI_CPU0_RAM3_Pri0
 (0x0ULË

	)

284 
	#AMLI_RAMPRI_CPU0_RAM3_Pri2
 (0x2ULË

	)

285 
	#AMLI_RAMPRI_CPU0_RAM3_Pri4
 (0x4ULË

	)

286 
	#AMLI_RAMPRI_CPU0_RAM3_Pri6
 (0x6ULË

	)

287 
	#AMLI_RAMPRI_CPU0_RAM3_Pri8
 (0x8ULË

	)

288 
	#AMLI_RAMPRI_CPU0_RAM3_Pri10
 (0xAULË

	)

289 
	#AMLI_RAMPRI_CPU0_RAM3_Pri12
 (0xCULË

	)

290 
	#AMLI_RAMPRI_CPU0_RAM3_Pri14
 (0xEULË

	)

293 
	#AMLI_RAMPRI_CPU0_RAM2_Pos
 (8ULË

	)

294 
	#AMLI_RAMPRI_CPU0_RAM2_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM2_Pos
Ë

	)

295 
	#AMLI_RAMPRI_CPU0_RAM2_Pri0
 (0x0ULË

	)

296 
	#AMLI_RAMPRI_CPU0_RAM2_Pri2
 (0x2ULË

	)

297 
	#AMLI_RAMPRI_CPU0_RAM2_Pri4
 (0x4ULË

	)

298 
	#AMLI_RAMPRI_CPU0_RAM2_Pri6
 (0x6ULË

	)

299 
	#AMLI_RAMPRI_CPU0_RAM2_Pri8
 (0x8ULË

	)

300 
	#AMLI_RAMPRI_CPU0_RAM2_Pri10
 (0xAULË

	)

301 
	#AMLI_RAMPRI_CPU0_RAM2_Pri12
 (0xCULË

	)

302 
	#AMLI_RAMPRI_CPU0_RAM2_Pri14
 (0xEULË

	)

305 
	#AMLI_RAMPRI_CPU0_RAM1_Pos
 (4ULË

	)

306 
	#AMLI_RAMPRI_CPU0_RAM1_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM1_Pos
Ë

	)

307 
	#AMLI_RAMPRI_CPU0_RAM1_Pri0
 (0x0ULË

	)

308 
	#AMLI_RAMPRI_CPU0_RAM1_Pri2
 (0x2ULË

	)

309 
	#AMLI_RAMPRI_CPU0_RAM1_Pri4
 (0x4ULË

	)

310 
	#AMLI_RAMPRI_CPU0_RAM1_Pri6
 (0x6ULË

	)

311 
	#AMLI_RAMPRI_CPU0_RAM1_Pri8
 (0x8ULË

	)

312 
	#AMLI_RAMPRI_CPU0_RAM1_Pri10
 (0xAULË

	)

313 
	#AMLI_RAMPRI_CPU0_RAM1_Pri12
 (0xCULË

	)

314 
	#AMLI_RAMPRI_CPU0_RAM1_Pri14
 (0xEULË

	)

317 
	#AMLI_RAMPRI_CPU0_RAM0_Pos
 (0ULË

	)

318 
	#AMLI_RAMPRI_CPU0_RAM0_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM0_Pos
Ë

	)

319 
	#AMLI_RAMPRI_CPU0_RAM0_Pri0
 (0x0ULË

	)

320 
	#AMLI_RAMPRI_CPU0_RAM0_Pri2
 (0x2ULË

	)

321 
	#AMLI_RAMPRI_CPU0_RAM0_Pri4
 (0x4ULË

	)

322 
	#AMLI_RAMPRI_CPU0_RAM0_Pri6
 (0x6ULË

	)

323 
	#AMLI_RAMPRI_CPU0_RAM0_Pri8
 (0x8ULË

	)

324 
	#AMLI_RAMPRI_CPU0_RAM0_Pri10
 (0xAULË

	)

325 
	#AMLI_RAMPRI_CPU0_RAM0_Pri12
 (0xCULË

	)

326 
	#AMLI_RAMPRI_CPU0_RAM0_Pri14
 (0xEULË

	)

332 
	#AMLI_RAMPRI_SPIS1_RAM7_Pos
 (28ULË

	)

333 
	#AMLI_RAMPRI_SPIS1_RAM7_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM7_Pos
Ë

	)

334 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri0
 (0x0ULË

	)

335 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri2
 (0x2ULË

	)

336 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri4
 (0x4ULË

	)

337 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri6
 (0x6ULË

	)

338 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri8
 (0x8ULË

	)

339 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri10
 (0xAULË

	)

340 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri12
 (0xCULË

	)

341 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri14
 (0xEULË

	)

344 
	#AMLI_RAMPRI_SPIS1_RAM6_Pos
 (24ULË

	)

345 
	#AMLI_RAMPRI_SPIS1_RAM6_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM6_Pos
Ë

	)

346 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri0
 (0x0ULË

	)

347 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri2
 (0x2ULË

	)

348 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri4
 (0x4ULË

	)

349 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri6
 (0x6ULË

	)

350 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri8
 (0x8ULË

	)

351 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri10
 (0xAULË

	)

352 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri12
 (0xCULË

	)

353 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri14
 (0xEULË

	)

356 
	#AMLI_RAMPRI_SPIS1_RAM5_Pos
 (20ULË

	)

357 
	#AMLI_RAMPRI_SPIS1_RAM5_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM5_Pos
Ë

	)

358 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri0
 (0x0ULË

	)

359 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri2
 (0x2ULË

	)

360 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri4
 (0x4ULË

	)

361 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri6
 (0x6ULË

	)

362 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri8
 (0x8ULË

	)

363 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri10
 (0xAULË

	)

364 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri12
 (0xCULË

	)

365 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri14
 (0xEULË

	)

368 
	#AMLI_RAMPRI_SPIS1_RAM4_Pos
 (16ULË

	)

369 
	#AMLI_RAMPRI_SPIS1_RAM4_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM4_Pos
Ë

	)

370 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri0
 (0x0ULË

	)

371 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri2
 (0x2ULË

	)

372 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri4
 (0x4ULË

	)

373 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri6
 (0x6ULË

	)

374 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri8
 (0x8ULË

	)

375 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri10
 (0xAULË

	)

376 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri12
 (0xCULË

	)

377 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri14
 (0xEULË

	)

380 
	#AMLI_RAMPRI_SPIS1_RAM3_Pos
 (12ULË

	)

381 
	#AMLI_RAMPRI_SPIS1_RAM3_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM3_Pos
Ë

	)

382 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri0
 (0x0ULË

	)

383 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri2
 (0x2ULË

	)

384 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri4
 (0x4ULË

	)

385 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri6
 (0x6ULË

	)

386 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri8
 (0x8ULË

	)

387 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri10
 (0xAULË

	)

388 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri12
 (0xCULË

	)

389 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri14
 (0xEULË

	)

392 
	#AMLI_RAMPRI_SPIS1_RAM2_Pos
 (8ULË

	)

393 
	#AMLI_RAMPRI_SPIS1_RAM2_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM2_Pos
Ë

	)

394 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri0
 (0x0ULË

	)

395 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri2
 (0x2ULË

	)

396 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri4
 (0x4ULË

	)

397 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri6
 (0x6ULË

	)

398 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri8
 (0x8ULË

	)

399 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri10
 (0xAULË

	)

400 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri12
 (0xCULË

	)

401 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri14
 (0xEULË

	)

404 
	#AMLI_RAMPRI_SPIS1_RAM1_Pos
 (4ULË

	)

405 
	#AMLI_RAMPRI_SPIS1_RAM1_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM1_Pos
Ë

	)

406 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri0
 (0x0ULË

	)

407 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri2
 (0x2ULË

	)

408 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri4
 (0x4ULË

	)

409 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri6
 (0x6ULË

	)

410 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri8
 (0x8ULË

	)

411 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri10
 (0xAULË

	)

412 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri12
 (0xCULË

	)

413 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri14
 (0xEULË

	)

416 
	#AMLI_RAMPRI_SPIS1_RAM0_Pos
 (0ULË

	)

417 
	#AMLI_RAMPRI_SPIS1_RAM0_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM0_Pos
Ë

	)

418 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri0
 (0x0ULË

	)

419 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri2
 (0x2ULË

	)

420 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri4
 (0x4ULË

	)

421 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri6
 (0x6ULË

	)

422 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri8
 (0x8ULË

	)

423 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri10
 (0xAULË

	)

424 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri12
 (0xCULË

	)

425 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri14
 (0xEULË

	)

431 
	#AMLI_RAMPRI_RADIO_RAM7_Pos
 (28ULË

	)

432 
	#AMLI_RAMPRI_RADIO_RAM7_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM7_Pos
Ë

	)

433 
	#AMLI_RAMPRI_RADIO_RAM7_Pri0
 (0x0ULË

	)

434 
	#AMLI_RAMPRI_RADIO_RAM7_Pri2
 (0x2ULË

	)

435 
	#AMLI_RAMPRI_RADIO_RAM7_Pri4
 (0x4ULË

	)

436 
	#AMLI_RAMPRI_RADIO_RAM7_Pri6
 (0x6ULË

	)

437 
	#AMLI_RAMPRI_RADIO_RAM7_Pri8
 (0x8ULË

	)

438 
	#AMLI_RAMPRI_RADIO_RAM7_Pri10
 (0xAULË

	)

439 
	#AMLI_RAMPRI_RADIO_RAM7_Pri12
 (0xCULË

	)

440 
	#AMLI_RAMPRI_RADIO_RAM7_Pri14
 (0xEULË

	)

443 
	#AMLI_RAMPRI_RADIO_RAM6_Pos
 (24ULË

	)

444 
	#AMLI_RAMPRI_RADIO_RAM6_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM6_Pos
Ë

	)

445 
	#AMLI_RAMPRI_RADIO_RAM6_Pri0
 (0x0ULË

	)

446 
	#AMLI_RAMPRI_RADIO_RAM6_Pri2
 (0x2ULË

	)

447 
	#AMLI_RAMPRI_RADIO_RAM6_Pri4
 (0x4ULË

	)

448 
	#AMLI_RAMPRI_RADIO_RAM6_Pri6
 (0x6ULË

	)

449 
	#AMLI_RAMPRI_RADIO_RAM6_Pri8
 (0x8ULË

	)

450 
	#AMLI_RAMPRI_RADIO_RAM6_Pri10
 (0xAULË

	)

451 
	#AMLI_RAMPRI_RADIO_RAM6_Pri12
 (0xCULË

	)

452 
	#AMLI_RAMPRI_RADIO_RAM6_Pri14
 (0xEULË

	)

455 
	#AMLI_RAMPRI_RADIO_RAM5_Pos
 (20ULË

	)

456 
	#AMLI_RAMPRI_RADIO_RAM5_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM5_Pos
Ë

	)

457 
	#AMLI_RAMPRI_RADIO_RAM5_Pri0
 (0x0ULË

	)

458 
	#AMLI_RAMPRI_RADIO_RAM5_Pri2
 (0x2ULË

	)

459 
	#AMLI_RAMPRI_RADIO_RAM5_Pri4
 (0x4ULË

	)

460 
	#AMLI_RAMPRI_RADIO_RAM5_Pri6
 (0x6ULË

	)

461 
	#AMLI_RAMPRI_RADIO_RAM5_Pri8
 (0x8ULË

	)

462 
	#AMLI_RAMPRI_RADIO_RAM5_Pri10
 (0xAULË

	)

463 
	#AMLI_RAMPRI_RADIO_RAM5_Pri12
 (0xCULË

	)

464 
	#AMLI_RAMPRI_RADIO_RAM5_Pri14
 (0xEULË

	)

467 
	#AMLI_RAMPRI_RADIO_RAM4_Pos
 (16ULË

	)

468 
	#AMLI_RAMPRI_RADIO_RAM4_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM4_Pos
Ë

	)

469 
	#AMLI_RAMPRI_RADIO_RAM4_Pri0
 (0x0ULË

	)

470 
	#AMLI_RAMPRI_RADIO_RAM4_Pri2
 (0x2ULË

	)

471 
	#AMLI_RAMPRI_RADIO_RAM4_Pri4
 (0x4ULË

	)

472 
	#AMLI_RAMPRI_RADIO_RAM4_Pri6
 (0x6ULË

	)

473 
	#AMLI_RAMPRI_RADIO_RAM4_Pri8
 (0x8ULË

	)

474 
	#AMLI_RAMPRI_RADIO_RAM4_Pri10
 (0xAULË

	)

475 
	#AMLI_RAMPRI_RADIO_RAM4_Pri12
 (0xCULË

	)

476 
	#AMLI_RAMPRI_RADIO_RAM4_Pri14
 (0xEULË

	)

479 
	#AMLI_RAMPRI_RADIO_RAM3_Pos
 (12ULË

	)

480 
	#AMLI_RAMPRI_RADIO_RAM3_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM3_Pos
Ë

	)

481 
	#AMLI_RAMPRI_RADIO_RAM3_Pri0
 (0x0ULË

	)

482 
	#AMLI_RAMPRI_RADIO_RAM3_Pri2
 (0x2ULË

	)

483 
	#AMLI_RAMPRI_RADIO_RAM3_Pri4
 (0x4ULË

	)

484 
	#AMLI_RAMPRI_RADIO_RAM3_Pri6
 (0x6ULË

	)

485 
	#AMLI_RAMPRI_RADIO_RAM3_Pri8
 (0x8ULË

	)

486 
	#AMLI_RAMPRI_RADIO_RAM3_Pri10
 (0xAULË

	)

487 
	#AMLI_RAMPRI_RADIO_RAM3_Pri12
 (0xCULË

	)

488 
	#AMLI_RAMPRI_RADIO_RAM3_Pri14
 (0xEULË

	)

491 
	#AMLI_RAMPRI_RADIO_RAM2_Pos
 (8ULË

	)

492 
	#AMLI_RAMPRI_RADIO_RAM2_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM2_Pos
Ë

	)

493 
	#AMLI_RAMPRI_RADIO_RAM2_Pri0
 (0x0ULË

	)

494 
	#AMLI_RAMPRI_RADIO_RAM2_Pri2
 (0x2ULË

	)

495 
	#AMLI_RAMPRI_RADIO_RAM2_Pri4
 (0x4ULË

	)

496 
	#AMLI_RAMPRI_RADIO_RAM2_Pri6
 (0x6ULË

	)

497 
	#AMLI_RAMPRI_RADIO_RAM2_Pri8
 (0x8ULË

	)

498 
	#AMLI_RAMPRI_RADIO_RAM2_Pri10
 (0xAULË

	)

499 
	#AMLI_RAMPRI_RADIO_RAM2_Pri12
 (0xCULË

	)

500 
	#AMLI_RAMPRI_RADIO_RAM2_Pri14
 (0xEULË

	)

503 
	#AMLI_RAMPRI_RADIO_RAM1_Pos
 (4ULË

	)

504 
	#AMLI_RAMPRI_RADIO_RAM1_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM1_Pos
Ë

	)

505 
	#AMLI_RAMPRI_RADIO_RAM1_Pri0
 (0x0ULË

	)

506 
	#AMLI_RAMPRI_RADIO_RAM1_Pri2
 (0x2ULË

	)

507 
	#AMLI_RAMPRI_RADIO_RAM1_Pri4
 (0x4ULË

	)

508 
	#AMLI_RAMPRI_RADIO_RAM1_Pri6
 (0x6ULË

	)

509 
	#AMLI_RAMPRI_RADIO_RAM1_Pri8
 (0x8ULË

	)

510 
	#AMLI_RAMPRI_RADIO_RAM1_Pri10
 (0xAULË

	)

511 
	#AMLI_RAMPRI_RADIO_RAM1_Pri12
 (0xCULË

	)

512 
	#AMLI_RAMPRI_RADIO_RAM1_Pri14
 (0xEULË

	)

515 
	#AMLI_RAMPRI_RADIO_RAM0_Pos
 (0ULË

	)

516 
	#AMLI_RAMPRI_RADIO_RAM0_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM0_Pos
Ë

	)

517 
	#AMLI_RAMPRI_RADIO_RAM0_Pri0
 (0x0ULË

	)

518 
	#AMLI_RAMPRI_RADIO_RAM0_Pri2
 (0x2ULË

	)

519 
	#AMLI_RAMPRI_RADIO_RAM0_Pri4
 (0x4ULË

	)

520 
	#AMLI_RAMPRI_RADIO_RAM0_Pri6
 (0x6ULË

	)

521 
	#AMLI_RAMPRI_RADIO_RAM0_Pri8
 (0x8ULË

	)

522 
	#AMLI_RAMPRI_RADIO_RAM0_Pri10
 (0xAULË

	)

523 
	#AMLI_RAMPRI_RADIO_RAM0_Pri12
 (0xCULË

	)

524 
	#AMLI_RAMPRI_RADIO_RAM0_Pri14
 (0xEULË

	)

530 
	#AMLI_RAMPRI_ECB_RAM7_Pos
 (28ULË

	)

531 
	#AMLI_RAMPRI_ECB_RAM7_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM7_Pos
Ë

	)

532 
	#AMLI_RAMPRI_ECB_RAM7_Pri0
 (0x0ULË

	)

533 
	#AMLI_RAMPRI_ECB_RAM7_Pri2
 (0x2ULË

	)

534 
	#AMLI_RAMPRI_ECB_RAM7_Pri4
 (0x4ULË

	)

535 
	#AMLI_RAMPRI_ECB_RAM7_Pri6
 (0x6ULË

	)

536 
	#AMLI_RAMPRI_ECB_RAM7_Pri8
 (0x8ULË

	)

537 
	#AMLI_RAMPRI_ECB_RAM7_Pri10
 (0xAULË

	)

538 
	#AMLI_RAMPRI_ECB_RAM7_Pri12
 (0xCULË

	)

539 
	#AMLI_RAMPRI_ECB_RAM7_Pri14
 (0xEULË

	)

542 
	#AMLI_RAMPRI_ECB_RAM6_Pos
 (24ULË

	)

543 
	#AMLI_RAMPRI_ECB_RAM6_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM6_Pos
Ë

	)

544 
	#AMLI_RAMPRI_ECB_RAM6_Pri0
 (0x0ULË

	)

545 
	#AMLI_RAMPRI_ECB_RAM6_Pri2
 (0x2ULË

	)

546 
	#AMLI_RAMPRI_ECB_RAM6_Pri4
 (0x4ULË

	)

547 
	#AMLI_RAMPRI_ECB_RAM6_Pri6
 (0x6ULË

	)

548 
	#AMLI_RAMPRI_ECB_RAM6_Pri8
 (0x8ULË

	)

549 
	#AMLI_RAMPRI_ECB_RAM6_Pri10
 (0xAULË

	)

550 
	#AMLI_RAMPRI_ECB_RAM6_Pri12
 (0xCULË

	)

551 
	#AMLI_RAMPRI_ECB_RAM6_Pri14
 (0xEULË

	)

554 
	#AMLI_RAMPRI_ECB_RAM5_Pos
 (20ULË

	)

555 
	#AMLI_RAMPRI_ECB_RAM5_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM5_Pos
Ë

	)

556 
	#AMLI_RAMPRI_ECB_RAM5_Pri0
 (0x0ULË

	)

557 
	#AMLI_RAMPRI_ECB_RAM5_Pri2
 (0x2ULË

	)

558 
	#AMLI_RAMPRI_ECB_RAM5_Pri4
 (0x4ULË

	)

559 
	#AMLI_RAMPRI_ECB_RAM5_Pri6
 (0x6ULË

	)

560 
	#AMLI_RAMPRI_ECB_RAM5_Pri8
 (0x8ULË

	)

561 
	#AMLI_RAMPRI_ECB_RAM5_Pri10
 (0xAULË

	)

562 
	#AMLI_RAMPRI_ECB_RAM5_Pri12
 (0xCULË

	)

563 
	#AMLI_RAMPRI_ECB_RAM5_Pri14
 (0xEULË

	)

566 
	#AMLI_RAMPRI_ECB_RAM4_Pos
 (16ULË

	)

567 
	#AMLI_RAMPRI_ECB_RAM4_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM4_Pos
Ë

	)

568 
	#AMLI_RAMPRI_ECB_RAM4_Pri0
 (0x0ULË

	)

569 
	#AMLI_RAMPRI_ECB_RAM4_Pri2
 (0x2ULË

	)

570 
	#AMLI_RAMPRI_ECB_RAM4_Pri4
 (0x4ULË

	)

571 
	#AMLI_RAMPRI_ECB_RAM4_Pri6
 (0x6ULË

	)

572 
	#AMLI_RAMPRI_ECB_RAM4_Pri8
 (0x8ULË

	)

573 
	#AMLI_RAMPRI_ECB_RAM4_Pri10
 (0xAULË

	)

574 
	#AMLI_RAMPRI_ECB_RAM4_Pri12
 (0xCULË

	)

575 
	#AMLI_RAMPRI_ECB_RAM4_Pri14
 (0xEULË

	)

578 
	#AMLI_RAMPRI_ECB_RAM3_Pos
 (12ULË

	)

579 
	#AMLI_RAMPRI_ECB_RAM3_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM3_Pos
Ë

	)

580 
	#AMLI_RAMPRI_ECB_RAM3_Pri0
 (0x0ULË

	)

581 
	#AMLI_RAMPRI_ECB_RAM3_Pri2
 (0x2ULË

	)

582 
	#AMLI_RAMPRI_ECB_RAM3_Pri4
 (0x4ULË

	)

583 
	#AMLI_RAMPRI_ECB_RAM3_Pri6
 (0x6ULË

	)

584 
	#AMLI_RAMPRI_ECB_RAM3_Pri8
 (0x8ULË

	)

585 
	#AMLI_RAMPRI_ECB_RAM3_Pri10
 (0xAULË

	)

586 
	#AMLI_RAMPRI_ECB_RAM3_Pri12
 (0xCULË

	)

587 
	#AMLI_RAMPRI_ECB_RAM3_Pri14
 (0xEULË

	)

590 
	#AMLI_RAMPRI_ECB_RAM2_Pos
 (8ULË

	)

591 
	#AMLI_RAMPRI_ECB_RAM2_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM2_Pos
Ë

	)

592 
	#AMLI_RAMPRI_ECB_RAM2_Pri0
 (0x0ULË

	)

593 
	#AMLI_RAMPRI_ECB_RAM2_Pri2
 (0x2ULË

	)

594 
	#AMLI_RAMPRI_ECB_RAM2_Pri4
 (0x4ULË

	)

595 
	#AMLI_RAMPRI_ECB_RAM2_Pri6
 (0x6ULË

	)

596 
	#AMLI_RAMPRI_ECB_RAM2_Pri8
 (0x8ULË

	)

597 
	#AMLI_RAMPRI_ECB_RAM2_Pri10
 (0xAULË

	)

598 
	#AMLI_RAMPRI_ECB_RAM2_Pri12
 (0xCULË

	)

599 
	#AMLI_RAMPRI_ECB_RAM2_Pri14
 (0xEULË

	)

602 
	#AMLI_RAMPRI_ECB_RAM1_Pos
 (4ULË

	)

603 
	#AMLI_RAMPRI_ECB_RAM1_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM1_Pos
Ë

	)

604 
	#AMLI_RAMPRI_ECB_RAM1_Pri0
 (0x0ULË

	)

605 
	#AMLI_RAMPRI_ECB_RAM1_Pri2
 (0x2ULË

	)

606 
	#AMLI_RAMPRI_ECB_RAM1_Pri4
 (0x4ULË

	)

607 
	#AMLI_RAMPRI_ECB_RAM1_Pri6
 (0x6ULË

	)

608 
	#AMLI_RAMPRI_ECB_RAM1_Pri8
 (0x8ULË

	)

609 
	#AMLI_RAMPRI_ECB_RAM1_Pri10
 (0xAULË

	)

610 
	#AMLI_RAMPRI_ECB_RAM1_Pri12
 (0xCULË

	)

611 
	#AMLI_RAMPRI_ECB_RAM1_Pri14
 (0xEULË

	)

614 
	#AMLI_RAMPRI_ECB_RAM0_Pos
 (0ULË

	)

615 
	#AMLI_RAMPRI_ECB_RAM0_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM0_Pos
Ë

	)

616 
	#AMLI_RAMPRI_ECB_RAM0_Pri0
 (0x0ULË

	)

617 
	#AMLI_RAMPRI_ECB_RAM0_Pri2
 (0x2ULË

	)

618 
	#AMLI_RAMPRI_ECB_RAM0_Pri4
 (0x4ULË

	)

619 
	#AMLI_RAMPRI_ECB_RAM0_Pri6
 (0x6ULË

	)

620 
	#AMLI_RAMPRI_ECB_RAM0_Pri8
 (0x8ULË

	)

621 
	#AMLI_RAMPRI_ECB_RAM0_Pri10
 (0xAULË

	)

622 
	#AMLI_RAMPRI_ECB_RAM0_Pri12
 (0xCULË

	)

623 
	#AMLI_RAMPRI_ECB_RAM0_Pri14
 (0xEULË

	)

629 
	#AMLI_RAMPRI_CCM_RAM7_Pos
 (28ULË

	)

630 
	#AMLI_RAMPRI_CCM_RAM7_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM7_Pos
Ë

	)

631 
	#AMLI_RAMPRI_CCM_RAM7_Pri0
 (0x0ULË

	)

632 
	#AMLI_RAMPRI_CCM_RAM7_Pri2
 (0x2ULË

	)

633 
	#AMLI_RAMPRI_CCM_RAM7_Pri4
 (0x4ULË

	)

634 
	#AMLI_RAMPRI_CCM_RAM7_Pri6
 (0x6ULË

	)

635 
	#AMLI_RAMPRI_CCM_RAM7_Pri8
 (0x8ULË

	)

636 
	#AMLI_RAMPRI_CCM_RAM7_Pri10
 (0xAULË

	)

637 
	#AMLI_RAMPRI_CCM_RAM7_Pri12
 (0xCULË

	)

638 
	#AMLI_RAMPRI_CCM_RAM7_Pri14
 (0xEULË

	)

641 
	#AMLI_RAMPRI_CCM_RAM6_Pos
 (24ULË

	)

642 
	#AMLI_RAMPRI_CCM_RAM6_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM6_Pos
Ë

	)

643 
	#AMLI_RAMPRI_CCM_RAM6_Pri0
 (0x0ULË

	)

644 
	#AMLI_RAMPRI_CCM_RAM6_Pri2
 (0x2ULË

	)

645 
	#AMLI_RAMPRI_CCM_RAM6_Pri4
 (0x4ULË

	)

646 
	#AMLI_RAMPRI_CCM_RAM6_Pri6
 (0x6ULË

	)

647 
	#AMLI_RAMPRI_CCM_RAM6_Pri8
 (0x8ULË

	)

648 
	#AMLI_RAMPRI_CCM_RAM6_Pri10
 (0xAULË

	)

649 
	#AMLI_RAMPRI_CCM_RAM6_Pri12
 (0xCULË

	)

650 
	#AMLI_RAMPRI_CCM_RAM6_Pri14
 (0xEULË

	)

653 
	#AMLI_RAMPRI_CCM_RAM5_Pos
 (20ULË

	)

654 
	#AMLI_RAMPRI_CCM_RAM5_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM5_Pos
Ë

	)

655 
	#AMLI_RAMPRI_CCM_RAM5_Pri0
 (0x0ULË

	)

656 
	#AMLI_RAMPRI_CCM_RAM5_Pri2
 (0x2ULË

	)

657 
	#AMLI_RAMPRI_CCM_RAM5_Pri4
 (0x4ULË

	)

658 
	#AMLI_RAMPRI_CCM_RAM5_Pri6
 (0x6ULË

	)

659 
	#AMLI_RAMPRI_CCM_RAM5_Pri8
 (0x8ULË

	)

660 
	#AMLI_RAMPRI_CCM_RAM5_Pri10
 (0xAULË

	)

661 
	#AMLI_RAMPRI_CCM_RAM5_Pri12
 (0xCULË

	)

662 
	#AMLI_RAMPRI_CCM_RAM5_Pri14
 (0xEULË

	)

665 
	#AMLI_RAMPRI_CCM_RAM4_Pos
 (16ULË

	)

666 
	#AMLI_RAMPRI_CCM_RAM4_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM4_Pos
Ë

	)

667 
	#AMLI_RAMPRI_CCM_RAM4_Pri0
 (0x0ULË

	)

668 
	#AMLI_RAMPRI_CCM_RAM4_Pri2
 (0x2ULË

	)

669 
	#AMLI_RAMPRI_CCM_RAM4_Pri4
 (0x4ULË

	)

670 
	#AMLI_RAMPRI_CCM_RAM4_Pri6
 (0x6ULË

	)

671 
	#AMLI_RAMPRI_CCM_RAM4_Pri8
 (0x8ULË

	)

672 
	#AMLI_RAMPRI_CCM_RAM4_Pri10
 (0xAULË

	)

673 
	#AMLI_RAMPRI_CCM_RAM4_Pri12
 (0xCULË

	)

674 
	#AMLI_RAMPRI_CCM_RAM4_Pri14
 (0xEULË

	)

677 
	#AMLI_RAMPRI_CCM_RAM3_Pos
 (12ULË

	)

678 
	#AMLI_RAMPRI_CCM_RAM3_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM3_Pos
Ë

	)

679 
	#AMLI_RAMPRI_CCM_RAM3_Pri0
 (0x0ULË

	)

680 
	#AMLI_RAMPRI_CCM_RAM3_Pri2
 (0x2ULË

	)

681 
	#AMLI_RAMPRI_CCM_RAM3_Pri4
 (0x4ULË

	)

682 
	#AMLI_RAMPRI_CCM_RAM3_Pri6
 (0x6ULË

	)

683 
	#AMLI_RAMPRI_CCM_RAM3_Pri8
 (0x8ULË

	)

684 
	#AMLI_RAMPRI_CCM_RAM3_Pri10
 (0xAULË

	)

685 
	#AMLI_RAMPRI_CCM_RAM3_Pri12
 (0xCULË

	)

686 
	#AMLI_RAMPRI_CCM_RAM3_Pri14
 (0xEULË

	)

689 
	#AMLI_RAMPRI_CCM_RAM2_Pos
 (8ULË

	)

690 
	#AMLI_RAMPRI_CCM_RAM2_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM2_Pos
Ë

	)

691 
	#AMLI_RAMPRI_CCM_RAM2_Pri0
 (0x0ULË

	)

692 
	#AMLI_RAMPRI_CCM_RAM2_Pri2
 (0x2ULË

	)

693 
	#AMLI_RAMPRI_CCM_RAM2_Pri4
 (0x4ULË

	)

694 
	#AMLI_RAMPRI_CCM_RAM2_Pri6
 (0x6ULË

	)

695 
	#AMLI_RAMPRI_CCM_RAM2_Pri8
 (0x8ULË

	)

696 
	#AMLI_RAMPRI_CCM_RAM2_Pri10
 (0xAULË

	)

697 
	#AMLI_RAMPRI_CCM_RAM2_Pri12
 (0xCULË

	)

698 
	#AMLI_RAMPRI_CCM_RAM2_Pri14
 (0xEULË

	)

701 
	#AMLI_RAMPRI_CCM_RAM1_Pos
 (4ULË

	)

702 
	#AMLI_RAMPRI_CCM_RAM1_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM1_Pos
Ë

	)

703 
	#AMLI_RAMPRI_CCM_RAM1_Pri0
 (0x0ULË

	)

704 
	#AMLI_RAMPRI_CCM_RAM1_Pri2
 (0x2ULË

	)

705 
	#AMLI_RAMPRI_CCM_RAM1_Pri4
 (0x4ULË

	)

706 
	#AMLI_RAMPRI_CCM_RAM1_Pri6
 (0x6ULË

	)

707 
	#AMLI_RAMPRI_CCM_RAM1_Pri8
 (0x8ULË

	)

708 
	#AMLI_RAMPRI_CCM_RAM1_Pri10
 (0xAULË

	)

709 
	#AMLI_RAMPRI_CCM_RAM1_Pri12
 (0xCULË

	)

710 
	#AMLI_RAMPRI_CCM_RAM1_Pri14
 (0xEULË

	)

713 
	#AMLI_RAMPRI_CCM_RAM0_Pos
 (0ULË

	)

714 
	#AMLI_RAMPRI_CCM_RAM0_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM0_Pos
Ë

	)

715 
	#AMLI_RAMPRI_CCM_RAM0_Pri0
 (0x0ULË

	)

716 
	#AMLI_RAMPRI_CCM_RAM0_Pri2
 (0x2ULË

	)

717 
	#AMLI_RAMPRI_CCM_RAM0_Pri4
 (0x4ULË

	)

718 
	#AMLI_RAMPRI_CCM_RAM0_Pri6
 (0x6ULË

	)

719 
	#AMLI_RAMPRI_CCM_RAM0_Pri8
 (0x8ULË

	)

720 
	#AMLI_RAMPRI_CCM_RAM0_Pri10
 (0xAULË

	)

721 
	#AMLI_RAMPRI_CCM_RAM0_Pri12
 (0xCULË

	)

722 
	#AMLI_RAMPRI_CCM_RAM0_Pri14
 (0xEULË

	)

728 
	#AMLI_RAMPRI_AAR_RAM7_Pos
 (28ULË

	)

729 
	#AMLI_RAMPRI_AAR_RAM7_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM7_Pos
Ë

	)

730 
	#AMLI_RAMPRI_AAR_RAM7_Pri0
 (0x0ULË

	)

731 
	#AMLI_RAMPRI_AAR_RAM7_Pri2
 (0x2ULË

	)

732 
	#AMLI_RAMPRI_AAR_RAM7_Pri4
 (0x4ULË

	)

733 
	#AMLI_RAMPRI_AAR_RAM7_Pri6
 (0x6ULË

	)

734 
	#AMLI_RAMPRI_AAR_RAM7_Pri8
 (0x8ULË

	)

735 
	#AMLI_RAMPRI_AAR_RAM7_Pri10
 (0xAULË

	)

736 
	#AMLI_RAMPRI_AAR_RAM7_Pri12
 (0xCULË

	)

737 
	#AMLI_RAMPRI_AAR_RAM7_Pri14
 (0xEULË

	)

740 
	#AMLI_RAMPRI_AAR_RAM6_Pos
 (24ULË

	)

741 
	#AMLI_RAMPRI_AAR_RAM6_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM6_Pos
Ë

	)

742 
	#AMLI_RAMPRI_AAR_RAM6_Pri0
 (0x0ULË

	)

743 
	#AMLI_RAMPRI_AAR_RAM6_Pri2
 (0x2ULË

	)

744 
	#AMLI_RAMPRI_AAR_RAM6_Pri4
 (0x4ULË

	)

745 
	#AMLI_RAMPRI_AAR_RAM6_Pri6
 (0x6ULË

	)

746 
	#AMLI_RAMPRI_AAR_RAM6_Pri8
 (0x8ULË

	)

747 
	#AMLI_RAMPRI_AAR_RAM6_Pri10
 (0xAULË

	)

748 
	#AMLI_RAMPRI_AAR_RAM6_Pri12
 (0xCULË

	)

749 
	#AMLI_RAMPRI_AAR_RAM6_Pri14
 (0xEULË

	)

752 
	#AMLI_RAMPRI_AAR_RAM5_Pos
 (20ULË

	)

753 
	#AMLI_RAMPRI_AAR_RAM5_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM5_Pos
Ë

	)

754 
	#AMLI_RAMPRI_AAR_RAM5_Pri0
 (0x0ULË

	)

755 
	#AMLI_RAMPRI_AAR_RAM5_Pri2
 (0x2ULË

	)

756 
	#AMLI_RAMPRI_AAR_RAM5_Pri4
 (0x4ULË

	)

757 
	#AMLI_RAMPRI_AAR_RAM5_Pri6
 (0x6ULË

	)

758 
	#AMLI_RAMPRI_AAR_RAM5_Pri8
 (0x8ULË

	)

759 
	#AMLI_RAMPRI_AAR_RAM5_Pri10
 (0xAULË

	)

760 
	#AMLI_RAMPRI_AAR_RAM5_Pri12
 (0xCULË

	)

761 
	#AMLI_RAMPRI_AAR_RAM5_Pri14
 (0xEULË

	)

764 
	#AMLI_RAMPRI_AAR_RAM4_Pos
 (16ULË

	)

765 
	#AMLI_RAMPRI_AAR_RAM4_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM4_Pos
Ë

	)

766 
	#AMLI_RAMPRI_AAR_RAM4_Pri0
 (0x0ULË

	)

767 
	#AMLI_RAMPRI_AAR_RAM4_Pri2
 (0x2ULË

	)

768 
	#AMLI_RAMPRI_AAR_RAM4_Pri4
 (0x4ULË

	)

769 
	#AMLI_RAMPRI_AAR_RAM4_Pri6
 (0x6ULË

	)

770 
	#AMLI_RAMPRI_AAR_RAM4_Pri8
 (0x8ULË

	)

771 
	#AMLI_RAMPRI_AAR_RAM4_Pri10
 (0xAULË

	)

772 
	#AMLI_RAMPRI_AAR_RAM4_Pri12
 (0xCULË

	)

773 
	#AMLI_RAMPRI_AAR_RAM4_Pri14
 (0xEULË

	)

776 
	#AMLI_RAMPRI_AAR_RAM3_Pos
 (12ULË

	)

777 
	#AMLI_RAMPRI_AAR_RAM3_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM3_Pos
Ë

	)

778 
	#AMLI_RAMPRI_AAR_RAM3_Pri0
 (0x0ULË

	)

779 
	#AMLI_RAMPRI_AAR_RAM3_Pri2
 (0x2ULË

	)

780 
	#AMLI_RAMPRI_AAR_RAM3_Pri4
 (0x4ULË

	)

781 
	#AMLI_RAMPRI_AAR_RAM3_Pri6
 (0x6ULË

	)

782 
	#AMLI_RAMPRI_AAR_RAM3_Pri8
 (0x8ULË

	)

783 
	#AMLI_RAMPRI_AAR_RAM3_Pri10
 (0xAULË

	)

784 
	#AMLI_RAMPRI_AAR_RAM3_Pri12
 (0xCULË

	)

785 
	#AMLI_RAMPRI_AAR_RAM3_Pri14
 (0xEULË

	)

788 
	#AMLI_RAMPRI_AAR_RAM2_Pos
 (8ULË

	)

789 
	#AMLI_RAMPRI_AAR_RAM2_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM2_Pos
Ë

	)

790 
	#AMLI_RAMPRI_AAR_RAM2_Pri0
 (0x0ULË

	)

791 
	#AMLI_RAMPRI_AAR_RAM2_Pri2
 (0x2ULË

	)

792 
	#AMLI_RAMPRI_AAR_RAM2_Pri4
 (0x4ULË

	)

793 
	#AMLI_RAMPRI_AAR_RAM2_Pri6
 (0x6ULË

	)

794 
	#AMLI_RAMPRI_AAR_RAM2_Pri8
 (0x8ULË

	)

795 
	#AMLI_RAMPRI_AAR_RAM2_Pri10
 (0xAULË

	)

796 
	#AMLI_RAMPRI_AAR_RAM2_Pri12
 (0xCULË

	)

797 
	#AMLI_RAMPRI_AAR_RAM2_Pri14
 (0xEULË

	)

800 
	#AMLI_RAMPRI_AAR_RAM1_Pos
 (4ULË

	)

801 
	#AMLI_RAMPRI_AAR_RAM1_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM1_Pos
Ë

	)

802 
	#AMLI_RAMPRI_AAR_RAM1_Pri0
 (0x0ULË

	)

803 
	#AMLI_RAMPRI_AAR_RAM1_Pri2
 (0x2ULË

	)

804 
	#AMLI_RAMPRI_AAR_RAM1_Pri4
 (0x4ULË

	)

805 
	#AMLI_RAMPRI_AAR_RAM1_Pri6
 (0x6ULË

	)

806 
	#AMLI_RAMPRI_AAR_RAM1_Pri8
 (0x8ULË

	)

807 
	#AMLI_RAMPRI_AAR_RAM1_Pri10
 (0xAULË

	)

808 
	#AMLI_RAMPRI_AAR_RAM1_Pri12
 (0xCULË

	)

809 
	#AMLI_RAMPRI_AAR_RAM1_Pri14
 (0xEULË

	)

812 
	#AMLI_RAMPRI_AAR_RAM0_Pos
 (0ULË

	)

813 
	#AMLI_RAMPRI_AAR_RAM0_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM0_Pos
Ë

	)

814 
	#AMLI_RAMPRI_AAR_RAM0_Pri0
 (0x0ULË

	)

815 
	#AMLI_RAMPRI_AAR_RAM0_Pri2
 (0x2ULË

	)

816 
	#AMLI_RAMPRI_AAR_RAM0_Pri4
 (0x4ULË

	)

817 
	#AMLI_RAMPRI_AAR_RAM0_Pri6
 (0x6ULË

	)

818 
	#AMLI_RAMPRI_AAR_RAM0_Pri8
 (0x8ULË

	)

819 
	#AMLI_RAMPRI_AAR_RAM0_Pri10
 (0xAULË

	)

820 
	#AMLI_RAMPRI_AAR_RAM0_Pri12
 (0xCULË

	)

821 
	#AMLI_RAMPRI_AAR_RAM0_Pri14
 (0xEULË

	)

830 
	#CCM_SHORTS_ENDKSGEN_CRYPT_Pos
 (0ULË

	)

831 
	#CCM_SHORTS_ENDKSGEN_CRYPT_Msk
 (0x1UL << 
CCM_SHORTS_ENDKSGEN_CRYPT_Pos
Ë

	)

832 
	#CCM_SHORTS_ENDKSGEN_CRYPT_DißbÀd
 (0ULË

	)

833 
	#CCM_SHORTS_ENDKSGEN_CRYPT_E«bÀd
 (1ULË

	)

839 
	#CCM_INTENSET_ERROR_Pos
 (2ULË

	)

840 
	#CCM_INTENSET_ERROR_Msk
 (0x1UL << 
CCM_INTENSET_ERROR_Pos
Ë

	)

841 
	#CCM_INTENSET_ERROR_DißbÀd
 (0ULË

	)

842 
	#CCM_INTENSET_ERROR_E«bÀd
 (1ULË

	)

843 
	#CCM_INTENSET_ERROR_Së
 (1ULË

	)

846 
	#CCM_INTENSET_ENDCRYPT_Pos
 (1ULË

	)

847 
	#CCM_INTENSET_ENDCRYPT_Msk
 (0x1UL << 
CCM_INTENSET_ENDCRYPT_Pos
Ë

	)

848 
	#CCM_INTENSET_ENDCRYPT_DißbÀd
 (0ULË

	)

849 
	#CCM_INTENSET_ENDCRYPT_E«bÀd
 (1ULË

	)

850 
	#CCM_INTENSET_ENDCRYPT_Së
 (1ULË

	)

853 
	#CCM_INTENSET_ENDKSGEN_Pos
 (0ULË

	)

854 
	#CCM_INTENSET_ENDKSGEN_Msk
 (0x1UL << 
CCM_INTENSET_ENDKSGEN_Pos
Ë

	)

855 
	#CCM_INTENSET_ENDKSGEN_DißbÀd
 (0ULË

	)

856 
	#CCM_INTENSET_ENDKSGEN_E«bÀd
 (1ULË

	)

857 
	#CCM_INTENSET_ENDKSGEN_Së
 (1ULË

	)

863 
	#CCM_INTENCLR_ERROR_Pos
 (2ULË

	)

864 
	#CCM_INTENCLR_ERROR_Msk
 (0x1UL << 
CCM_INTENCLR_ERROR_Pos
Ë

	)

865 
	#CCM_INTENCLR_ERROR_DißbÀd
 (0ULË

	)

866 
	#CCM_INTENCLR_ERROR_E«bÀd
 (1ULË

	)

867 
	#CCM_INTENCLR_ERROR_CÀ¨
 (1ULË

	)

870 
	#CCM_INTENCLR_ENDCRYPT_Pos
 (1ULË

	)

871 
	#CCM_INTENCLR_ENDCRYPT_Msk
 (0x1UL << 
CCM_INTENCLR_ENDCRYPT_Pos
Ë

	)

872 
	#CCM_INTENCLR_ENDCRYPT_DißbÀd
 (0ULË

	)

873 
	#CCM_INTENCLR_ENDCRYPT_E«bÀd
 (1ULË

	)

874 
	#CCM_INTENCLR_ENDCRYPT_CÀ¨
 (1ULË

	)

877 
	#CCM_INTENCLR_ENDKSGEN_Pos
 (0ULË

	)

878 
	#CCM_INTENCLR_ENDKSGEN_Msk
 (0x1UL << 
CCM_INTENCLR_ENDKSGEN_Pos
Ë

	)

879 
	#CCM_INTENCLR_ENDKSGEN_DißbÀd
 (0ULË

	)

880 
	#CCM_INTENCLR_ENDKSGEN_E«bÀd
 (1ULË

	)

881 
	#CCM_INTENCLR_ENDKSGEN_CÀ¨
 (1ULË

	)

887 
	#CCM_MICSTATUS_MICSTATUS_Pos
 (0ULË

	)

888 
	#CCM_MICSTATUS_MICSTATUS_Msk
 (0x1UL << 
CCM_MICSTATUS_MICSTATUS_Pos
Ë

	)

889 
	#CCM_MICSTATUS_MICSTATUS_CheckFaûed
 (0ULË

	)

890 
	#CCM_MICSTATUS_MICSTATUS_CheckPas£d
 (1ULË

	)

896 
	#CCM_ENABLE_ENABLE_Pos
 (0ULË

	)

897 
	#CCM_ENABLE_ENABLE_Msk
 (0x3UL << 
CCM_ENABLE_ENABLE_Pos
Ë

	)

898 
	#CCM_ENABLE_ENABLE_DißbÀd
 (0x00ULË

	)

899 
	#CCM_ENABLE_ENABLE_E«bÀd
 (0x02ULË

	)

905 
	#CCM_MODE_MODE_Pos
 (0ULË

	)

906 
	#CCM_MODE_MODE_Msk
 (0x1UL << 
CCM_MODE_MODE_Pos
Ë

	)

907 
	#CCM_MODE_MODE_En¸y±i⁄
 (0ULË

	)

908 
	#CCM_MODE_MODE_De¸y±i⁄
 (1ULË

	)

914 
	#CCM_POWER_POWER_Pos
 (0ULË

	)

915 
	#CCM_POWER_POWER_Msk
 (0x1UL << 
CCM_POWER_POWER_Pos
Ë

	)

916 
	#CCM_POWER_POWER_DißbÀd
 (0ULË

	)

917 
	#CCM_POWER_POWER_E«bÀd
 (1ULË

	)

927 
	#CLOCK_INTENSET_CTTO_Pos
 (4ULË

	)

928 
	#CLOCK_INTENSET_CTTO_Msk
 (0x1UL << 
CLOCK_INTENSET_CTTO_Pos
Ë

	)

929 
	#CLOCK_INTENSET_CTTO_DißbÀd
 (0ULË

	)

930 
	#CLOCK_INTENSET_CTTO_E«bÀd
 (1ULË

	)

931 
	#CLOCK_INTENSET_CTTO_Së
 (1ULË

	)

934 
	#CLOCK_INTENSET_DONE_Pos
 (3ULË

	)

935 
	#CLOCK_INTENSET_DONE_Msk
 (0x1UL << 
CLOCK_INTENSET_DONE_Pos
Ë

	)

936 
	#CLOCK_INTENSET_DONE_DißbÀd
 (0ULË

	)

937 
	#CLOCK_INTENSET_DONE_E«bÀd
 (1ULË

	)

938 
	#CLOCK_INTENSET_DONE_Së
 (1ULË

	)

941 
	#CLOCK_INTENSET_LFCLKSTARTED_Pos
 (1ULË

	)

942 
	#CLOCK_INTENSET_LFCLKSTARTED_Msk
 (0x1UL << 
CLOCK_INTENSET_LFCLKSTARTED_Pos
Ë

	)

943 
	#CLOCK_INTENSET_LFCLKSTARTED_DißbÀd
 (0ULË

	)

944 
	#CLOCK_INTENSET_LFCLKSTARTED_E«bÀd
 (1ULË

	)

945 
	#CLOCK_INTENSET_LFCLKSTARTED_Së
 (1ULË

	)

948 
	#CLOCK_INTENSET_HFCLKSTARTED_Pos
 (0ULË

	)

949 
	#CLOCK_INTENSET_HFCLKSTARTED_Msk
 (0x1UL << 
CLOCK_INTENSET_HFCLKSTARTED_Pos
Ë

	)

950 
	#CLOCK_INTENSET_HFCLKSTARTED_DißbÀd
 (0ULË

	)

951 
	#CLOCK_INTENSET_HFCLKSTARTED_E«bÀd
 (1ULË

	)

952 
	#CLOCK_INTENSET_HFCLKSTARTED_Së
 (1ULË

	)

958 
	#CLOCK_INTENCLR_CTTO_Pos
 (4ULË

	)

959 
	#CLOCK_INTENCLR_CTTO_Msk
 (0x1UL << 
CLOCK_INTENCLR_CTTO_Pos
Ë

	)

960 
	#CLOCK_INTENCLR_CTTO_DißbÀd
 (0ULË

	)

961 
	#CLOCK_INTENCLR_CTTO_E«bÀd
 (1ULË

	)

962 
	#CLOCK_INTENCLR_CTTO_CÀ¨
 (1ULË

	)

965 
	#CLOCK_INTENCLR_DONE_Pos
 (3ULË

	)

966 
	#CLOCK_INTENCLR_DONE_Msk
 (0x1UL << 
CLOCK_INTENCLR_DONE_Pos
Ë

	)

967 
	#CLOCK_INTENCLR_DONE_DißbÀd
 (0ULË

	)

968 
	#CLOCK_INTENCLR_DONE_E«bÀd
 (1ULË

	)

969 
	#CLOCK_INTENCLR_DONE_CÀ¨
 (1ULË

	)

972 
	#CLOCK_INTENCLR_LFCLKSTARTED_Pos
 (1ULË

	)

973 
	#CLOCK_INTENCLR_LFCLKSTARTED_Msk
 (0x1UL << 
CLOCK_INTENCLR_LFCLKSTARTED_Pos
Ë

	)

974 
	#CLOCK_INTENCLR_LFCLKSTARTED_DißbÀd
 (0ULË

	)

975 
	#CLOCK_INTENCLR_LFCLKSTARTED_E«bÀd
 (1ULË

	)

976 
	#CLOCK_INTENCLR_LFCLKSTARTED_CÀ¨
 (1ULË

	)

979 
	#CLOCK_INTENCLR_HFCLKSTARTED_Pos
 (0ULË

	)

980 
	#CLOCK_INTENCLR_HFCLKSTARTED_Msk
 (0x1UL << 
CLOCK_INTENCLR_HFCLKSTARTED_Pos
Ë

	)

981 
	#CLOCK_INTENCLR_HFCLKSTARTED_DißbÀd
 (0ULË

	)

982 
	#CLOCK_INTENCLR_HFCLKSTARTED_E«bÀd
 (1ULË

	)

983 
	#CLOCK_INTENCLR_HFCLKSTARTED_CÀ¨
 (1ULË

	)

989 
	#CLOCK_HFCLKRUN_STATUS_Pos
 (0ULË

	)

990 
	#CLOCK_HFCLKRUN_STATUS_Msk
 (0x1UL << 
CLOCK_HFCLKRUN_STATUS_Pos
Ë

	)

991 
	#CLOCK_HFCLKRUN_STATUS_NŸTriggîed
 (0ULË

	)

992 
	#CLOCK_HFCLKRUN_STATUS_Triggîed
 (1ULË

	)

998 
	#CLOCK_HFCLKSTAT_STATE_Pos
 (16ULË

	)

999 
	#CLOCK_HFCLKSTAT_STATE_Msk
 (0x1UL << 
CLOCK_HFCLKSTAT_STATE_Pos
Ë

	)

1000 
	#CLOCK_HFCLKSTAT_STATE_NŸRu¬ög
 (0ULË

	)

1001 
	#CLOCK_HFCLKSTAT_STATE_Ru¬ög
 (1ULË

	)

1004 
	#CLOCK_HFCLKSTAT_SRC_Pos
 (0ULË

	)

1005 
	#CLOCK_HFCLKSTAT_SRC_Msk
 (0x1UL << 
CLOCK_HFCLKSTAT_SRC_Pos
Ë

	)

1006 
	#CLOCK_HFCLKSTAT_SRC_RC
 (0ULË

	)

1007 
	#CLOCK_HFCLKSTAT_SRC_Xèl
 (1ULË

	)

1013 
	#CLOCK_LFCLKRUN_STATUS_Pos
 (0ULË

	)

1014 
	#CLOCK_LFCLKRUN_STATUS_Msk
 (0x1UL << 
CLOCK_LFCLKRUN_STATUS_Pos
Ë

	)

1015 
	#CLOCK_LFCLKRUN_STATUS_NŸTriggîed
 (0ULË

	)

1016 
	#CLOCK_LFCLKRUN_STATUS_Triggîed
 (1ULË

	)

1022 
	#CLOCK_LFCLKSTAT_STATE_Pos
 (16ULË

	)

1023 
	#CLOCK_LFCLKSTAT_STATE_Msk
 (0x1UL << 
CLOCK_LFCLKSTAT_STATE_Pos
Ë

	)

1024 
	#CLOCK_LFCLKSTAT_STATE_NŸRu¬ög
 (0ULË

	)

1025 
	#CLOCK_LFCLKSTAT_STATE_Ru¬ög
 (1ULË

	)

1028 
	#CLOCK_LFCLKSTAT_SRC_Pos
 (0ULË

	)

1029 
	#CLOCK_LFCLKSTAT_SRC_Msk
 (0x3UL << 
CLOCK_LFCLKSTAT_SRC_Pos
Ë

	)

1030 
	#CLOCK_LFCLKSTAT_SRC_RC
 (0ULË

	)

1031 
	#CLOCK_LFCLKSTAT_SRC_Xèl
 (1ULË

	)

1032 
	#CLOCK_LFCLKSTAT_SRC_Sy¡h
 (2ULË

	)

1038 
	#CLOCK_LFCLKSRCCOPY_SRC_Pos
 (0ULË

	)

1039 
	#CLOCK_LFCLKSRCCOPY_SRC_Msk
 (0x3UL << 
CLOCK_LFCLKSRCCOPY_SRC_Pos
Ë

	)

1040 
	#CLOCK_LFCLKSRCCOPY_SRC_RC
 (0ULË

	)

1041 
	#CLOCK_LFCLKSRCCOPY_SRC_Xèl
 (1ULË

	)

1042 
	#CLOCK_LFCLKSRCCOPY_SRC_Sy¡h
 (2ULË

	)

1048 
	#CLOCK_LFCLKSRC_SRC_Pos
 (0ULË

	)

1049 
	#CLOCK_LFCLKSRC_SRC_Msk
 (0x3UL << 
CLOCK_LFCLKSRC_SRC_Pos
Ë

	)

1050 
	#CLOCK_LFCLKSRC_SRC_RC
 (0ULË

	)

1051 
	#CLOCK_LFCLKSRC_SRC_Xèl
 (1ULË

	)

1052 
	#CLOCK_LFCLKSRC_SRC_Sy¡h
 (2ULË

	)

1058 
	#CLOCK_CTIV_CTIV_Pos
 (0ULË

	)

1059 
	#CLOCK_CTIV_CTIV_Msk
 (0x7FUL << 
CLOCK_CTIV_CTIV_Pos
Ë

	)

1065 
	#CLOCK_XTALFREQ_XTALFREQ_Pos
 (0ULË

	)

1066 
	#CLOCK_XTALFREQ_XTALFREQ_Msk
 (0xFFUL << 
CLOCK_XTALFREQ_XTALFREQ_Pos
Ë

	)

1067 
	#CLOCK_XTALFREQ_XTALFREQ_16MHz
 (0xFFULË

	)

1068 
	#CLOCK_XTALFREQ_XTALFREQ_32MHz
 (0x00ULË

	)

1078 
	#ECB_INTENSET_ERRORECB_Pos
 (1ULË

	)

1079 
	#ECB_INTENSET_ERRORECB_Msk
 (0x1UL << 
ECB_INTENSET_ERRORECB_Pos
Ë

	)

1080 
	#ECB_INTENSET_ERRORECB_DißbÀd
 (0ULË

	)

1081 
	#ECB_INTENSET_ERRORECB_E«bÀd
 (1ULË

	)

1082 
	#ECB_INTENSET_ERRORECB_Së
 (1ULË

	)

1085 
	#ECB_INTENSET_ENDECB_Pos
 (0ULË

	)

1086 
	#ECB_INTENSET_ENDECB_Msk
 (0x1UL << 
ECB_INTENSET_ENDECB_Pos
Ë

	)

1087 
	#ECB_INTENSET_ENDECB_DißbÀd
 (0ULË

	)

1088 
	#ECB_INTENSET_ENDECB_E«bÀd
 (1ULË

	)

1089 
	#ECB_INTENSET_ENDECB_Së
 (1ULË

	)

1095 
	#ECB_INTENCLR_ERRORECB_Pos
 (1ULË

	)

1096 
	#ECB_INTENCLR_ERRORECB_Msk
 (0x1UL << 
ECB_INTENCLR_ERRORECB_Pos
Ë

	)

1097 
	#ECB_INTENCLR_ERRORECB_DißbÀd
 (0ULË

	)

1098 
	#ECB_INTENCLR_ERRORECB_E«bÀd
 (1ULË

	)

1099 
	#ECB_INTENCLR_ERRORECB_CÀ¨
 (1ULË

	)

1102 
	#ECB_INTENCLR_ENDECB_Pos
 (0ULË

	)

1103 
	#ECB_INTENCLR_ENDECB_Msk
 (0x1UL << 
ECB_INTENCLR_ENDECB_Pos
Ë

	)

1104 
	#ECB_INTENCLR_ENDECB_DißbÀd
 (0ULË

	)

1105 
	#ECB_INTENCLR_ENDECB_E«bÀd
 (1ULË

	)

1106 
	#ECB_INTENCLR_ENDECB_CÀ¨
 (1ULË

	)

1112 
	#ECB_POWER_POWER_Pos
 (0ULË

	)

1113 
	#ECB_POWER_POWER_Msk
 (0x1UL << 
ECB_POWER_POWER_Pos
Ë

	)

1114 
	#ECB_POWER_POWER_DißbÀd
 (0ULË

	)

1115 
	#ECB_POWER_POWER_E«bÀd
 (1ULË

	)

1125 
	#FICR_RBD_RBD_Pos
 (0ULË

	)

1126 
	#FICR_RBD_RBD_Msk
 (0xFFFFFFFFUL << 
FICR_RBD_RBD_Pos
Ë

	)

1127 
	#FICR_RBD_RBD_NoRoyÆty
 (0xFFFFFFFEULË

	)

1128 
	#FICR_RBD_RBD_RoyÆty
 (0xFFFFFFFFULË

	)

1134 
	#FICR_PPFC_PPFC_Pos
 (0ULË

	)

1135 
	#FICR_PPFC_PPFC_Msk
 (0xFFUL << 
FICR_PPFC_PPFC_Pos
Ë

	)

1136 
	#FICR_PPFC_PPFC_NŸPª£¡
 (0xFFULË

	)

1137 
	#FICR_PPFC_PPFC_Pª£¡
 (0x00ULË

	)

1143 
	#FICR_CONFIGID_FWID_Pos
 (16ULË

	)

1144 
	#FICR_CONFIGID_FWID_Msk
 (0xFFFFUL << 
FICR_CONFIGID_FWID_Pos
Ë

	)

1147 
	#FICR_CONFIGID_HWID_Pos
 (0ULË

	)

1148 
	#FICR_CONFIGID_HWID_Msk
 (0xFFFFUL << 
FICR_CONFIGID_HWID_Pos
Ë

	)

1154 
	#FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos
 (0ULË

	)

1155 
	#FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Msk
 (0x1UL << 
FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos
Ë

	)

1156 
	#FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Public
 (0ULË

	)

1157 
	#FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_R™dom
 (1ULË

	)

1163 
	#FICR_OVERRIDEEN_BLE_1MBIT_Pos
 (3ULË

	)

1164 
	#FICR_OVERRIDEEN_BLE_1MBIT_Msk
 (0x1UL << 
FICR_OVERRIDEEN_BLE_1MBIT_Pos
Ë

	)

1165 
	#FICR_OVERRIDEEN_BLE_1MBIT_Ovîride
 (0ULË

	)

1166 
	#FICR_OVERRIDEEN_BLE_1MBIT_NŸOvîride
 (1ULË

	)

1169 
	#FICR_OVERRIDEEN_NRF_1MBIT_Pos
 (0ULË

	)

1170 
	#FICR_OVERRIDEEN_NRF_1MBIT_Msk
 (0x1UL << 
FICR_OVERRIDEEN_NRF_1MBIT_Pos
Ë

	)

1171 
	#FICR_OVERRIDEEN_NRF_1MBIT_Ovîride
 (0ULË

	)

1172 
	#FICR_OVERRIDEEN_NRF_1MBIT_NŸOvîride
 (1ULË

	)

1182 
	#GPIO_OUT_PIN31_Pos
 (31ULË

	)

1183 
	#GPIO_OUT_PIN31_Msk
 (0x1UL << 
GPIO_OUT_PIN31_Pos
Ë

	)

1184 
	#GPIO_OUT_PIN31_Low
 (0ULË

	)

1185 
	#GPIO_OUT_PIN31_High
 (1ULË

	)

1188 
	#GPIO_OUT_PIN30_Pos
 (30ULË

	)

1189 
	#GPIO_OUT_PIN30_Msk
 (0x1UL << 
GPIO_OUT_PIN30_Pos
Ë

	)

1190 
	#GPIO_OUT_PIN30_Low
 (0ULË

	)

1191 
	#GPIO_OUT_PIN30_High
 (1ULË

	)

1194 
	#GPIO_OUT_PIN29_Pos
 (29ULË

	)

1195 
	#GPIO_OUT_PIN29_Msk
 (0x1UL << 
GPIO_OUT_PIN29_Pos
Ë

	)

1196 
	#GPIO_OUT_PIN29_Low
 (0ULË

	)

1197 
	#GPIO_OUT_PIN29_High
 (1ULË

	)

1200 
	#GPIO_OUT_PIN28_Pos
 (28ULË

	)

1201 
	#GPIO_OUT_PIN28_Msk
 (0x1UL << 
GPIO_OUT_PIN28_Pos
Ë

	)

1202 
	#GPIO_OUT_PIN28_Low
 (0ULË

	)

1203 
	#GPIO_OUT_PIN28_High
 (1ULË

	)

1206 
	#GPIO_OUT_PIN27_Pos
 (27ULË

	)

1207 
	#GPIO_OUT_PIN27_Msk
 (0x1UL << 
GPIO_OUT_PIN27_Pos
Ë

	)

1208 
	#GPIO_OUT_PIN27_Low
 (0ULË

	)

1209 
	#GPIO_OUT_PIN27_High
 (1ULË

	)

1212 
	#GPIO_OUT_PIN26_Pos
 (26ULË

	)

1213 
	#GPIO_OUT_PIN26_Msk
 (0x1UL << 
GPIO_OUT_PIN26_Pos
Ë

	)

1214 
	#GPIO_OUT_PIN26_Low
 (0ULË

	)

1215 
	#GPIO_OUT_PIN26_High
 (1ULË

	)

1218 
	#GPIO_OUT_PIN25_Pos
 (25ULË

	)

1219 
	#GPIO_OUT_PIN25_Msk
 (0x1UL << 
GPIO_OUT_PIN25_Pos
Ë

	)

1220 
	#GPIO_OUT_PIN25_Low
 (0ULË

	)

1221 
	#GPIO_OUT_PIN25_High
 (1ULË

	)

1224 
	#GPIO_OUT_PIN24_Pos
 (24ULË

	)

1225 
	#GPIO_OUT_PIN24_Msk
 (0x1UL << 
GPIO_OUT_PIN24_Pos
Ë

	)

1226 
	#GPIO_OUT_PIN24_Low
 (0ULË

	)

1227 
	#GPIO_OUT_PIN24_High
 (1ULË

	)

1230 
	#GPIO_OUT_PIN23_Pos
 (23ULË

	)

1231 
	#GPIO_OUT_PIN23_Msk
 (0x1UL << 
GPIO_OUT_PIN23_Pos
Ë

	)

1232 
	#GPIO_OUT_PIN23_Low
 (0ULË

	)

1233 
	#GPIO_OUT_PIN23_High
 (1ULË

	)

1236 
	#GPIO_OUT_PIN22_Pos
 (22ULË

	)

1237 
	#GPIO_OUT_PIN22_Msk
 (0x1UL << 
GPIO_OUT_PIN22_Pos
Ë

	)

1238 
	#GPIO_OUT_PIN22_Low
 (0ULË

	)

1239 
	#GPIO_OUT_PIN22_High
 (1ULË

	)

1242 
	#GPIO_OUT_PIN21_Pos
 (21ULË

	)

1243 
	#GPIO_OUT_PIN21_Msk
 (0x1UL << 
GPIO_OUT_PIN21_Pos
Ë

	)

1244 
	#GPIO_OUT_PIN21_Low
 (0ULË

	)

1245 
	#GPIO_OUT_PIN21_High
 (1ULË

	)

1248 
	#GPIO_OUT_PIN20_Pos
 (20ULË

	)

1249 
	#GPIO_OUT_PIN20_Msk
 (0x1UL << 
GPIO_OUT_PIN20_Pos
Ë

	)

1250 
	#GPIO_OUT_PIN20_Low
 (0ULË

	)

1251 
	#GPIO_OUT_PIN20_High
 (1ULË

	)

1254 
	#GPIO_OUT_PIN19_Pos
 (19ULË

	)

1255 
	#GPIO_OUT_PIN19_Msk
 (0x1UL << 
GPIO_OUT_PIN19_Pos
Ë

	)

1256 
	#GPIO_OUT_PIN19_Low
 (0ULË

	)

1257 
	#GPIO_OUT_PIN19_High
 (1ULË

	)

1260 
	#GPIO_OUT_PIN18_Pos
 (18ULË

	)

1261 
	#GPIO_OUT_PIN18_Msk
 (0x1UL << 
GPIO_OUT_PIN18_Pos
Ë

	)

1262 
	#GPIO_OUT_PIN18_Low
 (0ULË

	)

1263 
	#GPIO_OUT_PIN18_High
 (1ULË

	)

1266 
	#GPIO_OUT_PIN17_Pos
 (17ULË

	)

1267 
	#GPIO_OUT_PIN17_Msk
 (0x1UL << 
GPIO_OUT_PIN17_Pos
Ë

	)

1268 
	#GPIO_OUT_PIN17_Low
 (0ULË

	)

1269 
	#GPIO_OUT_PIN17_High
 (1ULË

	)

1272 
	#GPIO_OUT_PIN16_Pos
 (16ULË

	)

1273 
	#GPIO_OUT_PIN16_Msk
 (0x1UL << 
GPIO_OUT_PIN16_Pos
Ë

	)

1274 
	#GPIO_OUT_PIN16_Low
 (0ULË

	)

1275 
	#GPIO_OUT_PIN16_High
 (1ULË

	)

1278 
	#GPIO_OUT_PIN15_Pos
 (15ULË

	)

1279 
	#GPIO_OUT_PIN15_Msk
 (0x1UL << 
GPIO_OUT_PIN15_Pos
Ë

	)

1280 
	#GPIO_OUT_PIN15_Low
 (0ULË

	)

1281 
	#GPIO_OUT_PIN15_High
 (1ULË

	)

1284 
	#GPIO_OUT_PIN14_Pos
 (14ULË

	)

1285 
	#GPIO_OUT_PIN14_Msk
 (0x1UL << 
GPIO_OUT_PIN14_Pos
Ë

	)

1286 
	#GPIO_OUT_PIN14_Low
 (0ULË

	)

1287 
	#GPIO_OUT_PIN14_High
 (1ULË

	)

1290 
	#GPIO_OUT_PIN13_Pos
 (13ULË

	)

1291 
	#GPIO_OUT_PIN13_Msk
 (0x1UL << 
GPIO_OUT_PIN13_Pos
Ë

	)

1292 
	#GPIO_OUT_PIN13_Low
 (0ULË

	)

1293 
	#GPIO_OUT_PIN13_High
 (1ULË

	)

1296 
	#GPIO_OUT_PIN12_Pos
 (12ULË

	)

1297 
	#GPIO_OUT_PIN12_Msk
 (0x1UL << 
GPIO_OUT_PIN12_Pos
Ë

	)

1298 
	#GPIO_OUT_PIN12_Low
 (0ULË

	)

1299 
	#GPIO_OUT_PIN12_High
 (1ULË

	)

1302 
	#GPIO_OUT_PIN11_Pos
 (11ULË

	)

1303 
	#GPIO_OUT_PIN11_Msk
 (0x1UL << 
GPIO_OUT_PIN11_Pos
Ë

	)

1304 
	#GPIO_OUT_PIN11_Low
 (0ULË

	)

1305 
	#GPIO_OUT_PIN11_High
 (1ULË

	)

1308 
	#GPIO_OUT_PIN10_Pos
 (10ULË

	)

1309 
	#GPIO_OUT_PIN10_Msk
 (0x1UL << 
GPIO_OUT_PIN10_Pos
Ë

	)

1310 
	#GPIO_OUT_PIN10_Low
 (0ULË

	)

1311 
	#GPIO_OUT_PIN10_High
 (1ULË

	)

1314 
	#GPIO_OUT_PIN9_Pos
 (9ULË

	)

1315 
	#GPIO_OUT_PIN9_Msk
 (0x1UL << 
GPIO_OUT_PIN9_Pos
Ë

	)

1316 
	#GPIO_OUT_PIN9_Low
 (0ULË

	)

1317 
	#GPIO_OUT_PIN9_High
 (1ULË

	)

1320 
	#GPIO_OUT_PIN8_Pos
 (8ULË

	)

1321 
	#GPIO_OUT_PIN8_Msk
 (0x1UL << 
GPIO_OUT_PIN8_Pos
Ë

	)

1322 
	#GPIO_OUT_PIN8_Low
 (0ULË

	)

1323 
	#GPIO_OUT_PIN8_High
 (1ULË

	)

1326 
	#GPIO_OUT_PIN7_Pos
 (7ULË

	)

1327 
	#GPIO_OUT_PIN7_Msk
 (0x1UL << 
GPIO_OUT_PIN7_Pos
Ë

	)

1328 
	#GPIO_OUT_PIN7_Low
 (0ULË

	)

1329 
	#GPIO_OUT_PIN7_High
 (1ULË

	)

1332 
	#GPIO_OUT_PIN6_Pos
 (6ULË

	)

1333 
	#GPIO_OUT_PIN6_Msk
 (0x1UL << 
GPIO_OUT_PIN6_Pos
Ë

	)

1334 
	#GPIO_OUT_PIN6_Low
 (0ULË

	)

1335 
	#GPIO_OUT_PIN6_High
 (1ULË

	)

1338 
	#GPIO_OUT_PIN5_Pos
 (5ULË

	)

1339 
	#GPIO_OUT_PIN5_Msk
 (0x1UL << 
GPIO_OUT_PIN5_Pos
Ë

	)

1340 
	#GPIO_OUT_PIN5_Low
 (0ULË

	)

1341 
	#GPIO_OUT_PIN5_High
 (1ULË

	)

1344 
	#GPIO_OUT_PIN4_Pos
 (4ULË

	)

1345 
	#GPIO_OUT_PIN4_Msk
 (0x1UL << 
GPIO_OUT_PIN4_Pos
Ë

	)

1346 
	#GPIO_OUT_PIN4_Low
 (0ULË

	)

1347 
	#GPIO_OUT_PIN4_High
 (1ULË

	)

1350 
	#GPIO_OUT_PIN3_Pos
 (3ULË

	)

1351 
	#GPIO_OUT_PIN3_Msk
 (0x1UL << 
GPIO_OUT_PIN3_Pos
Ë

	)

1352 
	#GPIO_OUT_PIN3_Low
 (0ULË

	)

1353 
	#GPIO_OUT_PIN3_High
 (1ULË

	)

1356 
	#GPIO_OUT_PIN2_Pos
 (2ULË

	)

1357 
	#GPIO_OUT_PIN2_Msk
 (0x1UL << 
GPIO_OUT_PIN2_Pos
Ë

	)

1358 
	#GPIO_OUT_PIN2_Low
 (0ULË

	)

1359 
	#GPIO_OUT_PIN2_High
 (1ULË

	)

1362 
	#GPIO_OUT_PIN1_Pos
 (1ULË

	)

1363 
	#GPIO_OUT_PIN1_Msk
 (0x1UL << 
GPIO_OUT_PIN1_Pos
Ë

	)

1364 
	#GPIO_OUT_PIN1_Low
 (0ULË

	)

1365 
	#GPIO_OUT_PIN1_High
 (1ULË

	)

1368 
	#GPIO_OUT_PIN0_Pos
 (0ULË

	)

1369 
	#GPIO_OUT_PIN0_Msk
 (0x1UL << 
GPIO_OUT_PIN0_Pos
Ë

	)

1370 
	#GPIO_OUT_PIN0_Low
 (0ULË

	)

1371 
	#GPIO_OUT_PIN0_High
 (1ULË

	)

1377 
	#GPIO_OUTSET_PIN31_Pos
 (31ULË

	)

1378 
	#GPIO_OUTSET_PIN31_Msk
 (0x1UL << 
GPIO_OUTSET_PIN31_Pos
Ë

	)

1379 
	#GPIO_OUTSET_PIN31_Low
 (0ULË

	)

1380 
	#GPIO_OUTSET_PIN31_High
 (1ULË

	)

1381 
	#GPIO_OUTSET_PIN31_Së
 (1ULË

	)

1384 
	#GPIO_OUTSET_PIN30_Pos
 (30ULË

	)

1385 
	#GPIO_OUTSET_PIN30_Msk
 (0x1UL << 
GPIO_OUTSET_PIN30_Pos
Ë

	)

1386 
	#GPIO_OUTSET_PIN30_Low
 (0ULË

	)

1387 
	#GPIO_OUTSET_PIN30_High
 (1ULË

	)

1388 
	#GPIO_OUTSET_PIN30_Së
 (1ULË

	)

1391 
	#GPIO_OUTSET_PIN29_Pos
 (29ULË

	)

1392 
	#GPIO_OUTSET_PIN29_Msk
 (0x1UL << 
GPIO_OUTSET_PIN29_Pos
Ë

	)

1393 
	#GPIO_OUTSET_PIN29_Low
 (0ULË

	)

1394 
	#GPIO_OUTSET_PIN29_High
 (1ULË

	)

1395 
	#GPIO_OUTSET_PIN29_Së
 (1ULË

	)

1398 
	#GPIO_OUTSET_PIN28_Pos
 (28ULË

	)

1399 
	#GPIO_OUTSET_PIN28_Msk
 (0x1UL << 
GPIO_OUTSET_PIN28_Pos
Ë

	)

1400 
	#GPIO_OUTSET_PIN28_Low
 (0ULË

	)

1401 
	#GPIO_OUTSET_PIN28_High
 (1ULË

	)

1402 
	#GPIO_OUTSET_PIN28_Së
 (1ULË

	)

1405 
	#GPIO_OUTSET_PIN27_Pos
 (27ULË

	)

1406 
	#GPIO_OUTSET_PIN27_Msk
 (0x1UL << 
GPIO_OUTSET_PIN27_Pos
Ë

	)

1407 
	#GPIO_OUTSET_PIN27_Low
 (0ULË

	)

1408 
	#GPIO_OUTSET_PIN27_High
 (1ULË

	)

1409 
	#GPIO_OUTSET_PIN27_Së
 (1ULË

	)

1412 
	#GPIO_OUTSET_PIN26_Pos
 (26ULË

	)

1413 
	#GPIO_OUTSET_PIN26_Msk
 (0x1UL << 
GPIO_OUTSET_PIN26_Pos
Ë

	)

1414 
	#GPIO_OUTSET_PIN26_Low
 (0ULË

	)

1415 
	#GPIO_OUTSET_PIN26_High
 (1ULË

	)

1416 
	#GPIO_OUTSET_PIN26_Së
 (1ULË

	)

1419 
	#GPIO_OUTSET_PIN25_Pos
 (25ULË

	)

1420 
	#GPIO_OUTSET_PIN25_Msk
 (0x1UL << 
GPIO_OUTSET_PIN25_Pos
Ë

	)

1421 
	#GPIO_OUTSET_PIN25_Low
 (0ULË

	)

1422 
	#GPIO_OUTSET_PIN25_High
 (1ULË

	)

1423 
	#GPIO_OUTSET_PIN25_Së
 (1ULË

	)

1426 
	#GPIO_OUTSET_PIN24_Pos
 (24ULË

	)

1427 
	#GPIO_OUTSET_PIN24_Msk
 (0x1UL << 
GPIO_OUTSET_PIN24_Pos
Ë

	)

1428 
	#GPIO_OUTSET_PIN24_Low
 (0ULË

	)

1429 
	#GPIO_OUTSET_PIN24_High
 (1ULË

	)

1430 
	#GPIO_OUTSET_PIN24_Së
 (1ULË

	)

1433 
	#GPIO_OUTSET_PIN23_Pos
 (23ULË

	)

1434 
	#GPIO_OUTSET_PIN23_Msk
 (0x1UL << 
GPIO_OUTSET_PIN23_Pos
Ë

	)

1435 
	#GPIO_OUTSET_PIN23_Low
 (0ULË

	)

1436 
	#GPIO_OUTSET_PIN23_High
 (1ULË

	)

1437 
	#GPIO_OUTSET_PIN23_Së
 (1ULË

	)

1440 
	#GPIO_OUTSET_PIN22_Pos
 (22ULË

	)

1441 
	#GPIO_OUTSET_PIN22_Msk
 (0x1UL << 
GPIO_OUTSET_PIN22_Pos
Ë

	)

1442 
	#GPIO_OUTSET_PIN22_Low
 (0ULË

	)

1443 
	#GPIO_OUTSET_PIN22_High
 (1ULË

	)

1444 
	#GPIO_OUTSET_PIN22_Së
 (1ULË

	)

1447 
	#GPIO_OUTSET_PIN21_Pos
 (21ULË

	)

1448 
	#GPIO_OUTSET_PIN21_Msk
 (0x1UL << 
GPIO_OUTSET_PIN21_Pos
Ë

	)

1449 
	#GPIO_OUTSET_PIN21_Low
 (0ULË

	)

1450 
	#GPIO_OUTSET_PIN21_High
 (1ULË

	)

1451 
	#GPIO_OUTSET_PIN21_Së
 (1ULË

	)

1454 
	#GPIO_OUTSET_PIN20_Pos
 (20ULË

	)

1455 
	#GPIO_OUTSET_PIN20_Msk
 (0x1UL << 
GPIO_OUTSET_PIN20_Pos
Ë

	)

1456 
	#GPIO_OUTSET_PIN20_Low
 (0ULË

	)

1457 
	#GPIO_OUTSET_PIN20_High
 (1ULË

	)

1458 
	#GPIO_OUTSET_PIN20_Së
 (1ULË

	)

1461 
	#GPIO_OUTSET_PIN19_Pos
 (19ULË

	)

1462 
	#GPIO_OUTSET_PIN19_Msk
 (0x1UL << 
GPIO_OUTSET_PIN19_Pos
Ë

	)

1463 
	#GPIO_OUTSET_PIN19_Low
 (0ULË

	)

1464 
	#GPIO_OUTSET_PIN19_High
 (1ULË

	)

1465 
	#GPIO_OUTSET_PIN19_Së
 (1ULË

	)

1468 
	#GPIO_OUTSET_PIN18_Pos
 (18ULË

	)

1469 
	#GPIO_OUTSET_PIN18_Msk
 (0x1UL << 
GPIO_OUTSET_PIN18_Pos
Ë

	)

1470 
	#GPIO_OUTSET_PIN18_Low
 (0ULË

	)

1471 
	#GPIO_OUTSET_PIN18_High
 (1ULË

	)

1472 
	#GPIO_OUTSET_PIN18_Së
 (1ULË

	)

1475 
	#GPIO_OUTSET_PIN17_Pos
 (17ULË

	)

1476 
	#GPIO_OUTSET_PIN17_Msk
 (0x1UL << 
GPIO_OUTSET_PIN17_Pos
Ë

	)

1477 
	#GPIO_OUTSET_PIN17_Low
 (0ULË

	)

1478 
	#GPIO_OUTSET_PIN17_High
 (1ULË

	)

1479 
	#GPIO_OUTSET_PIN17_Së
 (1ULË

	)

1482 
	#GPIO_OUTSET_PIN16_Pos
 (16ULË

	)

1483 
	#GPIO_OUTSET_PIN16_Msk
 (0x1UL << 
GPIO_OUTSET_PIN16_Pos
Ë

	)

1484 
	#GPIO_OUTSET_PIN16_Low
 (0ULË

	)

1485 
	#GPIO_OUTSET_PIN16_High
 (1ULË

	)

1486 
	#GPIO_OUTSET_PIN16_Së
 (1ULË

	)

1489 
	#GPIO_OUTSET_PIN15_Pos
 (15ULË

	)

1490 
	#GPIO_OUTSET_PIN15_Msk
 (0x1UL << 
GPIO_OUTSET_PIN15_Pos
Ë

	)

1491 
	#GPIO_OUTSET_PIN15_Low
 (0ULË

	)

1492 
	#GPIO_OUTSET_PIN15_High
 (1ULË

	)

1493 
	#GPIO_OUTSET_PIN15_Së
 (1ULË

	)

1496 
	#GPIO_OUTSET_PIN14_Pos
 (14ULË

	)

1497 
	#GPIO_OUTSET_PIN14_Msk
 (0x1UL << 
GPIO_OUTSET_PIN14_Pos
Ë

	)

1498 
	#GPIO_OUTSET_PIN14_Low
 (0ULË

	)

1499 
	#GPIO_OUTSET_PIN14_High
 (1ULË

	)

1500 
	#GPIO_OUTSET_PIN14_Së
 (1ULË

	)

1503 
	#GPIO_OUTSET_PIN13_Pos
 (13ULË

	)

1504 
	#GPIO_OUTSET_PIN13_Msk
 (0x1UL << 
GPIO_OUTSET_PIN13_Pos
Ë

	)

1505 
	#GPIO_OUTSET_PIN13_Low
 (0ULË

	)

1506 
	#GPIO_OUTSET_PIN13_High
 (1ULË

	)

1507 
	#GPIO_OUTSET_PIN13_Së
 (1ULË

	)

1510 
	#GPIO_OUTSET_PIN12_Pos
 (12ULË

	)

1511 
	#GPIO_OUTSET_PIN12_Msk
 (0x1UL << 
GPIO_OUTSET_PIN12_Pos
Ë

	)

1512 
	#GPIO_OUTSET_PIN12_Low
 (0ULË

	)

1513 
	#GPIO_OUTSET_PIN12_High
 (1ULË

	)

1514 
	#GPIO_OUTSET_PIN12_Së
 (1ULË

	)

1517 
	#GPIO_OUTSET_PIN11_Pos
 (11ULË

	)

1518 
	#GPIO_OUTSET_PIN11_Msk
 (0x1UL << 
GPIO_OUTSET_PIN11_Pos
Ë

	)

1519 
	#GPIO_OUTSET_PIN11_Low
 (0ULË

	)

1520 
	#GPIO_OUTSET_PIN11_High
 (1ULË

	)

1521 
	#GPIO_OUTSET_PIN11_Së
 (1ULË

	)

1524 
	#GPIO_OUTSET_PIN10_Pos
 (10ULË

	)

1525 
	#GPIO_OUTSET_PIN10_Msk
 (0x1UL << 
GPIO_OUTSET_PIN10_Pos
Ë

	)

1526 
	#GPIO_OUTSET_PIN10_Low
 (0ULË

	)

1527 
	#GPIO_OUTSET_PIN10_High
 (1ULË

	)

1528 
	#GPIO_OUTSET_PIN10_Së
 (1ULË

	)

1531 
	#GPIO_OUTSET_PIN9_Pos
 (9ULË

	)

1532 
	#GPIO_OUTSET_PIN9_Msk
 (0x1UL << 
GPIO_OUTSET_PIN9_Pos
Ë

	)

1533 
	#GPIO_OUTSET_PIN9_Low
 (0ULË

	)

1534 
	#GPIO_OUTSET_PIN9_High
 (1ULË

	)

1535 
	#GPIO_OUTSET_PIN9_Së
 (1ULË

	)

1538 
	#GPIO_OUTSET_PIN8_Pos
 (8ULË

	)

1539 
	#GPIO_OUTSET_PIN8_Msk
 (0x1UL << 
GPIO_OUTSET_PIN8_Pos
Ë

	)

1540 
	#GPIO_OUTSET_PIN8_Low
 (0ULË

	)

1541 
	#GPIO_OUTSET_PIN8_High
 (1ULË

	)

1542 
	#GPIO_OUTSET_PIN8_Së
 (1ULË

	)

1545 
	#GPIO_OUTSET_PIN7_Pos
 (7ULË

	)

1546 
	#GPIO_OUTSET_PIN7_Msk
 (0x1UL << 
GPIO_OUTSET_PIN7_Pos
Ë

	)

1547 
	#GPIO_OUTSET_PIN7_Low
 (0ULË

	)

1548 
	#GPIO_OUTSET_PIN7_High
 (1ULË

	)

1549 
	#GPIO_OUTSET_PIN7_Së
 (1ULË

	)

1552 
	#GPIO_OUTSET_PIN6_Pos
 (6ULË

	)

1553 
	#GPIO_OUTSET_PIN6_Msk
 (0x1UL << 
GPIO_OUTSET_PIN6_Pos
Ë

	)

1554 
	#GPIO_OUTSET_PIN6_Low
 (0ULË

	)

1555 
	#GPIO_OUTSET_PIN6_High
 (1ULË

	)

1556 
	#GPIO_OUTSET_PIN6_Së
 (1ULË

	)

1559 
	#GPIO_OUTSET_PIN5_Pos
 (5ULË

	)

1560 
	#GPIO_OUTSET_PIN5_Msk
 (0x1UL << 
GPIO_OUTSET_PIN5_Pos
Ë

	)

1561 
	#GPIO_OUTSET_PIN5_Low
 (0ULË

	)

1562 
	#GPIO_OUTSET_PIN5_High
 (1ULË

	)

1563 
	#GPIO_OUTSET_PIN5_Së
 (1ULË

	)

1566 
	#GPIO_OUTSET_PIN4_Pos
 (4ULË

	)

1567 
	#GPIO_OUTSET_PIN4_Msk
 (0x1UL << 
GPIO_OUTSET_PIN4_Pos
Ë

	)

1568 
	#GPIO_OUTSET_PIN4_Low
 (0ULË

	)

1569 
	#GPIO_OUTSET_PIN4_High
 (1ULË

	)

1570 
	#GPIO_OUTSET_PIN4_Së
 (1ULË

	)

1573 
	#GPIO_OUTSET_PIN3_Pos
 (3ULË

	)

1574 
	#GPIO_OUTSET_PIN3_Msk
 (0x1UL << 
GPIO_OUTSET_PIN3_Pos
Ë

	)

1575 
	#GPIO_OUTSET_PIN3_Low
 (0ULË

	)

1576 
	#GPIO_OUTSET_PIN3_High
 (1ULË

	)

1577 
	#GPIO_OUTSET_PIN3_Së
 (1ULË

	)

1580 
	#GPIO_OUTSET_PIN2_Pos
 (2ULË

	)

1581 
	#GPIO_OUTSET_PIN2_Msk
 (0x1UL << 
GPIO_OUTSET_PIN2_Pos
Ë

	)

1582 
	#GPIO_OUTSET_PIN2_Low
 (0ULË

	)

1583 
	#GPIO_OUTSET_PIN2_High
 (1ULË

	)

1584 
	#GPIO_OUTSET_PIN2_Së
 (1ULË

	)

1587 
	#GPIO_OUTSET_PIN1_Pos
 (1ULË

	)

1588 
	#GPIO_OUTSET_PIN1_Msk
 (0x1UL << 
GPIO_OUTSET_PIN1_Pos
Ë

	)

1589 
	#GPIO_OUTSET_PIN1_Low
 (0ULË

	)

1590 
	#GPIO_OUTSET_PIN1_High
 (1ULË

	)

1591 
	#GPIO_OUTSET_PIN1_Së
 (1ULË

	)

1594 
	#GPIO_OUTSET_PIN0_Pos
 (0ULË

	)

1595 
	#GPIO_OUTSET_PIN0_Msk
 (0x1UL << 
GPIO_OUTSET_PIN0_Pos
Ë

	)

1596 
	#GPIO_OUTSET_PIN0_Low
 (0ULË

	)

1597 
	#GPIO_OUTSET_PIN0_High
 (1ULË

	)

1598 
	#GPIO_OUTSET_PIN0_Së
 (1ULË

	)

1604 
	#GPIO_OUTCLR_PIN31_Pos
 (31ULË

	)

1605 
	#GPIO_OUTCLR_PIN31_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN31_Pos
Ë

	)

1606 
	#GPIO_OUTCLR_PIN31_Low
 (0ULË

	)

1607 
	#GPIO_OUTCLR_PIN31_High
 (1ULË

	)

1608 
	#GPIO_OUTCLR_PIN31_CÀ¨
 (1ULË

	)

1611 
	#GPIO_OUTCLR_PIN30_Pos
 (30ULË

	)

1612 
	#GPIO_OUTCLR_PIN30_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN30_Pos
Ë

	)

1613 
	#GPIO_OUTCLR_PIN30_Low
 (0ULË

	)

1614 
	#GPIO_OUTCLR_PIN30_High
 (1ULË

	)

1615 
	#GPIO_OUTCLR_PIN30_CÀ¨
 (1ULË

	)

1618 
	#GPIO_OUTCLR_PIN29_Pos
 (29ULË

	)

1619 
	#GPIO_OUTCLR_PIN29_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN29_Pos
Ë

	)

1620 
	#GPIO_OUTCLR_PIN29_Low
 (0ULË

	)

1621 
	#GPIO_OUTCLR_PIN29_High
 (1ULË

	)

1622 
	#GPIO_OUTCLR_PIN29_CÀ¨
 (1ULË

	)

1625 
	#GPIO_OUTCLR_PIN28_Pos
 (28ULË

	)

1626 
	#GPIO_OUTCLR_PIN28_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN28_Pos
Ë

	)

1627 
	#GPIO_OUTCLR_PIN28_Low
 (0ULË

	)

1628 
	#GPIO_OUTCLR_PIN28_High
 (1ULË

	)

1629 
	#GPIO_OUTCLR_PIN28_CÀ¨
 (1ULË

	)

1632 
	#GPIO_OUTCLR_PIN27_Pos
 (27ULË

	)

1633 
	#GPIO_OUTCLR_PIN27_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN27_Pos
Ë

	)

1634 
	#GPIO_OUTCLR_PIN27_Low
 (0ULË

	)

1635 
	#GPIO_OUTCLR_PIN27_High
 (1ULË

	)

1636 
	#GPIO_OUTCLR_PIN27_CÀ¨
 (1ULË

	)

1639 
	#GPIO_OUTCLR_PIN26_Pos
 (26ULË

	)

1640 
	#GPIO_OUTCLR_PIN26_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN26_Pos
Ë

	)

1641 
	#GPIO_OUTCLR_PIN26_Low
 (0ULË

	)

1642 
	#GPIO_OUTCLR_PIN26_High
 (1ULË

	)

1643 
	#GPIO_OUTCLR_PIN26_CÀ¨
 (1ULË

	)

1646 
	#GPIO_OUTCLR_PIN25_Pos
 (25ULË

	)

1647 
	#GPIO_OUTCLR_PIN25_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN25_Pos
Ë

	)

1648 
	#GPIO_OUTCLR_PIN25_Low
 (0ULË

	)

1649 
	#GPIO_OUTCLR_PIN25_High
 (1ULË

	)

1650 
	#GPIO_OUTCLR_PIN25_CÀ¨
 (1ULË

	)

1653 
	#GPIO_OUTCLR_PIN24_Pos
 (24ULË

	)

1654 
	#GPIO_OUTCLR_PIN24_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN24_Pos
Ë

	)

1655 
	#GPIO_OUTCLR_PIN24_Low
 (0ULË

	)

1656 
	#GPIO_OUTCLR_PIN24_High
 (1ULË

	)

1657 
	#GPIO_OUTCLR_PIN24_CÀ¨
 (1ULË

	)

1660 
	#GPIO_OUTCLR_PIN23_Pos
 (23ULË

	)

1661 
	#GPIO_OUTCLR_PIN23_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN23_Pos
Ë

	)

1662 
	#GPIO_OUTCLR_PIN23_Low
 (0ULË

	)

1663 
	#GPIO_OUTCLR_PIN23_High
 (1ULË

	)

1664 
	#GPIO_OUTCLR_PIN23_CÀ¨
 (1ULË

	)

1667 
	#GPIO_OUTCLR_PIN22_Pos
 (22ULË

	)

1668 
	#GPIO_OUTCLR_PIN22_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN22_Pos
Ë

	)

1669 
	#GPIO_OUTCLR_PIN22_Low
 (0ULË

	)

1670 
	#GPIO_OUTCLR_PIN22_High
 (1ULË

	)

1671 
	#GPIO_OUTCLR_PIN22_CÀ¨
 (1ULË

	)

1674 
	#GPIO_OUTCLR_PIN21_Pos
 (21ULË

	)

1675 
	#GPIO_OUTCLR_PIN21_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN21_Pos
Ë

	)

1676 
	#GPIO_OUTCLR_PIN21_Low
 (0ULË

	)

1677 
	#GPIO_OUTCLR_PIN21_High
 (1ULË

	)

1678 
	#GPIO_OUTCLR_PIN21_CÀ¨
 (1ULË

	)

1681 
	#GPIO_OUTCLR_PIN20_Pos
 (20ULË

	)

1682 
	#GPIO_OUTCLR_PIN20_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN20_Pos
Ë

	)

1683 
	#GPIO_OUTCLR_PIN20_Low
 (0ULË

	)

1684 
	#GPIO_OUTCLR_PIN20_High
 (1ULË

	)

1685 
	#GPIO_OUTCLR_PIN20_CÀ¨
 (1ULË

	)

1688 
	#GPIO_OUTCLR_PIN19_Pos
 (19ULË

	)

1689 
	#GPIO_OUTCLR_PIN19_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN19_Pos
Ë

	)

1690 
	#GPIO_OUTCLR_PIN19_Low
 (0ULË

	)

1691 
	#GPIO_OUTCLR_PIN19_High
 (1ULË

	)

1692 
	#GPIO_OUTCLR_PIN19_CÀ¨
 (1ULË

	)

1695 
	#GPIO_OUTCLR_PIN18_Pos
 (18ULË

	)

1696 
	#GPIO_OUTCLR_PIN18_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN18_Pos
Ë

	)

1697 
	#GPIO_OUTCLR_PIN18_Low
 (0ULË

	)

1698 
	#GPIO_OUTCLR_PIN18_High
 (1ULË

	)

1699 
	#GPIO_OUTCLR_PIN18_CÀ¨
 (1ULË

	)

1702 
	#GPIO_OUTCLR_PIN17_Pos
 (17ULË

	)

1703 
	#GPIO_OUTCLR_PIN17_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN17_Pos
Ë

	)

1704 
	#GPIO_OUTCLR_PIN17_Low
 (0ULË

	)

1705 
	#GPIO_OUTCLR_PIN17_High
 (1ULË

	)

1706 
	#GPIO_OUTCLR_PIN17_CÀ¨
 (1ULË

	)

1709 
	#GPIO_OUTCLR_PIN16_Pos
 (16ULË

	)

1710 
	#GPIO_OUTCLR_PIN16_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN16_Pos
Ë

	)

1711 
	#GPIO_OUTCLR_PIN16_Low
 (0ULË

	)

1712 
	#GPIO_OUTCLR_PIN16_High
 (1ULË

	)

1713 
	#GPIO_OUTCLR_PIN16_CÀ¨
 (1ULË

	)

1716 
	#GPIO_OUTCLR_PIN15_Pos
 (15ULË

	)

1717 
	#GPIO_OUTCLR_PIN15_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN15_Pos
Ë

	)

1718 
	#GPIO_OUTCLR_PIN15_Low
 (0ULË

	)

1719 
	#GPIO_OUTCLR_PIN15_High
 (1ULË

	)

1720 
	#GPIO_OUTCLR_PIN15_CÀ¨
 (1ULË

	)

1723 
	#GPIO_OUTCLR_PIN14_Pos
 (14ULË

	)

1724 
	#GPIO_OUTCLR_PIN14_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN14_Pos
Ë

	)

1725 
	#GPIO_OUTCLR_PIN14_Low
 (0ULË

	)

1726 
	#GPIO_OUTCLR_PIN14_High
 (1ULË

	)

1727 
	#GPIO_OUTCLR_PIN14_CÀ¨
 (1ULË

	)

1730 
	#GPIO_OUTCLR_PIN13_Pos
 (13ULË

	)

1731 
	#GPIO_OUTCLR_PIN13_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN13_Pos
Ë

	)

1732 
	#GPIO_OUTCLR_PIN13_Low
 (0ULË

	)

1733 
	#GPIO_OUTCLR_PIN13_High
 (1ULË

	)

1734 
	#GPIO_OUTCLR_PIN13_CÀ¨
 (1ULË

	)

1737 
	#GPIO_OUTCLR_PIN12_Pos
 (12ULË

	)

1738 
	#GPIO_OUTCLR_PIN12_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN12_Pos
Ë

	)

1739 
	#GPIO_OUTCLR_PIN12_Low
 (0ULË

	)

1740 
	#GPIO_OUTCLR_PIN12_High
 (1ULË

	)

1741 
	#GPIO_OUTCLR_PIN12_CÀ¨
 (1ULË

	)

1744 
	#GPIO_OUTCLR_PIN11_Pos
 (11ULË

	)

1745 
	#GPIO_OUTCLR_PIN11_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN11_Pos
Ë

	)

1746 
	#GPIO_OUTCLR_PIN11_Low
 (0ULË

	)

1747 
	#GPIO_OUTCLR_PIN11_High
 (1ULË

	)

1748 
	#GPIO_OUTCLR_PIN11_CÀ¨
 (1ULË

	)

1751 
	#GPIO_OUTCLR_PIN10_Pos
 (10ULË

	)

1752 
	#GPIO_OUTCLR_PIN10_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN10_Pos
Ë

	)

1753 
	#GPIO_OUTCLR_PIN10_Low
 (0ULË

	)

1754 
	#GPIO_OUTCLR_PIN10_High
 (1ULË

	)

1755 
	#GPIO_OUTCLR_PIN10_CÀ¨
 (1ULË

	)

1758 
	#GPIO_OUTCLR_PIN9_Pos
 (9ULË

	)

1759 
	#GPIO_OUTCLR_PIN9_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN9_Pos
Ë

	)

1760 
	#GPIO_OUTCLR_PIN9_Low
 (0ULË

	)

1761 
	#GPIO_OUTCLR_PIN9_High
 (1ULË

	)

1762 
	#GPIO_OUTCLR_PIN9_CÀ¨
 (1ULË

	)

1765 
	#GPIO_OUTCLR_PIN8_Pos
 (8ULË

	)

1766 
	#GPIO_OUTCLR_PIN8_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN8_Pos
Ë

	)

1767 
	#GPIO_OUTCLR_PIN8_Low
 (0ULË

	)

1768 
	#GPIO_OUTCLR_PIN8_High
 (1ULË

	)

1769 
	#GPIO_OUTCLR_PIN8_CÀ¨
 (1ULË

	)

1772 
	#GPIO_OUTCLR_PIN7_Pos
 (7ULË

	)

1773 
	#GPIO_OUTCLR_PIN7_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN7_Pos
Ë

	)

1774 
	#GPIO_OUTCLR_PIN7_Low
 (0ULË

	)

1775 
	#GPIO_OUTCLR_PIN7_High
 (1ULË

	)

1776 
	#GPIO_OUTCLR_PIN7_CÀ¨
 (1ULË

	)

1779 
	#GPIO_OUTCLR_PIN6_Pos
 (6ULË

	)

1780 
	#GPIO_OUTCLR_PIN6_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN6_Pos
Ë

	)

1781 
	#GPIO_OUTCLR_PIN6_Low
 (0ULË

	)

1782 
	#GPIO_OUTCLR_PIN6_High
 (1ULË

	)

1783 
	#GPIO_OUTCLR_PIN6_CÀ¨
 (1ULË

	)

1786 
	#GPIO_OUTCLR_PIN5_Pos
 (5ULË

	)

1787 
	#GPIO_OUTCLR_PIN5_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN5_Pos
Ë

	)

1788 
	#GPIO_OUTCLR_PIN5_Low
 (0ULË

	)

1789 
	#GPIO_OUTCLR_PIN5_High
 (1ULË

	)

1790 
	#GPIO_OUTCLR_PIN5_CÀ¨
 (1ULË

	)

1793 
	#GPIO_OUTCLR_PIN4_Pos
 (4ULË

	)

1794 
	#GPIO_OUTCLR_PIN4_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN4_Pos
Ë

	)

1795 
	#GPIO_OUTCLR_PIN4_Low
 (0ULË

	)

1796 
	#GPIO_OUTCLR_PIN4_High
 (1ULË

	)

1797 
	#GPIO_OUTCLR_PIN4_CÀ¨
 (1ULË

	)

1800 
	#GPIO_OUTCLR_PIN3_Pos
 (3ULË

	)

1801 
	#GPIO_OUTCLR_PIN3_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN3_Pos
Ë

	)

1802 
	#GPIO_OUTCLR_PIN3_Low
 (0ULË

	)

1803 
	#GPIO_OUTCLR_PIN3_High
 (1ULË

	)

1804 
	#GPIO_OUTCLR_PIN3_CÀ¨
 (1ULË

	)

1807 
	#GPIO_OUTCLR_PIN2_Pos
 (2ULË

	)

1808 
	#GPIO_OUTCLR_PIN2_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN2_Pos
Ë

	)

1809 
	#GPIO_OUTCLR_PIN2_Low
 (0ULË

	)

1810 
	#GPIO_OUTCLR_PIN2_High
 (1ULË

	)

1811 
	#GPIO_OUTCLR_PIN2_CÀ¨
 (1ULË

	)

1814 
	#GPIO_OUTCLR_PIN1_Pos
 (1ULË

	)

1815 
	#GPIO_OUTCLR_PIN1_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN1_Pos
Ë

	)

1816 
	#GPIO_OUTCLR_PIN1_Low
 (0ULË

	)

1817 
	#GPIO_OUTCLR_PIN1_High
 (1ULË

	)

1818 
	#GPIO_OUTCLR_PIN1_CÀ¨
 (1ULË

	)

1821 
	#GPIO_OUTCLR_PIN0_Pos
 (0ULË

	)

1822 
	#GPIO_OUTCLR_PIN0_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN0_Pos
Ë

	)

1823 
	#GPIO_OUTCLR_PIN0_Low
 (0ULË

	)

1824 
	#GPIO_OUTCLR_PIN0_High
 (1ULË

	)

1825 
	#GPIO_OUTCLR_PIN0_CÀ¨
 (1ULË

	)

1831 
	#GPIO_IN_PIN31_Pos
 (31ULË

	)

1832 
	#GPIO_IN_PIN31_Msk
 (0x1UL << 
GPIO_IN_PIN31_Pos
Ë

	)

1833 
	#GPIO_IN_PIN31_Low
 (0ULË

	)

1834 
	#GPIO_IN_PIN31_High
 (1ULË

	)

1837 
	#GPIO_IN_PIN30_Pos
 (30ULË

	)

1838 
	#GPIO_IN_PIN30_Msk
 (0x1UL << 
GPIO_IN_PIN30_Pos
Ë

	)

1839 
	#GPIO_IN_PIN30_Low
 (0ULË

	)

1840 
	#GPIO_IN_PIN30_High
 (1ULË

	)

1843 
	#GPIO_IN_PIN29_Pos
 (29ULË

	)

1844 
	#GPIO_IN_PIN29_Msk
 (0x1UL << 
GPIO_IN_PIN29_Pos
Ë

	)

1845 
	#GPIO_IN_PIN29_Low
 (0ULË

	)

1846 
	#GPIO_IN_PIN29_High
 (1ULË

	)

1849 
	#GPIO_IN_PIN28_Pos
 (28ULË

	)

1850 
	#GPIO_IN_PIN28_Msk
 (0x1UL << 
GPIO_IN_PIN28_Pos
Ë

	)

1851 
	#GPIO_IN_PIN28_Low
 (0ULË

	)

1852 
	#GPIO_IN_PIN28_High
 (1ULË

	)

1855 
	#GPIO_IN_PIN27_Pos
 (27ULË

	)

1856 
	#GPIO_IN_PIN27_Msk
 (0x1UL << 
GPIO_IN_PIN27_Pos
Ë

	)

1857 
	#GPIO_IN_PIN27_Low
 (0ULË

	)

1858 
	#GPIO_IN_PIN27_High
 (1ULË

	)

1861 
	#GPIO_IN_PIN26_Pos
 (26ULË

	)

1862 
	#GPIO_IN_PIN26_Msk
 (0x1UL << 
GPIO_IN_PIN26_Pos
Ë

	)

1863 
	#GPIO_IN_PIN26_Low
 (0ULË

	)

1864 
	#GPIO_IN_PIN26_High
 (1ULË

	)

1867 
	#GPIO_IN_PIN25_Pos
 (25ULË

	)

1868 
	#GPIO_IN_PIN25_Msk
 (0x1UL << 
GPIO_IN_PIN25_Pos
Ë

	)

1869 
	#GPIO_IN_PIN25_Low
 (0ULË

	)

1870 
	#GPIO_IN_PIN25_High
 (1ULË

	)

1873 
	#GPIO_IN_PIN24_Pos
 (24ULË

	)

1874 
	#GPIO_IN_PIN24_Msk
 (0x1UL << 
GPIO_IN_PIN24_Pos
Ë

	)

1875 
	#GPIO_IN_PIN24_Low
 (0ULË

	)

1876 
	#GPIO_IN_PIN24_High
 (1ULË

	)

1879 
	#GPIO_IN_PIN23_Pos
 (23ULË

	)

1880 
	#GPIO_IN_PIN23_Msk
 (0x1UL << 
GPIO_IN_PIN23_Pos
Ë

	)

1881 
	#GPIO_IN_PIN23_Low
 (0ULË

	)

1882 
	#GPIO_IN_PIN23_High
 (1ULË

	)

1885 
	#GPIO_IN_PIN22_Pos
 (22ULË

	)

1886 
	#GPIO_IN_PIN22_Msk
 (0x1UL << 
GPIO_IN_PIN22_Pos
Ë

	)

1887 
	#GPIO_IN_PIN22_Low
 (0ULË

	)

1888 
	#GPIO_IN_PIN22_High
 (1ULË

	)

1891 
	#GPIO_IN_PIN21_Pos
 (21ULË

	)

1892 
	#GPIO_IN_PIN21_Msk
 (0x1UL << 
GPIO_IN_PIN21_Pos
Ë

	)

1893 
	#GPIO_IN_PIN21_Low
 (0ULË

	)

1894 
	#GPIO_IN_PIN21_High
 (1ULË

	)

1897 
	#GPIO_IN_PIN20_Pos
 (20ULË

	)

1898 
	#GPIO_IN_PIN20_Msk
 (0x1UL << 
GPIO_IN_PIN20_Pos
Ë

	)

1899 
	#GPIO_IN_PIN20_Low
 (0ULË

	)

1900 
	#GPIO_IN_PIN20_High
 (1ULË

	)

1903 
	#GPIO_IN_PIN19_Pos
 (19ULË

	)

1904 
	#GPIO_IN_PIN19_Msk
 (0x1UL << 
GPIO_IN_PIN19_Pos
Ë

	)

1905 
	#GPIO_IN_PIN19_Low
 (0ULË

	)

1906 
	#GPIO_IN_PIN19_High
 (1ULË

	)

1909 
	#GPIO_IN_PIN18_Pos
 (18ULË

	)

1910 
	#GPIO_IN_PIN18_Msk
 (0x1UL << 
GPIO_IN_PIN18_Pos
Ë

	)

1911 
	#GPIO_IN_PIN18_Low
 (0ULË

	)

1912 
	#GPIO_IN_PIN18_High
 (1ULË

	)

1915 
	#GPIO_IN_PIN17_Pos
 (17ULË

	)

1916 
	#GPIO_IN_PIN17_Msk
 (0x1UL << 
GPIO_IN_PIN17_Pos
Ë

	)

1917 
	#GPIO_IN_PIN17_Low
 (0ULË

	)

1918 
	#GPIO_IN_PIN17_High
 (1ULË

	)

1921 
	#GPIO_IN_PIN16_Pos
 (16ULË

	)

1922 
	#GPIO_IN_PIN16_Msk
 (0x1UL << 
GPIO_IN_PIN16_Pos
Ë

	)

1923 
	#GPIO_IN_PIN16_Low
 (0ULË

	)

1924 
	#GPIO_IN_PIN16_High
 (1ULË

	)

1927 
	#GPIO_IN_PIN15_Pos
 (15ULË

	)

1928 
	#GPIO_IN_PIN15_Msk
 (0x1UL << 
GPIO_IN_PIN15_Pos
Ë

	)

1929 
	#GPIO_IN_PIN15_Low
 (0ULË

	)

1930 
	#GPIO_IN_PIN15_High
 (1ULË

	)

1933 
	#GPIO_IN_PIN14_Pos
 (14ULË

	)

1934 
	#GPIO_IN_PIN14_Msk
 (0x1UL << 
GPIO_IN_PIN14_Pos
Ë

	)

1935 
	#GPIO_IN_PIN14_Low
 (0ULË

	)

1936 
	#GPIO_IN_PIN14_High
 (1ULË

	)

1939 
	#GPIO_IN_PIN13_Pos
 (13ULË

	)

1940 
	#GPIO_IN_PIN13_Msk
 (0x1UL << 
GPIO_IN_PIN13_Pos
Ë

	)

1941 
	#GPIO_IN_PIN13_Low
 (0ULË

	)

1942 
	#GPIO_IN_PIN13_High
 (1ULË

	)

1945 
	#GPIO_IN_PIN12_Pos
 (12ULË

	)

1946 
	#GPIO_IN_PIN12_Msk
 (0x1UL << 
GPIO_IN_PIN12_Pos
Ë

	)

1947 
	#GPIO_IN_PIN12_Low
 (0ULË

	)

1948 
	#GPIO_IN_PIN12_High
 (1ULË

	)

1951 
	#GPIO_IN_PIN11_Pos
 (11ULË

	)

1952 
	#GPIO_IN_PIN11_Msk
 (0x1UL << 
GPIO_IN_PIN11_Pos
Ë

	)

1953 
	#GPIO_IN_PIN11_Low
 (0ULË

	)

1954 
	#GPIO_IN_PIN11_High
 (1ULË

	)

1957 
	#GPIO_IN_PIN10_Pos
 (10ULË

	)

1958 
	#GPIO_IN_PIN10_Msk
 (0x1UL << 
GPIO_IN_PIN10_Pos
Ë

	)

1959 
	#GPIO_IN_PIN10_Low
 (0ULË

	)

1960 
	#GPIO_IN_PIN10_High
 (1ULË

	)

1963 
	#GPIO_IN_PIN9_Pos
 (9ULË

	)

1964 
	#GPIO_IN_PIN9_Msk
 (0x1UL << 
GPIO_IN_PIN9_Pos
Ë

	)

1965 
	#GPIO_IN_PIN9_Low
 (0ULË

	)

1966 
	#GPIO_IN_PIN9_High
 (1ULË

	)

1969 
	#GPIO_IN_PIN8_Pos
 (8ULË

	)

1970 
	#GPIO_IN_PIN8_Msk
 (0x1UL << 
GPIO_IN_PIN8_Pos
Ë

	)

1971 
	#GPIO_IN_PIN8_Low
 (0ULË

	)

1972 
	#GPIO_IN_PIN8_High
 (1ULË

	)

1975 
	#GPIO_IN_PIN7_Pos
 (7ULË

	)

1976 
	#GPIO_IN_PIN7_Msk
 (0x1UL << 
GPIO_IN_PIN7_Pos
Ë

	)

1977 
	#GPIO_IN_PIN7_Low
 (0ULË

	)

1978 
	#GPIO_IN_PIN7_High
 (1ULË

	)

1981 
	#GPIO_IN_PIN6_Pos
 (6ULË

	)

1982 
	#GPIO_IN_PIN6_Msk
 (0x1UL << 
GPIO_IN_PIN6_Pos
Ë

	)

1983 
	#GPIO_IN_PIN6_Low
 (0ULË

	)

1984 
	#GPIO_IN_PIN6_High
 (1ULË

	)

1987 
	#GPIO_IN_PIN5_Pos
 (5ULË

	)

1988 
	#GPIO_IN_PIN5_Msk
 (0x1UL << 
GPIO_IN_PIN5_Pos
Ë

	)

1989 
	#GPIO_IN_PIN5_Low
 (0ULË

	)

1990 
	#GPIO_IN_PIN5_High
 (1ULË

	)

1993 
	#GPIO_IN_PIN4_Pos
 (4ULË

	)

1994 
	#GPIO_IN_PIN4_Msk
 (0x1UL << 
GPIO_IN_PIN4_Pos
Ë

	)

1995 
	#GPIO_IN_PIN4_Low
 (0ULË

	)

1996 
	#GPIO_IN_PIN4_High
 (1ULË

	)

1999 
	#GPIO_IN_PIN3_Pos
 (3ULË

	)

2000 
	#GPIO_IN_PIN3_Msk
 (0x1UL << 
GPIO_IN_PIN3_Pos
Ë

	)

2001 
	#GPIO_IN_PIN3_Low
 (0ULË

	)

2002 
	#GPIO_IN_PIN3_High
 (1ULË

	)

2005 
	#GPIO_IN_PIN2_Pos
 (2ULË

	)

2006 
	#GPIO_IN_PIN2_Msk
 (0x1UL << 
GPIO_IN_PIN2_Pos
Ë

	)

2007 
	#GPIO_IN_PIN2_Low
 (0ULË

	)

2008 
	#GPIO_IN_PIN2_High
 (1ULË

	)

2011 
	#GPIO_IN_PIN1_Pos
 (1ULË

	)

2012 
	#GPIO_IN_PIN1_Msk
 (0x1UL << 
GPIO_IN_PIN1_Pos
Ë

	)

2013 
	#GPIO_IN_PIN1_Low
 (0ULË

	)

2014 
	#GPIO_IN_PIN1_High
 (1ULË

	)

2017 
	#GPIO_IN_PIN0_Pos
 (0ULË

	)

2018 
	#GPIO_IN_PIN0_Msk
 (0x1UL << 
GPIO_IN_PIN0_Pos
Ë

	)

2019 
	#GPIO_IN_PIN0_Low
 (0ULË

	)

2020 
	#GPIO_IN_PIN0_High
 (1ULË

	)

2026 
	#GPIO_DIR_PIN31_Pos
 (31ULË

	)

2027 
	#GPIO_DIR_PIN31_Msk
 (0x1UL << 
GPIO_DIR_PIN31_Pos
Ë

	)

2028 
	#GPIO_DIR_PIN31_I≈ut
 (0ULË

	)

2029 
	#GPIO_DIR_PIN31_Ouçut
 (1ULË

	)

2032 
	#GPIO_DIR_PIN30_Pos
 (30ULË

	)

2033 
	#GPIO_DIR_PIN30_Msk
 (0x1UL << 
GPIO_DIR_PIN30_Pos
Ë

	)

2034 
	#GPIO_DIR_PIN30_I≈ut
 (0ULË

	)

2035 
	#GPIO_DIR_PIN30_Ouçut
 (1ULË

	)

2038 
	#GPIO_DIR_PIN29_Pos
 (29ULË

	)

2039 
	#GPIO_DIR_PIN29_Msk
 (0x1UL << 
GPIO_DIR_PIN29_Pos
Ë

	)

2040 
	#GPIO_DIR_PIN29_I≈ut
 (0ULË

	)

2041 
	#GPIO_DIR_PIN29_Ouçut
 (1ULË

	)

2044 
	#GPIO_DIR_PIN28_Pos
 (28ULË

	)

2045 
	#GPIO_DIR_PIN28_Msk
 (0x1UL << 
GPIO_DIR_PIN28_Pos
Ë

	)

2046 
	#GPIO_DIR_PIN28_I≈ut
 (0ULË

	)

2047 
	#GPIO_DIR_PIN28_Ouçut
 (1ULË

	)

2050 
	#GPIO_DIR_PIN27_Pos
 (27ULË

	)

2051 
	#GPIO_DIR_PIN27_Msk
 (0x1UL << 
GPIO_DIR_PIN27_Pos
Ë

	)

2052 
	#GPIO_DIR_PIN27_I≈ut
 (0ULË

	)

2053 
	#GPIO_DIR_PIN27_Ouçut
 (1ULË

	)

2056 
	#GPIO_DIR_PIN26_Pos
 (26ULË

	)

2057 
	#GPIO_DIR_PIN26_Msk
 (0x1UL << 
GPIO_DIR_PIN26_Pos
Ë

	)

2058 
	#GPIO_DIR_PIN26_I≈ut
 (0ULË

	)

2059 
	#GPIO_DIR_PIN26_Ouçut
 (1ULË

	)

2062 
	#GPIO_DIR_PIN25_Pos
 (25ULË

	)

2063 
	#GPIO_DIR_PIN25_Msk
 (0x1UL << 
GPIO_DIR_PIN25_Pos
Ë

	)

2064 
	#GPIO_DIR_PIN25_I≈ut
 (0ULË

	)

2065 
	#GPIO_DIR_PIN25_Ouçut
 (1ULË

	)

2068 
	#GPIO_DIR_PIN24_Pos
 (24ULË

	)

2069 
	#GPIO_DIR_PIN24_Msk
 (0x1UL << 
GPIO_DIR_PIN24_Pos
Ë

	)

2070 
	#GPIO_DIR_PIN24_I≈ut
 (0ULË

	)

2071 
	#GPIO_DIR_PIN24_Ouçut
 (1ULË

	)

2074 
	#GPIO_DIR_PIN23_Pos
 (23ULË

	)

2075 
	#GPIO_DIR_PIN23_Msk
 (0x1UL << 
GPIO_DIR_PIN23_Pos
Ë

	)

2076 
	#GPIO_DIR_PIN23_I≈ut
 (0ULË

	)

2077 
	#GPIO_DIR_PIN23_Ouçut
 (1ULË

	)

2080 
	#GPIO_DIR_PIN22_Pos
 (22ULË

	)

2081 
	#GPIO_DIR_PIN22_Msk
 (0x1UL << 
GPIO_DIR_PIN22_Pos
Ë

	)

2082 
	#GPIO_DIR_PIN22_I≈ut
 (0ULË

	)

2083 
	#GPIO_DIR_PIN22_Ouçut
 (1ULË

	)

2086 
	#GPIO_DIR_PIN21_Pos
 (21ULË

	)

2087 
	#GPIO_DIR_PIN21_Msk
 (0x1UL << 
GPIO_DIR_PIN21_Pos
Ë

	)

2088 
	#GPIO_DIR_PIN21_I≈ut
 (0ULË

	)

2089 
	#GPIO_DIR_PIN21_Ouçut
 (1ULË

	)

2092 
	#GPIO_DIR_PIN20_Pos
 (20ULË

	)

2093 
	#GPIO_DIR_PIN20_Msk
 (0x1UL << 
GPIO_DIR_PIN20_Pos
Ë

	)

2094 
	#GPIO_DIR_PIN20_I≈ut
 (0ULË

	)

2095 
	#GPIO_DIR_PIN20_Ouçut
 (1ULË

	)

2098 
	#GPIO_DIR_PIN19_Pos
 (19ULË

	)

2099 
	#GPIO_DIR_PIN19_Msk
 (0x1UL << 
GPIO_DIR_PIN19_Pos
Ë

	)

2100 
	#GPIO_DIR_PIN19_I≈ut
 (0ULË

	)

2101 
	#GPIO_DIR_PIN19_Ouçut
 (1ULË

	)

2104 
	#GPIO_DIR_PIN18_Pos
 (18ULË

	)

2105 
	#GPIO_DIR_PIN18_Msk
 (0x1UL << 
GPIO_DIR_PIN18_Pos
Ë

	)

2106 
	#GPIO_DIR_PIN18_I≈ut
 (0ULË

	)

2107 
	#GPIO_DIR_PIN18_Ouçut
 (1ULË

	)

2110 
	#GPIO_DIR_PIN17_Pos
 (17ULË

	)

2111 
	#GPIO_DIR_PIN17_Msk
 (0x1UL << 
GPIO_DIR_PIN17_Pos
Ë

	)

2112 
	#GPIO_DIR_PIN17_I≈ut
 (0ULË

	)

2113 
	#GPIO_DIR_PIN17_Ouçut
 (1ULË

	)

2116 
	#GPIO_DIR_PIN16_Pos
 (16ULË

	)

2117 
	#GPIO_DIR_PIN16_Msk
 (0x1UL << 
GPIO_DIR_PIN16_Pos
Ë

	)

2118 
	#GPIO_DIR_PIN16_I≈ut
 (0ULË

	)

2119 
	#GPIO_DIR_PIN16_Ouçut
 (1ULË

	)

2122 
	#GPIO_DIR_PIN15_Pos
 (15ULË

	)

2123 
	#GPIO_DIR_PIN15_Msk
 (0x1UL << 
GPIO_DIR_PIN15_Pos
Ë

	)

2124 
	#GPIO_DIR_PIN15_I≈ut
 (0ULË

	)

2125 
	#GPIO_DIR_PIN15_Ouçut
 (1ULË

	)

2128 
	#GPIO_DIR_PIN14_Pos
 (14ULË

	)

2129 
	#GPIO_DIR_PIN14_Msk
 (0x1UL << 
GPIO_DIR_PIN14_Pos
Ë

	)

2130 
	#GPIO_DIR_PIN14_I≈ut
 (0ULË

	)

2131 
	#GPIO_DIR_PIN14_Ouçut
 (1ULË

	)

2134 
	#GPIO_DIR_PIN13_Pos
 (13ULË

	)

2135 
	#GPIO_DIR_PIN13_Msk
 (0x1UL << 
GPIO_DIR_PIN13_Pos
Ë

	)

2136 
	#GPIO_DIR_PIN13_I≈ut
 (0ULË

	)

2137 
	#GPIO_DIR_PIN13_Ouçut
 (1ULË

	)

2140 
	#GPIO_DIR_PIN12_Pos
 (12ULË

	)

2141 
	#GPIO_DIR_PIN12_Msk
 (0x1UL << 
GPIO_DIR_PIN12_Pos
Ë

	)

2142 
	#GPIO_DIR_PIN12_I≈ut
 (0ULË

	)

2143 
	#GPIO_DIR_PIN12_Ouçut
 (1ULË

	)

2146 
	#GPIO_DIR_PIN11_Pos
 (11ULË

	)

2147 
	#GPIO_DIR_PIN11_Msk
 (0x1UL << 
GPIO_DIR_PIN11_Pos
Ë

	)

2148 
	#GPIO_DIR_PIN11_I≈ut
 (0ULË

	)

2149 
	#GPIO_DIR_PIN11_Ouçut
 (1ULË

	)

2152 
	#GPIO_DIR_PIN10_Pos
 (10ULË

	)

2153 
	#GPIO_DIR_PIN10_Msk
 (0x1UL << 
GPIO_DIR_PIN10_Pos
Ë

	)

2154 
	#GPIO_DIR_PIN10_I≈ut
 (0ULË

	)

2155 
	#GPIO_DIR_PIN10_Ouçut
 (1ULË

	)

2158 
	#GPIO_DIR_PIN9_Pos
 (9ULË

	)

2159 
	#GPIO_DIR_PIN9_Msk
 (0x1UL << 
GPIO_DIR_PIN9_Pos
Ë

	)

2160 
	#GPIO_DIR_PIN9_I≈ut
 (0ULË

	)

2161 
	#GPIO_DIR_PIN9_Ouçut
 (1ULË

	)

2164 
	#GPIO_DIR_PIN8_Pos
 (8ULË

	)

2165 
	#GPIO_DIR_PIN8_Msk
 (0x1UL << 
GPIO_DIR_PIN8_Pos
Ë

	)

2166 
	#GPIO_DIR_PIN8_I≈ut
 (0ULË

	)

2167 
	#GPIO_DIR_PIN8_Ouçut
 (1ULË

	)

2170 
	#GPIO_DIR_PIN7_Pos
 (7ULË

	)

2171 
	#GPIO_DIR_PIN7_Msk
 (0x1UL << 
GPIO_DIR_PIN7_Pos
Ë

	)

2172 
	#GPIO_DIR_PIN7_I≈ut
 (0ULË

	)

2173 
	#GPIO_DIR_PIN7_Ouçut
 (1ULË

	)

2176 
	#GPIO_DIR_PIN6_Pos
 (6ULË

	)

2177 
	#GPIO_DIR_PIN6_Msk
 (0x1UL << 
GPIO_DIR_PIN6_Pos
Ë

	)

2178 
	#GPIO_DIR_PIN6_I≈ut
 (0ULË

	)

2179 
	#GPIO_DIR_PIN6_Ouçut
 (1ULË

	)

2182 
	#GPIO_DIR_PIN5_Pos
 (5ULË

	)

2183 
	#GPIO_DIR_PIN5_Msk
 (0x1UL << 
GPIO_DIR_PIN5_Pos
Ë

	)

2184 
	#GPIO_DIR_PIN5_I≈ut
 (0ULË

	)

2185 
	#GPIO_DIR_PIN5_Ouçut
 (1ULË

	)

2188 
	#GPIO_DIR_PIN4_Pos
 (4ULË

	)

2189 
	#GPIO_DIR_PIN4_Msk
 (0x1UL << 
GPIO_DIR_PIN4_Pos
Ë

	)

2190 
	#GPIO_DIR_PIN4_I≈ut
 (0ULË

	)

2191 
	#GPIO_DIR_PIN4_Ouçut
 (1ULË

	)

2194 
	#GPIO_DIR_PIN3_Pos
 (3ULË

	)

2195 
	#GPIO_DIR_PIN3_Msk
 (0x1UL << 
GPIO_DIR_PIN3_Pos
Ë

	)

2196 
	#GPIO_DIR_PIN3_I≈ut
 (0ULË

	)

2197 
	#GPIO_DIR_PIN3_Ouçut
 (1ULË

	)

2200 
	#GPIO_DIR_PIN2_Pos
 (2ULË

	)

2201 
	#GPIO_DIR_PIN2_Msk
 (0x1UL << 
GPIO_DIR_PIN2_Pos
Ë

	)

2202 
	#GPIO_DIR_PIN2_I≈ut
 (0ULË

	)

2203 
	#GPIO_DIR_PIN2_Ouçut
 (1ULË

	)

2206 
	#GPIO_DIR_PIN1_Pos
 (1ULË

	)

2207 
	#GPIO_DIR_PIN1_Msk
 (0x1UL << 
GPIO_DIR_PIN1_Pos
Ë

	)

2208 
	#GPIO_DIR_PIN1_I≈ut
 (0ULË

	)

2209 
	#GPIO_DIR_PIN1_Ouçut
 (1ULË

	)

2212 
	#GPIO_DIR_PIN0_Pos
 (0ULË

	)

2213 
	#GPIO_DIR_PIN0_Msk
 (0x1UL << 
GPIO_DIR_PIN0_Pos
Ë

	)

2214 
	#GPIO_DIR_PIN0_I≈ut
 (0ULË

	)

2215 
	#GPIO_DIR_PIN0_Ouçut
 (1ULË

	)

2221 
	#GPIO_DIRSET_PIN31_Pos
 (31ULË

	)

2222 
	#GPIO_DIRSET_PIN31_Msk
 (0x1UL << 
GPIO_DIRSET_PIN31_Pos
Ë

	)

2223 
	#GPIO_DIRSET_PIN31_I≈ut
 (0ULË

	)

2224 
	#GPIO_DIRSET_PIN31_Ouçut
 (1ULË

	)

2225 
	#GPIO_DIRSET_PIN31_Së
 (1ULË

	)

2228 
	#GPIO_DIRSET_PIN30_Pos
 (30ULË

	)

2229 
	#GPIO_DIRSET_PIN30_Msk
 (0x1UL << 
GPIO_DIRSET_PIN30_Pos
Ë

	)

2230 
	#GPIO_DIRSET_PIN30_I≈ut
 (0ULË

	)

2231 
	#GPIO_DIRSET_PIN30_Ouçut
 (1ULË

	)

2232 
	#GPIO_DIRSET_PIN30_Së
 (1ULË

	)

2235 
	#GPIO_DIRSET_PIN29_Pos
 (29ULË

	)

2236 
	#GPIO_DIRSET_PIN29_Msk
 (0x1UL << 
GPIO_DIRSET_PIN29_Pos
Ë

	)

2237 
	#GPIO_DIRSET_PIN29_I≈ut
 (0ULË

	)

2238 
	#GPIO_DIRSET_PIN29_Ouçut
 (1ULË

	)

2239 
	#GPIO_DIRSET_PIN29_Së
 (1ULË

	)

2242 
	#GPIO_DIRSET_PIN28_Pos
 (28ULË

	)

2243 
	#GPIO_DIRSET_PIN28_Msk
 (0x1UL << 
GPIO_DIRSET_PIN28_Pos
Ë

	)

2244 
	#GPIO_DIRSET_PIN28_I≈ut
 (0ULË

	)

2245 
	#GPIO_DIRSET_PIN28_Ouçut
 (1ULË

	)

2246 
	#GPIO_DIRSET_PIN28_Së
 (1ULË

	)

2249 
	#GPIO_DIRSET_PIN27_Pos
 (27ULË

	)

2250 
	#GPIO_DIRSET_PIN27_Msk
 (0x1UL << 
GPIO_DIRSET_PIN27_Pos
Ë

	)

2251 
	#GPIO_DIRSET_PIN27_I≈ut
 (0ULË

	)

2252 
	#GPIO_DIRSET_PIN27_Ouçut
 (1ULË

	)

2253 
	#GPIO_DIRSET_PIN27_Së
 (1ULË

	)

2256 
	#GPIO_DIRSET_PIN26_Pos
 (26ULË

	)

2257 
	#GPIO_DIRSET_PIN26_Msk
 (0x1UL << 
GPIO_DIRSET_PIN26_Pos
Ë

	)

2258 
	#GPIO_DIRSET_PIN26_I≈ut
 (0ULË

	)

2259 
	#GPIO_DIRSET_PIN26_Ouçut
 (1ULË

	)

2260 
	#GPIO_DIRSET_PIN26_Së
 (1ULË

	)

2263 
	#GPIO_DIRSET_PIN25_Pos
 (25ULË

	)

2264 
	#GPIO_DIRSET_PIN25_Msk
 (0x1UL << 
GPIO_DIRSET_PIN25_Pos
Ë

	)

2265 
	#GPIO_DIRSET_PIN25_I≈ut
 (0ULË

	)

2266 
	#GPIO_DIRSET_PIN25_Ouçut
 (1ULË

	)

2267 
	#GPIO_DIRSET_PIN25_Së
 (1ULË

	)

2270 
	#GPIO_DIRSET_PIN24_Pos
 (24ULË

	)

2271 
	#GPIO_DIRSET_PIN24_Msk
 (0x1UL << 
GPIO_DIRSET_PIN24_Pos
Ë

	)

2272 
	#GPIO_DIRSET_PIN24_I≈ut
 (0ULË

	)

2273 
	#GPIO_DIRSET_PIN24_Ouçut
 (1ULË

	)

2274 
	#GPIO_DIRSET_PIN24_Së
 (1ULË

	)

2277 
	#GPIO_DIRSET_PIN23_Pos
 (23ULË

	)

2278 
	#GPIO_DIRSET_PIN23_Msk
 (0x1UL << 
GPIO_DIRSET_PIN23_Pos
Ë

	)

2279 
	#GPIO_DIRSET_PIN23_I≈ut
 (0ULË

	)

2280 
	#GPIO_DIRSET_PIN23_Ouçut
 (1ULË

	)

2281 
	#GPIO_DIRSET_PIN23_Së
 (1ULË

	)

2284 
	#GPIO_DIRSET_PIN22_Pos
 (22ULË

	)

2285 
	#GPIO_DIRSET_PIN22_Msk
 (0x1UL << 
GPIO_DIRSET_PIN22_Pos
Ë

	)

2286 
	#GPIO_DIRSET_PIN22_I≈ut
 (0ULË

	)

2287 
	#GPIO_DIRSET_PIN22_Ouçut
 (1ULË

	)

2288 
	#GPIO_DIRSET_PIN22_Së
 (1ULË

	)

2291 
	#GPIO_DIRSET_PIN21_Pos
 (21ULË

	)

2292 
	#GPIO_DIRSET_PIN21_Msk
 (0x1UL << 
GPIO_DIRSET_PIN21_Pos
Ë

	)

2293 
	#GPIO_DIRSET_PIN21_I≈ut
 (0ULË

	)

2294 
	#GPIO_DIRSET_PIN21_Ouçut
 (1ULË

	)

2295 
	#GPIO_DIRSET_PIN21_Së
 (1ULË

	)

2298 
	#GPIO_DIRSET_PIN20_Pos
 (20ULË

	)

2299 
	#GPIO_DIRSET_PIN20_Msk
 (0x1UL << 
GPIO_DIRSET_PIN20_Pos
Ë

	)

2300 
	#GPIO_DIRSET_PIN20_I≈ut
 (0ULË

	)

2301 
	#GPIO_DIRSET_PIN20_Ouçut
 (1ULË

	)

2302 
	#GPIO_DIRSET_PIN20_Së
 (1ULË

	)

2305 
	#GPIO_DIRSET_PIN19_Pos
 (19ULË

	)

2306 
	#GPIO_DIRSET_PIN19_Msk
 (0x1UL << 
GPIO_DIRSET_PIN19_Pos
Ë

	)

2307 
	#GPIO_DIRSET_PIN19_I≈ut
 (0ULË

	)

2308 
	#GPIO_DIRSET_PIN19_Ouçut
 (1ULË

	)

2309 
	#GPIO_DIRSET_PIN19_Së
 (1ULË

	)

2312 
	#GPIO_DIRSET_PIN18_Pos
 (18ULË

	)

2313 
	#GPIO_DIRSET_PIN18_Msk
 (0x1UL << 
GPIO_DIRSET_PIN18_Pos
Ë

	)

2314 
	#GPIO_DIRSET_PIN18_I≈ut
 (0ULË

	)

2315 
	#GPIO_DIRSET_PIN18_Ouçut
 (1ULË

	)

2316 
	#GPIO_DIRSET_PIN18_Së
 (1ULË

	)

2319 
	#GPIO_DIRSET_PIN17_Pos
 (17ULË

	)

2320 
	#GPIO_DIRSET_PIN17_Msk
 (0x1UL << 
GPIO_DIRSET_PIN17_Pos
Ë

	)

2321 
	#GPIO_DIRSET_PIN17_I≈ut
 (0ULË

	)

2322 
	#GPIO_DIRSET_PIN17_Ouçut
 (1ULË

	)

2323 
	#GPIO_DIRSET_PIN17_Së
 (1ULË

	)

2326 
	#GPIO_DIRSET_PIN16_Pos
 (16ULË

	)

2327 
	#GPIO_DIRSET_PIN16_Msk
 (0x1UL << 
GPIO_DIRSET_PIN16_Pos
Ë

	)

2328 
	#GPIO_DIRSET_PIN16_I≈ut
 (0ULË

	)

2329 
	#GPIO_DIRSET_PIN16_Ouçut
 (1ULË

	)

2330 
	#GPIO_DIRSET_PIN16_Së
 (1ULË

	)

2333 
	#GPIO_DIRSET_PIN15_Pos
 (15ULË

	)

2334 
	#GPIO_DIRSET_PIN15_Msk
 (0x1UL << 
GPIO_DIRSET_PIN15_Pos
Ë

	)

2335 
	#GPIO_DIRSET_PIN15_I≈ut
 (0ULË

	)

2336 
	#GPIO_DIRSET_PIN15_Ouçut
 (1ULË

	)

2337 
	#GPIO_DIRSET_PIN15_Së
 (1ULË

	)

2340 
	#GPIO_DIRSET_PIN14_Pos
 (14ULË

	)

2341 
	#GPIO_DIRSET_PIN14_Msk
 (0x1UL << 
GPIO_DIRSET_PIN14_Pos
Ë

	)

2342 
	#GPIO_DIRSET_PIN14_I≈ut
 (0ULË

	)

2343 
	#GPIO_DIRSET_PIN14_Ouçut
 (1ULË

	)

2344 
	#GPIO_DIRSET_PIN14_Së
 (1ULË

	)

2347 
	#GPIO_DIRSET_PIN13_Pos
 (13ULË

	)

2348 
	#GPIO_DIRSET_PIN13_Msk
 (0x1UL << 
GPIO_DIRSET_PIN13_Pos
Ë

	)

2349 
	#GPIO_DIRSET_PIN13_I≈ut
 (0ULË

	)

2350 
	#GPIO_DIRSET_PIN13_Ouçut
 (1ULË

	)

2351 
	#GPIO_DIRSET_PIN13_Së
 (1ULË

	)

2354 
	#GPIO_DIRSET_PIN12_Pos
 (12ULË

	)

2355 
	#GPIO_DIRSET_PIN12_Msk
 (0x1UL << 
GPIO_DIRSET_PIN12_Pos
Ë

	)

2356 
	#GPIO_DIRSET_PIN12_I≈ut
 (0ULË

	)

2357 
	#GPIO_DIRSET_PIN12_Ouçut
 (1ULË

	)

2358 
	#GPIO_DIRSET_PIN12_Së
 (1ULË

	)

2361 
	#GPIO_DIRSET_PIN11_Pos
 (11ULË

	)

2362 
	#GPIO_DIRSET_PIN11_Msk
 (0x1UL << 
GPIO_DIRSET_PIN11_Pos
Ë

	)

2363 
	#GPIO_DIRSET_PIN11_I≈ut
 (0ULË

	)

2364 
	#GPIO_DIRSET_PIN11_Ouçut
 (1ULË

	)

2365 
	#GPIO_DIRSET_PIN11_Së
 (1ULË

	)

2368 
	#GPIO_DIRSET_PIN10_Pos
 (10ULË

	)

2369 
	#GPIO_DIRSET_PIN10_Msk
 (0x1UL << 
GPIO_DIRSET_PIN10_Pos
Ë

	)

2370 
	#GPIO_DIRSET_PIN10_I≈ut
 (0ULË

	)

2371 
	#GPIO_DIRSET_PIN10_Ouçut
 (1ULË

	)

2372 
	#GPIO_DIRSET_PIN10_Së
 (1ULË

	)

2375 
	#GPIO_DIRSET_PIN9_Pos
 (9ULË

	)

2376 
	#GPIO_DIRSET_PIN9_Msk
 (0x1UL << 
GPIO_DIRSET_PIN9_Pos
Ë

	)

2377 
	#GPIO_DIRSET_PIN9_I≈ut
 (0ULË

	)

2378 
	#GPIO_DIRSET_PIN9_Ouçut
 (1ULË

	)

2379 
	#GPIO_DIRSET_PIN9_Së
 (1ULË

	)

2382 
	#GPIO_DIRSET_PIN8_Pos
 (8ULË

	)

2383 
	#GPIO_DIRSET_PIN8_Msk
 (0x1UL << 
GPIO_DIRSET_PIN8_Pos
Ë

	)

2384 
	#GPIO_DIRSET_PIN8_I≈ut
 (0ULË

	)

2385 
	#GPIO_DIRSET_PIN8_Ouçut
 (1ULË

	)

2386 
	#GPIO_DIRSET_PIN8_Së
 (1ULË

	)

2389 
	#GPIO_DIRSET_PIN7_Pos
 (7ULË

	)

2390 
	#GPIO_DIRSET_PIN7_Msk
 (0x1UL << 
GPIO_DIRSET_PIN7_Pos
Ë

	)

2391 
	#GPIO_DIRSET_PIN7_I≈ut
 (0ULË

	)

2392 
	#GPIO_DIRSET_PIN7_Ouçut
 (1ULË

	)

2393 
	#GPIO_DIRSET_PIN7_Së
 (1ULË

	)

2396 
	#GPIO_DIRSET_PIN6_Pos
 (6ULË

	)

2397 
	#GPIO_DIRSET_PIN6_Msk
 (0x1UL << 
GPIO_DIRSET_PIN6_Pos
Ë

	)

2398 
	#GPIO_DIRSET_PIN6_I≈ut
 (0ULË

	)

2399 
	#GPIO_DIRSET_PIN6_Ouçut
 (1ULË

	)

2400 
	#GPIO_DIRSET_PIN6_Së
 (1ULË

	)

2403 
	#GPIO_DIRSET_PIN5_Pos
 (5ULË

	)

2404 
	#GPIO_DIRSET_PIN5_Msk
 (0x1UL << 
GPIO_DIRSET_PIN5_Pos
Ë

	)

2405 
	#GPIO_DIRSET_PIN5_I≈ut
 (0ULË

	)

2406 
	#GPIO_DIRSET_PIN5_Ouçut
 (1ULË

	)

2407 
	#GPIO_DIRSET_PIN5_Së
 (1ULË

	)

2410 
	#GPIO_DIRSET_PIN4_Pos
 (4ULË

	)

2411 
	#GPIO_DIRSET_PIN4_Msk
 (0x1UL << 
GPIO_DIRSET_PIN4_Pos
Ë

	)

2412 
	#GPIO_DIRSET_PIN4_I≈ut
 (0ULË

	)

2413 
	#GPIO_DIRSET_PIN4_Ouçut
 (1ULË

	)

2414 
	#GPIO_DIRSET_PIN4_Së
 (1ULË

	)

2417 
	#GPIO_DIRSET_PIN3_Pos
 (3ULË

	)

2418 
	#GPIO_DIRSET_PIN3_Msk
 (0x1UL << 
GPIO_DIRSET_PIN3_Pos
Ë

	)

2419 
	#GPIO_DIRSET_PIN3_I≈ut
 (0ULË

	)

2420 
	#GPIO_DIRSET_PIN3_Ouçut
 (1ULË

	)

2421 
	#GPIO_DIRSET_PIN3_Së
 (1ULË

	)

2424 
	#GPIO_DIRSET_PIN2_Pos
 (2ULË

	)

2425 
	#GPIO_DIRSET_PIN2_Msk
 (0x1UL << 
GPIO_DIRSET_PIN2_Pos
Ë

	)

2426 
	#GPIO_DIRSET_PIN2_I≈ut
 (0ULË

	)

2427 
	#GPIO_DIRSET_PIN2_Ouçut
 (1ULË

	)

2428 
	#GPIO_DIRSET_PIN2_Së
 (1ULË

	)

2431 
	#GPIO_DIRSET_PIN1_Pos
 (1ULË

	)

2432 
	#GPIO_DIRSET_PIN1_Msk
 (0x1UL << 
GPIO_DIRSET_PIN1_Pos
Ë

	)

2433 
	#GPIO_DIRSET_PIN1_I≈ut
 (0ULË

	)

2434 
	#GPIO_DIRSET_PIN1_Ouçut
 (1ULË

	)

2435 
	#GPIO_DIRSET_PIN1_Së
 (1ULË

	)

2438 
	#GPIO_DIRSET_PIN0_Pos
 (0ULË

	)

2439 
	#GPIO_DIRSET_PIN0_Msk
 (0x1UL << 
GPIO_DIRSET_PIN0_Pos
Ë

	)

2440 
	#GPIO_DIRSET_PIN0_I≈ut
 (0ULË

	)

2441 
	#GPIO_DIRSET_PIN0_Ouçut
 (1ULË

	)

2442 
	#GPIO_DIRSET_PIN0_Së
 (1ULË

	)

2448 
	#GPIO_DIRCLR_PIN31_Pos
 (31ULË

	)

2449 
	#GPIO_DIRCLR_PIN31_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN31_Pos
Ë

	)

2450 
	#GPIO_DIRCLR_PIN31_I≈ut
 (0ULË

	)

2451 
	#GPIO_DIRCLR_PIN31_Ouçut
 (1ULË

	)

2452 
	#GPIO_DIRCLR_PIN31_CÀ¨
 (1ULË

	)

2455 
	#GPIO_DIRCLR_PIN30_Pos
 (30ULË

	)

2456 
	#GPIO_DIRCLR_PIN30_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN30_Pos
Ë

	)

2457 
	#GPIO_DIRCLR_PIN30_I≈ut
 (0ULË

	)

2458 
	#GPIO_DIRCLR_PIN30_Ouçut
 (1ULË

	)

2459 
	#GPIO_DIRCLR_PIN30_CÀ¨
 (1ULË

	)

2462 
	#GPIO_DIRCLR_PIN29_Pos
 (29ULË

	)

2463 
	#GPIO_DIRCLR_PIN29_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN29_Pos
Ë

	)

2464 
	#GPIO_DIRCLR_PIN29_I≈ut
 (0ULË

	)

2465 
	#GPIO_DIRCLR_PIN29_Ouçut
 (1ULË

	)

2466 
	#GPIO_DIRCLR_PIN29_CÀ¨
 (1ULË

	)

2469 
	#GPIO_DIRCLR_PIN28_Pos
 (28ULË

	)

2470 
	#GPIO_DIRCLR_PIN28_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN28_Pos
Ë

	)

2471 
	#GPIO_DIRCLR_PIN28_I≈ut
 (0ULË

	)

2472 
	#GPIO_DIRCLR_PIN28_Ouçut
 (1ULË

	)

2473 
	#GPIO_DIRCLR_PIN28_CÀ¨
 (1ULË

	)

2476 
	#GPIO_DIRCLR_PIN27_Pos
 (27ULË

	)

2477 
	#GPIO_DIRCLR_PIN27_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN27_Pos
Ë

	)

2478 
	#GPIO_DIRCLR_PIN27_I≈ut
 (0ULË

	)

2479 
	#GPIO_DIRCLR_PIN27_Ouçut
 (1ULË

	)

2480 
	#GPIO_DIRCLR_PIN27_CÀ¨
 (1ULË

	)

2483 
	#GPIO_DIRCLR_PIN26_Pos
 (26ULË

	)

2484 
	#GPIO_DIRCLR_PIN26_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN26_Pos
Ë

	)

2485 
	#GPIO_DIRCLR_PIN26_I≈ut
 (0ULË

	)

2486 
	#GPIO_DIRCLR_PIN26_Ouçut
 (1ULË

	)

2487 
	#GPIO_DIRCLR_PIN26_CÀ¨
 (1ULË

	)

2490 
	#GPIO_DIRCLR_PIN25_Pos
 (25ULË

	)

2491 
	#GPIO_DIRCLR_PIN25_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN25_Pos
Ë

	)

2492 
	#GPIO_DIRCLR_PIN25_I≈ut
 (0ULË

	)

2493 
	#GPIO_DIRCLR_PIN25_Ouçut
 (1ULË

	)

2494 
	#GPIO_DIRCLR_PIN25_CÀ¨
 (1ULË

	)

2497 
	#GPIO_DIRCLR_PIN24_Pos
 (24ULË

	)

2498 
	#GPIO_DIRCLR_PIN24_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN24_Pos
Ë

	)

2499 
	#GPIO_DIRCLR_PIN24_I≈ut
 (0ULË

	)

2500 
	#GPIO_DIRCLR_PIN24_Ouçut
 (1ULË

	)

2501 
	#GPIO_DIRCLR_PIN24_CÀ¨
 (1ULË

	)

2504 
	#GPIO_DIRCLR_PIN23_Pos
 (23ULË

	)

2505 
	#GPIO_DIRCLR_PIN23_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN23_Pos
Ë

	)

2506 
	#GPIO_DIRCLR_PIN23_I≈ut
 (0ULË

	)

2507 
	#GPIO_DIRCLR_PIN23_Ouçut
 (1ULË

	)

2508 
	#GPIO_DIRCLR_PIN23_CÀ¨
 (1ULË

	)

2511 
	#GPIO_DIRCLR_PIN22_Pos
 (22ULË

	)

2512 
	#GPIO_DIRCLR_PIN22_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN22_Pos
Ë

	)

2513 
	#GPIO_DIRCLR_PIN22_I≈ut
 (0ULË

	)

2514 
	#GPIO_DIRCLR_PIN22_Ouçut
 (1ULË

	)

2515 
	#GPIO_DIRCLR_PIN22_CÀ¨
 (1ULË

	)

2518 
	#GPIO_DIRCLR_PIN21_Pos
 (21ULË

	)

2519 
	#GPIO_DIRCLR_PIN21_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN21_Pos
Ë

	)

2520 
	#GPIO_DIRCLR_PIN21_I≈ut
 (0ULË

	)

2521 
	#GPIO_DIRCLR_PIN21_Ouçut
 (1ULË

	)

2522 
	#GPIO_DIRCLR_PIN21_CÀ¨
 (1ULË

	)

2525 
	#GPIO_DIRCLR_PIN20_Pos
 (20ULË

	)

2526 
	#GPIO_DIRCLR_PIN20_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN20_Pos
Ë

	)

2527 
	#GPIO_DIRCLR_PIN20_I≈ut
 (0ULË

	)

2528 
	#GPIO_DIRCLR_PIN20_Ouçut
 (1ULË

	)

2529 
	#GPIO_DIRCLR_PIN20_CÀ¨
 (1ULË

	)

2532 
	#GPIO_DIRCLR_PIN19_Pos
 (19ULË

	)

2533 
	#GPIO_DIRCLR_PIN19_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN19_Pos
Ë

	)

2534 
	#GPIO_DIRCLR_PIN19_I≈ut
 (0ULË

	)

2535 
	#GPIO_DIRCLR_PIN19_Ouçut
 (1ULË

	)

2536 
	#GPIO_DIRCLR_PIN19_CÀ¨
 (1ULË

	)

2539 
	#GPIO_DIRCLR_PIN18_Pos
 (18ULË

	)

2540 
	#GPIO_DIRCLR_PIN18_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN18_Pos
Ë

	)

2541 
	#GPIO_DIRCLR_PIN18_I≈ut
 (0ULË

	)

2542 
	#GPIO_DIRCLR_PIN18_Ouçut
 (1ULË

	)

2543 
	#GPIO_DIRCLR_PIN18_CÀ¨
 (1ULË

	)

2546 
	#GPIO_DIRCLR_PIN17_Pos
 (17ULË

	)

2547 
	#GPIO_DIRCLR_PIN17_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN17_Pos
Ë

	)

2548 
	#GPIO_DIRCLR_PIN17_I≈ut
 (0ULË

	)

2549 
	#GPIO_DIRCLR_PIN17_Ouçut
 (1ULË

	)

2550 
	#GPIO_DIRCLR_PIN17_CÀ¨
 (1ULË

	)

2553 
	#GPIO_DIRCLR_PIN16_Pos
 (16ULË

	)

2554 
	#GPIO_DIRCLR_PIN16_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN16_Pos
Ë

	)

2555 
	#GPIO_DIRCLR_PIN16_I≈ut
 (0ULË

	)

2556 
	#GPIO_DIRCLR_PIN16_Ouçut
 (1ULË

	)

2557 
	#GPIO_DIRCLR_PIN16_CÀ¨
 (1ULË

	)

2560 
	#GPIO_DIRCLR_PIN15_Pos
 (15ULË

	)

2561 
	#GPIO_DIRCLR_PIN15_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN15_Pos
Ë

	)

2562 
	#GPIO_DIRCLR_PIN15_I≈ut
 (0ULË

	)

2563 
	#GPIO_DIRCLR_PIN15_Ouçut
 (1ULË

	)

2564 
	#GPIO_DIRCLR_PIN15_CÀ¨
 (1ULË

	)

2567 
	#GPIO_DIRCLR_PIN14_Pos
 (14ULË

	)

2568 
	#GPIO_DIRCLR_PIN14_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN14_Pos
Ë

	)

2569 
	#GPIO_DIRCLR_PIN14_I≈ut
 (0ULË

	)

2570 
	#GPIO_DIRCLR_PIN14_Ouçut
 (1ULË

	)

2571 
	#GPIO_DIRCLR_PIN14_CÀ¨
 (1ULË

	)

2574 
	#GPIO_DIRCLR_PIN13_Pos
 (13ULË

	)

2575 
	#GPIO_DIRCLR_PIN13_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN13_Pos
Ë

	)

2576 
	#GPIO_DIRCLR_PIN13_I≈ut
 (0ULË

	)

2577 
	#GPIO_DIRCLR_PIN13_Ouçut
 (1ULË

	)

2578 
	#GPIO_DIRCLR_PIN13_CÀ¨
 (1ULË

	)

2581 
	#GPIO_DIRCLR_PIN12_Pos
 (12ULË

	)

2582 
	#GPIO_DIRCLR_PIN12_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN12_Pos
Ë

	)

2583 
	#GPIO_DIRCLR_PIN12_I≈ut
 (0ULË

	)

2584 
	#GPIO_DIRCLR_PIN12_Ouçut
 (1ULË

	)

2585 
	#GPIO_DIRCLR_PIN12_CÀ¨
 (1ULË

	)

2588 
	#GPIO_DIRCLR_PIN11_Pos
 (11ULË

	)

2589 
	#GPIO_DIRCLR_PIN11_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN11_Pos
Ë

	)

2590 
	#GPIO_DIRCLR_PIN11_I≈ut
 (0ULË

	)

2591 
	#GPIO_DIRCLR_PIN11_Ouçut
 (1ULË

	)

2592 
	#GPIO_DIRCLR_PIN11_CÀ¨
 (1ULË

	)

2595 
	#GPIO_DIRCLR_PIN10_Pos
 (10ULË

	)

2596 
	#GPIO_DIRCLR_PIN10_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN10_Pos
Ë

	)

2597 
	#GPIO_DIRCLR_PIN10_I≈ut
 (0ULË

	)

2598 
	#GPIO_DIRCLR_PIN10_Ouçut
 (1ULË

	)

2599 
	#GPIO_DIRCLR_PIN10_CÀ¨
 (1ULË

	)

2602 
	#GPIO_DIRCLR_PIN9_Pos
 (9ULË

	)

2603 
	#GPIO_DIRCLR_PIN9_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN9_Pos
Ë

	)

2604 
	#GPIO_DIRCLR_PIN9_I≈ut
 (0ULË

	)

2605 
	#GPIO_DIRCLR_PIN9_Ouçut
 (1ULË

	)

2606 
	#GPIO_DIRCLR_PIN9_CÀ¨
 (1ULË

	)

2609 
	#GPIO_DIRCLR_PIN8_Pos
 (8ULË

	)

2610 
	#GPIO_DIRCLR_PIN8_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN8_Pos
Ë

	)

2611 
	#GPIO_DIRCLR_PIN8_I≈ut
 (0ULË

	)

2612 
	#GPIO_DIRCLR_PIN8_Ouçut
 (1ULË

	)

2613 
	#GPIO_DIRCLR_PIN8_CÀ¨
 (1ULË

	)

2616 
	#GPIO_DIRCLR_PIN7_Pos
 (7ULË

	)

2617 
	#GPIO_DIRCLR_PIN7_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN7_Pos
Ë

	)

2618 
	#GPIO_DIRCLR_PIN7_I≈ut
 (0ULË

	)

2619 
	#GPIO_DIRCLR_PIN7_Ouçut
 (1ULË

	)

2620 
	#GPIO_DIRCLR_PIN7_CÀ¨
 (1ULË

	)

2623 
	#GPIO_DIRCLR_PIN6_Pos
 (6ULË

	)

2624 
	#GPIO_DIRCLR_PIN6_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN6_Pos
Ë

	)

2625 
	#GPIO_DIRCLR_PIN6_I≈ut
 (0ULË

	)

2626 
	#GPIO_DIRCLR_PIN6_Ouçut
 (1ULË

	)

2627 
	#GPIO_DIRCLR_PIN6_CÀ¨
 (1ULË

	)

2630 
	#GPIO_DIRCLR_PIN5_Pos
 (5ULË

	)

2631 
	#GPIO_DIRCLR_PIN5_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN5_Pos
Ë

	)

2632 
	#GPIO_DIRCLR_PIN5_I≈ut
 (0ULË

	)

2633 
	#GPIO_DIRCLR_PIN5_Ouçut
 (1ULË

	)

2634 
	#GPIO_DIRCLR_PIN5_CÀ¨
 (1ULË

	)

2637 
	#GPIO_DIRCLR_PIN4_Pos
 (4ULË

	)

2638 
	#GPIO_DIRCLR_PIN4_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN4_Pos
Ë

	)

2639 
	#GPIO_DIRCLR_PIN4_I≈ut
 (0ULË

	)

2640 
	#GPIO_DIRCLR_PIN4_Ouçut
 (1ULË

	)

2641 
	#GPIO_DIRCLR_PIN4_CÀ¨
 (1ULË

	)

2644 
	#GPIO_DIRCLR_PIN3_Pos
 (3ULË

	)

2645 
	#GPIO_DIRCLR_PIN3_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN3_Pos
Ë

	)

2646 
	#GPIO_DIRCLR_PIN3_I≈ut
 (0ULË

	)

2647 
	#GPIO_DIRCLR_PIN3_Ouçut
 (1ULË

	)

2648 
	#GPIO_DIRCLR_PIN3_CÀ¨
 (1ULË

	)

2651 
	#GPIO_DIRCLR_PIN2_Pos
 (2ULË

	)

2652 
	#GPIO_DIRCLR_PIN2_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN2_Pos
Ë

	)

2653 
	#GPIO_DIRCLR_PIN2_I≈ut
 (0ULË

	)

2654 
	#GPIO_DIRCLR_PIN2_Ouçut
 (1ULË

	)

2655 
	#GPIO_DIRCLR_PIN2_CÀ¨
 (1ULË

	)

2658 
	#GPIO_DIRCLR_PIN1_Pos
 (1ULË

	)

2659 
	#GPIO_DIRCLR_PIN1_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN1_Pos
Ë

	)

2660 
	#GPIO_DIRCLR_PIN1_I≈ut
 (0ULË

	)

2661 
	#GPIO_DIRCLR_PIN1_Ouçut
 (1ULË

	)

2662 
	#GPIO_DIRCLR_PIN1_CÀ¨
 (1ULË

	)

2665 
	#GPIO_DIRCLR_PIN0_Pos
 (0ULË

	)

2666 
	#GPIO_DIRCLR_PIN0_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN0_Pos
Ë

	)

2667 
	#GPIO_DIRCLR_PIN0_I≈ut
 (0ULË

	)

2668 
	#GPIO_DIRCLR_PIN0_Ouçut
 (1ULË

	)

2669 
	#GPIO_DIRCLR_PIN0_CÀ¨
 (1ULË

	)

2675 
	#GPIO_PIN_CNF_SENSE_Pos
 (16ULË

	)

2676 
	#GPIO_PIN_CNF_SENSE_Msk
 (0x3UL << 
GPIO_PIN_CNF_SENSE_Pos
Ë

	)

2677 
	#GPIO_PIN_CNF_SENSE_DißbÀd
 (0x00ULË

	)

2678 
	#GPIO_PIN_CNF_SENSE_High
 (0x02ULË

	)

2679 
	#GPIO_PIN_CNF_SENSE_Low
 (0x03ULË

	)

2682 
	#GPIO_PIN_CNF_DRIVE_Pos
 (8ULË

	)

2683 
	#GPIO_PIN_CNF_DRIVE_Msk
 (0x7UL << 
GPIO_PIN_CNF_DRIVE_Pos
Ë

	)

2684 
	#GPIO_PIN_CNF_DRIVE_S0S1
 (0x00ULË

	)

2685 
	#GPIO_PIN_CNF_DRIVE_H0S1
 (0x01ULË

	)

2686 
	#GPIO_PIN_CNF_DRIVE_S0H1
 (0x02ULË

	)

2687 
	#GPIO_PIN_CNF_DRIVE_H0H1
 (0x03ULË

	)

2688 
	#GPIO_PIN_CNF_DRIVE_D0S1
 (0x04ULË

	)

2689 
	#GPIO_PIN_CNF_DRIVE_D0H1
 (0x05ULË

	)

2690 
	#GPIO_PIN_CNF_DRIVE_S0D1
 (0x06ULË

	)

2691 
	#GPIO_PIN_CNF_DRIVE_H0D1
 (0x07ULË

	)

2694 
	#GPIO_PIN_CNF_PULL_Pos
 (2ULË

	)

2695 
	#GPIO_PIN_CNF_PULL_Msk
 (0x3UL << 
GPIO_PIN_CNF_PULL_Pos
Ë

	)

2696 
	#GPIO_PIN_CNF_PULL_DißbÀd
 (0x00ULË

	)

2697 
	#GPIO_PIN_CNF_PULL_PuŒdown
 (0x01ULË

	)

2698 
	#GPIO_PIN_CNF_PULL_PuŒup
 (0x03ULË

	)

2701 
	#GPIO_PIN_CNF_INPUT_Pos
 (1ULË

	)

2702 
	#GPIO_PIN_CNF_INPUT_Msk
 (0x1UL << 
GPIO_PIN_CNF_INPUT_Pos
Ë

	)

2703 
	#GPIO_PIN_CNF_INPUT_C⁄√˘
 (0ULË

	)

2704 
	#GPIO_PIN_CNF_INPUT_Disc⁄√˘
 (1ULË

	)

2707 
	#GPIO_PIN_CNF_DIR_Pos
 (0ULË

	)

2708 
	#GPIO_PIN_CNF_DIR_Msk
 (0x1UL << 
GPIO_PIN_CNF_DIR_Pos
Ë

	)

2709 
	#GPIO_PIN_CNF_DIR_I≈ut
 (0ULË

	)

2710 
	#GPIO_PIN_CNF_DIR_Ouçut
 (1ULË

	)

2720 
	#GPIOTE_INTENSET_PORT_Pos
 (31ULË

	)

2721 
	#GPIOTE_INTENSET_PORT_Msk
 (0x1UL << 
GPIOTE_INTENSET_PORT_Pos
Ë

	)

2722 
	#GPIOTE_INTENSET_PORT_DißbÀd
 (0ULË

	)

2723 
	#GPIOTE_INTENSET_PORT_E«bÀd
 (1ULË

	)

2724 
	#GPIOTE_INTENSET_PORT_Së
 (1ULË

	)

2727 
	#GPIOTE_INTENSET_IN3_Pos
 (3ULË

	)

2728 
	#GPIOTE_INTENSET_IN3_Msk
 (0x1UL << 
GPIOTE_INTENSET_IN3_Pos
Ë

	)

2729 
	#GPIOTE_INTENSET_IN3_DißbÀd
 (0ULË

	)

2730 
	#GPIOTE_INTENSET_IN3_E«bÀd
 (1ULË

	)

2731 
	#GPIOTE_INTENSET_IN3_Së
 (1ULË

	)

2734 
	#GPIOTE_INTENSET_IN2_Pos
 (2ULË

	)

2735 
	#GPIOTE_INTENSET_IN2_Msk
 (0x1UL << 
GPIOTE_INTENSET_IN2_Pos
Ë

	)

2736 
	#GPIOTE_INTENSET_IN2_DißbÀd
 (0ULË

	)

2737 
	#GPIOTE_INTENSET_IN2_E«bÀd
 (1ULË

	)

2738 
	#GPIOTE_INTENSET_IN2_Së
 (1ULË

	)

2741 
	#GPIOTE_INTENSET_IN1_Pos
 (1ULË

	)

2742 
	#GPIOTE_INTENSET_IN1_Msk
 (0x1UL << 
GPIOTE_INTENSET_IN1_Pos
Ë

	)

2743 
	#GPIOTE_INTENSET_IN1_DißbÀd
 (0ULË

	)

2744 
	#GPIOTE_INTENSET_IN1_E«bÀd
 (1ULË

	)

2745 
	#GPIOTE_INTENSET_IN1_Së
 (1ULË

	)

2748 
	#GPIOTE_INTENSET_IN0_Pos
 (0ULË

	)

2749 
	#GPIOTE_INTENSET_IN0_Msk
 (0x1UL << 
GPIOTE_INTENSET_IN0_Pos
Ë

	)

2750 
	#GPIOTE_INTENSET_IN0_DißbÀd
 (0ULË

	)

2751 
	#GPIOTE_INTENSET_IN0_E«bÀd
 (1ULË

	)

2752 
	#GPIOTE_INTENSET_IN0_Së
 (1ULË

	)

2758 
	#GPIOTE_INTENCLR_PORT_Pos
 (31ULË

	)

2759 
	#GPIOTE_INTENCLR_PORT_Msk
 (0x1UL << 
GPIOTE_INTENCLR_PORT_Pos
Ë

	)

2760 
	#GPIOTE_INTENCLR_PORT_DißbÀd
 (0ULË

	)

2761 
	#GPIOTE_INTENCLR_PORT_E«bÀd
 (1ULË

	)

2762 
	#GPIOTE_INTENCLR_PORT_CÀ¨
 (1ULË

	)

2765 
	#GPIOTE_INTENCLR_IN3_Pos
 (3ULË

	)

2766 
	#GPIOTE_INTENCLR_IN3_Msk
 (0x1UL << 
GPIOTE_INTENCLR_IN3_Pos
Ë

	)

2767 
	#GPIOTE_INTENCLR_IN3_DißbÀd
 (0ULË

	)

2768 
	#GPIOTE_INTENCLR_IN3_E«bÀd
 (1ULË

	)

2769 
	#GPIOTE_INTENCLR_IN3_CÀ¨
 (1ULË

	)

2772 
	#GPIOTE_INTENCLR_IN2_Pos
 (2ULË

	)

2773 
	#GPIOTE_INTENCLR_IN2_Msk
 (0x1UL << 
GPIOTE_INTENCLR_IN2_Pos
Ë

	)

2774 
	#GPIOTE_INTENCLR_IN2_DißbÀd
 (0ULË

	)

2775 
	#GPIOTE_INTENCLR_IN2_E«bÀd
 (1ULË

	)

2776 
	#GPIOTE_INTENCLR_IN2_CÀ¨
 (1ULË

	)

2779 
	#GPIOTE_INTENCLR_IN1_Pos
 (1ULË

	)

2780 
	#GPIOTE_INTENCLR_IN1_Msk
 (0x1UL << 
GPIOTE_INTENCLR_IN1_Pos
Ë

	)

2781 
	#GPIOTE_INTENCLR_IN1_DißbÀd
 (0ULË

	)

2782 
	#GPIOTE_INTENCLR_IN1_E«bÀd
 (1ULË

	)

2783 
	#GPIOTE_INTENCLR_IN1_CÀ¨
 (1ULË

	)

2786 
	#GPIOTE_INTENCLR_IN0_Pos
 (0ULË

	)

2787 
	#GPIOTE_INTENCLR_IN0_Msk
 (0x1UL << 
GPIOTE_INTENCLR_IN0_Pos
Ë

	)

2788 
	#GPIOTE_INTENCLR_IN0_DißbÀd
 (0ULË

	)

2789 
	#GPIOTE_INTENCLR_IN0_E«bÀd
 (1ULË

	)

2790 
	#GPIOTE_INTENCLR_IN0_CÀ¨
 (1ULË

	)

2796 
	#GPIOTE_CONFIG_OUTINIT_Pos
 (20ULË

	)

2797 
	#GPIOTE_CONFIG_OUTINIT_Msk
 (0x1UL << 
GPIOTE_CONFIG_OUTINIT_Pos
Ë

	)

2798 
	#GPIOTE_CONFIG_OUTINIT_Low
 (0ULË

	)

2799 
	#GPIOTE_CONFIG_OUTINIT_High
 (1ULË

	)

2802 
	#GPIOTE_CONFIG_POLARITY_Pos
 (16ULË

	)

2803 
	#GPIOTE_CONFIG_POLARITY_Msk
 (0x3UL << 
GPIOTE_CONFIG_POLARITY_Pos
Ë

	)

2804 
	#GPIOTE_CONFIG_POLARITY_LoToHi
 (0x01ULË

	)

2805 
	#GPIOTE_CONFIG_POLARITY_HiToLo
 (0x02ULË

	)

2806 
	#GPIOTE_CONFIG_POLARITY_ToggÀ
 (0x03ULË

	)

2809 
	#GPIOTE_CONFIG_PSEL_Pos
 (8ULË

	)

2810 
	#GPIOTE_CONFIG_PSEL_Msk
 (0x1FUL << 
GPIOTE_CONFIG_PSEL_Pos
Ë

	)

2813 
	#GPIOTE_CONFIG_MODE_Pos
 (0ULË

	)

2814 
	#GPIOTE_CONFIG_MODE_Msk
 (0x3UL << 
GPIOTE_CONFIG_MODE_Pos
Ë

	)

2815 
	#GPIOTE_CONFIG_MODE_DißbÀd
 (0x00ULË

	)

2816 
	#GPIOTE_CONFIG_MODE_Evít
 (0x01ULË

	)

2817 
	#GPIOTE_CONFIG_MODE_Task
 (0x03ULË

	)

2823 
	#GPIOTE_POWER_POWER_Pos
 (0ULË

	)

2824 
	#GPIOTE_POWER_POWER_Msk
 (0x1UL << 
GPIOTE_POWER_POWER_Pos
Ë

	)

2825 
	#GPIOTE_POWER_POWER_DißbÀd
 (0ULË

	)

2826 
	#GPIOTE_POWER_POWER_E«bÀd
 (1ULË

	)

2836 
	#LPCOMP_SHORTS_CROSS_STOP_Pos
 (4ULË

	)

2837 
	#LPCOMP_SHORTS_CROSS_STOP_Msk
 (0x1UL << 
LPCOMP_SHORTS_CROSS_STOP_Pos
Ë

	)

2838 
	#LPCOMP_SHORTS_CROSS_STOP_DißbÀd
 (0ULË

	)

2839 
	#LPCOMP_SHORTS_CROSS_STOP_E«bÀd
 (1ULË

	)

2842 
	#LPCOMP_SHORTS_UP_STOP_Pos
 (3ULË

	)

2843 
	#LPCOMP_SHORTS_UP_STOP_Msk
 (0x1UL << 
LPCOMP_SHORTS_UP_STOP_Pos
Ë

	)

2844 
	#LPCOMP_SHORTS_UP_STOP_DißbÀd
 (0ULË

	)

2845 
	#LPCOMP_SHORTS_UP_STOP_E«bÀd
 (1ULË

	)

2848 
	#LPCOMP_SHORTS_DOWN_STOP_Pos
 (2ULË

	)

2849 
	#LPCOMP_SHORTS_DOWN_STOP_Msk
 (0x1UL << 
LPCOMP_SHORTS_DOWN_STOP_Pos
Ë

	)

2850 
	#LPCOMP_SHORTS_DOWN_STOP_DißbÀd
 (0ULË

	)

2851 
	#LPCOMP_SHORTS_DOWN_STOP_E«bÀd
 (1ULË

	)

2854 
	#LPCOMP_SHORTS_READY_STOP_Pos
 (1ULË

	)

2855 
	#LPCOMP_SHORTS_READY_STOP_Msk
 (0x1UL << 
LPCOMP_SHORTS_READY_STOP_Pos
Ë

	)

2856 
	#LPCOMP_SHORTS_READY_STOP_DißbÀd
 (0ULË

	)

2857 
	#LPCOMP_SHORTS_READY_STOP_E«bÀd
 (1ULË

	)

2860 
	#LPCOMP_SHORTS_READY_SAMPLE_Pos
 (0ULË

	)

2861 
	#LPCOMP_SHORTS_READY_SAMPLE_Msk
 (0x1UL << 
LPCOMP_SHORTS_READY_SAMPLE_Pos
Ë

	)

2862 
	#LPCOMP_SHORTS_READY_SAMPLE_DißbÀd
 (0ULË

	)

2863 
	#LPCOMP_SHORTS_READY_SAMPLE_E«bÀd
 (1ULË

	)

2869 
	#LPCOMP_INTENSET_CROSS_Pos
 (3ULË

	)

2870 
	#LPCOMP_INTENSET_CROSS_Msk
 (0x1UL << 
LPCOMP_INTENSET_CROSS_Pos
Ë

	)

2871 
	#LPCOMP_INTENSET_CROSS_DißbÀd
 (0ULË

	)

2872 
	#LPCOMP_INTENSET_CROSS_E«bÀd
 (1ULË

	)

2873 
	#LPCOMP_INTENSET_CROSS_Së
 (1ULË

	)

2876 
	#LPCOMP_INTENSET_UP_Pos
 (2ULË

	)

2877 
	#LPCOMP_INTENSET_UP_Msk
 (0x1UL << 
LPCOMP_INTENSET_UP_Pos
Ë

	)

2878 
	#LPCOMP_INTENSET_UP_DißbÀd
 (0ULË

	)

2879 
	#LPCOMP_INTENSET_UP_E«bÀd
 (1ULË

	)

2880 
	#LPCOMP_INTENSET_UP_Së
 (1ULË

	)

2883 
	#LPCOMP_INTENSET_DOWN_Pos
 (1ULË

	)

2884 
	#LPCOMP_INTENSET_DOWN_Msk
 (0x1UL << 
LPCOMP_INTENSET_DOWN_Pos
Ë

	)

2885 
	#LPCOMP_INTENSET_DOWN_DißbÀd
 (0ULË

	)

2886 
	#LPCOMP_INTENSET_DOWN_E«bÀd
 (1ULË

	)

2887 
	#LPCOMP_INTENSET_DOWN_Së
 (1ULË

	)

2890 
	#LPCOMP_INTENSET_READY_Pos
 (0ULË

	)

2891 
	#LPCOMP_INTENSET_READY_Msk
 (0x1UL << 
LPCOMP_INTENSET_READY_Pos
Ë

	)

2892 
	#LPCOMP_INTENSET_READY_DißbÀd
 (0ULË

	)

2893 
	#LPCOMP_INTENSET_READY_E«bÀd
 (1ULË

	)

2894 
	#LPCOMP_INTENSET_READY_Së
 (1ULË

	)

2900 
	#LPCOMP_INTENCLR_CROSS_Pos
 (3ULË

	)

2901 
	#LPCOMP_INTENCLR_CROSS_Msk
 (0x1UL << 
LPCOMP_INTENCLR_CROSS_Pos
Ë

	)

2902 
	#LPCOMP_INTENCLR_CROSS_DißbÀd
 (0ULË

	)

2903 
	#LPCOMP_INTENCLR_CROSS_E«bÀd
 (1ULË

	)

2904 
	#LPCOMP_INTENCLR_CROSS_CÀ¨
 (1ULË

	)

2907 
	#LPCOMP_INTENCLR_UP_Pos
 (2ULË

	)

2908 
	#LPCOMP_INTENCLR_UP_Msk
 (0x1UL << 
LPCOMP_INTENCLR_UP_Pos
Ë

	)

2909 
	#LPCOMP_INTENCLR_UP_DißbÀd
 (0ULË

	)

2910 
	#LPCOMP_INTENCLR_UP_E«bÀd
 (1ULË

	)

2911 
	#LPCOMP_INTENCLR_UP_CÀ¨
 (1ULË

	)

2914 
	#LPCOMP_INTENCLR_DOWN_Pos
 (1ULË

	)

2915 
	#LPCOMP_INTENCLR_DOWN_Msk
 (0x1UL << 
LPCOMP_INTENCLR_DOWN_Pos
Ë

	)

2916 
	#LPCOMP_INTENCLR_DOWN_DißbÀd
 (0ULË

	)

2917 
	#LPCOMP_INTENCLR_DOWN_E«bÀd
 (1ULË

	)

2918 
	#LPCOMP_INTENCLR_DOWN_CÀ¨
 (1ULË

	)

2921 
	#LPCOMP_INTENCLR_READY_Pos
 (0ULË

	)

2922 
	#LPCOMP_INTENCLR_READY_Msk
 (0x1UL << 
LPCOMP_INTENCLR_READY_Pos
Ë

	)

2923 
	#LPCOMP_INTENCLR_READY_DißbÀd
 (0ULË

	)

2924 
	#LPCOMP_INTENCLR_READY_E«bÀd
 (1ULË

	)

2925 
	#LPCOMP_INTENCLR_READY_CÀ¨
 (1ULË

	)

2931 
	#LPCOMP_RESULT_RESULT_Pos
 (0ULË

	)

2932 
	#LPCOMP_RESULT_RESULT_Msk
 (0x1UL << 
LPCOMP_RESULT_RESULT_Pos
Ë

	)

2933 
	#LPCOMP_RESULT_RESULT_Bñlow
 (0ULË

	)

2934 
	#LPCOMP_RESULT_RESULT_Above
 (1ULË

	)

2940 
	#LPCOMP_ENABLE_ENABLE_Pos
 (0ULË

	)

2941 
	#LPCOMP_ENABLE_ENABLE_Msk
 (0x3UL << 
LPCOMP_ENABLE_ENABLE_Pos
Ë

	)

2942 
	#LPCOMP_ENABLE_ENABLE_DißbÀd
 (0x00ULË

	)

2943 
	#LPCOMP_ENABLE_ENABLE_E«bÀd
 (0x01ULË

	)

2949 
	#LPCOMP_PSEL_PSEL_Pos
 (0ULË

	)

2950 
	#LPCOMP_PSEL_PSEL_Msk
 (0x7UL << 
LPCOMP_PSEL_PSEL_Pos
Ë

	)

2951 
	#LPCOMP_PSEL_PSEL_A«logI≈ut0
 (0ULË

	)

2952 
	#LPCOMP_PSEL_PSEL_A«logI≈ut1
 (1ULË

	)

2953 
	#LPCOMP_PSEL_PSEL_A«logI≈ut2
 (2ULË

	)

2954 
	#LPCOMP_PSEL_PSEL_A«logI≈ut3
 (3ULË

	)

2955 
	#LPCOMP_PSEL_PSEL_A«logI≈ut4
 (4ULË

	)

2956 
	#LPCOMP_PSEL_PSEL_A«logI≈ut5
 (5ULË

	)

2957 
	#LPCOMP_PSEL_PSEL_A«logI≈ut6
 (6ULË

	)

2958 
	#LPCOMP_PSEL_PSEL_A«logI≈ut7
 (7ULË

	)

2964 
	#LPCOMP_REFSEL_REFSEL_Pos
 (0ULË

	)

2965 
	#LPCOMP_REFSEL_REFSEL_Msk
 (0x7UL << 
LPCOMP_REFSEL_REFSEL_Pos
Ë

	)

2966 
	#LPCOMP_REFSEL_REFSEL_SuµlyO√EighthPªsˇlög
 (0ULË

	)

2967 
	#LPCOMP_REFSEL_REFSEL_SuµlyTwoEighthsPªsˇlög
 (1ULË

	)

2968 
	#LPCOMP_REFSEL_REFSEL_SuµlyThªeEighthsPªsˇlög
 (2ULË

	)

2969 
	#LPCOMP_REFSEL_REFSEL_SuµlyFourEighthsPªsˇlög
 (3ULË

	)

2970 
	#LPCOMP_REFSEL_REFSEL_SuµlyFiveEighthsPªsˇlög
 (4ULË

	)

2971 
	#LPCOMP_REFSEL_REFSEL_SuµlySixEighthsPªsˇlög
 (5ULË

	)

2972 
	#LPCOMP_REFSEL_REFSEL_SuµlySevíEighthsPªsˇlög
 (6ULË

	)

2973 
	#LPCOMP_REFSEL_REFSEL_ARef
 (7ULË

	)

2979 
	#LPCOMP_EXTREFSEL_EXTREFSEL_Pos
 (0ULË

	)

2980 
	#LPCOMP_EXTREFSEL_EXTREFSEL_Msk
 (0x1UL << 
LPCOMP_EXTREFSEL_EXTREFSEL_Pos
Ë

	)

2981 
	#LPCOMP_EXTREFSEL_EXTREFSEL_A«logRe„ªn˚0
 (0ULË

	)

2982 
	#LPCOMP_EXTREFSEL_EXTREFSEL_A«logRe„ªn˚1
 (1ULË

	)

2988 
	#LPCOMP_ANADETECT_ANADETECT_Pos
 (0ULË

	)

2989 
	#LPCOMP_ANADETECT_ANADETECT_Msk
 (0x3UL << 
LPCOMP_ANADETECT_ANADETECT_Pos
Ë

	)

2990 
	#LPCOMP_ANADETECT_ANADETECT_Cross
 (0ULË

	)

2991 
	#LPCOMP_ANADETECT_ANADETECT_Up
 (1ULË

	)

2992 
	#LPCOMP_ANADETECT_ANADETECT_Down
 (2ULË

	)

2998 
	#LPCOMP_POWER_POWER_Pos
 (0ULË

	)

2999 
	#LPCOMP_POWER_POWER_Msk
 (0x1UL << 
LPCOMP_POWER_POWER_Pos
Ë

	)

3000 
	#LPCOMP_POWER_POWER_DißbÀd
 (0ULË

	)

3001 
	#LPCOMP_POWER_POWER_E«bÀd
 (1ULË

	)

3011 
	#MPU_PERR0_PPI_Pos
 (31ULË

	)

3012 
	#MPU_PERR0_PPI_Msk
 (0x1UL << 
MPU_PERR0_PPI_Pos
Ë

	)

3013 
	#MPU_PERR0_PPI_InRegi⁄1
 (0ULË

	)

3014 
	#MPU_PERR0_PPI_InRegi⁄0
 (1ULË

	)

3017 
	#MPU_PERR0_NVMC_Pos
 (30ULË

	)

3018 
	#MPU_PERR0_NVMC_Msk
 (0x1UL << 
MPU_PERR0_NVMC_Pos
Ë

	)

3019 
	#MPU_PERR0_NVMC_InRegi⁄1
 (0ULË

	)

3020 
	#MPU_PERR0_NVMC_InRegi⁄0
 (1ULË

	)

3023 
	#MPU_PERR0_LPCOMP_Pos
 (19ULË

	)

3024 
	#MPU_PERR0_LPCOMP_Msk
 (0x1UL << 
MPU_PERR0_LPCOMP_Pos
Ë

	)

3025 
	#MPU_PERR0_LPCOMP_InRegi⁄1
 (0ULË

	)

3026 
	#MPU_PERR0_LPCOMP_InRegi⁄0
 (1ULË

	)

3029 
	#MPU_PERR0_QDEC_Pos
 (18ULË

	)

3030 
	#MPU_PERR0_QDEC_Msk
 (0x1UL << 
MPU_PERR0_QDEC_Pos
Ë

	)

3031 
	#MPU_PERR0_QDEC_InRegi⁄1
 (0ULË

	)

3032 
	#MPU_PERR0_QDEC_InRegi⁄0
 (1ULË

	)

3035 
	#MPU_PERR0_RTC1_Pos
 (17ULË

	)

3036 
	#MPU_PERR0_RTC1_Msk
 (0x1UL << 
MPU_PERR0_RTC1_Pos
Ë

	)

3037 
	#MPU_PERR0_RTC1_InRegi⁄1
 (0ULË

	)

3038 
	#MPU_PERR0_RTC1_InRegi⁄0
 (1ULË

	)

3041 
	#MPU_PERR0_WDT_Pos
 (16ULË

	)

3042 
	#MPU_PERR0_WDT_Msk
 (0x1UL << 
MPU_PERR0_WDT_Pos
Ë

	)

3043 
	#MPU_PERR0_WDT_InRegi⁄1
 (0ULË

	)

3044 
	#MPU_PERR0_WDT_InRegi⁄0
 (1ULË

	)

3047 
	#MPU_PERR0_CCM_AAR_Pos
 (15ULË

	)

3048 
	#MPU_PERR0_CCM_AAR_Msk
 (0x1UL << 
MPU_PERR0_CCM_AAR_Pos
Ë

	)

3049 
	#MPU_PERR0_CCM_AAR_InRegi⁄1
 (0ULË

	)

3050 
	#MPU_PERR0_CCM_AAR_InRegi⁄0
 (1ULË

	)

3053 
	#MPU_PERR0_ECB_Pos
 (14ULË

	)

3054 
	#MPU_PERR0_ECB_Msk
 (0x1UL << 
MPU_PERR0_ECB_Pos
Ë

	)

3055 
	#MPU_PERR0_ECB_InRegi⁄1
 (0ULË

	)

3056 
	#MPU_PERR0_ECB_InRegi⁄0
 (1ULË

	)

3059 
	#MPU_PERR0_RNG_Pos
 (13ULË

	)

3060 
	#MPU_PERR0_RNG_Msk
 (0x1UL << 
MPU_PERR0_RNG_Pos
Ë

	)

3061 
	#MPU_PERR0_RNG_InRegi⁄1
 (0ULË

	)

3062 
	#MPU_PERR0_RNG_InRegi⁄0
 (1ULË

	)

3065 
	#MPU_PERR0_TEMP_Pos
 (12ULË

	)

3066 
	#MPU_PERR0_TEMP_Msk
 (0x1UL << 
MPU_PERR0_TEMP_Pos
Ë

	)

3067 
	#MPU_PERR0_TEMP_InRegi⁄1
 (0ULË

	)

3068 
	#MPU_PERR0_TEMP_InRegi⁄0
 (1ULË

	)

3071 
	#MPU_PERR0_RTC0_Pos
 (11ULË

	)

3072 
	#MPU_PERR0_RTC0_Msk
 (0x1UL << 
MPU_PERR0_RTC0_Pos
Ë

	)

3073 
	#MPU_PERR0_RTC0_InRegi⁄1
 (0ULË

	)

3074 
	#MPU_PERR0_RTC0_InRegi⁄0
 (1ULË

	)

3077 
	#MPU_PERR0_TIMER2_Pos
 (10ULË

	)

3078 
	#MPU_PERR0_TIMER2_Msk
 (0x1UL << 
MPU_PERR0_TIMER2_Pos
Ë

	)

3079 
	#MPU_PERR0_TIMER2_InRegi⁄1
 (0ULË

	)

3080 
	#MPU_PERR0_TIMER2_InRegi⁄0
 (1ULË

	)

3083 
	#MPU_PERR0_TIMER1_Pos
 (9ULË

	)

3084 
	#MPU_PERR0_TIMER1_Msk
 (0x1UL << 
MPU_PERR0_TIMER1_Pos
Ë

	)

3085 
	#MPU_PERR0_TIMER1_InRegi⁄1
 (0ULË

	)

3086 
	#MPU_PERR0_TIMER1_InRegi⁄0
 (1ULË

	)

3089 
	#MPU_PERR0_TIMER0_Pos
 (8ULË

	)

3090 
	#MPU_PERR0_TIMER0_Msk
 (0x1UL << 
MPU_PERR0_TIMER0_Pos
Ë

	)

3091 
	#MPU_PERR0_TIMER0_InRegi⁄1
 (0ULË

	)

3092 
	#MPU_PERR0_TIMER0_InRegi⁄0
 (1ULË

	)

3095 
	#MPU_PERR0_ADC_Pos
 (7ULË

	)

3096 
	#MPU_PERR0_ADC_Msk
 (0x1UL << 
MPU_PERR0_ADC_Pos
Ë

	)

3097 
	#MPU_PERR0_ADC_InRegi⁄1
 (0ULË

	)

3098 
	#MPU_PERR0_ADC_InRegi⁄0
 (1ULË

	)

3101 
	#MPU_PERR0_GPIOTE_Pos
 (6ULË

	)

3102 
	#MPU_PERR0_GPIOTE_Msk
 (0x1UL << 
MPU_PERR0_GPIOTE_Pos
Ë

	)

3103 
	#MPU_PERR0_GPIOTE_InRegi⁄1
 (0ULË

	)

3104 
	#MPU_PERR0_GPIOTE_InRegi⁄0
 (1ULË

	)

3107 
	#MPU_PERR0_SPI1_TWI1_Pos
 (4ULË

	)

3108 
	#MPU_PERR0_SPI1_TWI1_Msk
 (0x1UL << 
MPU_PERR0_SPI1_TWI1_Pos
Ë

	)

3109 
	#MPU_PERR0_SPI1_TWI1_InRegi⁄1
 (0ULË

	)

3110 
	#MPU_PERR0_SPI1_TWI1_InRegi⁄0
 (1ULË

	)

3113 
	#MPU_PERR0_SPI0_TWI0_Pos
 (3ULË

	)

3114 
	#MPU_PERR0_SPI0_TWI0_Msk
 (0x1UL << 
MPU_PERR0_SPI0_TWI0_Pos
Ë

	)

3115 
	#MPU_PERR0_SPI0_TWI0_InRegi⁄1
 (0ULË

	)

3116 
	#MPU_PERR0_SPI0_TWI0_InRegi⁄0
 (1ULË

	)

3119 
	#MPU_PERR0_UART0_Pos
 (2ULË

	)

3120 
	#MPU_PERR0_UART0_Msk
 (0x1UL << 
MPU_PERR0_UART0_Pos
Ë

	)

3121 
	#MPU_PERR0_UART0_InRegi⁄1
 (0ULË

	)

3122 
	#MPU_PERR0_UART0_InRegi⁄0
 (1ULË

	)

3125 
	#MPU_PERR0_RADIO_Pos
 (1ULË

	)

3126 
	#MPU_PERR0_RADIO_Msk
 (0x1UL << 
MPU_PERR0_RADIO_Pos
Ë

	)

3127 
	#MPU_PERR0_RADIO_InRegi⁄1
 (0ULË

	)

3128 
	#MPU_PERR0_RADIO_InRegi⁄0
 (1ULË

	)

3131 
	#MPU_PERR0_POWER_CLOCK_Pos
 (0ULË

	)

3132 
	#MPU_PERR0_POWER_CLOCK_Msk
 (0x1UL << 
MPU_PERR0_POWER_CLOCK_Pos
Ë

	)

3133 
	#MPU_PERR0_POWER_CLOCK_InRegi⁄1
 (0ULË

	)

3134 
	#MPU_PERR0_POWER_CLOCK_InRegi⁄0
 (1ULË

	)

3140 
	#MPU_PROTENSET0_PROTREG31_Pos
 (31ULË

	)

3141 
	#MPU_PROTENSET0_PROTREG31_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG31_Pos
Ë

	)

3142 
	#MPU_PROTENSET0_PROTREG31_DißbÀd
 (0ULË

	)

3143 
	#MPU_PROTENSET0_PROTREG31_E«bÀd
 (1ULË

	)

3144 
	#MPU_PROTENSET0_PROTREG31_Së
 (1ULË

	)

3147 
	#MPU_PROTENSET0_PROTREG30_Pos
 (30ULË

	)

3148 
	#MPU_PROTENSET0_PROTREG30_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG30_Pos
Ë

	)

3149 
	#MPU_PROTENSET0_PROTREG30_DißbÀd
 (0ULË

	)

3150 
	#MPU_PROTENSET0_PROTREG30_E«bÀd
 (1ULË

	)

3151 
	#MPU_PROTENSET0_PROTREG30_Së
 (1ULË

	)

3154 
	#MPU_PROTENSET0_PROTREG29_Pos
 (29ULË

	)

3155 
	#MPU_PROTENSET0_PROTREG29_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG29_Pos
Ë

	)

3156 
	#MPU_PROTENSET0_PROTREG29_DißbÀd
 (0ULË

	)

3157 
	#MPU_PROTENSET0_PROTREG29_E«bÀd
 (1ULË

	)

3158 
	#MPU_PROTENSET0_PROTREG29_Së
 (1ULË

	)

3161 
	#MPU_PROTENSET0_PROTREG28_Pos
 (28ULË

	)

3162 
	#MPU_PROTENSET0_PROTREG28_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG28_Pos
Ë

	)

3163 
	#MPU_PROTENSET0_PROTREG28_DißbÀd
 (0ULË

	)

3164 
	#MPU_PROTENSET0_PROTREG28_E«bÀd
 (1ULË

	)

3165 
	#MPU_PROTENSET0_PROTREG28_Së
 (1ULË

	)

3168 
	#MPU_PROTENSET0_PROTREG27_Pos
 (27ULË

	)

3169 
	#MPU_PROTENSET0_PROTREG27_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG27_Pos
Ë

	)

3170 
	#MPU_PROTENSET0_PROTREG27_DißbÀd
 (0ULË

	)

3171 
	#MPU_PROTENSET0_PROTREG27_E«bÀd
 (1ULË

	)

3172 
	#MPU_PROTENSET0_PROTREG27_Së
 (1ULË

	)

3175 
	#MPU_PROTENSET0_PROTREG26_Pos
 (26ULË

	)

3176 
	#MPU_PROTENSET0_PROTREG26_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG26_Pos
Ë

	)

3177 
	#MPU_PROTENSET0_PROTREG26_DißbÀd
 (0ULË

	)

3178 
	#MPU_PROTENSET0_PROTREG26_E«bÀd
 (1ULË

	)

3179 
	#MPU_PROTENSET0_PROTREG26_Së
 (1ULË

	)

3182 
	#MPU_PROTENSET0_PROTREG25_Pos
 (25ULË

	)

3183 
	#MPU_PROTENSET0_PROTREG25_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG25_Pos
Ë

	)

3184 
	#MPU_PROTENSET0_PROTREG25_DißbÀd
 (0ULË

	)

3185 
	#MPU_PROTENSET0_PROTREG25_E«bÀd
 (1ULË

	)

3186 
	#MPU_PROTENSET0_PROTREG25_Së
 (1ULË

	)

3189 
	#MPU_PROTENSET0_PROTREG24_Pos
 (24ULË

	)

3190 
	#MPU_PROTENSET0_PROTREG24_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG24_Pos
Ë

	)

3191 
	#MPU_PROTENSET0_PROTREG24_DißbÀd
 (0ULË

	)

3192 
	#MPU_PROTENSET0_PROTREG24_E«bÀd
 (1ULË

	)

3193 
	#MPU_PROTENSET0_PROTREG24_Së
 (1ULË

	)

3196 
	#MPU_PROTENSET0_PROTREG23_Pos
 (23ULË

	)

3197 
	#MPU_PROTENSET0_PROTREG23_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG23_Pos
Ë

	)

3198 
	#MPU_PROTENSET0_PROTREG23_DißbÀd
 (0ULË

	)

3199 
	#MPU_PROTENSET0_PROTREG23_E«bÀd
 (1ULË

	)

3200 
	#MPU_PROTENSET0_PROTREG23_Së
 (1ULË

	)

3203 
	#MPU_PROTENSET0_PROTREG22_Pos
 (22ULË

	)

3204 
	#MPU_PROTENSET0_PROTREG22_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG22_Pos
Ë

	)

3205 
	#MPU_PROTENSET0_PROTREG22_DißbÀd
 (0ULË

	)

3206 
	#MPU_PROTENSET0_PROTREG22_E«bÀd
 (1ULË

	)

3207 
	#MPU_PROTENSET0_PROTREG22_Së
 (1ULË

	)

3210 
	#MPU_PROTENSET0_PROTREG21_Pos
 (21ULË

	)

3211 
	#MPU_PROTENSET0_PROTREG21_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG21_Pos
Ë

	)

3212 
	#MPU_PROTENSET0_PROTREG21_DißbÀd
 (0ULË

	)

3213 
	#MPU_PROTENSET0_PROTREG21_E«bÀd
 (1ULË

	)

3214 
	#MPU_PROTENSET0_PROTREG21_Së
 (1ULË

	)

3217 
	#MPU_PROTENSET0_PROTREG20_Pos
 (20ULË

	)

3218 
	#MPU_PROTENSET0_PROTREG20_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG20_Pos
Ë

	)

3219 
	#MPU_PROTENSET0_PROTREG20_DißbÀd
 (0ULË

	)

3220 
	#MPU_PROTENSET0_PROTREG20_E«bÀd
 (1ULË

	)

3221 
	#MPU_PROTENSET0_PROTREG20_Së
 (1ULË

	)

3224 
	#MPU_PROTENSET0_PROTREG19_Pos
 (19ULË

	)

3225 
	#MPU_PROTENSET0_PROTREG19_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG19_Pos
Ë

	)

3226 
	#MPU_PROTENSET0_PROTREG19_DißbÀd
 (0ULË

	)

3227 
	#MPU_PROTENSET0_PROTREG19_E«bÀd
 (1ULË

	)

3228 
	#MPU_PROTENSET0_PROTREG19_Së
 (1ULË

	)

3231 
	#MPU_PROTENSET0_PROTREG18_Pos
 (18ULË

	)

3232 
	#MPU_PROTENSET0_PROTREG18_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG18_Pos
Ë

	)

3233 
	#MPU_PROTENSET0_PROTREG18_DißbÀd
 (0ULË

	)

3234 
	#MPU_PROTENSET0_PROTREG18_E«bÀd
 (1ULË

	)

3235 
	#MPU_PROTENSET0_PROTREG18_Së
 (1ULË

	)

3238 
	#MPU_PROTENSET0_PROTREG17_Pos
 (17ULË

	)

3239 
	#MPU_PROTENSET0_PROTREG17_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG17_Pos
Ë

	)

3240 
	#MPU_PROTENSET0_PROTREG17_DißbÀd
 (0ULË

	)

3241 
	#MPU_PROTENSET0_PROTREG17_E«bÀd
 (1ULË

	)

3242 
	#MPU_PROTENSET0_PROTREG17_Së
 (1ULË

	)

3245 
	#MPU_PROTENSET0_PROTREG16_Pos
 (16ULË

	)

3246 
	#MPU_PROTENSET0_PROTREG16_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG16_Pos
Ë

	)

3247 
	#MPU_PROTENSET0_PROTREG16_DißbÀd
 (0ULË

	)

3248 
	#MPU_PROTENSET0_PROTREG16_E«bÀd
 (1ULË

	)

3249 
	#MPU_PROTENSET0_PROTREG16_Së
 (1ULË

	)

3252 
	#MPU_PROTENSET0_PROTREG15_Pos
 (15ULË

	)

3253 
	#MPU_PROTENSET0_PROTREG15_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG15_Pos
Ë

	)

3254 
	#MPU_PROTENSET0_PROTREG15_DißbÀd
 (0ULË

	)

3255 
	#MPU_PROTENSET0_PROTREG15_E«bÀd
 (1ULË

	)

3256 
	#MPU_PROTENSET0_PROTREG15_Së
 (1ULË

	)

3259 
	#MPU_PROTENSET0_PROTREG14_Pos
 (14ULË

	)

3260 
	#MPU_PROTENSET0_PROTREG14_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG14_Pos
Ë

	)

3261 
	#MPU_PROTENSET0_PROTREG14_DißbÀd
 (0ULË

	)

3262 
	#MPU_PROTENSET0_PROTREG14_E«bÀd
 (1ULË

	)

3263 
	#MPU_PROTENSET0_PROTREG14_Së
 (1ULË

	)

3266 
	#MPU_PROTENSET0_PROTREG13_Pos
 (13ULË

	)

3267 
	#MPU_PROTENSET0_PROTREG13_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG13_Pos
Ë

	)

3268 
	#MPU_PROTENSET0_PROTREG13_DißbÀd
 (0ULË

	)

3269 
	#MPU_PROTENSET0_PROTREG13_E«bÀd
 (1ULË

	)

3270 
	#MPU_PROTENSET0_PROTREG13_Së
 (1ULË

	)

3273 
	#MPU_PROTENSET0_PROTREG12_Pos
 (12ULË

	)

3274 
	#MPU_PROTENSET0_PROTREG12_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG12_Pos
Ë

	)

3275 
	#MPU_PROTENSET0_PROTREG12_DißbÀd
 (0ULË

	)

3276 
	#MPU_PROTENSET0_PROTREG12_E«bÀd
 (1ULË

	)

3277 
	#MPU_PROTENSET0_PROTREG12_Së
 (1ULË

	)

3280 
	#MPU_PROTENSET0_PROTREG11_Pos
 (11ULË

	)

3281 
	#MPU_PROTENSET0_PROTREG11_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG11_Pos
Ë

	)

3282 
	#MPU_PROTENSET0_PROTREG11_DißbÀd
 (0ULË

	)

3283 
	#MPU_PROTENSET0_PROTREG11_E«bÀd
 (1ULË

	)

3284 
	#MPU_PROTENSET0_PROTREG11_Së
 (1ULË

	)

3287 
	#MPU_PROTENSET0_PROTREG10_Pos
 (10ULË

	)

3288 
	#MPU_PROTENSET0_PROTREG10_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG10_Pos
Ë

	)

3289 
	#MPU_PROTENSET0_PROTREG10_DißbÀd
 (0ULË

	)

3290 
	#MPU_PROTENSET0_PROTREG10_E«bÀd
 (1ULË

	)

3291 
	#MPU_PROTENSET0_PROTREG10_Së
 (1ULË

	)

3294 
	#MPU_PROTENSET0_PROTREG9_Pos
 (9ULË

	)

3295 
	#MPU_PROTENSET0_PROTREG9_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG9_Pos
Ë

	)

3296 
	#MPU_PROTENSET0_PROTREG9_DißbÀd
 (0ULË

	)

3297 
	#MPU_PROTENSET0_PROTREG9_E«bÀd
 (1ULË

	)

3298 
	#MPU_PROTENSET0_PROTREG9_Së
 (1ULË

	)

3301 
	#MPU_PROTENSET0_PROTREG8_Pos
 (8ULË

	)

3302 
	#MPU_PROTENSET0_PROTREG8_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG8_Pos
Ë

	)

3303 
	#MPU_PROTENSET0_PROTREG8_DißbÀd
 (0ULË

	)

3304 
	#MPU_PROTENSET0_PROTREG8_E«bÀd
 (1ULË

	)

3305 
	#MPU_PROTENSET0_PROTREG8_Së
 (1ULË

	)

3308 
	#MPU_PROTENSET0_PROTREG7_Pos
 (7ULË

	)

3309 
	#MPU_PROTENSET0_PROTREG7_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG7_Pos
Ë

	)

3310 
	#MPU_PROTENSET0_PROTREG7_DißbÀd
 (0ULË

	)

3311 
	#MPU_PROTENSET0_PROTREG7_E«bÀd
 (1ULË

	)

3312 
	#MPU_PROTENSET0_PROTREG7_Së
 (1ULË

	)

3315 
	#MPU_PROTENSET0_PROTREG6_Pos
 (6ULË

	)

3316 
	#MPU_PROTENSET0_PROTREG6_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG6_Pos
Ë

	)

3317 
	#MPU_PROTENSET0_PROTREG6_DißbÀd
 (0ULË

	)

3318 
	#MPU_PROTENSET0_PROTREG6_E«bÀd
 (1ULË

	)

3319 
	#MPU_PROTENSET0_PROTREG6_Së
 (1ULË

	)

3322 
	#MPU_PROTENSET0_PROTREG5_Pos
 (5ULË

	)

3323 
	#MPU_PROTENSET0_PROTREG5_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG5_Pos
Ë

	)

3324 
	#MPU_PROTENSET0_PROTREG5_DißbÀd
 (0ULË

	)

3325 
	#MPU_PROTENSET0_PROTREG5_E«bÀd
 (1ULË

	)

3326 
	#MPU_PROTENSET0_PROTREG5_Së
 (1ULË

	)

3329 
	#MPU_PROTENSET0_PROTREG4_Pos
 (4ULË

	)

3330 
	#MPU_PROTENSET0_PROTREG4_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG4_Pos
Ë

	)

3331 
	#MPU_PROTENSET0_PROTREG4_DißbÀd
 (0ULË

	)

3332 
	#MPU_PROTENSET0_PROTREG4_E«bÀd
 (1ULË

	)

3333 
	#MPU_PROTENSET0_PROTREG4_Së
 (1ULË

	)

3336 
	#MPU_PROTENSET0_PROTREG3_Pos
 (3ULË

	)

3337 
	#MPU_PROTENSET0_PROTREG3_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG3_Pos
Ë

	)

3338 
	#MPU_PROTENSET0_PROTREG3_DißbÀd
 (0ULË

	)

3339 
	#MPU_PROTENSET0_PROTREG3_E«bÀd
 (1ULË

	)

3340 
	#MPU_PROTENSET0_PROTREG3_Së
 (1ULË

	)

3343 
	#MPU_PROTENSET0_PROTREG2_Pos
 (2ULË

	)

3344 
	#MPU_PROTENSET0_PROTREG2_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG2_Pos
Ë

	)

3345 
	#MPU_PROTENSET0_PROTREG2_DißbÀd
 (0ULË

	)

3346 
	#MPU_PROTENSET0_PROTREG2_E«bÀd
 (1ULË

	)

3347 
	#MPU_PROTENSET0_PROTREG2_Së
 (1ULË

	)

3350 
	#MPU_PROTENSET0_PROTREG1_Pos
 (1ULË

	)

3351 
	#MPU_PROTENSET0_PROTREG1_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG1_Pos
Ë

	)

3352 
	#MPU_PROTENSET0_PROTREG1_DißbÀd
 (0ULË

	)

3353 
	#MPU_PROTENSET0_PROTREG1_E«bÀd
 (1ULË

	)

3354 
	#MPU_PROTENSET0_PROTREG1_Së
 (1ULË

	)

3357 
	#MPU_PROTENSET0_PROTREG0_Pos
 (0ULË

	)

3358 
	#MPU_PROTENSET0_PROTREG0_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG0_Pos
Ë

	)

3359 
	#MPU_PROTENSET0_PROTREG0_DißbÀd
 (0ULË

	)

3360 
	#MPU_PROTENSET0_PROTREG0_E«bÀd
 (1ULË

	)

3361 
	#MPU_PROTENSET0_PROTREG0_Së
 (1ULË

	)

3367 
	#MPU_PROTENSET1_PROTREG63_Pos
 (31ULË

	)

3368 
	#MPU_PROTENSET1_PROTREG63_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG63_Pos
Ë

	)

3369 
	#MPU_PROTENSET1_PROTREG63_DißbÀd
 (0ULË

	)

3370 
	#MPU_PROTENSET1_PROTREG63_E«bÀd
 (1ULË

	)

3371 
	#MPU_PROTENSET1_PROTREG63_Së
 (1ULË

	)

3374 
	#MPU_PROTENSET1_PROTREG62_Pos
 (30ULË

	)

3375 
	#MPU_PROTENSET1_PROTREG62_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG62_Pos
Ë

	)

3376 
	#MPU_PROTENSET1_PROTREG62_DißbÀd
 (0ULË

	)

3377 
	#MPU_PROTENSET1_PROTREG62_E«bÀd
 (1ULË

	)

3378 
	#MPU_PROTENSET1_PROTREG62_Së
 (1ULË

	)

3381 
	#MPU_PROTENSET1_PROTREG61_Pos
 (29ULË

	)

3382 
	#MPU_PROTENSET1_PROTREG61_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG61_Pos
Ë

	)

3383 
	#MPU_PROTENSET1_PROTREG61_DißbÀd
 (0ULË

	)

3384 
	#MPU_PROTENSET1_PROTREG61_E«bÀd
 (1ULË

	)

3385 
	#MPU_PROTENSET1_PROTREG61_Së
 (1ULË

	)

3388 
	#MPU_PROTENSET1_PROTREG60_Pos
 (28ULË

	)

3389 
	#MPU_PROTENSET1_PROTREG60_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG60_Pos
Ë

	)

3390 
	#MPU_PROTENSET1_PROTREG60_DißbÀd
 (0ULË

	)

3391 
	#MPU_PROTENSET1_PROTREG60_E«bÀd
 (1ULË

	)

3392 
	#MPU_PROTENSET1_PROTREG60_Së
 (1ULË

	)

3395 
	#MPU_PROTENSET1_PROTREG59_Pos
 (27ULË

	)

3396 
	#MPU_PROTENSET1_PROTREG59_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG59_Pos
Ë

	)

3397 
	#MPU_PROTENSET1_PROTREG59_DißbÀd
 (0ULË

	)

3398 
	#MPU_PROTENSET1_PROTREG59_E«bÀd
 (1ULË

	)

3399 
	#MPU_PROTENSET1_PROTREG59_Së
 (1ULË

	)

3402 
	#MPU_PROTENSET1_PROTREG58_Pos
 (26ULË

	)

3403 
	#MPU_PROTENSET1_PROTREG58_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG58_Pos
Ë

	)

3404 
	#MPU_PROTENSET1_PROTREG58_DißbÀd
 (0ULË

	)

3405 
	#MPU_PROTENSET1_PROTREG58_E«bÀd
 (1ULË

	)

3406 
	#MPU_PROTENSET1_PROTREG58_Së
 (1ULË

	)

3409 
	#MPU_PROTENSET1_PROTREG57_Pos
 (25ULË

	)

3410 
	#MPU_PROTENSET1_PROTREG57_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG57_Pos
Ë

	)

3411 
	#MPU_PROTENSET1_PROTREG57_DißbÀd
 (0ULË

	)

3412 
	#MPU_PROTENSET1_PROTREG57_E«bÀd
 (1ULË

	)

3413 
	#MPU_PROTENSET1_PROTREG57_Së
 (1ULË

	)

3416 
	#MPU_PROTENSET1_PROTREG56_Pos
 (24ULË

	)

3417 
	#MPU_PROTENSET1_PROTREG56_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG56_Pos
Ë

	)

3418 
	#MPU_PROTENSET1_PROTREG56_DißbÀd
 (0ULË

	)

3419 
	#MPU_PROTENSET1_PROTREG56_E«bÀd
 (1ULË

	)

3420 
	#MPU_PROTENSET1_PROTREG56_Së
 (1ULË

	)

3423 
	#MPU_PROTENSET1_PROTREG55_Pos
 (23ULË

	)

3424 
	#MPU_PROTENSET1_PROTREG55_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG55_Pos
Ë

	)

3425 
	#MPU_PROTENSET1_PROTREG55_DißbÀd
 (0ULË

	)

3426 
	#MPU_PROTENSET1_PROTREG55_E«bÀd
 (1ULË

	)

3427 
	#MPU_PROTENSET1_PROTREG55_Së
 (1ULË

	)

3430 
	#MPU_PROTENSET1_PROTREG54_Pos
 (22ULË

	)

3431 
	#MPU_PROTENSET1_PROTREG54_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG54_Pos
Ë

	)

3432 
	#MPU_PROTENSET1_PROTREG54_DißbÀd
 (0ULË

	)

3433 
	#MPU_PROTENSET1_PROTREG54_E«bÀd
 (1ULË

	)

3434 
	#MPU_PROTENSET1_PROTREG54_Së
 (1ULË

	)

3437 
	#MPU_PROTENSET1_PROTREG53_Pos
 (21ULË

	)

3438 
	#MPU_PROTENSET1_PROTREG53_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG53_Pos
Ë

	)

3439 
	#MPU_PROTENSET1_PROTREG53_DißbÀd
 (0ULË

	)

3440 
	#MPU_PROTENSET1_PROTREG53_E«bÀd
 (1ULË

	)

3441 
	#MPU_PROTENSET1_PROTREG53_Së
 (1ULË

	)

3444 
	#MPU_PROTENSET1_PROTREG52_Pos
 (20ULË

	)

3445 
	#MPU_PROTENSET1_PROTREG52_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG52_Pos
Ë

	)

3446 
	#MPU_PROTENSET1_PROTREG52_DißbÀd
 (0ULË

	)

3447 
	#MPU_PROTENSET1_PROTREG52_E«bÀd
 (1ULË

	)

3448 
	#MPU_PROTENSET1_PROTREG52_Së
 (1ULË

	)

3451 
	#MPU_PROTENSET1_PROTREG51_Pos
 (19ULË

	)

3452 
	#MPU_PROTENSET1_PROTREG51_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG51_Pos
Ë

	)

3453 
	#MPU_PROTENSET1_PROTREG51_DißbÀd
 (0ULË

	)

3454 
	#MPU_PROTENSET1_PROTREG51_E«bÀd
 (1ULË

	)

3455 
	#MPU_PROTENSET1_PROTREG51_Së
 (1ULË

	)

3458 
	#MPU_PROTENSET1_PROTREG50_Pos
 (18ULË

	)

3459 
	#MPU_PROTENSET1_PROTREG50_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG50_Pos
Ë

	)

3460 
	#MPU_PROTENSET1_PROTREG50_DißbÀd
 (0ULË

	)

3461 
	#MPU_PROTENSET1_PROTREG50_E«bÀd
 (1ULË

	)

3462 
	#MPU_PROTENSET1_PROTREG50_Së
 (1ULË

	)

3465 
	#MPU_PROTENSET1_PROTREG49_Pos
 (17ULË

	)

3466 
	#MPU_PROTENSET1_PROTREG49_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG49_Pos
Ë

	)

3467 
	#MPU_PROTENSET1_PROTREG49_DißbÀd
 (0ULË

	)

3468 
	#MPU_PROTENSET1_PROTREG49_E«bÀd
 (1ULË

	)

3469 
	#MPU_PROTENSET1_PROTREG49_Së
 (1ULË

	)

3472 
	#MPU_PROTENSET1_PROTREG48_Pos
 (16ULË

	)

3473 
	#MPU_PROTENSET1_PROTREG48_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG48_Pos
Ë

	)

3474 
	#MPU_PROTENSET1_PROTREG48_DißbÀd
 (0ULË

	)

3475 
	#MPU_PROTENSET1_PROTREG48_E«bÀd
 (1ULË

	)

3476 
	#MPU_PROTENSET1_PROTREG48_Së
 (1ULË

	)

3479 
	#MPU_PROTENSET1_PROTREG47_Pos
 (15ULË

	)

3480 
	#MPU_PROTENSET1_PROTREG47_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG47_Pos
Ë

	)

3481 
	#MPU_PROTENSET1_PROTREG47_DißbÀd
 (0ULË

	)

3482 
	#MPU_PROTENSET1_PROTREG47_E«bÀd
 (1ULË

	)

3483 
	#MPU_PROTENSET1_PROTREG47_Së
 (1ULË

	)

3486 
	#MPU_PROTENSET1_PROTREG46_Pos
 (14ULË

	)

3487 
	#MPU_PROTENSET1_PROTREG46_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG46_Pos
Ë

	)

3488 
	#MPU_PROTENSET1_PROTREG46_DißbÀd
 (0ULË

	)

3489 
	#MPU_PROTENSET1_PROTREG46_E«bÀd
 (1ULË

	)

3490 
	#MPU_PROTENSET1_PROTREG46_Së
 (1ULË

	)

3493 
	#MPU_PROTENSET1_PROTREG45_Pos
 (13ULË

	)

3494 
	#MPU_PROTENSET1_PROTREG45_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG45_Pos
Ë

	)

3495 
	#MPU_PROTENSET1_PROTREG45_DißbÀd
 (0ULË

	)

3496 
	#MPU_PROTENSET1_PROTREG45_E«bÀd
 (1ULË

	)

3497 
	#MPU_PROTENSET1_PROTREG45_Së
 (1ULË

	)

3500 
	#MPU_PROTENSET1_PROTREG44_Pos
 (12ULË

	)

3501 
	#MPU_PROTENSET1_PROTREG44_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG44_Pos
Ë

	)

3502 
	#MPU_PROTENSET1_PROTREG44_DißbÀd
 (0ULË

	)

3503 
	#MPU_PROTENSET1_PROTREG44_E«bÀd
 (1ULË

	)

3504 
	#MPU_PROTENSET1_PROTREG44_Së
 (1ULË

	)

3507 
	#MPU_PROTENSET1_PROTREG43_Pos
 (11ULË

	)

3508 
	#MPU_PROTENSET1_PROTREG43_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG43_Pos
Ë

	)

3509 
	#MPU_PROTENSET1_PROTREG43_DißbÀd
 (0ULË

	)

3510 
	#MPU_PROTENSET1_PROTREG43_E«bÀd
 (1ULË

	)

3511 
	#MPU_PROTENSET1_PROTREG43_Së
 (1ULË

	)

3514 
	#MPU_PROTENSET1_PROTREG42_Pos
 (10ULË

	)

3515 
	#MPU_PROTENSET1_PROTREG42_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG42_Pos
Ë

	)

3516 
	#MPU_PROTENSET1_PROTREG42_DißbÀd
 (0ULË

	)

3517 
	#MPU_PROTENSET1_PROTREG42_E«bÀd
 (1ULË

	)

3518 
	#MPU_PROTENSET1_PROTREG42_Së
 (1ULË

	)

3521 
	#MPU_PROTENSET1_PROTREG41_Pos
 (9ULË

	)

3522 
	#MPU_PROTENSET1_PROTREG41_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG41_Pos
Ë

	)

3523 
	#MPU_PROTENSET1_PROTREG41_DißbÀd
 (0ULË

	)

3524 
	#MPU_PROTENSET1_PROTREG41_E«bÀd
 (1ULË

	)

3525 
	#MPU_PROTENSET1_PROTREG41_Së
 (1ULË

	)

3528 
	#MPU_PROTENSET1_PROTREG40_Pos
 (8ULË

	)

3529 
	#MPU_PROTENSET1_PROTREG40_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG40_Pos
Ë

	)

3530 
	#MPU_PROTENSET1_PROTREG40_DißbÀd
 (0ULË

	)

3531 
	#MPU_PROTENSET1_PROTREG40_E«bÀd
 (1ULË

	)

3532 
	#MPU_PROTENSET1_PROTREG40_Së
 (1ULË

	)

3535 
	#MPU_PROTENSET1_PROTREG39_Pos
 (7ULË

	)

3536 
	#MPU_PROTENSET1_PROTREG39_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG39_Pos
Ë

	)

3537 
	#MPU_PROTENSET1_PROTREG39_DißbÀd
 (0ULË

	)

3538 
	#MPU_PROTENSET1_PROTREG39_E«bÀd
 (1ULË

	)

3539 
	#MPU_PROTENSET1_PROTREG39_Së
 (1ULË

	)

3542 
	#MPU_PROTENSET1_PROTREG38_Pos
 (6ULË

	)

3543 
	#MPU_PROTENSET1_PROTREG38_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG38_Pos
Ë

	)

3544 
	#MPU_PROTENSET1_PROTREG38_DißbÀd
 (0ULË

	)

3545 
	#MPU_PROTENSET1_PROTREG38_E«bÀd
 (1ULË

	)

3546 
	#MPU_PROTENSET1_PROTREG38_Së
 (1ULË

	)

3549 
	#MPU_PROTENSET1_PROTREG37_Pos
 (5ULË

	)

3550 
	#MPU_PROTENSET1_PROTREG37_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG37_Pos
Ë

	)

3551 
	#MPU_PROTENSET1_PROTREG37_DißbÀd
 (0ULË

	)

3552 
	#MPU_PROTENSET1_PROTREG37_E«bÀd
 (1ULË

	)

3553 
	#MPU_PROTENSET1_PROTREG37_Së
 (1ULË

	)

3556 
	#MPU_PROTENSET1_PROTREG36_Pos
 (4ULË

	)

3557 
	#MPU_PROTENSET1_PROTREG36_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG36_Pos
Ë

	)

3558 
	#MPU_PROTENSET1_PROTREG36_DißbÀd
 (0ULË

	)

3559 
	#MPU_PROTENSET1_PROTREG36_E«bÀd
 (1ULË

	)

3560 
	#MPU_PROTENSET1_PROTREG36_Së
 (1ULË

	)

3563 
	#MPU_PROTENSET1_PROTREG35_Pos
 (3ULË

	)

3564 
	#MPU_PROTENSET1_PROTREG35_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG35_Pos
Ë

	)

3565 
	#MPU_PROTENSET1_PROTREG35_DißbÀd
 (0ULË

	)

3566 
	#MPU_PROTENSET1_PROTREG35_E«bÀd
 (1ULË

	)

3567 
	#MPU_PROTENSET1_PROTREG35_Së
 (1ULË

	)

3570 
	#MPU_PROTENSET1_PROTREG34_Pos
 (2ULË

	)

3571 
	#MPU_PROTENSET1_PROTREG34_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG34_Pos
Ë

	)

3572 
	#MPU_PROTENSET1_PROTREG34_DißbÀd
 (0ULË

	)

3573 
	#MPU_PROTENSET1_PROTREG34_E«bÀd
 (1ULË

	)

3574 
	#MPU_PROTENSET1_PROTREG34_Së
 (1ULË

	)

3577 
	#MPU_PROTENSET1_PROTREG33_Pos
 (1ULË

	)

3578 
	#MPU_PROTENSET1_PROTREG33_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG33_Pos
Ë

	)

3579 
	#MPU_PROTENSET1_PROTREG33_DißbÀd
 (0ULË

	)

3580 
	#MPU_PROTENSET1_PROTREG33_E«bÀd
 (1ULË

	)

3581 
	#MPU_PROTENSET1_PROTREG33_Së
 (1ULË

	)

3584 
	#MPU_PROTENSET1_PROTREG32_Pos
 (0ULË

	)

3585 
	#MPU_PROTENSET1_PROTREG32_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG32_Pos
Ë

	)

3586 
	#MPU_PROTENSET1_PROTREG32_DißbÀd
 (0ULË

	)

3587 
	#MPU_PROTENSET1_PROTREG32_E«bÀd
 (1ULË

	)

3588 
	#MPU_PROTENSET1_PROTREG32_Së
 (1ULË

	)

3594 
	#MPU_DISABLEINDEBUG_DISABLEINDEBUG_Pos
 (0ULË

	)

3595 
	#MPU_DISABLEINDEBUG_DISABLEINDEBUG_Msk
 (0x1UL << 
MPU_DISABLEINDEBUG_DISABLEINDEBUG_Pos
Ë

	)

3596 
	#MPU_DISABLEINDEBUG_DISABLEINDEBUG_E«bÀd
 (0ULË

	)

3597 
	#MPU_DISABLEINDEBUG_DISABLEINDEBUG_DißbÀd
 (1ULË

	)

3603 
	#MPU_PROTBLOCKSIZE_PROTBLOCKSIZE_Pos
 (0ULË

	)

3604 
	#MPU_PROTBLOCKSIZE_PROTBLOCKSIZE_Msk
 (0x3UL << 
MPU_PROTBLOCKSIZE_PROTBLOCKSIZE_Pos
Ë

	)

3605 
	#MPU_PROTBLOCKSIZE_PROTBLOCKSIZE_4k
 (0ULË

	)

3611 
	#MPU_ENRBDREG_ENRBDREG_Pos
 (0ULË

	)

3612 
	#MPU_ENRBDREG_ENRBDREG_Msk
 (0x1UL << 
MPU_ENRBDREG_ENRBDREG_Pos
Ë

	)

3613 
	#MPU_ENRBDREG_ENRBDREG_DißbÀd
 (0ULË

	)

3614 
	#MPU_ENRBDREG_ENRBDREG_E«bÀd
 (1ULË

	)

3624 
	#NVMC_READY_READY_Pos
 (0ULË

	)

3625 
	#NVMC_READY_READY_Msk
 (0x1UL << 
NVMC_READY_READY_Pos
Ë

	)

3626 
	#NVMC_READY_READY_Busy
 (0ULË

	)

3627 
	#NVMC_READY_READY_Ródy
 (1ULË

	)

3633 
	#NVMC_CONFIG_WEN_Pos
 (0ULË

	)

3634 
	#NVMC_CONFIG_WEN_Msk
 (0x3UL << 
NVMC_CONFIG_WEN_Pos
Ë

	)

3635 
	#NVMC_CONFIG_WEN_Rí
 (0x00ULË

	)

3636 
	#NVMC_CONFIG_WEN_Wí
 (0x01ULË

	)

3637 
	#NVMC_CONFIG_WEN_Eí
 (0x02ULË

	)

3643 
	#NVMC_ERASEALL_ERASEALL_Pos
 (0ULË

	)

3644 
	#NVMC_ERASEALL_ERASEALL_Msk
 (0x1UL << 
NVMC_ERASEALL_ERASEALL_Pos
Ë

	)

3645 
	#NVMC_ERASEALL_ERASEALL_NoO≥øti⁄
 (0ULË

	)

3646 
	#NVMC_ERASEALL_ERASEALL_Eø£
 (1ULË

	)

3652 
	#NVMC_ERASEUICR_ERASEUICR_Pos
 (0ULË

	)

3653 
	#NVMC_ERASEUICR_ERASEUICR_Msk
 (0x1UL << 
NVMC_ERASEUICR_ERASEUICR_Pos
Ë

	)

3654 
	#NVMC_ERASEUICR_ERASEUICR_NoO≥øti⁄
 (0ULË

	)

3655 
	#NVMC_ERASEUICR_ERASEUICR_Eø£
 (1ULË

	)

3665 
	#POWER_INTENSET_POFWARN_Pos
 (2ULË

	)

3666 
	#POWER_INTENSET_POFWARN_Msk
 (0x1UL << 
POWER_INTENSET_POFWARN_Pos
Ë

	)

3667 
	#POWER_INTENSET_POFWARN_DißbÀd
 (0ULË

	)

3668 
	#POWER_INTENSET_POFWARN_E«bÀd
 (1ULË

	)

3669 
	#POWER_INTENSET_POFWARN_Së
 (1ULË

	)

3675 
	#POWER_INTENCLR_POFWARN_Pos
 (2ULË

	)

3676 
	#POWER_INTENCLR_POFWARN_Msk
 (0x1UL << 
POWER_INTENCLR_POFWARN_Pos
Ë

	)

3677 
	#POWER_INTENCLR_POFWARN_DißbÀd
 (0ULË

	)

3678 
	#POWER_INTENCLR_POFWARN_E«bÀd
 (1ULË

	)

3679 
	#POWER_INTENCLR_POFWARN_CÀ¨
 (1ULË

	)

3685 
	#POWER_RESETREAS_DIF_Pos
 (18ULË

	)

3686 
	#POWER_RESETREAS_DIF_Msk
 (0x1UL << 
POWER_RESETREAS_DIF_Pos
Ë

	)

3689 
	#POWER_RESETREAS_LPCOMP_Pos
 (17ULË

	)

3690 
	#POWER_RESETREAS_LPCOMP_Msk
 (0x1UL << 
POWER_RESETREAS_LPCOMP_Pos
Ë

	)

3693 
	#POWER_RESETREAS_OFF_Pos
 (16ULË

	)

3694 
	#POWER_RESETREAS_OFF_Msk
 (0x1UL << 
POWER_RESETREAS_OFF_Pos
Ë

	)

3697 
	#POWER_RESETREAS_LOCKUP_Pos
 (3ULË

	)

3698 
	#POWER_RESETREAS_LOCKUP_Msk
 (0x1UL << 
POWER_RESETREAS_LOCKUP_Pos
Ë

	)

3701 
	#POWER_RESETREAS_SREQ_Pos
 (2ULË

	)

3702 
	#POWER_RESETREAS_SREQ_Msk
 (0x1UL << 
POWER_RESETREAS_SREQ_Pos
Ë

	)

3705 
	#POWER_RESETREAS_DOG_Pos
 (1ULË

	)

3706 
	#POWER_RESETREAS_DOG_Msk
 (0x1UL << 
POWER_RESETREAS_DOG_Pos
Ë

	)

3709 
	#POWER_RESETREAS_RESETPIN_Pos
 (0ULË

	)

3710 
	#POWER_RESETREAS_RESETPIN_Msk
 (0x1UL << 
POWER_RESETREAS_RESETPIN_Pos
Ë

	)

3716 
	#POWER_RAMSTATUS_RAMBLOCK3_Pos
 (3ULË

	)

3717 
	#POWER_RAMSTATUS_RAMBLOCK3_Msk
 (0x1UL << 
POWER_RAMSTATUS_RAMBLOCK3_Pos
Ë

	)

3718 
	#POWER_RAMSTATUS_RAMBLOCK3_Off
 (0ULË

	)

3719 
	#POWER_RAMSTATUS_RAMBLOCK3_On
 (1ULË

	)

3722 
	#POWER_RAMSTATUS_RAMBLOCK2_Pos
 (2ULË

	)

3723 
	#POWER_RAMSTATUS_RAMBLOCK2_Msk
 (0x1UL << 
POWER_RAMSTATUS_RAMBLOCK2_Pos
Ë

	)

3724 
	#POWER_RAMSTATUS_RAMBLOCK2_Off
 (0ULË

	)

3725 
	#POWER_RAMSTATUS_RAMBLOCK2_On
 (1ULË

	)

3728 
	#POWER_RAMSTATUS_RAMBLOCK1_Pos
 (1ULË

	)

3729 
	#POWER_RAMSTATUS_RAMBLOCK1_Msk
 (0x1UL << 
POWER_RAMSTATUS_RAMBLOCK1_Pos
Ë

	)

3730 
	#POWER_RAMSTATUS_RAMBLOCK1_Off
 (0ULË

	)

3731 
	#POWER_RAMSTATUS_RAMBLOCK1_On
 (1ULË

	)

3734 
	#POWER_RAMSTATUS_RAMBLOCK0_Pos
 (0ULË

	)

3735 
	#POWER_RAMSTATUS_RAMBLOCK0_Msk
 (0x1UL << 
POWER_RAMSTATUS_RAMBLOCK0_Pos
Ë

	)

3736 
	#POWER_RAMSTATUS_RAMBLOCK0_Off
 (0ULË

	)

3737 
	#POWER_RAMSTATUS_RAMBLOCK0_On
 (1ULË

	)

3743 
	#POWER_SYSTEMOFF_SYSTEMOFF_Pos
 (0ULË

	)

3744 
	#POWER_SYSTEMOFF_SYSTEMOFF_Msk
 (0x1UL << 
POWER_SYSTEMOFF_SYSTEMOFF_Pos
Ë

	)

3745 
	#POWER_SYSTEMOFF_SYSTEMOFF_E¡î
 (1ULË

	)

3751 
	#POWER_POFCON_THRESHOLD_Pos
 (1ULË

	)

3752 
	#POWER_POFCON_THRESHOLD_Msk
 (0x3UL << 
POWER_POFCON_THRESHOLD_Pos
Ë

	)

3753 
	#POWER_POFCON_THRESHOLD_V21
 (0x00ULË

	)

3754 
	#POWER_POFCON_THRESHOLD_V23
 (0x01ULË

	)

3755 
	#POWER_POFCON_THRESHOLD_V25
 (0x02ULË

	)

3756 
	#POWER_POFCON_THRESHOLD_V27
 (0x03ULË

	)

3759 
	#POWER_POFCON_POF_Pos
 (0ULË

	)

3760 
	#POWER_POFCON_POF_Msk
 (0x1UL << 
POWER_POFCON_POF_Pos
Ë

	)

3761 
	#POWER_POFCON_POF_DißbÀd
 (0ULË

	)

3762 
	#POWER_POFCON_POF_E«bÀd
 (1ULË

	)

3768 
	#POWER_GPREGRET_GPREGRET_Pos
 (0ULË

	)

3769 
	#POWER_GPREGRET_GPREGRET_Msk
 (0xFFUL << 
POWER_GPREGRET_GPREGRET_Pos
Ë

	)

3775 
	#POWER_RAMON_OFFRAM1_Pos
 (17ULË

	)

3776 
	#POWER_RAMON_OFFRAM1_Msk
 (0x1UL << 
POWER_RAMON_OFFRAM1_Pos
Ë

	)

3777 
	#POWER_RAMON_OFFRAM1_RAM1Off
 (0ULË

	)

3778 
	#POWER_RAMON_OFFRAM1_RAM1On
 (1ULË

	)

3781 
	#POWER_RAMON_OFFRAM0_Pos
 (16ULË

	)

3782 
	#POWER_RAMON_OFFRAM0_Msk
 (0x1UL << 
POWER_RAMON_OFFRAM0_Pos
Ë

	)

3783 
	#POWER_RAMON_OFFRAM0_RAM0Off
 (0ULË

	)

3784 
	#POWER_RAMON_OFFRAM0_RAM0On
 (1ULË

	)

3787 
	#POWER_RAMON_ONRAM1_Pos
 (1ULË

	)

3788 
	#POWER_RAMON_ONRAM1_Msk
 (0x1UL << 
POWER_RAMON_ONRAM1_Pos
Ë

	)

3789 
	#POWER_RAMON_ONRAM1_RAM1Off
 (0ULË

	)

3790 
	#POWER_RAMON_ONRAM1_RAM1On
 (1ULË

	)

3793 
	#POWER_RAMON_ONRAM0_Pos
 (0ULË

	)

3794 
	#POWER_RAMON_ONRAM0_Msk
 (0x1UL << 
POWER_RAMON_ONRAM0_Pos
Ë

	)

3795 
	#POWER_RAMON_ONRAM0_RAM0Off
 (0ULË

	)

3796 
	#POWER_RAMON_ONRAM0_RAM0On
 (1ULË

	)

3802 
	#POWER_RESET_RESET_Pos
 (0ULË

	)

3803 
	#POWER_RESET_RESET_Msk
 (0x1UL << 
POWER_RESET_RESET_Pos
Ë

	)

3804 
	#POWER_RESET_RESET_DißbÀd
 (0ULË

	)

3805 
	#POWER_RESET_RESET_E«bÀd
 (1ULË

	)

3811 
	#POWER_RAMONB_OFFRAM3_Pos
 (17ULË

	)

3812 
	#POWER_RAMONB_OFFRAM3_Msk
 (0x1UL << 
POWER_RAMONB_OFFRAM3_Pos
Ë

	)

3813 
	#POWER_RAMONB_OFFRAM3_RAM3Off
 (0ULË

	)

3814 
	#POWER_RAMONB_OFFRAM3_RAM3On
 (1ULË

	)

3817 
	#POWER_RAMONB_OFFRAM2_Pos
 (16ULË

	)

3818 
	#POWER_RAMONB_OFFRAM2_Msk
 (0x1UL << 
POWER_RAMONB_OFFRAM2_Pos
Ë

	)

3819 
	#POWER_RAMONB_OFFRAM2_RAM2Off
 (0ULË

	)

3820 
	#POWER_RAMONB_OFFRAM2_RAM2On
 (1ULË

	)

3823 
	#POWER_RAMONB_ONRAM3_Pos
 (1ULË

	)

3824 
	#POWER_RAMONB_ONRAM3_Msk
 (0x1UL << 
POWER_RAMONB_ONRAM3_Pos
Ë

	)

3825 
	#POWER_RAMONB_ONRAM3_RAM3Off
 (0ULË

	)

3826 
	#POWER_RAMONB_ONRAM3_RAM3On
 (1ULË

	)

3829 
	#POWER_RAMONB_ONRAM2_Pos
 (0ULË

	)

3830 
	#POWER_RAMONB_ONRAM2_Msk
 (0x1UL << 
POWER_RAMONB_ONRAM2_Pos
Ë

	)

3831 
	#POWER_RAMONB_ONRAM2_RAM2Off
 (0ULË

	)

3832 
	#POWER_RAMONB_ONRAM2_RAM2On
 (1ULË

	)

3838 
	#POWER_DCDCEN_DCDCEN_Pos
 (0ULË

	)

3839 
	#POWER_DCDCEN_DCDCEN_Msk
 (0x1UL << 
POWER_DCDCEN_DCDCEN_Pos
Ë

	)

3840 
	#POWER_DCDCEN_DCDCEN_DißbÀd
 (0ULË

	)

3841 
	#POWER_DCDCEN_DCDCEN_E«bÀd
 (1ULË

	)

3847 
	#POWER_DCDCFORCE_FORCEON_Pos
 (1ULË

	)

3848 
	#POWER_DCDCFORCE_FORCEON_Msk
 (0x1UL << 
POWER_DCDCFORCE_FORCEON_Pos
Ë

	)

3849 
	#POWER_DCDCFORCE_FORCEON_NoF‹˚
 (0ULË

	)

3850 
	#POWER_DCDCFORCE_FORCEON_F‹˚
 (1ULË

	)

3853 
	#POWER_DCDCFORCE_FORCEOFF_Pos
 (0ULË

	)

3854 
	#POWER_DCDCFORCE_FORCEOFF_Msk
 (0x1UL << 
POWER_DCDCFORCE_FORCEOFF_Pos
Ë

	)

3855 
	#POWER_DCDCFORCE_FORCEOFF_NoF‹˚
 (0ULË

	)

3856 
	#POWER_DCDCFORCE_FORCEOFF_F‹˚
 (1ULË

	)

3866 
	#PPI_CHEN_CH31_Pos
 (31ULË

	)

3867 
	#PPI_CHEN_CH31_Msk
 (0x1UL << 
PPI_CHEN_CH31_Pos
Ë

	)

3868 
	#PPI_CHEN_CH31_DißbÀd
 (0ULË

	)

3869 
	#PPI_CHEN_CH31_E«bÀd
 (1ULË

	)

3872 
	#PPI_CHEN_CH30_Pos
 (30ULË

	)

3873 
	#PPI_CHEN_CH30_Msk
 (0x1UL << 
PPI_CHEN_CH30_Pos
Ë

	)

3874 
	#PPI_CHEN_CH30_DißbÀd
 (0ULË

	)

3875 
	#PPI_CHEN_CH30_E«bÀd
 (1ULË

	)

3878 
	#PPI_CHEN_CH29_Pos
 (29ULË

	)

3879 
	#PPI_CHEN_CH29_Msk
 (0x1UL << 
PPI_CHEN_CH29_Pos
Ë

	)

3880 
	#PPI_CHEN_CH29_DißbÀd
 (0ULË

	)

3881 
	#PPI_CHEN_CH29_E«bÀd
 (1ULË

	)

3884 
	#PPI_CHEN_CH28_Pos
 (28ULË

	)

3885 
	#PPI_CHEN_CH28_Msk
 (0x1UL << 
PPI_CHEN_CH28_Pos
Ë

	)

3886 
	#PPI_CHEN_CH28_DißbÀd
 (0ULË

	)

3887 
	#PPI_CHEN_CH28_E«bÀd
 (1ULË

	)

3890 
	#PPI_CHEN_CH27_Pos
 (27ULË

	)

3891 
	#PPI_CHEN_CH27_Msk
 (0x1UL << 
PPI_CHEN_CH27_Pos
Ë

	)

3892 
	#PPI_CHEN_CH27_DißbÀd
 (0ULË

	)

3893 
	#PPI_CHEN_CH27_E«bÀd
 (1ULË

	)

3896 
	#PPI_CHEN_CH26_Pos
 (26ULË

	)

3897 
	#PPI_CHEN_CH26_Msk
 (0x1UL << 
PPI_CHEN_CH26_Pos
Ë

	)

3898 
	#PPI_CHEN_CH26_DißbÀd
 (0ULË

	)

3899 
	#PPI_CHEN_CH26_E«bÀd
 (1ULË

	)

3902 
	#PPI_CHEN_CH25_Pos
 (25ULË

	)

3903 
	#PPI_CHEN_CH25_Msk
 (0x1UL << 
PPI_CHEN_CH25_Pos
Ë

	)

3904 
	#PPI_CHEN_CH25_DißbÀd
 (0ULË

	)

3905 
	#PPI_CHEN_CH25_E«bÀd
 (1ULË

	)

3908 
	#PPI_CHEN_CH24_Pos
 (24ULË

	)

3909 
	#PPI_CHEN_CH24_Msk
 (0x1UL << 
PPI_CHEN_CH24_Pos
Ë

	)

3910 
	#PPI_CHEN_CH24_DißbÀd
 (0ULË

	)

3911 
	#PPI_CHEN_CH24_E«bÀd
 (1ULË

	)

3914 
	#PPI_CHEN_CH23_Pos
 (23ULË

	)

3915 
	#PPI_CHEN_CH23_Msk
 (0x1UL << 
PPI_CHEN_CH23_Pos
Ë

	)

3916 
	#PPI_CHEN_CH23_DißbÀd
 (0ULË

	)

3917 
	#PPI_CHEN_CH23_E«bÀd
 (1ULË

	)

3920 
	#PPI_CHEN_CH22_Pos
 (22ULË

	)

3921 
	#PPI_CHEN_CH22_Msk
 (0x1UL << 
PPI_CHEN_CH22_Pos
Ë

	)

3922 
	#PPI_CHEN_CH22_DißbÀd
 (0ULË

	)

3923 
	#PPI_CHEN_CH22_E«bÀd
 (1ULË

	)

3926 
	#PPI_CHEN_CH21_Pos
 (21ULË

	)

3927 
	#PPI_CHEN_CH21_Msk
 (0x1UL << 
PPI_CHEN_CH21_Pos
Ë

	)

3928 
	#PPI_CHEN_CH21_DißbÀd
 (0ULË

	)

3929 
	#PPI_CHEN_CH21_E«bÀd
 (1ULË

	)

3932 
	#PPI_CHEN_CH20_Pos
 (20ULË

	)

3933 
	#PPI_CHEN_CH20_Msk
 (0x1UL << 
PPI_CHEN_CH20_Pos
Ë

	)

3934 
	#PPI_CHEN_CH20_DißbÀd
 (0ULË

	)

3935 
	#PPI_CHEN_CH20_E«bÀd
 (1ULË

	)

3938 
	#PPI_CHEN_CH15_Pos
 (15ULË

	)

3939 
	#PPI_CHEN_CH15_Msk
 (0x1UL << 
PPI_CHEN_CH15_Pos
Ë

	)

3940 
	#PPI_CHEN_CH15_DißbÀd
 (0ULË

	)

3941 
	#PPI_CHEN_CH15_E«bÀd
 (1ULË

	)

3944 
	#PPI_CHEN_CH14_Pos
 (14ULË

	)

3945 
	#PPI_CHEN_CH14_Msk
 (0x1UL << 
PPI_CHEN_CH14_Pos
Ë

	)

3946 
	#PPI_CHEN_CH14_DißbÀd
 (0ULË

	)

3947 
	#PPI_CHEN_CH14_E«bÀd
 (1ULË

	)

3950 
	#PPI_CHEN_CH13_Pos
 (13ULË

	)

3951 
	#PPI_CHEN_CH13_Msk
 (0x1UL << 
PPI_CHEN_CH13_Pos
Ë

	)

3952 
	#PPI_CHEN_CH13_DißbÀd
 (0ULË

	)

3953 
	#PPI_CHEN_CH13_E«bÀd
 (1ULË

	)

3956 
	#PPI_CHEN_CH12_Pos
 (12ULË

	)

3957 
	#PPI_CHEN_CH12_Msk
 (0x1UL << 
PPI_CHEN_CH12_Pos
Ë

	)

3958 
	#PPI_CHEN_CH12_DißbÀd
 (0ULË

	)

3959 
	#PPI_CHEN_CH12_E«bÀd
 (1ULË

	)

3962 
	#PPI_CHEN_CH11_Pos
 (11ULË

	)

3963 
	#PPI_CHEN_CH11_Msk
 (0x1UL << 
PPI_CHEN_CH11_Pos
Ë

	)

3964 
	#PPI_CHEN_CH11_DißbÀd
 (0ULË

	)

3965 
	#PPI_CHEN_CH11_E«bÀd
 (1ULË

	)

3968 
	#PPI_CHEN_CH10_Pos
 (10ULË

	)

3969 
	#PPI_CHEN_CH10_Msk
 (0x1UL << 
PPI_CHEN_CH10_Pos
Ë

	)

3970 
	#PPI_CHEN_CH10_DißbÀd
 (0ULË

	)

3971 
	#PPI_CHEN_CH10_E«bÀd
 (1ULË

	)

3974 
	#PPI_CHEN_CH9_Pos
 (9ULË

	)

3975 
	#PPI_CHEN_CH9_Msk
 (0x1UL << 
PPI_CHEN_CH9_Pos
Ë

	)

3976 
	#PPI_CHEN_CH9_DißbÀd
 (0ULË

	)

3977 
	#PPI_CHEN_CH9_E«bÀd
 (1ULË

	)

3980 
	#PPI_CHEN_CH8_Pos
 (8ULË

	)

3981 
	#PPI_CHEN_CH8_Msk
 (0x1UL << 
PPI_CHEN_CH8_Pos
Ë

	)

3982 
	#PPI_CHEN_CH8_DißbÀd
 (0ULË

	)

3983 
	#PPI_CHEN_CH8_E«bÀd
 (1ULË

	)

3986 
	#PPI_CHEN_CH7_Pos
 (7ULË

	)

3987 
	#PPI_CHEN_CH7_Msk
 (0x1UL << 
PPI_CHEN_CH7_Pos
Ë

	)

3988 
	#PPI_CHEN_CH7_DißbÀd
 (0ULË

	)

3989 
	#PPI_CHEN_CH7_E«bÀd
 (1ULË

	)

3992 
	#PPI_CHEN_CH6_Pos
 (6ULË

	)

3993 
	#PPI_CHEN_CH6_Msk
 (0x1UL << 
PPI_CHEN_CH6_Pos
Ë

	)

3994 
	#PPI_CHEN_CH6_DißbÀd
 (0ULË

	)

3995 
	#PPI_CHEN_CH6_E«bÀd
 (1ULË

	)

3998 
	#PPI_CHEN_CH5_Pos
 (5ULË

	)

3999 
	#PPI_CHEN_CH5_Msk
 (0x1UL << 
PPI_CHEN_CH5_Pos
Ë

	)

4000 
	#PPI_CHEN_CH5_DißbÀd
 (0ULË

	)

4001 
	#PPI_CHEN_CH5_E«bÀd
 (1ULË

	)

4004 
	#PPI_CHEN_CH4_Pos
 (4ULË

	)

4005 
	#PPI_CHEN_CH4_Msk
 (0x1UL << 
PPI_CHEN_CH4_Pos
Ë

	)

4006 
	#PPI_CHEN_CH4_DißbÀd
 (0ULË

	)

4007 
	#PPI_CHEN_CH4_E«bÀd
 (1ULË

	)

4010 
	#PPI_CHEN_CH3_Pos
 (3ULË

	)

4011 
	#PPI_CHEN_CH3_Msk
 (0x1UL << 
PPI_CHEN_CH3_Pos
Ë

	)

4012 
	#PPI_CHEN_CH3_DißbÀd
 (0ULË

	)

4013 
	#PPI_CHEN_CH3_E«bÀd
 (1ULË

	)

4016 
	#PPI_CHEN_CH2_Pos
 (2ULË

	)

4017 
	#PPI_CHEN_CH2_Msk
 (0x1UL << 
PPI_CHEN_CH2_Pos
Ë

	)

4018 
	#PPI_CHEN_CH2_DißbÀd
 (0ULË

	)

4019 
	#PPI_CHEN_CH2_E«bÀd
 (1ULË

	)

4022 
	#PPI_CHEN_CH1_Pos
 (1ULË

	)

4023 
	#PPI_CHEN_CH1_Msk
 (0x1UL << 
PPI_CHEN_CH1_Pos
Ë

	)

4024 
	#PPI_CHEN_CH1_DißbÀd
 (0ULË

	)

4025 
	#PPI_CHEN_CH1_E«bÀd
 (1ULË

	)

4028 
	#PPI_CHEN_CH0_Pos
 (0ULË

	)

4029 
	#PPI_CHEN_CH0_Msk
 (0x1UL << 
PPI_CHEN_CH0_Pos
Ë

	)

4030 
	#PPI_CHEN_CH0_DißbÀd
 (0ULË

	)

4031 
	#PPI_CHEN_CH0_E«bÀd
 (1ULË

	)

4037 
	#PPI_CHENSET_CH31_Pos
 (31ULË

	)

4038 
	#PPI_CHENSET_CH31_Msk
 (0x1UL << 
PPI_CHENSET_CH31_Pos
Ë

	)

4039 
	#PPI_CHENSET_CH31_DißbÀd
 (0ULË

	)

4040 
	#PPI_CHENSET_CH31_E«bÀd
 (1ULË

	)

4041 
	#PPI_CHENSET_CH31_Së
 (1ULË

	)

4044 
	#PPI_CHENSET_CH30_Pos
 (30ULË

	)

4045 
	#PPI_CHENSET_CH30_Msk
 (0x1UL << 
PPI_CHENSET_CH30_Pos
Ë

	)

4046 
	#PPI_CHENSET_CH30_DißbÀd
 (0ULË

	)

4047 
	#PPI_CHENSET_CH30_E«bÀd
 (1ULË

	)

4048 
	#PPI_CHENSET_CH30_Së
 (1ULË

	)

4051 
	#PPI_CHENSET_CH29_Pos
 (29ULË

	)

4052 
	#PPI_CHENSET_CH29_Msk
 (0x1UL << 
PPI_CHENSET_CH29_Pos
Ë

	)

4053 
	#PPI_CHENSET_CH29_DißbÀd
 (0ULË

	)

4054 
	#PPI_CHENSET_CH29_E«bÀd
 (1ULË

	)

4055 
	#PPI_CHENSET_CH29_Së
 (1ULË

	)

4058 
	#PPI_CHENSET_CH28_Pos
 (28ULË

	)

4059 
	#PPI_CHENSET_CH28_Msk
 (0x1UL << 
PPI_CHENSET_CH28_Pos
Ë

	)

4060 
	#PPI_CHENSET_CH28_DißbÀd
 (0ULË

	)

4061 
	#PPI_CHENSET_CH28_E«bÀd
 (1ULË

	)

4062 
	#PPI_CHENSET_CH28_Së
 (1ULË

	)

4065 
	#PPI_CHENSET_CH27_Pos
 (27ULË

	)

4066 
	#PPI_CHENSET_CH27_Msk
 (0x1UL << 
PPI_CHENSET_CH27_Pos
Ë

	)

4067 
	#PPI_CHENSET_CH27_DißbÀd
 (0ULË

	)

4068 
	#PPI_CHENSET_CH27_E«bÀd
 (1ULË

	)

4069 
	#PPI_CHENSET_CH27_Së
 (1ULË

	)

4072 
	#PPI_CHENSET_CH26_Pos
 (26ULË

	)

4073 
	#PPI_CHENSET_CH26_Msk
 (0x1UL << 
PPI_CHENSET_CH26_Pos
Ë

	)

4074 
	#PPI_CHENSET_CH26_DißbÀd
 (0ULË

	)

4075 
	#PPI_CHENSET_CH26_E«bÀd
 (1ULË

	)

4076 
	#PPI_CHENSET_CH26_Së
 (1ULË

	)

4079 
	#PPI_CHENSET_CH25_Pos
 (25ULË

	)

4080 
	#PPI_CHENSET_CH25_Msk
 (0x1UL << 
PPI_CHENSET_CH25_Pos
Ë

	)

4081 
	#PPI_CHENSET_CH25_DißbÀd
 (0ULË

	)

4082 
	#PPI_CHENSET_CH25_E«bÀd
 (1ULË

	)

4083 
	#PPI_CHENSET_CH25_Së
 (1ULË

	)

4086 
	#PPI_CHENSET_CH24_Pos
 (24ULË

	)

4087 
	#PPI_CHENSET_CH24_Msk
 (0x1UL << 
PPI_CHENSET_CH24_Pos
Ë

	)

4088 
	#PPI_CHENSET_CH24_DißbÀd
 (0ULË

	)

4089 
	#PPI_CHENSET_CH24_E«bÀd
 (1ULË

	)

4090 
	#PPI_CHENSET_CH24_Së
 (1ULË

	)

4093 
	#PPI_CHENSET_CH23_Pos
 (23ULË

	)

4094 
	#PPI_CHENSET_CH23_Msk
 (0x1UL << 
PPI_CHENSET_CH23_Pos
Ë

	)

4095 
	#PPI_CHENSET_CH23_DißbÀd
 (0ULË

	)

4096 
	#PPI_CHENSET_CH23_E«bÀd
 (1ULË

	)

4097 
	#PPI_CHENSET_CH23_Së
 (1ULË

	)

4100 
	#PPI_CHENSET_CH22_Pos
 (22ULË

	)

4101 
	#PPI_CHENSET_CH22_Msk
 (0x1UL << 
PPI_CHENSET_CH22_Pos
Ë

	)

4102 
	#PPI_CHENSET_CH22_DißbÀd
 (0ULË

	)

4103 
	#PPI_CHENSET_CH22_E«bÀd
 (1ULË

	)

4104 
	#PPI_CHENSET_CH22_Së
 (1ULË

	)

4107 
	#PPI_CHENSET_CH21_Pos
 (21ULË

	)

4108 
	#PPI_CHENSET_CH21_Msk
 (0x1UL << 
PPI_CHENSET_CH21_Pos
Ë

	)

4109 
	#PPI_CHENSET_CH21_DißbÀd
 (0ULË

	)

4110 
	#PPI_CHENSET_CH21_E«bÀd
 (1ULË

	)

4111 
	#PPI_CHENSET_CH21_Së
 (1ULË

	)

4114 
	#PPI_CHENSET_CH20_Pos
 (20ULË

	)

4115 
	#PPI_CHENSET_CH20_Msk
 (0x1UL << 
PPI_CHENSET_CH20_Pos
Ë

	)

4116 
	#PPI_CHENSET_CH20_DißbÀd
 (0ULË

	)

4117 
	#PPI_CHENSET_CH20_E«bÀd
 (1ULË

	)

4118 
	#PPI_CHENSET_CH20_Së
 (1ULË

	)

4121 
	#PPI_CHENSET_CH15_Pos
 (15ULË

	)

4122 
	#PPI_CHENSET_CH15_Msk
 (0x1UL << 
PPI_CHENSET_CH15_Pos
Ë

	)

4123 
	#PPI_CHENSET_CH15_DißbÀd
 (0ULË

	)

4124 
	#PPI_CHENSET_CH15_E«bÀd
 (1ULË

	)

4125 
	#PPI_CHENSET_CH15_Së
 (1ULË

	)

4128 
	#PPI_CHENSET_CH14_Pos
 (14ULË

	)

4129 
	#PPI_CHENSET_CH14_Msk
 (0x1UL << 
PPI_CHENSET_CH14_Pos
Ë

	)

4130 
	#PPI_CHENSET_CH14_DißbÀd
 (0ULË

	)

4131 
	#PPI_CHENSET_CH14_E«bÀd
 (1ULË

	)

4132 
	#PPI_CHENSET_CH14_Së
 (1ULË

	)

4135 
	#PPI_CHENSET_CH13_Pos
 (13ULË

	)

4136 
	#PPI_CHENSET_CH13_Msk
 (0x1UL << 
PPI_CHENSET_CH13_Pos
Ë

	)

4137 
	#PPI_CHENSET_CH13_DißbÀd
 (0ULË

	)

4138 
	#PPI_CHENSET_CH13_E«bÀd
 (1ULË

	)

4139 
	#PPI_CHENSET_CH13_Së
 (1ULË

	)

4142 
	#PPI_CHENSET_CH12_Pos
 (12ULË

	)

4143 
	#PPI_CHENSET_CH12_Msk
 (0x1UL << 
PPI_CHENSET_CH12_Pos
Ë

	)

4144 
	#PPI_CHENSET_CH12_DißbÀd
 (0ULË

	)

4145 
	#PPI_CHENSET_CH12_E«bÀd
 (1ULË

	)

4146 
	#PPI_CHENSET_CH12_Së
 (1ULË

	)

4149 
	#PPI_CHENSET_CH11_Pos
 (11ULË

	)

4150 
	#PPI_CHENSET_CH11_Msk
 (0x1UL << 
PPI_CHENSET_CH11_Pos
Ë

	)

4151 
	#PPI_CHENSET_CH11_DißbÀd
 (0ULË

	)

4152 
	#PPI_CHENSET_CH11_E«bÀd
 (1ULË

	)

4153 
	#PPI_CHENSET_CH11_Së
 (1ULË

	)

4156 
	#PPI_CHENSET_CH10_Pos
 (10ULË

	)

4157 
	#PPI_CHENSET_CH10_Msk
 (0x1UL << 
PPI_CHENSET_CH10_Pos
Ë

	)

4158 
	#PPI_CHENSET_CH10_DißbÀd
 (0ULË

	)

4159 
	#PPI_CHENSET_CH10_E«bÀd
 (1ULË

	)

4160 
	#PPI_CHENSET_CH10_Së
 (1ULË

	)

4163 
	#PPI_CHENSET_CH9_Pos
 (9ULË

	)

4164 
	#PPI_CHENSET_CH9_Msk
 (0x1UL << 
PPI_CHENSET_CH9_Pos
Ë

	)

4165 
	#PPI_CHENSET_CH9_DißbÀd
 (0ULË

	)

4166 
	#PPI_CHENSET_CH9_E«bÀd
 (1ULË

	)

4167 
	#PPI_CHENSET_CH9_Së
 (1ULË

	)

4170 
	#PPI_CHENSET_CH8_Pos
 (8ULË

	)

4171 
	#PPI_CHENSET_CH8_Msk
 (0x1UL << 
PPI_CHENSET_CH8_Pos
Ë

	)

4172 
	#PPI_CHENSET_CH8_DißbÀd
 (0ULË

	)

4173 
	#PPI_CHENSET_CH8_E«bÀd
 (1ULË

	)

4174 
	#PPI_CHENSET_CH8_Së
 (1ULË

	)

4177 
	#PPI_CHENSET_CH7_Pos
 (7ULË

	)

4178 
	#PPI_CHENSET_CH7_Msk
 (0x1UL << 
PPI_CHENSET_CH7_Pos
Ë

	)

4179 
	#PPI_CHENSET_CH7_DißbÀd
 (0ULË

	)

4180 
	#PPI_CHENSET_CH7_E«bÀd
 (1ULË

	)

4181 
	#PPI_CHENSET_CH7_Së
 (1ULË

	)

4184 
	#PPI_CHENSET_CH6_Pos
 (6ULË

	)

4185 
	#PPI_CHENSET_CH6_Msk
 (0x1UL << 
PPI_CHENSET_CH6_Pos
Ë

	)

4186 
	#PPI_CHENSET_CH6_DißbÀd
 (0ULË

	)

4187 
	#PPI_CHENSET_CH6_E«bÀd
 (1ULË

	)

4188 
	#PPI_CHENSET_CH6_Së
 (1ULË

	)

4191 
	#PPI_CHENSET_CH5_Pos
 (5ULË

	)

4192 
	#PPI_CHENSET_CH5_Msk
 (0x1UL << 
PPI_CHENSET_CH5_Pos
Ë

	)

4193 
	#PPI_CHENSET_CH5_DißbÀd
 (0ULË

	)

4194 
	#PPI_CHENSET_CH5_E«bÀd
 (1ULË

	)

4195 
	#PPI_CHENSET_CH5_Së
 (1ULË

	)

4198 
	#PPI_CHENSET_CH4_Pos
 (4ULË

	)

4199 
	#PPI_CHENSET_CH4_Msk
 (0x1UL << 
PPI_CHENSET_CH4_Pos
Ë

	)

4200 
	#PPI_CHENSET_CH4_DißbÀd
 (0ULË

	)

4201 
	#PPI_CHENSET_CH4_E«bÀd
 (1ULË

	)

4202 
	#PPI_CHENSET_CH4_Së
 (1ULË

	)

4205 
	#PPI_CHENSET_CH3_Pos
 (3ULË

	)

4206 
	#PPI_CHENSET_CH3_Msk
 (0x1UL << 
PPI_CHENSET_CH3_Pos
Ë

	)

4207 
	#PPI_CHENSET_CH3_DißbÀd
 (0ULË

	)

4208 
	#PPI_CHENSET_CH3_E«bÀd
 (1ULË

	)

4209 
	#PPI_CHENSET_CH3_Së
 (1ULË

	)

4212 
	#PPI_CHENSET_CH2_Pos
 (2ULË

	)

4213 
	#PPI_CHENSET_CH2_Msk
 (0x1UL << 
PPI_CHENSET_CH2_Pos
Ë

	)

4214 
	#PPI_CHENSET_CH2_DißbÀd
 (0ULË

	)

4215 
	#PPI_CHENSET_CH2_E«bÀd
 (1ULË

	)

4216 
	#PPI_CHENSET_CH2_Së
 (1ULË

	)

4219 
	#PPI_CHENSET_CH1_Pos
 (1ULË

	)

4220 
	#PPI_CHENSET_CH1_Msk
 (0x1UL << 
PPI_CHENSET_CH1_Pos
Ë

	)

4221 
	#PPI_CHENSET_CH1_DißbÀd
 (0ULË

	)

4222 
	#PPI_CHENSET_CH1_E«bÀd
 (1ULË

	)

4223 
	#PPI_CHENSET_CH1_Së
 (1ULË

	)

4226 
	#PPI_CHENSET_CH0_Pos
 (0ULË

	)

4227 
	#PPI_CHENSET_CH0_Msk
 (0x1UL << 
PPI_CHENSET_CH0_Pos
Ë

	)

4228 
	#PPI_CHENSET_CH0_DißbÀd
 (0ULË

	)

4229 
	#PPI_CHENSET_CH0_E«bÀd
 (1ULË

	)

4230 
	#PPI_CHENSET_CH0_Së
 (1ULË

	)

4236 
	#PPI_CHENCLR_CH31_Pos
 (31ULË

	)

4237 
	#PPI_CHENCLR_CH31_Msk
 (0x1UL << 
PPI_CHENCLR_CH31_Pos
Ë

	)

4238 
	#PPI_CHENCLR_CH31_DißbÀd
 (0ULË

	)

4239 
	#PPI_CHENCLR_CH31_E«bÀd
 (1ULË

	)

4240 
	#PPI_CHENCLR_CH31_CÀ¨
 (1ULË

	)

4243 
	#PPI_CHENCLR_CH30_Pos
 (30ULË

	)

4244 
	#PPI_CHENCLR_CH30_Msk
 (0x1UL << 
PPI_CHENCLR_CH30_Pos
Ë

	)

4245 
	#PPI_CHENCLR_CH30_DißbÀd
 (0ULË

	)

4246 
	#PPI_CHENCLR_CH30_E«bÀd
 (1ULË

	)

4247 
	#PPI_CHENCLR_CH30_CÀ¨
 (1ULË

	)

4250 
	#PPI_CHENCLR_CH29_Pos
 (29ULË

	)

4251 
	#PPI_CHENCLR_CH29_Msk
 (0x1UL << 
PPI_CHENCLR_CH29_Pos
Ë

	)

4252 
	#PPI_CHENCLR_CH29_DißbÀd
 (0ULË

	)

4253 
	#PPI_CHENCLR_CH29_E«bÀd
 (1ULË

	)

4254 
	#PPI_CHENCLR_CH29_CÀ¨
 (1ULË

	)

4257 
	#PPI_CHENCLR_CH28_Pos
 (28ULË

	)

4258 
	#PPI_CHENCLR_CH28_Msk
 (0x1UL << 
PPI_CHENCLR_CH28_Pos
Ë

	)

4259 
	#PPI_CHENCLR_CH28_DißbÀd
 (0ULË

	)

4260 
	#PPI_CHENCLR_CH28_E«bÀd
 (1ULË

	)

4261 
	#PPI_CHENCLR_CH28_CÀ¨
 (1ULË

	)

4264 
	#PPI_CHENCLR_CH27_Pos
 (27ULË

	)

4265 
	#PPI_CHENCLR_CH27_Msk
 (0x1UL << 
PPI_CHENCLR_CH27_Pos
Ë

	)

4266 
	#PPI_CHENCLR_CH27_DißbÀd
 (0ULË

	)

4267 
	#PPI_CHENCLR_CH27_E«bÀd
 (1ULË

	)

4268 
	#PPI_CHENCLR_CH27_CÀ¨
 (1ULË

	)

4271 
	#PPI_CHENCLR_CH26_Pos
 (26ULË

	)

4272 
	#PPI_CHENCLR_CH26_Msk
 (0x1UL << 
PPI_CHENCLR_CH26_Pos
Ë

	)

4273 
	#PPI_CHENCLR_CH26_DißbÀd
 (0ULË

	)

4274 
	#PPI_CHENCLR_CH26_E«bÀd
 (1ULË

	)

4275 
	#PPI_CHENCLR_CH26_CÀ¨
 (1ULË

	)

4278 
	#PPI_CHENCLR_CH25_Pos
 (25ULË

	)

4279 
	#PPI_CHENCLR_CH25_Msk
 (0x1UL << 
PPI_CHENCLR_CH25_Pos
Ë

	)

4280 
	#PPI_CHENCLR_CH25_DißbÀd
 (0ULË

	)

4281 
	#PPI_CHENCLR_CH25_E«bÀd
 (1ULË

	)

4282 
	#PPI_CHENCLR_CH25_CÀ¨
 (1ULË

	)

4285 
	#PPI_CHENCLR_CH24_Pos
 (24ULË

	)

4286 
	#PPI_CHENCLR_CH24_Msk
 (0x1UL << 
PPI_CHENCLR_CH24_Pos
Ë

	)

4287 
	#PPI_CHENCLR_CH24_DißbÀd
 (0ULË

	)

4288 
	#PPI_CHENCLR_CH24_E«bÀd
 (1ULË

	)

4289 
	#PPI_CHENCLR_CH24_CÀ¨
 (1ULË

	)

4292 
	#PPI_CHENCLR_CH23_Pos
 (23ULË

	)

4293 
	#PPI_CHENCLR_CH23_Msk
 (0x1UL << 
PPI_CHENCLR_CH23_Pos
Ë

	)

4294 
	#PPI_CHENCLR_CH23_DißbÀd
 (0ULË

	)

4295 
	#PPI_CHENCLR_CH23_E«bÀd
 (1ULË

	)

4296 
	#PPI_CHENCLR_CH23_CÀ¨
 (1ULË

	)

4299 
	#PPI_CHENCLR_CH22_Pos
 (22ULË

	)

4300 
	#PPI_CHENCLR_CH22_Msk
 (0x1UL << 
PPI_CHENCLR_CH22_Pos
Ë

	)

4301 
	#PPI_CHENCLR_CH22_DißbÀd
 (0ULË

	)

4302 
	#PPI_CHENCLR_CH22_E«bÀd
 (1ULË

	)

4303 
	#PPI_CHENCLR_CH22_CÀ¨
 (1ULË

	)

4306 
	#PPI_CHENCLR_CH21_Pos
 (21ULË

	)

4307 
	#PPI_CHENCLR_CH21_Msk
 (0x1UL << 
PPI_CHENCLR_CH21_Pos
Ë

	)

4308 
	#PPI_CHENCLR_CH21_DißbÀd
 (0ULË

	)

4309 
	#PPI_CHENCLR_CH21_E«bÀd
 (1ULË

	)

4310 
	#PPI_CHENCLR_CH21_CÀ¨
 (1ULË

	)

4313 
	#PPI_CHENCLR_CH20_Pos
 (20ULË

	)

4314 
	#PPI_CHENCLR_CH20_Msk
 (0x1UL << 
PPI_CHENCLR_CH20_Pos
Ë

	)

4315 
	#PPI_CHENCLR_CH20_DißbÀd
 (0ULË

	)

4316 
	#PPI_CHENCLR_CH20_E«bÀd
 (1ULË

	)

4317 
	#PPI_CHENCLR_CH20_CÀ¨
 (1ULË

	)

4320 
	#PPI_CHENCLR_CH15_Pos
 (15ULË

	)

4321 
	#PPI_CHENCLR_CH15_Msk
 (0x1UL << 
PPI_CHENCLR_CH15_Pos
Ë

	)

4322 
	#PPI_CHENCLR_CH15_DißbÀd
 (0ULË

	)

4323 
	#PPI_CHENCLR_CH15_E«bÀd
 (1ULË

	)

4324 
	#PPI_CHENCLR_CH15_CÀ¨
 (1ULË

	)

4327 
	#PPI_CHENCLR_CH14_Pos
 (14ULË

	)

4328 
	#PPI_CHENCLR_CH14_Msk
 (0x1UL << 
PPI_CHENCLR_CH14_Pos
Ë

	)

4329 
	#PPI_CHENCLR_CH14_DißbÀd
 (0ULË

	)

4330 
	#PPI_CHENCLR_CH14_E«bÀd
 (1ULË

	)

4331 
	#PPI_CHENCLR_CH14_CÀ¨
 (1ULË

	)

4334 
	#PPI_CHENCLR_CH13_Pos
 (13ULË

	)

4335 
	#PPI_CHENCLR_CH13_Msk
 (0x1UL << 
PPI_CHENCLR_CH13_Pos
Ë

	)

4336 
	#PPI_CHENCLR_CH13_DißbÀd
 (0ULË

	)

4337 
	#PPI_CHENCLR_CH13_E«bÀd
 (1ULË

	)

4338 
	#PPI_CHENCLR_CH13_CÀ¨
 (1ULË

	)

4341 
	#PPI_CHENCLR_CH12_Pos
 (12ULË

	)

4342 
	#PPI_CHENCLR_CH12_Msk
 (0x1UL << 
PPI_CHENCLR_CH12_Pos
Ë

	)

4343 
	#PPI_CHENCLR_CH12_DißbÀd
 (0ULË

	)

4344 
	#PPI_CHENCLR_CH12_E«bÀd
 (1ULË

	)

4345 
	#PPI_CHENCLR_CH12_CÀ¨
 (1ULË

	)

4348 
	#PPI_CHENCLR_CH11_Pos
 (11ULË

	)

4349 
	#PPI_CHENCLR_CH11_Msk
 (0x1UL << 
PPI_CHENCLR_CH11_Pos
Ë

	)

4350 
	#PPI_CHENCLR_CH11_DißbÀd
 (0ULË

	)

4351 
	#PPI_CHENCLR_CH11_E«bÀd
 (1ULË

	)

4352 
	#PPI_CHENCLR_CH11_CÀ¨
 (1ULË

	)

4355 
	#PPI_CHENCLR_CH10_Pos
 (10ULË

	)

4356 
	#PPI_CHENCLR_CH10_Msk
 (0x1UL << 
PPI_CHENCLR_CH10_Pos
Ë

	)

4357 
	#PPI_CHENCLR_CH10_DißbÀd
 (0ULË

	)

4358 
	#PPI_CHENCLR_CH10_E«bÀd
 (1ULË

	)

4359 
	#PPI_CHENCLR_CH10_CÀ¨
 (1ULË

	)

4362 
	#PPI_CHENCLR_CH9_Pos
 (9ULË

	)

4363 
	#PPI_CHENCLR_CH9_Msk
 (0x1UL << 
PPI_CHENCLR_CH9_Pos
Ë

	)

4364 
	#PPI_CHENCLR_CH9_DißbÀd
 (0ULË

	)

4365 
	#PPI_CHENCLR_CH9_E«bÀd
 (1ULË

	)

4366 
	#PPI_CHENCLR_CH9_CÀ¨
 (1ULË

	)

4369 
	#PPI_CHENCLR_CH8_Pos
 (8ULË

	)

4370 
	#PPI_CHENCLR_CH8_Msk
 (0x1UL << 
PPI_CHENCLR_CH8_Pos
Ë

	)

4371 
	#PPI_CHENCLR_CH8_DißbÀd
 (0ULË

	)

4372 
	#PPI_CHENCLR_CH8_E«bÀd
 (1ULË

	)

4373 
	#PPI_CHENCLR_CH8_CÀ¨
 (1ULË

	)

4376 
	#PPI_CHENCLR_CH7_Pos
 (7ULË

	)

4377 
	#PPI_CHENCLR_CH7_Msk
 (0x1UL << 
PPI_CHENCLR_CH7_Pos
Ë

	)

4378 
	#PPI_CHENCLR_CH7_DißbÀd
 (0ULË

	)

4379 
	#PPI_CHENCLR_CH7_E«bÀd
 (1ULË

	)

4380 
	#PPI_CHENCLR_CH7_CÀ¨
 (1ULË

	)

4383 
	#PPI_CHENCLR_CH6_Pos
 (6ULË

	)

4384 
	#PPI_CHENCLR_CH6_Msk
 (0x1UL << 
PPI_CHENCLR_CH6_Pos
Ë

	)

4385 
	#PPI_CHENCLR_CH6_DißbÀd
 (0ULË

	)

4386 
	#PPI_CHENCLR_CH6_E«bÀd
 (1ULË

	)

4387 
	#PPI_CHENCLR_CH6_CÀ¨
 (1ULË

	)

4390 
	#PPI_CHENCLR_CH5_Pos
 (5ULË

	)

4391 
	#PPI_CHENCLR_CH5_Msk
 (0x1UL << 
PPI_CHENCLR_CH5_Pos
Ë

	)

4392 
	#PPI_CHENCLR_CH5_DißbÀd
 (0ULË

	)

4393 
	#PPI_CHENCLR_CH5_E«bÀd
 (1ULË

	)

4394 
	#PPI_CHENCLR_CH5_CÀ¨
 (1ULË

	)

4397 
	#PPI_CHENCLR_CH4_Pos
 (4ULË

	)

4398 
	#PPI_CHENCLR_CH4_Msk
 (0x1UL << 
PPI_CHENCLR_CH4_Pos
Ë

	)

4399 
	#PPI_CHENCLR_CH4_DißbÀd
 (0ULË

	)

4400 
	#PPI_CHENCLR_CH4_E«bÀd
 (1ULË

	)

4401 
	#PPI_CHENCLR_CH4_CÀ¨
 (1ULË

	)

4404 
	#PPI_CHENCLR_CH3_Pos
 (3ULË

	)

4405 
	#PPI_CHENCLR_CH3_Msk
 (0x1UL << 
PPI_CHENCLR_CH3_Pos
Ë

	)

4406 
	#PPI_CHENCLR_CH3_DißbÀd
 (0ULË

	)

4407 
	#PPI_CHENCLR_CH3_E«bÀd
 (1ULË

	)

4408 
	#PPI_CHENCLR_CH3_CÀ¨
 (1ULË

	)

4411 
	#PPI_CHENCLR_CH2_Pos
 (2ULË

	)

4412 
	#PPI_CHENCLR_CH2_Msk
 (0x1UL << 
PPI_CHENCLR_CH2_Pos
Ë

	)

4413 
	#PPI_CHENCLR_CH2_DißbÀd
 (0ULË

	)

4414 
	#PPI_CHENCLR_CH2_E«bÀd
 (1ULË

	)

4415 
	#PPI_CHENCLR_CH2_CÀ¨
 (1ULË

	)

4418 
	#PPI_CHENCLR_CH1_Pos
 (1ULË

	)

4419 
	#PPI_CHENCLR_CH1_Msk
 (0x1UL << 
PPI_CHENCLR_CH1_Pos
Ë

	)

4420 
	#PPI_CHENCLR_CH1_DißbÀd
 (0ULË

	)

4421 
	#PPI_CHENCLR_CH1_E«bÀd
 (1ULË

	)

4422 
	#PPI_CHENCLR_CH1_CÀ¨
 (1ULË

	)

4425 
	#PPI_CHENCLR_CH0_Pos
 (0ULË

	)

4426 
	#PPI_CHENCLR_CH0_Msk
 (0x1UL << 
PPI_CHENCLR_CH0_Pos
Ë

	)

4427 
	#PPI_CHENCLR_CH0_DißbÀd
 (0ULË

	)

4428 
	#PPI_CHENCLR_CH0_E«bÀd
 (1ULË

	)

4429 
	#PPI_CHENCLR_CH0_CÀ¨
 (1ULË

	)

4435 
	#PPI_CHG_CH31_Pos
 (31ULË

	)

4436 
	#PPI_CHG_CH31_Msk
 (0x1UL << 
PPI_CHG_CH31_Pos
Ë

	)

4437 
	#PPI_CHG_CH31_Ex˛uded
 (0ULË

	)

4438 
	#PPI_CHG_CH31_In˛uded
 (1ULË

	)

4441 
	#PPI_CHG_CH30_Pos
 (30ULË

	)

4442 
	#PPI_CHG_CH30_Msk
 (0x1UL << 
PPI_CHG_CH30_Pos
Ë

	)

4443 
	#PPI_CHG_CH30_Ex˛uded
 (0ULË

	)

4444 
	#PPI_CHG_CH30_In˛uded
 (1ULË

	)

4447 
	#PPI_CHG_CH29_Pos
 (29ULË

	)

4448 
	#PPI_CHG_CH29_Msk
 (0x1UL << 
PPI_CHG_CH29_Pos
Ë

	)

4449 
	#PPI_CHG_CH29_Ex˛uded
 (0ULË

	)

4450 
	#PPI_CHG_CH29_In˛uded
 (1ULË

	)

4453 
	#PPI_CHG_CH28_Pos
 (28ULË

	)

4454 
	#PPI_CHG_CH28_Msk
 (0x1UL << 
PPI_CHG_CH28_Pos
Ë

	)

4455 
	#PPI_CHG_CH28_Ex˛uded
 (0ULË

	)

4456 
	#PPI_CHG_CH28_In˛uded
 (1ULË

	)

4459 
	#PPI_CHG_CH27_Pos
 (27ULË

	)

4460 
	#PPI_CHG_CH27_Msk
 (0x1UL << 
PPI_CHG_CH27_Pos
Ë

	)

4461 
	#PPI_CHG_CH27_Ex˛uded
 (0ULË

	)

4462 
	#PPI_CHG_CH27_In˛uded
 (1ULË

	)

4465 
	#PPI_CHG_CH26_Pos
 (26ULË

	)

4466 
	#PPI_CHG_CH26_Msk
 (0x1UL << 
PPI_CHG_CH26_Pos
Ë

	)

4467 
	#PPI_CHG_CH26_Ex˛uded
 (0ULË

	)

4468 
	#PPI_CHG_CH26_In˛uded
 (1ULË

	)

4471 
	#PPI_CHG_CH25_Pos
 (25ULË

	)

4472 
	#PPI_CHG_CH25_Msk
 (0x1UL << 
PPI_CHG_CH25_Pos
Ë

	)

4473 
	#PPI_CHG_CH25_Ex˛uded
 (0ULË

	)

4474 
	#PPI_CHG_CH25_In˛uded
 (1ULË

	)

4477 
	#PPI_CHG_CH24_Pos
 (24ULË

	)

4478 
	#PPI_CHG_CH24_Msk
 (0x1UL << 
PPI_CHG_CH24_Pos
Ë

	)

4479 
	#PPI_CHG_CH24_Ex˛uded
 (0ULË

	)

4480 
	#PPI_CHG_CH24_In˛uded
 (1ULË

	)

4483 
	#PPI_CHG_CH23_Pos
 (23ULË

	)

4484 
	#PPI_CHG_CH23_Msk
 (0x1UL << 
PPI_CHG_CH23_Pos
Ë

	)

4485 
	#PPI_CHG_CH23_Ex˛uded
 (0ULË

	)

4486 
	#PPI_CHG_CH23_In˛uded
 (1ULË

	)

4489 
	#PPI_CHG_CH22_Pos
 (22ULË

	)

4490 
	#PPI_CHG_CH22_Msk
 (0x1UL << 
PPI_CHG_CH22_Pos
Ë

	)

4491 
	#PPI_CHG_CH22_Ex˛uded
 (0ULË

	)

4492 
	#PPI_CHG_CH22_In˛uded
 (1ULË

	)

4495 
	#PPI_CHG_CH21_Pos
 (21ULË

	)

4496 
	#PPI_CHG_CH21_Msk
 (0x1UL << 
PPI_CHG_CH21_Pos
Ë

	)

4497 
	#PPI_CHG_CH21_Ex˛uded
 (0ULË

	)

4498 
	#PPI_CHG_CH21_In˛uded
 (1ULË

	)

4501 
	#PPI_CHG_CH20_Pos
 (20ULË

	)

4502 
	#PPI_CHG_CH20_Msk
 (0x1UL << 
PPI_CHG_CH20_Pos
Ë

	)

4503 
	#PPI_CHG_CH20_Ex˛uded
 (0ULË

	)

4504 
	#PPI_CHG_CH20_In˛uded
 (1ULË

	)

4507 
	#PPI_CHG_CH15_Pos
 (15ULË

	)

4508 
	#PPI_CHG_CH15_Msk
 (0x1UL << 
PPI_CHG_CH15_Pos
Ë

	)

4509 
	#PPI_CHG_CH15_Ex˛uded
 (0ULË

	)

4510 
	#PPI_CHG_CH15_In˛uded
 (1ULË

	)

4513 
	#PPI_CHG_CH14_Pos
 (14ULË

	)

4514 
	#PPI_CHG_CH14_Msk
 (0x1UL << 
PPI_CHG_CH14_Pos
Ë

	)

4515 
	#PPI_CHG_CH14_Ex˛uded
 (0ULË

	)

4516 
	#PPI_CHG_CH14_In˛uded
 (1ULË

	)

4519 
	#PPI_CHG_CH13_Pos
 (13ULË

	)

4520 
	#PPI_CHG_CH13_Msk
 (0x1UL << 
PPI_CHG_CH13_Pos
Ë

	)

4521 
	#PPI_CHG_CH13_Ex˛uded
 (0ULË

	)

4522 
	#PPI_CHG_CH13_In˛uded
 (1ULË

	)

4525 
	#PPI_CHG_CH12_Pos
 (12ULË

	)

4526 
	#PPI_CHG_CH12_Msk
 (0x1UL << 
PPI_CHG_CH12_Pos
Ë

	)

4527 
	#PPI_CHG_CH12_Ex˛uded
 (0ULË

	)

4528 
	#PPI_CHG_CH12_In˛uded
 (1ULË

	)

4531 
	#PPI_CHG_CH11_Pos
 (11ULË

	)

4532 
	#PPI_CHG_CH11_Msk
 (0x1UL << 
PPI_CHG_CH11_Pos
Ë

	)

4533 
	#PPI_CHG_CH11_Ex˛uded
 (0ULË

	)

4534 
	#PPI_CHG_CH11_In˛uded
 (1ULË

	)

4537 
	#PPI_CHG_CH10_Pos
 (10ULË

	)

4538 
	#PPI_CHG_CH10_Msk
 (0x1UL << 
PPI_CHG_CH10_Pos
Ë

	)

4539 
	#PPI_CHG_CH10_Ex˛uded
 (0ULË

	)

4540 
	#PPI_CHG_CH10_In˛uded
 (1ULË

	)

4543 
	#PPI_CHG_CH9_Pos
 (9ULË

	)

4544 
	#PPI_CHG_CH9_Msk
 (0x1UL << 
PPI_CHG_CH9_Pos
Ë

	)

4545 
	#PPI_CHG_CH9_Ex˛uded
 (0ULË

	)

4546 
	#PPI_CHG_CH9_In˛uded
 (1ULË

	)

4549 
	#PPI_CHG_CH8_Pos
 (8ULË

	)

4550 
	#PPI_CHG_CH8_Msk
 (0x1UL << 
PPI_CHG_CH8_Pos
Ë

	)

4551 
	#PPI_CHG_CH8_Ex˛uded
 (0ULË

	)

4552 
	#PPI_CHG_CH8_In˛uded
 (1ULË

	)

4555 
	#PPI_CHG_CH7_Pos
 (7ULË

	)

4556 
	#PPI_CHG_CH7_Msk
 (0x1UL << 
PPI_CHG_CH7_Pos
Ë

	)

4557 
	#PPI_CHG_CH7_Ex˛uded
 (0ULË

	)

4558 
	#PPI_CHG_CH7_In˛uded
 (1ULË

	)

4561 
	#PPI_CHG_CH6_Pos
 (6ULË

	)

4562 
	#PPI_CHG_CH6_Msk
 (0x1UL << 
PPI_CHG_CH6_Pos
Ë

	)

4563 
	#PPI_CHG_CH6_Ex˛uded
 (0ULË

	)

4564 
	#PPI_CHG_CH6_In˛uded
 (1ULË

	)

4567 
	#PPI_CHG_CH5_Pos
 (5ULË

	)

4568 
	#PPI_CHG_CH5_Msk
 (0x1UL << 
PPI_CHG_CH5_Pos
Ë

	)

4569 
	#PPI_CHG_CH5_Ex˛uded
 (0ULË

	)

4570 
	#PPI_CHG_CH5_In˛uded
 (1ULË

	)

4573 
	#PPI_CHG_CH4_Pos
 (4ULË

	)

4574 
	#PPI_CHG_CH4_Msk
 (0x1UL << 
PPI_CHG_CH4_Pos
Ë

	)

4575 
	#PPI_CHG_CH4_Ex˛uded
 (0ULË

	)

4576 
	#PPI_CHG_CH4_In˛uded
 (1ULË

	)

4579 
	#PPI_CHG_CH3_Pos
 (3ULË

	)

4580 
	#PPI_CHG_CH3_Msk
 (0x1UL << 
PPI_CHG_CH3_Pos
Ë

	)

4581 
	#PPI_CHG_CH3_Ex˛uded
 (0ULË

	)

4582 
	#PPI_CHG_CH3_In˛uded
 (1ULË

	)

4585 
	#PPI_CHG_CH2_Pos
 (2ULË

	)

4586 
	#PPI_CHG_CH2_Msk
 (0x1UL << 
PPI_CHG_CH2_Pos
Ë

	)

4587 
	#PPI_CHG_CH2_Ex˛uded
 (0ULË

	)

4588 
	#PPI_CHG_CH2_In˛uded
 (1ULË

	)

4591 
	#PPI_CHG_CH1_Pos
 (1ULË

	)

4592 
	#PPI_CHG_CH1_Msk
 (0x1UL << 
PPI_CHG_CH1_Pos
Ë

	)

4593 
	#PPI_CHG_CH1_Ex˛uded
 (0ULË

	)

4594 
	#PPI_CHG_CH1_In˛uded
 (1ULË

	)

4597 
	#PPI_CHG_CH0_Pos
 (0ULË

	)

4598 
	#PPI_CHG_CH0_Msk
 (0x1UL << 
PPI_CHG_CH0_Pos
Ë

	)

4599 
	#PPI_CHG_CH0_Ex˛uded
 (0ULË

	)

4600 
	#PPI_CHG_CH0_In˛uded
 (1ULË

	)

4610 
	#PU_PATCHADDR_PATCHADDR_Pos
 (0ULË

	)

4611 
	#PU_PATCHADDR_PATCHADDR_Msk
 (0x1FFFFFFUL << 
PU_PATCHADDR_PATCHADDR_Pos
Ë

	)

4617 
	#PU_PATCHEN_PATCH7_Pos
 (7ULË

	)

4618 
	#PU_PATCHEN_PATCH7_Msk
 (0x1UL << 
PU_PATCHEN_PATCH7_Pos
Ë

	)

4619 
	#PU_PATCHEN_PATCH7_DißbÀd
 (0ULË

	)

4620 
	#PU_PATCHEN_PATCH7_E«bÀd
 (1ULË

	)

4623 
	#PU_PATCHEN_PATCH6_Pos
 (6ULË

	)

4624 
	#PU_PATCHEN_PATCH6_Msk
 (0x1UL << 
PU_PATCHEN_PATCH6_Pos
Ë

	)

4625 
	#PU_PATCHEN_PATCH6_DißbÀd
 (0ULË

	)

4626 
	#PU_PATCHEN_PATCH6_E«bÀd
 (1ULË

	)

4629 
	#PU_PATCHEN_PATCH5_Pos
 (5ULË

	)

4630 
	#PU_PATCHEN_PATCH5_Msk
 (0x1UL << 
PU_PATCHEN_PATCH5_Pos
Ë

	)

4631 
	#PU_PATCHEN_PATCH5_DißbÀd
 (0ULË

	)

4632 
	#PU_PATCHEN_PATCH5_E«bÀd
 (1ULË

	)

4635 
	#PU_PATCHEN_PATCH4_Pos
 (4ULË

	)

4636 
	#PU_PATCHEN_PATCH4_Msk
 (0x1UL << 
PU_PATCHEN_PATCH4_Pos
Ë

	)

4637 
	#PU_PATCHEN_PATCH4_DißbÀd
 (0ULË

	)

4638 
	#PU_PATCHEN_PATCH4_E«bÀd
 (1ULË

	)

4641 
	#PU_PATCHEN_PATCH3_Pos
 (3ULË

	)

4642 
	#PU_PATCHEN_PATCH3_Msk
 (0x1UL << 
PU_PATCHEN_PATCH3_Pos
Ë

	)

4643 
	#PU_PATCHEN_PATCH3_DißbÀd
 (0ULË

	)

4644 
	#PU_PATCHEN_PATCH3_E«bÀd
 (1ULË

	)

4647 
	#PU_PATCHEN_PATCH2_Pos
 (2ULË

	)

4648 
	#PU_PATCHEN_PATCH2_Msk
 (0x1UL << 
PU_PATCHEN_PATCH2_Pos
Ë

	)

4649 
	#PU_PATCHEN_PATCH2_DißbÀd
 (0ULË

	)

4650 
	#PU_PATCHEN_PATCH2_E«bÀd
 (1ULË

	)

4653 
	#PU_PATCHEN_PATCH1_Pos
 (1ULË

	)

4654 
	#PU_PATCHEN_PATCH1_Msk
 (0x1UL << 
PU_PATCHEN_PATCH1_Pos
Ë

	)

4655 
	#PU_PATCHEN_PATCH1_DißbÀd
 (0ULË

	)

4656 
	#PU_PATCHEN_PATCH1_E«bÀd
 (1ULË

	)

4659 
	#PU_PATCHEN_PATCH0_Pos
 (0ULË

	)

4660 
	#PU_PATCHEN_PATCH0_Msk
 (0x1UL << 
PU_PATCHEN_PATCH0_Pos
Ë

	)

4661 
	#PU_PATCHEN_PATCH0_DißbÀd
 (0ULË

	)

4662 
	#PU_PATCHEN_PATCH0_E«bÀd
 (1ULË

	)

4668 
	#PU_PATCHENSET_PATCH7_Pos
 (7ULË

	)

4669 
	#PU_PATCHENSET_PATCH7_Msk
 (0x1UL << 
PU_PATCHENSET_PATCH7_Pos
Ë

	)

4670 
	#PU_PATCHENSET_PATCH7_DißbÀd
 (0ULË

	)

4671 
	#PU_PATCHENSET_PATCH7_E«bÀd
 (1ULË

	)

4672 
	#PU_PATCHENSET_PATCH7_Së
 (1ULË

	)

4675 
	#PU_PATCHENSET_PATCH6_Pos
 (6ULË

	)

4676 
	#PU_PATCHENSET_PATCH6_Msk
 (0x1UL << 
PU_PATCHENSET_PATCH6_Pos
Ë

	)

4677 
	#PU_PATCHENSET_PATCH6_DißbÀd
 (0ULË

	)

4678 
	#PU_PATCHENSET_PATCH6_E«bÀd
 (1ULË

	)

4679 
	#PU_PATCHENSET_PATCH6_Së
 (1ULË

	)

4682 
	#PU_PATCHENSET_PATCH5_Pos
 (5ULË

	)

4683 
	#PU_PATCHENSET_PATCH5_Msk
 (0x1UL << 
PU_PATCHENSET_PATCH5_Pos
Ë

	)

4684 
	#PU_PATCHENSET_PATCH5_DißbÀd
 (0ULË

	)

4685 
	#PU_PATCHENSET_PATCH5_E«bÀd
 (1ULË

	)

4686 
	#PU_PATCHENSET_PATCH5_Së
 (1ULË

	)

4689 
	#PU_PATCHENSET_PATCH4_Pos
 (4ULË

	)

4690 
	#PU_PATCHENSET_PATCH4_Msk
 (0x1UL << 
PU_PATCHENSET_PATCH4_Pos
Ë

	)

4691 
	#PU_PATCHENSET_PATCH4_DißbÀd
 (0ULË

	)

4692 
	#PU_PATCHENSET_PATCH4_E«bÀd
 (1ULË

	)

4693 
	#PU_PATCHENSET_PATCH4_Së
 (1ULË

	)

4696 
	#PU_PATCHENSET_PATCH3_Pos
 (3ULË

	)

4697 
	#PU_PATCHENSET_PATCH3_Msk
 (0x1UL << 
PU_PATCHENSET_PATCH3_Pos
Ë

	)

4698 
	#PU_PATCHENSET_PATCH3_DißbÀd
 (0ULË

	)

4699 
	#PU_PATCHENSET_PATCH3_E«bÀd
 (1ULË

	)

4700 
	#PU_PATCHENSET_PATCH3_Së
 (1ULË

	)

4703 
	#PU_PATCHENSET_PATCH2_Pos
 (2ULË

	)

4704 
	#PU_PATCHENSET_PATCH2_Msk
 (0x1UL << 
PU_PATCHENSET_PATCH2_Pos
Ë

	)

4705 
	#PU_PATCHENSET_PATCH2_DißbÀd
 (0ULË

	)

4706 
	#PU_PATCHENSET_PATCH2_E«bÀd
 (1ULË

	)

4707 
	#PU_PATCHENSET_PATCH2_Së
 (1ULË

	)

4710 
	#PU_PATCHENSET_PATCH1_Pos
 (1ULË

	)

4711 
	#PU_PATCHENSET_PATCH1_Msk
 (0x1UL << 
PU_PATCHENSET_PATCH1_Pos
Ë

	)

4712 
	#PU_PATCHENSET_PATCH1_DißbÀd
 (0ULË

	)

4713 
	#PU_PATCHENSET_PATCH1_E«bÀd
 (1ULË

	)

4714 
	#PU_PATCHENSET_PATCH1_Së
 (1ULË

	)

4717 
	#PU_PATCHENSET_PATCH0_Pos
 (0ULË

	)

4718 
	#PU_PATCHENSET_PATCH0_Msk
 (0x1UL << 
PU_PATCHENSET_PATCH0_Pos
Ë

	)

4719 
	#PU_PATCHENSET_PATCH0_DißbÀd
 (0ULË

	)

4720 
	#PU_PATCHENSET_PATCH0_E«bÀd
 (1ULË

	)

4721 
	#PU_PATCHENSET_PATCH0_Së
 (1ULË

	)

4727 
	#PU_PATCHENCLR_PATCH7_Pos
 (7ULË

	)

4728 
	#PU_PATCHENCLR_PATCH7_Msk
 (0x1UL << 
PU_PATCHENCLR_PATCH7_Pos
Ë

	)

4729 
	#PU_PATCHENCLR_PATCH7_DißbÀd
 (0ULË

	)

4730 
	#PU_PATCHENCLR_PATCH7_E«bÀd
 (1ULË

	)

4731 
	#PU_PATCHENCLR_PATCH7_CÀ¨
 (1ULË

	)

4734 
	#PU_PATCHENCLR_PATCH6_Pos
 (6ULË

	)

4735 
	#PU_PATCHENCLR_PATCH6_Msk
 (0x1UL << 
PU_PATCHENCLR_PATCH6_Pos
Ë

	)

4736 
	#PU_PATCHENCLR_PATCH6_DißbÀd
 (0ULË

	)

4737 
	#PU_PATCHENCLR_PATCH6_E«bÀd
 (1ULË

	)

4738 
	#PU_PATCHENCLR_PATCH6_CÀ¨
 (1ULË

	)

4741 
	#PU_PATCHENCLR_PATCH5_Pos
 (5ULË

	)

4742 
	#PU_PATCHENCLR_PATCH5_Msk
 (0x1UL << 
PU_PATCHENCLR_PATCH5_Pos
Ë

	)

4743 
	#PU_PATCHENCLR_PATCH5_DißbÀd
 (0ULË

	)

4744 
	#PU_PATCHENCLR_PATCH5_E«bÀd
 (1ULË

	)

4745 
	#PU_PATCHENCLR_PATCH5_CÀ¨
 (1ULË

	)

4748 
	#PU_PATCHENCLR_PATCH4_Pos
 (4ULË

	)

4749 
	#PU_PATCHENCLR_PATCH4_Msk
 (0x1UL << 
PU_PATCHENCLR_PATCH4_Pos
Ë

	)

4750 
	#PU_PATCHENCLR_PATCH4_DißbÀd
 (0ULË

	)

4751 
	#PU_PATCHENCLR_PATCH4_E«bÀd
 (1ULË

	)

4752 
	#PU_PATCHENCLR_PATCH4_CÀ¨
 (1ULË

	)

4755 
	#PU_PATCHENCLR_PATCH3_Pos
 (3ULË

	)

4756 
	#PU_PATCHENCLR_PATCH3_Msk
 (0x1UL << 
PU_PATCHENCLR_PATCH3_Pos
Ë

	)

4757 
	#PU_PATCHENCLR_PATCH3_DißbÀd
 (0ULË

	)

4758 
	#PU_PATCHENCLR_PATCH3_E«bÀd
 (1ULË

	)

4759 
	#PU_PATCHENCLR_PATCH3_CÀ¨
 (1ULË

	)

4762 
	#PU_PATCHENCLR_PATCH2_Pos
 (2ULË

	)

4763 
	#PU_PATCHENCLR_PATCH2_Msk
 (0x1UL << 
PU_PATCHENCLR_PATCH2_Pos
Ë

	)

4764 
	#PU_PATCHENCLR_PATCH2_DißbÀd
 (0ULË

	)

4765 
	#PU_PATCHENCLR_PATCH2_E«bÀd
 (1ULË

	)

4766 
	#PU_PATCHENCLR_PATCH2_CÀ¨
 (1ULË

	)

4769 
	#PU_PATCHENCLR_PATCH1_Pos
 (1ULË

	)

4770 
	#PU_PATCHENCLR_PATCH1_Msk
 (0x1UL << 
PU_PATCHENCLR_PATCH1_Pos
Ë

	)

4771 
	#PU_PATCHENCLR_PATCH1_DißbÀd
 (0ULË

	)

4772 
	#PU_PATCHENCLR_PATCH1_E«bÀd
 (1ULË

	)

4773 
	#PU_PATCHENCLR_PATCH1_CÀ¨
 (1ULË

	)

4776 
	#PU_PATCHENCLR_PATCH0_Pos
 (0ULË

	)

4777 
	#PU_PATCHENCLR_PATCH0_Msk
 (0x1UL << 
PU_PATCHENCLR_PATCH0_Pos
Ë

	)

4778 
	#PU_PATCHENCLR_PATCH0_DißbÀd
 (0ULË

	)

4779 
	#PU_PATCHENCLR_PATCH0_E«bÀd
 (1ULË

	)

4780 
	#PU_PATCHENCLR_PATCH0_CÀ¨
 (1ULË

	)

4790 
	#QDEC_SHORTS_SAMPLERDY_STOP_Pos
 (1ULË

	)

4791 
	#QDEC_SHORTS_SAMPLERDY_STOP_Msk
 (0x1UL << 
QDEC_SHORTS_SAMPLERDY_STOP_Pos
Ë

	)

4792 
	#QDEC_SHORTS_SAMPLERDY_STOP_DißbÀd
 (0ULË

	)

4793 
	#QDEC_SHORTS_SAMPLERDY_STOP_E«bÀd
 (1ULË

	)

4796 
	#QDEC_SHORTS_REPORTRDY_READCLRACC_Pos
 (0ULË

	)

4797 
	#QDEC_SHORTS_REPORTRDY_READCLRACC_Msk
 (0x1UL << 
QDEC_SHORTS_REPORTRDY_READCLRACC_Pos
Ë

	)

4798 
	#QDEC_SHORTS_REPORTRDY_READCLRACC_DißbÀd
 (0ULË

	)

4799 
	#QDEC_SHORTS_REPORTRDY_READCLRACC_E«bÀd
 (1ULË

	)

4805 
	#QDEC_INTENSET_ACCOF_Pos
 (2ULË

	)

4806 
	#QDEC_INTENSET_ACCOF_Msk
 (0x1UL << 
QDEC_INTENSET_ACCOF_Pos
Ë

	)

4807 
	#QDEC_INTENSET_ACCOF_DißbÀd
 (0ULË

	)

4808 
	#QDEC_INTENSET_ACCOF_E«bÀd
 (1ULË

	)

4809 
	#QDEC_INTENSET_ACCOF_Së
 (1ULË

	)

4812 
	#QDEC_INTENSET_REPORTRDY_Pos
 (1ULË

	)

4813 
	#QDEC_INTENSET_REPORTRDY_Msk
 (0x1UL << 
QDEC_INTENSET_REPORTRDY_Pos
Ë

	)

4814 
	#QDEC_INTENSET_REPORTRDY_DißbÀd
 (0ULË

	)

4815 
	#QDEC_INTENSET_REPORTRDY_E«bÀd
 (1ULË

	)

4816 
	#QDEC_INTENSET_REPORTRDY_Së
 (1ULË

	)

4819 
	#QDEC_INTENSET_SAMPLERDY_Pos
 (0ULË

	)

4820 
	#QDEC_INTENSET_SAMPLERDY_Msk
 (0x1UL << 
QDEC_INTENSET_SAMPLERDY_Pos
Ë

	)

4821 
	#QDEC_INTENSET_SAMPLERDY_DißbÀd
 (0ULË

	)

4822 
	#QDEC_INTENSET_SAMPLERDY_E«bÀd
 (1ULË

	)

4823 
	#QDEC_INTENSET_SAMPLERDY_Së
 (1ULË

	)

4829 
	#QDEC_INTENCLR_ACCOF_Pos
 (2ULË

	)

4830 
	#QDEC_INTENCLR_ACCOF_Msk
 (0x1UL << 
QDEC_INTENCLR_ACCOF_Pos
Ë

	)

4831 
	#QDEC_INTENCLR_ACCOF_DißbÀd
 (0ULË

	)

4832 
	#QDEC_INTENCLR_ACCOF_E«bÀd
 (1ULË

	)

4833 
	#QDEC_INTENCLR_ACCOF_CÀ¨
 (1ULË

	)

4836 
	#QDEC_INTENCLR_REPORTRDY_Pos
 (1ULË

	)

4837 
	#QDEC_INTENCLR_REPORTRDY_Msk
 (0x1UL << 
QDEC_INTENCLR_REPORTRDY_Pos
Ë

	)

4838 
	#QDEC_INTENCLR_REPORTRDY_DißbÀd
 (0ULË

	)

4839 
	#QDEC_INTENCLR_REPORTRDY_E«bÀd
 (1ULË

	)

4840 
	#QDEC_INTENCLR_REPORTRDY_CÀ¨
 (1ULË

	)

4843 
	#QDEC_INTENCLR_SAMPLERDY_Pos
 (0ULË

	)

4844 
	#QDEC_INTENCLR_SAMPLERDY_Msk
 (0x1UL << 
QDEC_INTENCLR_SAMPLERDY_Pos
Ë

	)

4845 
	#QDEC_INTENCLR_SAMPLERDY_DißbÀd
 (0ULË

	)

4846 
	#QDEC_INTENCLR_SAMPLERDY_E«bÀd
 (1ULË

	)

4847 
	#QDEC_INTENCLR_SAMPLERDY_CÀ¨
 (1ULË

	)

4853 
	#QDEC_ENABLE_ENABLE_Pos
 (0ULË

	)

4854 
	#QDEC_ENABLE_ENABLE_Msk
 (0x1UL << 
QDEC_ENABLE_ENABLE_Pos
Ë

	)

4855 
	#QDEC_ENABLE_ENABLE_DißbÀd
 (0ULË

	)

4856 
	#QDEC_ENABLE_ENABLE_E«bÀd
 (1ULË

	)

4862 
	#QDEC_LEDPOL_LEDPOL_Pos
 (0ULË

	)

4863 
	#QDEC_LEDPOL_LEDPOL_Msk
 (0x1UL << 
QDEC_LEDPOL_LEDPOL_Pos
Ë

	)

4864 
	#QDEC_LEDPOL_LEDPOL_A˘iveLow
 (0ULË

	)

4865 
	#QDEC_LEDPOL_LEDPOL_A˘iveHigh
 (1ULË

	)

4871 
	#QDEC_SAMPLEPER_SAMPLEPER_Pos
 (0ULË

	)

4872 
	#QDEC_SAMPLEPER_SAMPLEPER_Msk
 (0x7UL << 
QDEC_SAMPLEPER_SAMPLEPER_Pos
Ë

	)

4873 
	#QDEC_SAMPLEPER_SAMPLEPER_128us
 (0x00ULË

	)

4874 
	#QDEC_SAMPLEPER_SAMPLEPER_256us
 (0x01ULË

	)

4875 
	#QDEC_SAMPLEPER_SAMPLEPER_512us
 (0x02ULË

	)

4876 
	#QDEC_SAMPLEPER_SAMPLEPER_1024us
 (0x03ULË

	)

4877 
	#QDEC_SAMPLEPER_SAMPLEPER_2048us
 (0x04ULË

	)

4878 
	#QDEC_SAMPLEPER_SAMPLEPER_4096us
 (0x05ULË

	)

4879 
	#QDEC_SAMPLEPER_SAMPLEPER_8192us
 (0x06ULË

	)

4880 
	#QDEC_SAMPLEPER_SAMPLEPER_16384us
 (0x07ULË

	)

4886 
	#QDEC_SAMPLE_SAMPLE_Pos
 (0ULË

	)

4887 
	#QDEC_SAMPLE_SAMPLE_Msk
 (0xFFFFFFFFUL << 
QDEC_SAMPLE_SAMPLE_Pos
Ë

	)

4893 
	#QDEC_REPORTPER_REPORTPER_Pos
 (0ULË

	)

4894 
	#QDEC_REPORTPER_REPORTPER_Msk
 (0x7UL << 
QDEC_REPORTPER_REPORTPER_Pos
Ë

	)

4895 
	#QDEC_REPORTPER_REPORTPER_10Sm∂
 (0x00ULË

	)

4896 
	#QDEC_REPORTPER_REPORTPER_40Sm∂
 (0x01ULË

	)

4897 
	#QDEC_REPORTPER_REPORTPER_80Sm∂
 (0x02ULË

	)

4898 
	#QDEC_REPORTPER_REPORTPER_120Sm∂
 (0x03ULË

	)

4899 
	#QDEC_REPORTPER_REPORTPER_160Sm∂
 (0x04ULË

	)

4900 
	#QDEC_REPORTPER_REPORTPER_200Sm∂
 (0x05ULË

	)

4901 
	#QDEC_REPORTPER_REPORTPER_240Sm∂
 (0x06ULË

	)

4902 
	#QDEC_REPORTPER_REPORTPER_280Sm∂
 (0x07ULË

	)

4908 
	#QDEC_DBFEN_DBFEN_Pos
 (0ULË

	)

4909 
	#QDEC_DBFEN_DBFEN_Msk
 (0x1UL << 
QDEC_DBFEN_DBFEN_Pos
Ë

	)

4910 
	#QDEC_DBFEN_DBFEN_DißbÀd
 (0ULË

	)

4911 
	#QDEC_DBFEN_DBFEN_E«bÀd
 (1ULË

	)

4917 
	#QDEC_LEDPRE_LEDPRE_Pos
 (0ULË

	)

4918 
	#QDEC_LEDPRE_LEDPRE_Msk
 (0x1FFUL << 
QDEC_LEDPRE_LEDPRE_Pos
Ë

	)

4924 
	#QDEC_ACCDBL_ACCDBL_Pos
 (0ULË

	)

4925 
	#QDEC_ACCDBL_ACCDBL_Msk
 (0xFUL << 
QDEC_ACCDBL_ACCDBL_Pos
Ë

	)

4931 
	#QDEC_ACCDBLREAD_ACCDBLREAD_Pos
 (0ULË

	)

4932 
	#QDEC_ACCDBLREAD_ACCDBLREAD_Msk
 (0xFUL << 
QDEC_ACCDBLREAD_ACCDBLREAD_Pos
Ë

	)

4938 
	#QDEC_POWER_POWER_Pos
 (0ULË

	)

4939 
	#QDEC_POWER_POWER_Msk
 (0x1UL << 
QDEC_POWER_POWER_Pos
Ë

	)

4940 
	#QDEC_POWER_POWER_DißbÀd
 (0ULË

	)

4941 
	#QDEC_POWER_POWER_E«bÀd
 (1ULË

	)

4951 
	#RADIO_SHORTS_DISABLED_RSSISTOP_Pos
 (8ULË

	)

4952 
	#RADIO_SHORTS_DISABLED_RSSISTOP_Msk
 (0x1UL << 
RADIO_SHORTS_DISABLED_RSSISTOP_Pos
Ë

	)

4953 
	#RADIO_SHORTS_DISABLED_RSSISTOP_DißbÀd
 (0ULË

	)

4954 
	#RADIO_SHORTS_DISABLED_RSSISTOP_E«bÀd
 (1ULË

	)

4957 
	#RADIO_SHORTS_ADDRESS_BCSTART_Pos
 (6ULË

	)

4958 
	#RADIO_SHORTS_ADDRESS_BCSTART_Msk
 (0x1UL << 
RADIO_SHORTS_ADDRESS_BCSTART_Pos
Ë

	)

4959 
	#RADIO_SHORTS_ADDRESS_BCSTART_DißbÀd
 (0ULË

	)

4960 
	#RADIO_SHORTS_ADDRESS_BCSTART_E«bÀd
 (1ULË

	)

4963 
	#RADIO_SHORTS_END_START_Pos
 (5ULË

	)

4964 
	#RADIO_SHORTS_END_START_Msk
 (0x1UL << 
RADIO_SHORTS_END_START_Pos
Ë

	)

4965 
	#RADIO_SHORTS_END_START_DißbÀd
 (0ULË

	)

4966 
	#RADIO_SHORTS_END_START_E«bÀd
 (1ULË

	)

4969 
	#RADIO_SHORTS_ADDRESS_RSSISTART_Pos
 (4ULË

	)

4970 
	#RADIO_SHORTS_ADDRESS_RSSISTART_Msk
 (0x1UL << 
RADIO_SHORTS_ADDRESS_RSSISTART_Pos
Ë

	)

4971 
	#RADIO_SHORTS_ADDRESS_RSSISTART_DißbÀd
 (0ULË

	)

4972 
	#RADIO_SHORTS_ADDRESS_RSSISTART_E«bÀd
 (1ULË

	)

4975 
	#RADIO_SHORTS_DISABLED_RXEN_Pos
 (3ULË

	)

4976 
	#RADIO_SHORTS_DISABLED_RXEN_Msk
 (0x1UL << 
RADIO_SHORTS_DISABLED_RXEN_Pos
Ë

	)

4977 
	#RADIO_SHORTS_DISABLED_RXEN_DißbÀd
 (0ULË

	)

4978 
	#RADIO_SHORTS_DISABLED_RXEN_E«bÀd
 (1ULË

	)

4981 
	#RADIO_SHORTS_DISABLED_TXEN_Pos
 (2ULË

	)

4982 
	#RADIO_SHORTS_DISABLED_TXEN_Msk
 (0x1UL << 
RADIO_SHORTS_DISABLED_TXEN_Pos
Ë

	)

4983 
	#RADIO_SHORTS_DISABLED_TXEN_DißbÀd
 (0ULË

	)

4984 
	#RADIO_SHORTS_DISABLED_TXEN_E«bÀd
 (1ULË

	)

4987 
	#RADIO_SHORTS_END_DISABLE_Pos
 (1ULË

	)

4988 
	#RADIO_SHORTS_END_DISABLE_Msk
 (0x1UL << 
RADIO_SHORTS_END_DISABLE_Pos
Ë

	)

4989 
	#RADIO_SHORTS_END_DISABLE_DißbÀd
 (0ULË

	)

4990 
	#RADIO_SHORTS_END_DISABLE_E«bÀd
 (1ULË

	)

4993 
	#RADIO_SHORTS_READY_START_Pos
 (0ULË

	)

4994 
	#RADIO_SHORTS_READY_START_Msk
 (0x1UL << 
RADIO_SHORTS_READY_START_Pos
Ë

	)

4995 
	#RADIO_SHORTS_READY_START_DißbÀd
 (0ULË

	)

4996 
	#RADIO_SHORTS_READY_START_E«bÀd
 (1ULË

	)

5002 
	#RADIO_INTENSET_BCMATCH_Pos
 (10ULË

	)

5003 
	#RADIO_INTENSET_BCMATCH_Msk
 (0x1UL << 
RADIO_INTENSET_BCMATCH_Pos
Ë

	)

5004 
	#RADIO_INTENSET_BCMATCH_DißbÀd
 (0ULË

	)

5005 
	#RADIO_INTENSET_BCMATCH_E«bÀd
 (1ULË

	)

5006 
	#RADIO_INTENSET_BCMATCH_Së
 (1ULË

	)

5009 
	#RADIO_INTENSET_RSSIEND_Pos
 (7ULË

	)

5010 
	#RADIO_INTENSET_RSSIEND_Msk
 (0x1UL << 
RADIO_INTENSET_RSSIEND_Pos
Ë

	)

5011 
	#RADIO_INTENSET_RSSIEND_DißbÀd
 (0ULË

	)

5012 
	#RADIO_INTENSET_RSSIEND_E«bÀd
 (1ULË

	)

5013 
	#RADIO_INTENSET_RSSIEND_Së
 (1ULË

	)

5016 
	#RADIO_INTENSET_DEVMISS_Pos
 (6ULË

	)

5017 
	#RADIO_INTENSET_DEVMISS_Msk
 (0x1UL << 
RADIO_INTENSET_DEVMISS_Pos
Ë

	)

5018 
	#RADIO_INTENSET_DEVMISS_DißbÀd
 (0ULË

	)

5019 
	#RADIO_INTENSET_DEVMISS_E«bÀd
 (1ULË

	)

5020 
	#RADIO_INTENSET_DEVMISS_Së
 (1ULË

	)

5023 
	#RADIO_INTENSET_DEVMATCH_Pos
 (5ULË

	)

5024 
	#RADIO_INTENSET_DEVMATCH_Msk
 (0x1UL << 
RADIO_INTENSET_DEVMATCH_Pos
Ë

	)

5025 
	#RADIO_INTENSET_DEVMATCH_DißbÀd
 (0ULË

	)

5026 
	#RADIO_INTENSET_DEVMATCH_E«bÀd
 (1ULË

	)

5027 
	#RADIO_INTENSET_DEVMATCH_Së
 (1ULË

	)

5030 
	#RADIO_INTENSET_DISABLED_Pos
 (4ULË

	)

5031 
	#RADIO_INTENSET_DISABLED_Msk
 (0x1UL << 
RADIO_INTENSET_DISABLED_Pos
Ë

	)

5032 
	#RADIO_INTENSET_DISABLED_DißbÀd
 (0ULË

	)

5033 
	#RADIO_INTENSET_DISABLED_E«bÀd
 (1ULË

	)

5034 
	#RADIO_INTENSET_DISABLED_Së
 (1ULË

	)

5037 
	#RADIO_INTENSET_END_Pos
 (3ULË

	)

5038 
	#RADIO_INTENSET_END_Msk
 (0x1UL << 
RADIO_INTENSET_END_Pos
Ë

	)

5039 
	#RADIO_INTENSET_END_DißbÀd
 (0ULË

	)

5040 
	#RADIO_INTENSET_END_E«bÀd
 (1ULË

	)

5041 
	#RADIO_INTENSET_END_Së
 (1ULË

	)

5044 
	#RADIO_INTENSET_PAYLOAD_Pos
 (2ULË

	)

5045 
	#RADIO_INTENSET_PAYLOAD_Msk
 (0x1UL << 
RADIO_INTENSET_PAYLOAD_Pos
Ë

	)

5046 
	#RADIO_INTENSET_PAYLOAD_DißbÀd
 (0ULË

	)

5047 
	#RADIO_INTENSET_PAYLOAD_E«bÀd
 (1ULË

	)

5048 
	#RADIO_INTENSET_PAYLOAD_Së
 (1ULË

	)

5051 
	#RADIO_INTENSET_ADDRESS_Pos
 (1ULË

	)

5052 
	#RADIO_INTENSET_ADDRESS_Msk
 (0x1UL << 
RADIO_INTENSET_ADDRESS_Pos
Ë

	)

5053 
	#RADIO_INTENSET_ADDRESS_DißbÀd
 (0ULË

	)

5054 
	#RADIO_INTENSET_ADDRESS_E«bÀd
 (1ULË

	)

5055 
	#RADIO_INTENSET_ADDRESS_Së
 (1ULË

	)

5058 
	#RADIO_INTENSET_READY_Pos
 (0ULË

	)

5059 
	#RADIO_INTENSET_READY_Msk
 (0x1UL << 
RADIO_INTENSET_READY_Pos
Ë

	)

5060 
	#RADIO_INTENSET_READY_DißbÀd
 (0ULË

	)

5061 
	#RADIO_INTENSET_READY_E«bÀd
 (1ULË

	)

5062 
	#RADIO_INTENSET_READY_Së
 (1ULË

	)

5068 
	#RADIO_INTENCLR_BCMATCH_Pos
 (10ULË

	)

5069 
	#RADIO_INTENCLR_BCMATCH_Msk
 (0x1UL << 
RADIO_INTENCLR_BCMATCH_Pos
Ë

	)

5070 
	#RADIO_INTENCLR_BCMATCH_DißbÀd
 (0ULË

	)

5071 
	#RADIO_INTENCLR_BCMATCH_E«bÀd
 (1ULË

	)

5072 
	#RADIO_INTENCLR_BCMATCH_CÀ¨
 (1ULË

	)

5075 
	#RADIO_INTENCLR_RSSIEND_Pos
 (7ULË

	)

5076 
	#RADIO_INTENCLR_RSSIEND_Msk
 (0x1UL << 
RADIO_INTENCLR_RSSIEND_Pos
Ë

	)

5077 
	#RADIO_INTENCLR_RSSIEND_DißbÀd
 (0ULË

	)

5078 
	#RADIO_INTENCLR_RSSIEND_E«bÀd
 (1ULË

	)

5079 
	#RADIO_INTENCLR_RSSIEND_CÀ¨
 (1ULË

	)

5082 
	#RADIO_INTENCLR_DEVMISS_Pos
 (6ULË

	)

5083 
	#RADIO_INTENCLR_DEVMISS_Msk
 (0x1UL << 
RADIO_INTENCLR_DEVMISS_Pos
Ë

	)

5084 
	#RADIO_INTENCLR_DEVMISS_DißbÀd
 (0ULË

	)

5085 
	#RADIO_INTENCLR_DEVMISS_E«bÀd
 (1ULË

	)

5086 
	#RADIO_INTENCLR_DEVMISS_CÀ¨
 (1ULË

	)

5089 
	#RADIO_INTENCLR_DEVMATCH_Pos
 (5ULË

	)

5090 
	#RADIO_INTENCLR_DEVMATCH_Msk
 (0x1UL << 
RADIO_INTENCLR_DEVMATCH_Pos
Ë

	)

5091 
	#RADIO_INTENCLR_DEVMATCH_DißbÀd
 (0ULË

	)

5092 
	#RADIO_INTENCLR_DEVMATCH_E«bÀd
 (1ULË

	)

5093 
	#RADIO_INTENCLR_DEVMATCH_CÀ¨
 (1ULË

	)

5096 
	#RADIO_INTENCLR_DISABLED_Pos
 (4ULË

	)

5097 
	#RADIO_INTENCLR_DISABLED_Msk
 (0x1UL << 
RADIO_INTENCLR_DISABLED_Pos
Ë

	)

5098 
	#RADIO_INTENCLR_DISABLED_DißbÀd
 (0ULË

	)

5099 
	#RADIO_INTENCLR_DISABLED_E«bÀd
 (1ULË

	)

5100 
	#RADIO_INTENCLR_DISABLED_CÀ¨
 (1ULË

	)

5103 
	#RADIO_INTENCLR_END_Pos
 (3ULË

	)

5104 
	#RADIO_INTENCLR_END_Msk
 (0x1UL << 
RADIO_INTENCLR_END_Pos
Ë

	)

5105 
	#RADIO_INTENCLR_END_DißbÀd
 (0ULË

	)

5106 
	#RADIO_INTENCLR_END_E«bÀd
 (1ULË

	)

5107 
	#RADIO_INTENCLR_END_CÀ¨
 (1ULË

	)

5110 
	#RADIO_INTENCLR_PAYLOAD_Pos
 (2ULË

	)

5111 
	#RADIO_INTENCLR_PAYLOAD_Msk
 (0x1UL << 
RADIO_INTENCLR_PAYLOAD_Pos
Ë

	)

5112 
	#RADIO_INTENCLR_PAYLOAD_DißbÀd
 (0ULË

	)

5113 
	#RADIO_INTENCLR_PAYLOAD_E«bÀd
 (1ULË

	)

5114 
	#RADIO_INTENCLR_PAYLOAD_CÀ¨
 (1ULË

	)

5117 
	#RADIO_INTENCLR_ADDRESS_Pos
 (1ULË

	)

5118 
	#RADIO_INTENCLR_ADDRESS_Msk
 (0x1UL << 
RADIO_INTENCLR_ADDRESS_Pos
Ë

	)

5119 
	#RADIO_INTENCLR_ADDRESS_DißbÀd
 (0ULË

	)

5120 
	#RADIO_INTENCLR_ADDRESS_E«bÀd
 (1ULË

	)

5121 
	#RADIO_INTENCLR_ADDRESS_CÀ¨
 (1ULË

	)

5124 
	#RADIO_INTENCLR_READY_Pos
 (0ULË

	)

5125 
	#RADIO_INTENCLR_READY_Msk
 (0x1UL << 
RADIO_INTENCLR_READY_Pos
Ë

	)

5126 
	#RADIO_INTENCLR_READY_DißbÀd
 (0ULË

	)

5127 
	#RADIO_INTENCLR_READY_E«bÀd
 (1ULË

	)

5128 
	#RADIO_INTENCLR_READY_CÀ¨
 (1ULË

	)

5134 
	#RADIO_CRCSTATUS_CRCSTATUS_Pos
 (0ULË

	)

5135 
	#RADIO_CRCSTATUS_CRCSTATUS_Msk
 (0x1UL << 
RADIO_CRCSTATUS_CRCSTATUS_Pos
Ë

	)

5136 
	#RADIO_CRCSTATUS_CRCSTATUS_CRCEº‹
 (0ULË

	)

5137 
	#RADIO_CRCSTATUS_CRCSTATUS_CRCOk
 (1ULË

	)

5143 
	#RADIO_CD_CD_Pos
 (0ULË

	)

5144 
	#RADIO_CD_CD_Msk
 (0x1UL << 
RADIO_CD_CD_Pos
Ë

	)

5150 
	#RADIO_RXMATCH_RXMATCH_Pos
 (0ULË

	)

5151 
	#RADIO_RXMATCH_RXMATCH_Msk
 (0x7UL << 
RADIO_RXMATCH_RXMATCH_Pos
Ë

	)

5157 
	#RADIO_RXCRC_RXCRC_Pos
 (0ULË

	)

5158 
	#RADIO_RXCRC_RXCRC_Msk
 (0xFFFFFFUL << 
RADIO_RXCRC_RXCRC_Pos
Ë

	)

5164 
	#RADIO_DAI_DAI_Pos
 (0ULË

	)

5165 
	#RADIO_DAI_DAI_Msk
 (0x7UL << 
RADIO_DAI_DAI_Pos
Ë

	)

5171 
	#RADIO_FREQUENCY_FREQUENCY_Pos
 (0ULË

	)

5172 
	#RADIO_FREQUENCY_FREQUENCY_Msk
 (0x7FUL << 
RADIO_FREQUENCY_FREQUENCY_Pos
Ë

	)

5178 
	#RADIO_TXPOWER_TXPOWER_Pos
 (0ULË

	)

5179 
	#RADIO_TXPOWER_TXPOWER_Msk
 (0xFFUL << 
RADIO_TXPOWER_TXPOWER_Pos
Ë

	)

5180 
	#RADIO_TXPOWER_TXPOWER_Pos4dBm
 (0x04ULË

	)

5181 
	#RADIO_TXPOWER_TXPOWER_0dBm
 (0x00ULË

	)

5182 
	#RADIO_TXPOWER_TXPOWER_Neg4dBm
 (0xFCULË

	)

5183 
	#RADIO_TXPOWER_TXPOWER_Neg8dBm
 (0xF8ULË

	)

5184 
	#RADIO_TXPOWER_TXPOWER_Neg12dBm
 (0xF4ULË

	)

5185 
	#RADIO_TXPOWER_TXPOWER_Neg16dBm
 (0xF0ULË

	)

5186 
	#RADIO_TXPOWER_TXPOWER_Neg20dBm
 (0xECULË

	)

5187 
	#RADIO_TXPOWER_TXPOWER_Neg30dBm
 (0xD8ULË

	)

5193 
	#RADIO_MODE_MODE_Pos
 (0ULË

	)

5194 
	#RADIO_MODE_MODE_Msk
 (0x3UL << 
RADIO_MODE_MODE_Pos
Ë

	)

5195 
	#RADIO_MODE_MODE_Nrf_1Mbô
 (0x00ULË

	)

5196 
	#RADIO_MODE_MODE_Nrf_2Mbô
 (0x01ULË

	)

5197 
	#RADIO_MODE_MODE_Nrf_250Kbô
 (0x02ULË

	)

5198 
	#RADIO_MODE_MODE_BÀ_1Mbô
 (0x03ULË

	)

5204 
	#RADIO_PCNF0_S1LEN_Pos
 (16ULË

	)

5205 
	#RADIO_PCNF0_S1LEN_Msk
 (0xFUL << 
RADIO_PCNF0_S1LEN_Pos
Ë

	)

5208 
	#RADIO_PCNF0_S0LEN_Pos
 (8ULË

	)

5209 
	#RADIO_PCNF0_S0LEN_Msk
 (0x1UL << 
RADIO_PCNF0_S0LEN_Pos
Ë

	)

5212 
	#RADIO_PCNF0_LFLEN_Pos
 (0ULË

	)

5213 
	#RADIO_PCNF0_LFLEN_Msk
 (0xFUL << 
RADIO_PCNF0_LFLEN_Pos
Ë

	)

5219 
	#RADIO_PCNF1_WHITEEN_Pos
 (25ULË

	)

5220 
	#RADIO_PCNF1_WHITEEN_Msk
 (0x1UL << 
RADIO_PCNF1_WHITEEN_Pos
Ë

	)

5221 
	#RADIO_PCNF1_WHITEEN_DißbÀd
 (0ULË

	)

5222 
	#RADIO_PCNF1_WHITEEN_E«bÀd
 (1ULË

	)

5225 
	#RADIO_PCNF1_ENDIAN_Pos
 (24ULË

	)

5226 
	#RADIO_PCNF1_ENDIAN_Msk
 (0x1UL << 
RADIO_PCNF1_ENDIAN_Pos
Ë

	)

5227 
	#RADIO_PCNF1_ENDIAN_Lôée
 (0ULË

	)

5228 
	#RADIO_PCNF1_ENDIAN_Big
 (1ULË

	)

5231 
	#RADIO_PCNF1_BALEN_Pos
 (16ULË

	)

5232 
	#RADIO_PCNF1_BALEN_Msk
 (0x7UL << 
RADIO_PCNF1_BALEN_Pos
Ë

	)

5235 
	#RADIO_PCNF1_STATLEN_Pos
 (8ULË

	)

5236 
	#RADIO_PCNF1_STATLEN_Msk
 (0xFFUL << 
RADIO_PCNF1_STATLEN_Pos
Ë

	)

5239 
	#RADIO_PCNF1_MAXLEN_Pos
 (0ULË

	)

5240 
	#RADIO_PCNF1_MAXLEN_Msk
 (0xFFUL << 
RADIO_PCNF1_MAXLEN_Pos
Ë

	)

5246 
	#RADIO_PREFIX0_AP3_Pos
 (24ULË

	)

5247 
	#RADIO_PREFIX0_AP3_Msk
 (0xFFUL << 
RADIO_PREFIX0_AP3_Pos
Ë

	)

5250 
	#RADIO_PREFIX0_AP2_Pos
 (16ULË

	)

5251 
	#RADIO_PREFIX0_AP2_Msk
 (0xFFUL << 
RADIO_PREFIX0_AP2_Pos
Ë

	)

5254 
	#RADIO_PREFIX0_AP1_Pos
 (8ULË

	)

5255 
	#RADIO_PREFIX0_AP1_Msk
 (0xFFUL << 
RADIO_PREFIX0_AP1_Pos
Ë

	)

5258 
	#RADIO_PREFIX0_AP0_Pos
 (0ULË

	)

5259 
	#RADIO_PREFIX0_AP0_Msk
 (0xFFUL << 
RADIO_PREFIX0_AP0_Pos
Ë

	)

5265 
	#RADIO_PREFIX1_AP7_Pos
 (24ULË

	)

5266 
	#RADIO_PREFIX1_AP7_Msk
 (0xFFUL << 
RADIO_PREFIX1_AP7_Pos
Ë

	)

5269 
	#RADIO_PREFIX1_AP6_Pos
 (16ULË

	)

5270 
	#RADIO_PREFIX1_AP6_Msk
 (0xFFUL << 
RADIO_PREFIX1_AP6_Pos
Ë

	)

5273 
	#RADIO_PREFIX1_AP5_Pos
 (8ULË

	)

5274 
	#RADIO_PREFIX1_AP5_Msk
 (0xFFUL << 
RADIO_PREFIX1_AP5_Pos
Ë

	)

5277 
	#RADIO_PREFIX1_AP4_Pos
 (0ULË

	)

5278 
	#RADIO_PREFIX1_AP4_Msk
 (0xFFUL << 
RADIO_PREFIX1_AP4_Pos
Ë

	)

5284 
	#RADIO_TXADDRESS_TXADDRESS_Pos
 (0ULË

	)

5285 
	#RADIO_TXADDRESS_TXADDRESS_Msk
 (0x7UL << 
RADIO_TXADDRESS_TXADDRESS_Pos
Ë

	)

5291 
	#RADIO_RXADDRESSES_ADDR7_Pos
 (7ULË

	)

5292 
	#RADIO_RXADDRESSES_ADDR7_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR7_Pos
Ë

	)

5293 
	#RADIO_RXADDRESSES_ADDR7_DißbÀd
 (0ULË

	)

5294 
	#RADIO_RXADDRESSES_ADDR7_E«bÀd
 (1ULË

	)

5297 
	#RADIO_RXADDRESSES_ADDR6_Pos
 (6ULË

	)

5298 
	#RADIO_RXADDRESSES_ADDR6_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR6_Pos
Ë

	)

5299 
	#RADIO_RXADDRESSES_ADDR6_DißbÀd
 (0ULË

	)

5300 
	#RADIO_RXADDRESSES_ADDR6_E«bÀd
 (1ULË

	)

5303 
	#RADIO_RXADDRESSES_ADDR5_Pos
 (5ULË

	)

5304 
	#RADIO_RXADDRESSES_ADDR5_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR5_Pos
Ë

	)

5305 
	#RADIO_RXADDRESSES_ADDR5_DißbÀd
 (0ULË

	)

5306 
	#RADIO_RXADDRESSES_ADDR5_E«bÀd
 (1ULË

	)

5309 
	#RADIO_RXADDRESSES_ADDR4_Pos
 (4ULË

	)

5310 
	#RADIO_RXADDRESSES_ADDR4_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR4_Pos
Ë

	)

5311 
	#RADIO_RXADDRESSES_ADDR4_DißbÀd
 (0ULË

	)

5312 
	#RADIO_RXADDRESSES_ADDR4_E«bÀd
 (1ULË

	)

5315 
	#RADIO_RXADDRESSES_ADDR3_Pos
 (3ULË

	)

5316 
	#RADIO_RXADDRESSES_ADDR3_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR3_Pos
Ë

	)

5317 
	#RADIO_RXADDRESSES_ADDR3_DißbÀd
 (0ULË

	)

5318 
	#RADIO_RXADDRESSES_ADDR3_E«bÀd
 (1ULË

	)

5321 
	#RADIO_RXADDRESSES_ADDR2_Pos
 (2ULË

	)

5322 
	#RADIO_RXADDRESSES_ADDR2_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR2_Pos
Ë

	)

5323 
	#RADIO_RXADDRESSES_ADDR2_DißbÀd
 (0ULË

	)

5324 
	#RADIO_RXADDRESSES_ADDR2_E«bÀd
 (1ULË

	)

5327 
	#RADIO_RXADDRESSES_ADDR1_Pos
 (1ULË

	)

5328 
	#RADIO_RXADDRESSES_ADDR1_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR1_Pos
Ë

	)

5329 
	#RADIO_RXADDRESSES_ADDR1_DißbÀd
 (0ULË

	)

5330 
	#RADIO_RXADDRESSES_ADDR1_E«bÀd
 (1ULË

	)

5333 
	#RADIO_RXADDRESSES_ADDR0_Pos
 (0ULË

	)

5334 
	#RADIO_RXADDRESSES_ADDR0_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR0_Pos
Ë

	)

5335 
	#RADIO_RXADDRESSES_ADDR0_DißbÀd
 (0ULË

	)

5336 
	#RADIO_RXADDRESSES_ADDR0_E«bÀd
 (1ULË

	)

5342 
	#RADIO_CRCCNF_SKIPADDR_Pos
 (8ULË

	)

5343 
	#RADIO_CRCCNF_SKIPADDR_Msk
 (0x1UL << 
RADIO_CRCCNF_SKIPADDR_Pos
Ë

	)

5344 
	#RADIO_CRCCNF_SKIPADDR_In˛ude
 (0ULË

	)

5345 
	#RADIO_CRCCNF_SKIPADDR_Skù
 (1ULË

	)

5348 
	#RADIO_CRCCNF_LEN_Pos
 (0ULË

	)

5349 
	#RADIO_CRCCNF_LEN_Msk
 (0x3UL << 
RADIO_CRCCNF_LEN_Pos
Ë

	)

5350 
	#RADIO_CRCCNF_LEN_DißbÀd
 (0ULË

	)

5351 
	#RADIO_CRCCNF_LEN_O√
 (1ULË

	)

5352 
	#RADIO_CRCCNF_LEN_Two
 (2ULË

	)

5353 
	#RADIO_CRCCNF_LEN_Thªe
 (3ULË

	)

5359 
	#RADIO_CRCPOLY_CRCPOLY_Pos
 (0ULË

	)

5360 
	#RADIO_CRCPOLY_CRCPOLY_Msk
 (0xFFFFFFUL << 
RADIO_CRCPOLY_CRCPOLY_Pos
Ë

	)

5366 
	#RADIO_CRCINIT_CRCINIT_Pos
 (0ULË

	)

5367 
	#RADIO_CRCINIT_CRCINIT_Msk
 (0xFFFFFFUL << 
RADIO_CRCINIT_CRCINIT_Pos
Ë

	)

5373 
	#RADIO_TEST_PLLLOCK_Pos
 (1ULË

	)

5374 
	#RADIO_TEST_PLLLOCK_Msk
 (0x1UL << 
RADIO_TEST_PLLLOCK_Pos
Ë

	)

5375 
	#RADIO_TEST_PLLLOCK_DißbÀd
 (0ULË

	)

5376 
	#RADIO_TEST_PLLLOCK_E«bÀd
 (1ULË

	)

5379 
	#RADIO_TEST_CONSTCARRIER_Pos
 (0ULË

	)

5380 
	#RADIO_TEST_CONSTCARRIER_Msk
 (0x1UL << 
RADIO_TEST_CONSTCARRIER_Pos
Ë

	)

5381 
	#RADIO_TEST_CONSTCARRIER_DißbÀd
 (0ULË

	)

5382 
	#RADIO_TEST_CONSTCARRIER_E«bÀd
 (1ULË

	)

5388 
	#RADIO_TIFS_TIFS_Pos
 (0ULË

	)

5389 
	#RADIO_TIFS_TIFS_Msk
 (0xFFUL << 
RADIO_TIFS_TIFS_Pos
Ë

	)

5395 
	#RADIO_RSSISAMPLE_RSSISAMPLE_Pos
 (0ULË

	)

5396 
	#RADIO_RSSISAMPLE_RSSISAMPLE_Msk
 (0x7FUL << 
RADIO_RSSISAMPLE_RSSISAMPLE_Pos
Ë

	)

5402 
	#RADIO_STATE_STATE_Pos
 (0ULË

	)

5403 
	#RADIO_STATE_STATE_Msk
 (0xFUL << 
RADIO_STATE_STATE_Pos
Ë

	)

5404 
	#RADIO_STATE_STATE_DißbÀd
 (0x00ULË

	)

5405 
	#RADIO_STATE_STATE_RxRu
 (0x01ULË

	)

5406 
	#RADIO_STATE_STATE_RxIdÀ
 (0x02ULË

	)

5407 
	#RADIO_STATE_STATE_Rx
 (0x03ULË

	)

5408 
	#RADIO_STATE_STATE_RxDißbÀ
 (0x04ULË

	)

5409 
	#RADIO_STATE_STATE_TxRu
 (0x09ULË

	)

5410 
	#RADIO_STATE_STATE_TxIdÀ
 (0x0AULË

	)

5411 
	#RADIO_STATE_STATE_Tx
 (0x0BULË

	)

5412 
	#RADIO_STATE_STATE_TxDißbÀ
 (0x0CULË

	)

5418 
	#RADIO_DATAWHITEIV_DATAWHITEIV_Pos
 (0ULË

	)

5419 
	#RADIO_DATAWHITEIV_DATAWHITEIV_Msk
 (0x7FUL << 
RADIO_DATAWHITEIV_DATAWHITEIV_Pos
Ë

	)

5425 
	#RADIO_DAP_DAP_Pos
 (0ULË

	)

5426 
	#RADIO_DAP_DAP_Msk
 (0xFFFFUL << 
RADIO_DAP_DAP_Pos
Ë

	)

5432 
	#RADIO_DACNF_TXADD7_Pos
 (15ULË

	)

5433 
	#RADIO_DACNF_TXADD7_Msk
 (0x1UL << 
RADIO_DACNF_TXADD7_Pos
Ë

	)

5436 
	#RADIO_DACNF_TXADD6_Pos
 (14ULË

	)

5437 
	#RADIO_DACNF_TXADD6_Msk
 (0x1UL << 
RADIO_DACNF_TXADD6_Pos
Ë

	)

5440 
	#RADIO_DACNF_TXADD5_Pos
 (13ULË

	)

5441 
	#RADIO_DACNF_TXADD5_Msk
 (0x1UL << 
RADIO_DACNF_TXADD5_Pos
Ë

	)

5444 
	#RADIO_DACNF_TXADD4_Pos
 (12ULË

	)

5445 
	#RADIO_DACNF_TXADD4_Msk
 (0x1UL << 
RADIO_DACNF_TXADD4_Pos
Ë

	)

5448 
	#RADIO_DACNF_TXADD3_Pos
 (11ULË

	)

5449 
	#RADIO_DACNF_TXADD3_Msk
 (0x1UL << 
RADIO_DACNF_TXADD3_Pos
Ë

	)

5452 
	#RADIO_DACNF_TXADD2_Pos
 (10ULË

	)

5453 
	#RADIO_DACNF_TXADD2_Msk
 (0x1UL << 
RADIO_DACNF_TXADD2_Pos
Ë

	)

5456 
	#RADIO_DACNF_TXADD1_Pos
 (9ULË

	)

5457 
	#RADIO_DACNF_TXADD1_Msk
 (0x1UL << 
RADIO_DACNF_TXADD1_Pos
Ë

	)

5460 
	#RADIO_DACNF_TXADD0_Pos
 (8ULË

	)

5461 
	#RADIO_DACNF_TXADD0_Msk
 (0x1UL << 
RADIO_DACNF_TXADD0_Pos
Ë

	)

5464 
	#RADIO_DACNF_ENA7_Pos
 (7ULË

	)

5465 
	#RADIO_DACNF_ENA7_Msk
 (0x1UL << 
RADIO_DACNF_ENA7_Pos
Ë

	)

5466 
	#RADIO_DACNF_ENA7_DißbÀd
 (0ULË

	)

5467 
	#RADIO_DACNF_ENA7_E«bÀd
 (1ULË

	)

5470 
	#RADIO_DACNF_ENA6_Pos
 (6ULË

	)

5471 
	#RADIO_DACNF_ENA6_Msk
 (0x1UL << 
RADIO_DACNF_ENA6_Pos
Ë

	)

5472 
	#RADIO_DACNF_ENA6_DißbÀd
 (0ULË

	)

5473 
	#RADIO_DACNF_ENA6_E«bÀd
 (1ULË

	)

5476 
	#RADIO_DACNF_ENA5_Pos
 (5ULË

	)

5477 
	#RADIO_DACNF_ENA5_Msk
 (0x1UL << 
RADIO_DACNF_ENA5_Pos
Ë

	)

5478 
	#RADIO_DACNF_ENA5_DißbÀd
 (0ULË

	)

5479 
	#RADIO_DACNF_ENA5_E«bÀd
 (1ULË

	)

5482 
	#RADIO_DACNF_ENA4_Pos
 (4ULË

	)

5483 
	#RADIO_DACNF_ENA4_Msk
 (0x1UL << 
RADIO_DACNF_ENA4_Pos
Ë

	)

5484 
	#RADIO_DACNF_ENA4_DißbÀd
 (0ULË

	)

5485 
	#RADIO_DACNF_ENA4_E«bÀd
 (1ULË

	)

5488 
	#RADIO_DACNF_ENA3_Pos
 (3ULË

	)

5489 
	#RADIO_DACNF_ENA3_Msk
 (0x1UL << 
RADIO_DACNF_ENA3_Pos
Ë

	)

5490 
	#RADIO_DACNF_ENA3_DißbÀd
 (0ULË

	)

5491 
	#RADIO_DACNF_ENA3_E«bÀd
 (1ULË

	)

5494 
	#RADIO_DACNF_ENA2_Pos
 (2ULË

	)

5495 
	#RADIO_DACNF_ENA2_Msk
 (0x1UL << 
RADIO_DACNF_ENA2_Pos
Ë

	)

5496 
	#RADIO_DACNF_ENA2_DißbÀd
 (0ULË

	)

5497 
	#RADIO_DACNF_ENA2_E«bÀd
 (1ULË

	)

5500 
	#RADIO_DACNF_ENA1_Pos
 (1ULË

	)

5501 
	#RADIO_DACNF_ENA1_Msk
 (0x1UL << 
RADIO_DACNF_ENA1_Pos
Ë

	)

5502 
	#RADIO_DACNF_ENA1_DißbÀd
 (0ULË

	)

5503 
	#RADIO_DACNF_ENA1_E«bÀd
 (1ULË

	)

5506 
	#RADIO_DACNF_ENA0_Pos
 (0ULË

	)

5507 
	#RADIO_DACNF_ENA0_Msk
 (0x1UL << 
RADIO_DACNF_ENA0_Pos
Ë

	)

5508 
	#RADIO_DACNF_ENA0_DißbÀd
 (0ULË

	)

5509 
	#RADIO_DACNF_ENA0_E«bÀd
 (1ULË

	)

5515 
	#RADIO_OVERRIDE0_OVERRIDE0_Pos
 (0ULË

	)

5516 
	#RADIO_OVERRIDE0_OVERRIDE0_Msk
 (0xFFFFFFFFUL << 
RADIO_OVERRIDE0_OVERRIDE0_Pos
Ë

	)

5522 
	#RADIO_OVERRIDE1_OVERRIDE1_Pos
 (0ULË

	)

5523 
	#RADIO_OVERRIDE1_OVERRIDE1_Msk
 (0xFFFFFFFFUL << 
RADIO_OVERRIDE1_OVERRIDE1_Pos
Ë

	)

5529 
	#RADIO_OVERRIDE2_OVERRIDE2_Pos
 (0ULË

	)

5530 
	#RADIO_OVERRIDE2_OVERRIDE2_Msk
 (0xFFFFFFFFUL << 
RADIO_OVERRIDE2_OVERRIDE2_Pos
Ë

	)

5536 
	#RADIO_OVERRIDE3_OVERRIDE3_Pos
 (0ULË

	)

5537 
	#RADIO_OVERRIDE3_OVERRIDE3_Msk
 (0xFFFFFFFFUL << 
RADIO_OVERRIDE3_OVERRIDE3_Pos
Ë

	)

5543 
	#RADIO_OVERRIDE4_ENABLE_Pos
 (31ULË

	)

5544 
	#RADIO_OVERRIDE4_ENABLE_Msk
 (0x1UL << 
RADIO_OVERRIDE4_ENABLE_Pos
Ë

	)

5545 
	#RADIO_OVERRIDE4_ENABLE_DißbÀd
 (0ULË

	)

5546 
	#RADIO_OVERRIDE4_ENABLE_E«bÀd
 (1ULË

	)

5549 
	#RADIO_OVERRIDE4_OVERRIDE4_Pos
 (0ULË

	)

5550 
	#RADIO_OVERRIDE4_OVERRIDE4_Msk
 (0xFFFFFFFUL << 
RADIO_OVERRIDE4_OVERRIDE4_Pos
Ë

	)

5556 
	#RADIO_POWER_POWER_Pos
 (0ULË

	)

5557 
	#RADIO_POWER_POWER_Msk
 (0x1UL << 
RADIO_POWER_POWER_Pos
Ë

	)

5558 
	#RADIO_POWER_POWER_DißbÀd
 (0ULË

	)

5559 
	#RADIO_POWER_POWER_E«bÀd
 (1ULË

	)

5569 
	#RNG_SHORTS_VALRDY_STOP_Pos
 (0ULË

	)

5570 
	#RNG_SHORTS_VALRDY_STOP_Msk
 (0x1UL << 
RNG_SHORTS_VALRDY_STOP_Pos
Ë

	)

5571 
	#RNG_SHORTS_VALRDY_STOP_DißbÀd
 (0ULË

	)

5572 
	#RNG_SHORTS_VALRDY_STOP_E«bÀd
 (1ULË

	)

5578 
	#RNG_INTENSET_VALRDY_Pos
 (0ULË

	)

5579 
	#RNG_INTENSET_VALRDY_Msk
 (0x1UL << 
RNG_INTENSET_VALRDY_Pos
Ë

	)

5580 
	#RNG_INTENSET_VALRDY_DißbÀd
 (0ULË

	)

5581 
	#RNG_INTENSET_VALRDY_E«bÀd
 (1ULË

	)

5582 
	#RNG_INTENSET_VALRDY_Së
 (1ULË

	)

5588 
	#RNG_INTENCLR_VALRDY_Pos
 (0ULË

	)

5589 
	#RNG_INTENCLR_VALRDY_Msk
 (0x1UL << 
RNG_INTENCLR_VALRDY_Pos
Ë

	)

5590 
	#RNG_INTENCLR_VALRDY_DißbÀd
 (0ULË

	)

5591 
	#RNG_INTENCLR_VALRDY_E«bÀd
 (1ULË

	)

5592 
	#RNG_INTENCLR_VALRDY_CÀ¨
 (1ULË

	)

5598 
	#RNG_CONFIG_DERCEN_Pos
 (0ULË

	)

5599 
	#RNG_CONFIG_DERCEN_Msk
 (0x1UL << 
RNG_CONFIG_DERCEN_Pos
Ë

	)

5600 
	#RNG_CONFIG_DERCEN_DißbÀd
 (0ULË

	)

5601 
	#RNG_CONFIG_DERCEN_E«bÀd
 (1ULË

	)

5607 
	#RNG_VALUE_VALUE_Pos
 (0ULË

	)

5608 
	#RNG_VALUE_VALUE_Msk
 (0xFFUL << 
RNG_VALUE_VALUE_Pos
Ë

	)

5614 
	#RNG_POWER_POWER_Pos
 (0ULË

	)

5615 
	#RNG_POWER_POWER_Msk
 (0x1UL << 
RNG_POWER_POWER_Pos
Ë

	)

5616 
	#RNG_POWER_POWER_DißbÀd
 (0ULË

	)

5617 
	#RNG_POWER_POWER_E«bÀd
 (1ULË

	)

5627 
	#RTC_INTENSET_COMPARE3_Pos
 (19ULË

	)

5628 
	#RTC_INTENSET_COMPARE3_Msk
 (0x1UL << 
RTC_INTENSET_COMPARE3_Pos
Ë

	)

5629 
	#RTC_INTENSET_COMPARE3_DißbÀd
 (0ULË

	)

5630 
	#RTC_INTENSET_COMPARE3_E«bÀd
 (1ULË

	)

5631 
	#RTC_INTENSET_COMPARE3_Së
 (1ULË

	)

5634 
	#RTC_INTENSET_COMPARE2_Pos
 (18ULË

	)

5635 
	#RTC_INTENSET_COMPARE2_Msk
 (0x1UL << 
RTC_INTENSET_COMPARE2_Pos
Ë

	)

5636 
	#RTC_INTENSET_COMPARE2_DißbÀd
 (0ULË

	)

5637 
	#RTC_INTENSET_COMPARE2_E«bÀd
 (1ULË

	)

5638 
	#RTC_INTENSET_COMPARE2_Së
 (1ULË

	)

5641 
	#RTC_INTENSET_COMPARE1_Pos
 (17ULË

	)

5642 
	#RTC_INTENSET_COMPARE1_Msk
 (0x1UL << 
RTC_INTENSET_COMPARE1_Pos
Ë

	)

5643 
	#RTC_INTENSET_COMPARE1_DißbÀd
 (0ULË

	)

5644 
	#RTC_INTENSET_COMPARE1_E«bÀd
 (1ULË

	)

5645 
	#RTC_INTENSET_COMPARE1_Së
 (1ULË

	)

5648 
	#RTC_INTENSET_COMPARE0_Pos
 (16ULË

	)

5649 
	#RTC_INTENSET_COMPARE0_Msk
 (0x1UL << 
RTC_INTENSET_COMPARE0_Pos
Ë

	)

5650 
	#RTC_INTENSET_COMPARE0_DißbÀd
 (0ULË

	)

5651 
	#RTC_INTENSET_COMPARE0_E«bÀd
 (1ULË

	)

5652 
	#RTC_INTENSET_COMPARE0_Së
 (1ULË

	)

5655 
	#RTC_INTENSET_OVRFLW_Pos
 (1ULË

	)

5656 
	#RTC_INTENSET_OVRFLW_Msk
 (0x1UL << 
RTC_INTENSET_OVRFLW_Pos
Ë

	)

5657 
	#RTC_INTENSET_OVRFLW_DißbÀd
 (0ULË

	)

5658 
	#RTC_INTENSET_OVRFLW_E«bÀd
 (1ULË

	)

5659 
	#RTC_INTENSET_OVRFLW_Së
 (1ULË

	)

5662 
	#RTC_INTENSET_TICK_Pos
 (0ULË

	)

5663 
	#RTC_INTENSET_TICK_Msk
 (0x1UL << 
RTC_INTENSET_TICK_Pos
Ë

	)

5664 
	#RTC_INTENSET_TICK_DißbÀd
 (0ULË

	)

5665 
	#RTC_INTENSET_TICK_E«bÀd
 (1ULË

	)

5666 
	#RTC_INTENSET_TICK_Së
 (1ULË

	)

5672 
	#RTC_INTENCLR_COMPARE3_Pos
 (19ULË

	)

5673 
	#RTC_INTENCLR_COMPARE3_Msk
 (0x1UL << 
RTC_INTENCLR_COMPARE3_Pos
Ë

	)

5674 
	#RTC_INTENCLR_COMPARE3_DißbÀd
 (0ULË

	)

5675 
	#RTC_INTENCLR_COMPARE3_E«bÀd
 (1ULË

	)

5676 
	#RTC_INTENCLR_COMPARE3_CÀ¨
 (1ULË

	)

5679 
	#RTC_INTENCLR_COMPARE2_Pos
 (18ULË

	)

5680 
	#RTC_INTENCLR_COMPARE2_Msk
 (0x1UL << 
RTC_INTENCLR_COMPARE2_Pos
Ë

	)

5681 
	#RTC_INTENCLR_COMPARE2_DißbÀd
 (0ULË

	)

5682 
	#RTC_INTENCLR_COMPARE2_E«bÀd
 (1ULË

	)

5683 
	#RTC_INTENCLR_COMPARE2_CÀ¨
 (1ULË

	)

5686 
	#RTC_INTENCLR_COMPARE1_Pos
 (17ULË

	)

5687 
	#RTC_INTENCLR_COMPARE1_Msk
 (0x1UL << 
RTC_INTENCLR_COMPARE1_Pos
Ë

	)

5688 
	#RTC_INTENCLR_COMPARE1_DißbÀd
 (0ULË

	)

5689 
	#RTC_INTENCLR_COMPARE1_E«bÀd
 (1ULË

	)

5690 
	#RTC_INTENCLR_COMPARE1_CÀ¨
 (1ULË

	)

5693 
	#RTC_INTENCLR_COMPARE0_Pos
 (16ULË

	)

5694 
	#RTC_INTENCLR_COMPARE0_Msk
 (0x1UL << 
RTC_INTENCLR_COMPARE0_Pos
Ë

	)

5695 
	#RTC_INTENCLR_COMPARE0_DißbÀd
 (0ULË

	)

5696 
	#RTC_INTENCLR_COMPARE0_E«bÀd
 (1ULË

	)

5697 
	#RTC_INTENCLR_COMPARE0_CÀ¨
 (1ULË

	)

5700 
	#RTC_INTENCLR_OVRFLW_Pos
 (1ULË

	)

5701 
	#RTC_INTENCLR_OVRFLW_Msk
 (0x1UL << 
RTC_INTENCLR_OVRFLW_Pos
Ë

	)

5702 
	#RTC_INTENCLR_OVRFLW_DißbÀd
 (0ULË

	)

5703 
	#RTC_INTENCLR_OVRFLW_E«bÀd
 (1ULË

	)

5704 
	#RTC_INTENCLR_OVRFLW_CÀ¨
 (1ULË

	)

5707 
	#RTC_INTENCLR_TICK_Pos
 (0ULË

	)

5708 
	#RTC_INTENCLR_TICK_Msk
 (0x1UL << 
RTC_INTENCLR_TICK_Pos
Ë

	)

5709 
	#RTC_INTENCLR_TICK_DißbÀd
 (0ULË

	)

5710 
	#RTC_INTENCLR_TICK_E«bÀd
 (1ULË

	)

5711 
	#RTC_INTENCLR_TICK_CÀ¨
 (1ULË

	)

5717 
	#RTC_EVTEN_COMPARE3_Pos
 (19ULË

	)

5718 
	#RTC_EVTEN_COMPARE3_Msk
 (0x1UL << 
RTC_EVTEN_COMPARE3_Pos
Ë

	)

5719 
	#RTC_EVTEN_COMPARE3_DißbÀd
 (0ULË

	)

5720 
	#RTC_EVTEN_COMPARE3_E«bÀd
 (1ULË

	)

5723 
	#RTC_EVTEN_COMPARE2_Pos
 (18ULË

	)

5724 
	#RTC_EVTEN_COMPARE2_Msk
 (0x1UL << 
RTC_EVTEN_COMPARE2_Pos
Ë

	)

5725 
	#RTC_EVTEN_COMPARE2_DißbÀd
 (0ULË

	)

5726 
	#RTC_EVTEN_COMPARE2_E«bÀd
 (1ULË

	)

5729 
	#RTC_EVTEN_COMPARE1_Pos
 (17ULË

	)

5730 
	#RTC_EVTEN_COMPARE1_Msk
 (0x1UL << 
RTC_EVTEN_COMPARE1_Pos
Ë

	)

5731 
	#RTC_EVTEN_COMPARE1_DißbÀd
 (0ULË

	)

5732 
	#RTC_EVTEN_COMPARE1_E«bÀd
 (1ULË

	)

5735 
	#RTC_EVTEN_COMPARE0_Pos
 (16ULË

	)

5736 
	#RTC_EVTEN_COMPARE0_Msk
 (0x1UL << 
RTC_EVTEN_COMPARE0_Pos
Ë

	)

5737 
	#RTC_EVTEN_COMPARE0_DißbÀd
 (0ULË

	)

5738 
	#RTC_EVTEN_COMPARE0_E«bÀd
 (1ULË

	)

5741 
	#RTC_EVTEN_OVRFLW_Pos
 (1ULË

	)

5742 
	#RTC_EVTEN_OVRFLW_Msk
 (0x1UL << 
RTC_EVTEN_OVRFLW_Pos
Ë

	)

5743 
	#RTC_EVTEN_OVRFLW_DißbÀd
 (0ULË

	)

5744 
	#RTC_EVTEN_OVRFLW_E«bÀd
 (1ULË

	)

5747 
	#RTC_EVTEN_TICK_Pos
 (0ULË

	)

5748 
	#RTC_EVTEN_TICK_Msk
 (0x1UL << 
RTC_EVTEN_TICK_Pos
Ë

	)

5749 
	#RTC_EVTEN_TICK_DißbÀd
 (0ULË

	)

5750 
	#RTC_EVTEN_TICK_E«bÀd
 (1ULË

	)

5756 
	#RTC_EVTENSET_COMPARE3_Pos
 (19ULË

	)

5757 
	#RTC_EVTENSET_COMPARE3_Msk
 (0x1UL << 
RTC_EVTENSET_COMPARE3_Pos
Ë

	)

5758 
	#RTC_EVTENSET_COMPARE3_DißbÀd
 (0ULË

	)

5759 
	#RTC_EVTENSET_COMPARE3_E«bÀd
 (1ULË

	)

5760 
	#RTC_EVTENSET_COMPARE3_Së
 (1ULË

	)

5763 
	#RTC_EVTENSET_COMPARE2_Pos
 (18ULË

	)

5764 
	#RTC_EVTENSET_COMPARE2_Msk
 (0x1UL << 
RTC_EVTENSET_COMPARE2_Pos
Ë

	)

5765 
	#RTC_EVTENSET_COMPARE2_DißbÀd
 (0ULË

	)

5766 
	#RTC_EVTENSET_COMPARE2_E«bÀd
 (1ULË

	)

5767 
	#RTC_EVTENSET_COMPARE2_Së
 (1ULË

	)

5770 
	#RTC_EVTENSET_COMPARE1_Pos
 (17ULË

	)

5771 
	#RTC_EVTENSET_COMPARE1_Msk
 (0x1UL << 
RTC_EVTENSET_COMPARE1_Pos
Ë

	)

5772 
	#RTC_EVTENSET_COMPARE1_DißbÀd
 (0ULË

	)

5773 
	#RTC_EVTENSET_COMPARE1_E«bÀd
 (1ULË

	)

5774 
	#RTC_EVTENSET_COMPARE1_Së
 (1ULË

	)

5777 
	#RTC_EVTENSET_COMPARE0_Pos
 (16ULË

	)

5778 
	#RTC_EVTENSET_COMPARE0_Msk
 (0x1UL << 
RTC_EVTENSET_COMPARE0_Pos
Ë

	)

5779 
	#RTC_EVTENSET_COMPARE0_DißbÀd
 (0ULË

	)

5780 
	#RTC_EVTENSET_COMPARE0_E«bÀd
 (1ULË

	)

5781 
	#RTC_EVTENSET_COMPARE0_Së
 (1ULË

	)

5784 
	#RTC_EVTENSET_OVRFLW_Pos
 (1ULË

	)

5785 
	#RTC_EVTENSET_OVRFLW_Msk
 (0x1UL << 
RTC_EVTENSET_OVRFLW_Pos
Ë

	)

5786 
	#RTC_EVTENSET_OVRFLW_DißbÀd
 (0ULË

	)

5787 
	#RTC_EVTENSET_OVRFLW_E«bÀd
 (1ULË

	)

5788 
	#RTC_EVTENSET_OVRFLW_Së
 (1ULË

	)

5791 
	#RTC_EVTENSET_TICK_Pos
 (0ULË

	)

5792 
	#RTC_EVTENSET_TICK_Msk
 (0x1UL << 
RTC_EVTENSET_TICK_Pos
Ë

	)

5793 
	#RTC_EVTENSET_TICK_DißbÀd
 (0ULË

	)

5794 
	#RTC_EVTENSET_TICK_E«bÀd
 (1ULË

	)

5795 
	#RTC_EVTENSET_TICK_Së
 (1ULË

	)

5801 
	#RTC_EVTENCLR_COMPARE3_Pos
 (19ULË

	)

5802 
	#RTC_EVTENCLR_COMPARE3_Msk
 (0x1UL << 
RTC_EVTENCLR_COMPARE3_Pos
Ë

	)

5803 
	#RTC_EVTENCLR_COMPARE3_DißbÀd
 (0ULË

	)

5804 
	#RTC_EVTENCLR_COMPARE3_E«bÀd
 (1ULË

	)

5805 
	#RTC_EVTENCLR_COMPARE3_CÀ¨
 (1ULË

	)

5808 
	#RTC_EVTENCLR_COMPARE2_Pos
 (18ULË

	)

5809 
	#RTC_EVTENCLR_COMPARE2_Msk
 (0x1UL << 
RTC_EVTENCLR_COMPARE2_Pos
Ë

	)

5810 
	#RTC_EVTENCLR_COMPARE2_DißbÀd
 (0ULË

	)

5811 
	#RTC_EVTENCLR_COMPARE2_E«bÀd
 (1ULË

	)

5812 
	#RTC_EVTENCLR_COMPARE2_CÀ¨
 (1ULË

	)

5815 
	#RTC_EVTENCLR_COMPARE1_Pos
 (17ULË

	)

5816 
	#RTC_EVTENCLR_COMPARE1_Msk
 (0x1UL << 
RTC_EVTENCLR_COMPARE1_Pos
Ë

	)

5817 
	#RTC_EVTENCLR_COMPARE1_DißbÀd
 (0ULË

	)

5818 
	#RTC_EVTENCLR_COMPARE1_E«bÀd
 (1ULË

	)

5819 
	#RTC_EVTENCLR_COMPARE1_CÀ¨
 (1ULË

	)

5822 
	#RTC_EVTENCLR_COMPARE0_Pos
 (16ULË

	)

5823 
	#RTC_EVTENCLR_COMPARE0_Msk
 (0x1UL << 
RTC_EVTENCLR_COMPARE0_Pos
Ë

	)

5824 
	#RTC_EVTENCLR_COMPARE0_DißbÀd
 (0ULË

	)

5825 
	#RTC_EVTENCLR_COMPARE0_E«bÀd
 (1ULË

	)

5826 
	#RTC_EVTENCLR_COMPARE0_CÀ¨
 (1ULË

	)

5829 
	#RTC_EVTENCLR_OVRFLW_Pos
 (1ULË

	)

5830 
	#RTC_EVTENCLR_OVRFLW_Msk
 (0x1UL << 
RTC_EVTENCLR_OVRFLW_Pos
Ë

	)

5831 
	#RTC_EVTENCLR_OVRFLW_DißbÀd
 (0ULË

	)

5832 
	#RTC_EVTENCLR_OVRFLW_E«bÀd
 (1ULË

	)

5833 
	#RTC_EVTENCLR_OVRFLW_CÀ¨
 (1ULË

	)

5836 
	#RTC_EVTENCLR_TICK_Pos
 (0ULË

	)

5837 
	#RTC_EVTENCLR_TICK_Msk
 (0x1UL << 
RTC_EVTENCLR_TICK_Pos
Ë

	)

5838 
	#RTC_EVTENCLR_TICK_DißbÀd
 (0ULË

	)

5839 
	#RTC_EVTENCLR_TICK_E«bÀd
 (1ULË

	)

5840 
	#RTC_EVTENCLR_TICK_CÀ¨
 (1ULË

	)

5846 
	#RTC_COUNTER_COUNTER_Pos
 (0ULË

	)

5847 
	#RTC_COUNTER_COUNTER_Msk
 (0xFFFFFFUL << 
RTC_COUNTER_COUNTER_Pos
Ë

	)

5853 
	#RTC_PRESCALER_PRESCALER_Pos
 (0ULË

	)

5854 
	#RTC_PRESCALER_PRESCALER_Msk
 (0xFFFUL << 
RTC_PRESCALER_PRESCALER_Pos
Ë

	)

5860 
	#RTC_CC_COMPARE_Pos
 (0ULË

	)

5861 
	#RTC_CC_COMPARE_Msk
 (0xFFFFFFUL << 
RTC_CC_COMPARE_Pos
Ë

	)

5867 
	#RTC_POWER_POWER_Pos
 (0ULË

	)

5868 
	#RTC_POWER_POWER_Msk
 (0x1UL << 
RTC_POWER_POWER_Pos
Ë

	)

5869 
	#RTC_POWER_POWER_DißbÀd
 (0ULË

	)

5870 
	#RTC_POWER_POWER_E«bÀd
 (1ULË

	)

5880 
	#SPI_INTENSET_READY_Pos
 (2ULË

	)

5881 
	#SPI_INTENSET_READY_Msk
 (0x1UL << 
SPI_INTENSET_READY_Pos
Ë

	)

5882 
	#SPI_INTENSET_READY_DißbÀd
 (0ULË

	)

5883 
	#SPI_INTENSET_READY_E«bÀd
 (1ULË

	)

5884 
	#SPI_INTENSET_READY_Së
 (1ULË

	)

5890 
	#SPI_INTENCLR_READY_Pos
 (2ULË

	)

5891 
	#SPI_INTENCLR_READY_Msk
 (0x1UL << 
SPI_INTENCLR_READY_Pos
Ë

	)

5892 
	#SPI_INTENCLR_READY_DißbÀd
 (0ULË

	)

5893 
	#SPI_INTENCLR_READY_E«bÀd
 (1ULË

	)

5894 
	#SPI_INTENCLR_READY_CÀ¨
 (1ULË

	)

5900 
	#SPI_ENABLE_ENABLE_Pos
 (0ULË

	)

5901 
	#SPI_ENABLE_ENABLE_Msk
 (0x7UL << 
SPI_ENABLE_ENABLE_Pos
Ë

	)

5902 
	#SPI_ENABLE_ENABLE_DißbÀd
 (0x00ULË

	)

5903 
	#SPI_ENABLE_ENABLE_E«bÀd
 (0x01ULË

	)

5909 
	#SPI_RXD_RXD_Pos
 (0ULË

	)

5910 
	#SPI_RXD_RXD_Msk
 (0xFFUL << 
SPI_RXD_RXD_Pos
Ë

	)

5916 
	#SPI_TXD_TXD_Pos
 (0ULË

	)

5917 
	#SPI_TXD_TXD_Msk
 (0xFFUL << 
SPI_TXD_TXD_Pos
Ë

	)

5923 
	#SPI_FREQUENCY_FREQUENCY_Pos
 (0ULË

	)

5924 
	#SPI_FREQUENCY_FREQUENCY_Msk
 (0xFFFFFFFFUL << 
SPI_FREQUENCY_FREQUENCY_Pos
Ë

	)

5925 
	#SPI_FREQUENCY_FREQUENCY_K125
 (0x02000000ULË

	)

5926 
	#SPI_FREQUENCY_FREQUENCY_K250
 (0x04000000ULË

	)

5927 
	#SPI_FREQUENCY_FREQUENCY_K500
 (0x08000000ULË

	)

5928 
	#SPI_FREQUENCY_FREQUENCY_M1
 (0x10000000ULË

	)

5929 
	#SPI_FREQUENCY_FREQUENCY_M2
 (0x20000000ULË

	)

5930 
	#SPI_FREQUENCY_FREQUENCY_M4
 (0x40000000ULË

	)

5931 
	#SPI_FREQUENCY_FREQUENCY_M8
 (0x80000000ULË

	)

5937 
	#SPI_CONFIG_CPOL_Pos
 (2ULË

	)

5938 
	#SPI_CONFIG_CPOL_Msk
 (0x1UL << 
SPI_CONFIG_CPOL_Pos
Ë

	)

5939 
	#SPI_CONFIG_CPOL_A˘iveHigh
 (0ULË

	)

5940 
	#SPI_CONFIG_CPOL_A˘iveLow
 (1ULË

	)

5943 
	#SPI_CONFIG_CPHA_Pos
 (1ULË

	)

5944 
	#SPI_CONFIG_CPHA_Msk
 (0x1UL << 
SPI_CONFIG_CPHA_Pos
Ë

	)

5945 
	#SPI_CONFIG_CPHA_Lódög
 (0ULË

	)

5946 
	#SPI_CONFIG_CPHA_Tøûög
 (1ULË

	)

5949 
	#SPI_CONFIG_ORDER_Pos
 (0ULË

	)

5950 
	#SPI_CONFIG_ORDER_Msk
 (0x1UL << 
SPI_CONFIG_ORDER_Pos
Ë

	)

5951 
	#SPI_CONFIG_ORDER_MsbFú°
 (0ULË

	)

5952 
	#SPI_CONFIG_ORDER_LsbFú°
 (1ULË

	)

5958 
	#SPI_POWER_POWER_Pos
 (0ULË

	)

5959 
	#SPI_POWER_POWER_Msk
 (0x1UL << 
SPI_POWER_POWER_Pos
Ë

	)

5960 
	#SPI_POWER_POWER_DißbÀd
 (0ULË

	)

5961 
	#SPI_POWER_POWER_E«bÀd
 (1ULË

	)

5971 
	#SPIS_SHORTS_END_ACQUIRE_Pos
 (2ULË

	)

5972 
	#SPIS_SHORTS_END_ACQUIRE_Msk
 (0x1UL << 
SPIS_SHORTS_END_ACQUIRE_Pos
Ë

	)

5973 
	#SPIS_SHORTS_END_ACQUIRE_DißbÀd
 (0ULË

	)

5974 
	#SPIS_SHORTS_END_ACQUIRE_E«bÀd
 (1ULË

	)

5980 
	#SPIS_INTENSET_ACQUIRED_Pos
 (10ULË

	)

5981 
	#SPIS_INTENSET_ACQUIRED_Msk
 (0x1UL << 
SPIS_INTENSET_ACQUIRED_Pos
Ë

	)

5982 
	#SPIS_INTENSET_ACQUIRED_DißbÀd
 (0ULË

	)

5983 
	#SPIS_INTENSET_ACQUIRED_E«bÀd
 (1ULË

	)

5984 
	#SPIS_INTENSET_ACQUIRED_Së
 (1ULË

	)

5987 
	#SPIS_INTENSET_END_Pos
 (1ULË

	)

5988 
	#SPIS_INTENSET_END_Msk
 (0x1UL << 
SPIS_INTENSET_END_Pos
Ë

	)

5989 
	#SPIS_INTENSET_END_DißbÀd
 (0ULË

	)

5990 
	#SPIS_INTENSET_END_E«bÀd
 (1ULË

	)

5991 
	#SPIS_INTENSET_END_Së
 (1ULË

	)

5997 
	#SPIS_INTENCLR_ACQUIRED_Pos
 (10ULË

	)

5998 
	#SPIS_INTENCLR_ACQUIRED_Msk
 (0x1UL << 
SPIS_INTENCLR_ACQUIRED_Pos
Ë

	)

5999 
	#SPIS_INTENCLR_ACQUIRED_DißbÀd
 (0ULË

	)

6000 
	#SPIS_INTENCLR_ACQUIRED_E«bÀd
 (1ULË

	)

6001 
	#SPIS_INTENCLR_ACQUIRED_CÀ¨
 (1ULË

	)

6004 
	#SPIS_INTENCLR_END_Pos
 (1ULË

	)

6005 
	#SPIS_INTENCLR_END_Msk
 (0x1UL << 
SPIS_INTENCLR_END_Pos
Ë

	)

6006 
	#SPIS_INTENCLR_END_DißbÀd
 (0ULË

	)

6007 
	#SPIS_INTENCLR_END_E«bÀd
 (1ULË

	)

6008 
	#SPIS_INTENCLR_END_CÀ¨
 (1ULË

	)

6014 
	#SPIS_SEMSTAT_SEMSTAT_Pos
 (0ULË

	)

6015 
	#SPIS_SEMSTAT_SEMSTAT_Msk
 (0x3UL << 
SPIS_SEMSTAT_SEMSTAT_Pos
Ë

	)

6016 
	#SPIS_SEMSTAT_SEMSTAT_Fªe
 (0x00ULË

	)

6017 
	#SPIS_SEMSTAT_SEMSTAT_CPU
 (0x01ULË

	)

6018 
	#SPIS_SEMSTAT_SEMSTAT_SPIS
 (0x02ULË

	)

6019 
	#SPIS_SEMSTAT_SEMSTAT_CPUPídög
 (0x03ULË

	)

6025 
	#SPIS_STATUS_OVERFLOW_Pos
 (1ULË

	)

6026 
	#SPIS_STATUS_OVERFLOW_Msk
 (0x1UL << 
SPIS_STATUS_OVERFLOW_Pos
Ë

	)

6027 
	#SPIS_STATUS_OVERFLOW_NŸPª£¡
 (0ULË

	)

6028 
	#SPIS_STATUS_OVERFLOW_Pª£¡
 (1ULË

	)

6029 
	#SPIS_STATUS_OVERFLOW_CÀ¨
 (1ULË

	)

6032 
	#SPIS_STATUS_OVERREAD_Pos
 (0ULË

	)

6033 
	#SPIS_STATUS_OVERREAD_Msk
 (0x1UL << 
SPIS_STATUS_OVERREAD_Pos
Ë

	)

6034 
	#SPIS_STATUS_OVERREAD_NŸPª£¡
 (0ULË

	)

6035 
	#SPIS_STATUS_OVERREAD_Pª£¡
 (1ULË

	)

6036 
	#SPIS_STATUS_OVERREAD_CÀ¨
 (1ULË

	)

6042 
	#SPIS_ENABLE_ENABLE_Pos
 (0ULË

	)

6043 
	#SPIS_ENABLE_ENABLE_Msk
 (0x7UL << 
SPIS_ENABLE_ENABLE_Pos
Ë

	)

6044 
	#SPIS_ENABLE_ENABLE_DißbÀd
 (0x00ULË

	)

6045 
	#SPIS_ENABLE_ENABLE_E«bÀd
 (0x02ULË

	)

6051 
	#SPIS_MAXRX_MAXRX_Pos
 (0ULË

	)

6052 
	#SPIS_MAXRX_MAXRX_Msk
 (0xFFUL << 
SPIS_MAXRX_MAXRX_Pos
Ë

	)

6058 
	#SPIS_AMOUNTRX_AMOUNTRX_Pos
 (0ULË

	)

6059 
	#SPIS_AMOUNTRX_AMOUNTRX_Msk
 (0xFFUL << 
SPIS_AMOUNTRX_AMOUNTRX_Pos
Ë

	)

6065 
	#SPIS_MAXTX_MAXTX_Pos
 (0ULË

	)

6066 
	#SPIS_MAXTX_MAXTX_Msk
 (0xFFUL << 
SPIS_MAXTX_MAXTX_Pos
Ë

	)

6072 
	#SPIS_AMOUNTTX_AMOUNTTX_Pos
 (0ULË

	)

6073 
	#SPIS_AMOUNTTX_AMOUNTTX_Msk
 (0xFFUL << 
SPIS_AMOUNTTX_AMOUNTTX_Pos
Ë

	)

6079 
	#SPIS_CONFIG_CPOL_Pos
 (2ULË

	)

6080 
	#SPIS_CONFIG_CPOL_Msk
 (0x1UL << 
SPIS_CONFIG_CPOL_Pos
Ë

	)

6081 
	#SPIS_CONFIG_CPOL_A˘iveHigh
 (0ULË

	)

6082 
	#SPIS_CONFIG_CPOL_A˘iveLow
 (1ULË

	)

6085 
	#SPIS_CONFIG_CPHA_Pos
 (1ULË

	)

6086 
	#SPIS_CONFIG_CPHA_Msk
 (0x1UL << 
SPIS_CONFIG_CPHA_Pos
Ë

	)

6087 
	#SPIS_CONFIG_CPHA_Lódög
 (0ULË

	)

6088 
	#SPIS_CONFIG_CPHA_Tøûög
 (1ULË

	)

6091 
	#SPIS_CONFIG_ORDER_Pos
 (0ULË

	)

6092 
	#SPIS_CONFIG_ORDER_Msk
 (0x1UL << 
SPIS_CONFIG_ORDER_Pos
Ë

	)

6093 
	#SPIS_CONFIG_ORDER_MsbFú°
 (0ULË

	)

6094 
	#SPIS_CONFIG_ORDER_LsbFú°
 (1ULË

	)

6100 
	#SPIS_DEF_DEF_Pos
 (0ULË

	)

6101 
	#SPIS_DEF_DEF_Msk
 (0xFFUL << 
SPIS_DEF_DEF_Pos
Ë

	)

6107 
	#SPIS_ORC_ORC_Pos
 (0ULË

	)

6108 
	#SPIS_ORC_ORC_Msk
 (0xFFUL << 
SPIS_ORC_ORC_Pos
Ë

	)

6114 
	#SPIS_POWER_POWER_Pos
 (0ULË

	)

6115 
	#SPIS_POWER_POWER_Msk
 (0x1UL << 
SPIS_POWER_POWER_Pos
Ë

	)

6116 
	#SPIS_POWER_POWER_DißbÀd
 (0ULË

	)

6117 
	#SPIS_POWER_POWER_E«bÀd
 (1ULË

	)

6127 
	#TEMP_INTENSET_DATARDY_Pos
 (0ULË

	)

6128 
	#TEMP_INTENSET_DATARDY_Msk
 (0x1UL << 
TEMP_INTENSET_DATARDY_Pos
Ë

	)

6129 
	#TEMP_INTENSET_DATARDY_DißbÀd
 (0ULË

	)

6130 
	#TEMP_INTENSET_DATARDY_E«bÀd
 (1ULË

	)

6131 
	#TEMP_INTENSET_DATARDY_Së
 (1ULË

	)

6137 
	#TEMP_INTENCLR_DATARDY_Pos
 (0ULË

	)

6138 
	#TEMP_INTENCLR_DATARDY_Msk
 (0x1UL << 
TEMP_INTENCLR_DATARDY_Pos
Ë

	)

6139 
	#TEMP_INTENCLR_DATARDY_DißbÀd
 (0ULË

	)

6140 
	#TEMP_INTENCLR_DATARDY_E«bÀd
 (1ULË

	)

6141 
	#TEMP_INTENCLR_DATARDY_CÀ¨
 (1ULË

	)

6147 
	#TEMP_POWER_POWER_Pos
 (0ULË

	)

6148 
	#TEMP_POWER_POWER_Msk
 (0x1UL << 
TEMP_POWER_POWER_Pos
Ë

	)

6149 
	#TEMP_POWER_POWER_DißbÀd
 (0ULË

	)

6150 
	#TEMP_POWER_POWER_E«bÀd
 (1ULË

	)

6160 
	#TIMER_SHORTS_COMPARE3_STOP_Pos
 (11ULË

	)

6161 
	#TIMER_SHORTS_COMPARE3_STOP_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE3_STOP_Pos
Ë

	)

6162 
	#TIMER_SHORTS_COMPARE3_STOP_DißbÀd
 (0ULË

	)

6163 
	#TIMER_SHORTS_COMPARE3_STOP_E«bÀd
 (1ULË

	)

6166 
	#TIMER_SHORTS_COMPARE2_STOP_Pos
 (10ULË

	)

6167 
	#TIMER_SHORTS_COMPARE2_STOP_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE2_STOP_Pos
Ë

	)

6168 
	#TIMER_SHORTS_COMPARE2_STOP_DißbÀd
 (0ULË

	)

6169 
	#TIMER_SHORTS_COMPARE2_STOP_E«bÀd
 (1ULË

	)

6172 
	#TIMER_SHORTS_COMPARE1_STOP_Pos
 (9ULË

	)

6173 
	#TIMER_SHORTS_COMPARE1_STOP_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE1_STOP_Pos
Ë

	)

6174 
	#TIMER_SHORTS_COMPARE1_STOP_DißbÀd
 (0ULË

	)

6175 
	#TIMER_SHORTS_COMPARE1_STOP_E«bÀd
 (1ULË

	)

6178 
	#TIMER_SHORTS_COMPARE0_STOP_Pos
 (8ULË

	)

6179 
	#TIMER_SHORTS_COMPARE0_STOP_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE0_STOP_Pos
Ë

	)

6180 
	#TIMER_SHORTS_COMPARE0_STOP_DißbÀd
 (0ULË

	)

6181 
	#TIMER_SHORTS_COMPARE0_STOP_E«bÀd
 (1ULË

	)

6184 
	#TIMER_SHORTS_COMPARE3_CLEAR_Pos
 (3ULË

	)

6185 
	#TIMER_SHORTS_COMPARE3_CLEAR_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE3_CLEAR_Pos
Ë

	)

6186 
	#TIMER_SHORTS_COMPARE3_CLEAR_DißbÀd
 (0ULË

	)

6187 
	#TIMER_SHORTS_COMPARE3_CLEAR_E«bÀd
 (1ULË

	)

6190 
	#TIMER_SHORTS_COMPARE2_CLEAR_Pos
 (2ULË

	)

6191 
	#TIMER_SHORTS_COMPARE2_CLEAR_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE2_CLEAR_Pos
Ë

	)

6192 
	#TIMER_SHORTS_COMPARE2_CLEAR_DißbÀd
 (0ULË

	)

6193 
	#TIMER_SHORTS_COMPARE2_CLEAR_E«bÀd
 (1ULË

	)

6196 
	#TIMER_SHORTS_COMPARE1_CLEAR_Pos
 (1ULË

	)

6197 
	#TIMER_SHORTS_COMPARE1_CLEAR_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE1_CLEAR_Pos
Ë

	)

6198 
	#TIMER_SHORTS_COMPARE1_CLEAR_DißbÀd
 (0ULË

	)

6199 
	#TIMER_SHORTS_COMPARE1_CLEAR_E«bÀd
 (1ULË

	)

6202 
	#TIMER_SHORTS_COMPARE0_CLEAR_Pos
 (0ULË

	)

6203 
	#TIMER_SHORTS_COMPARE0_CLEAR_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE0_CLEAR_Pos
Ë

	)

6204 
	#TIMER_SHORTS_COMPARE0_CLEAR_DißbÀd
 (0ULË

	)

6205 
	#TIMER_SHORTS_COMPARE0_CLEAR_E«bÀd
 (1ULË

	)

6211 
	#TIMER_INTENSET_COMPARE3_Pos
 (19ULË

	)

6212 
	#TIMER_INTENSET_COMPARE3_Msk
 (0x1UL << 
TIMER_INTENSET_COMPARE3_Pos
Ë

	)

6213 
	#TIMER_INTENSET_COMPARE3_DißbÀd
 (0ULË

	)

6214 
	#TIMER_INTENSET_COMPARE3_E«bÀd
 (1ULË

	)

6215 
	#TIMER_INTENSET_COMPARE3_Së
 (1ULË

	)

6218 
	#TIMER_INTENSET_COMPARE2_Pos
 (18ULË

	)

6219 
	#TIMER_INTENSET_COMPARE2_Msk
 (0x1UL << 
TIMER_INTENSET_COMPARE2_Pos
Ë

	)

6220 
	#TIMER_INTENSET_COMPARE2_DißbÀd
 (0ULË

	)

6221 
	#TIMER_INTENSET_COMPARE2_E«bÀd
 (1ULË

	)

6222 
	#TIMER_INTENSET_COMPARE2_Së
 (1ULË

	)

6225 
	#TIMER_INTENSET_COMPARE1_Pos
 (17ULË

	)

6226 
	#TIMER_INTENSET_COMPARE1_Msk
 (0x1UL << 
TIMER_INTENSET_COMPARE1_Pos
Ë

	)

6227 
	#TIMER_INTENSET_COMPARE1_DißbÀd
 (0ULË

	)

6228 
	#TIMER_INTENSET_COMPARE1_E«bÀd
 (1ULË

	)

6229 
	#TIMER_INTENSET_COMPARE1_Së
 (1ULË

	)

6232 
	#TIMER_INTENSET_COMPARE0_Pos
 (16ULË

	)

6233 
	#TIMER_INTENSET_COMPARE0_Msk
 (0x1UL << 
TIMER_INTENSET_COMPARE0_Pos
Ë

	)

6234 
	#TIMER_INTENSET_COMPARE0_DißbÀd
 (0ULË

	)

6235 
	#TIMER_INTENSET_COMPARE0_E«bÀd
 (1ULË

	)

6236 
	#TIMER_INTENSET_COMPARE0_Së
 (1ULË

	)

6242 
	#TIMER_INTENCLR_COMPARE3_Pos
 (19ULË

	)

6243 
	#TIMER_INTENCLR_COMPARE3_Msk
 (0x1UL << 
TIMER_INTENCLR_COMPARE3_Pos
Ë

	)

6244 
	#TIMER_INTENCLR_COMPARE3_DißbÀd
 (0ULË

	)

6245 
	#TIMER_INTENCLR_COMPARE3_E«bÀd
 (1ULË

	)

6246 
	#TIMER_INTENCLR_COMPARE3_CÀ¨
 (1ULË

	)

6249 
	#TIMER_INTENCLR_COMPARE2_Pos
 (18ULË

	)

6250 
	#TIMER_INTENCLR_COMPARE2_Msk
 (0x1UL << 
TIMER_INTENCLR_COMPARE2_Pos
Ë

	)

6251 
	#TIMER_INTENCLR_COMPARE2_DißbÀd
 (0ULË

	)

6252 
	#TIMER_INTENCLR_COMPARE2_E«bÀd
 (1ULË

	)

6253 
	#TIMER_INTENCLR_COMPARE2_CÀ¨
 (1ULË

	)

6256 
	#TIMER_INTENCLR_COMPARE1_Pos
 (17ULË

	)

6257 
	#TIMER_INTENCLR_COMPARE1_Msk
 (0x1UL << 
TIMER_INTENCLR_COMPARE1_Pos
Ë

	)

6258 
	#TIMER_INTENCLR_COMPARE1_DißbÀd
 (0ULË

	)

6259 
	#TIMER_INTENCLR_COMPARE1_E«bÀd
 (1ULË

	)

6260 
	#TIMER_INTENCLR_COMPARE1_CÀ¨
 (1ULË

	)

6263 
	#TIMER_INTENCLR_COMPARE0_Pos
 (16ULË

	)

6264 
	#TIMER_INTENCLR_COMPARE0_Msk
 (0x1UL << 
TIMER_INTENCLR_COMPARE0_Pos
Ë

	)

6265 
	#TIMER_INTENCLR_COMPARE0_DißbÀd
 (0ULË

	)

6266 
	#TIMER_INTENCLR_COMPARE0_E«bÀd
 (1ULË

	)

6267 
	#TIMER_INTENCLR_COMPARE0_CÀ¨
 (1ULË

	)

6273 
	#TIMER_MODE_MODE_Pos
 (0ULË

	)

6274 
	#TIMER_MODE_MODE_Msk
 (0x1UL << 
TIMER_MODE_MODE_Pos
Ë

	)

6275 
	#TIMER_MODE_MODE_Timî
 (0ULË

	)

6276 
	#TIMER_MODE_MODE_Cou¡î
 (1ULË

	)

6282 
	#TIMER_BITMODE_BITMODE_Pos
 (0ULË

	)

6283 
	#TIMER_BITMODE_BITMODE_Msk
 (0x3UL << 
TIMER_BITMODE_BITMODE_Pos
Ë

	)

6284 
	#TIMER_BITMODE_BITMODE_16Bô
 (0x00ULË

	)

6285 
	#TIMER_BITMODE_BITMODE_08Bô
 (0x01ULË

	)

6286 
	#TIMER_BITMODE_BITMODE_24Bô
 (0x02ULË

	)

6287 
	#TIMER_BITMODE_BITMODE_32Bô
 (0x03ULË

	)

6293 
	#TIMER_PRESCALER_PRESCALER_Pos
 (0ULË

	)

6294 
	#TIMER_PRESCALER_PRESCALER_Msk
 (0xFUL << 
TIMER_PRESCALER_PRESCALER_Pos
Ë

	)

6300 
	#TIMER_POWER_POWER_Pos
 (0ULË

	)

6301 
	#TIMER_POWER_POWER_Msk
 (0x1UL << 
TIMER_POWER_POWER_Pos
Ë

	)

6302 
	#TIMER_POWER_POWER_DißbÀd
 (0ULË

	)

6303 
	#TIMER_POWER_POWER_E«bÀd
 (1ULË

	)

6313 
	#TWI_SHORTS_BB_STOP_Pos
 (1ULË

	)

6314 
	#TWI_SHORTS_BB_STOP_Msk
 (0x1UL << 
TWI_SHORTS_BB_STOP_Pos
Ë

	)

6315 
	#TWI_SHORTS_BB_STOP_DißbÀd
 (0ULË

	)

6316 
	#TWI_SHORTS_BB_STOP_E«bÀd
 (1ULË

	)

6319 
	#TWI_SHORTS_BB_SUSPEND_Pos
 (0ULË

	)

6320 
	#TWI_SHORTS_BB_SUSPEND_Msk
 (0x1UL << 
TWI_SHORTS_BB_SUSPEND_Pos
Ë

	)

6321 
	#TWI_SHORTS_BB_SUSPEND_DißbÀd
 (0ULË

	)

6322 
	#TWI_SHORTS_BB_SUSPEND_E«bÀd
 (1ULË

	)

6328 
	#TWI_INTENSET_SUSPENDED_Pos
 (18ULË

	)

6329 
	#TWI_INTENSET_SUSPENDED_Msk
 (0x1UL << 
TWI_INTENSET_SUSPENDED_Pos
Ë

	)

6330 
	#TWI_INTENSET_SUSPENDED_DißbÀd
 (0ULË

	)

6331 
	#TWI_INTENSET_SUSPENDED_E«bÀd
 (1ULË

	)

6332 
	#TWI_INTENSET_SUSPENDED_Së
 (1ULË

	)

6335 
	#TWI_INTENSET_BB_Pos
 (14ULË

	)

6336 
	#TWI_INTENSET_BB_Msk
 (0x1UL << 
TWI_INTENSET_BB_Pos
Ë

	)

6337 
	#TWI_INTENSET_BB_DißbÀd
 (0ULË

	)

6338 
	#TWI_INTENSET_BB_E«bÀd
 (1ULË

	)

6339 
	#TWI_INTENSET_BB_Së
 (1ULË

	)

6342 
	#TWI_INTENSET_ERROR_Pos
 (9ULË

	)

6343 
	#TWI_INTENSET_ERROR_Msk
 (0x1UL << 
TWI_INTENSET_ERROR_Pos
Ë

	)

6344 
	#TWI_INTENSET_ERROR_DißbÀd
 (0ULË

	)

6345 
	#TWI_INTENSET_ERROR_E«bÀd
 (1ULË

	)

6346 
	#TWI_INTENSET_ERROR_Së
 (1ULË

	)

6349 
	#TWI_INTENSET_TXDSENT_Pos
 (7ULË

	)

6350 
	#TWI_INTENSET_TXDSENT_Msk
 (0x1UL << 
TWI_INTENSET_TXDSENT_Pos
Ë

	)

6351 
	#TWI_INTENSET_TXDSENT_DißbÀd
 (0ULË

	)

6352 
	#TWI_INTENSET_TXDSENT_E«bÀd
 (1ULË

	)

6353 
	#TWI_INTENSET_TXDSENT_Së
 (1ULË

	)

6356 
	#TWI_INTENSET_RXDREADY_Pos
 (2ULË

	)

6357 
	#TWI_INTENSET_RXDREADY_Msk
 (0x1UL << 
TWI_INTENSET_RXDREADY_Pos
Ë

	)

6358 
	#TWI_INTENSET_RXDREADY_DißbÀd
 (0ULË

	)

6359 
	#TWI_INTENSET_RXDREADY_E«bÀd
 (1ULË

	)

6360 
	#TWI_INTENSET_RXDREADY_Së
 (1ULË

	)

6363 
	#TWI_INTENSET_STOPPED_Pos
 (1ULË

	)

6364 
	#TWI_INTENSET_STOPPED_Msk
 (0x1UL << 
TWI_INTENSET_STOPPED_Pos
Ë

	)

6365 
	#TWI_INTENSET_STOPPED_DißbÀd
 (0ULË

	)

6366 
	#TWI_INTENSET_STOPPED_E«bÀd
 (1ULË

	)

6367 
	#TWI_INTENSET_STOPPED_Së
 (1ULË

	)

6373 
	#TWI_INTENCLR_SUSPENDED_Pos
 (18ULË

	)

6374 
	#TWI_INTENCLR_SUSPENDED_Msk
 (0x1UL << 
TWI_INTENCLR_SUSPENDED_Pos
Ë

	)

6375 
	#TWI_INTENCLR_SUSPENDED_DißbÀd
 (0ULË

	)

6376 
	#TWI_INTENCLR_SUSPENDED_E«bÀd
 (1ULË

	)

6377 
	#TWI_INTENCLR_SUSPENDED_CÀ¨
 (1ULË

	)

6380 
	#TWI_INTENCLR_BB_Pos
 (14ULË

	)

6381 
	#TWI_INTENCLR_BB_Msk
 (0x1UL << 
TWI_INTENCLR_BB_Pos
Ë

	)

6382 
	#TWI_INTENCLR_BB_DißbÀd
 (0ULË

	)

6383 
	#TWI_INTENCLR_BB_E«bÀd
 (1ULË

	)

6384 
	#TWI_INTENCLR_BB_CÀ¨
 (1ULË

	)

6387 
	#TWI_INTENCLR_ERROR_Pos
 (9ULË

	)

6388 
	#TWI_INTENCLR_ERROR_Msk
 (0x1UL << 
TWI_INTENCLR_ERROR_Pos
Ë

	)

6389 
	#TWI_INTENCLR_ERROR_DißbÀd
 (0ULË

	)

6390 
	#TWI_INTENCLR_ERROR_E«bÀd
 (1ULË

	)

6391 
	#TWI_INTENCLR_ERROR_CÀ¨
 (1ULË

	)

6394 
	#TWI_INTENCLR_TXDSENT_Pos
 (7ULË

	)

6395 
	#TWI_INTENCLR_TXDSENT_Msk
 (0x1UL << 
TWI_INTENCLR_TXDSENT_Pos
Ë

	)

6396 
	#TWI_INTENCLR_TXDSENT_DißbÀd
 (0ULË

	)

6397 
	#TWI_INTENCLR_TXDSENT_E«bÀd
 (1ULË

	)

6398 
	#TWI_INTENCLR_TXDSENT_CÀ¨
 (1ULË

	)

6401 
	#TWI_INTENCLR_RXDREADY_Pos
 (2ULË

	)

6402 
	#TWI_INTENCLR_RXDREADY_Msk
 (0x1UL << 
TWI_INTENCLR_RXDREADY_Pos
Ë

	)

6403 
	#TWI_INTENCLR_RXDREADY_DißbÀd
 (0ULË

	)

6404 
	#TWI_INTENCLR_RXDREADY_E«bÀd
 (1ULË

	)

6405 
	#TWI_INTENCLR_RXDREADY_CÀ¨
 (1ULË

	)

6408 
	#TWI_INTENCLR_STOPPED_Pos
 (1ULË

	)

6409 
	#TWI_INTENCLR_STOPPED_Msk
 (0x1UL << 
TWI_INTENCLR_STOPPED_Pos
Ë

	)

6410 
	#TWI_INTENCLR_STOPPED_DißbÀd
 (0ULË

	)

6411 
	#TWI_INTENCLR_STOPPED_E«bÀd
 (1ULË

	)

6412 
	#TWI_INTENCLR_STOPPED_CÀ¨
 (1ULË

	)

6418 
	#TWI_ERRORSRC_DNACK_Pos
 (2ULË

	)

6419 
	#TWI_ERRORSRC_DNACK_Msk
 (0x1UL << 
TWI_ERRORSRC_DNACK_Pos
Ë

	)

6420 
	#TWI_ERRORSRC_DNACK_NŸPª£¡
 (0ULË

	)

6421 
	#TWI_ERRORSRC_DNACK_Pª£¡
 (1ULË

	)

6422 
	#TWI_ERRORSRC_DNACK_CÀ¨
 (1ULË

	)

6425 
	#TWI_ERRORSRC_ANACK_Pos
 (1ULË

	)

6426 
	#TWI_ERRORSRC_ANACK_Msk
 (0x1UL << 
TWI_ERRORSRC_ANACK_Pos
Ë

	)

6427 
	#TWI_ERRORSRC_ANACK_NŸPª£¡
 (0ULË

	)

6428 
	#TWI_ERRORSRC_ANACK_Pª£¡
 (1ULË

	)

6429 
	#TWI_ERRORSRC_ANACK_CÀ¨
 (1ULË

	)

6432 
	#TWI_ERRORSRC_OVERRUN_Pos
 (0ULË

	)

6433 
	#TWI_ERRORSRC_OVERRUN_Msk
 (0x1UL << 
TWI_ERRORSRC_ANACK_Pos
Ë

	)

6434 
	#TWI_ERRORSRC_OVERRUN_NŸPª£¡
 (0ULË

	)

6435 
	#TWI_ERRORSRC_OVERRUN_Pª£¡
 (1ULË

	)

6436 
	#TWI_ERRORSRC_OVERRUN_CÀ¨
 (1ULË

	)

6442 
	#TWI_ENABLE_ENABLE_Pos
 (0ULË

	)

6443 
	#TWI_ENABLE_ENABLE_Msk
 (0x7UL << 
TWI_ENABLE_ENABLE_Pos
Ë

	)

6444 
	#TWI_ENABLE_ENABLE_DißbÀd
 (0x00ULË

	)

6445 
	#TWI_ENABLE_ENABLE_E«bÀd
 (0x05ULË

	)

6451 
	#TWI_RXD_RXD_Pos
 (0ULË

	)

6452 
	#TWI_RXD_RXD_Msk
 (0xFFUL << 
TWI_RXD_RXD_Pos
Ë

	)

6458 
	#TWI_TXD_TXD_Pos
 (0ULË

	)

6459 
	#TWI_TXD_TXD_Msk
 (0xFFUL << 
TWI_TXD_TXD_Pos
Ë

	)

6465 
	#TWI_FREQUENCY_FREQUENCY_Pos
 (0ULË

	)

6466 
	#TWI_FREQUENCY_FREQUENCY_Msk
 (0xFFFFFFFFUL << 
TWI_FREQUENCY_FREQUENCY_Pos
Ë

	)

6467 
	#TWI_FREQUENCY_FREQUENCY_K100
 (0x01980000ULË

	)

6468 
	#TWI_FREQUENCY_FREQUENCY_K250
 (0x04000000ULË

	)

6469 
	#TWI_FREQUENCY_FREQUENCY_K400
 (0x06680000ULË

	)

6475 
	#TWI_ADDRESS_ADDRESS_Pos
 (0ULË

	)

6476 
	#TWI_ADDRESS_ADDRESS_Msk
 (0x7FUL << 
TWI_ADDRESS_ADDRESS_Pos
Ë

	)

6482 
	#TWI_POWER_POWER_Pos
 (0ULË

	)

6483 
	#TWI_POWER_POWER_Msk
 (0x1UL << 
TWI_POWER_POWER_Pos
Ë

	)

6484 
	#TWI_POWER_POWER_DißbÀd
 (0ULË

	)

6485 
	#TWI_POWER_POWER_E«bÀd
 (1ULË

	)

6495 
	#UART_SHORTS_NCTS_STOPRX_Pos
 (4ULË

	)

6496 
	#UART_SHORTS_NCTS_STOPRX_Msk
 (0x1UL << 
UART_SHORTS_NCTS_STOPRX_Pos
Ë

	)

6497 
	#UART_SHORTS_NCTS_STOPRX_DißbÀd
 (0ULË

	)

6498 
	#UART_SHORTS_NCTS_STOPRX_E«bÀd
 (1ULË

	)

6501 
	#UART_SHORTS_CTS_STARTRX_Pos
 (3ULË

	)

6502 
	#UART_SHORTS_CTS_STARTRX_Msk
 (0x1UL << 
UART_SHORTS_CTS_STARTRX_Pos
Ë

	)

6503 
	#UART_SHORTS_CTS_STARTRX_DißbÀd
 (0ULË

	)

6504 
	#UART_SHORTS_CTS_STARTRX_E«bÀd
 (1ULË

	)

6510 
	#UART_INTENSET_RXTO_Pos
 (17ULË

	)

6511 
	#UART_INTENSET_RXTO_Msk
 (0x1UL << 
UART_INTENSET_RXTO_Pos
Ë

	)

6512 
	#UART_INTENSET_RXTO_DißbÀd
 (0ULË

	)

6513 
	#UART_INTENSET_RXTO_E«bÀd
 (1ULË

	)

6514 
	#UART_INTENSET_RXTO_Së
 (1ULË

	)

6517 
	#UART_INTENSET_ERROR_Pos
 (9ULË

	)

6518 
	#UART_INTENSET_ERROR_Msk
 (0x1UL << 
UART_INTENSET_ERROR_Pos
Ë

	)

6519 
	#UART_INTENSET_ERROR_DißbÀd
 (0ULË

	)

6520 
	#UART_INTENSET_ERROR_E«bÀd
 (1ULË

	)

6521 
	#UART_INTENSET_ERROR_Së
 (1ULË

	)

6524 
	#UART_INTENSET_TXDRDY_Pos
 (7ULË

	)

6525 
	#UART_INTENSET_TXDRDY_Msk
 (0x1UL << 
UART_INTENSET_TXDRDY_Pos
Ë

	)

6526 
	#UART_INTENSET_TXDRDY_DißbÀd
 (0ULË

	)

6527 
	#UART_INTENSET_TXDRDY_E«bÀd
 (1ULË

	)

6528 
	#UART_INTENSET_TXDRDY_Së
 (1ULË

	)

6531 
	#UART_INTENSET_RXDRDY_Pos
 (2ULË

	)

6532 
	#UART_INTENSET_RXDRDY_Msk
 (0x1UL << 
UART_INTENSET_RXDRDY_Pos
Ë

	)

6533 
	#UART_INTENSET_RXDRDY_DißbÀd
 (0ULË

	)

6534 
	#UART_INTENSET_RXDRDY_E«bÀd
 (1ULË

	)

6535 
	#UART_INTENSET_RXDRDY_Së
 (1ULË

	)

6538 
	#UART_INTENSET_NCTS_Pos
 (1ULË

	)

6539 
	#UART_INTENSET_NCTS_Msk
 (0x1UL << 
UART_INTENSET_NCTS_Pos
Ë

	)

6540 
	#UART_INTENSET_NCTS_DißbÀd
 (0ULË

	)

6541 
	#UART_INTENSET_NCTS_E«bÀd
 (1ULË

	)

6542 
	#UART_INTENSET_NCTS_Së
 (1ULË

	)

6545 
	#UART_INTENSET_CTS_Pos
 (0ULË

	)

6546 
	#UART_INTENSET_CTS_Msk
 (0x1UL << 
UART_INTENSET_CTS_Pos
Ë

	)

6547 
	#UART_INTENSET_CTS_DißbÀd
 (0ULË

	)

6548 
	#UART_INTENSET_CTS_E«bÀd
 (1ULË

	)

6549 
	#UART_INTENSET_CTS_Së
 (1ULË

	)

6555 
	#UART_INTENCLR_RXTO_Pos
 (17ULË

	)

6556 
	#UART_INTENCLR_RXTO_Msk
 (0x1UL << 
UART_INTENCLR_RXTO_Pos
Ë

	)

6557 
	#UART_INTENCLR_RXTO_DißbÀd
 (0ULË

	)

6558 
	#UART_INTENCLR_RXTO_E«bÀd
 (1ULË

	)

6559 
	#UART_INTENCLR_RXTO_CÀ¨
 (1ULË

	)

6562 
	#UART_INTENCLR_ERROR_Pos
 (9ULË

	)

6563 
	#UART_INTENCLR_ERROR_Msk
 (0x1UL << 
UART_INTENCLR_ERROR_Pos
Ë

	)

6564 
	#UART_INTENCLR_ERROR_DißbÀd
 (0ULË

	)

6565 
	#UART_INTENCLR_ERROR_E«bÀd
 (1ULË

	)

6566 
	#UART_INTENCLR_ERROR_CÀ¨
 (1ULË

	)

6569 
	#UART_INTENCLR_TXDRDY_Pos
 (7ULË

	)

6570 
	#UART_INTENCLR_TXDRDY_Msk
 (0x1UL << 
UART_INTENCLR_TXDRDY_Pos
Ë

	)

6571 
	#UART_INTENCLR_TXDRDY_DißbÀd
 (0ULË

	)

6572 
	#UART_INTENCLR_TXDRDY_E«bÀd
 (1ULË

	)

6573 
	#UART_INTENCLR_TXDRDY_CÀ¨
 (1ULË

	)

6576 
	#UART_INTENCLR_RXDRDY_Pos
 (2ULË

	)

6577 
	#UART_INTENCLR_RXDRDY_Msk
 (0x1UL << 
UART_INTENCLR_RXDRDY_Pos
Ë

	)

6578 
	#UART_INTENCLR_RXDRDY_DißbÀd
 (0ULË

	)

6579 
	#UART_INTENCLR_RXDRDY_E«bÀd
 (1ULË

	)

6580 
	#UART_INTENCLR_RXDRDY_CÀ¨
 (1ULË

	)

6583 
	#UART_INTENCLR_NCTS_Pos
 (1ULË

	)

6584 
	#UART_INTENCLR_NCTS_Msk
 (0x1UL << 
UART_INTENCLR_NCTS_Pos
Ë

	)

6585 
	#UART_INTENCLR_NCTS_DißbÀd
 (0ULË

	)

6586 
	#UART_INTENCLR_NCTS_E«bÀd
 (1ULË

	)

6587 
	#UART_INTENCLR_NCTS_CÀ¨
 (1ULË

	)

6590 
	#UART_INTENCLR_CTS_Pos
 (0ULË

	)

6591 
	#UART_INTENCLR_CTS_Msk
 (0x1UL << 
UART_INTENCLR_CTS_Pos
Ë

	)

6592 
	#UART_INTENCLR_CTS_DißbÀd
 (0ULË

	)

6593 
	#UART_INTENCLR_CTS_E«bÀd
 (1ULË

	)

6594 
	#UART_INTENCLR_CTS_CÀ¨
 (1ULË

	)

6600 
	#UART_ERRORSRC_BREAK_Pos
 (3ULË

	)

6601 
	#UART_ERRORSRC_BREAK_Msk
 (0x1UL << 
UART_ERRORSRC_BREAK_Pos
Ë

	)

6602 
	#UART_ERRORSRC_BREAK_NŸPª£¡
 (0ULË

	)

6603 
	#UART_ERRORSRC_BREAK_Pª£¡
 (1ULË

	)

6604 
	#UART_ERRORSRC_BREAK_CÀ¨
 (1ULË

	)

6607 
	#UART_ERRORSRC_FRAMING_Pos
 (2ULË

	)

6608 
	#UART_ERRORSRC_FRAMING_Msk
 (0x1UL << 
UART_ERRORSRC_FRAMING_Pos
Ë

	)

6609 
	#UART_ERRORSRC_FRAMING_NŸPª£¡
 (0ULË

	)

6610 
	#UART_ERRORSRC_FRAMING_Pª£¡
 (1ULË

	)

6611 
	#UART_ERRORSRC_FRAMING_CÀ¨
 (1ULË

	)

6614 
	#UART_ERRORSRC_PARITY_Pos
 (1ULË

	)

6615 
	#UART_ERRORSRC_PARITY_Msk
 (0x1UL << 
UART_ERRORSRC_PARITY_Pos
Ë

	)

6616 
	#UART_ERRORSRC_PARITY_NŸPª£¡
 (0ULË

	)

6617 
	#UART_ERRORSRC_PARITY_Pª£¡
 (1ULË

	)

6618 
	#UART_ERRORSRC_PARITY_CÀ¨
 (1ULË

	)

6621 
	#UART_ERRORSRC_OVERRUN_Pos
 (0ULË

	)

6622 
	#UART_ERRORSRC_OVERRUN_Msk
 (0x1UL << 
UART_ERRORSRC_OVERRUN_Pos
Ë

	)

6623 
	#UART_ERRORSRC_OVERRUN_NŸPª£¡
 (0ULË

	)

6624 
	#UART_ERRORSRC_OVERRUN_Pª£¡
 (1ULË

	)

6625 
	#UART_ERRORSRC_OVERRUN_CÀ¨
 (1ULË

	)

6631 
	#UART_ENABLE_ENABLE_Pos
 (0ULË

	)

6632 
	#UART_ENABLE_ENABLE_Msk
 (0x7UL << 
UART_ENABLE_ENABLE_Pos
Ë

	)

6633 
	#UART_ENABLE_ENABLE_DißbÀd
 (0x00ULË

	)

6634 
	#UART_ENABLE_ENABLE_E«bÀd
 (0x04ULË

	)

6640 
	#UART_RXD_RXD_Pos
 (0ULË

	)

6641 
	#UART_RXD_RXD_Msk
 (0xFFUL << 
UART_RXD_RXD_Pos
Ë

	)

6647 
	#UART_TXD_TXD_Pos
 (0ULË

	)

6648 
	#UART_TXD_TXD_Msk
 (0xFFUL << 
UART_TXD_TXD_Pos
Ë

	)

6654 
	#UART_BAUDRATE_BAUDRATE_Pos
 (0ULË

	)

6655 
	#UART_BAUDRATE_BAUDRATE_Msk
 (0xFFFFFFFFUL << 
UART_BAUDRATE_BAUDRATE_Pos
Ë

	)

6656 
	#UART_BAUDRATE_BAUDRATE_Baud1200
 (0x0004F000ULË

	)

6657 
	#UART_BAUDRATE_BAUDRATE_Baud2400
 (0x0009D000ULË

	)

6658 
	#UART_BAUDRATE_BAUDRATE_Baud4800
 (0x0013B000ULË

	)

6659 
	#UART_BAUDRATE_BAUDRATE_Baud9600
 (0x00275000ULË

	)

6660 
	#UART_BAUDRATE_BAUDRATE_Baud14400
 (0x003B0000ULË

	)

6661 
	#UART_BAUDRATE_BAUDRATE_Baud19200
 (0x004EA000ULË

	)

6662 
	#UART_BAUDRATE_BAUDRATE_Baud28800
 (0x0075F000ULË

	)

6663 
	#UART_BAUDRATE_BAUDRATE_Baud38400
 (0x009D5000ULË

	)

6664 
	#UART_BAUDRATE_BAUDRATE_Baud57600
 (0x00EBF000ULË

	)

6665 
	#UART_BAUDRATE_BAUDRATE_Baud76800
 (0x013A9000ULË

	)

6666 
	#UART_BAUDRATE_BAUDRATE_Baud115200
 (0x01D7E000ULË

	)

6667 
	#UART_BAUDRATE_BAUDRATE_Baud230400
 (0x03AFB000ULË

	)

6668 
	#UART_BAUDRATE_BAUDRATE_Baud250000
 (0x04000000ULË

	)

6669 
	#UART_BAUDRATE_BAUDRATE_Baud460800
 (0x075F7000ULË

	)

6670 
	#UART_BAUDRATE_BAUDRATE_Baud921600
 (0x0EBEDFA4ULË

	)

6671 
	#UART_BAUDRATE_BAUDRATE_Baud1M
 (0x10000000ULË

	)

6677 
	#UART_CONFIG_PARITY_Pos
 (1ULË

	)

6678 
	#UART_CONFIG_PARITY_Msk
 (0x7UL << 
UART_CONFIG_PARITY_Pos
Ë

	)

6679 
	#UART_CONFIG_PARITY_Ex˛uded
 (0ULË

	)

6680 
	#UART_CONFIG_PARITY_In˛uded
 (7ULË

	)

6683 
	#UART_CONFIG_HWFC_Pos
 (0ULË

	)

6684 
	#UART_CONFIG_HWFC_Msk
 (0x1UL << 
UART_CONFIG_HWFC_Pos
Ë

	)

6685 
	#UART_CONFIG_HWFC_DißbÀd
 (0ULË

	)

6686 
	#UART_CONFIG_HWFC_E«bÀd
 (1ULË

	)

6692 
	#UART_POWER_POWER_Pos
 (0ULË

	)

6693 
	#UART_POWER_POWER_Msk
 (0x1UL << 
UART_POWER_POWER_Pos
Ë

	)

6694 
	#UART_POWER_POWER_DißbÀd
 (0ULË

	)

6695 
	#UART_POWER_POWER_E«bÀd
 (1ULË

	)

6705 
	#UICR_RBPCONF_PALL_Pos
 (8ULË

	)

6706 
	#UICR_RBPCONF_PALL_Msk
 (0xFFUL << 
UICR_RBPCONF_PALL_Pos
Ë

	)

6707 
	#UICR_RBPCONF_PALL_DißbÀd
 (0xFFULË

	)

6708 
	#UICR_RBPCONF_PALL_E«bÀd
 (0x00ULË

	)

6711 
	#UICR_RBPCONF_PR0_Pos
 (0ULË

	)

6712 
	#UICR_RBPCONF_PR0_Msk
 (0xFFUL << 
UICR_RBPCONF_PR0_Pos
Ë

	)

6713 
	#UICR_RBPCONF_PR0_DißbÀd
 (0xFFULË

	)

6714 
	#UICR_RBPCONF_PR0_E«bÀd
 (0x00ULË

	)

6720 
	#UICR_XTALFREQ_XTALFREQ_Pos
 (0ULË

	)

6721 
	#UICR_XTALFREQ_XTALFREQ_Msk
 (0xFFUL << 
UICR_XTALFREQ_XTALFREQ_Pos
Ë

	)

6722 
	#UICR_XTALFREQ_XTALFREQ_16MHz
 (0xFFULË

	)

6723 
	#UICR_XTALFREQ_XTALFREQ_32MHz
 (0x00ULË

	)

6729 
	#UICR_FWID_FWID_Pos
 (0ULË

	)

6730 
	#UICR_FWID_FWID_Msk
 (0xFFFFUL << 
UICR_FWID_FWID_Pos
Ë

	)

6740 
	#WDT_INTENSET_TIMEOUT_Pos
 (0ULË

	)

6741 
	#WDT_INTENSET_TIMEOUT_Msk
 (0x1UL << 
WDT_INTENSET_TIMEOUT_Pos
Ë

	)

6742 
	#WDT_INTENSET_TIMEOUT_DißbÀd
 (0ULË

	)

6743 
	#WDT_INTENSET_TIMEOUT_E«bÀd
 (1ULË

	)

6744 
	#WDT_INTENSET_TIMEOUT_Së
 (1ULË

	)

6750 
	#WDT_INTENCLR_TIMEOUT_Pos
 (0ULË

	)

6751 
	#WDT_INTENCLR_TIMEOUT_Msk
 (0x1UL << 
WDT_INTENCLR_TIMEOUT_Pos
Ë

	)

6752 
	#WDT_INTENCLR_TIMEOUT_DißbÀd
 (0ULË

	)

6753 
	#WDT_INTENCLR_TIMEOUT_E«bÀd
 (1ULË

	)

6754 
	#WDT_INTENCLR_TIMEOUT_CÀ¨
 (1ULË

	)

6760 
	#WDT_RUNSTATUS_RUNSTATUS_Pos
 (0ULË

	)

6761 
	#WDT_RUNSTATUS_RUNSTATUS_Msk
 (0x1UL << 
WDT_RUNSTATUS_RUNSTATUS_Pos
Ë

	)

6762 
	#WDT_RUNSTATUS_RUNSTATUS_NŸRu¬ög
 (0ULË

	)

6763 
	#WDT_RUNSTATUS_RUNSTATUS_Ru¬ög
 (1ULË

	)

6769 
	#WDT_REQSTATUS_RR7_Pos
 (7ULË

	)

6770 
	#WDT_REQSTATUS_RR7_Msk
 (0x1UL << 
WDT_REQSTATUS_RR7_Pos
Ë

	)

6771 
	#WDT_REQSTATUS_RR7_DißbÀdOrReque°ed
 (0ULË

	)

6772 
	#WDT_REQSTATUS_RR7_E«bÀdAndUƒeque°ed
 (1ULË

	)

6775 
	#WDT_REQSTATUS_RR6_Pos
 (6ULË

	)

6776 
	#WDT_REQSTATUS_RR6_Msk
 (0x1UL << 
WDT_REQSTATUS_RR6_Pos
Ë

	)

6777 
	#WDT_REQSTATUS_RR6_DißbÀdOrReque°ed
 (0ULË

	)

6778 
	#WDT_REQSTATUS_RR6_E«bÀdAndUƒeque°ed
 (1ULË

	)

6781 
	#WDT_REQSTATUS_RR5_Pos
 (5ULË

	)

6782 
	#WDT_REQSTATUS_RR5_Msk
 (0x1UL << 
WDT_REQSTATUS_RR5_Pos
Ë

	)

6783 
	#WDT_REQSTATUS_RR5_DißbÀdOrReque°ed
 (0ULË

	)

6784 
	#WDT_REQSTATUS_RR5_E«bÀdAndUƒeque°ed
 (1ULË

	)

6787 
	#WDT_REQSTATUS_RR4_Pos
 (4ULË

	)

6788 
	#WDT_REQSTATUS_RR4_Msk
 (0x1UL << 
WDT_REQSTATUS_RR4_Pos
Ë

	)

6789 
	#WDT_REQSTATUS_RR4_DißbÀdOrReque°ed
 (0ULË

	)

6790 
	#WDT_REQSTATUS_RR4_E«bÀdAndUƒeque°ed
 (1ULË

	)

6793 
	#WDT_REQSTATUS_RR3_Pos
 (3ULË

	)

6794 
	#WDT_REQSTATUS_RR3_Msk
 (0x1UL << 
WDT_REQSTATUS_RR3_Pos
Ë

	)

6795 
	#WDT_REQSTATUS_RR3_DißbÀdOrReque°ed
 (0ULË

	)

6796 
	#WDT_REQSTATUS_RR3_E«bÀdAndUƒeque°ed
 (1ULË

	)

6799 
	#WDT_REQSTATUS_RR2_Pos
 (2ULË

	)

6800 
	#WDT_REQSTATUS_RR2_Msk
 (0x1UL << 
WDT_REQSTATUS_RR2_Pos
Ë

	)

6801 
	#WDT_REQSTATUS_RR2_DißbÀdOrReque°ed
 (0ULË

	)

6802 
	#WDT_REQSTATUS_RR2_E«bÀdAndUƒeque°ed
 (1ULË

	)

6805 
	#WDT_REQSTATUS_RR1_Pos
 (1ULË

	)

6806 
	#WDT_REQSTATUS_RR1_Msk
 (0x1UL << 
WDT_REQSTATUS_RR1_Pos
Ë

	)

6807 
	#WDT_REQSTATUS_RR1_DißbÀdOrReque°ed
 (0ULË

	)

6808 
	#WDT_REQSTATUS_RR1_E«bÀdAndUƒeque°ed
 (1ULË

	)

6811 
	#WDT_REQSTATUS_RR0_Pos
 (0ULË

	)

6812 
	#WDT_REQSTATUS_RR0_Msk
 (0x1UL << 
WDT_REQSTATUS_RR0_Pos
Ë

	)

6813 
	#WDT_REQSTATUS_RR0_DißbÀdOrReque°ed
 (0ULË

	)

6814 
	#WDT_REQSTATUS_RR0_E«bÀdAndUƒeque°ed
 (1ULË

	)

6820 
	#WDT_RREN_RR7_Pos
 (7ULË

	)

6821 
	#WDT_RREN_RR7_Msk
 (0x1UL << 
WDT_RREN_RR7_Pos
Ë

	)

6822 
	#WDT_RREN_RR7_DißbÀd
 (0ULË

	)

6823 
	#WDT_RREN_RR7_E«bÀd
 (1ULË

	)

6826 
	#WDT_RREN_RR6_Pos
 (6ULË

	)

6827 
	#WDT_RREN_RR6_Msk
 (0x1UL << 
WDT_RREN_RR6_Pos
Ë

	)

6828 
	#WDT_RREN_RR6_DißbÀd
 (0ULË

	)

6829 
	#WDT_RREN_RR6_E«bÀd
 (1ULË

	)

6832 
	#WDT_RREN_RR5_Pos
 (5ULË

	)

6833 
	#WDT_RREN_RR5_Msk
 (0x1UL << 
WDT_RREN_RR5_Pos
Ë

	)

6834 
	#WDT_RREN_RR5_DißbÀd
 (0ULË

	)

6835 
	#WDT_RREN_RR5_E«bÀd
 (1ULË

	)

6838 
	#WDT_RREN_RR4_Pos
 (4ULË

	)

6839 
	#WDT_RREN_RR4_Msk
 (0x1UL << 
WDT_RREN_RR4_Pos
Ë

	)

6840 
	#WDT_RREN_RR4_DißbÀd
 (0ULË

	)

6841 
	#WDT_RREN_RR4_E«bÀd
 (1ULË

	)

6844 
	#WDT_RREN_RR3_Pos
 (3ULË

	)

6845 
	#WDT_RREN_RR3_Msk
 (0x1UL << 
WDT_RREN_RR3_Pos
Ë

	)

6846 
	#WDT_RREN_RR3_DißbÀd
 (0ULË

	)

6847 
	#WDT_RREN_RR3_E«bÀd
 (1ULË

	)

6850 
	#WDT_RREN_RR2_Pos
 (2ULË

	)

6851 
	#WDT_RREN_RR2_Msk
 (0x1UL << 
WDT_RREN_RR2_Pos
Ë

	)

6852 
	#WDT_RREN_RR2_DißbÀd
 (0ULË

	)

6853 
	#WDT_RREN_RR2_E«bÀd
 (1ULË

	)

6856 
	#WDT_RREN_RR1_Pos
 (1ULË

	)

6857 
	#WDT_RREN_RR1_Msk
 (0x1UL << 
WDT_RREN_RR1_Pos
Ë

	)

6858 
	#WDT_RREN_RR1_DißbÀd
 (0ULË

	)

6859 
	#WDT_RREN_RR1_E«bÀd
 (1ULË

	)

6862 
	#WDT_RREN_RR0_Pos
 (0ULË

	)

6863 
	#WDT_RREN_RR0_Msk
 (0x1UL << 
WDT_RREN_RR0_Pos
Ë

	)

6864 
	#WDT_RREN_RR0_DißbÀd
 (0ULË

	)

6865 
	#WDT_RREN_RR0_E«bÀd
 (1ULË

	)

6871 
	#WDT_CONFIG_HALT_Pos
 (3ULË

	)

6872 
	#WDT_CONFIG_HALT_Msk
 (0x1UL << 
WDT_CONFIG_HALT_Pos
Ë

	)

6873 
	#WDT_CONFIG_HALT_Pau£
 (0ULË

	)

6874 
	#WDT_CONFIG_HALT_Run
 (1ULË

	)

6877 
	#WDT_CONFIG_SLEEP_Pos
 (0ULË

	)

6878 
	#WDT_CONFIG_SLEEP_Msk
 (0x1UL << 
WDT_CONFIG_SLEEP_Pos
Ë

	)

6879 
	#WDT_CONFIG_SLEEP_Pau£
 (0ULË

	)

6880 
	#WDT_CONFIG_SLEEP_Run
 (1ULË

	)

6886 
	#WDT_RR_RR_Pos
 (0ULË

	)

6887 
	#WDT_RR_RR_Msk
 (0xFFFFFFFFUL << 
WDT_RR_RR_Pos
Ë

	)

6888 
	#WDT_RR_RR_Rñﬂd
 (0x6E524635ULË

	)

6894 
	#WDT_POWER_POWER_Pos
 (0ULË

	)

6895 
	#WDT_POWER_POWER_Msk
 (0x1UL << 
WDT_POWER_POWER_Pos
Ë

	)

6896 
	#WDT_POWER_POWER_DißbÀd
 (0ULË

	)

6897 
	#WDT_POWER_POWER_E«bÀd
 (1ULË

	)

	@D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\Inc\nrf51_deprecated.h

30 #i‚de‡
NRF51_DEPRECATED_H


31 
	#NRF51_DEPRECATED_H


	)

42 
	#ERASEPCR0
 
ERASEPROTECTEDPAGE


	)

44 
	#ERASEPCR1
 
ERASEPAGE


	)

48 
	#LPCOMP_COMP_IRQH™dÀr
 
LPCOMP_IRQH™dÀr


	)

53 
	#MPU_PERR0_LPCOMP_COMP_Pos
 
MPU_PERR0_LPCOMP_Pos


	)

54 
	#MPU_PERR0_LPCOMP_COMP_Msk
 
MPU_PERR0_LPCOMP_Msk


	)

55 
	#MPU_PERR0_LPCOMP_COMP_InRegi⁄1
 
MPU_PERR0_LPCOMP_InRegi⁄1


	)

56 
	#MPU_PERR0_LPCOMP_COMP_InRegi⁄0
 
MPU_PERR0_LPCOMP_InRegi⁄0


	)

61 
	#POWER_RAMON_OFFRAM3_Pos
 (19UL)

	)

62 
	#POWER_RAMON_OFFRAM3_Msk
 (0x1UL << 
POWER_RAMON_OFFRAM3_Pos
)

	)

63 
	#POWER_RAMON_OFFRAM3_RAM3Off
 (0UL)

	)

64 
	#POWER_RAMON_OFFRAM3_RAM3On
 (1UL)

	)

66 
	#POWER_RAMON_OFFRAM2_Pos
 (18UL)

	)

67 
	#POWER_RAMON_OFFRAM2_Msk
 (0x1UL << 
POWER_RAMON_OFFRAM2_Pos
)

	)

68 
	#POWER_RAMON_OFFRAM2_RAM2Off
 (0UL)

	)

69 
	#POWER_RAMON_OFFRAM2_RAM2On
 (1UL)

	)

71 
	#POWER_RAMON_ONRAM3_Pos
 (3UL)

	)

72 
	#POWER_RAMON_ONRAM3_Msk
 (0x1UL << 
POWER_RAMON_ONRAM3_Pos
)

	)

73 
	#POWER_RAMON_ONRAM3_RAM3Off
 (0UL)

	)

74 
	#POWER_RAMON_ONRAM3_RAM3On
 (1UL)

	)

76 
	#POWER_RAMON_ONRAM2_Pos
 (2UL)

	)

77 
	#POWER_RAMON_ONRAM2_Msk
 (0x1UL << 
POWER_RAMON_ONRAM2_Pos
)

	)

78 
	#POWER_RAMON_ONRAM2_RAM2Off
 (0UL)

	)

79 
	#POWER_RAMON_ONRAM2_RAM2On
 (1UL)

	)

84 
	#RADIO_TXPOWER_TXPOWER_Neg40dBm
 
RADIO_TXPOWER_TXPOWER_Neg30dBm


	)

86 
	#RADIO_CRCCNF_SKIP_ADDR_Pos
 
RADIO_CRCCNF_SKIPADDR_Pos


	)

87 
	#RADIO_CRCCNF_SKIP_ADDR_Msk
 
RADIO_CRCCNF_SKIPADDR_Msk


	)

88 
	#RADIO_CRCCNF_SKIP_ADDR_In˛ude
 
RADIO_CRCCNF_SKIPADDR_In˛ude


	)

89 
	#RADIO_CRCCNF_SKIP_ADDR_Skù
 
RADIO_CRCCNF_SKIPADDR_Skù


	)

91 
	#RADIO_TEST_PLL_LOCK_Pos
 
RADIO_TEST_PLLLOCK_Pos


	)

92 
	#RADIO_TEST_PLL_LOCK_Msk
 
RADIO_TEST_PLLLOCK_Msk


	)

93 
	#RADIO_TEST_PLL_LOCK_DißbÀd
 
RADIO_TEST_PLLLOCK_DißbÀd


	)

94 
	#RADIO_TEST_PLL_LOCK_E«bÀd
 
RADIO_TEST_PLLLOCK_E«bÀd


	)

96 
	#RADIO_TEST_CONST_CARRIER_Pos
 
RADIO_TEST_CONSTCARRIER_Pos


	)

97 
	#RADIO_TEST_CONST_CARRIER_Msk
 
RADIO_TEST_CONSTCARRIER_Msk


	)

98 
	#RADIO_TEST_CONST_CARRIER_DißbÀd
 
RADIO_TEST_CONSTCARRIER_DißbÀd


	)

99 
	#RADIO_TEST_CONST_CARRIER_E«bÀd
 
RADIO_TEST_CONSTCARRIER_E«bÀd


	)

104 
	#SIZERAMBLOCK0
 
SIZERAMBLOCKS


	)

105 
	#SIZERAMBLOCK1
 
SIZERAMBLOCKS


	)

106 
	#SIZERAMBLOCK2
 
SIZERAMBLOCK
[2]

	)

107 
	#SIZERAMBLOCK3
 
SIZERAMBLOCK
[3]

	)

109 
	#DEVICEID0
 
DEVICEID
[0]

	)

110 
	#DEVICEID1
 
DEVICEID
[1]

	)

112 
	#ER0
 
ER
[0]

	)

113 
	#ER1
 
ER
[1]

	)

114 
	#ER2
 
ER
[2]

	)

115 
	#ER3
 
ER
[3]

	)

117 
	#IR0
 
IR
[0]

	)

118 
	#IR1
 
IR
[1]

	)

119 
	#IR2
 
IR
[2]

	)

120 
	#IR3
 
IR
[3]

	)

122 
	#DEVICEADDR0
 
DEVICEADDR
[0]

	)

123 
	#DEVICEADDR1
 
DEVICEADDR
[1]

	)

128 
	#TASKS_CHG0EN
 
TASKS_CHG
[0].
EN


	)

129 
	#TASKS_CHG0DIS
 
TASKS_CHG
[0].
DIS


	)

130 
	#TASKS_CHG1EN
 
TASKS_CHG
[1].
EN


	)

131 
	#TASKS_CHG1DIS
 
TASKS_CHG
[1].
DIS


	)

132 
	#TASKS_CHG2EN
 
TASKS_CHG
[2].
EN


	)

133 
	#TASKS_CHG2DIS
 
TASKS_CHG
[2].
DIS


	)

134 
	#TASKS_CHG3EN
 
TASKS_CHG
[3].
EN


	)

135 
	#TASKS_CHG3DIS
 
TASKS_CHG
[3].
DIS


	)

137 
	#CH0_EEP
 
CH
[0].
EEP


	)

138 
	#CH0_TEP
 
CH
[0].
TEP


	)

139 
	#CH1_EEP
 
CH
[1].
EEP


	)

140 
	#CH1_TEP
 
CH
[1].
TEP


	)

141 
	#CH2_EEP
 
CH
[2].
EEP


	)

142 
	#CH2_TEP
 
CH
[2].
TEP


	)

143 
	#CH3_EEP
 
CH
[3].
EEP


	)

144 
	#CH3_TEP
 
CH
[3].
TEP


	)

145 
	#CH4_EEP
 
CH
[4].
EEP


	)

146 
	#CH4_TEP
 
CH
[4].
TEP


	)

147 
	#CH5_EEP
 
CH
[5].
EEP


	)

148 
	#CH5_TEP
 
CH
[5].
TEP


	)

149 
	#CH6_EEP
 
CH
[6].
EEP


	)

150 
	#CH6_TEP
 
CH
[6].
TEP


	)

151 
	#CH7_EEP
 
CH
[7].
EEP


	)

152 
	#CH7_TEP
 
CH
[7].
TEP


	)

153 
	#CH8_EEP
 
CH
[8].
EEP


	)

154 
	#CH8_TEP
 
CH
[8].
TEP


	)

155 
	#CH9_EEP
 
CH
[9].
EEP


	)

156 
	#CH9_TEP
 
CH
[9].
TEP


	)

157 
	#CH10_EEP
 
CH
[10].
EEP


	)

158 
	#CH10_TEP
 
CH
[10].
TEP


	)

159 
	#CH11_EEP
 
CH
[11].
EEP


	)

160 
	#CH11_TEP
 
CH
[11].
TEP


	)

161 
	#CH12_EEP
 
CH
[12].
EEP


	)

162 
	#CH12_TEP
 
CH
[12].
TEP


	)

163 
	#CH13_EEP
 
CH
[13].
EEP


	)

164 
	#CH13_TEP
 
CH
[13].
TEP


	)

165 
	#CH14_EEP
 
CH
[14].
EEP


	)

166 
	#CH14_TEP
 
CH
[14].
TEP


	)

167 
	#CH15_EEP
 
CH
[15].
EEP


	)

168 
	#CH15_TEP
 
CH
[15].
TEP


	)

170 
	#CHG0
 
CHG
[0]

	)

171 
	#CHG1
 
CHG
[1]

	)

172 
	#CHG2
 
CHG
[2]

	)

173 
	#CHG3
 
CHG
[3]

	)

175 
	#PPI_CHG0_CH15_Pos
 
PPI_CHG_CH15_Pos


	)

176 
	#PPI_CHG0_CH15_Msk
 
PPI_CHG_CH15_Msk


	)

177 
	#PPI_CHG0_CH15_Ex˛uded
 
PPI_CHG_CH15_Ex˛uded


	)

178 
	#PPI_CHG0_CH15_In˛uded
 
PPI_CHG_CH15_In˛uded


	)

179 
	#PPI_CHG0_CH14_Pos
 
PPI_CHG_CH14_Pos


	)

180 
	#PPI_CHG0_CH14_Msk
 
PPI_CHG_CH14_Msk


	)

181 
	#PPI_CHG0_CH14_Ex˛uded
 
PPI_CHG_CH14_Ex˛uded


	)

182 
	#PPI_CHG0_CH14_In˛uded
 
PPI_CHG_CH14_In˛uded


	)

183 
	#PPI_CHG0_CH13_Pos
 
PPI_CHG_CH13_Pos


	)

184 
	#PPI_CHG0_CH13_Msk
 
PPI_CHG_CH13_Msk


	)

185 
	#PPI_CHG0_CH13_Ex˛uded
 
PPI_CHG_CH13_Ex˛uded


	)

186 
	#PPI_CHG0_CH13_In˛uded
 
PPI_CHG_CH13_In˛uded


	)

187 
	#PPI_CHG0_CH12_Pos
 
PPI_CHG_CH12_Pos


	)

188 
	#PPI_CHG0_CH12_Msk
 
PPI_CHG_CH12_Msk


	)

189 
	#PPI_CHG0_CH12_Ex˛uded
 
PPI_CHG_CH12_Ex˛uded


	)

190 
	#PPI_CHG0_CH12_In˛uded
 
PPI_CHG_CH12_In˛uded


	)

191 
	#PPI_CHG0_CH11_Pos
 
PPI_CHG_CH11_Pos


	)

192 
	#PPI_CHG0_CH11_Msk
 
PPI_CHG_CH11_Msk


	)

193 
	#PPI_CHG0_CH11_Ex˛uded
 
PPI_CHG_CH11_Ex˛uded


	)

194 
	#PPI_CHG0_CH11_In˛uded
 
PPI_CHG_CH11_In˛uded


	)

195 
	#PPI_CHG0_CH10_Pos
 
PPI_CHG_CH10_Pos


	)

196 
	#PPI_CHG0_CH10_Msk
 
PPI_CHG_CH10_Msk


	)

197 
	#PPI_CHG0_CH10_Ex˛uded
 
PPI_CHG_CH10_Ex˛uded


	)

198 
	#PPI_CHG0_CH10_In˛uded
 
PPI_CHG_CH10_In˛uded


	)

199 
	#PPI_CHG0_CH9_Pos
 
PPI_CHG_CH9_Pos


	)

200 
	#PPI_CHG0_CH9_Msk
 
PPI_CHG_CH9_Msk


	)

201 
	#PPI_CHG0_CH9_Ex˛uded
 
PPI_CHG_CH9_Ex˛uded


	)

202 
	#PPI_CHG0_CH9_In˛uded
 
PPI_CHG_CH9_In˛uded


	)

203 
	#PPI_CHG0_CH8_Pos
 
PPI_CHG_CH8_Pos


	)

204 
	#PPI_CHG0_CH8_Msk
 
PPI_CHG_CH8_Msk


	)

205 
	#PPI_CHG0_CH8_Ex˛uded
 
PPI_CHG_CH8_Ex˛uded


	)

206 
	#PPI_CHG0_CH8_In˛uded
 
PPI_CHG_CH8_In˛uded


	)

207 
	#PPI_CHG0_CH7_Pos
 
PPI_CHG_CH7_Pos


	)

208 
	#PPI_CHG0_CH7_Msk
 
PPI_CHG_CH7_Msk


	)

209 
	#PPI_CHG0_CH7_Ex˛uded
 
PPI_CHG_CH7_Ex˛uded


	)

210 
	#PPI_CHG0_CH7_In˛uded
 
PPI_CHG_CH7_In˛uded


	)

211 
	#PPI_CHG0_CH6_Pos
 
PPI_CHG_CH6_Pos


	)

212 
	#PPI_CHG0_CH6_Msk
 
PPI_CHG_CH6_Msk


	)

213 
	#PPI_CHG0_CH6_Ex˛uded
 
PPI_CHG_CH6_Ex˛uded


	)

214 
	#PPI_CHG0_CH6_In˛uded
 
PPI_CHG_CH6_In˛uded


	)

215 
	#PPI_CHG0_CH5_Pos
 
PPI_CHG_CH5_Pos


	)

216 
	#PPI_CHG0_CH5_Msk
 
PPI_CHG_CH5_Msk


	)

217 
	#PPI_CHG0_CH5_Ex˛uded
 
PPI_CHG_CH5_Ex˛uded


	)

218 
	#PPI_CHG0_CH5_In˛uded
 
PPI_CHG_CH5_In˛uded


	)

219 
	#PPI_CHG0_CH4_Pos
 
PPI_CHG_CH4_Pos


	)

220 
	#PPI_CHG0_CH4_Msk
 
PPI_CHG_CH4_Msk


	)

221 
	#PPI_CHG0_CH4_Ex˛uded
 
PPI_CHG_CH4_Ex˛uded


	)

222 
	#PPI_CHG0_CH4_In˛uded
 
PPI_CHG_CH4_In˛uded


	)

223 
	#PPI_CHG0_CH3_Pos
 
PPI_CHG_CH3_Pos


	)

224 
	#PPI_CHG0_CH3_Msk
 
PPI_CHG_CH3_Msk


	)

225 
	#PPI_CHG0_CH3_Ex˛uded
 
PPI_CHG_CH3_Ex˛uded


	)

226 
	#PPI_CHG0_CH3_In˛uded
 
PPI_CHG_CH3_In˛uded


	)

227 
	#PPI_CHG0_CH2_Pos
 
PPI_CHG_CH2_Pos


	)

228 
	#PPI_CHG0_CH2_Msk
 
PPI_CHG_CH2_Msk


	)

229 
	#PPI_CHG0_CH2_Ex˛uded
 
PPI_CHG_CH2_Ex˛uded


	)

230 
	#PPI_CHG0_CH2_In˛uded
 
PPI_CHG_CH2_In˛uded


	)

231 
	#PPI_CHG0_CH1_Pos
 
PPI_CHG_CH1_Pos


	)

232 
	#PPI_CHG0_CH1_Msk
 
PPI_CHG_CH1_Msk


	)

233 
	#PPI_CHG0_CH1_Ex˛uded
 
PPI_CHG_CH1_Ex˛uded


	)

234 
	#PPI_CHG0_CH1_In˛uded
 
PPI_CHG_CH1_In˛uded


	)

235 
	#PPI_CHG0_CH0_Pos
 
PPI_CHG_CH0_Pos


	)

236 
	#PPI_CHG0_CH0_Msk
 
PPI_CHG_CH0_Msk


	)

237 
	#PPI_CHG0_CH0_Ex˛uded
 
PPI_CHG_CH0_Ex˛uded


	)

238 
	#PPI_CHG0_CH0_In˛uded
 
PPI_CHG_CH0_In˛uded


	)

239 
	#PPI_CHG1_CH15_Pos
 
PPI_CHG_CH15_Pos


	)

240 
	#PPI_CHG1_CH15_Msk
 
PPI_CHG_CH15_Msk


	)

241 
	#PPI_CHG1_CH15_Ex˛uded
 
PPI_CHG_CH15_Ex˛uded


	)

242 
	#PPI_CHG1_CH15_In˛uded
 
PPI_CHG_CH15_In˛uded


	)

243 
	#PPI_CHG1_CH14_Pos
 
PPI_CHG_CH14_Pos


	)

244 
	#PPI_CHG1_CH14_Msk
 
PPI_CHG_CH14_Msk


	)

245 
	#PPI_CHG1_CH14_Ex˛uded
 
PPI_CHG_CH14_Ex˛uded


	)

246 
	#PPI_CHG1_CH14_In˛uded
 
PPI_CHG_CH14_In˛uded


	)

247 
	#PPI_CHG1_CH13_Pos
 
PPI_CHG_CH13_Pos


	)

248 
	#PPI_CHG1_CH13_Msk
 
PPI_CHG_CH13_Msk


	)

249 
	#PPI_CHG1_CH13_Ex˛uded
 
PPI_CHG_CH13_Ex˛uded


	)

250 
	#PPI_CHG1_CH13_In˛uded
 
PPI_CHG_CH13_In˛uded


	)

251 
	#PPI_CHG1_CH12_Pos
 
PPI_CHG_CH12_Pos


	)

252 
	#PPI_CHG1_CH12_Msk
 
PPI_CHG_CH12_Msk


	)

253 
	#PPI_CHG1_CH12_Ex˛uded
 
PPI_CHG_CH12_Ex˛uded


	)

254 
	#PPI_CHG1_CH12_In˛uded
 
PPI_CHG_CH12_In˛uded


	)

255 
	#PPI_CHG1_CH11_Pos
 
PPI_CHG_CH11_Pos


	)

256 
	#PPI_CHG1_CH11_Msk
 
PPI_CHG_CH11_Msk


	)

257 
	#PPI_CHG1_CH11_Ex˛uded
 
PPI_CHG_CH11_Ex˛uded


	)

258 
	#PPI_CHG1_CH11_In˛uded
 
PPI_CHG_CH11_In˛uded


	)

259 
	#PPI_CHG1_CH10_Pos
 
PPI_CHG_CH10_Pos


	)

260 
	#PPI_CHG1_CH10_Msk
 
PPI_CHG_CH10_Msk


	)

261 
	#PPI_CHG1_CH10_Ex˛uded
 
PPI_CHG_CH10_Ex˛uded


	)

262 
	#PPI_CHG1_CH10_In˛uded
 
PPI_CHG_CH10_In˛uded


	)

263 
	#PPI_CHG1_CH9_Pos
 
PPI_CHG_CH9_Pos


	)

264 
	#PPI_CHG1_CH9_Msk
 
PPI_CHG_CH9_Msk


	)

265 
	#PPI_CHG1_CH9_Ex˛uded
 
PPI_CHG_CH9_Ex˛uded


	)

266 
	#PPI_CHG1_CH9_In˛uded
 
PPI_CHG_CH9_In˛uded


	)

267 
	#PPI_CHG1_CH8_Pos
 
PPI_CHG_CH8_Pos


	)

268 
	#PPI_CHG1_CH8_Msk
 
PPI_CHG_CH8_Msk


	)

269 
	#PPI_CHG1_CH8_Ex˛uded
 
PPI_CHG_CH8_Ex˛uded


	)

270 
	#PPI_CHG1_CH8_In˛uded
 
PPI_CHG_CH8_In˛uded


	)

271 
	#PPI_CHG1_CH7_Pos
 
PPI_CHG_CH7_Pos


	)

272 
	#PPI_CHG1_CH7_Msk
 
PPI_CHG_CH7_Msk


	)

273 
	#PPI_CHG1_CH7_Ex˛uded
 
PPI_CHG_CH7_Ex˛uded


	)

274 
	#PPI_CHG1_CH7_In˛uded
 
PPI_CHG_CH7_In˛uded


	)

275 
	#PPI_CHG1_CH6_Pos
 
PPI_CHG_CH6_Pos


	)

276 
	#PPI_CHG1_CH6_Msk
 
PPI_CHG_CH6_Msk


	)

277 
	#PPI_CHG1_CH6_Ex˛uded
 
PPI_CHG_CH6_Ex˛uded


	)

278 
	#PPI_CHG1_CH6_In˛uded
 
PPI_CHG_CH6_In˛uded


	)

279 
	#PPI_CHG1_CH5_Pos
 
PPI_CHG_CH5_Pos


	)

280 
	#PPI_CHG1_CH5_Msk
 
PPI_CHG_CH5_Msk


	)

281 
	#PPI_CHG1_CH5_Ex˛uded
 
PPI_CHG_CH5_Ex˛uded


	)

282 
	#PPI_CHG1_CH5_In˛uded
 
PPI_CHG_CH5_In˛uded


	)

283 
	#PPI_CHG1_CH4_Pos
 
PPI_CHG_CH4_Pos


	)

284 
	#PPI_CHG1_CH4_Msk
 
PPI_CHG_CH4_Msk


	)

285 
	#PPI_CHG1_CH4_Ex˛uded
 
PPI_CHG_CH4_Ex˛uded


	)

286 
	#PPI_CHG1_CH4_In˛uded
 
PPI_CHG_CH4_In˛uded


	)

287 
	#PPI_CHG1_CH3_Pos
 
PPI_CHG_CH3_Pos


	)

288 
	#PPI_CHG1_CH3_Msk
 
PPI_CHG_CH3_Msk


	)

289 
	#PPI_CHG1_CH3_Ex˛uded
 
PPI_CHG_CH3_Ex˛uded


	)

290 
	#PPI_CHG1_CH3_In˛uded
 
PPI_CHG_CH3_In˛uded


	)

291 
	#PPI_CHG1_CH2_Pos
 
PPI_CHG_CH2_Pos


	)

292 
	#PPI_CHG1_CH2_Msk
 
PPI_CHG_CH2_Msk


	)

293 
	#PPI_CHG1_CH2_Ex˛uded
 
PPI_CHG_CH2_Ex˛uded


	)

294 
	#PPI_CHG1_CH2_In˛uded
 
PPI_CHG_CH2_In˛uded


	)

295 
	#PPI_CHG1_CH1_Pos
 
PPI_CHG_CH1_Pos


	)

296 
	#PPI_CHG1_CH1_Msk
 
PPI_CHG_CH1_Msk


	)

297 
	#PPI_CHG1_CH1_Ex˛uded
 
PPI_CHG_CH1_Ex˛uded


	)

298 
	#PPI_CHG1_CH1_In˛uded
 
PPI_CHG_CH1_In˛uded


	)

299 
	#PPI_CHG1_CH0_Pos
 
PPI_CHG_CH0_Pos


	)

300 
	#PPI_CHG1_CH0_Msk
 
PPI_CHG_CH0_Msk


	)

301 
	#PPI_CHG1_CH0_Ex˛uded
 
PPI_CHG_CH0_Ex˛uded


	)

302 
	#PPI_CHG1_CH0_In˛uded
 
PPI_CHG_CH0_In˛uded


	)

303 
	#PPI_CHG2_CH15_Pos
 
PPI_CHG_CH15_Pos


	)

304 
	#PPI_CHG2_CH15_Msk
 
PPI_CHG_CH15_Msk


	)

305 
	#PPI_CHG2_CH15_Ex˛uded
 
PPI_CHG_CH15_Ex˛uded


	)

306 
	#PPI_CHG2_CH15_In˛uded
 
PPI_CHG_CH15_In˛uded


	)

307 
	#PPI_CHG2_CH14_Pos
 
PPI_CHG_CH14_Pos


	)

308 
	#PPI_CHG2_CH14_Msk
 
PPI_CHG_CH14_Msk


	)

309 
	#PPI_CHG2_CH14_Ex˛uded
 
PPI_CHG_CH14_Ex˛uded


	)

310 
	#PPI_CHG2_CH14_In˛uded
 
PPI_CHG_CH14_In˛uded


	)

311 
	#PPI_CHG2_CH13_Pos
 
PPI_CHG_CH13_Pos


	)

312 
	#PPI_CHG2_CH13_Msk
 
PPI_CHG_CH13_Msk


	)

313 
	#PPI_CHG2_CH13_Ex˛uded
 
PPI_CHG_CH13_Ex˛uded


	)

314 
	#PPI_CHG2_CH13_In˛uded
 
PPI_CHG_CH13_In˛uded


	)

315 
	#PPI_CHG2_CH12_Pos
 
PPI_CHG_CH12_Pos


	)

316 
	#PPI_CHG2_CH12_Msk
 
PPI_CHG_CH12_Msk


	)

317 
	#PPI_CHG2_CH12_Ex˛uded
 
PPI_CHG_CH12_Ex˛uded


	)

318 
	#PPI_CHG2_CH12_In˛uded
 
PPI_CHG_CH12_In˛uded


	)

319 
	#PPI_CHG2_CH11_Pos
 
PPI_CHG_CH11_Pos


	)

320 
	#PPI_CHG2_CH11_Msk
 
PPI_CHG_CH11_Msk


	)

321 
	#PPI_CHG2_CH11_Ex˛uded
 
PPI_CHG_CH11_Ex˛uded


	)

322 
	#PPI_CHG2_CH11_In˛uded
 
PPI_CHG_CH11_In˛uded


	)

323 
	#PPI_CHG2_CH10_Pos
 
PPI_CHG_CH10_Pos


	)

324 
	#PPI_CHG2_CH10_Msk
 
PPI_CHG_CH10_Msk


	)

325 
	#PPI_CHG2_CH10_Ex˛uded
 
PPI_CHG_CH10_Ex˛uded


	)

326 
	#PPI_CHG2_CH10_In˛uded
 
PPI_CHG_CH10_In˛uded


	)

327 
	#PPI_CHG2_CH9_Pos
 
PPI_CHG_CH9_Pos


	)

328 
	#PPI_CHG2_CH9_Msk
 
PPI_CHG_CH9_Msk


	)

329 
	#PPI_CHG2_CH9_Ex˛uded
 
PPI_CHG_CH9_Ex˛uded


	)

330 
	#PPI_CHG2_CH9_In˛uded
 
PPI_CHG_CH9_In˛uded


	)

331 
	#PPI_CHG2_CH8_Pos
 
PPI_CHG_CH8_Pos


	)

332 
	#PPI_CHG2_CH8_Msk
 
PPI_CHG_CH8_Msk


	)

333 
	#PPI_CHG2_CH8_Ex˛uded
 
PPI_CHG_CH8_Ex˛uded


	)

334 
	#PPI_CHG2_CH8_In˛uded
 
PPI_CHG_CH8_In˛uded


	)

335 
	#PPI_CHG2_CH7_Pos
 
PPI_CHG_CH7_Pos


	)

336 
	#PPI_CHG2_CH7_Msk
 
PPI_CHG_CH7_Msk


	)

337 
	#PPI_CHG2_CH7_Ex˛uded
 
PPI_CHG_CH7_Ex˛uded


	)

338 
	#PPI_CHG2_CH7_In˛uded
 
PPI_CHG_CH7_In˛uded


	)

339 
	#PPI_CHG2_CH6_Pos
 
PPI_CHG_CH6_Pos


	)

340 
	#PPI_CHG2_CH6_Msk
 
PPI_CHG_CH6_Msk


	)

341 
	#PPI_CHG2_CH6_Ex˛uded
 
PPI_CHG_CH6_Ex˛uded


	)

342 
	#PPI_CHG2_CH6_In˛uded
 
PPI_CHG_CH6_In˛uded


	)

343 
	#PPI_CHG2_CH5_Pos
 
PPI_CHG_CH5_Pos


	)

344 
	#PPI_CHG2_CH5_Msk
 
PPI_CHG_CH5_Msk


	)

345 
	#PPI_CHG2_CH5_Ex˛uded
 
PPI_CHG_CH5_Ex˛uded


	)

346 
	#PPI_CHG2_CH5_In˛uded
 
PPI_CHG_CH5_In˛uded


	)

347 
	#PPI_CHG2_CH4_Pos
 
PPI_CHG_CH4_Pos


	)

348 
	#PPI_CHG2_CH4_Msk
 
PPI_CHG_CH4_Msk


	)

349 
	#PPI_CHG2_CH4_Ex˛uded
 
PPI_CHG_CH4_Ex˛uded


	)

350 
	#PPI_CHG2_CH4_In˛uded
 
PPI_CHG_CH4_In˛uded


	)

351 
	#PPI_CHG2_CH3_Pos
 
PPI_CHG_CH3_Pos


	)

352 
	#PPI_CHG2_CH3_Msk
 
PPI_CHG_CH3_Msk


	)

353 
	#PPI_CHG2_CH3_Ex˛uded
 
PPI_CHG_CH3_Ex˛uded


	)

354 
	#PPI_CHG2_CH3_In˛uded
 
PPI_CHG_CH3_In˛uded


	)

355 
	#PPI_CHG2_CH2_Pos
 
PPI_CHG_CH2_Pos


	)

356 
	#PPI_CHG2_CH2_Msk
 
PPI_CHG_CH2_Msk


	)

357 
	#PPI_CHG2_CH2_Ex˛uded
 
PPI_CHG_CH2_Ex˛uded


	)

358 
	#PPI_CHG2_CH2_In˛uded
 
PPI_CHG_CH2_In˛uded


	)

359 
	#PPI_CHG2_CH1_Pos
 
PPI_CHG_CH1_Pos


	)

360 
	#PPI_CHG2_CH1_Msk
 
PPI_CHG_CH1_Msk


	)

361 
	#PPI_CHG2_CH1_Ex˛uded
 
PPI_CHG_CH1_Ex˛uded


	)

362 
	#PPI_CHG2_CH1_In˛uded
 
PPI_CHG_CH1_In˛uded


	)

363 
	#PPI_CHG2_CH0_Pos
 
PPI_CHG_CH0_Pos


	)

364 
	#PPI_CHG2_CH0_Msk
 
PPI_CHG_CH0_Msk


	)

365 
	#PPI_CHG2_CH0_Ex˛uded
 
PPI_CHG_CH0_Ex˛uded


	)

366 
	#PPI_CHG2_CH0_In˛uded
 
PPI_CHG_CH0_In˛uded


	)

367 
	#PPI_CHG3_CH15_Pos
 
PPI_CHG_CH15_Pos


	)

368 
	#PPI_CHG3_CH15_Msk
 
PPI_CHG_CH15_Msk


	)

369 
	#PPI_CHG3_CH15_Ex˛uded
 
PPI_CHG_CH15_Ex˛uded


	)

370 
	#PPI_CHG3_CH15_In˛uded
 
PPI_CHG_CH15_In˛uded


	)

371 
	#PPI_CHG3_CH14_Pos
 
PPI_CHG_CH14_Pos


	)

372 
	#PPI_CHG3_CH14_Msk
 
PPI_CHG_CH14_Msk


	)

373 
	#PPI_CHG3_CH14_Ex˛uded
 
PPI_CHG_CH14_Ex˛uded


	)

374 
	#PPI_CHG3_CH14_In˛uded
 
PPI_CHG_CH14_In˛uded


	)

375 
	#PPI_CHG3_CH13_Pos
 
PPI_CHG_CH13_Pos


	)

376 
	#PPI_CHG3_CH13_Msk
 
PPI_CHG_CH13_Msk


	)

377 
	#PPI_CHG3_CH13_Ex˛uded
 
PPI_CHG_CH13_Ex˛uded


	)

378 
	#PPI_CHG3_CH13_In˛uded
 
PPI_CHG_CH13_In˛uded


	)

379 
	#PPI_CHG3_CH12_Pos
 
PPI_CHG_CH12_Pos


	)

380 
	#PPI_CHG3_CH12_Msk
 
PPI_CHG_CH12_Msk


	)

381 
	#PPI_CHG3_CH12_Ex˛uded
 
PPI_CHG_CH12_Ex˛uded


	)

382 
	#PPI_CHG3_CH12_In˛uded
 
PPI_CHG_CH12_In˛uded


	)

383 
	#PPI_CHG3_CH11_Pos
 
PPI_CHG_CH11_Pos


	)

384 
	#PPI_CHG3_CH11_Msk
 
PPI_CHG_CH11_Msk


	)

385 
	#PPI_CHG3_CH11_Ex˛uded
 
PPI_CHG_CH11_Ex˛uded


	)

386 
	#PPI_CHG3_CH11_In˛uded
 
PPI_CHG_CH11_In˛uded


	)

387 
	#PPI_CHG3_CH10_Pos
 
PPI_CHG_CH10_Pos


	)

388 
	#PPI_CHG3_CH10_Msk
 
PPI_CHG_CH10_Msk


	)

389 
	#PPI_CHG3_CH10_Ex˛uded
 
PPI_CHG_CH10_Ex˛uded


	)

390 
	#PPI_CHG3_CH10_In˛uded
 
PPI_CHG_CH10_In˛uded


	)

391 
	#PPI_CHG3_CH9_Pos
 
PPI_CHG_CH9_Pos


	)

392 
	#PPI_CHG3_CH9_Msk
 
PPI_CHG_CH9_Msk


	)

393 
	#PPI_CHG3_CH9_Ex˛uded
 
PPI_CHG_CH9_Ex˛uded


	)

394 
	#PPI_CHG3_CH9_In˛uded
 
PPI_CHG_CH9_In˛uded


	)

395 
	#PPI_CHG3_CH8_Pos
 
PPI_CHG_CH8_Pos


	)

396 
	#PPI_CHG3_CH8_Msk
 
PPI_CHG_CH8_Msk


	)

397 
	#PPI_CHG3_CH8_Ex˛uded
 
PPI_CHG_CH8_Ex˛uded


	)

398 
	#PPI_CHG3_CH8_In˛uded
 
PPI_CHG_CH8_In˛uded


	)

399 
	#PPI_CHG3_CH7_Pos
 
PPI_CHG_CH7_Pos


	)

400 
	#PPI_CHG3_CH7_Msk
 
PPI_CHG_CH7_Msk


	)

401 
	#PPI_CHG3_CH7_Ex˛uded
 
PPI_CHG_CH7_Ex˛uded


	)

402 
	#PPI_CHG3_CH7_In˛uded
 
PPI_CHG_CH7_In˛uded


	)

403 
	#PPI_CHG3_CH6_Pos
 
PPI_CHG_CH6_Pos


	)

404 
	#PPI_CHG3_CH6_Msk
 
PPI_CHG_CH6_Msk


	)

405 
	#PPI_CHG3_CH6_Ex˛uded
 
PPI_CHG_CH6_Ex˛uded


	)

406 
	#PPI_CHG3_CH6_In˛uded
 
PPI_CHG_CH6_In˛uded


	)

407 
	#PPI_CHG3_CH5_Pos
 
PPI_CHG_CH5_Pos


	)

408 
	#PPI_CHG3_CH5_Msk
 
PPI_CHG_CH5_Msk


	)

409 
	#PPI_CHG3_CH5_Ex˛uded
 
PPI_CHG_CH5_Ex˛uded


	)

410 
	#PPI_CHG3_CH5_In˛uded
 
PPI_CHG_CH5_In˛uded


	)

411 
	#PPI_CHG3_CH4_Pos
 
PPI_CHG_CH4_Pos


	)

412 
	#PPI_CHG3_CH4_Msk
 
PPI_CHG_CH4_Msk


	)

413 
	#PPI_CHG3_CH4_Ex˛uded
 
PPI_CHG_CH4_Ex˛uded


	)

414 
	#PPI_CHG3_CH4_In˛uded
 
PPI_CHG_CH4_In˛uded


	)

415 
	#PPI_CHG3_CH3_Pos
 
PPI_CHG_CH3_Pos


	)

416 
	#PPI_CHG3_CH3_Msk
 
PPI_CHG_CH3_Msk


	)

417 
	#PPI_CHG3_CH3_Ex˛uded
 
PPI_CHG_CH3_Ex˛uded


	)

418 
	#PPI_CHG3_CH3_In˛uded
 
PPI_CHG_CH3_In˛uded


	)

419 
	#PPI_CHG3_CH2_Pos
 
PPI_CHG_CH2_Pos


	)

420 
	#PPI_CHG3_CH2_Msk
 
PPI_CHG_CH2_Msk


	)

421 
	#PPI_CHG3_CH2_Ex˛uded
 
PPI_CHG_CH2_Ex˛uded


	)

422 
	#PPI_CHG3_CH2_In˛uded
 
PPI_CHG_CH2_In˛uded


	)

423 
	#PPI_CHG3_CH1_Pos
 
PPI_CHG_CH1_Pos


	)

424 
	#PPI_CHG3_CH1_Msk
 
PPI_CHG_CH1_Msk


	)

425 
	#PPI_CHG3_CH1_Ex˛uded
 
PPI_CHG_CH1_Ex˛uded


	)

426 
	#PPI_CHG3_CH1_In˛uded
 
PPI_CHG_CH1_In˛uded


	)

427 
	#PPI_CHG3_CH0_Pos
 
PPI_CHG_CH0_Pos


	)

428 
	#PPI_CHG3_CH0_Msk
 
PPI_CHG_CH0_Msk


	)

429 
	#PPI_CHG3_CH0_Ex˛uded
 
PPI_CHG_CH0_Ex˛uded


	)

430 
	#PPI_CHG3_CH0_In˛uded
 
PPI_CHG_CH0_In˛uded


	)

	@D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\Inc\system_nrf51.h

30 #i‚de‡
SYSTEM_NRF51_H


31 
	#SYSTEM_NRF51_H


	)

33 #ifde‡
__˝lu•lus


37 
	~<°döt.h
>

40 
uöt32_t
 
Sy°emC‹eClock
;

51 
Sy°emInô
 ();

62 
Sy°emC‹eClockUpd©e
 ();

64 #ifde‡
__˝lu•lus


	@D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\S130.c

1 c⁄° 
	gN‹dic_S130_SD
[] 
__©åibuã__
 ((
£˘i⁄
(".softdevice"))) =

9904 
	#N‹dic_S130_SD_START
 0x00000000

	)

9905 
	#N‹dic_S130_SD_END
 0x0001D000

	)

9906 
	#N‹dic_S130_SD_LENGTH
 0x0001D000

	)

	@D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\Src\board.h

16 #i‚de‡
BOARD_H_


17 
	#BOARD_H_


	)

19 #ifde‡
__˝lu•lus


25 
LED1
 = 21,

26 
LED2
 = 22,

27 
LED3
 = 23,

28 
LED4
 = 24

29 } 
	tNRF51DK_bﬂrd_Àds_t
;

34 
UART0_TX
 = 9,

35 
UART0_RX
 = 11

36 } 
	tNRF51DK_bﬂrd_u¨t0_t
;

41 
TWI0_SCL
 = 7,

42 
TWI0_SDA
 = 30

43 } 
	tNRF51DK_bﬂrd_twi0_t
;

48 
SPI0_SCK
 = 29,

49 
SPI0_MOSI
 = 25,

50 
SPI0_MISO
 = 28,

51 
SPI0_CS
 = 5

52 } 
	tNRF51DK_bﬂrd_•i0_t
;

56 #ifde‡
__˝lu•lus


	@D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\Src\functions.c

17 
	~"fun˘i⁄s.h
"

34 
	$c⁄f_GPIO
 ( )

36 
uöt32_t
 
i
 = 0;

38  
i
 = 
LED1
; i < ( 
LED4
 + 1 ); i++ ){

39 
NRF_GPIO
->
OUTSET
 = ( 1 << 
i
 );

41 
NRF_GPIO
->
PIN_CNF
[
i
] = ( 
GPIO_PIN_CNF_DIR_Ouçut
 << 
GPIO_PIN_CNF_DIR_Pos
 ) |

42 –
GPIO_PIN_CNF_INPUT_Disc⁄√˘
 << 
GPIO_PIN_CNF_INPUT_Pos
 ) |

43 –
GPIO_PIN_CNF_PULL_DißbÀd
 << 
GPIO_PIN_CNF_PULL_Pos
 ) |

44 –
GPIO_PIN_CNF_DRIVE_S0S1
 << 
GPIO_PIN_CNF_DRIVE_Pos
 ) |

45 –
GPIO_PIN_CNF_SENSE_DißbÀd
 << 
GPIO_PIN_CNF_SENSE_Pos
 );

48 
NRF_GPIO
->
PIN_CNF
[12] = ( 
GPIO_PIN_CNF_DIR_I≈ut
 << 
GPIO_PIN_CNF_DIR_Pos
 ) |

49 –
GPIO_PIN_CNF_INPUT_C⁄√˘
 << 
GPIO_PIN_CNF_INPUT_Pos
 ) |

50 –
GPIO_PIN_CNF_PULL_PuŒup
 << 
GPIO_PIN_CNF_PULL_Pos
 ) |

51 –
GPIO_PIN_CNF_DRIVE_S0S1
 << 
GPIO_PIN_CNF_DRIVE_Pos
 ) |

52 –
GPIO_PIN_CNF_SENSE_Low
 << 
GPIO_PIN_CNF_SENSE_Pos
 );

54 
NRF_GPIO
->
PIN_CNF
[13] = ( 
GPIO_PIN_CNF_DIR_I≈ut
 << 
GPIO_PIN_CNF_DIR_Pos
 ) |

55 –
GPIO_PIN_CNF_INPUT_C⁄√˘
 << 
GPIO_PIN_CNF_INPUT_Pos
 ) |

56 –
GPIO_PIN_CNF_PULL_DißbÀd
 << 
GPIO_PIN_CNF_PULL_Pos
 ) |

57 –
GPIO_PIN_CNF_DRIVE_S0S1
 << 
GPIO_PIN_CNF_DRIVE_Pos
 ) |

58 –
GPIO_PIN_CNF_SENSE_DißbÀd
 << 
GPIO_PIN_CNF_SENSE_Pos
 );

60 
NRF_GPIO
->
PIN_CNF
[14] = ( 
GPIO_PIN_CNF_DIR_I≈ut
 << 
GPIO_PIN_CNF_DIR_Pos
 ) |

61 –
GPIO_PIN_CNF_INPUT_C⁄√˘
 << 
GPIO_PIN_CNF_INPUT_Pos
 ) |

62 –
GPIO_PIN_CNF_PULL_DißbÀd
 << 
GPIO_PIN_CNF_PULL_Pos
 ) |

63 –
GPIO_PIN_CNF_DRIVE_S0S1
 << 
GPIO_PIN_CNF_DRIVE_Pos
 ) |

64 –
GPIO_PIN_CNF_SENSE_DißbÀd
 << 
GPIO_PIN_CNF_SENSE_Pos
 );

65 
	}
}

84 
	$c⁄f_UART
 ( )

87 
NRF_GPIO
->
OUTSET
 = ( 1 << 
UART0_TX
 );

89 
NRF_GPIO
->
DIRSET
 = ( 1 << 
UART0_TX
 );

92 
NRF_UART0
->
TASKS_STOPRX
 = 1;

93 
NRF_UART0
->
TASKS_STOPTX
 = 1;

95 
NRF_UART0
->
ENABLE
 = 
UART_ENABLE_ENABLE_DißbÀd
 << 
UART_ENABLE_ENABLE_Pos
;

98 
NRF_UART0
->
PSELRTS
 = 0xFFFFFFFF;

99 
NRF_UART0
->
PSELCTS
 = 0xFFFFFFFF;

100 
NRF_UART0
->
PSELTXD
 = 
UART0_TX
;

101 
NRF_UART0
->
PSELRXD
 = 0xFFFFFFFF;

104 
NRF_UART0
->
BAUDRATE
 = 
UART_BAUDRATE_BAUDRATE_Baud115200
 << 
UART_BAUDRATE_BAUDRATE_Pos
;

105 
NRF_UART0
->
CONFIG
 = ( 
UART_CONFIG_HWFC_DißbÀd
 << 
UART_CONFIG_HWFC_Pos
 ) |

106 –
UART_CONFIG_PARITY_Ex˛uded
 << 
UART_CONFIG_PARITY_Pos
 );

108 
NRF_UART0
->
INTENSET
 = ( 
UART_INTENSET_TXDRDY_E«bÀd
 << 
UART_INTENSET_TXDRDY_Pos
 );

110 
	`NVIC_CÀ¨PídögIRQ
 ( 
UART0_IRQn
 );

111 
	`NVIC_SëPri‹ôy
 ( 
UART0_IRQn
, 0 );

112 
	`NVIC_E«bÀIRQ
 ( 
UART0_IRQn
 );

115 
NRF_UART0
->
ENABLE
 = 
UART_ENABLE_ENABLE_E«bÀd
 << 
UART_ENABLE_ENABLE_Pos
;

118 
	}
}

136 
	$c⁄f_GPIOTE
 ( )

139 
NRF_GPIOTE
->
CONFIG
[0] = ( 
GPIOTE_CONFIG_POLARITY_LoToHi
 << 
GPIOTE_CONFIG_POLARITY_Pos
 ) |

140 –12 << 
GPIOTE_CONFIG_PSEL_Pos
 ) |

141 –
GPIOTE_CONFIG_MODE_Evít
 << 
GPIOTE_CONFIG_MODE_Pos
 );

143 
NRF_GPIOTE
->
INTENSET
 = ( 
GPIOTE_INTENSET_IN0_Së
 << 
GPIOTE_INTENSET_IN0_Pos
 );

162 
NRF_GPIOTE
->
EVENTS_IN
[0] = 0;

174 
	`NVIC_E«bÀIRQ
 ( 
GPIOTE_IRQn
 );

175 
	}
}

	@D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\Src\functions.h

15 
	~"ƒf.h
"

16 
	~"ƒf51_bôfõlds.h
"

17 
	~"v¨übÀs.h
"

19 #i‚de‡
FUNCTIONS_H_


20 
	#FUNCTIONS_H_


	)

22 #ifde‡
__˝lu•lus


28 
c⁄f_GPIO
 ( );

29 
c⁄f_UART
 ( );

30 
c⁄f_GPIOTE
 ( );

32 #ifde‡
__˝lu•lus


	@D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\Src\interrupts.c

15 
	~"öãºu±s.h
"

33 
	$UART0_IRQH™dÀr
()

36 i‡––
NRF_UART0
->
EVENTS_TXDRDY
 !0 ) && ( NRF_UART0->
INTENSET
 & 
UART_INTENSET_TXDRDY_Msk
 ) )

39 
NRF_UART0
->
EVENTS_TXDRDY
 = 0;

42 i‡–
d©aToBeTX
 < 3 )

45 
NRF_UART0
->
TXD
 = *
myPå
++;

46 
d©aToBeTX
++;

51 
NRF_UART0
->
TASKS_STOPTX
 = 1;

52 
d©aToBeTX
 = 0;

53 
TX_öProgªss
 = 
NO
;

56 
	}
}

73 
	$GPIOTE_IRQH™dÀr
()

76 i‡––
NRF_GPIOTE
->
EVENTS_IN
[0] !0 ) && ( ( NRF_GPIOTE->
INTENSET
 & 
GPIOTE_INTENSET_IN0_Msk
 ) != 0 ) )

78 
mySTATE
 = 1;

79 
NRF_GPIOTE
->
EVENTS_IN
[0] = 0;

81 
	}
}

	@D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\Src\interrupts.h

16 
	~"v¨übÀs.h
"

18 #i‚de‡
INTERRUPTS_H_


19 
	#INTERRUPTS_H_


	)

21 #ifde‡
__˝lu•lus


27 
UART0_IRQH™dÀr
 ( );

28 
GPIOTE_IRQH™dÀr
 ( );

32 
uöt8_t
 
d©aToBeTX
;

33 
uöt32_t
 
mySTATE
;

34 
uöt32_t
 
TX_öProgªss
;

35 
uöt8_t
 
TX_buff
[];

36 
uöt8_t
 *
myPå
;

38 #ifde‡
__˝lu•lus


	@D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\Src\main.c

19 
	~"ƒf.h
"

20 
	~"ƒf_dñay.h
"

21 
	~"bÀ.h
"

22 
	~"v¨übÀs.h
"

23 
	~"fun˘i⁄s.h
"

24 
	~"MC3635.h
"

28 
uöt32_t
 
	gmySTATE
;

29 
uöt8_t
 
	gd©aToBeTX
;

30 
uöt32_t
 
	gTX_öProgªss
;

31 
uöt8_t
 *
	gmyPå
;

36 
	$maö
( )

43 
I2C_∑ømëîs_t
 
myMC3635_I2C_∑ømëîs
;

44 
MC3635_°©us_t
 
aux
;

45 
MC3635_d©a_t
 
myMC3635_d©a
;

48 
	`c⁄f_GPIO
 ();

50 
	`c⁄f_UART
 ();

55 
myMC3635_I2C_∑ømëîs
.
TWIö°™˚
 = 
NRF_TWI0
;

56 
myMC3635_I2C_∑ømëîs
.
SDA
 = 
TWI0_SDA
;

57 
myMC3635_I2C_∑ømëîs
.
SCL
 = 
TWI0_SCL
;

58 
myMC3635_I2C_∑ømëîs
.
ADDR
 = 
MC3635_ADDRESS_LOW
;

59 
myMC3635_I2C_∑ømëîs
.
Fªq
 = 
TWI_FREQUENCY_FREQUENCY_K400
;

60 
myMC3635_I2C_∑ømëîs
.
SDAp‹t
 = 
NRF_GPIO
;

61 
myMC3635_I2C_∑ømëîs
.
SCLp‹t
 = 
NRF_GPIO
;

64 
aux
 = 
	`MC3635_Inô
 ( 
myMC3635_I2C_∑ømëîs
 );

68 
aux
 = 
	`MC3635_SëSo·w¨eRe£t
 ( 
myMC3635_I2C_∑ømëîs
 );

71 
aux
 = 
	`MC3635_SëSèndbyMode
 ( 
myMC3635_I2C_∑ømëîs
 );

74 
aux
 = 
	`MC3635_Inôüliz©i⁄Sequí˚
 ( 
myMC3635_I2C_∑ømëîs
 );

78 
myMC3635_d©a
.
s¸©ch
 = 0x23;

79 
aux
 = 
	`MC3635_WrôeS¸©ch∑dRegi°î
 ( 
myMC3635_I2C_∑ømëîs
, 
myMC3635_d©a
 );

81 
myMC3635_d©a
.
s¸©ch
 = 0;

82 
aux
 = 
	`MC3635_RódS¸©ch∑dRegi°î
 ( 
myMC3635_I2C_∑ømëîs
, &
myMC3635_d©a
 );

85 
aux
 = 
	`MC3635_E«bÀFIFO
 ( 
myMC3635_I2C_∑ømëîs
, 
FIFO_C_FIFO_EN_DISABLED
 );

88 
aux
 = 
	`MC3635_SëResﬁuti⁄
 ( 
myMC3635_I2C_∑ømëîs
, 
RANGE_C_RES_14_BITS
 );

91 
aux
 = 
	`MC3635_SëR™ge
 ( 
myMC3635_I2C_∑ømëîs
, 
RANGE_C_RANGE_16G
 );

94 
aux
 = 
	`MC3635_E«bÀAxis
 ( 
myMC3635_I2C_∑ømëîs
, 
MODE_C_X_AXIS_PD_ENABLED
, 
MODE_C_Y_AXIS_PD_ENABLED
, 
MODE_C_Z_AXIS_PD_ENABLED
 );

97 
aux
 = 
	`MC3635_SëMode
 ( 
myMC3635_I2C_∑ømëîs
, 
MODE_C_MCTRL_CWAKE
, 
LOW_POWER_MODE
, 
ODR_7
 );

100 
mySTATE
 = 0;

103 
NRF_POWER
->
TASKS_LOWPWR
 = 1;

112 
mySTATE
 = 1;

113 
NRF_GPIO
->
OUTCLR
 |––1 << 
LED1
 ) | ( 1 << 
LED2
 ) | ( 1 << 
LED3
 ) | ( 1 << 
LED4
 ) );

114 i‡–
mySTATE
 == 1 )

119 
aux
 = 
	`MC3635_RódSètusRegi°î1
 ( 
myMC3635_I2C_∑ømëîs
, &
myMC3635_d©a
 );

120 } ( 
myMC3635_d©a
.
°©us_1
 & 
STATUS_1_NEW_DATA_MASK
 ) =
STATUS_1_NEW_DATA_FALSE
 );

125 
aux
 = 
	`MC3635_RódRawD©a
 ( 
myMC3635_I2C_∑ømëîs
, &
myMC3635_d©a
 );

193 
NRF_GPIO
->
OUTSET
 |––1 << 
LED1
 ) | ( 1 << 
LED2
 ) | ( 1 << 
LED3
 ) | ( 1 << 
LED4
 ) );

196 
	}
}

	@D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\Src\system_nrf51.c

34 
	~<°döt.h
>

35 
	~<°dboﬁ.h
>

36 
	~"ƒf.h
"

37 
	~"sy°em_ƒf51.h
"

42 
	#__SYSTEM_CLOCK
 (16000000ULË

	)

44 
boﬁ
 
is_m™uÆ_≥rùhîÆ_£tup_√eded
();

45 
boﬁ
 
is_dißbÀd_ö_debug_√eded
();

48 #i‡
deföed
 ( 
__CC_ARM
 )

49 
uöt32_t
 
Sy°emC‹eClock
 
__©åibuã__
((
u£d
)Ë
__SYSTEM_CLOCK
;

50 #ñi‡
deföed
 ( 
__ICCARM__
 )

51 
__roŸ
 
uöt32_t
 
	gSy°emC‹eClock
 = 
__SYSTEM_CLOCK
;

52 #ñi‡
deföed
 ( 
__GNUC__
 )

53 
uöt32_t
 
Sy°emC‹eClock
 
__©åibuã__
((
u£d
)Ë
__SYSTEM_CLOCK
;

56 
	$Sy°emC‹eClockUpd©e
()

58 
Sy°emC‹eClock
 = 
__SYSTEM_CLOCK
;

59 
	}
}

61 
	$Sy°emInô
()

71 i‡(
	`is_m™uÆ_≥rùhîÆ_£tup_√eded
())

73 *(
uöt32_t
 volatile *)0x40000504 = 0xC007FFDF;

74 *(
uöt32_t
 volatile *)0x40006C18 = 0x00008000;

80 i‡(
	`is_dißbÀd_ö_debug_√eded
())

82 
NRF_MPU
->
DISABLEINDEBUG
 = 
MPU_DISABLEINDEBUG_DISABLEINDEBUG_DißbÀd
 << 
MPU_DISABLEINDEBUG_DISABLEINDEBUG_Pos
;

84 
	}
}

87 
boﬁ
 
	$is_m™uÆ_≥rùhîÆ_£tup_√eded
()

89 i‡((((*(
uöt32_t
 *)0xF0000FE0) & 0x000000FF) == 0x1) && (((*(uint32_t *)0xF0000FE4) & 0x0000000F) == 0x0))

91 i‡((((*(
uöt32_t
 *)0xF0000FE8) & 0x000000F0) == 0x00) && (((*(uint32_t *)0xF0000FEC) & 0x000000F0) == 0x0))

93  
åue
;

95 i‡((((*(
uöt32_t
 *)0xF0000FE8) & 0x000000F0) == 0x10) && (((*(uint32_t *)0xF0000FEC) & 0x000000F0) == 0x0))

97  
åue
;

99 i‡((((*(
uöt32_t
 *)0xF0000FE8) & 0x000000F0) == 0x30) && (((*(uint32_t *)0xF0000FEC) & 0x000000F0) == 0x0))

101  
åue
;

105  
Ál£
;

106 
	}
}

108 
boﬁ
 
	$is_dißbÀd_ö_debug_√eded
()

110 i‡((((*(
uöt32_t
 *)0xF0000FE0) & 0x000000FF) == 0x1) && (((*(uint32_t *)0xF0000FE4) & 0x0000000F) == 0x0))

112 i‡((((*(
uöt32_t
 *)0xF0000FE8) & 0x000000F0) == 0x40) && (((*(uint32_t *)0xF0000FEC) & 0x000000F0) == 0x0))

114  
åue
;

118  
Ál£
;

119 
	}
}

	@D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\Src\variables.h

17 
	~"ƒf.h
"

18 
	~"ƒf51_bôfõlds.h
"

19 
	~"bﬂrd.h
"

21 #i‚de‡
VARIABLES_H_


22 
	#VARIABLES_H_


	)

24 #ifde‡
__˝lu•lus


30 
	#ON
 1

	)

31 
	#OFF
 0

	)

33 
	#YES
 1

	)

34 
	#NO
 0

	)

43 #ifde‡
__˝lu•lus


	@D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\gcc_nrf51_s130_xxaa.ld

31 
OUTPUT_FORMAT
 ("elf32-littlearm", "elf32-bigarm", "elf32-littlearm")

32 
	$ENTRY
(
Re£t_H™dÀr
)

43 
MEMORY


45 
	`SOFTD
 (
rx
Ë: 
ORIGIN
 = 0x00000000, 
LENGTH
 = 0x1D000

46 
	`FLASH
 (
rx
Ë: 
ORIGIN
 = 0x0001D000, 
LENGTH
 = 0x23000

47 
	`RAM
 (
rwx
Ë: 
ORIGIN
 = 0x20002200, 
LENGTH
 = 0x5600

48 
	}
}

51 
	gSECTIONS


56 .
	gso·devi˚
 :

58 
KEEP
(*(.
so·devi˚
*))

59 }> 
SOFTD


63 .
ãxt
 :

65 
KEEP
(*(.
Ve˘‹s
))

66 *(.
ãxt
*)

68 
KEEP
(*(.
öô
))

69 
KEEP
(*(.
föi
))

72 *
¸tbegö
.
o
(.
˘‹s
)

73 *
¸tbegö
?.
o
(.
˘‹s
)

74 *(
EXCLUDE_FILE
(*
¸ãnd
?.
o
 *¸ãnd.oË.
˘‹s
)

75 *(
SORT
(.
˘‹s
.*))

76 *(.
˘‹s
)

79 *
¸tbegö
.
o
(.
dt‹s
)

80 *
¸tbegö
?.
o
(.
dt‹s
)

81 *(
EXCLUDE_FILE
(*
¸ãnd
?.
o
 *¸ãnd.oË.
dt‹s
)

82 *(
SORT
(.
dt‹s
.*))

83 *(.
dt‹s
)

85 *(.
rod©a
*)

87 *(.
eh_‰ame
*)

88 } > 
FLASH


91 .
ARM
.
exèb
 :

93 *(.
ARM
.
exèb
* .
gnu
.
lök⁄˚
.
¨mexèb
.*)

94 } > 
FLASH


96 
__exidx_°¨t
 = .;

97 .
	gARM
.
	gexidx
 :

99 *(.
ARM
.
exidx
* .
gnu
.
lök⁄˚
.
¨mexidx
.*)

100 } > 
FLASH


101 
__exidx_íd
 = .;

103 
	g__ëext
 = .;

105 .
	gd©a
 : 
AT
 (
__ëext
)

107 
__d©a_°¨t__
 = .;

108 *(
	gvèbÀ
)

109 *(.
	gd©a
*)

111 . = 
ALIGN
(4);

113 
PROVIDE_HIDDEN
 (
__¥eöô_¨øy_°¨t
 = .);

114 *(.
	g¥eöô_¨øy
)

115 
PROVIDE_HIDDEN
 (
__¥eöô_¨øy_íd
 = .);

117 . = 
ALIGN
(4);

119 
PROVIDE_HIDDEN
 (
__öô_¨øy_°¨t
 = .);

120 *(
SORT
(.
öô_¨øy
.*))

121 *(.
	göô_¨øy
)

122 
PROVIDE_HIDDEN
 (
__öô_¨øy_íd
 = .);

125 . = 
ALIGN
(4);

127 
PROVIDE_HIDDEN
 (
__föi_¨øy_°¨t
 = .);

128 *(
SORT
(.
föi_¨øy
.*))

129 *(.
	gföi_¨øy
)

130 
PROVIDE_HIDDEN
 (
__föi_¨øy_íd
 = .);

132 *(.
	gj¸
)

133 . = 
ALIGN
(4);

135 
	g__d©a_íd__
 = .;

137 } > 
	gRAM


139 .
	gbss
 :

141 . = 
ALIGN
(4);

142 
	g__bss_°¨t__
 = .;

143 *(.
	gbss
*)

144 *(
	gCOMMON
)

145 . = 
ALIGN
(4);

146 
	g__bss_íd__
 = .;

147 } > 
	gRAM


149 .
hóp
 (
COPY
):

151 
__íd__
 = .;

152 
	gíd
 = 
__íd__
;

153 *(.
	ghóp
*)

154 
	g__HópLimô
 = .;

155 } > 
	gRAM


160 .
°ack_dummy
 (
COPY
):

162 *(.
°ack
*)

163 } > 
RAM


167 
__SèckT›
 = 
ORIGIN
(
RAM
Ë+ 
LENGTH
(RAM);

168 
	g__SèckLimô
 = 
__SèckT›
 - 
SIZEOF
(.
°ack_dummy
);

169 
PROVIDE
(
__°ack
 = 
__SèckT›
);

172 
ASSERT
(
__SèckLimô
 >
__HópLimô
, "region RAM overflowed with stack")

	@D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\readme.txt

	@D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\softdevice\Include\ble.h

47 #i‚de‡
BLE_H__


48 
	#BLE_H__


	)

50 
	~"bÀ_ønges.h
"

51 
	~"bÀ_ty≥s.h
"

52 
	~"bÀ_g≠.h
"

53 
	~"bÀ_l2ˇp.h
"

54 
	~"bÀ_g©t.h
"

55 
	~"bÀ_g©tc.h
"

56 
	~"bÀ_g©ts.h
"

64 
	eBLE_COMMON_SVCS


66 
	mSD_BLE_ENABLE
 = 
BLE_SVC_BASE
,

67 
	mSD_BLE_EVT_GET
,

68 
	mSD_BLE_TX_BUFFER_COUNT_GET
,

69 
	mSD_BLE_UUID_VS_ADD
,

70 
	mSD_BLE_UUID_DECODE
,

71 
	mSD_BLE_UUID_ENCODE
,

72 
	mSD_BLE_VERSION_GET
,

73 
	mSD_BLE_USER_MEM_REPLY
,

74 
	mSD_BLE_OPT_SET
,

75 
	mSD_BLE_OPT_GET
,

81 
	eBLE_COMMON_EVTS


83 
	mBLE_EVT_TX_COMPLETE
 = 
BLE_EVT_BASE
,

84 
	mBLE_EVT_USER_MEM_REQUEST
,

85 
	mBLE_EVT_USER_MEM_RELEASE


91 
	eBLE_COMMON_OPTS


93 
	mBLE_COMMON_OPT_RADIO_CPU_MUTEX
 = 
BLE_OPT_BASE


102 
	#BLE_EVTS_PTR_ALIGNMENT
 4

	)

106 
	#BLE_USER_MEM_TYPE_INVALID
 0x00

	)

107 
	#BLE_USER_MEM_TYPE_GATTS_QUEUED_WRITES
 0x01

	)

112 
	#BLE_UUID_VS_MAX_COUNT
 10

	)

122 
uöt8_t
 *
	mp_mem
;

123 
uöt16_t
 
	mÀn
;

124 } 
	tbÀ_u£r_mem_block_t
;

131 
uöt8_t
 
	mcou¡
;

132 } 
	tbÀ_evt_tx_com∂ëe_t
;

137 
uöt8_t
 
	mty≥
;

138 } 
	tbÀ_evt_u£r_mem_ªque°_t
;

143 
uöt8_t
 
	mty≥
;

144 
bÀ_u£r_mem_block_t
 
	mmem_block
;

145 } 
	tbÀ_evt_u£r_mem_ªÀa£_t
;

151 
uöt16_t
 
	mc⁄n_h™dÀ
;

154 
bÀ_evt_tx_com∂ëe_t
 
	mtx_com∂ëe
;

155 
bÀ_evt_u£r_mem_ªque°_t
 
	mu£r_mem_ªque°
;

156 
bÀ_evt_u£r_mem_ªÀa£_t
 
	mu£r_mem_ªÀa£
;

157 } 
	m∑øms
;

158 } 
	tbÀ_comm⁄_evt_t
;

163 
uöt16_t
 
	mevt_id
;

164 
uöt16_t
 
	mevt_Àn
;

165 } 
	tbÀ_evt_hdr_t
;

170 
bÀ_evt_hdr_t
 
	mhódî
;

173 
bÀ_comm⁄_evt_t
 
	mcomm⁄_evt
;

174 
bÀ_g≠_evt_t
 
	mg≠_evt
;

175 
bÀ_l2ˇp_evt_t
 
	ml2ˇp_evt
;

176 
bÀ_g©tc_evt_t
 
	mg©tc_evt
;

177 
bÀ_g©ts_evt_t
 
	mg©ts_evt
;

178 } 
	mevt
;

179 } 
	tbÀ_evt_t
;

187 
uöt8_t
 
	mvîsi⁄_numbî
;

188 
uöt16_t
 
	mcom∑ny_id
;

189 
uöt16_t
 
	msubvîsi⁄_numbî
;

190 } 
	tbÀ_vîsi⁄_t
;

212 
uöt8_t
 
	míabÀ
 : 1;

213 } 
	tbÀ_comm⁄_›t_ødio_˝u_muãx_t
;

218 
bÀ_comm⁄_›t_ødio_˝u_muãx_t
 
	mødio_˝u_muãx
;

219 } 
	tbÀ_comm⁄_›t_t
;

224 
bÀ_comm⁄_›t_t
 
	mcomm⁄_›t
;

225 
bÀ_g≠_›t_t
 
	mg≠_›t
;

226 } 
	tbÀ_›t_t
;

233 
bÀ_g©ts_íabÀ_∑øms_t
 
	mg©ts_íabÀ_∑øms
;

234 } 
	tbÀ_íabÀ_∑øms_t
;

254 
SVCALL
(
SD_BLE_ENABLE
, 
uöt32_t
, 
sd_bÀ_íabÀ
(
bÀ_íabÀ_∑øms_t
 * 
p_bÀ_íabÀ_∑øms
));

281 
SVCALL
(
SD_BLE_EVT_GET
, 
uöt32_t
, 
sd_bÀ_evt_gë
(
uöt8_t
 *
p_de°
, 
uöt16_t
 *
p_Àn
));

318 
SVCALL
(
SD_BLE_TX_BUFFER_COUNT_GET
, 
uöt32_t
, 
sd_bÀ_tx_buf„r_cou¡_gë
(
uöt8_t
 *
p_cou¡
));

347 
SVCALL
(
SD_BLE_UUID_VS_ADD
, 
uöt32_t
, 
sd_bÀ_uuid_vs_add
(
bÀ_uuid128_t
 c⁄° *
p_vs_uuid
, 
uöt8_t
 *
p_uuid_ty≥
));

368 
SVCALL
(
SD_BLE_UUID_DECODE
, 
uöt32_t
, 
sd_bÀ_uuid_decode
(
uöt8_t
 
uuid_À_Àn
, uöt8_àc⁄° *
p_uuid_À
, 
bÀ_uuid_t
 *
p_uuid
));

383 
SVCALL
(
SD_BLE_UUID_ENCODE
, 
uöt32_t
, 
sd_bÀ_uuid_ícode
(
bÀ_uuid_t
 c⁄° *
p_uuid
, 
uöt8_t
 *
p_uuid_À_Àn
, uöt8_à*
p_uuid_À
));

396 
SVCALL
(
SD_BLE_VERSION_GET
, 
uöt32_t
, 
sd_bÀ_vîsi⁄_gë
(
bÀ_vîsi⁄_t
 *
p_vîsi⁄
));

411 
SVCALL
(
SD_BLE_USER_MEM_REPLY
, 
uöt32_t
, 
sd_bÀ_u£r_mem_ª∂y
(
uöt16_t
 
c⁄n_h™dÀ
, 
bÀ_u£r_mem_block_t
 c⁄° *
p_block
));

427 
SVCALL
(
SD_BLE_OPT_SET
, 
uöt32_t
, 
sd_bÀ_›t_£t
(uöt32_à
›t_id
, 
bÀ_›t_t
 c⁄° *
p_›t
));

446 
SVCALL
(
SD_BLE_OPT_GET
, 
uöt32_t
, 
sd_bÀ_›t_gë
(uöt32_à
›t_id
, 
bÀ_›t_t
 *
p_›t
));

	@D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\startup_nrf51.s

36 .
sy¡ax
 
	gunifõd


37 .
¨ch
 
	g¨mv7
-
	gm


39 .
	g£˘i⁄
 .
	g°ack


40 .
	gÆign
 3

41 #ifde‡
__STACK_SIZE


42 .
equ
 
	gSèck_Size
, 
	g__STACK_SIZE


44 .
equ
 
	gSèck_Size
, 2048

46 .
globl
 
	g__SèckT›


47 .
globl
 
__SèckLimô


48 
	g__SèckLimô
:

49 .
•a˚
 
Sèck_Size


50 .
size
 
__SèckLimô
, . - __StackLimit

51 
	g__SèckT›
:

52 .
size
 
__SèckT›
, . - 
	g__SèckT›


54 .
	g£˘i⁄
 .
	ghóp


55 .
	gÆign
 3

56 #ifde‡
__HEAP_SIZE


57 .
equ
 
	gHóp_Size
, 
	g__HEAP_SIZE


59 .
equ
 
	gHóp_Size
, 2048

61 .
globl
 
	g__HópBa£


62 .
globl
 
__HópLimô


63 
	g__HópBa£
:

64 .
Hóp_Size


65 .
•a˚
 
Hóp_Size


66 .
ídif


67 .
size
 
__HópBa£
, . - __HeapBase

68 
	g__HópLimô
:

69 .
size
 
__HópLimô
, . - 
	g__HópLimô


71 .
	g£˘i⁄
 .
	gVe˘‹s


72 .
	gÆign
 2

73 .
globl
 
__Ve˘‹s


74 
	g__Ve˘‹s
:

75 .
__SèckT›


76 .
Re£t_H™dÀr


77 .
NMI_H™dÀr


78 .
H¨dFau…_H™dÀr


86 .
SVC_H™dÀr


89 .
PídSV_H™dÀr


90 .
SysTick_H™dÀr


93 .
POWER_CLOCK_IRQH™dÀr


94 .
RADIO_IRQH™dÀr


95 .
UART0_IRQH™dÀr


96 .
SPI0_TWI0_IRQH™dÀr


97 .
SPI1_TWI1_IRQH™dÀr


99 .
GPIOTE_IRQH™dÀr


100 .
ADC_IRQH™dÀr


101 .
TIMER0_IRQH™dÀr


102 .
TIMER1_IRQH™dÀr


103 .
TIMER2_IRQH™dÀr


104 .
RTC0_IRQH™dÀr


105 .
TEMP_IRQH™dÀr


106 .
RNG_IRQH™dÀr


107 .
ECB_IRQH™dÀr


108 .
CCM_AAR_IRQH™dÀr


109 .
WDT_IRQH™dÀr


110 .
RTC1_IRQH™dÀr


111 .
QDEC_IRQH™dÀr


112 .
LPCOMP_IRQH™dÀr


113 .
SWI0_IRQH™dÀr


114 .
SWI1_IRQH™dÀr


115 .
SWI2_IRQH™dÀr


116 .
SWI3_IRQH™dÀr


117 .
SWI4_IRQH™dÀr


118 .
SWI5_IRQH™dÀr


127 .
size
 
__Ve˘‹s
, . - 
	g__Ve˘‹s


131 .
equ
 
	gNRF_POWER_RAMON_ADDRESS
, 0x40000524

132 .
equ
 
	gNRF_POWER_RAMONB_ADDRESS
, 0x40000554

133 .
equ
 
	gNRF_POWER_RAMONx_RAMxON_ONMODE_Msk
, 0x3

135 .
	gãxt


136 .
	gthumb


137 .
	gthumb_func


138 .
	gÆign
 1

139 .
globl
 
	gRe£t_H™dÀr


140 .
ty≥
 
	gRe£t_H™dÀr
, %
fun˘i⁄


141 
	gRe£t_H™dÀr
:

142 .
‚°¨t


145 
MOVS
 
R1
, #NRF_POWER_RAMONx_RAMxON_ONMODE_Msk

147 
LDR
 
	gR0
, =
NRF_POWER_RAMON_ADDRESS


148 
LDR
 
R2
, [
R0
]

149 
ORRS
 
	gR2
, 
R1


150 
STR
 
	gR2
, [
R0
]

152 
LDR
 
	gR0
, =
NRF_POWER_RAMONB_ADDRESS


153 
LDR
 
R2
, [
R0
]

154 
ORRS
 
	gR2
, 
R1


155 
STR
 
	gR2
, [
R0
]

165 
ldr
 
	gr1
, =
__ëext


166 
ldr
 
r2
, =
__d©a_°¨t__


167 
ldr
 
r3
, =
__d©a_íd__


169 
subs
 
r3
, 
r2


170 
	gbÀ
 .
	gLC0


172 .
	gLC1
:

173 
subs
 
r3
, 4

174 
ldr
 
	gr0
, [
r1
,
r3
]

175 
°r
 
	gr0
, [
r2
,
r3
]

176 
	gbgt
 .
	gLC1


177 .
	gLC0
:

179 
LDR
 
R0
, =
Sy°emInô


180 
BLX
 
R0


181 
LDR
 
R0
, =
_°¨t


182 
BX
 
R0


184 .
poﬁ


185 .
ˇ¡unwöd


186 .
‚íd


187 .
size
 
Re£t_H™dÀr
,.-
	gRe£t_H™dÀr


189 .
	g£˘i⁄
 ".text"

194 .
wók
 
	gNMI_H™dÀr


195 .
ty≥
 
	gNMI_H™dÀr
, %
fun˘i⁄


196 
	gNMI_H™dÀr
:

197 
B
 .

198 .
size
 
NMI_H™dÀr
, . - 
	gNMI_H™dÀr


201 .
wók
 
	gH¨dFau…_H™dÀr


202 .
ty≥
 
	gH¨dFau…_H™dÀr
, %
fun˘i⁄


203 
	gH¨dFau…_H™dÀr
:

204 
B
 .

205 .
size
 
H¨dFau…_H™dÀr
, . - 
	gH¨dFau…_H™dÀr


208 .
wók
 
	gSVC_H™dÀr


209 .
ty≥
 
	gSVC_H™dÀr
, %
fun˘i⁄


210 
	gSVC_H™dÀr
:

211 
B
 .

212 .
size
 
SVC_H™dÀr
, . - 
	gSVC_H™dÀr


215 .
wók
 
	gPídSV_H™dÀr


216 .
ty≥
 
	gPídSV_H™dÀr
, %
fun˘i⁄


217 
	gPídSV_H™dÀr
:

218 
B
 .

219 .
size
 
PídSV_H™dÀr
, . - 
	gPídSV_H™dÀr


222 .
wók
 
	gSysTick_H™dÀr


223 .
ty≥
 
	gSysTick_H™dÀr
, %
fun˘i⁄


224 
	gSysTick_H™dÀr
:

225 
B
 .

226 .
size
 
SysTick_H™dÀr
, . - 
	gSysTick_H™dÀr


231 .
globl
 
	gDeÁu…_H™dÀr


232 .
ty≥
 
	gDeÁu…_H™dÀr
, %
fun˘i⁄


233 
	gDeÁu…_H™dÀr
:

234 
B
 .

235 .
size
 
DeÁu…_H™dÀr
, . - 
	gDeÁu…_H™dÀr


237 .
ma¸o
 
IRQ
 
	gh™dÀr


238 .
	gwók
 \
	gh™dÀr


239 .
	g£t
 \
	gh™dÀr
, 
	gDeÁu…_H™dÀr


240 .
ídm


242 
IRQ
 
POWER_CLOCK_IRQH™dÀr


243 
IRQ
 
RADIO_IRQH™dÀr


244 
IRQ
 
UART0_IRQH™dÀr


245 
IRQ
 
SPI0_TWI0_IRQH™dÀr


246 
IRQ
 
SPI1_TWI1_IRQH™dÀr


247 
IRQ
 
GPIOTE_IRQH™dÀr


248 
IRQ
 
ADC_IRQH™dÀr


249 
IRQ
 
TIMER0_IRQH™dÀr


250 
IRQ
 
TIMER1_IRQH™dÀr


251 
IRQ
 
TIMER2_IRQH™dÀr


252 
IRQ
 
RTC0_IRQH™dÀr


253 
IRQ
 
TEMP_IRQH™dÀr


254 
IRQ
 
RNG_IRQH™dÀr


255 
IRQ
 
ECB_IRQH™dÀr


256 
IRQ
 
CCM_AAR_IRQH™dÀr


257 
IRQ
 
WDT_IRQH™dÀr


258 
IRQ
 
RTC1_IRQH™dÀr


259 
IRQ
 
QDEC_IRQH™dÀr


260 
IRQ
 
LPCOMP_IRQH™dÀr


261 
IRQ
 
SWI0_IRQH™dÀr


262 
IRQ
 
SWI1_IRQH™dÀr


263 
IRQ
 
SWI2_IRQH™dÀr


264 
IRQ
 
SWI3_IRQH™dÀr


265 
IRQ
 
SWI4_IRQH™dÀr


266 
IRQ
 
	gSWI5_IRQH™dÀr


269 .
	gíd


	@
1
.
0
23
1392
D:\Workspace\ARM\Drivers\MC3635\MC3635.c
D:\Workspace\ARM\Drivers\MC3635\MC3635.h
D:\Workspace\ARM\NRF51\Examples\Basics\I2C\i2c.c
D:\Workspace\ARM\NRF51\Examples\Basics\I2C\i2c.h
D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\Inc\compiler_abstraction.h
D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\Inc\nrf.h
D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\Inc\nrf51.h
D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\Inc\nrf51_bitfields.h
D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\Inc\nrf51_deprecated.h
D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\Inc\system_nrf51.h
D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\S130.c
D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\Src\board.h
D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\Src\functions.c
D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\Src\functions.h
D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\Src\interrupts.c
D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\Src\interrupts.h
D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\Src\main.c
D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\Src\system_nrf51.c
D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\Src\variables.h
D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\gcc_nrf51_s130_xxaa.ld
D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\readme.txt
D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\softdevice\Include\ble.h
D:\Workspace\ARM\NRF51\Examples\Drivers\MC3635\startup_nrf51.s
