{"Source Block": ["oh/elink/hdl/erx_io.v@44:54@HdlIdDef", "   wire [7:0]    rxi_data;\n   wire          rxi_frame;\n   wire \t rxi_lclk;\n   wire \t access_wide;\n   reg \t\t valid_packet;\n   wire [15:0]   rx_word;\n\n   //############\n   //# REGS\n   //############\n   reg [7:0] \t data_even_reg;   \n"], "Clone Blocks": [["oh/elink/hdl/erx_io.v@39:49", "   input           rx_rd_wait;\n\n   //############\n   //# WIRES\n   //############\n   wire [7:0]    rxi_data;\n   wire          rxi_frame;\n   wire \t rxi_lclk;\n   wire \t access_wide;\n   reg \t\t valid_packet;\n   wire [15:0]   rx_word;\n"], ["oh/elink/hdl/erx_io.v@42:52", "   //# WIRES\n   //############\n   wire [7:0]    rxi_data;\n   wire          rxi_frame;\n   wire \t rxi_lclk;\n   wire \t access_wide;\n   reg \t\t valid_packet;\n   wire [15:0]   rx_word;\n\n   //############\n   //# REGS\n"], ["oh/elink/hdl/erx_io.v@43:53", "   //############\n   wire [7:0]    rxi_data;\n   wire          rxi_frame;\n   wire \t rxi_lclk;\n   wire \t access_wide;\n   reg \t\t valid_packet;\n   wire [15:0]   rx_word;\n\n   //############\n   //# REGS\n   //############\n"], ["oh/elink/hdl/erx_io.v@41:51", "   //############\n   //# WIRES\n   //############\n   wire [7:0]    rxi_data;\n   wire          rxi_frame;\n   wire \t rxi_lclk;\n   wire \t access_wide;\n   reg \t\t valid_packet;\n   wire [15:0]   rx_word;\n\n   //############\n"], ["oh/elink/hdl/erx_io.v@40:50", "\n   //############\n   //# WIRES\n   //############\n   wire [7:0]    rxi_data;\n   wire          rxi_frame;\n   wire \t rxi_lclk;\n   wire \t access_wide;\n   reg \t\t valid_packet;\n   wire [15:0]   rx_word;\n\n"]], "Diff Content": {"Delete": [], "Add": [[49, "   wire     rx_ref_clk_idlyctrl;\n"]]}}