INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/ALU_project/ALU_project.srcs/sources_1/new/ALU_8_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_8_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/ALU_project/ALU_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
