INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
