## Introduction

**Discipline** | **Computer Science and Engineering**
:--|:--|
**Lab** | **Computer Architecture Lab**
**Experiment** | **MOESI Cache Coherence Protocol**

### About the Experiment 

This experiment provides an interactive simulation environment to understand the MOESI (Modified, Owned, Exclusive, Shared, Invalid) cache coherence protocol used in multiprocessor systems. Students will explore how the five-state protocol maintains data consistency across multiple processor caches while optimizing memory bandwidth through cache-to-cache transfers and intelligent state management.

The simulation allows learners to execute read and write operations across multiple processors, observe state transitions, analyze bus traffic patterns, and understand the advantages of MOESI over simpler coherence protocols like MSI and MESI.

**Name of Developer** | **Sankalp Bhat, Siddhant Garg**
:--|:--|
**Institute** | **IIIT Hyderabad**
**Email id** | **sankalp.b@research.iiit.ac.in, siddhantllg@gmail.com**
**Laboratory** | **Computer Systems Group**

### Contributors List

SrNo | Name | Faculty or Student | Laboratory | Institute | Email id
:--|:--|:--|:--|:--|:--|
1 | Prof. Suresh Purini | Faculty | Computer Systems Group | IIIT Hyderabad | suresh.purini@iiit.ac.in
2 | Sankalp Bhat | Student | Computer Systems Group | IIIT Hyderabad | sankalp.b@research.iiit.ac.in
3 | Siddhant Garg | Student | Computer Systems Group | IIIT Hyderabad | siddhantllg@gmail.com
