[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/YosysCam/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh:32:1: Compile module "work@cam_bram".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v:32:1: Compile module "work@cam_bram_top".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh:32:1: Compile module "work@cam_srl".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl_top.v:32:1: Compile module "work@cam_srl_top".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysCam/priority_encoder.vh:32:1: Compile module "work@priority_encoder".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysCam/ram_dp.vh:32:1: Compile module "work@ram_dp".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                10
assignment                                           104
begin                                                 68
bit_select                                            13
case_item                                             10
case_stmt                                              2
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                             273
cont_assign                                           13
design                                                 1
enum_const                                             5
enum_typespec                                          1
enum_var                                               1
event_control                                         10
for_stmt                                               6
function                                               9
gen_if                                                 2
gen_if_else                                            5
gen_region                                             5
if_else                                               10
if_stmt                                                3
include_file_info                                      5
indexed_part_select                                    1
initial                                                2
int_typespec                                          34
int_var                                                4
integer_typespec                                       6
io_decl                                               11
logic_net                                            109
logic_typespec                                       103
logic_var                                              1
module_inst                                            6
operation                                            196
package                                                1
param_assign                                          34
parameter                                             34
part_select                                            2
port                                                 124
range                                                 78
ref_module                                             8
ref_obj                                              492
ref_typespec                                         178
ref_var                                                6
string_typespec                                        3
sys_func_call                                          2
task                                                   9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/YosysCam/slpp_unit/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/YosysCam/slpp_unit/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/YosysCam/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (unnamed)
|vpiName:unnamed
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v, line:105:10, endln:105:23
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v, line:363:10, endln:363:31
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/YosysCam/priority_encoder.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v, line:458:10, endln:458:21
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/YosysCam/ram_dp.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl_top.v, line:105:10, endln:105:22
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl_top.v, line:329:10, endln:329:31
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/YosysCam/priority_encoder.vh
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (unnamed)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/YosysCam/builtin.sv, line:1:3, endln:27:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/YosysCam/builtin.sv, line:1:3, endln:27:11
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@mailbox::new), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::new)
        |vpiParent:
        \_class_var: (work@mailbox::new), line:3:23, endln:3:28
        |vpiFullName:work@mailbox::new
        |vpiActual:
        \_class_typespec: 
      |vpiFullName:work@mailbox::new
    |vpiIODecl:
    \_io_decl: (bound), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: , line:3:31, endln:3:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@mailbox::new::bound)
        |vpiParent:
        \_io_decl: (bound), line:3:23, endln:3:28
        |vpiFullName:work@mailbox::new::bound
        |vpiActual:
        \_int_typespec: , line:3:19, endln:3:22
  |vpiMethod:
  \_function: (work@mailbox::num), line:6:5, endln:7:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/YosysCam/builtin.sv, line:1:3, endln:27:11
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::num), line:6:14, endln:6:17
      |vpiParent:
      \_function: (work@mailbox::num), line:6:5, endln:7:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::num)
        |vpiParent:
        \_int_var: (work@mailbox::num), line:6:14, endln:6:17
        |vpiFullName:work@mailbox::num
        |vpiActual:
        \_int_typespec: , line:6:14, endln:6:17
      |vpiFullName:work@mailbox::num
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put), line:9:5, endln:10:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/YosysCam/builtin.sv, line:1:3, endln:27:11
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:9:15, endln:9:22
      |vpiParent:
      \_task: (work@mailbox::put), line:9:5, endln:10:12
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/YosysCam/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@mailbox::try_put)
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), line:12:23, endln:12:30
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), line:15:5, endln:16:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/YosysCam/builtin.sv, line:1:3, endln:27:11
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:15:19, endln:15:26
      |vpiParent:
      \_task: (work@mailbox::get), line:15:5, endln:16:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/YosysCam/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::try_get)
        |vpiParent:
        \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
        |vpiFullName:work@mailbox::try_get
        |vpiActual:
        \_int_typespec: , line:18:14, endln:18:17
      |vpiFullName:work@mailbox::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:18:31, endln:18:38
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), line:21:5, endln:22:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/YosysCam/builtin.sv, line:1:3, endln:27:11
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:21:20, endln:21:27
      |vpiParent:
      \_task: (work@mailbox::peek), line:21:5, endln:22:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/YosysCam/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::try_peek)
        |vpiParent:
        \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
        |vpiFullName:work@mailbox::try_peek
        |vpiActual:
        \_int_typespec: , line:24:14, endln:24:17
      |vpiFullName:work@mailbox::try_peek
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:24:31, endln:24:38
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/YosysCam/builtin.sv, line:30:3, endln:52:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/YosysCam/builtin.sv, line:30:3, endln:52:11
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:32:20, endln:32:28
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:32:30, endln:32:37
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:32:39, endln:32:46
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:32:48, endln:32:57
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:32:59, endln:32:65
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), line:34:5, endln:34:11
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/YosysCam/builtin.sv, line:30:3, endln:52:11
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: (work@process::self), line:34:21, endln:34:28
      |vpiParent:
      \_function: (work@process::self), line:34:5, endln:34:11
      |vpiTypespec:
      \_ref_typespec: (work@process::self)
        |vpiParent:
        \_class_var: (work@process::self), line:34:21, endln:34:28
        |vpiFullName:work@process::self
        |vpiActual:
        \_class_typespec: , line:34:21, endln:34:28
      |vpiFullName:work@process::self
  |vpiMethod:
  \_function: (work@process::status), line:37:5, endln:38:16
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/YosysCam/builtin.sv, line:30:3, endln:52:11
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: (work@process::status), line:37:14, endln:37:19
      |vpiParent:
      \_function: (work@process::status), line:37:5, endln:38:16
      |vpiTypespec:
      \_ref_typespec: (work@process::status)
        |vpiParent:
        \_enum_var: (work@process::status), line:37:14, endln:37:19
        |vpiFullName:work@process::status
        |vpiActual:
        \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiFullName:work@process::status
  |vpiMethod:
  \_task: (work@process::kill), line:40:5, endln:41:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/YosysCam/builtin.sv, line:30:3, endln:52:11
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), line:43:5, endln:44:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/YosysCam/builtin.sv, line:30:3, endln:52:11
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), line:46:5, endln:47:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/YosysCam/builtin.sv, line:30:3, endln:52:11
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), line:49:5, endln:50:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/YosysCam/builtin.sv, line:30:3, endln:52:11
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:${SURELOG_DIR}/third_party/tests/YosysCam/builtin.sv, line:55:3, endln:69:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/third_party/tests/YosysCam/builtin.sv, line:55:3, endln:69:11
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@semaphore::new), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiTypespec:
      \_ref_typespec: (work@semaphore::new)
        |vpiParent:
        \_class_var: (work@semaphore::new), line:57:22, endln:57:30
        |vpiFullName:work@semaphore::new
        |vpiActual:
        \_class_typespec: 
      |vpiFullName:work@semaphore::new
    |vpiIODecl:
    \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:57:33, endln:57:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::new::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:57:22, endln:57:30
        |vpiFullName:work@semaphore::new::keyCount
        |vpiActual:
        \_int_typespec: , line:57:18, endln:57:21
  |vpiMethod:
  \_task: (work@semaphore::put), line:60:5, endln:61:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/third_party/tests/YosysCam/builtin.sv, line:55:3, endln:69:11
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:60:18, endln:60:26
      |vpiParent:
      \_task: (work@semaphore::put), line:60:5, endln:61:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:60:29, endln:60:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::put::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:60:18, endln:60:26
        |vpiFullName:work@semaphore::put::keyCount
        |vpiActual:
        \_int_typespec: , line:60:14, endln:60:17
  |vpiMethod:
  \_task: (work@semaphore::get), line:63:5, endln:64:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/third_party/tests/YosysCam/builtin.sv, line:55:3, endln:69:11
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:63:18, endln:63:26
      |vpiParent:
      \_task: (work@semaphore::get), line:63:5, endln:64:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:63:29, endln:63:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::get::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:63:18, endln:63:26
        |vpiFullName:work@semaphore::get::keyCount
        |vpiActual:
        \_int_typespec: , line:63:14, endln:63:17
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/third_party/tests/YosysCam/builtin.sv, line:55:3, endln:69:11
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiTypespec:
      \_ref_typespec: (work@semaphore::try_get)
        |vpiParent:
        \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
        |vpiFullName:work@semaphore::try_get
        |vpiActual:
        \_int_typespec: , line:66:14, endln:66:17
      |vpiFullName:work@semaphore::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:66:41, endln:66:42
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::try_get::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:66:30, endln:66:38
        |vpiFullName:work@semaphore::try_get::keyCount
        |vpiActual:
        \_int_typespec: , line:66:26, endln:66:29
|uhdmallModules:
\_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@cam_bram
  |vpiParameter:
  \_parameter: (work@cam_bram.DATA_WIDTH), line:34:15, endln:34:25
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |UINT:64
    |vpiTypespec:
    \_ref_typespec: (work@cam_bram.DATA_WIDTH)
      |vpiParent:
      \_parameter: (work@cam_bram.DATA_WIDTH), line:34:15, endln:34:25
      |vpiFullName:work@cam_bram.DATA_WIDTH
      |vpiActual:
      \_int_typespec: , line:34:5, endln:34:30
    |vpiName:DATA_WIDTH
    |vpiFullName:work@cam_bram.DATA_WIDTH
  |vpiParameter:
  \_parameter: (work@cam_bram.ADDR_WIDTH), line:36:15, endln:36:25
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |UINT:5
    |vpiTypespec:
    \_ref_typespec: (work@cam_bram.ADDR_WIDTH)
      |vpiParent:
      \_parameter: (work@cam_bram.ADDR_WIDTH), line:36:15, endln:36:25
      |vpiFullName:work@cam_bram.ADDR_WIDTH
      |vpiActual:
      \_int_typespec: , line:36:5, endln:36:29
    |vpiName:ADDR_WIDTH
    |vpiFullName:work@cam_bram.ADDR_WIDTH
  |vpiParameter:
  \_parameter: (work@cam_bram.SLICE_WIDTH), line:38:15, endln:38:26
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |UINT:9
    |vpiTypespec:
    \_ref_typespec: (work@cam_bram.SLICE_WIDTH)
      |vpiParent:
      \_parameter: (work@cam_bram.SLICE_WIDTH), line:38:15, endln:38:26
      |vpiFullName:work@cam_bram.SLICE_WIDTH
      |vpiActual:
      \_int_typespec: , line:38:5, endln:38:30
    |vpiName:SLICE_WIDTH
    |vpiFullName:work@cam_bram.SLICE_WIDTH
  |vpiParameter:
  \_parameter: (work@cam_bram.SLICE_COUNT), line:58:12, endln:58:23
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiLocalParam:1
    |vpiName:SLICE_COUNT
    |vpiFullName:work@cam_bram.SLICE_COUNT
  |vpiParameter:
  \_parameter: (work@cam_bram.RAM_DEPTH), line:60:12, endln:60:21
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiLocalParam:1
    |vpiName:RAM_DEPTH
    |vpiFullName:work@cam_bram.RAM_DEPTH
  |vpiParameter:
  \_parameter: (work@cam_bram.STATE_INIT), line:63:5, endln:63:15
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |DEC:0
    |vpiTypespec:
    \_ref_typespec: (work@cam_bram.STATE_INIT)
      |vpiParent:
      \_parameter: (work@cam_bram.STATE_INIT), line:63:5, endln:63:15
      |vpiFullName:work@cam_bram.STATE_INIT
      |vpiActual:
      \_int_typespec: , line:62:12, endln:62:17
    |vpiLocalParam:1
    |vpiName:STATE_INIT
    |vpiFullName:work@cam_bram.STATE_INIT
  |vpiParameter:
  \_parameter: (work@cam_bram.STATE_IDLE), line:64:5, endln:64:15
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |DEC:1
    |vpiTypespec:
    \_ref_typespec: (work@cam_bram.STATE_IDLE)
      |vpiParent:
      \_parameter: (work@cam_bram.STATE_IDLE), line:64:5, endln:64:15
      |vpiFullName:work@cam_bram.STATE_IDLE
      |vpiActual:
      \_int_typespec: , line:62:12, endln:62:17
    |vpiLocalParam:1
    |vpiName:STATE_IDLE
    |vpiFullName:work@cam_bram.STATE_IDLE
  |vpiParameter:
  \_parameter: (work@cam_bram.STATE_DELETE_1), line:65:5, endln:65:19
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |DEC:2
    |vpiTypespec:
    \_ref_typespec: (work@cam_bram.STATE_DELETE_1)
      |vpiParent:
      \_parameter: (work@cam_bram.STATE_DELETE_1), line:65:5, endln:65:19
      |vpiFullName:work@cam_bram.STATE_DELETE_1
      |vpiActual:
      \_int_typespec: , line:62:12, endln:62:17
    |vpiLocalParam:1
    |vpiName:STATE_DELETE_1
    |vpiFullName:work@cam_bram.STATE_DELETE_1
  |vpiParameter:
  \_parameter: (work@cam_bram.STATE_DELETE_2), line:66:5, endln:66:19
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |DEC:3
    |vpiTypespec:
    \_ref_typespec: (work@cam_bram.STATE_DELETE_2)
      |vpiParent:
      \_parameter: (work@cam_bram.STATE_DELETE_2), line:66:5, endln:66:19
      |vpiFullName:work@cam_bram.STATE_DELETE_2
      |vpiActual:
      \_int_typespec: , line:62:12, endln:62:17
    |vpiLocalParam:1
    |vpiName:STATE_DELETE_2
    |vpiFullName:work@cam_bram.STATE_DELETE_2
  |vpiParameter:
  \_parameter: (work@cam_bram.STATE_WRITE_1), line:67:5, endln:67:18
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |DEC:4
    |vpiTypespec:
    \_ref_typespec: (work@cam_bram.STATE_WRITE_1)
      |vpiParent:
      \_parameter: (work@cam_bram.STATE_WRITE_1), line:67:5, endln:67:18
      |vpiFullName:work@cam_bram.STATE_WRITE_1
      |vpiActual:
      \_int_typespec: , line:62:12, endln:62:17
    |vpiLocalParam:1
    |vpiName:STATE_WRITE_1
    |vpiFullName:work@cam_bram.STATE_WRITE_1
  |vpiParameter:
  \_parameter: (work@cam_bram.STATE_WRITE_2), line:68:5, endln:68:18
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |DEC:5
    |vpiTypespec:
    \_ref_typespec: (work@cam_bram.STATE_WRITE_2)
      |vpiParent:
      \_parameter: (work@cam_bram.STATE_WRITE_2), line:68:5, endln:68:18
      |vpiFullName:work@cam_bram.STATE_WRITE_2
      |vpiActual:
      \_int_typespec: , line:62:12, endln:62:17
    |vpiLocalParam:1
    |vpiName:STATE_WRITE_2
    |vpiFullName:work@cam_bram.STATE_WRITE_2
  |vpiParamAssign:
  \_param_assign: , line:34:15, endln:34:30
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiRhs:
    \_constant: , line:34:28, endln:34:30
      |vpiParent:
      \_param_assign: , line:34:15, endln:34:30
      |vpiDecompile:64
      |vpiSize:64
      |UINT:64
      |vpiTypespec:
      \_ref_typespec: (work@cam_bram)
        |vpiParent:
        \_constant: , line:34:28, endln:34:30
        |vpiFullName:work@cam_bram
        |vpiActual:
        \_int_typespec: , line:34:5, endln:34:30
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@cam_bram.DATA_WIDTH), line:34:15, endln:34:25
  |vpiParamAssign:
  \_param_assign: , line:36:15, endln:36:29
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiRhs:
    \_constant: , line:36:28, endln:36:29
      |vpiParent:
      \_param_assign: , line:36:15, endln:36:29
      |vpiDecompile:5
      |vpiSize:64
      |UINT:5
      |vpiTypespec:
      \_ref_typespec: (work@cam_bram)
        |vpiParent:
        \_constant: , line:36:28, endln:36:29
        |vpiFullName:work@cam_bram
        |vpiActual:
        \_int_typespec: , line:36:5, endln:36:29
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@cam_bram.ADDR_WIDTH), line:36:15, endln:36:25
  |vpiParamAssign:
  \_param_assign: , line:38:15, endln:38:30
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiRhs:
    \_constant: , line:38:29, endln:38:30
      |vpiParent:
      \_param_assign: , line:38:15, endln:38:30
      |vpiDecompile:9
      |vpiSize:64
      |UINT:9
      |vpiTypespec:
      \_ref_typespec: (work@cam_bram)
        |vpiParent:
        \_constant: , line:38:29, endln:38:30
        |vpiFullName:work@cam_bram
        |vpiActual:
        \_int_typespec: , line:38:5, endln:38:30
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@cam_bram.SLICE_WIDTH), line:38:15, endln:38:26
  |vpiParamAssign:
  \_param_assign: , line:58:12, endln:58:70
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiRhs:
    \_operation: , line:58:26, endln:58:70
      |vpiParent:
      \_param_assign: , line:58:12, endln:58:70
      |vpiOpType:12
      |vpiOperand:
      \_operation: , line:58:27, endln:58:55
        |vpiParent:
        \_operation: , line:58:26, endln:58:70
        |vpiOpType:11
        |vpiOperand:
        \_operation: , line:58:27, endln:58:51
          |vpiParent:
          \_operation: , line:58:27, endln:58:55
          |vpiOpType:24
          |vpiOperand:
          \_ref_obj: (work@cam_bram.DATA_WIDTH), line:58:27, endln:58:37
            |vpiParent:
            \_operation: , line:58:27, endln:58:51
            |vpiName:DATA_WIDTH
            |vpiFullName:work@cam_bram.DATA_WIDTH
          |vpiOperand:
          \_ref_obj: (work@cam_bram.SLICE_WIDTH), line:58:40, endln:58:51
            |vpiParent:
            \_operation: , line:58:27, endln:58:51
            |vpiName:SLICE_WIDTH
            |vpiFullName:work@cam_bram.SLICE_WIDTH
        |vpiOperand:
        \_constant: , line:58:54, endln:58:55
          |vpiParent:
          \_operation: , line:58:27, endln:58:55
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_ref_obj: (work@cam_bram.SLICE_WIDTH), line:58:59, endln:58:70
        |vpiParent:
        \_operation: , line:58:26, endln:58:70
        |vpiName:SLICE_WIDTH
        |vpiFullName:work@cam_bram.SLICE_WIDTH
    |vpiLhs:
    \_parameter: (work@cam_bram.SLICE_COUNT), line:58:12, endln:58:23
  |vpiParamAssign:
  \_param_assign: , line:60:12, endln:60:37
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiRhs:
    \_operation: , line:60:24, endln:60:37
      |vpiParent:
      \_param_assign: , line:60:12, endln:60:37
      |vpiOpType:43
      |vpiOperand:
      \_constant: , line:60:24, endln:60:25
        |vpiParent:
        \_operation: , line:60:24, endln:60:37
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_ref_obj: (work@cam_bram.ADDR_WIDTH), line:60:27, endln:60:37
        |vpiParent:
        \_operation: , line:60:24, endln:60:37
        |vpiName:ADDR_WIDTH
        |vpiFullName:work@cam_bram.ADDR_WIDTH
    |vpiLhs:
    \_parameter: (work@cam_bram.RAM_DEPTH), line:60:12, endln:60:21
  |vpiParamAssign:
  \_param_assign: , line:63:5, endln:63:22
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiRhs:
    \_constant: , line:63:18, endln:63:22
      |vpiParent:
      \_param_assign: , line:63:5, endln:63:22
      |vpiDecompile:3'd0
      |vpiSize:3
      |DEC:0
      |vpiTypespec:
      \_ref_typespec: (work@cam_bram)
        |vpiParent:
        \_constant: , line:63:18, endln:63:22
        |vpiFullName:work@cam_bram
        |vpiActual:
        \_int_typespec: , line:62:12, endln:62:17
      |vpiConstType:1
    |vpiLhs:
    \_parameter: (work@cam_bram.STATE_INIT), line:63:5, endln:63:15
  |vpiParamAssign:
  \_param_assign: , line:64:5, endln:64:22
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiRhs:
    \_constant: , line:64:18, endln:64:22
      |vpiParent:
      \_param_assign: , line:64:5, endln:64:22
      |vpiDecompile:3'd1
      |vpiSize:3
      |DEC:1
      |vpiTypespec:
      \_ref_typespec: (work@cam_bram)
        |vpiParent:
        \_constant: , line:64:18, endln:64:22
        |vpiFullName:work@cam_bram
        |vpiActual:
        \_int_typespec: , line:62:12, endln:62:17
      |vpiConstType:1
    |vpiLhs:
    \_parameter: (work@cam_bram.STATE_IDLE), line:64:5, endln:64:15
  |vpiParamAssign:
  \_param_assign: , line:65:5, endln:65:26
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiRhs:
    \_constant: , line:65:22, endln:65:26
      |vpiParent:
      \_param_assign: , line:65:5, endln:65:26
      |vpiDecompile:3'd2
      |vpiSize:3
      |DEC:2
      |vpiTypespec:
      \_ref_typespec: (work@cam_bram)
        |vpiParent:
        \_constant: , line:65:22, endln:65:26
        |vpiFullName:work@cam_bram
        |vpiActual:
        \_int_typespec: , line:62:12, endln:62:17
      |vpiConstType:1
    |vpiLhs:
    \_parameter: (work@cam_bram.STATE_DELETE_1), line:65:5, endln:65:19
  |vpiParamAssign:
  \_param_assign: , line:66:5, endln:66:26
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiRhs:
    \_constant: , line:66:22, endln:66:26
      |vpiParent:
      \_param_assign: , line:66:5, endln:66:26
      |vpiDecompile:3'd3
      |vpiSize:3
      |DEC:3
      |vpiTypespec:
      \_ref_typespec: (work@cam_bram)
        |vpiParent:
        \_constant: , line:66:22, endln:66:26
        |vpiFullName:work@cam_bram
        |vpiActual:
        \_int_typespec: , line:62:12, endln:62:17
      |vpiConstType:1
    |vpiLhs:
    \_parameter: (work@cam_bram.STATE_DELETE_2), line:66:5, endln:66:19
  |vpiParamAssign:
  \_param_assign: , line:67:5, endln:67:25
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiRhs:
    \_constant: , line:67:21, endln:67:25
      |vpiParent:
      \_param_assign: , line:67:5, endln:67:25
      |vpiDecompile:3'd4
      |vpiSize:3
      |DEC:4
      |vpiTypespec:
      \_ref_typespec: (work@cam_bram)
        |vpiParent:
        \_constant: , line:67:21, endln:67:25
        |vpiFullName:work@cam_bram
        |vpiActual:
        \_int_typespec: , line:62:12, endln:62:17
      |vpiConstType:1
    |vpiLhs:
    \_parameter: (work@cam_bram.STATE_WRITE_1), line:67:5, endln:67:18
  |vpiParamAssign:
  \_param_assign: , line:68:5, endln:68:25
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiRhs:
    \_constant: , line:68:21, endln:68:25
      |vpiParent:
      \_param_assign: , line:68:5, endln:68:25
      |vpiDecompile:3'd5
      |vpiSize:3
      |DEC:5
      |vpiTypespec:
      \_ref_typespec: (work@cam_bram)
        |vpiParent:
        \_constant: , line:68:21, endln:68:25
        |vpiFullName:work@cam_bram
        |vpiActual:
        \_int_typespec: , line:62:12, endln:62:17
      |vpiConstType:1
    |vpiLhs:
    \_parameter: (work@cam_bram.STATE_WRITE_2), line:68:5, endln:68:18
  |vpiDefName:work@cam_bram
  |vpiNet:
  \_logic_net: (work@cam_bram.clk), line:41:37, endln:41:40
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiName:clk
    |vpiFullName:work@cam_bram.clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_bram.rst), line:42:37, endln:42:40
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiName:rst
    |vpiFullName:work@cam_bram.rst
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_bram.write_addr), line:44:37, endln:44:47
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiName:write_addr
    |vpiFullName:work@cam_bram.write_addr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_bram.write_data), line:45:37, endln:45:47
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiName:write_data
    |vpiFullName:work@cam_bram.write_data
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_bram.write_delete), line:46:37, endln:46:49
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiName:write_delete
    |vpiFullName:work@cam_bram.write_delete
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_bram.write_enable), line:47:37, endln:47:49
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiName:write_enable
    |vpiFullName:work@cam_bram.write_enable
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_bram.write_busy), line:48:37, endln:48:47
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiName:write_busy
    |vpiFullName:work@cam_bram.write_busy
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_bram.compare_data), line:50:37, endln:50:49
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiName:compare_data
    |vpiFullName:work@cam_bram.compare_data
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_bram.match_many), line:51:37, endln:51:47
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiName:match_many
    |vpiFullName:work@cam_bram.match_many
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_bram.match_single), line:52:37, endln:52:49
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiName:match_single
    |vpiFullName:work@cam_bram.match_single
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_bram.match_addr), line:53:37, endln:53:47
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiName:match_addr
    |vpiFullName:work@cam_bram.match_addr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_bram.match), line:54:37, endln:54:42
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiName:match
    |vpiFullName:work@cam_bram.match
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_bram.state_reg), line:70:11, endln:70:20
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_bram.state_reg)
      |vpiParent:
      \_logic_net: (work@cam_bram.state_reg), line:70:11, endln:70:20
      |vpiFullName:work@cam_bram.state_reg
      |vpiActual:
      \_logic_typespec: , line:70:1, endln:70:33
    |vpiName:state_reg
    |vpiFullName:work@cam_bram.state_reg
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@cam_bram.state_next), line:70:35, endln:70:45
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_bram.state_next)
      |vpiParent:
      \_logic_net: (work@cam_bram.state_next), line:70:35, endln:70:45
      |vpiFullName:work@cam_bram.state_next
      |vpiActual:
      \_logic_typespec: , line:70:1, endln:70:10
    |vpiName:state_next
    |vpiFullName:work@cam_bram.state_next
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@cam_bram.compare_data_padded), line:72:36, endln:72:55
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_bram.compare_data_padded)
      |vpiParent:
      \_logic_net: (work@cam_bram.compare_data_padded), line:72:36, endln:72:55
      |vpiFullName:work@cam_bram.compare_data_padded
      |vpiActual:
      \_logic_typespec: , line:72:1, endln:72:35
    |vpiName:compare_data_padded
    |vpiFullName:work@cam_bram.compare_data_padded
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_bram.write_data_padded), line:73:36, endln:73:53
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_bram.write_data_padded)
      |vpiParent:
      \_logic_net: (work@cam_bram.write_data_padded), line:73:36, endln:73:53
      |vpiFullName:work@cam_bram.write_data_padded
      |vpiActual:
      \_logic_typespec: , line:73:1, endln:73:35
    |vpiName:write_data_padded
    |vpiFullName:work@cam_bram.write_data_padded
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_bram.count_reg), line:75:23, endln:75:32
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_bram.count_reg)
      |vpiParent:
      \_logic_net: (work@cam_bram.count_reg), line:75:23, endln:75:32
      |vpiFullName:work@cam_bram.count_reg
      |vpiActual:
      \_logic_typespec: , line:75:1, endln:75:54
    |vpiName:count_reg
    |vpiFullName:work@cam_bram.count_reg
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@cam_bram.count_next), line:75:56, endln:75:66
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_bram.count_next)
      |vpiParent:
      \_logic_net: (work@cam_bram.count_next), line:75:56, endln:75:66
      |vpiFullName:work@cam_bram.count_next
      |vpiActual:
      \_logic_typespec: , line:75:1, endln:75:22
    |vpiName:count_next
    |vpiFullName:work@cam_bram.count_next
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@cam_bram.ram_addr), line:77:35, endln:77:43
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_bram.ram_addr)
      |vpiParent:
      \_logic_net: (work@cam_bram.ram_addr), line:77:35, endln:77:43
      |vpiFullName:work@cam_bram.ram_addr
      |vpiActual:
      \_logic_typespec: , line:77:1, endln:77:77
    |vpiName:ram_addr
    |vpiFullName:work@cam_bram.ram_addr
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@cam_bram.set_bit), line:78:21, endln:78:28
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_bram.set_bit)
      |vpiParent:
      \_logic_net: (work@cam_bram.set_bit), line:78:21, endln:78:28
      |vpiFullName:work@cam_bram.set_bit
      |vpiActual:
      \_logic_typespec: , line:78:1, endln:78:20
    |vpiName:set_bit
    |vpiFullName:work@cam_bram.set_bit
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@cam_bram.clear_bit), line:79:21, endln:79:30
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_bram.clear_bit)
      |vpiParent:
      \_logic_net: (work@cam_bram.clear_bit), line:79:21, endln:79:30
      |vpiFullName:work@cam_bram.clear_bit
      |vpiActual:
      \_logic_typespec: , line:79:1, endln:79:20
    |vpiName:clear_bit
    |vpiFullName:work@cam_bram.clear_bit
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@cam_bram.wr_en), line:80:5, endln:80:10
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_bram.wr_en)
      |vpiParent:
      \_logic_net: (work@cam_bram.wr_en), line:80:5, endln:80:10
      |vpiFullName:work@cam_bram.wr_en
      |vpiActual:
      \_logic_typespec: , line:80:1, endln:80:4
    |vpiName:wr_en
    |vpiFullName:work@cam_bram.wr_en
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@cam_bram.write_addr_reg), line:82:22, endln:82:36
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_bram.write_addr_reg)
      |vpiParent:
      \_logic_net: (work@cam_bram.write_addr_reg), line:82:22, endln:82:36
      |vpiFullName:work@cam_bram.write_addr_reg
      |vpiActual:
      \_logic_typespec: , line:82:1, endln:82:57
    |vpiName:write_addr_reg
    |vpiFullName:work@cam_bram.write_addr_reg
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@cam_bram.write_addr_next), line:82:59, endln:82:74
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_bram.write_addr_next)
      |vpiParent:
      \_logic_net: (work@cam_bram.write_addr_next), line:82:59, endln:82:74
      |vpiFullName:work@cam_bram.write_addr_next
      |vpiActual:
      \_logic_typespec: , line:82:1, endln:82:21
    |vpiName:write_addr_next
    |vpiFullName:work@cam_bram.write_addr_next
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@cam_bram.write_data_padded_reg), line:83:35, endln:83:56
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_bram.write_data_padded_reg)
      |vpiParent:
      \_logic_net: (work@cam_bram.write_data_padded_reg), line:83:35, endln:83:56
      |vpiFullName:work@cam_bram.write_data_padded_reg
      |vpiActual:
      \_logic_typespec: , line:83:1, endln:83:90
    |vpiName:write_data_padded_reg
    |vpiFullName:work@cam_bram.write_data_padded_reg
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@cam_bram.write_data_padded_next), line:83:92, endln:83:114
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_bram.write_data_padded_next)
      |vpiParent:
      \_logic_net: (work@cam_bram.write_data_padded_next), line:83:92, endln:83:114
      |vpiFullName:work@cam_bram.write_data_padded_next
      |vpiActual:
      \_logic_typespec: , line:83:1, endln:83:34
    |vpiName:write_data_padded_next
    |vpiFullName:work@cam_bram.write_data_padded_next
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@cam_bram.write_delete_reg), line:84:5, endln:84:21
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_bram.write_delete_reg)
      |vpiParent:
      \_logic_net: (work@cam_bram.write_delete_reg), line:84:5, endln:84:21
      |vpiFullName:work@cam_bram.write_delete_reg
      |vpiActual:
      \_logic_typespec: , line:84:1, endln:84:28
    |vpiName:write_delete_reg
    |vpiFullName:work@cam_bram.write_delete_reg
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@cam_bram.write_delete_next), line:84:30, endln:84:47
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_bram.write_delete_next)
      |vpiParent:
      \_logic_net: (work@cam_bram.write_delete_next), line:84:30, endln:84:47
      |vpiFullName:work@cam_bram.write_delete_next
      |vpiActual:
      \_logic_typespec: , line:84:1, endln:84:4
    |vpiName:write_delete_next
    |vpiFullName:work@cam_bram.write_delete_next
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@cam_bram.write_busy_reg), line:86:5, endln:86:19
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_bram.write_busy_reg)
      |vpiParent:
      \_logic_net: (work@cam_bram.write_busy_reg), line:86:5, endln:86:19
      |vpiFullName:work@cam_bram.write_busy_reg
      |vpiActual:
      \_logic_typespec: , line:86:1, endln:86:26
    |vpiName:write_busy_reg
    |vpiFullName:work@cam_bram.write_busy_reg
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@cam_bram.match_raw_out), line:90:21, endln:90:34
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_bram.match_raw_out)
      |vpiParent:
      \_logic_net: (work@cam_bram.match_raw_out), line:90:21, endln:90:34
      |vpiFullName:work@cam_bram.match_raw_out
      |vpiActual:
      \_logic_typespec: , line:90:1, endln:90:51
    |vpiName:match_raw_out
    |vpiFullName:work@cam_bram.match_raw_out
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@cam_bram.match_many_raw), line:91:21, endln:91:35
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_bram.match_many_raw)
      |vpiParent:
      \_logic_net: (work@cam_bram.match_many_raw), line:91:21, endln:91:35
      |vpiFullName:work@cam_bram.match_many_raw
      |vpiActual:
      \_logic_typespec: , line:91:1, endln:91:20
    |vpiName:match_many_raw
    |vpiFullName:work@cam_bram.match_many_raw
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@cam_bram.erase_ram), line:95:22, endln:95:31
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_bram.erase_ram)
      |vpiParent:
      \_logic_net: (work@cam_bram.erase_ram), line:95:22, endln:95:31
      |vpiFullName:work@cam_bram.erase_ram
      |vpiActual:
      \_logic_typespec: , line:95:1, endln:95:47
    |vpiName:erase_ram
    |vpiFullName:work@cam_bram.erase_ram
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@cam_bram.erase_data), line:96:22, endln:96:32
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_bram.erase_data)
      |vpiParent:
      \_logic_net: (work@cam_bram.erase_data), line:96:22, endln:96:32
      |vpiFullName:work@cam_bram.erase_data
      |vpiActual:
      \_logic_typespec: , line:96:1, endln:96:53
    |vpiName:erase_data
    |vpiFullName:work@cam_bram.erase_data
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@cam_bram.erase_ram_wr_en), line:97:5, endln:97:20
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_bram.erase_ram_wr_en)
      |vpiParent:
      \_logic_net: (work@cam_bram.erase_ram_wr_en), line:97:5, endln:97:20
      |vpiFullName:work@cam_bram.erase_ram_wr_en
      |vpiActual:
      \_logic_typespec: , line:97:1, endln:97:4
    |vpiName:erase_ram_wr_en
    |vpiFullName:work@cam_bram.erase_ram_wr_en
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@cam_bram.i), line:99:9, endln:99:10
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_bram.i)
      |vpiParent:
      \_logic_net: (work@cam_bram.i), line:99:9, endln:99:10
      |vpiFullName:work@cam_bram.i
      |vpiActual:
      \_integer_typespec: , line:99:1, endln:99:8
    |vpiName:i
    |vpiFullName:work@cam_bram.i
  |vpiNet:
  \_logic_net: (work@cam_bram.k), line:107:9, endln:107:10
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_bram.k)
      |vpiParent:
      \_logic_net: (work@cam_bram.k), line:107:9, endln:107:10
      |vpiFullName:work@cam_bram.k
      |vpiActual:
      \_integer_typespec: , line:107:1, endln:107:8
    |vpiName:k
    |vpiFullName:work@cam_bram.k
  |vpiPort:
  \_port: (clk), line:41:37, endln:41:40
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@cam_bram.clk.clk), line:41:37, endln:41:40
      |vpiParent:
      \_port: (clk), line:41:37, endln:41:40
      |vpiName:clk
      |vpiFullName:work@cam_bram.clk.clk
      |vpiActual:
      \_logic_net: (work@cam_bram.clk), line:41:37, endln:41:40
    |vpiTypedef:
    \_ref_typespec: (work@cam_bram.clk)
      |vpiParent:
      \_port: (clk), line:41:37, endln:41:40
      |vpiFullName:work@cam_bram.clk
      |vpiActual:
      \_logic_typespec: , line:41:12, endln:41:16
  |vpiPort:
  \_port: (rst), line:42:37, endln:42:40
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiName:rst
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@cam_bram.rst.rst), line:42:37, endln:42:40
      |vpiParent:
      \_port: (rst), line:42:37, endln:42:40
      |vpiName:rst
      |vpiFullName:work@cam_bram.rst.rst
      |vpiActual:
      \_logic_net: (work@cam_bram.rst), line:42:37, endln:42:40
    |vpiTypedef:
    \_ref_typespec: (work@cam_bram.rst)
      |vpiParent:
      \_port: (rst), line:42:37, endln:42:40
      |vpiFullName:work@cam_bram.rst
      |vpiActual:
      \_logic_typespec: , line:42:12, endln:42:16
  |vpiPort:
  \_port: (write_addr), line:44:37, endln:44:47
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiName:write_addr
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@cam_bram.write_addr.write_addr), line:44:37, endln:44:47
      |vpiParent:
      \_port: (write_addr), line:44:37, endln:44:47
      |vpiName:write_addr
      |vpiFullName:work@cam_bram.write_addr.write_addr
      |vpiActual:
      \_logic_net: (work@cam_bram.write_addr), line:44:37, endln:44:47
    |vpiTypedef:
    \_ref_typespec: (work@cam_bram.write_addr)
      |vpiParent:
      \_port: (write_addr), line:44:37, endln:44:47
      |vpiFullName:work@cam_bram.write_addr
      |vpiActual:
      \_logic_typespec: , line:44:12, endln:44:33
  |vpiPort:
  \_port: (write_data), line:45:37, endln:45:47
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiName:write_data
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@cam_bram.write_data.write_data), line:45:37, endln:45:47
      |vpiParent:
      \_port: (write_data), line:45:37, endln:45:47
      |vpiName:write_data
      |vpiFullName:work@cam_bram.write_data.write_data
      |vpiActual:
      \_logic_net: (work@cam_bram.write_data), line:45:37, endln:45:47
    |vpiTypedef:
    \_ref_typespec: (work@cam_bram.write_data)
      |vpiParent:
      \_port: (write_data), line:45:37, endln:45:47
      |vpiFullName:work@cam_bram.write_data
      |vpiActual:
      \_logic_typespec: , line:45:12, endln:45:33
  |vpiPort:
  \_port: (write_delete), line:46:37, endln:46:49
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiName:write_delete
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@cam_bram.write_delete.write_delete), line:46:37, endln:46:49
      |vpiParent:
      \_port: (write_delete), line:46:37, endln:46:49
      |vpiName:write_delete
      |vpiFullName:work@cam_bram.write_delete.write_delete
      |vpiActual:
      \_logic_net: (work@cam_bram.write_delete), line:46:37, endln:46:49
    |vpiTypedef:
    \_ref_typespec: (work@cam_bram.write_delete)
      |vpiParent:
      \_port: (write_delete), line:46:37, endln:46:49
      |vpiFullName:work@cam_bram.write_delete
      |vpiActual:
      \_logic_typespec: , line:46:12, endln:46:16
  |vpiPort:
  \_port: (write_enable), line:47:37, endln:47:49
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiName:write_enable
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@cam_bram.write_enable.write_enable), line:47:37, endln:47:49
      |vpiParent:
      \_port: (write_enable), line:47:37, endln:47:49
      |vpiName:write_enable
      |vpiFullName:work@cam_bram.write_enable.write_enable
      |vpiActual:
      \_logic_net: (work@cam_bram.write_enable), line:47:37, endln:47:49
    |vpiTypedef:
    \_ref_typespec: (work@cam_bram.write_enable)
      |vpiParent:
      \_port: (write_enable), line:47:37, endln:47:49
      |vpiFullName:work@cam_bram.write_enable
      |vpiActual:
      \_logic_typespec: , line:47:12, endln:47:16
  |vpiPort:
  \_port: (write_busy), line:48:37, endln:48:47
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiName:write_busy
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@cam_bram.write_busy.write_busy), line:48:37, endln:48:47
      |vpiParent:
      \_port: (write_busy), line:48:37, endln:48:47
      |vpiName:write_busy
      |vpiFullName:work@cam_bram.write_busy.write_busy
      |vpiActual:
      \_logic_net: (work@cam_bram.write_busy), line:48:37, endln:48:47
    |vpiTypedef:
    \_ref_typespec: (work@cam_bram.write_busy)
      |vpiParent:
      \_port: (write_busy), line:48:37, endln:48:47
      |vpiFullName:work@cam_bram.write_busy
      |vpiActual:
      \_logic_typespec: , line:48:12, endln:48:16
  |vpiPort:
  \_port: (compare_data), line:50:37, endln:50:49
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiName:compare_data
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@cam_bram.compare_data.compare_data), line:50:37, endln:50:49
      |vpiParent:
      \_port: (compare_data), line:50:37, endln:50:49
      |vpiName:compare_data
      |vpiFullName:work@cam_bram.compare_data.compare_data
      |vpiActual:
      \_logic_net: (work@cam_bram.compare_data), line:50:37, endln:50:49
    |vpiTypedef:
    \_ref_typespec: (work@cam_bram.compare_data)
      |vpiParent:
      \_port: (compare_data), line:50:37, endln:50:49
      |vpiFullName:work@cam_bram.compare_data
      |vpiActual:
      \_logic_typespec: , line:50:12, endln:50:33
  |vpiPort:
  \_port: (match_many), line:51:37, endln:51:47
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiName:match_many
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@cam_bram.match_many.match_many), line:51:37, endln:51:47
      |vpiParent:
      \_port: (match_many), line:51:37, endln:51:47
      |vpiName:match_many
      |vpiFullName:work@cam_bram.match_many.match_many
      |vpiActual:
      \_logic_net: (work@cam_bram.match_many), line:51:37, endln:51:47
    |vpiTypedef:
    \_ref_typespec: (work@cam_bram.match_many)
      |vpiParent:
      \_port: (match_many), line:51:37, endln:51:47
      |vpiFullName:work@cam_bram.match_many
      |vpiActual:
      \_logic_typespec: , line:51:12, endln:51:36
  |vpiPort:
  \_port: (match_single), line:52:37, endln:52:49
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiName:match_single
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@cam_bram.match_single.match_single), line:52:37, endln:52:49
      |vpiParent:
      \_port: (match_single), line:52:37, endln:52:49
      |vpiName:match_single
      |vpiFullName:work@cam_bram.match_single.match_single
      |vpiActual:
      \_logic_net: (work@cam_bram.match_single), line:52:37, endln:52:49
    |vpiTypedef:
    \_ref_typespec: (work@cam_bram.match_single)
      |vpiParent:
      \_port: (match_single), line:52:37, endln:52:49
      |vpiFullName:work@cam_bram.match_single
      |vpiActual:
      \_logic_typespec: , line:52:12, endln:52:36
  |vpiPort:
  \_port: (match_addr), line:53:37, endln:53:47
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiName:match_addr
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@cam_bram.match_addr.match_addr), line:53:37, endln:53:47
      |vpiParent:
      \_port: (match_addr), line:53:37, endln:53:47
      |vpiName:match_addr
      |vpiFullName:work@cam_bram.match_addr.match_addr
      |vpiActual:
      \_logic_net: (work@cam_bram.match_addr), line:53:37, endln:53:47
    |vpiTypedef:
    \_ref_typespec: (work@cam_bram.match_addr)
      |vpiParent:
      \_port: (match_addr), line:53:37, endln:53:47
      |vpiFullName:work@cam_bram.match_addr
      |vpiActual:
      \_logic_typespec: , line:53:12, endln:53:33
  |vpiPort:
  \_port: (match), line:54:37, endln:54:42
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiName:match
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@cam_bram.match.match), line:54:37, endln:54:42
      |vpiParent:
      \_port: (match), line:54:37, endln:54:42
      |vpiName:match
      |vpiFullName:work@cam_bram.match.match
      |vpiActual:
      \_logic_net: (work@cam_bram.match), line:54:37, endln:54:42
    |vpiTypedef:
    \_ref_typespec: (work@cam_bram.match)
      |vpiParent:
      \_port: (match), line:54:37, endln:54:42
      |vpiFullName:work@cam_bram.match
      |vpiActual:
      \_logic_typespec: , line:54:12, endln:54:16
  |vpiProcess:
  \_initial: , line:101:1, endln:105:4
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiStmt:
    \_begin: (work@cam_bram), line:101:9, endln:105:4
      |vpiParent:
      \_initial: , line:101:1, endln:105:4
      |vpiFullName:work@cam_bram
      |vpiStmt:
      \_for_stmt: (work@cam_bram), line:102:5, endln:102:8
        |vpiParent:
        \_begin: (work@cam_bram), line:101:9, endln:105:4
        |vpiFullName:work@cam_bram
        |vpiForInitStmt:
        \_assignment: , line:102:10, endln:102:15
          |vpiParent:
          \_for_stmt: (work@cam_bram), line:102:5, endln:102:8
          |vpiRhs:
          \_constant: , line:102:14, endln:102:15
            |vpiParent:
            \_assignment: , line:102:10, endln:102:15
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_ref_var: (work@cam_bram.i), line:102:10, endln:102:11
            |vpiParent:
            \_assignment: , line:102:10, endln:102:15
            |vpiName:i
            |vpiFullName:work@cam_bram.i
        |vpiForIncStmt:
        \_assignment: , line:102:32, endln:102:41
          |vpiParent:
          \_for_stmt: (work@cam_bram), line:102:5, endln:102:8
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_operation: , line:102:36, endln:102:41
            |vpiParent:
            \_assignment: , line:102:32, endln:102:41
            |vpiOpType:24
            |vpiOperand:
            \_ref_obj: (work@cam_bram.i), line:102:36, endln:102:37
              |vpiParent:
              \_operation: , line:102:36, endln:102:41
              |vpiName:i
              |vpiFullName:work@cam_bram.i
              |vpiActual:
              \_logic_net: (work@cam_bram.i), line:99:9, endln:99:10
            |vpiOperand:
            \_constant: , line:102:40, endln:102:41
              |vpiParent:
              \_operation: , line:102:36, endln:102:41
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@cam_bram.i), line:102:32, endln:102:33
            |vpiParent:
            \_assignment: , line:102:32, endln:102:41
            |vpiName:i
            |vpiFullName:work@cam_bram.i
            |vpiActual:
            \_logic_net: (work@cam_bram.i), line:99:9, endln:99:10
        |vpiCondition:
        \_operation: , line:102:17, endln:102:30
          |vpiParent:
          \_for_stmt: (work@cam_bram), line:102:5, endln:102:8
          |vpiOpType:20
          |vpiOperand:
          \_ref_obj: (work@cam_bram.i), line:102:17, endln:102:18
            |vpiParent:
            \_operation: , line:102:17, endln:102:30
            |vpiName:i
            |vpiFullName:work@cam_bram.i
            |vpiActual:
            \_logic_net: (work@cam_bram.i), line:99:9, endln:99:10
          |vpiOperand:
          \_ref_obj: (work@cam_bram.RAM_DEPTH), line:102:21, endln:102:30
            |vpiParent:
            \_operation: , line:102:17, endln:102:30
            |vpiName:RAM_DEPTH
            |vpiFullName:work@cam_bram.RAM_DEPTH
        |vpiStmt:
        \_begin: (work@cam_bram), line:102:43, endln:104:8
          |vpiParent:
          \_for_stmt: (work@cam_bram), line:102:5, endln:102:8
          |vpiFullName:work@cam_bram
          |vpiStmt:
          \_assignment: , line:103:9, endln:103:55
            |vpiParent:
            \_begin: (work@cam_bram), line:102:43, endln:104:8
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_operation: , line:103:24, endln:103:55
              |vpiParent:
              \_assignment: , line:103:9, endln:103:55
              |vpiOpType:34
              |vpiOperand:
              \_operation: , line:103:25, endln:103:48
                |vpiParent:
                \_operation: , line:103:24, endln:103:55
                |vpiOpType:25
                |vpiOperand:
                \_ref_obj: (work@cam_bram.SLICE_COUNT), line:103:25, endln:103:36
                  |vpiParent:
                  \_operation: , line:103:25, endln:103:48
                  |vpiName:SLICE_COUNT
                  |vpiFullName:work@cam_bram.SLICE_COUNT
                |vpiOperand:
                \_ref_obj: (work@cam_bram.SLICE_WIDTH), line:103:37, endln:103:48
                  |vpiParent:
                  \_operation: , line:103:25, endln:103:48
                  |vpiName:SLICE_WIDTH
                  |vpiFullName:work@cam_bram.SLICE_WIDTH
              |vpiOperand:
              \_operation: , line:103:48, endln:103:54
                |vpiParent:
                \_operation: , line:103:24, endln:103:55
                |vpiOpType:33
                |vpiOperand:
                \_constant: , line:103:49, endln:103:53
                  |vpiDecompile:1'b0
                  |vpiSize:1
                  |BIN:0
                  |vpiConstType:3
            |vpiLhs:
            \_bit_select: (work@cam_bram.erase_ram), line:103:9, endln:103:21
              |vpiParent:
              \_assignment: , line:103:9, endln:103:55
              |vpiName:erase_ram
              |vpiFullName:work@cam_bram.erase_ram
              |vpiIndex:
              \_ref_obj: (work@cam_bram.i), line:103:19, endln:103:20
                |vpiParent:
                \_bit_select: (work@cam_bram.erase_ram), line:103:9, endln:103:21
                |vpiName:i
                |vpiFullName:work@cam_bram.i
                |vpiActual:
                \_logic_net: (work@cam_bram.i), line:99:9, endln:99:10
  |vpiProcess:
  \_always: , line:109:1, endln:114:4
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiStmt:
    \_event_control: , line:109:8, endln:109:10
      |vpiParent:
      \_always: , line:109:1, endln:114:4
      |vpiStmt:
      \_begin: (work@cam_bram), line:109:11, endln:114:4
        |vpiParent:
        \_event_control: , line:109:8, endln:109:10
        |vpiFullName:work@cam_bram
        |vpiStmt:
        \_assignment: , line:110:5, endln:110:39
          |vpiParent:
          \_begin: (work@cam_bram), line:109:11, endln:114:4
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_operation: , line:110:22, endln:110:39
            |vpiParent:
            \_assignment: , line:110:5, endln:110:39
            |vpiOpType:34
            |vpiOperand:
            \_ref_obj: (work@cam_bram.RAM_DEPTH), line:110:23, endln:110:32
              |vpiParent:
              \_operation: , line:110:22, endln:110:39
              |vpiName:RAM_DEPTH
              |vpiFullName:work@cam_bram.RAM_DEPTH
            |vpiOperand:
            \_operation: , line:110:32, endln:110:38
              |vpiParent:
              \_operation: , line:110:22, endln:110:39
              |vpiOpType:33
              |vpiOperand:
              \_constant: , line:110:33, endln:110:37
                |vpiDecompile:1'b1
                |vpiSize:1
                |BIN:1
                |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@cam_bram.match_many_raw), line:110:5, endln:110:19
            |vpiParent:
            \_assignment: , line:110:5, endln:110:39
            |vpiName:match_many_raw
            |vpiFullName:work@cam_bram.match_many_raw
            |vpiActual:
            \_logic_net: (work@cam_bram.match_many_raw), line:91:21, endln:91:35
        |vpiStmt:
        \_for_stmt: (work@cam_bram), line:111:5, endln:111:8
          |vpiParent:
          \_begin: (work@cam_bram), line:109:11, endln:114:4
          |vpiFullName:work@cam_bram
          |vpiForInitStmt:
          \_assignment: , line:111:10, endln:111:15
            |vpiParent:
            \_for_stmt: (work@cam_bram), line:111:5, endln:111:8
            |vpiRhs:
            \_constant: , line:111:14, endln:111:15
              |vpiParent:
              \_assignment: , line:111:10, endln:111:15
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiLhs:
            \_ref_var: (work@cam_bram.k), line:111:10, endln:111:11
              |vpiParent:
              \_assignment: , line:111:10, endln:111:15
              |vpiName:k
              |vpiFullName:work@cam_bram.k
          |vpiForIncStmt:
          \_assignment: , line:111:34, endln:111:43
            |vpiParent:
            \_for_stmt: (work@cam_bram), line:111:5, endln:111:8
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_operation: , line:111:38, endln:111:43
              |vpiParent:
              \_assignment: , line:111:34, endln:111:43
              |vpiOpType:24
              |vpiOperand:
              \_ref_obj: (work@cam_bram.k), line:111:38, endln:111:39
                |vpiParent:
                \_operation: , line:111:38, endln:111:43
                |vpiName:k
                |vpiFullName:work@cam_bram.k
                |vpiActual:
                \_logic_net: (work@cam_bram.k), line:107:9, endln:107:10
              |vpiOperand:
              \_constant: , line:111:42, endln:111:43
                |vpiParent:
                \_operation: , line:111:38, endln:111:43
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@cam_bram.k), line:111:34, endln:111:35
              |vpiParent:
              \_assignment: , line:111:34, endln:111:43
              |vpiName:k
              |vpiFullName:work@cam_bram.k
              |vpiActual:
              \_logic_net: (work@cam_bram.k), line:107:9, endln:107:10
          |vpiCondition:
          \_operation: , line:111:17, endln:111:32
            |vpiParent:
            \_for_stmt: (work@cam_bram), line:111:5, endln:111:8
            |vpiOpType:20
            |vpiOperand:
            \_ref_obj: (work@cam_bram.k), line:111:17, endln:111:18
              |vpiParent:
              \_operation: , line:111:17, endln:111:32
              |vpiName:k
              |vpiFullName:work@cam_bram.k
              |vpiActual:
              \_logic_net: (work@cam_bram.k), line:107:9, endln:107:10
            |vpiOperand:
            \_ref_obj: (work@cam_bram.SLICE_COUNT), line:111:21, endln:111:32
              |vpiParent:
              \_operation: , line:111:17, endln:111:32
              |vpiName:SLICE_COUNT
              |vpiFullName:work@cam_bram.SLICE_COUNT
          |vpiStmt:
          \_begin: (work@cam_bram), line:111:45, endln:113:8
            |vpiParent:
            \_for_stmt: (work@cam_bram), line:111:5, endln:111:8
            |vpiFullName:work@cam_bram
            |vpiStmt:
            \_assignment: , line:112:9, endln:112:59
              |vpiParent:
              \_begin: (work@cam_bram), line:111:45, endln:113:8
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_operation: , line:112:26, endln:112:59
                |vpiParent:
                \_assignment: , line:112:9, endln:112:59
                |vpiOpType:28
                |vpiOperand:
                \_ref_obj: (work@cam_bram.match_many_raw), line:112:26, endln:112:40
                  |vpiParent:
                  \_operation: , line:112:26, endln:112:59
                  |vpiName:match_many_raw
                  |vpiFullName:work@cam_bram.match_many_raw
                  |vpiActual:
                  \_logic_net: (work@cam_bram.match_many_raw), line:91:21, endln:91:35
                |vpiOperand:
                \_bit_select: (work@cam_bram.match_raw_out), line:112:57, endln:112:58
                  |vpiParent:
                  \_operation: , line:112:26, endln:112:59
                  |vpiName:match_raw_out
                  |vpiFullName:work@cam_bram.match_raw_out
                  |vpiIndex:
                  \_ref_obj: (work@cam_bram.k), line:112:57, endln:112:58
                    |vpiParent:
                    \_bit_select: (work@cam_bram.match_raw_out), line:112:57, endln:112:58
                    |vpiName:k
                    |vpiFullName:work@cam_bram.k
                    |vpiActual:
                    \_logic_net: (work@cam_bram.k), line:107:9, endln:107:10
              |vpiLhs:
              \_ref_obj: (work@cam_bram.match_many_raw), line:112:9, endln:112:23
                |vpiParent:
                \_assignment: , line:112:9, endln:112:59
                |vpiName:match_many_raw
                |vpiFullName:work@cam_bram.match_many_raw
                |vpiActual:
                \_logic_net: (work@cam_bram.match_many_raw), line:91:21, endln:91:35
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:161:1, endln:167:4
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiStmt:
    \_event_control: , line:161:8, endln:161:22
      |vpiParent:
      \_always: , line:161:1, endln:167:4
      |vpiCondition:
      \_operation: , line:161:10, endln:161:21
        |vpiParent:
        \_event_control: , line:161:8, endln:161:22
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@cam_bram.clk), line:161:18, endln:161:21
          |vpiParent:
          \_operation: , line:161:10, endln:161:21
          |vpiName:clk
          |vpiFullName:work@cam_bram.clk
          |vpiActual:
          \_logic_net: (work@cam_bram.clk), line:41:37, endln:41:40
      |vpiStmt:
      \_begin: (work@cam_bram), line:161:23, endln:167:4
        |vpiParent:
        \_event_control: , line:161:8, endln:161:22
        |vpiFullName:work@cam_bram
        |vpiStmt:
        \_assignment: , line:162:5, endln:162:45
          |vpiParent:
          \_begin: (work@cam_bram), line:161:23, endln:167:4
          |vpiOpType:82
          |vpiRhs:
          \_bit_select: (work@cam_bram.erase_ram), line:162:29, endln:162:44
            |vpiParent:
            \_assignment: , line:162:5, endln:162:45
            |vpiName:erase_ram
            |vpiFullName:work@cam_bram.erase_ram
            |vpiIndex:
            \_ref_obj: (work@cam_bram.write_addr_next), line:162:29, endln:162:44
              |vpiParent:
              \_bit_select: (work@cam_bram.erase_ram), line:162:29, endln:162:44
              |vpiName:write_addr_next
              |vpiFullName:work@cam_bram.write_addr_next
              |vpiActual:
              \_logic_net: (work@cam_bram.write_addr_next), line:82:59, endln:82:74
          |vpiLhs:
          \_ref_obj: (work@cam_bram.erase_data), line:162:5, endln:162:15
            |vpiParent:
            \_assignment: , line:162:5, endln:162:45
            |vpiName:erase_data
            |vpiFullName:work@cam_bram.erase_data
            |vpiActual:
            \_logic_net: (work@cam_bram.erase_data), line:96:22, endln:96:32
        |vpiStmt:
        \_if_stmt: , line:163:5, endln:166:8
          |vpiParent:
          \_begin: (work@cam_bram), line:161:23, endln:167:4
          |vpiCondition:
          \_ref_obj: (work@cam_bram.erase_ram_wr_en), line:163:9, endln:163:24
            |vpiParent:
            \_begin: (work@cam_bram), line:161:23, endln:167:4
            |vpiName:erase_ram_wr_en
            |vpiFullName:work@cam_bram.erase_ram_wr_en
            |vpiActual:
            \_logic_net: (work@cam_bram.erase_ram_wr_en), line:97:5, endln:97:20
          |vpiStmt:
          \_begin: (work@cam_bram), line:163:26, endln:166:8
            |vpiParent:
            \_if_stmt: , line:163:5, endln:166:8
            |vpiFullName:work@cam_bram
            |vpiStmt:
            \_assignment: , line:164:9, endln:164:44
              |vpiParent:
              \_begin: (work@cam_bram), line:163:26, endln:166:8
              |vpiOpType:82
              |vpiRhs:
              \_ref_obj: (work@cam_bram.write_data_padded_reg), line:164:23, endln:164:44
                |vpiParent:
                \_assignment: , line:164:9, endln:164:44
                |vpiName:write_data_padded_reg
                |vpiFullName:work@cam_bram.write_data_padded_reg
                |vpiActual:
                \_logic_net: (work@cam_bram.write_data_padded_reg), line:83:35, endln:83:56
              |vpiLhs:
              \_ref_obj: (work@cam_bram.erase_data), line:164:9, endln:164:19
                |vpiParent:
                \_assignment: , line:164:9, endln:164:44
                |vpiName:erase_data
                |vpiFullName:work@cam_bram.erase_data
                |vpiActual:
                \_logic_net: (work@cam_bram.erase_data), line:96:22, endln:96:32
            |vpiStmt:
            \_assignment: , line:165:9, endln:165:60
              |vpiParent:
              \_begin: (work@cam_bram), line:163:26, endln:166:8
              |vpiOpType:82
              |vpiRhs:
              \_ref_obj: (work@cam_bram.write_data_padded_reg), line:165:39, endln:165:60
                |vpiParent:
                \_assignment: , line:165:9, endln:165:60
                |vpiName:write_data_padded_reg
                |vpiFullName:work@cam_bram.write_data_padded_reg
                |vpiActual:
                \_logic_net: (work@cam_bram.write_data_padded_reg), line:83:35, endln:83:56
              |vpiLhs:
              \_bit_select: (work@cam_bram.erase_ram), line:165:9, endln:165:35
                |vpiParent:
                \_assignment: , line:165:9, endln:165:60
                |vpiName:erase_ram
                |vpiFullName:work@cam_bram.erase_ram
                |vpiIndex:
                \_ref_obj: (work@cam_bram.write_addr_next), line:165:19, endln:165:34
                  |vpiParent:
                  \_bit_select: (work@cam_bram.erase_ram), line:165:9, endln:165:35
                  |vpiName:write_addr_next
                  |vpiFullName:work@cam_bram.write_addr_next
                  |vpiActual:
                  \_logic_net: (work@cam_bram.write_addr_next), line:82:59, endln:82:74
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:170:1, endln:239:4
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiStmt:
    \_event_control: , line:170:8, endln:170:10
      |vpiParent:
      \_always: , line:170:1, endln:239:4
      |vpiStmt:
      \_begin: (work@cam_bram), line:170:11, endln:239:4
        |vpiParent:
        \_event_control: , line:170:8, endln:170:10
        |vpiFullName:work@cam_bram
        |vpiStmt:
        \_assignment: , line:171:5, endln:171:28
          |vpiParent:
          \_begin: (work@cam_bram), line:170:11, endln:239:4
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_ref_obj: (work@cam_bram.STATE_IDLE), line:171:18, endln:171:28
            |vpiParent:
            \_assignment: , line:171:5, endln:171:28
            |vpiName:STATE_IDLE
            |vpiFullName:work@cam_bram.STATE_IDLE
          |vpiLhs:
          \_ref_obj: (work@cam_bram.state_next), line:171:5, endln:171:15
            |vpiParent:
            \_assignment: , line:171:5, endln:171:28
            |vpiName:state_next
            |vpiFullName:work@cam_bram.state_next
            |vpiActual:
            \_logic_net: (work@cam_bram.state_next), line:70:35, endln:70:45
        |vpiStmt:
        \_assignment: , line:173:5, endln:173:27
          |vpiParent:
          \_begin: (work@cam_bram), line:170:11, endln:239:4
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_ref_obj: (work@cam_bram.count_reg), line:173:18, endln:173:27
            |vpiParent:
            \_assignment: , line:173:5, endln:173:27
            |vpiName:count_reg
            |vpiFullName:work@cam_bram.count_reg
            |vpiActual:
            \_logic_net: (work@cam_bram.count_reg), line:75:23, endln:75:32
          |vpiLhs:
          \_ref_obj: (work@cam_bram.count_next), line:173:5, endln:173:15
            |vpiParent:
            \_assignment: , line:173:5, endln:173:27
            |vpiName:count_next
            |vpiFullName:work@cam_bram.count_next
            |vpiActual:
            \_logic_net: (work@cam_bram.count_next), line:75:56, endln:75:66
        |vpiStmt:
        \_assignment: , line:174:5, endln:174:26
          |vpiParent:
          \_begin: (work@cam_bram), line:170:11, endln:239:4
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_ref_obj: (work@cam_bram.erase_data), line:174:16, endln:174:26
            |vpiParent:
            \_assignment: , line:174:5, endln:174:26
            |vpiName:erase_data
            |vpiFullName:work@cam_bram.erase_data
            |vpiActual:
            \_logic_net: (work@cam_bram.erase_data), line:96:22, endln:96:32
          |vpiLhs:
          \_ref_obj: (work@cam_bram.ram_addr), line:174:5, endln:174:13
            |vpiParent:
            \_assignment: , line:174:5, endln:174:26
            |vpiName:ram_addr
            |vpiFullName:work@cam_bram.ram_addr
            |vpiActual:
            \_logic_net: (work@cam_bram.ram_addr), line:77:35, endln:77:43
        |vpiStmt:
        \_assignment: , line:175:5, endln:175:32
          |vpiParent:
          \_begin: (work@cam_bram), line:170:11, endln:239:4
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_operation: , line:175:15, endln:175:32
            |vpiParent:
            \_assignment: , line:175:5, endln:175:32
            |vpiOpType:34
            |vpiOperand:
            \_ref_obj: (work@cam_bram.RAM_DEPTH), line:175:16, endln:175:25
              |vpiParent:
              \_operation: , line:175:15, endln:175:32
              |vpiName:RAM_DEPTH
              |vpiFullName:work@cam_bram.RAM_DEPTH
            |vpiOperand:
            \_operation: , line:175:25, endln:175:31
              |vpiParent:
              \_operation: , line:175:15, endln:175:32
              |vpiOpType:33
              |vpiOperand:
              \_constant: , line:175:26, endln:175:30
                |vpiDecompile:1'b0
                |vpiSize:1
                |BIN:0
                |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@cam_bram.set_bit), line:175:5, endln:175:12
            |vpiParent:
            \_assignment: , line:175:5, endln:175:32
            |vpiName:set_bit
            |vpiFullName:work@cam_bram.set_bit
            |vpiActual:
            \_logic_net: (work@cam_bram.set_bit), line:78:21, endln:78:28
        |vpiStmt:
        \_assignment: , line:176:5, endln:176:34
          |vpiParent:
          \_begin: (work@cam_bram), line:170:11, endln:239:4
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_operation: , line:176:17, endln:176:34
            |vpiParent:
            \_assignment: , line:176:5, endln:176:34
            |vpiOpType:34
            |vpiOperand:
            \_ref_obj: (work@cam_bram.RAM_DEPTH), line:176:18, endln:176:27
              |vpiParent:
              \_operation: , line:176:17, endln:176:34
              |vpiName:RAM_DEPTH
              |vpiFullName:work@cam_bram.RAM_DEPTH
            |vpiOperand:
            \_operation: , line:176:27, endln:176:33
              |vpiParent:
              \_operation: , line:176:17, endln:176:34
              |vpiOpType:33
              |vpiOperand:
              \_constant: , line:176:28, endln:176:32
                |vpiDecompile:1'b0
                |vpiSize:1
                |BIN:0
                |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@cam_bram.clear_bit), line:176:5, endln:176:14
            |vpiParent:
            \_assignment: , line:176:5, endln:176:34
            |vpiName:clear_bit
            |vpiFullName:work@cam_bram.clear_bit
            |vpiActual:
            \_logic_net: (work@cam_bram.clear_bit), line:79:21, endln:79:30
        |vpiStmt:
        \_assignment: , line:177:5, endln:177:17
          |vpiParent:
          \_begin: (work@cam_bram), line:170:11, endln:239:4
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:177:13, endln:177:17
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@cam_bram.wr_en), line:177:5, endln:177:10
            |vpiParent:
            \_assignment: , line:177:5, endln:177:17
            |vpiName:wr_en
            |vpiFullName:work@cam_bram.wr_en
            |vpiActual:
            \_logic_net: (work@cam_bram.wr_en), line:80:5, endln:80:10
        |vpiStmt:
        \_assignment: , line:179:5, endln:179:27
          |vpiParent:
          \_begin: (work@cam_bram), line:170:11, endln:239:4
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:179:23, endln:179:27
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@cam_bram.erase_ram_wr_en), line:179:5, endln:179:20
            |vpiParent:
            \_assignment: , line:179:5, endln:179:27
            |vpiName:erase_ram_wr_en
            |vpiFullName:work@cam_bram.erase_ram_wr_en
            |vpiActual:
            \_logic_net: (work@cam_bram.erase_ram_wr_en), line:97:5, endln:97:20
        |vpiStmt:
        \_assignment: , line:181:5, endln:181:37
          |vpiParent:
          \_begin: (work@cam_bram), line:170:11, endln:239:4
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_ref_obj: (work@cam_bram.write_addr_reg), line:181:23, endln:181:37
            |vpiParent:
            \_assignment: , line:181:5, endln:181:37
            |vpiName:write_addr_reg
            |vpiFullName:work@cam_bram.write_addr_reg
            |vpiActual:
            \_logic_net: (work@cam_bram.write_addr_reg), line:82:22, endln:82:36
          |vpiLhs:
          \_ref_obj: (work@cam_bram.write_addr_next), line:181:5, endln:181:20
            |vpiParent:
            \_assignment: , line:181:5, endln:181:37
            |vpiName:write_addr_next
            |vpiFullName:work@cam_bram.write_addr_next
            |vpiActual:
            \_logic_net: (work@cam_bram.write_addr_next), line:82:59, endln:82:74
        |vpiStmt:
        \_assignment: , line:182:5, endln:182:51
          |vpiParent:
          \_begin: (work@cam_bram), line:170:11, endln:239:4
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_ref_obj: (work@cam_bram.write_data_padded_reg), line:182:30, endln:182:51
            |vpiParent:
            \_assignment: , line:182:5, endln:182:51
            |vpiName:write_data_padded_reg
            |vpiFullName:work@cam_bram.write_data_padded_reg
            |vpiActual:
            \_logic_net: (work@cam_bram.write_data_padded_reg), line:83:35, endln:83:56
          |vpiLhs:
          \_ref_obj: (work@cam_bram.write_data_padded_next), line:182:5, endln:182:27
            |vpiParent:
            \_assignment: , line:182:5, endln:182:51
            |vpiName:write_data_padded_next
            |vpiFullName:work@cam_bram.write_data_padded_next
            |vpiActual:
            \_logic_net: (work@cam_bram.write_data_padded_next), line:83:92, endln:83:114
        |vpiStmt:
        \_assignment: , line:183:5, endln:183:41
          |vpiParent:
          \_begin: (work@cam_bram), line:170:11, endln:239:4
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_ref_obj: (work@cam_bram.write_delete_reg), line:183:25, endln:183:41
            |vpiParent:
            \_assignment: , line:183:5, endln:183:41
            |vpiName:write_delete_reg
            |vpiFullName:work@cam_bram.write_delete_reg
            |vpiActual:
            \_logic_net: (work@cam_bram.write_delete_reg), line:84:5, endln:84:21
          |vpiLhs:
          \_ref_obj: (work@cam_bram.write_delete_next), line:183:5, endln:183:22
            |vpiParent:
            \_assignment: , line:183:5, endln:183:41
            |vpiName:write_delete_next
            |vpiFullName:work@cam_bram.write_delete_next
            |vpiActual:
            \_logic_net: (work@cam_bram.write_delete_next), line:84:30, endln:84:47
        |vpiStmt:
        \_case_stmt: , line:185:5, endln:238:12
          |vpiParent:
          \_begin: (work@cam_bram), line:170:11, endln:239:4
          |vpiCaseType:1
          |vpiCondition:
          \_ref_obj: (work@cam_bram.state_reg), line:185:11, endln:185:20
            |vpiParent:
            \_begin: (work@cam_bram), line:170:11, endln:239:4
            |vpiName:state_reg
            |vpiFullName:work@cam_bram.state_reg
            |vpiActual:
            \_logic_net: (work@cam_bram.state_reg), line:70:11, endln:70:20
          |vpiCaseItem:
          \_case_item: , line:186:9, endln:199:12
            |vpiParent:
            \_case_stmt: , line:185:5, endln:238:12
            |vpiExpr:
            \_ref_obj: (work@cam_bram.STATE_INIT), line:186:9, endln:186:19
              |vpiParent:
              \_begin: (work@cam_bram), line:170:11, endln:239:4
              |vpiName:STATE_INIT
              |vpiFullName:work@cam_bram.STATE_INIT
            |vpiStmt:
            \_begin: (work@cam_bram), line:186:21, endln:199:12
              |vpiParent:
              \_case_item: , line:186:9, endln:199:12
              |vpiFullName:work@cam_bram
              |vpiStmt:
              \_assignment: , line:188:13, endln:188:115
                |vpiParent:
                \_begin: (work@cam_bram), line:186:21, endln:199:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_operation: , line:188:24, endln:188:115
                  |vpiParent:
                  \_assignment: , line:188:13, endln:188:115
                  |vpiOpType:28
                  |vpiOperand:
                  \_operation: , line:188:24, endln:188:48
                    |vpiParent:
                    \_operation: , line:188:24, endln:188:115
                    |vpiOpType:34
                    |vpiOperand:
                    \_ref_obj: (work@cam_bram.SLICE_COUNT), line:188:25, endln:188:36
                      |vpiParent:
                      \_operation: , line:188:24, endln:188:48
                      |vpiName:SLICE_COUNT
                      |vpiFullName:work@cam_bram.SLICE_COUNT
                    |vpiOperand:
                    \_operation: , line:188:36, endln:188:47
                      |vpiParent:
                      \_operation: , line:188:24, endln:188:48
                      |vpiOpType:33
                      |vpiOperand:
                      \_ref_obj: (work@cam_bram.count_reg), line:188:37, endln:188:46
                        |vpiParent:
                        \_operation: , line:188:36, endln:188:47
                        |vpiName:count_reg
                        |vpiFullName:work@cam_bram.count_reg
                        |vpiActual:
                        \_logic_net: (work@cam_bram.count_reg), line:75:23, endln:75:32
                  |vpiOperand:
                  \_operation: , line:188:51, endln:188:115
                    |vpiParent:
                    \_operation: , line:188:24, endln:188:115
                    |vpiOpType:33
                    |vpiOperand:
                    \_operation: , line:188:52, endln:188:94
                      |vpiParent:
                      \_operation: , line:188:51, endln:188:115
                      |vpiOpType:34
                      |vpiOperand:
                      \_operation: , line:188:53, endln:188:87
                        |vpiParent:
                        \_operation: , line:188:52, endln:188:94
                        |vpiOpType:11
                        |vpiOperand:
                        \_operation: , line:188:53, endln:188:76
                          |vpiParent:
                          \_operation: , line:188:53, endln:188:87
                          |vpiOpType:25
                          |vpiOperand:
                          \_ref_obj: (work@cam_bram.SLICE_COUNT), line:188:53, endln:188:64
                            |vpiParent:
                            \_operation: , line:188:53, endln:188:76
                            |vpiName:SLICE_COUNT
                            |vpiFullName:work@cam_bram.SLICE_COUNT
                          |vpiOperand:
                          \_ref_obj: (work@cam_bram.SLICE_WIDTH), line:188:65, endln:188:76
                            |vpiParent:
                            \_operation: , line:188:53, endln:188:76
                            |vpiName:SLICE_WIDTH
                            |vpiFullName:work@cam_bram.SLICE_WIDTH
                        |vpiOperand:
                        \_ref_obj: (work@cam_bram.DATA_WIDTH), line:188:77, endln:188:87
                          |vpiParent:
                          \_operation: , line:188:53, endln:188:87
                          |vpiName:DATA_WIDTH
                          |vpiFullName:work@cam_bram.DATA_WIDTH
                      |vpiOperand:
                      \_operation: , line:188:87, endln:188:93
                        |vpiParent:
                        \_operation: , line:188:52, endln:188:94
                        |vpiOpType:33
                        |vpiOperand:
                        \_constant: , line:188:88, endln:188:92
                          |vpiDecompile:1'b0
                          |vpiSize:1
                          |BIN:0
                          |vpiConstType:3
                    |vpiOperand:
                    \_operation: , line:188:96, endln:188:114
                      |vpiParent:
                      \_operation: , line:188:51, endln:188:115
                      |vpiOpType:34
                      |vpiOperand:
                      \_ref_obj: (work@cam_bram.DATA_WIDTH), line:188:97, endln:188:107
                        |vpiParent:
                        \_operation: , line:188:96, endln:188:114
                        |vpiName:DATA_WIDTH
                        |vpiFullName:work@cam_bram.DATA_WIDTH
                      |vpiOperand:
                      \_operation: , line:188:107, endln:188:113
                        |vpiParent:
                        \_operation: , line:188:96, endln:188:114
                        |vpiOpType:33
                        |vpiOperand:
                        \_constant: , line:188:108, endln:188:112
                          |vpiDecompile:1'b1
                          |vpiSize:1
                          |BIN:1
                          |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@cam_bram.ram_addr), line:188:13, endln:188:21
                  |vpiParent:
                  \_assignment: , line:188:13, endln:188:115
                  |vpiName:ram_addr
                  |vpiFullName:work@cam_bram.ram_addr
                  |vpiActual:
                  \_logic_net: (work@cam_bram.ram_addr), line:77:35, endln:77:43
              |vpiStmt:
              \_assignment: , line:189:13, endln:189:40
                |vpiParent:
                \_begin: (work@cam_bram), line:186:21, endln:199:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_operation: , line:189:23, endln:189:40
                  |vpiParent:
                  \_assignment: , line:189:13, endln:189:40
                  |vpiOpType:34
                  |vpiOperand:
                  \_ref_obj: (work@cam_bram.RAM_DEPTH), line:189:24, endln:189:33
                    |vpiParent:
                    \_operation: , line:189:23, endln:189:40
                    |vpiName:RAM_DEPTH
                    |vpiFullName:work@cam_bram.RAM_DEPTH
                  |vpiOperand:
                  \_operation: , line:189:33, endln:189:39
                    |vpiParent:
                    \_operation: , line:189:23, endln:189:40
                    |vpiOpType:33
                    |vpiOperand:
                    \_constant: , line:189:34, endln:189:38
                      |vpiDecompile:1'b0
                      |vpiSize:1
                      |BIN:0
                      |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@cam_bram.set_bit), line:189:13, endln:189:20
                  |vpiParent:
                  \_assignment: , line:189:13, endln:189:40
                  |vpiName:set_bit
                  |vpiFullName:work@cam_bram.set_bit
                  |vpiActual:
                  \_logic_net: (work@cam_bram.set_bit), line:78:21, endln:78:28
              |vpiStmt:
              \_assignment: , line:190:13, endln:190:42
                |vpiParent:
                \_begin: (work@cam_bram), line:186:21, endln:199:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_operation: , line:190:25, endln:190:42
                  |vpiParent:
                  \_assignment: , line:190:13, endln:190:42
                  |vpiOpType:34
                  |vpiOperand:
                  \_ref_obj: (work@cam_bram.RAM_DEPTH), line:190:26, endln:190:35
                    |vpiParent:
                    \_operation: , line:190:25, endln:190:42
                    |vpiName:RAM_DEPTH
                    |vpiFullName:work@cam_bram.RAM_DEPTH
                  |vpiOperand:
                  \_operation: , line:190:35, endln:190:41
                    |vpiParent:
                    \_operation: , line:190:25, endln:190:42
                    |vpiOpType:33
                    |vpiOperand:
                    \_constant: , line:190:36, endln:190:40
                      |vpiDecompile:1'b1
                      |vpiSize:1
                      |BIN:1
                      |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@cam_bram.clear_bit), line:190:13, endln:190:22
                  |vpiParent:
                  \_assignment: , line:190:13, endln:190:42
                  |vpiName:clear_bit
                  |vpiFullName:work@cam_bram.clear_bit
                  |vpiActual:
                  \_logic_net: (work@cam_bram.clear_bit), line:79:21, endln:79:30
              |vpiStmt:
              \_assignment: , line:191:13, endln:191:25
                |vpiParent:
                \_begin: (work@cam_bram), line:186:21, endln:199:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:191:21, endln:191:25
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@cam_bram.wr_en), line:191:13, endln:191:18
                  |vpiParent:
                  \_assignment: , line:191:13, endln:191:25
                  |vpiName:wr_en
                  |vpiFullName:work@cam_bram.wr_en
                  |vpiActual:
                  \_logic_net: (work@cam_bram.wr_en), line:80:5, endln:80:10
              |vpiStmt:
              \_if_else: , line:193:13, endln:198:16
                |vpiParent:
                \_begin: (work@cam_bram), line:186:21, endln:199:12
                |vpiCondition:
                \_operation: , line:193:17, endln:193:31
                  |vpiParent:
                  \_begin: (work@cam_bram), line:186:21, endln:199:12
                  |vpiOpType:14
                  |vpiOperand:
                  \_ref_obj: (work@cam_bram.count_reg), line:193:17, endln:193:26
                    |vpiParent:
                    \_operation: , line:193:17, endln:193:31
                    |vpiName:count_reg
                    |vpiFullName:work@cam_bram.count_reg
                    |vpiActual:
                    \_logic_net: (work@cam_bram.count_reg), line:75:23, endln:75:32
                  |vpiOperand:
                  \_constant: , line:193:30, endln:193:31
                    |vpiParent:
                    \_operation: , line:193:17, endln:193:31
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                |vpiStmt:
                \_begin: (work@cam_bram), line:193:33, endln:195:16
                  |vpiParent:
                  \_if_else: , line:193:13, endln:198:16
                  |vpiFullName:work@cam_bram
                  |vpiStmt:
                  \_assignment: , line:194:17, endln:194:40
                    |vpiParent:
                    \_begin: (work@cam_bram), line:193:33, endln:195:16
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_ref_obj: (work@cam_bram.STATE_IDLE), line:194:30, endln:194:40
                      |vpiParent:
                      \_assignment: , line:194:17, endln:194:40
                      |vpiName:STATE_IDLE
                      |vpiFullName:work@cam_bram.STATE_IDLE
                    |vpiLhs:
                    \_ref_obj: (work@cam_bram.state_next), line:194:17, endln:194:27
                      |vpiParent:
                      \_assignment: , line:194:17, endln:194:40
                      |vpiName:state_next
                      |vpiFullName:work@cam_bram.state_next
                      |vpiActual:
                      \_logic_net: (work@cam_bram.state_next), line:70:35, endln:70:45
                |vpiElseStmt:
                \_begin: (work@cam_bram), line:195:22, endln:198:16
                  |vpiParent:
                  \_if_else: , line:193:13, endln:198:16
                  |vpiFullName:work@cam_bram
                  |vpiStmt:
                  \_assignment: , line:196:17, endln:196:43
                    |vpiParent:
                    \_begin: (work@cam_bram), line:195:22, endln:198:16
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_operation: , line:196:30, endln:196:43
                      |vpiParent:
                      \_assignment: , line:196:17, endln:196:43
                      |vpiOpType:11
                      |vpiOperand:
                      \_ref_obj: (work@cam_bram.count_reg), line:196:30, endln:196:39
                        |vpiParent:
                        \_operation: , line:196:30, endln:196:43
                        |vpiName:count_reg
                        |vpiFullName:work@cam_bram.count_reg
                        |vpiActual:
                        \_logic_net: (work@cam_bram.count_reg), line:75:23, endln:75:32
                      |vpiOperand:
                      \_constant: , line:196:42, endln:196:43
                        |vpiParent:
                        \_operation: , line:196:30, endln:196:43
                        |vpiDecompile:1
                        |vpiSize:64
                        |UINT:1
                        |vpiConstType:9
                    |vpiLhs:
                    \_ref_obj: (work@cam_bram.count_next), line:196:17, endln:196:27
                      |vpiParent:
                      \_assignment: , line:196:17, endln:196:43
                      |vpiName:count_next
                      |vpiFullName:work@cam_bram.count_next
                      |vpiActual:
                      \_logic_net: (work@cam_bram.count_next), line:75:56, endln:75:66
                  |vpiStmt:
                  \_assignment: , line:197:17, endln:197:40
                    |vpiParent:
                    \_begin: (work@cam_bram), line:195:22, endln:198:16
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_ref_obj: (work@cam_bram.STATE_INIT), line:197:30, endln:197:40
                      |vpiParent:
                      \_assignment: , line:197:17, endln:197:40
                      |vpiName:STATE_INIT
                      |vpiFullName:work@cam_bram.STATE_INIT
                    |vpiLhs:
                    \_ref_obj: (work@cam_bram.state_next), line:197:17, endln:197:27
                      |vpiParent:
                      \_assignment: , line:197:17, endln:197:40
                      |vpiName:state_next
                      |vpiFullName:work@cam_bram.state_next
                      |vpiActual:
                      \_logic_net: (work@cam_bram.state_next), line:70:35, endln:70:45
          |vpiCaseItem:
          \_case_item: , line:200:9, endln:212:12
            |vpiParent:
            \_case_stmt: , line:185:5, endln:238:12
            |vpiExpr:
            \_ref_obj: (work@cam_bram.STATE_IDLE), line:200:9, endln:200:19
              |vpiParent:
              \_begin: (work@cam_bram), line:170:11, endln:239:4
              |vpiName:STATE_IDLE
              |vpiFullName:work@cam_bram.STATE_IDLE
            |vpiStmt:
            \_begin: (work@cam_bram), line:200:21, endln:212:12
              |vpiParent:
              \_case_item: , line:200:9, endln:212:12
              |vpiFullName:work@cam_bram
              |vpiStmt:
              \_assignment: , line:202:13, endln:202:41
                |vpiParent:
                \_begin: (work@cam_bram), line:200:21, endln:212:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_ref_obj: (work@cam_bram.write_addr), line:202:31, endln:202:41
                  |vpiParent:
                  \_assignment: , line:202:13, endln:202:41
                  |vpiName:write_addr
                  |vpiFullName:work@cam_bram.write_addr
                  |vpiActual:
                  \_logic_net: (work@cam_bram.write_addr), line:44:37, endln:44:47
                |vpiLhs:
                \_ref_obj: (work@cam_bram.write_addr_next), line:202:13, endln:202:28
                  |vpiParent:
                  \_assignment: , line:202:13, endln:202:41
                  |vpiName:write_addr_next
                  |vpiFullName:work@cam_bram.write_addr_next
                  |vpiActual:
                  \_logic_net: (work@cam_bram.write_addr_next), line:82:59, endln:82:74
              |vpiStmt:
              \_assignment: , line:203:13, endln:203:55
                |vpiParent:
                \_begin: (work@cam_bram), line:200:21, endln:212:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_ref_obj: (work@cam_bram.write_data_padded), line:203:38, endln:203:55
                  |vpiParent:
                  \_assignment: , line:203:13, endln:203:55
                  |vpiName:write_data_padded
                  |vpiFullName:work@cam_bram.write_data_padded
                  |vpiActual:
                  \_logic_net: (work@cam_bram.write_data_padded), line:73:36, endln:73:53
                |vpiLhs:
                \_ref_obj: (work@cam_bram.write_data_padded_next), line:203:13, endln:203:35
                  |vpiParent:
                  \_assignment: , line:203:13, endln:203:55
                  |vpiName:write_data_padded_next
                  |vpiFullName:work@cam_bram.write_data_padded_next
                  |vpiActual:
                  \_logic_net: (work@cam_bram.write_data_padded_next), line:83:92, endln:83:114
              |vpiStmt:
              \_assignment: , line:204:13, endln:204:45
                |vpiParent:
                \_begin: (work@cam_bram), line:200:21, endln:212:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_ref_obj: (work@cam_bram.write_delete), line:204:33, endln:204:45
                  |vpiParent:
                  \_assignment: , line:204:13, endln:204:45
                  |vpiName:write_delete
                  |vpiFullName:work@cam_bram.write_delete
                  |vpiActual:
                  \_logic_net: (work@cam_bram.write_delete), line:46:37, endln:46:49
                |vpiLhs:
                \_ref_obj: (work@cam_bram.write_delete_next), line:204:13, endln:204:30
                  |vpiParent:
                  \_assignment: , line:204:13, endln:204:45
                  |vpiName:write_delete_next
                  |vpiFullName:work@cam_bram.write_delete_next
                  |vpiActual:
                  \_logic_net: (work@cam_bram.write_delete_next), line:84:30, endln:84:47
              |vpiStmt:
              \_if_else: , line:206:13, endln:211:16
                |vpiParent:
                \_begin: (work@cam_bram), line:200:21, endln:212:12
                |vpiCondition:
                \_ref_obj: (work@cam_bram.write_enable), line:206:17, endln:206:29
                  |vpiParent:
                  \_begin: (work@cam_bram), line:200:21, endln:212:12
                  |vpiName:write_enable
                  |vpiFullName:work@cam_bram.write_enable
                  |vpiActual:
                  \_logic_net: (work@cam_bram.write_enable), line:47:37, endln:47:49
                |vpiStmt:
                \_begin: (work@cam_bram), line:206:31, endln:209:16
                  |vpiParent:
                  \_if_else: , line:206:13, endln:211:16
                  |vpiFullName:work@cam_bram
                  |vpiStmt:
                  \_assignment: , line:208:17, endln:208:44
                    |vpiParent:
                    \_begin: (work@cam_bram), line:206:31, endln:209:16
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_ref_obj: (work@cam_bram.STATE_DELETE_1), line:208:30, endln:208:44
                      |vpiParent:
                      \_assignment: , line:208:17, endln:208:44
                      |vpiName:STATE_DELETE_1
                      |vpiFullName:work@cam_bram.STATE_DELETE_1
                    |vpiLhs:
                    \_ref_obj: (work@cam_bram.state_next), line:208:17, endln:208:27
                      |vpiParent:
                      \_assignment: , line:208:17, endln:208:44
                      |vpiName:state_next
                      |vpiFullName:work@cam_bram.state_next
                      |vpiActual:
                      \_logic_net: (work@cam_bram.state_next), line:70:35, endln:70:45
                |vpiElseStmt:
                \_begin: (work@cam_bram), line:209:22, endln:211:16
                  |vpiParent:
                  \_if_else: , line:206:13, endln:211:16
                  |vpiFullName:work@cam_bram
                  |vpiStmt:
                  \_assignment: , line:210:17, endln:210:40
                    |vpiParent:
                    \_begin: (work@cam_bram), line:209:22, endln:211:16
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_ref_obj: (work@cam_bram.STATE_IDLE), line:210:30, endln:210:40
                      |vpiParent:
                      \_assignment: , line:210:17, endln:210:40
                      |vpiName:STATE_IDLE
                      |vpiFullName:work@cam_bram.STATE_IDLE
                    |vpiLhs:
                    \_ref_obj: (work@cam_bram.state_next), line:210:17, endln:210:27
                      |vpiParent:
                      \_assignment: , line:210:17, endln:210:40
                      |vpiName:state_next
                      |vpiFullName:work@cam_bram.state_next
                      |vpiActual:
                      \_logic_net: (work@cam_bram.state_next), line:70:35, endln:70:45
          |vpiCaseItem:
          \_case_item: , line:213:9, endln:216:12
            |vpiParent:
            \_case_stmt: , line:185:5, endln:238:12
            |vpiExpr:
            \_ref_obj: (work@cam_bram.STATE_DELETE_1), line:213:9, endln:213:23
              |vpiParent:
              \_begin: (work@cam_bram), line:170:11, endln:239:4
              |vpiName:STATE_DELETE_1
              |vpiFullName:work@cam_bram.STATE_DELETE_1
            |vpiStmt:
            \_begin: (work@cam_bram), line:213:25, endln:216:12
              |vpiParent:
              \_case_item: , line:213:9, endln:216:12
              |vpiFullName:work@cam_bram
              |vpiStmt:
              \_assignment: , line:215:13, endln:215:40
                |vpiParent:
                \_begin: (work@cam_bram), line:213:25, endln:216:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_ref_obj: (work@cam_bram.STATE_DELETE_2), line:215:26, endln:215:40
                  |vpiParent:
                  \_assignment: , line:215:13, endln:215:40
                  |vpiName:STATE_DELETE_2
                  |vpiFullName:work@cam_bram.STATE_DELETE_2
                |vpiLhs:
                \_ref_obj: (work@cam_bram.state_next), line:215:13, endln:215:23
                  |vpiParent:
                  \_assignment: , line:215:13, endln:215:40
                  |vpiName:state_next
                  |vpiFullName:work@cam_bram.state_next
                  |vpiActual:
                  \_logic_net: (work@cam_bram.state_next), line:70:35, endln:70:45
          |vpiCaseItem:
          \_case_item: , line:217:9, endln:227:12
            |vpiParent:
            \_case_stmt: , line:185:5, endln:238:12
            |vpiExpr:
            \_ref_obj: (work@cam_bram.STATE_DELETE_2), line:217:9, endln:217:23
              |vpiParent:
              \_begin: (work@cam_bram), line:170:11, endln:239:4
              |vpiName:STATE_DELETE_2
              |vpiFullName:work@cam_bram.STATE_DELETE_2
            |vpiStmt:
            \_begin: (work@cam_bram), line:217:25, endln:227:12
              |vpiParent:
              \_case_item: , line:217:9, endln:227:12
              |vpiFullName:work@cam_bram
              |vpiStmt:
              \_assignment: , line:219:13, endln:219:43
                |vpiParent:
                \_begin: (work@cam_bram), line:217:25, endln:227:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_operation: , line:219:25, endln:219:43
                  |vpiParent:
                  \_assignment: , line:219:13, endln:219:43
                  |vpiOpType:22
                  |vpiOperand:
                  \_constant: , line:219:25, endln:219:29
                    |vpiParent:
                    \_operation: , line:219:25, endln:219:43
                    |vpiDecompile:1'b1
                    |vpiSize:1
                    |BIN:1
                    |vpiConstType:3
                  |vpiOperand:
                  \_ref_obj: (work@cam_bram.write_addr), line:219:33, endln:219:43
                    |vpiParent:
                    \_operation: , line:219:25, endln:219:43
                    |vpiName:write_addr
                    |vpiFullName:work@cam_bram.write_addr
                    |vpiActual:
                    \_logic_net: (work@cam_bram.write_addr), line:44:37, endln:44:47
                |vpiLhs:
                \_ref_obj: (work@cam_bram.clear_bit), line:219:13, endln:219:22
                  |vpiParent:
                  \_assignment: , line:219:13, endln:219:43
                  |vpiName:clear_bit
                  |vpiFullName:work@cam_bram.clear_bit
                  |vpiActual:
                  \_logic_net: (work@cam_bram.clear_bit), line:79:21, endln:79:30
              |vpiStmt:
              \_assignment: , line:220:13, endln:220:25
                |vpiParent:
                \_begin: (work@cam_bram), line:217:25, endln:227:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:220:21, endln:220:25
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@cam_bram.wr_en), line:220:13, endln:220:18
                  |vpiParent:
                  \_assignment: , line:220:13, endln:220:25
                  |vpiName:wr_en
                  |vpiFullName:work@cam_bram.wr_en
                  |vpiActual:
                  \_logic_net: (work@cam_bram.wr_en), line:80:5, endln:80:10
              |vpiStmt:
              \_if_else: , line:221:13, endln:226:16
                |vpiParent:
                \_begin: (work@cam_bram), line:217:25, endln:227:12
                |vpiCondition:
                \_ref_obj: (work@cam_bram.write_delete_reg), line:221:17, endln:221:33
                  |vpiParent:
                  \_begin: (work@cam_bram), line:217:25, endln:227:12
                  |vpiName:write_delete_reg
                  |vpiFullName:work@cam_bram.write_delete_reg
                  |vpiActual:
                  \_logic_net: (work@cam_bram.write_delete_reg), line:84:5, endln:84:21
                |vpiStmt:
                \_begin: (work@cam_bram), line:221:35, endln:223:16
                  |vpiParent:
                  \_if_else: , line:221:13, endln:226:16
                  |vpiFullName:work@cam_bram
                  |vpiStmt:
                  \_assignment: , line:222:17, endln:222:40
                    |vpiParent:
                    \_begin: (work@cam_bram), line:221:35, endln:223:16
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_ref_obj: (work@cam_bram.STATE_IDLE), line:222:30, endln:222:40
                      |vpiParent:
                      \_assignment: , line:222:17, endln:222:40
                      |vpiName:STATE_IDLE
                      |vpiFullName:work@cam_bram.STATE_IDLE
                    |vpiLhs:
                    \_ref_obj: (work@cam_bram.state_next), line:222:17, endln:222:27
                      |vpiParent:
                      \_assignment: , line:222:17, endln:222:40
                      |vpiName:state_next
                      |vpiFullName:work@cam_bram.state_next
                      |vpiActual:
                      \_logic_net: (work@cam_bram.state_next), line:70:35, endln:70:45
                |vpiElseStmt:
                \_begin: (work@cam_bram), line:223:22, endln:226:16
                  |vpiParent:
                  \_if_else: , line:221:13, endln:226:16
                  |vpiFullName:work@cam_bram
                  |vpiStmt:
                  \_assignment: , line:224:17, endln:224:39
                    |vpiParent:
                    \_begin: (work@cam_bram), line:223:22, endln:226:16
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_constant: , line:224:35, endln:224:39
                      |vpiDecompile:1'b1
                      |vpiSize:1
                      |BIN:1
                      |vpiConstType:3
                    |vpiLhs:
                    \_ref_obj: (work@cam_bram.erase_ram_wr_en), line:224:17, endln:224:32
                      |vpiParent:
                      \_assignment: , line:224:17, endln:224:39
                      |vpiName:erase_ram_wr_en
                      |vpiFullName:work@cam_bram.erase_ram_wr_en
                      |vpiActual:
                      \_logic_net: (work@cam_bram.erase_ram_wr_en), line:97:5, endln:97:20
                  |vpiStmt:
                  \_assignment: , line:225:17, endln:225:43
                    |vpiParent:
                    \_begin: (work@cam_bram), line:223:22, endln:226:16
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_ref_obj: (work@cam_bram.STATE_WRITE_1), line:225:30, endln:225:43
                      |vpiParent:
                      \_assignment: , line:225:17, endln:225:43
                      |vpiName:STATE_WRITE_1
                      |vpiFullName:work@cam_bram.STATE_WRITE_1
                    |vpiLhs:
                    \_ref_obj: (work@cam_bram.state_next), line:225:17, endln:225:27
                      |vpiParent:
                      \_assignment: , line:225:17, endln:225:43
                      |vpiName:state_next
                      |vpiFullName:work@cam_bram.state_next
                      |vpiActual:
                      \_logic_net: (work@cam_bram.state_next), line:70:35, endln:70:45
          |vpiCaseItem:
          \_case_item: , line:228:9, endln:231:12
            |vpiParent:
            \_case_stmt: , line:185:5, endln:238:12
            |vpiExpr:
            \_ref_obj: (work@cam_bram.STATE_WRITE_1), line:228:9, endln:228:22
              |vpiParent:
              \_begin: (work@cam_bram), line:170:11, endln:239:4
              |vpiName:STATE_WRITE_1
              |vpiFullName:work@cam_bram.STATE_WRITE_1
            |vpiStmt:
            \_begin: (work@cam_bram), line:228:24, endln:231:12
              |vpiParent:
              \_case_item: , line:228:9, endln:231:12
              |vpiFullName:work@cam_bram
              |vpiStmt:
              \_assignment: , line:230:13, endln:230:39
                |vpiParent:
                \_begin: (work@cam_bram), line:228:24, endln:231:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_ref_obj: (work@cam_bram.STATE_WRITE_2), line:230:26, endln:230:39
                  |vpiParent:
                  \_assignment: , line:230:13, endln:230:39
                  |vpiName:STATE_WRITE_2
                  |vpiFullName:work@cam_bram.STATE_WRITE_2
                |vpiLhs:
                \_ref_obj: (work@cam_bram.state_next), line:230:13, endln:230:23
                  |vpiParent:
                  \_assignment: , line:230:13, endln:230:39
                  |vpiName:state_next
                  |vpiFullName:work@cam_bram.state_next
                  |vpiActual:
                  \_logic_net: (work@cam_bram.state_next), line:70:35, endln:70:45
          |vpiCaseItem:
          \_case_item: , line:232:9, endln:237:12
            |vpiParent:
            \_case_stmt: , line:185:5, endln:238:12
            |vpiExpr:
            \_ref_obj: (work@cam_bram.STATE_WRITE_2), line:232:9, endln:232:22
              |vpiParent:
              \_begin: (work@cam_bram), line:170:11, endln:239:4
              |vpiName:STATE_WRITE_2
              |vpiFullName:work@cam_bram.STATE_WRITE_2
            |vpiStmt:
            \_begin: (work@cam_bram), line:232:24, endln:237:12
              |vpiParent:
              \_case_item: , line:232:9, endln:237:12
              |vpiFullName:work@cam_bram
              |vpiStmt:
              \_assignment: , line:234:13, endln:234:41
                |vpiParent:
                \_begin: (work@cam_bram), line:232:24, endln:237:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_operation: , line:234:23, endln:234:41
                  |vpiParent:
                  \_assignment: , line:234:13, endln:234:41
                  |vpiOpType:22
                  |vpiOperand:
                  \_constant: , line:234:23, endln:234:27
                    |vpiParent:
                    \_operation: , line:234:23, endln:234:41
                    |vpiDecompile:1'b1
                    |vpiSize:1
                    |BIN:1
                    |vpiConstType:3
                  |vpiOperand:
                  \_ref_obj: (work@cam_bram.write_addr), line:234:31, endln:234:41
                    |vpiParent:
                    \_operation: , line:234:23, endln:234:41
                    |vpiName:write_addr
                    |vpiFullName:work@cam_bram.write_addr
                    |vpiActual:
                    \_logic_net: (work@cam_bram.write_addr), line:44:37, endln:44:47
                |vpiLhs:
                \_ref_obj: (work@cam_bram.set_bit), line:234:13, endln:234:20
                  |vpiParent:
                  \_assignment: , line:234:13, endln:234:41
                  |vpiName:set_bit
                  |vpiFullName:work@cam_bram.set_bit
                  |vpiActual:
                  \_logic_net: (work@cam_bram.set_bit), line:78:21, endln:78:28
              |vpiStmt:
              \_assignment: , line:235:13, endln:235:25
                |vpiParent:
                \_begin: (work@cam_bram), line:232:24, endln:237:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:235:21, endln:235:25
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@cam_bram.wr_en), line:235:13, endln:235:18
                  |vpiParent:
                  \_assignment: , line:235:13, endln:235:25
                  |vpiName:wr_en
                  |vpiFullName:work@cam_bram.wr_en
                  |vpiActual:
                  \_logic_net: (work@cam_bram.wr_en), line:80:5, endln:80:10
              |vpiStmt:
              \_assignment: , line:236:13, endln:236:36
                |vpiParent:
                \_begin: (work@cam_bram), line:232:24, endln:237:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_ref_obj: (work@cam_bram.STATE_IDLE), line:236:26, endln:236:36
                  |vpiParent:
                  \_assignment: , line:236:13, endln:236:36
                  |vpiName:STATE_IDLE
                  |vpiFullName:work@cam_bram.STATE_IDLE
                |vpiLhs:
                \_ref_obj: (work@cam_bram.state_next), line:236:13, endln:236:23
                  |vpiParent:
                  \_assignment: , line:236:13, endln:236:36
                  |vpiName:state_next
                  |vpiFullName:work@cam_bram.state_next
                  |vpiActual:
                  \_logic_net: (work@cam_bram.state_next), line:70:35, endln:70:45
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:241:1, endln:255:4
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiStmt:
    \_event_control: , line:241:8, endln:241:22
      |vpiParent:
      \_always: , line:241:1, endln:255:4
      |vpiCondition:
      \_operation: , line:241:10, endln:241:21
        |vpiParent:
        \_event_control: , line:241:8, endln:241:22
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@cam_bram.clk), line:241:18, endln:241:21
          |vpiParent:
          \_operation: , line:241:10, endln:241:21
          |vpiName:clk
          |vpiFullName:work@cam_bram.clk
          |vpiActual:
          \_logic_net: (work@cam_bram.clk), line:41:37, endln:41:40
      |vpiStmt:
      \_begin: (work@cam_bram), line:241:23, endln:255:4
        |vpiParent:
        \_event_control: , line:241:8, endln:241:22
        |vpiFullName:work@cam_bram
        |vpiStmt:
        \_if_else: , line:242:5, endln:250:8
          |vpiParent:
          \_begin: (work@cam_bram), line:241:23, endln:255:4
          |vpiCondition:
          \_ref_obj: (work@cam_bram.rst), line:242:9, endln:242:12
            |vpiParent:
            \_begin: (work@cam_bram), line:241:23, endln:255:4
            |vpiName:rst
            |vpiFullName:work@cam_bram.rst
            |vpiActual:
            \_logic_net: (work@cam_bram.rst), line:42:37, endln:42:40
          |vpiStmt:
          \_begin: (work@cam_bram), line:242:14, endln:246:8
            |vpiParent:
            \_if_else: , line:242:5, endln:250:8
            |vpiFullName:work@cam_bram
            |vpiStmt:
            \_assignment: , line:243:9, endln:243:32
              |vpiParent:
              \_begin: (work@cam_bram), line:242:14, endln:246:8
              |vpiOpType:82
              |vpiRhs:
              \_ref_obj: (work@cam_bram.STATE_INIT), line:243:22, endln:243:32
                |vpiParent:
                \_assignment: , line:243:9, endln:243:32
                |vpiName:STATE_INIT
                |vpiFullName:work@cam_bram.STATE_INIT
              |vpiLhs:
              \_ref_obj: (work@cam_bram.state_reg), line:243:9, endln:243:18
                |vpiParent:
                \_assignment: , line:243:9, endln:243:32
                |vpiName:state_reg
                |vpiFullName:work@cam_bram.state_reg
                |vpiActual:
                \_logic_net: (work@cam_bram.state_reg), line:70:11, endln:70:20
            |vpiStmt:
            \_assignment: , line:244:9, endln:244:41
              |vpiParent:
              \_begin: (work@cam_bram), line:242:14, endln:246:8
              |vpiOpType:82
              |vpiRhs:
              \_operation: , line:244:22, endln:244:41
                |vpiParent:
                \_assignment: , line:244:9, endln:244:41
                |vpiOpType:34
                |vpiOperand:
                \_ref_obj: (work@cam_bram.SLICE_WIDTH), line:244:23, endln:244:34
                  |vpiParent:
                  \_operation: , line:244:22, endln:244:41
                  |vpiName:SLICE_WIDTH
                  |vpiFullName:work@cam_bram.SLICE_WIDTH
                |vpiOperand:
                \_operation: , line:244:34, endln:244:40
                  |vpiParent:
                  \_operation: , line:244:22, endln:244:41
                  |vpiOpType:33
                  |vpiOperand:
                  \_constant: , line:244:35, endln:244:39
                    |vpiDecompile:1'b1
                    |vpiSize:1
                    |BIN:1
                    |vpiConstType:3
              |vpiLhs:
              \_ref_obj: (work@cam_bram.count_reg), line:244:9, endln:244:18
                |vpiParent:
                \_assignment: , line:244:9, endln:244:41
                |vpiName:count_reg
                |vpiFullName:work@cam_bram.count_reg
                |vpiActual:
                \_logic_net: (work@cam_bram.count_reg), line:75:23, endln:75:32
            |vpiStmt:
            \_assignment: , line:245:9, endln:245:31
              |vpiParent:
              \_begin: (work@cam_bram), line:242:14, endln:246:8
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:245:27, endln:245:31
                |vpiDecompile:1'b1
                |vpiSize:1
                |BIN:1
                |vpiConstType:3
              |vpiLhs:
              \_ref_obj: (work@cam_bram.write_busy_reg), line:245:9, endln:245:23
                |vpiParent:
                \_assignment: , line:245:9, endln:245:31
                |vpiName:write_busy_reg
                |vpiFullName:work@cam_bram.write_busy_reg
                |vpiActual:
                \_logic_net: (work@cam_bram.write_busy_reg), line:86:5, endln:86:19
          |vpiElseStmt:
          \_begin: (work@cam_bram), line:246:14, endln:250:8
            |vpiParent:
            \_if_else: , line:242:5, endln:250:8
            |vpiFullName:work@cam_bram
            |vpiStmt:
            \_assignment: , line:247:9, endln:247:32
              |vpiParent:
              \_begin: (work@cam_bram), line:246:14, endln:250:8
              |vpiOpType:82
              |vpiRhs:
              \_ref_obj: (work@cam_bram.state_next), line:247:22, endln:247:32
                |vpiParent:
                \_assignment: , line:247:9, endln:247:32
                |vpiName:state_next
                |vpiFullName:work@cam_bram.state_next
                |vpiActual:
                \_logic_net: (work@cam_bram.state_next), line:70:35, endln:70:45
              |vpiLhs:
              \_ref_obj: (work@cam_bram.state_reg), line:247:9, endln:247:18
                |vpiParent:
                \_assignment: , line:247:9, endln:247:32
                |vpiName:state_reg
                |vpiFullName:work@cam_bram.state_reg
                |vpiActual:
                \_logic_net: (work@cam_bram.state_reg), line:70:11, endln:70:20
            |vpiStmt:
            \_assignment: , line:248:9, endln:248:32
              |vpiParent:
              \_begin: (work@cam_bram), line:246:14, endln:250:8
              |vpiOpType:82
              |vpiRhs:
              \_ref_obj: (work@cam_bram.count_next), line:248:22, endln:248:32
                |vpiParent:
                \_assignment: , line:248:9, endln:248:32
                |vpiName:count_next
                |vpiFullName:work@cam_bram.count_next
                |vpiActual:
                \_logic_net: (work@cam_bram.count_next), line:75:56, endln:75:66
              |vpiLhs:
              \_ref_obj: (work@cam_bram.count_reg), line:248:9, endln:248:18
                |vpiParent:
                \_assignment: , line:248:9, endln:248:32
                |vpiName:count_reg
                |vpiFullName:work@cam_bram.count_reg
                |vpiActual:
                \_logic_net: (work@cam_bram.count_reg), line:75:23, endln:75:32
            |vpiStmt:
            \_assignment: , line:249:9, endln:249:51
              |vpiParent:
              \_begin: (work@cam_bram), line:246:14, endln:250:8
              |vpiOpType:82
              |vpiRhs:
              \_operation: , line:249:27, endln:249:51
                |vpiParent:
                \_assignment: , line:249:9, endln:249:51
                |vpiOpType:15
                |vpiOperand:
                \_ref_obj: (work@cam_bram.state_next), line:249:27, endln:249:37
                  |vpiParent:
                  \_operation: , line:249:27, endln:249:51
                  |vpiName:state_next
                  |vpiFullName:work@cam_bram.state_next
                  |vpiActual:
                  \_logic_net: (work@cam_bram.state_next), line:70:35, endln:70:45
                |vpiOperand:
                \_ref_obj: (work@cam_bram.STATE_IDLE), line:249:41, endln:249:51
                  |vpiParent:
                  \_operation: , line:249:27, endln:249:51
                  |vpiName:STATE_IDLE
                  |vpiFullName:work@cam_bram.STATE_IDLE
              |vpiLhs:
              \_ref_obj: (work@cam_bram.write_busy_reg), line:249:9, endln:249:23
                |vpiParent:
                \_assignment: , line:249:9, endln:249:51
                |vpiName:write_busy_reg
                |vpiFullName:work@cam_bram.write_busy_reg
                |vpiActual:
                \_logic_net: (work@cam_bram.write_busy_reg), line:86:5, endln:86:19
        |vpiStmt:
        \_assignment: , line:252:5, endln:252:38
          |vpiParent:
          \_begin: (work@cam_bram), line:241:23, endln:255:4
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@cam_bram.write_addr_next), line:252:23, endln:252:38
            |vpiParent:
            \_assignment: , line:252:5, endln:252:38
            |vpiName:write_addr_next
            |vpiFullName:work@cam_bram.write_addr_next
            |vpiActual:
            \_logic_net: (work@cam_bram.write_addr_next), line:82:59, endln:82:74
          |vpiLhs:
          \_ref_obj: (work@cam_bram.write_addr_reg), line:252:5, endln:252:19
            |vpiParent:
            \_assignment: , line:252:5, endln:252:38
            |vpiName:write_addr_reg
            |vpiFullName:work@cam_bram.write_addr_reg
            |vpiActual:
            \_logic_net: (work@cam_bram.write_addr_reg), line:82:22, endln:82:36
        |vpiStmt:
        \_assignment: , line:253:5, endln:253:52
          |vpiParent:
          \_begin: (work@cam_bram), line:241:23, endln:255:4
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@cam_bram.write_data_padded_next), line:253:30, endln:253:52
            |vpiParent:
            \_assignment: , line:253:5, endln:253:52
            |vpiName:write_data_padded_next
            |vpiFullName:work@cam_bram.write_data_padded_next
            |vpiActual:
            \_logic_net: (work@cam_bram.write_data_padded_next), line:83:92, endln:83:114
          |vpiLhs:
          \_ref_obj: (work@cam_bram.write_data_padded_reg), line:253:5, endln:253:26
            |vpiParent:
            \_assignment: , line:253:5, endln:253:52
            |vpiName:write_data_padded_reg
            |vpiFullName:work@cam_bram.write_data_padded_reg
            |vpiActual:
            \_logic_net: (work@cam_bram.write_data_padded_reg), line:83:35, endln:83:56
        |vpiStmt:
        \_assignment: , line:254:5, endln:254:42
          |vpiParent:
          \_begin: (work@cam_bram), line:241:23, endln:255:4
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@cam_bram.write_delete_next), line:254:25, endln:254:42
            |vpiParent:
            \_assignment: , line:254:5, endln:254:42
            |vpiName:write_delete_next
            |vpiFullName:work@cam_bram.write_delete_next
            |vpiActual:
            \_logic_net: (work@cam_bram.write_delete_next), line:84:30, endln:84:47
          |vpiLhs:
          \_ref_obj: (work@cam_bram.write_delete_reg), line:254:5, endln:254:21
            |vpiParent:
            \_assignment: , line:254:5, endln:254:42
            |vpiName:write_delete_reg
            |vpiFullName:work@cam_bram.write_delete_reg
            |vpiActual:
            \_logic_net: (work@cam_bram.write_delete_reg), line:84:5, endln:84:21
    |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: , line:88:8, endln:88:35
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiRhs:
    \_ref_obj: (work@cam_bram.write_busy_reg), line:88:21, endln:88:35
      |vpiParent:
      \_cont_assign: , line:88:8, endln:88:35
      |vpiName:write_busy_reg
      |vpiFullName:work@cam_bram.write_busy_reg
      |vpiActual:
      \_logic_net: (work@cam_bram.write_busy_reg), line:86:5, endln:86:19
    |vpiLhs:
    \_ref_obj: (work@cam_bram.write_busy), line:88:8, endln:88:18
      |vpiParent:
      \_cont_assign: , line:88:8, endln:88:35
      |vpiName:write_busy
      |vpiFullName:work@cam_bram.write_busy
      |vpiActual:
      \_logic_net: (work@cam_bram.write_busy), line:48:37, endln:48:47
  |vpiContAssign:
  \_cont_assign: , line:93:8, endln:93:35
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiRhs:
    \_ref_obj: (work@cam_bram.match_many_raw), line:93:21, endln:93:35
      |vpiParent:
      \_cont_assign: , line:93:8, endln:93:35
      |vpiName:match_many_raw
      |vpiFullName:work@cam_bram.match_many_raw
      |vpiActual:
      \_logic_net: (work@cam_bram.match_many_raw), line:91:21, endln:91:35
    |vpiLhs:
    \_ref_obj: (work@cam_bram.match_many), line:93:8, endln:93:18
      |vpiParent:
      \_cont_assign: , line:93:8, endln:93:35
      |vpiName:match_many
      |vpiFullName:work@cam_bram.match_many
      |vpiActual:
      \_logic_net: (work@cam_bram.match_many), line:51:37, endln:51:47
  |vpiRefModule:
  \_ref_module: work@priority_encoder (priority_encoder_inst), line:120:1, endln:120:22
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiName:priority_encoder_inst
    |vpiDefName:work@priority_encoder
    |vpiActual:
    \_module_inst: work@priority_encoder (work@priority_encoder), file:${SURELOG_DIR}/third_party/tests/YosysCam/priority_encoder.vh, line:32:1, endln:94:10
    |vpiPort:
    \_port: (input_unencoded), line:121:5, endln:121:37
      |vpiParent:
      \_ref_module: work@priority_encoder (priority_encoder_inst), line:120:1, endln:120:22
      |vpiName:input_unencoded
      |vpiHighConn:
      \_ref_obj: (work@cam_bram.priority_encoder_inst.input_unencoded.match_many_raw), line:121:22, endln:121:36
        |vpiParent:
        \_port: (input_unencoded), line:121:5, endln:121:37
        |vpiName:match_many_raw
        |vpiFullName:work@cam_bram.priority_encoder_inst.input_unencoded.match_many_raw
        |vpiActual:
        \_logic_net: (work@cam_bram.match_many_raw), line:91:21, endln:91:35
    |vpiPort:
    \_port: (output_valid), line:122:5, endln:122:25
      |vpiParent:
      \_ref_module: work@priority_encoder (priority_encoder_inst), line:120:1, endln:120:22
      |vpiName:output_valid
      |vpiHighConn:
      \_ref_obj: (work@cam_bram.priority_encoder_inst.output_valid.match), line:122:19, endln:122:24
        |vpiParent:
        \_port: (output_valid), line:122:5, endln:122:25
        |vpiName:match
        |vpiFullName:work@cam_bram.priority_encoder_inst.output_valid.match
        |vpiActual:
        \_logic_net: (work@cam_bram.match), line:54:37, endln:54:42
    |vpiPort:
    \_port: (output_encoded), line:123:5, endln:123:32
      |vpiParent:
      \_ref_module: work@priority_encoder (priority_encoder_inst), line:120:1, endln:120:22
      |vpiName:output_encoded
      |vpiHighConn:
      \_ref_obj: (work@cam_bram.priority_encoder_inst.output_encoded.match_addr), line:123:21, endln:123:31
        |vpiParent:
        \_port: (output_encoded), line:123:5, endln:123:32
        |vpiName:match_addr
        |vpiFullName:work@cam_bram.priority_encoder_inst.output_encoded.match_addr
        |vpiActual:
        \_logic_net: (work@cam_bram.match_addr), line:53:37, endln:53:47
    |vpiPort:
    \_port: (output_unencoded), line:124:5, endln:124:36
      |vpiParent:
      \_ref_module: work@priority_encoder (priority_encoder_inst), line:120:1, endln:120:22
      |vpiName:output_unencoded
      |vpiHighConn:
      \_ref_obj: (work@cam_bram.priority_encoder_inst.output_unencoded.match_single), line:124:23, endln:124:35
        |vpiParent:
        \_port: (output_unencoded), line:124:5, endln:124:36
        |vpiName:match_single
        |vpiFullName:work@cam_bram.priority_encoder_inst.output_unencoded.match_single
        |vpiActual:
        \_logic_net: (work@cam_bram.match_single), line:52:37, endln:52:49
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@cam_bram (work@cam_bram), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram.vh, line:32:1, endln:257:10
    |vpiStmt:
    \_begin: (work@cam_bram)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@cam_bram
|uhdmallModules:
\_module_inst: work@cam_bram_top (work@cam_bram_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v, line:32:1, endln:103:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@cam_bram_top
  |vpiParameter:
  \_parameter: (work@cam_bram_top.DATA_WIDTH), line:34:15, endln:34:25
    |vpiParent:
    \_module_inst: work@cam_bram_top (work@cam_bram_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v, line:32:1, endln:103:10
    |UINT:64
    |vpiTypespec:
    \_ref_typespec: (work@cam_bram_top.DATA_WIDTH)
      |vpiParent:
      \_parameter: (work@cam_bram_top.DATA_WIDTH), line:34:15, endln:34:25
      |vpiFullName:work@cam_bram_top.DATA_WIDTH
      |vpiActual:
      \_int_typespec: , line:34:5, endln:34:30
    |vpiName:DATA_WIDTH
    |vpiFullName:work@cam_bram_top.DATA_WIDTH
  |vpiParameter:
  \_parameter: (work@cam_bram_top.ADDR_WIDTH), line:36:15, endln:36:25
    |vpiParent:
    \_module_inst: work@cam_bram_top (work@cam_bram_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v, line:32:1, endln:103:10
    |UINT:5
    |vpiTypespec:
    \_ref_typespec: (work@cam_bram_top.ADDR_WIDTH)
      |vpiParent:
      \_parameter: (work@cam_bram_top.ADDR_WIDTH), line:36:15, endln:36:25
      |vpiFullName:work@cam_bram_top.ADDR_WIDTH
      |vpiActual:
      \_int_typespec: , line:36:5, endln:36:29
    |vpiName:ADDR_WIDTH
    |vpiFullName:work@cam_bram_top.ADDR_WIDTH
  |vpiParameter:
  \_parameter: (work@cam_bram_top.CAM_STYLE), line:38:15, endln:38:24
    |vpiParent:
    \_module_inst: work@cam_bram_top (work@cam_bram_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v, line:32:1, endln:103:10
    |STRING:BRAM
    |vpiTypespec:
    \_ref_typespec: (work@cam_bram_top.CAM_STYLE)
      |vpiParent:
      \_parameter: (work@cam_bram_top.CAM_STYLE), line:38:15, endln:38:24
      |vpiFullName:work@cam_bram_top.CAM_STYLE
      |vpiActual:
      \_string_typespec: 
    |vpiName:CAM_STYLE
    |vpiFullName:work@cam_bram_top.CAM_STYLE
  |vpiParameter:
  \_parameter: (work@cam_bram_top.SLICE_WIDTH), line:40:15, endln:40:26
    |vpiParent:
    \_module_inst: work@cam_bram_top (work@cam_bram_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v, line:32:1, endln:103:10
    |UINT:4
    |vpiTypespec:
    \_ref_typespec: (work@cam_bram_top.SLICE_WIDTH)
      |vpiParent:
      \_parameter: (work@cam_bram_top.SLICE_WIDTH), line:40:15, endln:40:26
      |vpiFullName:work@cam_bram_top.SLICE_WIDTH
      |vpiActual:
      \_int_typespec: , line:40:5, endln:40:30
    |vpiName:SLICE_WIDTH
    |vpiFullName:work@cam_bram_top.SLICE_WIDTH
  |vpiParamAssign:
  \_param_assign: , line:34:15, endln:34:30
    |vpiParent:
    \_module_inst: work@cam_bram_top (work@cam_bram_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v, line:32:1, endln:103:10
    |vpiRhs:
    \_constant: , line:34:28, endln:34:30
      |vpiParent:
      \_param_assign: , line:34:15, endln:34:30
      |vpiDecompile:64
      |vpiSize:64
      |UINT:64
      |vpiTypespec:
      \_ref_typespec: (work@cam_bram_top)
        |vpiParent:
        \_constant: , line:34:28, endln:34:30
        |vpiFullName:work@cam_bram_top
        |vpiActual:
        \_int_typespec: , line:34:5, endln:34:30
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@cam_bram_top.DATA_WIDTH), line:34:15, endln:34:25
  |vpiParamAssign:
  \_param_assign: , line:36:15, endln:36:29
    |vpiParent:
    \_module_inst: work@cam_bram_top (work@cam_bram_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v, line:32:1, endln:103:10
    |vpiRhs:
    \_constant: , line:36:28, endln:36:29
      |vpiParent:
      \_param_assign: , line:36:15, endln:36:29
      |vpiDecompile:5
      |vpiSize:64
      |UINT:5
      |vpiTypespec:
      \_ref_typespec: (work@cam_bram_top)
        |vpiParent:
        \_constant: , line:36:28, endln:36:29
        |vpiFullName:work@cam_bram_top
        |vpiActual:
        \_int_typespec: , line:36:5, endln:36:29
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@cam_bram_top.ADDR_WIDTH), line:36:15, endln:36:25
  |vpiParamAssign:
  \_param_assign: , line:38:15, endln:38:33
    |vpiParent:
    \_module_inst: work@cam_bram_top (work@cam_bram_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v, line:32:1, endln:103:10
    |vpiRhs:
    \_constant: , line:38:27, endln:38:33
      |vpiParent:
      \_param_assign: , line:38:15, endln:38:33
      |vpiDecompile:"BRAM"
      |vpiSize:32
      |STRING:BRAM
      |vpiTypespec:
      \_ref_typespec: (work@cam_bram_top)
        |vpiParent:
        \_constant: , line:38:27, endln:38:33
        |vpiFullName:work@cam_bram_top
        |vpiActual:
        \_string_typespec: 
      |vpiConstType:6
    |vpiLhs:
    \_parameter: (work@cam_bram_top.CAM_STYLE), line:38:15, endln:38:24
  |vpiParamAssign:
  \_param_assign: , line:40:15, endln:40:30
    |vpiParent:
    \_module_inst: work@cam_bram_top (work@cam_bram_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v, line:32:1, endln:103:10
    |vpiRhs:
    \_constant: , line:40:29, endln:40:30
      |vpiParent:
      \_param_assign: , line:40:15, endln:40:30
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiTypespec:
      \_ref_typespec: (work@cam_bram_top)
        |vpiParent:
        \_constant: , line:40:29, endln:40:30
        |vpiFullName:work@cam_bram_top
        |vpiActual:
        \_int_typespec: , line:40:5, endln:40:30
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@cam_bram_top.SLICE_WIDTH), line:40:15, endln:40:26
  |vpiDefName:work@cam_bram_top
  |vpiNet:
  \_logic_net: (work@cam_bram_top.clk), line:43:37, endln:43:40
    |vpiParent:
    \_module_inst: work@cam_bram_top (work@cam_bram_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v, line:32:1, endln:103:10
    |vpiName:clk
    |vpiFullName:work@cam_bram_top.clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_bram_top.rst), line:44:37, endln:44:40
    |vpiParent:
    \_module_inst: work@cam_bram_top (work@cam_bram_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v, line:32:1, endln:103:10
    |vpiName:rst
    |vpiFullName:work@cam_bram_top.rst
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_bram_top.write_addr), line:46:37, endln:46:47
    |vpiParent:
    \_module_inst: work@cam_bram_top (work@cam_bram_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v, line:32:1, endln:103:10
    |vpiName:write_addr
    |vpiFullName:work@cam_bram_top.write_addr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_bram_top.write_data), line:47:37, endln:47:47
    |vpiParent:
    \_module_inst: work@cam_bram_top (work@cam_bram_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v, line:32:1, endln:103:10
    |vpiName:write_data
    |vpiFullName:work@cam_bram_top.write_data
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_bram_top.write_delete), line:48:37, endln:48:49
    |vpiParent:
    \_module_inst: work@cam_bram_top (work@cam_bram_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v, line:32:1, endln:103:10
    |vpiName:write_delete
    |vpiFullName:work@cam_bram_top.write_delete
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_bram_top.write_enable), line:49:37, endln:49:49
    |vpiParent:
    \_module_inst: work@cam_bram_top (work@cam_bram_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v, line:32:1, endln:103:10
    |vpiName:write_enable
    |vpiFullName:work@cam_bram_top.write_enable
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_bram_top.write_busy), line:50:37, endln:50:47
    |vpiParent:
    \_module_inst: work@cam_bram_top (work@cam_bram_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v, line:32:1, endln:103:10
    |vpiName:write_busy
    |vpiFullName:work@cam_bram_top.write_busy
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_bram_top.compare_data), line:52:37, endln:52:49
    |vpiParent:
    \_module_inst: work@cam_bram_top (work@cam_bram_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v, line:32:1, endln:103:10
    |vpiName:compare_data
    |vpiFullName:work@cam_bram_top.compare_data
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_bram_top.match_many), line:53:37, endln:53:47
    |vpiParent:
    \_module_inst: work@cam_bram_top (work@cam_bram_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v, line:32:1, endln:103:10
    |vpiName:match_many
    |vpiFullName:work@cam_bram_top.match_many
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_bram_top.match_single), line:54:37, endln:54:49
    |vpiParent:
    \_module_inst: work@cam_bram_top (work@cam_bram_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v, line:32:1, endln:103:10
    |vpiName:match_single
    |vpiFullName:work@cam_bram_top.match_single
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_bram_top.match_addr), line:55:37, endln:55:47
    |vpiParent:
    \_module_inst: work@cam_bram_top (work@cam_bram_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v, line:32:1, endln:103:10
    |vpiName:match_addr
    |vpiFullName:work@cam_bram_top.match_addr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_bram_top.match), line:56:37, endln:56:42
    |vpiParent:
    \_module_inst: work@cam_bram_top (work@cam_bram_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v, line:32:1, endln:103:10
    |vpiName:match
    |vpiFullName:work@cam_bram_top.match
    |vpiNetType:1
  |vpiPort:
  \_port: (clk), line:43:37, endln:43:40
    |vpiParent:
    \_module_inst: work@cam_bram_top (work@cam_bram_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v, line:32:1, endln:103:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@cam_bram_top.clk.clk), line:43:37, endln:43:40
      |vpiParent:
      \_port: (clk), line:43:37, endln:43:40
      |vpiName:clk
      |vpiFullName:work@cam_bram_top.clk.clk
      |vpiActual:
      \_logic_net: (work@cam_bram_top.clk), line:43:37, endln:43:40
    |vpiTypedef:
    \_ref_typespec: (work@cam_bram_top.clk)
      |vpiParent:
      \_port: (clk), line:43:37, endln:43:40
      |vpiFullName:work@cam_bram_top.clk
      |vpiActual:
      \_logic_typespec: , line:43:12, endln:43:16
  |vpiPort:
  \_port: (rst), line:44:37, endln:44:40
    |vpiParent:
    \_module_inst: work@cam_bram_top (work@cam_bram_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v, line:32:1, endln:103:10
    |vpiName:rst
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@cam_bram_top.rst.rst), line:44:37, endln:44:40
      |vpiParent:
      \_port: (rst), line:44:37, endln:44:40
      |vpiName:rst
      |vpiFullName:work@cam_bram_top.rst.rst
      |vpiActual:
      \_logic_net: (work@cam_bram_top.rst), line:44:37, endln:44:40
    |vpiTypedef:
    \_ref_typespec: (work@cam_bram_top.rst)
      |vpiParent:
      \_port: (rst), line:44:37, endln:44:40
      |vpiFullName:work@cam_bram_top.rst
      |vpiActual:
      \_logic_typespec: , line:44:12, endln:44:16
  |vpiPort:
  \_port: (write_addr), line:46:37, endln:46:47
    |vpiParent:
    \_module_inst: work@cam_bram_top (work@cam_bram_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v, line:32:1, endln:103:10
    |vpiName:write_addr
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@cam_bram_top.write_addr.write_addr), line:46:37, endln:46:47
      |vpiParent:
      \_port: (write_addr), line:46:37, endln:46:47
      |vpiName:write_addr
      |vpiFullName:work@cam_bram_top.write_addr.write_addr
      |vpiActual:
      \_logic_net: (work@cam_bram_top.write_addr), line:46:37, endln:46:47
    |vpiTypedef:
    \_ref_typespec: (work@cam_bram_top.write_addr)
      |vpiParent:
      \_port: (write_addr), line:46:37, endln:46:47
      |vpiFullName:work@cam_bram_top.write_addr
      |vpiActual:
      \_logic_typespec: , line:46:12, endln:46:33
  |vpiPort:
  \_port: (write_data), line:47:37, endln:47:47
    |vpiParent:
    \_module_inst: work@cam_bram_top (work@cam_bram_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v, line:32:1, endln:103:10
    |vpiName:write_data
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@cam_bram_top.write_data.write_data), line:47:37, endln:47:47
      |vpiParent:
      \_port: (write_data), line:47:37, endln:47:47
      |vpiName:write_data
      |vpiFullName:work@cam_bram_top.write_data.write_data
      |vpiActual:
      \_logic_net: (work@cam_bram_top.write_data), line:47:37, endln:47:47
    |vpiTypedef:
    \_ref_typespec: (work@cam_bram_top.write_data)
      |vpiParent:
      \_port: (write_data), line:47:37, endln:47:47
      |vpiFullName:work@cam_bram_top.write_data
      |vpiActual:
      \_logic_typespec: , line:47:12, endln:47:33
  |vpiPort:
  \_port: (write_delete), line:48:37, endln:48:49
    |vpiParent:
    \_module_inst: work@cam_bram_top (work@cam_bram_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v, line:32:1, endln:103:10
    |vpiName:write_delete
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@cam_bram_top.write_delete.write_delete), line:48:37, endln:48:49
      |vpiParent:
      \_port: (write_delete), line:48:37, endln:48:49
      |vpiName:write_delete
      |vpiFullName:work@cam_bram_top.write_delete.write_delete
      |vpiActual:
      \_logic_net: (work@cam_bram_top.write_delete), line:48:37, endln:48:49
    |vpiTypedef:
    \_ref_typespec: (work@cam_bram_top.write_delete)
      |vpiParent:
      \_port: (write_delete), line:48:37, endln:48:49
      |vpiFullName:work@cam_bram_top.write_delete
      |vpiActual:
      \_logic_typespec: , line:48:12, endln:48:16
  |vpiPort:
  \_port: (write_enable), line:49:37, endln:49:49
    |vpiParent:
    \_module_inst: work@cam_bram_top (work@cam_bram_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v, line:32:1, endln:103:10
    |vpiName:write_enable
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@cam_bram_top.write_enable.write_enable), line:49:37, endln:49:49
      |vpiParent:
      \_port: (write_enable), line:49:37, endln:49:49
      |vpiName:write_enable
      |vpiFullName:work@cam_bram_top.write_enable.write_enable
      |vpiActual:
      \_logic_net: (work@cam_bram_top.write_enable), line:49:37, endln:49:49
    |vpiTypedef:
    \_ref_typespec: (work@cam_bram_top.write_enable)
      |vpiParent:
      \_port: (write_enable), line:49:37, endln:49:49
      |vpiFullName:work@cam_bram_top.write_enable
      |vpiActual:
      \_logic_typespec: , line:49:12, endln:49:16
  |vpiPort:
  \_port: (write_busy), line:50:37, endln:50:47
    |vpiParent:
    \_module_inst: work@cam_bram_top (work@cam_bram_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v, line:32:1, endln:103:10
    |vpiName:write_busy
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@cam_bram_top.write_busy.write_busy), line:50:37, endln:50:47
      |vpiParent:
      \_port: (write_busy), line:50:37, endln:50:47
      |vpiName:write_busy
      |vpiFullName:work@cam_bram_top.write_busy.write_busy
      |vpiActual:
      \_logic_net: (work@cam_bram_top.write_busy), line:50:37, endln:50:47
    |vpiTypedef:
    \_ref_typespec: (work@cam_bram_top.write_busy)
      |vpiParent:
      \_port: (write_busy), line:50:37, endln:50:47
      |vpiFullName:work@cam_bram_top.write_busy
      |vpiActual:
      \_logic_typespec: , line:50:12, endln:50:16
  |vpiPort:
  \_port: (compare_data), line:52:37, endln:52:49
    |vpiParent:
    \_module_inst: work@cam_bram_top (work@cam_bram_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v, line:32:1, endln:103:10
    |vpiName:compare_data
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@cam_bram_top.compare_data.compare_data), line:52:37, endln:52:49
      |vpiParent:
      \_port: (compare_data), line:52:37, endln:52:49
      |vpiName:compare_data
      |vpiFullName:work@cam_bram_top.compare_data.compare_data
      |vpiActual:
      \_logic_net: (work@cam_bram_top.compare_data), line:52:37, endln:52:49
    |vpiTypedef:
    \_ref_typespec: (work@cam_bram_top.compare_data)
      |vpiParent:
      \_port: (compare_data), line:52:37, endln:52:49
      |vpiFullName:work@cam_bram_top.compare_data
      |vpiActual:
      \_logic_typespec: , line:52:12, endln:52:33
  |vpiPort:
  \_port: (match_many), line:53:37, endln:53:47
    |vpiParent:
    \_module_inst: work@cam_bram_top (work@cam_bram_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v, line:32:1, endln:103:10
    |vpiName:match_many
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@cam_bram_top.match_many.match_many), line:53:37, endln:53:47
      |vpiParent:
      \_port: (match_many), line:53:37, endln:53:47
      |vpiName:match_many
      |vpiFullName:work@cam_bram_top.match_many.match_many
      |vpiActual:
      \_logic_net: (work@cam_bram_top.match_many), line:53:37, endln:53:47
    |vpiTypedef:
    \_ref_typespec: (work@cam_bram_top.match_many)
      |vpiParent:
      \_port: (match_many), line:53:37, endln:53:47
      |vpiFullName:work@cam_bram_top.match_many
      |vpiActual:
      \_logic_typespec: , line:53:12, endln:53:36
  |vpiPort:
  \_port: (match_single), line:54:37, endln:54:49
    |vpiParent:
    \_module_inst: work@cam_bram_top (work@cam_bram_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v, line:32:1, endln:103:10
    |vpiName:match_single
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@cam_bram_top.match_single.match_single), line:54:37, endln:54:49
      |vpiParent:
      \_port: (match_single), line:54:37, endln:54:49
      |vpiName:match_single
      |vpiFullName:work@cam_bram_top.match_single.match_single
      |vpiActual:
      \_logic_net: (work@cam_bram_top.match_single), line:54:37, endln:54:49
    |vpiTypedef:
    \_ref_typespec: (work@cam_bram_top.match_single)
      |vpiParent:
      \_port: (match_single), line:54:37, endln:54:49
      |vpiFullName:work@cam_bram_top.match_single
      |vpiActual:
      \_logic_typespec: , line:54:12, endln:54:36
  |vpiPort:
  \_port: (match_addr), line:55:37, endln:55:47
    |vpiParent:
    \_module_inst: work@cam_bram_top (work@cam_bram_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v, line:32:1, endln:103:10
    |vpiName:match_addr
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@cam_bram_top.match_addr.match_addr), line:55:37, endln:55:47
      |vpiParent:
      \_port: (match_addr), line:55:37, endln:55:47
      |vpiName:match_addr
      |vpiFullName:work@cam_bram_top.match_addr.match_addr
      |vpiActual:
      \_logic_net: (work@cam_bram_top.match_addr), line:55:37, endln:55:47
    |vpiTypedef:
    \_ref_typespec: (work@cam_bram_top.match_addr)
      |vpiParent:
      \_port: (match_addr), line:55:37, endln:55:47
      |vpiFullName:work@cam_bram_top.match_addr
      |vpiActual:
      \_logic_typespec: , line:55:12, endln:55:33
  |vpiPort:
  \_port: (match), line:56:37, endln:56:42
    |vpiParent:
    \_module_inst: work@cam_bram_top (work@cam_bram_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v, line:32:1, endln:103:10
    |vpiName:match
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@cam_bram_top.match.match), line:56:37, endln:56:42
      |vpiParent:
      \_port: (match), line:56:37, endln:56:42
      |vpiName:match
      |vpiFullName:work@cam_bram_top.match.match
      |vpiActual:
      \_logic_net: (work@cam_bram_top.match), line:56:37, endln:56:42
    |vpiTypedef:
    \_ref_typespec: (work@cam_bram_top.match)
      |vpiParent:
      \_port: (match), line:56:37, endln:56:42
      |vpiFullName:work@cam_bram_top.match
      |vpiActual:
      \_logic_typespec: , line:56:12, endln:56:16
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@cam_bram_top (work@cam_bram_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_bram_top.v, line:32:1, endln:103:10
    |vpiStmt:
    \_begin: (work@cam_bram_top)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@cam_bram_top
      |vpiStmt:
      \_gen_if_else: , line:60:5, endln:100:8
        |vpiParent:
        \_begin: (work@cam_bram_top)
        |vpiCondition:
        \_operation: , line:60:9, endln:60:27
          |vpiParent:
          \_gen_if_else: , line:60:5, endln:100:8
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@cam_bram_top.CAM_STYLE), line:60:9, endln:60:18
            |vpiParent:
            \_operation: , line:60:9, endln:60:27
            |vpiName:CAM_STYLE
            |vpiFullName:work@cam_bram_top.CAM_STYLE
          |vpiOperand:
          \_constant: , line:60:22, endln:60:27
            |vpiParent:
            \_operation: , line:60:9, endln:60:27
            |vpiDecompile:"SRL"
            |vpiSize:24
            |STRING:SRL
            |vpiConstType:6
        |vpiStmt:
        \_begin: (work@cam_bram_top)
          |vpiParent:
          \_gen_if_else: , line:60:5, endln:100:8
          |vpiFullName:work@cam_bram_top
          |vpiStmt:
          \_ref_module: work@cam_srl (cam_inst), line:66:9, endln:66:17
            |vpiParent:
            \_begin: (work@cam_bram_top)
            |vpiName:cam_inst
            |vpiDefName:work@cam_srl
            |vpiPort:
            \_port: (clk), line:67:13, endln:67:22
              |vpiParent:
              \_ref_module: work@cam_srl (cam_inst), line:66:9, endln:66:17
              |vpiName:clk
              |vpiHighConn:
              \_ref_obj: (work@cam_bram_top.cam_inst.clk.clk), line:67:18, endln:67:21
                |vpiParent:
                \_port: (clk), line:67:13, endln:67:22
                |vpiName:clk
                |vpiFullName:work@cam_bram_top.cam_inst.clk.clk
            |vpiPort:
            \_port: (rst), line:68:13, endln:68:22
              |vpiParent:
              \_ref_module: work@cam_srl (cam_inst), line:66:9, endln:66:17
              |vpiName:rst
              |vpiHighConn:
              \_ref_obj: (work@cam_bram_top.cam_inst.rst.rst), line:68:18, endln:68:21
                |vpiParent:
                \_port: (rst), line:68:13, endln:68:22
                |vpiName:rst
                |vpiFullName:work@cam_bram_top.cam_inst.rst.rst
            |vpiPort:
            \_port: (write_addr), line:69:13, endln:69:36
              |vpiParent:
              \_ref_module: work@cam_srl (cam_inst), line:66:9, endln:66:17
              |vpiName:write_addr
              |vpiHighConn:
              \_ref_obj: (work@cam_bram_top.cam_inst.write_addr.write_addr), line:69:25, endln:69:35
                |vpiParent:
                \_port: (write_addr), line:69:13, endln:69:36
                |vpiName:write_addr
                |vpiFullName:work@cam_bram_top.cam_inst.write_addr.write_addr
            |vpiPort:
            \_port: (write_data), line:70:13, endln:70:36
              |vpiParent:
              \_ref_module: work@cam_srl (cam_inst), line:66:9, endln:66:17
              |vpiName:write_data
              |vpiHighConn:
              \_ref_obj: (work@cam_bram_top.cam_inst.write_data.write_data), line:70:25, endln:70:35
                |vpiParent:
                \_port: (write_data), line:70:13, endln:70:36
                |vpiName:write_data
                |vpiFullName:work@cam_bram_top.cam_inst.write_data.write_data
            |vpiPort:
            \_port: (write_delete), line:71:13, endln:71:40
              |vpiParent:
              \_ref_module: work@cam_srl (cam_inst), line:66:9, endln:66:17
              |vpiName:write_delete
              |vpiHighConn:
              \_ref_obj: (work@cam_bram_top.cam_inst.write_delete.write_delete), line:71:27, endln:71:39
                |vpiParent:
                \_port: (write_delete), line:71:13, endln:71:40
                |vpiName:write_delete
                |vpiFullName:work@cam_bram_top.cam_inst.write_delete.write_delete
            |vpiPort:
            \_port: (write_enable), line:72:13, endln:72:40
              |vpiParent:
              \_ref_module: work@cam_srl (cam_inst), line:66:9, endln:66:17
              |vpiName:write_enable
              |vpiHighConn:
              \_ref_obj: (work@cam_bram_top.cam_inst.write_enable.write_enable), line:72:27, endln:72:39
                |vpiParent:
                \_port: (write_enable), line:72:13, endln:72:40
                |vpiName:write_enable
                |vpiFullName:work@cam_bram_top.cam_inst.write_enable.write_enable
            |vpiPort:
            \_port: (write_busy), line:73:13, endln:73:36
              |vpiParent:
              \_ref_module: work@cam_srl (cam_inst), line:66:9, endln:66:17
              |vpiName:write_busy
              |vpiHighConn:
              \_ref_obj: (work@cam_bram_top.cam_inst.write_busy.write_busy), line:73:25, endln:73:35
                |vpiParent:
                \_port: (write_busy), line:73:13, endln:73:36
                |vpiName:write_busy
                |vpiFullName:work@cam_bram_top.cam_inst.write_busy.write_busy
            |vpiPort:
            \_port: (compare_data), line:74:13, endln:74:40
              |vpiParent:
              \_ref_module: work@cam_srl (cam_inst), line:66:9, endln:66:17
              |vpiName:compare_data
              |vpiHighConn:
              \_ref_obj: (work@cam_bram_top.cam_inst.compare_data.compare_data), line:74:27, endln:74:39
                |vpiParent:
                \_port: (compare_data), line:74:13, endln:74:40
                |vpiName:compare_data
                |vpiFullName:work@cam_bram_top.cam_inst.compare_data.compare_data
            |vpiPort:
            \_port: (match_many), line:75:13, endln:75:36
              |vpiParent:
              \_ref_module: work@cam_srl (cam_inst), line:66:9, endln:66:17
              |vpiName:match_many
              |vpiHighConn:
              \_ref_obj: (work@cam_bram_top.cam_inst.match_many.match_many), line:75:25, endln:75:35
                |vpiParent:
                \_port: (match_many), line:75:13, endln:75:36
                |vpiName:match_many
                |vpiFullName:work@cam_bram_top.cam_inst.match_many.match_many
            |vpiPort:
            \_port: (match_single), line:76:13, endln:76:40
              |vpiParent:
              \_ref_module: work@cam_srl (cam_inst), line:66:9, endln:66:17
              |vpiName:match_single
              |vpiHighConn:
              \_ref_obj: (work@cam_bram_top.cam_inst.match_single.match_single), line:76:27, endln:76:39
                |vpiParent:
                \_port: (match_single), line:76:13, endln:76:40
                |vpiName:match_single
                |vpiFullName:work@cam_bram_top.cam_inst.match_single.match_single
            |vpiPort:
            \_port: (match_addr), line:77:13, endln:77:36
              |vpiParent:
              \_ref_module: work@cam_srl (cam_inst), line:66:9, endln:66:17
              |vpiName:match_addr
              |vpiHighConn:
              \_ref_obj: (work@cam_bram_top.cam_inst.match_addr.match_addr), line:77:25, endln:77:35
                |vpiParent:
                \_port: (match_addr), line:77:13, endln:77:36
                |vpiName:match_addr
                |vpiFullName:work@cam_bram_top.cam_inst.match_addr.match_addr
            |vpiPort:
            \_port: (match), line:78:13, endln:78:26
              |vpiParent:
              \_ref_module: work@cam_srl (cam_inst), line:66:9, endln:66:17
              |vpiName:match
              |vpiHighConn:
              \_ref_obj: (work@cam_bram_top.cam_inst.match.match), line:78:20, endln:78:25
                |vpiParent:
                \_port: (match), line:78:13, endln:78:26
                |vpiName:match
                |vpiFullName:work@cam_bram_top.cam_inst.match.match
        |vpiElseStmt:
        \_begin: (work@cam_bram_top)
          |vpiParent:
          \_gen_if_else: , line:60:5, endln:100:8
          |vpiFullName:work@cam_bram_top
          |vpiStmt:
          \_gen_if: , line:80:14, endln:80:16
            |vpiParent:
            \_begin: (work@cam_bram_top)
            |vpiCondition:
            \_operation: , line:80:18, endln:80:37
              |vpiParent:
              \_gen_if: , line:80:14, endln:80:16
              |vpiOpType:14
              |vpiOperand:
              \_ref_obj: (work@cam_bram_top.CAM_STYLE), line:80:18, endln:80:27
                |vpiParent:
                \_operation: , line:80:18, endln:80:37
                |vpiName:CAM_STYLE
                |vpiFullName:work@cam_bram_top.CAM_STYLE
              |vpiOperand:
              \_constant: , line:80:31, endln:80:37
                |vpiParent:
                \_operation: , line:80:18, endln:80:37
                |vpiDecompile:"BRAM"
                |vpiSize:32
                |STRING:BRAM
                |vpiConstType:6
            |vpiStmt:
            \_begin: (work@cam_bram_top)
              |vpiParent:
              \_gen_if: , line:80:14, endln:80:16
              |vpiFullName:work@cam_bram_top
              |vpiStmt:
              \_ref_module: work@cam_bram (cam_inst), line:86:9, endln:86:17
                |vpiParent:
                \_begin: (work@cam_bram_top)
                |vpiName:cam_inst
                |vpiDefName:work@cam_bram
                |vpiPort:
                \_port: (clk), line:87:13, endln:87:22
                  |vpiParent:
                  \_ref_module: work@cam_bram (cam_inst), line:86:9, endln:86:17
                  |vpiName:clk
                  |vpiHighConn:
                  \_ref_obj: (work@cam_bram_top.cam_inst.clk.clk), line:87:18, endln:87:21
                    |vpiParent:
                    \_port: (clk), line:87:13, endln:87:22
                    |vpiName:clk
                    |vpiFullName:work@cam_bram_top.cam_inst.clk.clk
                |vpiPort:
                \_port: (rst), line:88:13, endln:88:22
                  |vpiParent:
                  \_ref_module: work@cam_bram (cam_inst), line:86:9, endln:86:17
                  |vpiName:rst
                  |vpiHighConn:
                  \_ref_obj: (work@cam_bram_top.cam_inst.rst.rst), line:88:18, endln:88:21
                    |vpiParent:
                    \_port: (rst), line:88:13, endln:88:22
                    |vpiName:rst
                    |vpiFullName:work@cam_bram_top.cam_inst.rst.rst
                |vpiPort:
                \_port: (write_addr), line:89:13, endln:89:36
                  |vpiParent:
                  \_ref_module: work@cam_bram (cam_inst), line:86:9, endln:86:17
                  |vpiName:write_addr
                  |vpiHighConn:
                  \_ref_obj: (work@cam_bram_top.cam_inst.write_addr.write_addr), line:89:25, endln:89:35
                    |vpiParent:
                    \_port: (write_addr), line:89:13, endln:89:36
                    |vpiName:write_addr
                    |vpiFullName:work@cam_bram_top.cam_inst.write_addr.write_addr
                |vpiPort:
                \_port: (write_data), line:90:13, endln:90:36
                  |vpiParent:
                  \_ref_module: work@cam_bram (cam_inst), line:86:9, endln:86:17
                  |vpiName:write_data
                  |vpiHighConn:
                  \_ref_obj: (work@cam_bram_top.cam_inst.write_data.write_data), line:90:25, endln:90:35
                    |vpiParent:
                    \_port: (write_data), line:90:13, endln:90:36
                    |vpiName:write_data
                    |vpiFullName:work@cam_bram_top.cam_inst.write_data.write_data
                |vpiPort:
                \_port: (write_delete), line:91:13, endln:91:40
                  |vpiParent:
                  \_ref_module: work@cam_bram (cam_inst), line:86:9, endln:86:17
                  |vpiName:write_delete
                  |vpiHighConn:
                  \_ref_obj: (work@cam_bram_top.cam_inst.write_delete.write_delete), line:91:27, endln:91:39
                    |vpiParent:
                    \_port: (write_delete), line:91:13, endln:91:40
                    |vpiName:write_delete
                    |vpiFullName:work@cam_bram_top.cam_inst.write_delete.write_delete
                |vpiPort:
                \_port: (write_enable), line:92:13, endln:92:40
                  |vpiParent:
                  \_ref_module: work@cam_bram (cam_inst), line:86:9, endln:86:17
                  |vpiName:write_enable
                  |vpiHighConn:
                  \_ref_obj: (work@cam_bram_top.cam_inst.write_enable.write_enable), line:92:27, endln:92:39
                    |vpiParent:
                    \_port: (write_enable), line:92:13, endln:92:40
                    |vpiName:write_enable
                    |vpiFullName:work@cam_bram_top.cam_inst.write_enable.write_enable
                |vpiPort:
                \_port: (write_busy), line:93:13, endln:93:36
                  |vpiParent:
                  \_ref_module: work@cam_bram (cam_inst), line:86:9, endln:86:17
                  |vpiName:write_busy
                  |vpiHighConn:
                  \_ref_obj: (work@cam_bram_top.cam_inst.write_busy.write_busy), line:93:25, endln:93:35
                    |vpiParent:
                    \_port: (write_busy), line:93:13, endln:93:36
                    |vpiName:write_busy
                    |vpiFullName:work@cam_bram_top.cam_inst.write_busy.write_busy
                |vpiPort:
                \_port: (compare_data), line:94:13, endln:94:40
                  |vpiParent:
                  \_ref_module: work@cam_bram (cam_inst), line:86:9, endln:86:17
                  |vpiName:compare_data
                  |vpiHighConn:
                  \_ref_obj: (work@cam_bram_top.cam_inst.compare_data.compare_data), line:94:27, endln:94:39
                    |vpiParent:
                    \_port: (compare_data), line:94:13, endln:94:40
                    |vpiName:compare_data
                    |vpiFullName:work@cam_bram_top.cam_inst.compare_data.compare_data
                |vpiPort:
                \_port: (match_many), line:95:13, endln:95:36
                  |vpiParent:
                  \_ref_module: work@cam_bram (cam_inst), line:86:9, endln:86:17
                  |vpiName:match_many
                  |vpiHighConn:
                  \_ref_obj: (work@cam_bram_top.cam_inst.match_many.match_many), line:95:25, endln:95:35
                    |vpiParent:
                    \_port: (match_many), line:95:13, endln:95:36
                    |vpiName:match_many
                    |vpiFullName:work@cam_bram_top.cam_inst.match_many.match_many
                |vpiPort:
                \_port: (match_single), line:96:13, endln:96:40
                  |vpiParent:
                  \_ref_module: work@cam_bram (cam_inst), line:86:9, endln:86:17
                  |vpiName:match_single
                  |vpiHighConn:
                  \_ref_obj: (work@cam_bram_top.cam_inst.match_single.match_single), line:96:27, endln:96:39
                    |vpiParent:
                    \_port: (match_single), line:96:13, endln:96:40
                    |vpiName:match_single
                    |vpiFullName:work@cam_bram_top.cam_inst.match_single.match_single
                |vpiPort:
                \_port: (match_addr), line:97:13, endln:97:36
                  |vpiParent:
                  \_ref_module: work@cam_bram (cam_inst), line:86:9, endln:86:17
                  |vpiName:match_addr
                  |vpiHighConn:
                  \_ref_obj: (work@cam_bram_top.cam_inst.match_addr.match_addr), line:97:25, endln:97:35
                    |vpiParent:
                    \_port: (match_addr), line:97:13, endln:97:36
                    |vpiName:match_addr
                    |vpiFullName:work@cam_bram_top.cam_inst.match_addr.match_addr
                |vpiPort:
                \_port: (match), line:98:13, endln:98:26
                  |vpiParent:
                  \_ref_module: work@cam_bram (cam_inst), line:86:9, endln:86:17
                  |vpiName:match
                  |vpiHighConn:
                  \_ref_obj: (work@cam_bram_top.cam_inst.match.match), line:98:20, endln:98:25
                    |vpiParent:
                    \_port: (match), line:98:13, endln:98:26
                    |vpiName:match
                    |vpiFullName:work@cam_bram_top.cam_inst.match.match
|uhdmallModules:
\_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@cam_srl
  |vpiParameter:
  \_parameter: (work@cam_srl.DATA_WIDTH), line:34:15, endln:34:25
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |UINT:64
    |vpiTypespec:
    \_ref_typespec: (work@cam_srl.DATA_WIDTH)
      |vpiParent:
      \_parameter: (work@cam_srl.DATA_WIDTH), line:34:15, endln:34:25
      |vpiFullName:work@cam_srl.DATA_WIDTH
      |vpiActual:
      \_int_typespec: , line:34:5, endln:34:30
    |vpiName:DATA_WIDTH
    |vpiFullName:work@cam_srl.DATA_WIDTH
  |vpiParameter:
  \_parameter: (work@cam_srl.ADDR_WIDTH), line:36:15, endln:36:25
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |UINT:5
    |vpiTypespec:
    \_ref_typespec: (work@cam_srl.ADDR_WIDTH)
      |vpiParent:
      \_parameter: (work@cam_srl.ADDR_WIDTH), line:36:15, endln:36:25
      |vpiFullName:work@cam_srl.ADDR_WIDTH
      |vpiActual:
      \_int_typespec: , line:36:5, endln:36:29
    |vpiName:ADDR_WIDTH
    |vpiFullName:work@cam_srl.ADDR_WIDTH
  |vpiParameter:
  \_parameter: (work@cam_srl.SLICE_WIDTH), line:38:15, endln:38:26
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |UINT:4
    |vpiTypespec:
    \_ref_typespec: (work@cam_srl.SLICE_WIDTH)
      |vpiParent:
      \_parameter: (work@cam_srl.SLICE_WIDTH), line:38:15, endln:38:26
      |vpiFullName:work@cam_srl.SLICE_WIDTH
      |vpiActual:
      \_int_typespec: , line:38:5, endln:38:30
    |vpiName:SLICE_WIDTH
    |vpiFullName:work@cam_srl.SLICE_WIDTH
  |vpiParameter:
  \_parameter: (work@cam_srl.SLICE_COUNT), line:58:12, endln:58:23
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiLocalParam:1
    |vpiName:SLICE_COUNT
    |vpiFullName:work@cam_srl.SLICE_COUNT
  |vpiParameter:
  \_parameter: (work@cam_srl.RAM_DEPTH), line:60:12, endln:60:21
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiLocalParam:1
    |vpiName:RAM_DEPTH
    |vpiFullName:work@cam_srl.RAM_DEPTH
  |vpiParameter:
  \_parameter: (work@cam_srl.STATE_INIT), line:63:5, endln:63:15
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |DEC:0
    |vpiTypespec:
    \_ref_typespec: (work@cam_srl.STATE_INIT)
      |vpiParent:
      \_parameter: (work@cam_srl.STATE_INIT), line:63:5, endln:63:15
      |vpiFullName:work@cam_srl.STATE_INIT
      |vpiActual:
      \_int_typespec: , line:62:12, endln:62:17
    |vpiLocalParam:1
    |vpiName:STATE_INIT
    |vpiFullName:work@cam_srl.STATE_INIT
  |vpiParameter:
  \_parameter: (work@cam_srl.STATE_IDLE), line:64:5, endln:64:15
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |DEC:1
    |vpiTypespec:
    \_ref_typespec: (work@cam_srl.STATE_IDLE)
      |vpiParent:
      \_parameter: (work@cam_srl.STATE_IDLE), line:64:5, endln:64:15
      |vpiFullName:work@cam_srl.STATE_IDLE
      |vpiActual:
      \_int_typespec: , line:62:12, endln:62:17
    |vpiLocalParam:1
    |vpiName:STATE_IDLE
    |vpiFullName:work@cam_srl.STATE_IDLE
  |vpiParameter:
  \_parameter: (work@cam_srl.STATE_WRITE), line:65:5, endln:65:16
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |DEC:2
    |vpiTypespec:
    \_ref_typespec: (work@cam_srl.STATE_WRITE)
      |vpiParent:
      \_parameter: (work@cam_srl.STATE_WRITE), line:65:5, endln:65:16
      |vpiFullName:work@cam_srl.STATE_WRITE
      |vpiActual:
      \_int_typespec: , line:62:12, endln:62:17
    |vpiLocalParam:1
    |vpiName:STATE_WRITE
    |vpiFullName:work@cam_srl.STATE_WRITE
  |vpiParameter:
  \_parameter: (work@cam_srl.STATE_DELETE), line:66:5, endln:66:17
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |DEC:3
    |vpiTypespec:
    \_ref_typespec: (work@cam_srl.STATE_DELETE)
      |vpiParent:
      \_parameter: (work@cam_srl.STATE_DELETE), line:66:5, endln:66:17
      |vpiFullName:work@cam_srl.STATE_DELETE
      |vpiActual:
      \_int_typespec: , line:62:12, endln:62:17
    |vpiLocalParam:1
    |vpiName:STATE_DELETE
    |vpiFullName:work@cam_srl.STATE_DELETE
  |vpiParamAssign:
  \_param_assign: , line:34:15, endln:34:30
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiRhs:
    \_constant: , line:34:28, endln:34:30
      |vpiParent:
      \_param_assign: , line:34:15, endln:34:30
      |vpiDecompile:64
      |vpiSize:64
      |UINT:64
      |vpiTypespec:
      \_ref_typespec: (work@cam_srl)
        |vpiParent:
        \_constant: , line:34:28, endln:34:30
        |vpiFullName:work@cam_srl
        |vpiActual:
        \_int_typespec: , line:34:5, endln:34:30
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@cam_srl.DATA_WIDTH), line:34:15, endln:34:25
  |vpiParamAssign:
  \_param_assign: , line:36:15, endln:36:29
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiRhs:
    \_constant: , line:36:28, endln:36:29
      |vpiParent:
      \_param_assign: , line:36:15, endln:36:29
      |vpiDecompile:5
      |vpiSize:64
      |UINT:5
      |vpiTypespec:
      \_ref_typespec: (work@cam_srl)
        |vpiParent:
        \_constant: , line:36:28, endln:36:29
        |vpiFullName:work@cam_srl
        |vpiActual:
        \_int_typespec: , line:36:5, endln:36:29
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@cam_srl.ADDR_WIDTH), line:36:15, endln:36:25
  |vpiParamAssign:
  \_param_assign: , line:38:15, endln:38:30
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiRhs:
    \_constant: , line:38:29, endln:38:30
      |vpiParent:
      \_param_assign: , line:38:15, endln:38:30
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiTypespec:
      \_ref_typespec: (work@cam_srl)
        |vpiParent:
        \_constant: , line:38:29, endln:38:30
        |vpiFullName:work@cam_srl
        |vpiActual:
        \_int_typespec: , line:38:5, endln:38:30
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@cam_srl.SLICE_WIDTH), line:38:15, endln:38:26
  |vpiParamAssign:
  \_param_assign: , line:58:12, endln:58:70
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiRhs:
    \_operation: , line:58:26, endln:58:70
      |vpiParent:
      \_param_assign: , line:58:12, endln:58:70
      |vpiOpType:12
      |vpiOperand:
      \_operation: , line:58:27, endln:58:55
        |vpiParent:
        \_operation: , line:58:26, endln:58:70
        |vpiOpType:11
        |vpiOperand:
        \_operation: , line:58:27, endln:58:51
          |vpiParent:
          \_operation: , line:58:27, endln:58:55
          |vpiOpType:24
          |vpiOperand:
          \_ref_obj: (work@cam_srl.DATA_WIDTH), line:58:27, endln:58:37
            |vpiParent:
            \_operation: , line:58:27, endln:58:51
            |vpiName:DATA_WIDTH
            |vpiFullName:work@cam_srl.DATA_WIDTH
          |vpiOperand:
          \_ref_obj: (work@cam_srl.SLICE_WIDTH), line:58:40, endln:58:51
            |vpiParent:
            \_operation: , line:58:27, endln:58:51
            |vpiName:SLICE_WIDTH
            |vpiFullName:work@cam_srl.SLICE_WIDTH
        |vpiOperand:
        \_constant: , line:58:54, endln:58:55
          |vpiParent:
          \_operation: , line:58:27, endln:58:55
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_ref_obj: (work@cam_srl.SLICE_WIDTH), line:58:59, endln:58:70
        |vpiParent:
        \_operation: , line:58:26, endln:58:70
        |vpiName:SLICE_WIDTH
        |vpiFullName:work@cam_srl.SLICE_WIDTH
    |vpiLhs:
    \_parameter: (work@cam_srl.SLICE_COUNT), line:58:12, endln:58:23
  |vpiParamAssign:
  \_param_assign: , line:60:12, endln:60:37
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiRhs:
    \_operation: , line:60:24, endln:60:37
      |vpiParent:
      \_param_assign: , line:60:12, endln:60:37
      |vpiOpType:43
      |vpiOperand:
      \_constant: , line:60:24, endln:60:25
        |vpiParent:
        \_operation: , line:60:24, endln:60:37
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_ref_obj: (work@cam_srl.ADDR_WIDTH), line:60:27, endln:60:37
        |vpiParent:
        \_operation: , line:60:24, endln:60:37
        |vpiName:ADDR_WIDTH
        |vpiFullName:work@cam_srl.ADDR_WIDTH
    |vpiLhs:
    \_parameter: (work@cam_srl.RAM_DEPTH), line:60:12, endln:60:21
  |vpiParamAssign:
  \_param_assign: , line:63:5, endln:63:22
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiRhs:
    \_constant: , line:63:18, endln:63:22
      |vpiParent:
      \_param_assign: , line:63:5, endln:63:22
      |vpiDecompile:2'd0
      |vpiSize:2
      |DEC:0
      |vpiTypespec:
      \_ref_typespec: (work@cam_srl)
        |vpiParent:
        \_constant: , line:63:18, endln:63:22
        |vpiFullName:work@cam_srl
        |vpiActual:
        \_int_typespec: , line:62:12, endln:62:17
      |vpiConstType:1
    |vpiLhs:
    \_parameter: (work@cam_srl.STATE_INIT), line:63:5, endln:63:15
  |vpiParamAssign:
  \_param_assign: , line:64:5, endln:64:22
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiRhs:
    \_constant: , line:64:18, endln:64:22
      |vpiParent:
      \_param_assign: , line:64:5, endln:64:22
      |vpiDecompile:2'd1
      |vpiSize:2
      |DEC:1
      |vpiTypespec:
      \_ref_typespec: (work@cam_srl)
        |vpiParent:
        \_constant: , line:64:18, endln:64:22
        |vpiFullName:work@cam_srl
        |vpiActual:
        \_int_typespec: , line:62:12, endln:62:17
      |vpiConstType:1
    |vpiLhs:
    \_parameter: (work@cam_srl.STATE_IDLE), line:64:5, endln:64:15
  |vpiParamAssign:
  \_param_assign: , line:65:5, endln:65:23
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiRhs:
    \_constant: , line:65:19, endln:65:23
      |vpiParent:
      \_param_assign: , line:65:5, endln:65:23
      |vpiDecompile:2'd2
      |vpiSize:2
      |DEC:2
      |vpiTypespec:
      \_ref_typespec: (work@cam_srl)
        |vpiParent:
        \_constant: , line:65:19, endln:65:23
        |vpiFullName:work@cam_srl
        |vpiActual:
        \_int_typespec: , line:62:12, endln:62:17
      |vpiConstType:1
    |vpiLhs:
    \_parameter: (work@cam_srl.STATE_WRITE), line:65:5, endln:65:16
  |vpiParamAssign:
  \_param_assign: , line:66:5, endln:66:24
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiRhs:
    \_constant: , line:66:20, endln:66:24
      |vpiParent:
      \_param_assign: , line:66:5, endln:66:24
      |vpiDecompile:2'd3
      |vpiSize:2
      |DEC:3
      |vpiTypespec:
      \_ref_typespec: (work@cam_srl)
        |vpiParent:
        \_constant: , line:66:20, endln:66:24
        |vpiFullName:work@cam_srl
        |vpiActual:
        \_int_typespec: , line:62:12, endln:62:17
      |vpiConstType:1
    |vpiLhs:
    \_parameter: (work@cam_srl.STATE_DELETE), line:66:5, endln:66:17
  |vpiDefName:work@cam_srl
  |vpiNet:
  \_logic_net: (work@cam_srl.clk), line:41:37, endln:41:40
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiName:clk
    |vpiFullName:work@cam_srl.clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_srl.rst), line:42:37, endln:42:40
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiName:rst
    |vpiFullName:work@cam_srl.rst
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_srl.write_addr), line:44:37, endln:44:47
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiName:write_addr
    |vpiFullName:work@cam_srl.write_addr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_srl.write_data), line:45:37, endln:45:47
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiName:write_data
    |vpiFullName:work@cam_srl.write_data
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_srl.write_delete), line:46:37, endln:46:49
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiName:write_delete
    |vpiFullName:work@cam_srl.write_delete
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_srl.write_enable), line:47:37, endln:47:49
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiName:write_enable
    |vpiFullName:work@cam_srl.write_enable
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_srl.write_busy), line:48:37, endln:48:47
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiName:write_busy
    |vpiFullName:work@cam_srl.write_busy
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_srl.compare_data), line:50:37, endln:50:49
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiName:compare_data
    |vpiFullName:work@cam_srl.compare_data
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_srl.match_many), line:51:37, endln:51:47
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiName:match_many
    |vpiFullName:work@cam_srl.match_many
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_srl.match_single), line:52:37, endln:52:49
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiName:match_single
    |vpiFullName:work@cam_srl.match_single
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_srl.match_addr), line:53:37, endln:53:47
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiName:match_addr
    |vpiFullName:work@cam_srl.match_addr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_srl.match), line:54:37, endln:54:42
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiName:match
    |vpiFullName:work@cam_srl.match
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_srl.state_reg), line:68:11, endln:68:20
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_srl.state_reg)
      |vpiParent:
      \_logic_net: (work@cam_srl.state_reg), line:68:11, endln:68:20
      |vpiFullName:work@cam_srl.state_reg
      |vpiActual:
      \_logic_typespec: , line:68:1, endln:68:33
    |vpiName:state_reg
    |vpiFullName:work@cam_srl.state_reg
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@cam_srl.state_next), line:68:35, endln:68:45
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_srl.state_next)
      |vpiParent:
      \_logic_net: (work@cam_srl.state_next), line:68:35, endln:68:45
      |vpiFullName:work@cam_srl.state_next
      |vpiActual:
      \_logic_typespec: , line:68:1, endln:68:10
    |vpiName:state_next
    |vpiFullName:work@cam_srl.state_next
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@cam_srl.compare_data_padded), line:70:36, endln:70:55
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_srl.compare_data_padded)
      |vpiParent:
      \_logic_net: (work@cam_srl.compare_data_padded), line:70:36, endln:70:55
      |vpiFullName:work@cam_srl.compare_data_padded
      |vpiActual:
      \_logic_typespec: , line:70:1, endln:70:35
    |vpiName:compare_data_padded
    |vpiFullName:work@cam_srl.compare_data_padded
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_srl.write_data_padded), line:71:36, endln:71:53
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_srl.write_data_padded)
      |vpiParent:
      \_logic_net: (work@cam_srl.write_data_padded), line:71:36, endln:71:53
      |vpiFullName:work@cam_srl.write_data_padded
      |vpiActual:
      \_logic_typespec: , line:71:1, endln:71:35
    |vpiName:write_data_padded
    |vpiFullName:work@cam_srl.write_data_padded
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_srl.count_reg), line:73:23, endln:73:32
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_srl.count_reg)
      |vpiParent:
      \_logic_net: (work@cam_srl.count_reg), line:73:23, endln:73:32
      |vpiFullName:work@cam_srl.count_reg
      |vpiActual:
      \_logic_typespec: , line:73:1, endln:73:54
    |vpiName:count_reg
    |vpiFullName:work@cam_srl.count_reg
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@cam_srl.count_next), line:73:56, endln:73:66
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_srl.count_next)
      |vpiParent:
      \_logic_net: (work@cam_srl.count_next), line:73:56, endln:73:66
      |vpiFullName:work@cam_srl.count_next
      |vpiActual:
      \_logic_typespec: , line:73:1, endln:73:22
    |vpiName:count_next
    |vpiFullName:work@cam_srl.count_next
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@cam_srl.shift_data), line:75:23, endln:75:33
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_srl.shift_data)
      |vpiParent:
      \_logic_net: (work@cam_srl.shift_data), line:75:23, endln:75:33
      |vpiFullName:work@cam_srl.shift_data
      |vpiActual:
      \_logic_typespec: , line:75:1, endln:75:22
    |vpiName:shift_data
    |vpiFullName:work@cam_srl.shift_data
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@cam_srl.shift_en), line:76:21, endln:76:29
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_srl.shift_en)
      |vpiParent:
      \_logic_net: (work@cam_srl.shift_en), line:76:21, endln:76:29
      |vpiFullName:work@cam_srl.shift_en
      |vpiActual:
      \_logic_typespec: , line:76:1, endln:76:20
    |vpiName:shift_en
    |vpiFullName:work@cam_srl.shift_en
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@cam_srl.write_addr_reg), line:78:22, endln:78:36
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_srl.write_addr_reg)
      |vpiParent:
      \_logic_net: (work@cam_srl.write_addr_reg), line:78:22, endln:78:36
      |vpiFullName:work@cam_srl.write_addr_reg
      |vpiActual:
      \_logic_typespec: , line:78:1, endln:78:57
    |vpiName:write_addr_reg
    |vpiFullName:work@cam_srl.write_addr_reg
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@cam_srl.write_addr_next), line:78:59, endln:78:74
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_srl.write_addr_next)
      |vpiParent:
      \_logic_net: (work@cam_srl.write_addr_next), line:78:59, endln:78:74
      |vpiFullName:work@cam_srl.write_addr_next
      |vpiActual:
      \_logic_typespec: , line:78:1, endln:78:21
    |vpiName:write_addr_next
    |vpiFullName:work@cam_srl.write_addr_next
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@cam_srl.write_data_padded_reg), line:79:35, endln:79:56
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_srl.write_data_padded_reg)
      |vpiParent:
      \_logic_net: (work@cam_srl.write_data_padded_reg), line:79:35, endln:79:56
      |vpiFullName:work@cam_srl.write_data_padded_reg
      |vpiActual:
      \_logic_typespec: , line:79:1, endln:79:90
    |vpiName:write_data_padded_reg
    |vpiFullName:work@cam_srl.write_data_padded_reg
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@cam_srl.write_data_padded_next), line:79:92, endln:79:114
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_srl.write_data_padded_next)
      |vpiParent:
      \_logic_net: (work@cam_srl.write_data_padded_next), line:79:92, endln:79:114
      |vpiFullName:work@cam_srl.write_data_padded_next
      |vpiActual:
      \_logic_typespec: , line:79:1, endln:79:34
    |vpiName:write_data_padded_next
    |vpiFullName:work@cam_srl.write_data_padded_next
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@cam_srl.write_busy_reg), line:81:5, endln:81:19
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_srl.write_busy_reg)
      |vpiParent:
      \_logic_net: (work@cam_srl.write_busy_reg), line:81:5, endln:81:19
      |vpiFullName:work@cam_srl.write_busy_reg
      |vpiActual:
      \_logic_typespec: , line:81:1, endln:81:26
    |vpiName:write_busy_reg
    |vpiFullName:work@cam_srl.write_busy_reg
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@cam_srl.match_raw_out), line:85:21, endln:85:34
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_srl.match_raw_out)
      |vpiParent:
      \_logic_net: (work@cam_srl.match_raw_out), line:85:21, endln:85:34
      |vpiFullName:work@cam_srl.match_raw_out
      |vpiActual:
      \_logic_typespec: , line:85:1, endln:85:51
    |vpiName:match_raw_out
    |vpiFullName:work@cam_srl.match_raw_out
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@cam_srl.match_many_raw), line:86:21, endln:86:35
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_srl.match_many_raw)
      |vpiParent:
      \_logic_net: (work@cam_srl.match_many_raw), line:86:21, endln:86:35
      |vpiFullName:work@cam_srl.match_many_raw
      |vpiActual:
      \_logic_typespec: , line:86:1, endln:86:20
    |vpiName:match_many_raw
    |vpiFullName:work@cam_srl.match_many_raw
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@cam_srl.match_many_reg), line:87:21, endln:87:35
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_srl.match_many_reg)
      |vpiParent:
      \_logic_net: (work@cam_srl.match_many_reg), line:87:21, endln:87:35
      |vpiFullName:work@cam_srl.match_many_reg
      |vpiActual:
      \_logic_typespec: , line:87:1, endln:87:55
    |vpiName:match_many_reg
    |vpiFullName:work@cam_srl.match_many_reg
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@cam_srl.k), line:91:9, endln:91:10
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_srl.k)
      |vpiParent:
      \_logic_net: (work@cam_srl.k), line:91:9, endln:91:10
      |vpiFullName:work@cam_srl.k
      |vpiActual:
      \_integer_typespec: , line:91:1, endln:91:8
    |vpiName:k
    |vpiFullName:work@cam_srl.k
  |vpiNet:
  \_logic_net: (work@cam_srl.i), line:111:9, endln:111:10
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiTypespec:
    \_ref_typespec: (work@cam_srl.i)
      |vpiParent:
      \_logic_net: (work@cam_srl.i), line:111:9, endln:111:10
      |vpiFullName:work@cam_srl.i
      |vpiActual:
      \_integer_typespec: , line:111:1, endln:111:8
    |vpiName:i
    |vpiFullName:work@cam_srl.i
  |vpiPort:
  \_port: (clk), line:41:37, endln:41:40
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@cam_srl.clk.clk), line:41:37, endln:41:40
      |vpiParent:
      \_port: (clk), line:41:37, endln:41:40
      |vpiName:clk
      |vpiFullName:work@cam_srl.clk.clk
      |vpiActual:
      \_logic_net: (work@cam_srl.clk), line:41:37, endln:41:40
    |vpiTypedef:
    \_ref_typespec: (work@cam_srl.clk)
      |vpiParent:
      \_port: (clk), line:41:37, endln:41:40
      |vpiFullName:work@cam_srl.clk
      |vpiActual:
      \_logic_typespec: , line:41:12, endln:41:16
  |vpiPort:
  \_port: (rst), line:42:37, endln:42:40
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiName:rst
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@cam_srl.rst.rst), line:42:37, endln:42:40
      |vpiParent:
      \_port: (rst), line:42:37, endln:42:40
      |vpiName:rst
      |vpiFullName:work@cam_srl.rst.rst
      |vpiActual:
      \_logic_net: (work@cam_srl.rst), line:42:37, endln:42:40
    |vpiTypedef:
    \_ref_typespec: (work@cam_srl.rst)
      |vpiParent:
      \_port: (rst), line:42:37, endln:42:40
      |vpiFullName:work@cam_srl.rst
      |vpiActual:
      \_logic_typespec: , line:42:12, endln:42:16
  |vpiPort:
  \_port: (write_addr), line:44:37, endln:44:47
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiName:write_addr
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@cam_srl.write_addr.write_addr), line:44:37, endln:44:47
      |vpiParent:
      \_port: (write_addr), line:44:37, endln:44:47
      |vpiName:write_addr
      |vpiFullName:work@cam_srl.write_addr.write_addr
      |vpiActual:
      \_logic_net: (work@cam_srl.write_addr), line:44:37, endln:44:47
    |vpiTypedef:
    \_ref_typespec: (work@cam_srl.write_addr)
      |vpiParent:
      \_port: (write_addr), line:44:37, endln:44:47
      |vpiFullName:work@cam_srl.write_addr
      |vpiActual:
      \_logic_typespec: , line:44:12, endln:44:33
  |vpiPort:
  \_port: (write_data), line:45:37, endln:45:47
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiName:write_data
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@cam_srl.write_data.write_data), line:45:37, endln:45:47
      |vpiParent:
      \_port: (write_data), line:45:37, endln:45:47
      |vpiName:write_data
      |vpiFullName:work@cam_srl.write_data.write_data
      |vpiActual:
      \_logic_net: (work@cam_srl.write_data), line:45:37, endln:45:47
    |vpiTypedef:
    \_ref_typespec: (work@cam_srl.write_data)
      |vpiParent:
      \_port: (write_data), line:45:37, endln:45:47
      |vpiFullName:work@cam_srl.write_data
      |vpiActual:
      \_logic_typespec: , line:45:12, endln:45:33
  |vpiPort:
  \_port: (write_delete), line:46:37, endln:46:49
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiName:write_delete
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@cam_srl.write_delete.write_delete), line:46:37, endln:46:49
      |vpiParent:
      \_port: (write_delete), line:46:37, endln:46:49
      |vpiName:write_delete
      |vpiFullName:work@cam_srl.write_delete.write_delete
      |vpiActual:
      \_logic_net: (work@cam_srl.write_delete), line:46:37, endln:46:49
    |vpiTypedef:
    \_ref_typespec: (work@cam_srl.write_delete)
      |vpiParent:
      \_port: (write_delete), line:46:37, endln:46:49
      |vpiFullName:work@cam_srl.write_delete
      |vpiActual:
      \_logic_typespec: , line:46:12, endln:46:16
  |vpiPort:
  \_port: (write_enable), line:47:37, endln:47:49
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiName:write_enable
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@cam_srl.write_enable.write_enable), line:47:37, endln:47:49
      |vpiParent:
      \_port: (write_enable), line:47:37, endln:47:49
      |vpiName:write_enable
      |vpiFullName:work@cam_srl.write_enable.write_enable
      |vpiActual:
      \_logic_net: (work@cam_srl.write_enable), line:47:37, endln:47:49
    |vpiTypedef:
    \_ref_typespec: (work@cam_srl.write_enable)
      |vpiParent:
      \_port: (write_enable), line:47:37, endln:47:49
      |vpiFullName:work@cam_srl.write_enable
      |vpiActual:
      \_logic_typespec: , line:47:12, endln:47:16
  |vpiPort:
  \_port: (write_busy), line:48:37, endln:48:47
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiName:write_busy
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@cam_srl.write_busy.write_busy), line:48:37, endln:48:47
      |vpiParent:
      \_port: (write_busy), line:48:37, endln:48:47
      |vpiName:write_busy
      |vpiFullName:work@cam_srl.write_busy.write_busy
      |vpiActual:
      \_logic_net: (work@cam_srl.write_busy), line:48:37, endln:48:47
    |vpiTypedef:
    \_ref_typespec: (work@cam_srl.write_busy)
      |vpiParent:
      \_port: (write_busy), line:48:37, endln:48:47
      |vpiFullName:work@cam_srl.write_busy
      |vpiActual:
      \_logic_typespec: , line:48:12, endln:48:16
  |vpiPort:
  \_port: (compare_data), line:50:37, endln:50:49
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiName:compare_data
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@cam_srl.compare_data.compare_data), line:50:37, endln:50:49
      |vpiParent:
      \_port: (compare_data), line:50:37, endln:50:49
      |vpiName:compare_data
      |vpiFullName:work@cam_srl.compare_data.compare_data
      |vpiActual:
      \_logic_net: (work@cam_srl.compare_data), line:50:37, endln:50:49
    |vpiTypedef:
    \_ref_typespec: (work@cam_srl.compare_data)
      |vpiParent:
      \_port: (compare_data), line:50:37, endln:50:49
      |vpiFullName:work@cam_srl.compare_data
      |vpiActual:
      \_logic_typespec: , line:50:12, endln:50:33
  |vpiPort:
  \_port: (match_many), line:51:37, endln:51:47
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiName:match_many
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@cam_srl.match_many.match_many), line:51:37, endln:51:47
      |vpiParent:
      \_port: (match_many), line:51:37, endln:51:47
      |vpiName:match_many
      |vpiFullName:work@cam_srl.match_many.match_many
      |vpiActual:
      \_logic_net: (work@cam_srl.match_many), line:51:37, endln:51:47
    |vpiTypedef:
    \_ref_typespec: (work@cam_srl.match_many)
      |vpiParent:
      \_port: (match_many), line:51:37, endln:51:47
      |vpiFullName:work@cam_srl.match_many
      |vpiActual:
      \_logic_typespec: , line:51:12, endln:51:36
  |vpiPort:
  \_port: (match_single), line:52:37, endln:52:49
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiName:match_single
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@cam_srl.match_single.match_single), line:52:37, endln:52:49
      |vpiParent:
      \_port: (match_single), line:52:37, endln:52:49
      |vpiName:match_single
      |vpiFullName:work@cam_srl.match_single.match_single
      |vpiActual:
      \_logic_net: (work@cam_srl.match_single), line:52:37, endln:52:49
    |vpiTypedef:
    \_ref_typespec: (work@cam_srl.match_single)
      |vpiParent:
      \_port: (match_single), line:52:37, endln:52:49
      |vpiFullName:work@cam_srl.match_single
      |vpiActual:
      \_logic_typespec: , line:52:12, endln:52:36
  |vpiPort:
  \_port: (match_addr), line:53:37, endln:53:47
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiName:match_addr
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@cam_srl.match_addr.match_addr), line:53:37, endln:53:47
      |vpiParent:
      \_port: (match_addr), line:53:37, endln:53:47
      |vpiName:match_addr
      |vpiFullName:work@cam_srl.match_addr.match_addr
      |vpiActual:
      \_logic_net: (work@cam_srl.match_addr), line:53:37, endln:53:47
    |vpiTypedef:
    \_ref_typespec: (work@cam_srl.match_addr)
      |vpiParent:
      \_port: (match_addr), line:53:37, endln:53:47
      |vpiFullName:work@cam_srl.match_addr
      |vpiActual:
      \_logic_typespec: , line:53:12, endln:53:33
  |vpiPort:
  \_port: (match), line:54:37, endln:54:42
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiName:match
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@cam_srl.match.match), line:54:37, endln:54:42
      |vpiParent:
      \_port: (match), line:54:37, endln:54:42
      |vpiName:match
      |vpiFullName:work@cam_srl.match.match
      |vpiActual:
      \_logic_net: (work@cam_srl.match), line:54:37, endln:54:42
    |vpiTypedef:
    \_ref_typespec: (work@cam_srl.match)
      |vpiParent:
      \_port: (match), line:54:37, endln:54:42
      |vpiFullName:work@cam_srl.match
      |vpiActual:
      \_logic_typespec: , line:54:12, endln:54:16
  |vpiProcess:
  \_always: , line:93:1, endln:98:4
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiStmt:
    \_event_control: , line:93:8, endln:93:10
      |vpiParent:
      \_always: , line:93:1, endln:98:4
      |vpiStmt:
      \_begin: (work@cam_srl), line:93:11, endln:98:4
        |vpiParent:
        \_event_control: , line:93:8, endln:93:10
        |vpiFullName:work@cam_srl
        |vpiStmt:
        \_assignment: , line:94:5, endln:94:31
          |vpiParent:
          \_begin: (work@cam_srl), line:93:11, endln:98:4
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_operation: , line:94:22, endln:94:31
            |vpiParent:
            \_assignment: , line:94:5, endln:94:31
            |vpiOpType:4
            |vpiOperand:
            \_ref_obj: (work@cam_srl.shift_en), line:94:23, endln:94:31
              |vpiParent:
              \_operation: , line:94:22, endln:94:31
              |vpiName:shift_en
              |vpiFullName:work@cam_srl.shift_en
              |vpiActual:
              \_logic_net: (work@cam_srl.shift_en), line:76:21, endln:76:29
          |vpiLhs:
          \_ref_obj: (work@cam_srl.match_many_raw), line:94:5, endln:94:19
            |vpiParent:
            \_assignment: , line:94:5, endln:94:31
            |vpiName:match_many_raw
            |vpiFullName:work@cam_srl.match_many_raw
            |vpiActual:
            \_logic_net: (work@cam_srl.match_many_raw), line:86:21, endln:86:35
        |vpiStmt:
        \_for_stmt: (work@cam_srl), line:95:5, endln:95:8
          |vpiParent:
          \_begin: (work@cam_srl), line:93:11, endln:98:4
          |vpiFullName:work@cam_srl
          |vpiForInitStmt:
          \_assignment: , line:95:10, endln:95:15
            |vpiParent:
            \_for_stmt: (work@cam_srl), line:95:5, endln:95:8
            |vpiRhs:
            \_constant: , line:95:14, endln:95:15
              |vpiParent:
              \_assignment: , line:95:10, endln:95:15
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiLhs:
            \_ref_var: (work@cam_srl.k), line:95:10, endln:95:11
              |vpiParent:
              \_assignment: , line:95:10, endln:95:15
              |vpiName:k
              |vpiFullName:work@cam_srl.k
          |vpiForIncStmt:
          \_assignment: , line:95:34, endln:95:43
            |vpiParent:
            \_for_stmt: (work@cam_srl), line:95:5, endln:95:8
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_operation: , line:95:38, endln:95:43
              |vpiParent:
              \_assignment: , line:95:34, endln:95:43
              |vpiOpType:24
              |vpiOperand:
              \_ref_obj: (work@cam_srl.k), line:95:38, endln:95:39
                |vpiParent:
                \_operation: , line:95:38, endln:95:43
                |vpiName:k
                |vpiFullName:work@cam_srl.k
                |vpiActual:
                \_logic_net: (work@cam_srl.k), line:91:9, endln:91:10
              |vpiOperand:
              \_constant: , line:95:42, endln:95:43
                |vpiParent:
                \_operation: , line:95:38, endln:95:43
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@cam_srl.k), line:95:34, endln:95:35
              |vpiParent:
              \_assignment: , line:95:34, endln:95:43
              |vpiName:k
              |vpiFullName:work@cam_srl.k
              |vpiActual:
              \_logic_net: (work@cam_srl.k), line:91:9, endln:91:10
          |vpiCondition:
          \_operation: , line:95:17, endln:95:32
            |vpiParent:
            \_for_stmt: (work@cam_srl), line:95:5, endln:95:8
            |vpiOpType:20
            |vpiOperand:
            \_ref_obj: (work@cam_srl.k), line:95:17, endln:95:18
              |vpiParent:
              \_operation: , line:95:17, endln:95:32
              |vpiName:k
              |vpiFullName:work@cam_srl.k
              |vpiActual:
              \_logic_net: (work@cam_srl.k), line:91:9, endln:91:10
            |vpiOperand:
            \_ref_obj: (work@cam_srl.SLICE_COUNT), line:95:21, endln:95:32
              |vpiParent:
              \_operation: , line:95:17, endln:95:32
              |vpiName:SLICE_COUNT
              |vpiFullName:work@cam_srl.SLICE_COUNT
          |vpiStmt:
          \_begin: (work@cam_srl), line:95:45, endln:97:8
            |vpiParent:
            \_for_stmt: (work@cam_srl), line:95:5, endln:95:8
            |vpiFullName:work@cam_srl
            |vpiStmt:
            \_assignment: , line:96:9, endln:96:59
              |vpiParent:
              \_begin: (work@cam_srl), line:95:45, endln:97:8
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_operation: , line:96:26, endln:96:59
                |vpiParent:
                \_assignment: , line:96:9, endln:96:59
                |vpiOpType:28
                |vpiOperand:
                \_ref_obj: (work@cam_srl.match_many_raw), line:96:26, endln:96:40
                  |vpiParent:
                  \_operation: , line:96:26, endln:96:59
                  |vpiName:match_many_raw
                  |vpiFullName:work@cam_srl.match_many_raw
                  |vpiActual:
                  \_logic_net: (work@cam_srl.match_many_raw), line:86:21, endln:86:35
                |vpiOperand:
                \_bit_select: (work@cam_srl.match_raw_out), line:96:57, endln:96:58
                  |vpiParent:
                  \_operation: , line:96:26, endln:96:59
                  |vpiName:match_raw_out
                  |vpiFullName:work@cam_srl.match_raw_out
                  |vpiIndex:
                  \_ref_obj: (work@cam_srl.k), line:96:57, endln:96:58
                    |vpiParent:
                    \_bit_select: (work@cam_srl.match_raw_out), line:96:57, endln:96:58
                    |vpiName:k
                    |vpiFullName:work@cam_srl.k
                    |vpiActual:
                    \_logic_net: (work@cam_srl.k), line:91:9, endln:91:10
              |vpiLhs:
              \_ref_obj: (work@cam_srl.match_many_raw), line:96:9, endln:96:23
                |vpiParent:
                \_assignment: , line:96:9, endln:96:59
                |vpiName:match_many_raw
                |vpiFullName:work@cam_srl.match_many_raw
                |vpiActual:
                \_logic_net: (work@cam_srl.match_many_raw), line:86:21, endln:86:35
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:136:1, endln:138:4
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiStmt:
    \_event_control: , line:136:8, endln:136:22
      |vpiParent:
      \_always: , line:136:1, endln:138:4
      |vpiCondition:
      \_operation: , line:136:10, endln:136:21
        |vpiParent:
        \_event_control: , line:136:8, endln:136:22
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@cam_srl.clk), line:136:18, endln:136:21
          |vpiParent:
          \_operation: , line:136:10, endln:136:21
          |vpiName:clk
          |vpiFullName:work@cam_srl.clk
          |vpiActual:
          \_logic_net: (work@cam_srl.clk), line:41:37, endln:41:40
      |vpiStmt:
      \_begin: (work@cam_srl), line:136:23, endln:138:4
        |vpiParent:
        \_event_control: , line:136:8, endln:136:22
        |vpiFullName:work@cam_srl
        |vpiStmt:
        \_assignment: , line:137:5, endln:137:37
          |vpiParent:
          \_begin: (work@cam_srl), line:136:23, endln:138:4
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@cam_srl.match_many_raw), line:137:23, endln:137:37
            |vpiParent:
            \_assignment: , line:137:5, endln:137:37
            |vpiName:match_many_raw
            |vpiFullName:work@cam_srl.match_many_raw
            |vpiActual:
            \_logic_net: (work@cam_srl.match_many_raw), line:86:21, endln:86:35
          |vpiLhs:
          \_ref_obj: (work@cam_srl.match_many_reg), line:137:5, endln:137:19
            |vpiParent:
            \_assignment: , line:137:5, endln:137:37
            |vpiName:match_many_reg
            |vpiFullName:work@cam_srl.match_many_reg
            |vpiActual:
            \_logic_net: (work@cam_srl.match_many_reg), line:87:21, endln:87:35
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:141:1, endln:206:4
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiStmt:
    \_event_control: , line:141:8, endln:141:10
      |vpiParent:
      \_always: , line:141:1, endln:206:4
      |vpiStmt:
      \_begin: (work@cam_srl), line:141:11, endln:206:4
        |vpiParent:
        \_event_control: , line:141:8, endln:141:10
        |vpiFullName:work@cam_srl
        |vpiStmt:
        \_assignment: , line:142:5, endln:142:28
          |vpiParent:
          \_begin: (work@cam_srl), line:141:11, endln:206:4
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_ref_obj: (work@cam_srl.STATE_IDLE), line:142:18, endln:142:28
            |vpiParent:
            \_assignment: , line:142:5, endln:142:28
            |vpiName:STATE_IDLE
            |vpiFullName:work@cam_srl.STATE_IDLE
          |vpiLhs:
          \_ref_obj: (work@cam_srl.state_next), line:142:5, endln:142:15
            |vpiParent:
            \_assignment: , line:142:5, endln:142:28
            |vpiName:state_next
            |vpiFullName:work@cam_srl.state_next
            |vpiActual:
            \_logic_net: (work@cam_srl.state_next), line:68:35, endln:68:45
        |vpiStmt:
        \_assignment: , line:144:5, endln:144:27
          |vpiParent:
          \_begin: (work@cam_srl), line:141:11, endln:206:4
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_ref_obj: (work@cam_srl.count_reg), line:144:18, endln:144:27
            |vpiParent:
            \_assignment: , line:144:5, endln:144:27
            |vpiName:count_reg
            |vpiFullName:work@cam_srl.count_reg
            |vpiActual:
            \_logic_net: (work@cam_srl.count_reg), line:73:23, endln:73:32
          |vpiLhs:
          \_ref_obj: (work@cam_srl.count_next), line:144:5, endln:144:15
            |vpiParent:
            \_assignment: , line:144:5, endln:144:27
            |vpiName:count_next
            |vpiFullName:work@cam_srl.count_next
            |vpiActual:
            \_logic_net: (work@cam_srl.count_next), line:73:56, endln:73:66
        |vpiStmt:
        \_assignment: , line:145:5, endln:145:37
          |vpiParent:
          \_begin: (work@cam_srl), line:141:11, endln:206:4
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_operation: , line:145:18, endln:145:37
            |vpiParent:
            \_assignment: , line:145:5, endln:145:37
            |vpiOpType:34
            |vpiOperand:
            \_ref_obj: (work@cam_srl.SLICE_COUNT), line:145:19, endln:145:30
              |vpiParent:
              \_operation: , line:145:18, endln:145:37
              |vpiName:SLICE_COUNT
              |vpiFullName:work@cam_srl.SLICE_COUNT
            |vpiOperand:
            \_operation: , line:145:30, endln:145:36
              |vpiParent:
              \_operation: , line:145:18, endln:145:37
              |vpiOpType:33
              |vpiOperand:
              \_constant: , line:145:31, endln:145:35
                |vpiDecompile:1'b0
                |vpiSize:1
                |BIN:0
                |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@cam_srl.shift_data), line:145:5, endln:145:15
            |vpiParent:
            \_assignment: , line:145:5, endln:145:37
            |vpiName:shift_data
            |vpiFullName:work@cam_srl.shift_data
            |vpiActual:
            \_logic_net: (work@cam_srl.shift_data), line:75:23, endln:75:33
        |vpiStmt:
        \_assignment: , line:146:5, endln:146:33
          |vpiParent:
          \_begin: (work@cam_srl), line:141:11, endln:206:4
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_operation: , line:146:16, endln:146:33
            |vpiParent:
            \_assignment: , line:146:5, endln:146:33
            |vpiOpType:34
            |vpiOperand:
            \_ref_obj: (work@cam_srl.RAM_DEPTH), line:146:17, endln:146:26
              |vpiParent:
              \_operation: , line:146:16, endln:146:33
              |vpiName:RAM_DEPTH
              |vpiFullName:work@cam_srl.RAM_DEPTH
            |vpiOperand:
            \_operation: , line:146:26, endln:146:32
              |vpiParent:
              \_operation: , line:146:16, endln:146:33
              |vpiOpType:33
              |vpiOperand:
              \_constant: , line:146:27, endln:146:31
                |vpiDecompile:1'b0
                |vpiSize:1
                |BIN:0
                |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@cam_srl.shift_en), line:146:5, endln:146:13
            |vpiParent:
            \_assignment: , line:146:5, endln:146:33
            |vpiName:shift_en
            |vpiFullName:work@cam_srl.shift_en
            |vpiActual:
            \_logic_net: (work@cam_srl.shift_en), line:76:21, endln:76:29
        |vpiStmt:
        \_assignment: , line:148:5, endln:148:37
          |vpiParent:
          \_begin: (work@cam_srl), line:141:11, endln:206:4
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_ref_obj: (work@cam_srl.write_addr_reg), line:148:23, endln:148:37
            |vpiParent:
            \_assignment: , line:148:5, endln:148:37
            |vpiName:write_addr_reg
            |vpiFullName:work@cam_srl.write_addr_reg
            |vpiActual:
            \_logic_net: (work@cam_srl.write_addr_reg), line:78:22, endln:78:36
          |vpiLhs:
          \_ref_obj: (work@cam_srl.write_addr_next), line:148:5, endln:148:20
            |vpiParent:
            \_assignment: , line:148:5, endln:148:37
            |vpiName:write_addr_next
            |vpiFullName:work@cam_srl.write_addr_next
            |vpiActual:
            \_logic_net: (work@cam_srl.write_addr_next), line:78:59, endln:78:74
        |vpiStmt:
        \_assignment: , line:149:5, endln:149:51
          |vpiParent:
          \_begin: (work@cam_srl), line:141:11, endln:206:4
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_ref_obj: (work@cam_srl.write_data_padded_reg), line:149:30, endln:149:51
            |vpiParent:
            \_assignment: , line:149:5, endln:149:51
            |vpiName:write_data_padded_reg
            |vpiFullName:work@cam_srl.write_data_padded_reg
            |vpiActual:
            \_logic_net: (work@cam_srl.write_data_padded_reg), line:79:35, endln:79:56
          |vpiLhs:
          \_ref_obj: (work@cam_srl.write_data_padded_next), line:149:5, endln:149:27
            |vpiParent:
            \_assignment: , line:149:5, endln:149:51
            |vpiName:write_data_padded_next
            |vpiFullName:work@cam_srl.write_data_padded_next
            |vpiActual:
            \_logic_net: (work@cam_srl.write_data_padded_next), line:79:92, endln:79:114
        |vpiStmt:
        \_case_stmt: , line:151:5, endln:205:12
          |vpiParent:
          \_begin: (work@cam_srl), line:141:11, endln:206:4
          |vpiCaseType:1
          |vpiCondition:
          \_ref_obj: (work@cam_srl.state_reg), line:151:11, endln:151:20
            |vpiParent:
            \_begin: (work@cam_srl), line:141:11, endln:206:4
            |vpiName:state_reg
            |vpiFullName:work@cam_srl.state_reg
            |vpiActual:
            \_logic_net: (work@cam_srl.state_reg), line:68:11, endln:68:20
          |vpiCaseItem:
          \_case_item: , line:152:9, endln:163:12
            |vpiParent:
            \_case_stmt: , line:151:5, endln:205:12
            |vpiExpr:
            \_ref_obj: (work@cam_srl.STATE_INIT), line:152:9, endln:152:19
              |vpiParent:
              \_begin: (work@cam_srl), line:141:11, endln:206:4
              |vpiName:STATE_INIT
              |vpiFullName:work@cam_srl.STATE_INIT
            |vpiStmt:
            \_begin: (work@cam_srl), line:152:21, endln:163:12
              |vpiParent:
              \_case_item: , line:152:9, endln:163:12
              |vpiFullName:work@cam_srl
              |vpiStmt:
              \_assignment: , line:154:13, endln:154:41
                |vpiParent:
                \_begin: (work@cam_srl), line:152:21, endln:163:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_operation: , line:154:24, endln:154:41
                  |vpiParent:
                  \_assignment: , line:154:13, endln:154:41
                  |vpiOpType:34
                  |vpiOperand:
                  \_ref_obj: (work@cam_srl.RAM_DEPTH), line:154:25, endln:154:34
                    |vpiParent:
                    \_operation: , line:154:24, endln:154:41
                    |vpiName:RAM_DEPTH
                    |vpiFullName:work@cam_srl.RAM_DEPTH
                  |vpiOperand:
                  \_operation: , line:154:34, endln:154:40
                    |vpiParent:
                    \_operation: , line:154:24, endln:154:41
                    |vpiOpType:33
                    |vpiOperand:
                    \_constant: , line:154:35, endln:154:39
                      |vpiDecompile:1'b1
                      |vpiSize:1
                      |BIN:1
                      |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@cam_srl.shift_en), line:154:13, endln:154:21
                  |vpiParent:
                  \_assignment: , line:154:13, endln:154:41
                  |vpiName:shift_en
                  |vpiFullName:work@cam_srl.shift_en
                  |vpiActual:
                  \_logic_net: (work@cam_srl.shift_en), line:76:21, endln:76:29
              |vpiStmt:
              \_assignment: , line:155:13, endln:155:45
                |vpiParent:
                \_begin: (work@cam_srl), line:152:21, endln:163:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_operation: , line:155:26, endln:155:45
                  |vpiParent:
                  \_assignment: , line:155:13, endln:155:45
                  |vpiOpType:34
                  |vpiOperand:
                  \_ref_obj: (work@cam_srl.SLICE_COUNT), line:155:27, endln:155:38
                    |vpiParent:
                    \_operation: , line:155:26, endln:155:45
                    |vpiName:SLICE_COUNT
                    |vpiFullName:work@cam_srl.SLICE_COUNT
                  |vpiOperand:
                  \_operation: , line:155:38, endln:155:44
                    |vpiParent:
                    \_operation: , line:155:26, endln:155:45
                    |vpiOpType:33
                    |vpiOperand:
                    \_constant: , line:155:39, endln:155:43
                      |vpiDecompile:1'b0
                      |vpiSize:1
                      |BIN:0
                      |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@cam_srl.shift_data), line:155:13, endln:155:23
                  |vpiParent:
                  \_assignment: , line:155:13, endln:155:45
                  |vpiName:shift_data
                  |vpiFullName:work@cam_srl.shift_data
                  |vpiActual:
                  \_logic_net: (work@cam_srl.shift_data), line:75:23, endln:75:33
              |vpiStmt:
              \_if_else: , line:157:13, endln:162:16
                |vpiParent:
                \_begin: (work@cam_srl), line:152:21, endln:163:12
                |vpiCondition:
                \_operation: , line:157:17, endln:157:31
                  |vpiParent:
                  \_begin: (work@cam_srl), line:152:21, endln:163:12
                  |vpiOpType:14
                  |vpiOperand:
                  \_ref_obj: (work@cam_srl.count_reg), line:157:17, endln:157:26
                    |vpiParent:
                    \_operation: , line:157:17, endln:157:31
                    |vpiName:count_reg
                    |vpiFullName:work@cam_srl.count_reg
                    |vpiActual:
                    \_logic_net: (work@cam_srl.count_reg), line:73:23, endln:73:32
                  |vpiOperand:
                  \_constant: , line:157:30, endln:157:31
                    |vpiParent:
                    \_operation: , line:157:17, endln:157:31
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                |vpiStmt:
                \_begin: (work@cam_srl), line:157:33, endln:159:16
                  |vpiParent:
                  \_if_else: , line:157:13, endln:162:16
                  |vpiFullName:work@cam_srl
                  |vpiStmt:
                  \_assignment: , line:158:17, endln:158:40
                    |vpiParent:
                    \_begin: (work@cam_srl), line:157:33, endln:159:16
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_ref_obj: (work@cam_srl.STATE_IDLE), line:158:30, endln:158:40
                      |vpiParent:
                      \_assignment: , line:158:17, endln:158:40
                      |vpiName:STATE_IDLE
                      |vpiFullName:work@cam_srl.STATE_IDLE
                    |vpiLhs:
                    \_ref_obj: (work@cam_srl.state_next), line:158:17, endln:158:27
                      |vpiParent:
                      \_assignment: , line:158:17, endln:158:40
                      |vpiName:state_next
                      |vpiFullName:work@cam_srl.state_next
                      |vpiActual:
                      \_logic_net: (work@cam_srl.state_next), line:68:35, endln:68:45
                |vpiElseStmt:
                \_begin: (work@cam_srl), line:159:22, endln:162:16
                  |vpiParent:
                  \_if_else: , line:157:13, endln:162:16
                  |vpiFullName:work@cam_srl
                  |vpiStmt:
                  \_assignment: , line:160:17, endln:160:43
                    |vpiParent:
                    \_begin: (work@cam_srl), line:159:22, endln:162:16
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_operation: , line:160:30, endln:160:43
                      |vpiParent:
                      \_assignment: , line:160:17, endln:160:43
                      |vpiOpType:11
                      |vpiOperand:
                      \_ref_obj: (work@cam_srl.count_reg), line:160:30, endln:160:39
                        |vpiParent:
                        \_operation: , line:160:30, endln:160:43
                        |vpiName:count_reg
                        |vpiFullName:work@cam_srl.count_reg
                        |vpiActual:
                        \_logic_net: (work@cam_srl.count_reg), line:73:23, endln:73:32
                      |vpiOperand:
                      \_constant: , line:160:42, endln:160:43
                        |vpiParent:
                        \_operation: , line:160:30, endln:160:43
                        |vpiDecompile:1
                        |vpiSize:64
                        |UINT:1
                        |vpiConstType:9
                    |vpiLhs:
                    \_ref_obj: (work@cam_srl.count_next), line:160:17, endln:160:27
                      |vpiParent:
                      \_assignment: , line:160:17, endln:160:43
                      |vpiName:count_next
                      |vpiFullName:work@cam_srl.count_next
                      |vpiActual:
                      \_logic_net: (work@cam_srl.count_next), line:73:56, endln:73:66
                  |vpiStmt:
                  \_assignment: , line:161:17, endln:161:40
                    |vpiParent:
                    \_begin: (work@cam_srl), line:159:22, endln:162:16
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_ref_obj: (work@cam_srl.STATE_INIT), line:161:30, endln:161:40
                      |vpiParent:
                      \_assignment: , line:161:17, endln:161:40
                      |vpiName:STATE_INIT
                      |vpiFullName:work@cam_srl.STATE_INIT
                    |vpiLhs:
                    \_ref_obj: (work@cam_srl.state_next), line:161:17, endln:161:27
                      |vpiParent:
                      \_assignment: , line:161:17, endln:161:40
                      |vpiName:state_next
                      |vpiFullName:work@cam_srl.state_next
                      |vpiActual:
                      \_logic_net: (work@cam_srl.state_next), line:68:35, endln:68:45
          |vpiCaseItem:
          \_case_item: , line:164:9, endln:177:12
            |vpiParent:
            \_case_stmt: , line:151:5, endln:205:12
            |vpiExpr:
            \_ref_obj: (work@cam_srl.STATE_IDLE), line:164:9, endln:164:19
              |vpiParent:
              \_begin: (work@cam_srl), line:141:11, endln:206:4
              |vpiName:STATE_IDLE
              |vpiFullName:work@cam_srl.STATE_IDLE
            |vpiStmt:
            \_begin: (work@cam_srl), line:164:21, endln:177:12
              |vpiParent:
              \_case_item: , line:164:9, endln:177:12
              |vpiFullName:work@cam_srl
              |vpiStmt:
              \_if_else: , line:165:13, endln:176:16
                |vpiParent:
                \_begin: (work@cam_srl), line:164:21, endln:177:12
                |vpiCondition:
                \_ref_obj: (work@cam_srl.write_enable), line:165:17, endln:165:29
                  |vpiParent:
                  \_begin: (work@cam_srl), line:164:21, endln:177:12
                  |vpiName:write_enable
                  |vpiFullName:work@cam_srl.write_enable
                  |vpiActual:
                  \_logic_net: (work@cam_srl.write_enable), line:47:37, endln:47:49
                |vpiStmt:
                \_begin: (work@cam_srl), line:165:31, endln:174:16
                  |vpiParent:
                  \_if_else: , line:165:13, endln:176:16
                  |vpiFullName:work@cam_srl
                  |vpiStmt:
                  \_assignment: , line:166:17, endln:166:45
                    |vpiParent:
                    \_begin: (work@cam_srl), line:165:31, endln:174:16
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_ref_obj: (work@cam_srl.write_addr), line:166:35, endln:166:45
                      |vpiParent:
                      \_assignment: , line:166:17, endln:166:45
                      |vpiName:write_addr
                      |vpiFullName:work@cam_srl.write_addr
                      |vpiActual:
                      \_logic_net: (work@cam_srl.write_addr), line:44:37, endln:44:47
                    |vpiLhs:
                    \_ref_obj: (work@cam_srl.write_addr_next), line:166:17, endln:166:32
                      |vpiParent:
                      \_assignment: , line:166:17, endln:166:45
                      |vpiName:write_addr_next
                      |vpiFullName:work@cam_srl.write_addr_next
                      |vpiActual:
                      \_logic_net: (work@cam_srl.write_addr_next), line:78:59, endln:78:74
                  |vpiStmt:
                  \_assignment: , line:167:17, endln:167:59
                    |vpiParent:
                    \_begin: (work@cam_srl), line:165:31, endln:174:16
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_ref_obj: (work@cam_srl.write_data_padded), line:167:42, endln:167:59
                      |vpiParent:
                      \_assignment: , line:167:17, endln:167:59
                      |vpiName:write_data_padded
                      |vpiFullName:work@cam_srl.write_data_padded
                      |vpiActual:
                      \_logic_net: (work@cam_srl.write_data_padded), line:71:36, endln:71:53
                    |vpiLhs:
                    \_ref_obj: (work@cam_srl.write_data_padded_next), line:167:17, endln:167:39
                      |vpiParent:
                      \_assignment: , line:167:17, endln:167:59
                      |vpiName:write_data_padded_next
                      |vpiFullName:work@cam_srl.write_data_padded_next
                      |vpiActual:
                      \_logic_net: (work@cam_srl.write_data_padded_next), line:79:92, endln:79:114
                  |vpiStmt:
                  \_assignment: , line:168:17, endln:168:49
                    |vpiParent:
                    \_begin: (work@cam_srl), line:165:31, endln:174:16
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_operation: , line:168:30, endln:168:49
                      |vpiParent:
                      \_assignment: , line:168:17, endln:168:49
                      |vpiOpType:34
                      |vpiOperand:
                      \_ref_obj: (work@cam_srl.SLICE_WIDTH), line:168:31, endln:168:42
                        |vpiParent:
                        \_operation: , line:168:30, endln:168:49
                        |vpiName:SLICE_WIDTH
                        |vpiFullName:work@cam_srl.SLICE_WIDTH
                      |vpiOperand:
                      \_operation: , line:168:42, endln:168:48
                        |vpiParent:
                        \_operation: , line:168:30, endln:168:49
                        |vpiOpType:33
                        |vpiOperand:
                        \_constant: , line:168:43, endln:168:47
                          |vpiDecompile:1'b1
                          |vpiSize:1
                          |BIN:1
                          |vpiConstType:3
                    |vpiLhs:
                    \_ref_obj: (work@cam_srl.count_next), line:168:17, endln:168:27
                      |vpiParent:
                      \_assignment: , line:168:17, endln:168:49
                      |vpiName:count_next
                      |vpiFullName:work@cam_srl.count_next
                      |vpiActual:
                      \_logic_net: (work@cam_srl.count_next), line:73:56, endln:73:66
                  |vpiStmt:
                  \_if_else: , line:169:17, endln:173:20
                    |vpiParent:
                    \_begin: (work@cam_srl), line:165:31, endln:174:16
                    |vpiCondition:
                    \_ref_obj: (work@cam_srl.write_delete), line:169:21, endln:169:33
                      |vpiParent:
                      \_begin: (work@cam_srl), line:165:31, endln:174:16
                      |vpiName:write_delete
                      |vpiFullName:work@cam_srl.write_delete
                      |vpiActual:
                      \_logic_net: (work@cam_srl.write_delete), line:46:37, endln:46:49
                    |vpiStmt:
                    \_begin: (work@cam_srl), line:169:35, endln:171:20
                      |vpiParent:
                      \_if_else: , line:169:17, endln:173:20
                      |vpiFullName:work@cam_srl
                      |vpiStmt:
                      \_assignment: , line:170:21, endln:170:46
                        |vpiParent:
                        \_begin: (work@cam_srl), line:169:35, endln:171:20
                        |vpiOpType:82
                        |vpiBlocking:1
                        |vpiRhs:
                        \_ref_obj: (work@cam_srl.STATE_DELETE), line:170:34, endln:170:46
                          |vpiParent:
                          \_assignment: , line:170:21, endln:170:46
                          |vpiName:STATE_DELETE
                          |vpiFullName:work@cam_srl.STATE_DELETE
                        |vpiLhs:
                        \_ref_obj: (work@cam_srl.state_next), line:170:21, endln:170:31
                          |vpiParent:
                          \_assignment: , line:170:21, endln:170:46
                          |vpiName:state_next
                          |vpiFullName:work@cam_srl.state_next
                          |vpiActual:
                          \_logic_net: (work@cam_srl.state_next), line:68:35, endln:68:45
                    |vpiElseStmt:
                    \_begin: (work@cam_srl), line:171:26, endln:173:20
                      |vpiParent:
                      \_if_else: , line:169:17, endln:173:20
                      |vpiFullName:work@cam_srl
                      |vpiStmt:
                      \_assignment: , line:172:21, endln:172:45
                        |vpiParent:
                        \_begin: (work@cam_srl), line:171:26, endln:173:20
                        |vpiOpType:82
                        |vpiBlocking:1
                        |vpiRhs:
                        \_ref_obj: (work@cam_srl.STATE_WRITE), line:172:34, endln:172:45
                          |vpiParent:
                          \_assignment: , line:172:21, endln:172:45
                          |vpiName:STATE_WRITE
                          |vpiFullName:work@cam_srl.STATE_WRITE
                        |vpiLhs:
                        \_ref_obj: (work@cam_srl.state_next), line:172:21, endln:172:31
                          |vpiParent:
                          \_assignment: , line:172:21, endln:172:45
                          |vpiName:state_next
                          |vpiFullName:work@cam_srl.state_next
                          |vpiActual:
                          \_logic_net: (work@cam_srl.state_next), line:68:35, endln:68:45
                |vpiElseStmt:
                \_begin: (work@cam_srl), line:174:22, endln:176:16
                  |vpiParent:
                  \_if_else: , line:165:13, endln:176:16
                  |vpiFullName:work@cam_srl
                  |vpiStmt:
                  \_assignment: , line:175:17, endln:175:40
                    |vpiParent:
                    \_begin: (work@cam_srl), line:174:22, endln:176:16
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_ref_obj: (work@cam_srl.STATE_IDLE), line:175:30, endln:175:40
                      |vpiParent:
                      \_assignment: , line:175:17, endln:175:40
                      |vpiName:STATE_IDLE
                      |vpiFullName:work@cam_srl.STATE_IDLE
                    |vpiLhs:
                    \_ref_obj: (work@cam_srl.state_next), line:175:17, endln:175:27
                      |vpiParent:
                      \_assignment: , line:175:17, endln:175:40
                      |vpiName:state_next
                      |vpiFullName:work@cam_srl.state_next
                      |vpiActual:
                      \_logic_net: (work@cam_srl.state_next), line:68:35, endln:68:45
          |vpiCaseItem:
          \_case_item: , line:178:9, endln:192:12
            |vpiParent:
            \_case_stmt: , line:151:5, endln:205:12
            |vpiExpr:
            \_ref_obj: (work@cam_srl.STATE_WRITE), line:178:9, endln:178:20
              |vpiParent:
              \_begin: (work@cam_srl), line:141:11, endln:206:4
              |vpiName:STATE_WRITE
              |vpiFullName:work@cam_srl.STATE_WRITE
            |vpiStmt:
            \_begin: (work@cam_srl), line:178:22, endln:192:12
              |vpiParent:
              \_case_item: , line:178:9, endln:192:12
              |vpiFullName:work@cam_srl
              |vpiStmt:
              \_assignment: , line:180:13, endln:180:42
                |vpiParent:
                \_begin: (work@cam_srl), line:178:22, endln:192:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_operation: , line:180:24, endln:180:42
                  |vpiParent:
                  \_assignment: , line:180:13, endln:180:42
                  |vpiOpType:22
                  |vpiOperand:
                  \_constant: , line:180:24, endln:180:28
                    |vpiParent:
                    \_operation: , line:180:24, endln:180:42
                    |vpiDecompile:1'b1
                    |vpiSize:1
                    |BIN:1
                    |vpiConstType:3
                  |vpiOperand:
                  \_ref_obj: (work@cam_srl.write_addr), line:180:32, endln:180:42
                    |vpiParent:
                    \_operation: , line:180:24, endln:180:42
                    |vpiName:write_addr
                    |vpiFullName:work@cam_srl.write_addr
                    |vpiActual:
                    \_logic_net: (work@cam_srl.write_addr), line:44:37, endln:44:47
                |vpiLhs:
                \_ref_obj: (work@cam_srl.shift_en), line:180:13, endln:180:21
                  |vpiParent:
                  \_assignment: , line:180:13, endln:180:42
                  |vpiName:shift_en
                  |vpiFullName:work@cam_srl.shift_en
                  |vpiActual:
                  \_logic_net: (work@cam_srl.shift_en), line:76:21, endln:76:29
              |vpiStmt:
              \_for_stmt: (work@cam_srl), line:182:13, endln:182:16
                |vpiParent:
                \_begin: (work@cam_srl), line:178:22, endln:192:12
                |vpiFullName:work@cam_srl
                |vpiForInitStmt:
                \_assignment: , line:182:18, endln:182:23
                  |vpiParent:
                  \_for_stmt: (work@cam_srl), line:182:13, endln:182:16
                  |vpiRhs:
                  \_constant: , line:182:22, endln:182:23
                    |vpiParent:
                    \_assignment: , line:182:18, endln:182:23
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                  |vpiLhs:
                  \_ref_var: (work@cam_srl.i), line:182:18, endln:182:19
                    |vpiParent:
                    \_assignment: , line:182:18, endln:182:23
                    |vpiName:i
                    |vpiFullName:work@cam_srl.i
                |vpiForIncStmt:
                \_assignment: , line:182:42, endln:182:51
                  |vpiParent:
                  \_for_stmt: (work@cam_srl), line:182:13, endln:182:16
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_operation: , line:182:46, endln:182:51
                    |vpiParent:
                    \_assignment: , line:182:42, endln:182:51
                    |vpiOpType:24
                    |vpiOperand:
                    \_ref_obj: (work@cam_srl.i), line:182:46, endln:182:47
                      |vpiParent:
                      \_operation: , line:182:46, endln:182:51
                      |vpiName:i
                      |vpiFullName:work@cam_srl.i
                      |vpiActual:
                      \_logic_net: (work@cam_srl.i), line:111:9, endln:111:10
                    |vpiOperand:
                    \_constant: , line:182:50, endln:182:51
                      |vpiParent:
                      \_operation: , line:182:46, endln:182:51
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
                  |vpiLhs:
                  \_ref_obj: (work@cam_srl.i), line:182:42, endln:182:43
                    |vpiParent:
                    \_assignment: , line:182:42, endln:182:51
                    |vpiName:i
                    |vpiFullName:work@cam_srl.i
                    |vpiActual:
                    \_logic_net: (work@cam_srl.i), line:111:9, endln:111:10
                |vpiCondition:
                \_operation: , line:182:25, endln:182:40
                  |vpiParent:
                  \_for_stmt: (work@cam_srl), line:182:13, endln:182:16
                  |vpiOpType:20
                  |vpiOperand:
                  \_ref_obj: (work@cam_srl.i), line:182:25, endln:182:26
                    |vpiParent:
                    \_operation: , line:182:25, endln:182:40
                    |vpiName:i
                    |vpiFullName:work@cam_srl.i
                    |vpiActual:
                    \_logic_net: (work@cam_srl.i), line:111:9, endln:111:10
                  |vpiOperand:
                  \_ref_obj: (work@cam_srl.SLICE_COUNT), line:182:29, endln:182:40
                    |vpiParent:
                    \_operation: , line:182:25, endln:182:40
                    |vpiName:SLICE_COUNT
                    |vpiFullName:work@cam_srl.SLICE_COUNT
                |vpiStmt:
                \_begin: (work@cam_srl), line:182:53, endln:184:16
                  |vpiParent:
                  \_for_stmt: (work@cam_srl), line:182:13, endln:182:16
                  |vpiFullName:work@cam_srl
                  |vpiStmt:
                  \_assignment: , line:183:17, endln:183:99
                    |vpiParent:
                    \_begin: (work@cam_srl), line:182:53, endln:184:16
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_operation: , line:183:33, endln:183:99
                      |vpiParent:
                      \_assignment: , line:183:17, endln:183:99
                      |vpiOpType:14
                      |vpiOperand:
                      \_ref_obj: (work@cam_srl.count_reg), line:183:33, endln:183:42
                        |vpiParent:
                        \_operation: , line:183:33, endln:183:99
                        |vpiName:count_reg
                        |vpiFullName:work@cam_srl.count_reg
                        |vpiActual:
                        \_logic_net: (work@cam_srl.count_reg), line:73:23, endln:73:32
                      |vpiOperand:
                      \_indexed_part_select: write_data_padded_reg (work@cam_srl.write_data_padded_reg), line:183:68, endln:183:98
                        |vpiParent:
                        \_operation: , line:183:33, endln:183:99
                        |vpiName:write_data_padded_reg
                        |vpiFullName:work@cam_srl.write_data_padded_reg
                        |vpiDefName:write_data_padded_reg
                        |vpiConstantSelect:1
                        |vpiIndexedPartSelectType:1
                        |vpiBaseExpr:
                        \_operation: , line:183:68, endln:183:83
                          |vpiParent:
                          \_indexed_part_select: write_data_padded_reg (work@cam_srl.write_data_padded_reg), line:183:68, endln:183:98
                          |vpiOpType:25
                          |vpiOperand:
                          \_ref_obj: (work@cam_srl.write_data_padded_reg.SLICE_WIDTH), line:183:68, endln:183:79
                            |vpiParent:
                            \_operation: , line:183:68, endln:183:83
                            |vpiName:SLICE_WIDTH
                            |vpiFullName:work@cam_srl.write_data_padded_reg.SLICE_WIDTH
                          |vpiOperand:
                          \_ref_obj: (work@cam_srl.write_data_padded_reg.i), line:183:82, endln:183:83
                            |vpiParent:
                            \_operation: , line:183:68, endln:183:83
                            |vpiName:i
                            |vpiFullName:work@cam_srl.write_data_padded_reg.i
                            |vpiActual:
                            \_logic_net: (work@cam_srl.i), line:111:9, endln:111:10
                        |vpiWidthExpr:
                        \_ref_obj: (work@cam_srl.SLICE_WIDTH), line:183:87, endln:183:98
                          |vpiParent:
                          \_indexed_part_select: write_data_padded_reg (work@cam_srl.write_data_padded_reg), line:183:68, endln:183:98
                          |vpiName:SLICE_WIDTH
                          |vpiFullName:work@cam_srl.SLICE_WIDTH
                    |vpiLhs:
                    \_bit_select: (work@cam_srl.shift_data), line:183:17, endln:183:30
                      |vpiParent:
                      \_assignment: , line:183:17, endln:183:99
                      |vpiName:shift_data
                      |vpiFullName:work@cam_srl.shift_data
                      |vpiIndex:
                      \_ref_obj: (work@cam_srl.i), line:183:28, endln:183:29
                        |vpiParent:
                        \_bit_select: (work@cam_srl.shift_data), line:183:17, endln:183:30
                        |vpiName:i
                        |vpiFullName:work@cam_srl.i
                        |vpiActual:
                        \_logic_net: (work@cam_srl.i), line:111:9, endln:111:10
              |vpiStmt:
              \_if_else: , line:186:13, endln:191:16
                |vpiParent:
                \_begin: (work@cam_srl), line:178:22, endln:192:12
                |vpiCondition:
                \_operation: , line:186:17, endln:186:31
                  |vpiParent:
                  \_begin: (work@cam_srl), line:178:22, endln:192:12
                  |vpiOpType:14
                  |vpiOperand:
                  \_ref_obj: (work@cam_srl.count_reg), line:186:17, endln:186:26
                    |vpiParent:
                    \_operation: , line:186:17, endln:186:31
                    |vpiName:count_reg
                    |vpiFullName:work@cam_srl.count_reg
                    |vpiActual:
                    \_logic_net: (work@cam_srl.count_reg), line:73:23, endln:73:32
                  |vpiOperand:
                  \_constant: , line:186:30, endln:186:31
                    |vpiParent:
                    \_operation: , line:186:17, endln:186:31
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                |vpiStmt:
                \_begin: (work@cam_srl), line:186:33, endln:188:16
                  |vpiParent:
                  \_if_else: , line:186:13, endln:191:16
                  |vpiFullName:work@cam_srl
                  |vpiStmt:
                  \_assignment: , line:187:17, endln:187:40
                    |vpiParent:
                    \_begin: (work@cam_srl), line:186:33, endln:188:16
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_ref_obj: (work@cam_srl.STATE_IDLE), line:187:30, endln:187:40
                      |vpiParent:
                      \_assignment: , line:187:17, endln:187:40
                      |vpiName:STATE_IDLE
                      |vpiFullName:work@cam_srl.STATE_IDLE
                    |vpiLhs:
                    \_ref_obj: (work@cam_srl.state_next), line:187:17, endln:187:27
                      |vpiParent:
                      \_assignment: , line:187:17, endln:187:40
                      |vpiName:state_next
                      |vpiFullName:work@cam_srl.state_next
                      |vpiActual:
                      \_logic_net: (work@cam_srl.state_next), line:68:35, endln:68:45
                |vpiElseStmt:
                \_begin: (work@cam_srl), line:188:22, endln:191:16
                  |vpiParent:
                  \_if_else: , line:186:13, endln:191:16
                  |vpiFullName:work@cam_srl
                  |vpiStmt:
                  \_assignment: , line:189:17, endln:189:43
                    |vpiParent:
                    \_begin: (work@cam_srl), line:188:22, endln:191:16
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_operation: , line:189:30, endln:189:43
                      |vpiParent:
                      \_assignment: , line:189:17, endln:189:43
                      |vpiOpType:11
                      |vpiOperand:
                      \_ref_obj: (work@cam_srl.count_reg), line:189:30, endln:189:39
                        |vpiParent:
                        \_operation: , line:189:30, endln:189:43
                        |vpiName:count_reg
                        |vpiFullName:work@cam_srl.count_reg
                        |vpiActual:
                        \_logic_net: (work@cam_srl.count_reg), line:73:23, endln:73:32
                      |vpiOperand:
                      \_constant: , line:189:42, endln:189:43
                        |vpiParent:
                        \_operation: , line:189:30, endln:189:43
                        |vpiDecompile:1
                        |vpiSize:64
                        |UINT:1
                        |vpiConstType:9
                    |vpiLhs:
                    \_ref_obj: (work@cam_srl.count_next), line:189:17, endln:189:27
                      |vpiParent:
                      \_assignment: , line:189:17, endln:189:43
                      |vpiName:count_next
                      |vpiFullName:work@cam_srl.count_next
                      |vpiActual:
                      \_logic_net: (work@cam_srl.count_next), line:73:56, endln:73:66
                  |vpiStmt:
                  \_assignment: , line:190:17, endln:190:41
                    |vpiParent:
                    \_begin: (work@cam_srl), line:188:22, endln:191:16
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_ref_obj: (work@cam_srl.STATE_WRITE), line:190:30, endln:190:41
                      |vpiParent:
                      \_assignment: , line:190:17, endln:190:41
                      |vpiName:STATE_WRITE
                      |vpiFullName:work@cam_srl.STATE_WRITE
                    |vpiLhs:
                    \_ref_obj: (work@cam_srl.state_next), line:190:17, endln:190:27
                      |vpiParent:
                      \_assignment: , line:190:17, endln:190:41
                      |vpiName:state_next
                      |vpiFullName:work@cam_srl.state_next
                      |vpiActual:
                      \_logic_net: (work@cam_srl.state_next), line:68:35, endln:68:45
          |vpiCaseItem:
          \_case_item: , line:193:9, endln:204:12
            |vpiParent:
            \_case_stmt: , line:151:5, endln:205:12
            |vpiExpr:
            \_ref_obj: (work@cam_srl.STATE_DELETE), line:193:9, endln:193:21
              |vpiParent:
              \_begin: (work@cam_srl), line:141:11, endln:206:4
              |vpiName:STATE_DELETE
              |vpiFullName:work@cam_srl.STATE_DELETE
            |vpiStmt:
            \_begin: (work@cam_srl), line:193:23, endln:204:12
              |vpiParent:
              \_case_item: , line:193:9, endln:204:12
              |vpiFullName:work@cam_srl
              |vpiStmt:
              \_assignment: , line:195:13, endln:195:42
                |vpiParent:
                \_begin: (work@cam_srl), line:193:23, endln:204:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_operation: , line:195:24, endln:195:42
                  |vpiParent:
                  \_assignment: , line:195:13, endln:195:42
                  |vpiOpType:22
                  |vpiOperand:
                  \_constant: , line:195:24, endln:195:28
                    |vpiParent:
                    \_operation: , line:195:24, endln:195:42
                    |vpiDecompile:1'b1
                    |vpiSize:1
                    |BIN:1
                    |vpiConstType:3
                  |vpiOperand:
                  \_ref_obj: (work@cam_srl.write_addr), line:195:32, endln:195:42
                    |vpiParent:
                    \_operation: , line:195:24, endln:195:42
                    |vpiName:write_addr
                    |vpiFullName:work@cam_srl.write_addr
                    |vpiActual:
                    \_logic_net: (work@cam_srl.write_addr), line:44:37, endln:44:47
                |vpiLhs:
                \_ref_obj: (work@cam_srl.shift_en), line:195:13, endln:195:21
                  |vpiParent:
                  \_assignment: , line:195:13, endln:195:42
                  |vpiName:shift_en
                  |vpiFullName:work@cam_srl.shift_en
                  |vpiActual:
                  \_logic_net: (work@cam_srl.shift_en), line:76:21, endln:76:29
              |vpiStmt:
              \_assignment: , line:196:13, endln:196:45
                |vpiParent:
                \_begin: (work@cam_srl), line:193:23, endln:204:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_operation: , line:196:26, endln:196:45
                  |vpiParent:
                  \_assignment: , line:196:13, endln:196:45
                  |vpiOpType:34
                  |vpiOperand:
                  \_ref_obj: (work@cam_srl.SLICE_COUNT), line:196:27, endln:196:38
                    |vpiParent:
                    \_operation: , line:196:26, endln:196:45
                    |vpiName:SLICE_COUNT
                    |vpiFullName:work@cam_srl.SLICE_COUNT
                  |vpiOperand:
                  \_operation: , line:196:38, endln:196:44
                    |vpiParent:
                    \_operation: , line:196:26, endln:196:45
                    |vpiOpType:33
                    |vpiOperand:
                    \_constant: , line:196:39, endln:196:43
                      |vpiDecompile:1'b0
                      |vpiSize:1
                      |BIN:0
                      |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@cam_srl.shift_data), line:196:13, endln:196:23
                  |vpiParent:
                  \_assignment: , line:196:13, endln:196:45
                  |vpiName:shift_data
                  |vpiFullName:work@cam_srl.shift_data
                  |vpiActual:
                  \_logic_net: (work@cam_srl.shift_data), line:75:23, endln:75:33
              |vpiStmt:
              \_if_else: , line:198:13, endln:203:16
                |vpiParent:
                \_begin: (work@cam_srl), line:193:23, endln:204:12
                |vpiCondition:
                \_operation: , line:198:17, endln:198:31
                  |vpiParent:
                  \_begin: (work@cam_srl), line:193:23, endln:204:12
                  |vpiOpType:14
                  |vpiOperand:
                  \_ref_obj: (work@cam_srl.count_reg), line:198:17, endln:198:26
                    |vpiParent:
                    \_operation: , line:198:17, endln:198:31
                    |vpiName:count_reg
                    |vpiFullName:work@cam_srl.count_reg
                    |vpiActual:
                    \_logic_net: (work@cam_srl.count_reg), line:73:23, endln:73:32
                  |vpiOperand:
                  \_constant: , line:198:30, endln:198:31
                    |vpiParent:
                    \_operation: , line:198:17, endln:198:31
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                |vpiStmt:
                \_begin: (work@cam_srl), line:198:33, endln:200:16
                  |vpiParent:
                  \_if_else: , line:198:13, endln:203:16
                  |vpiFullName:work@cam_srl
                  |vpiStmt:
                  \_assignment: , line:199:17, endln:199:40
                    |vpiParent:
                    \_begin: (work@cam_srl), line:198:33, endln:200:16
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_ref_obj: (work@cam_srl.STATE_IDLE), line:199:30, endln:199:40
                      |vpiParent:
                      \_assignment: , line:199:17, endln:199:40
                      |vpiName:STATE_IDLE
                      |vpiFullName:work@cam_srl.STATE_IDLE
                    |vpiLhs:
                    \_ref_obj: (work@cam_srl.state_next), line:199:17, endln:199:27
                      |vpiParent:
                      \_assignment: , line:199:17, endln:199:40
                      |vpiName:state_next
                      |vpiFullName:work@cam_srl.state_next
                      |vpiActual:
                      \_logic_net: (work@cam_srl.state_next), line:68:35, endln:68:45
                |vpiElseStmt:
                \_begin: (work@cam_srl), line:200:22, endln:203:16
                  |vpiParent:
                  \_if_else: , line:198:13, endln:203:16
                  |vpiFullName:work@cam_srl
                  |vpiStmt:
                  \_assignment: , line:201:17, endln:201:43
                    |vpiParent:
                    \_begin: (work@cam_srl), line:200:22, endln:203:16
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_operation: , line:201:30, endln:201:43
                      |vpiParent:
                      \_assignment: , line:201:17, endln:201:43
                      |vpiOpType:11
                      |vpiOperand:
                      \_ref_obj: (work@cam_srl.count_reg), line:201:30, endln:201:39
                        |vpiParent:
                        \_operation: , line:201:30, endln:201:43
                        |vpiName:count_reg
                        |vpiFullName:work@cam_srl.count_reg
                        |vpiActual:
                        \_logic_net: (work@cam_srl.count_reg), line:73:23, endln:73:32
                      |vpiOperand:
                      \_constant: , line:201:42, endln:201:43
                        |vpiParent:
                        \_operation: , line:201:30, endln:201:43
                        |vpiDecompile:1
                        |vpiSize:64
                        |UINT:1
                        |vpiConstType:9
                    |vpiLhs:
                    \_ref_obj: (work@cam_srl.count_next), line:201:17, endln:201:27
                      |vpiParent:
                      \_assignment: , line:201:17, endln:201:43
                      |vpiName:count_next
                      |vpiFullName:work@cam_srl.count_next
                      |vpiActual:
                      \_logic_net: (work@cam_srl.count_next), line:73:56, endln:73:66
                  |vpiStmt:
                  \_assignment: , line:202:17, endln:202:42
                    |vpiParent:
                    \_begin: (work@cam_srl), line:200:22, endln:203:16
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_ref_obj: (work@cam_srl.STATE_DELETE), line:202:30, endln:202:42
                      |vpiParent:
                      \_assignment: , line:202:17, endln:202:42
                      |vpiName:STATE_DELETE
                      |vpiFullName:work@cam_srl.STATE_DELETE
                    |vpiLhs:
                    \_ref_obj: (work@cam_srl.state_next), line:202:17, endln:202:27
                      |vpiParent:
                      \_assignment: , line:202:17, endln:202:42
                      |vpiName:state_next
                      |vpiFullName:work@cam_srl.state_next
                      |vpiActual:
                      \_logic_net: (work@cam_srl.state_next), line:68:35, endln:68:45
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:208:1, endln:221:4
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiStmt:
    \_event_control: , line:208:8, endln:208:22
      |vpiParent:
      \_always: , line:208:1, endln:221:4
      |vpiCondition:
      \_operation: , line:208:10, endln:208:21
        |vpiParent:
        \_event_control: , line:208:8, endln:208:22
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@cam_srl.clk), line:208:18, endln:208:21
          |vpiParent:
          \_operation: , line:208:10, endln:208:21
          |vpiName:clk
          |vpiFullName:work@cam_srl.clk
          |vpiActual:
          \_logic_net: (work@cam_srl.clk), line:41:37, endln:41:40
      |vpiStmt:
      \_begin: (work@cam_srl), line:208:23, endln:221:4
        |vpiParent:
        \_event_control: , line:208:8, endln:208:22
        |vpiFullName:work@cam_srl
        |vpiStmt:
        \_if_else: , line:209:5, endln:217:8
          |vpiParent:
          \_begin: (work@cam_srl), line:208:23, endln:221:4
          |vpiCondition:
          \_ref_obj: (work@cam_srl.rst), line:209:9, endln:209:12
            |vpiParent:
            \_begin: (work@cam_srl), line:208:23, endln:221:4
            |vpiName:rst
            |vpiFullName:work@cam_srl.rst
            |vpiActual:
            \_logic_net: (work@cam_srl.rst), line:42:37, endln:42:40
          |vpiStmt:
          \_begin: (work@cam_srl), line:209:14, endln:213:8
            |vpiParent:
            \_if_else: , line:209:5, endln:217:8
            |vpiFullName:work@cam_srl
            |vpiStmt:
            \_assignment: , line:210:9, endln:210:32
              |vpiParent:
              \_begin: (work@cam_srl), line:209:14, endln:213:8
              |vpiOpType:82
              |vpiRhs:
              \_ref_obj: (work@cam_srl.STATE_INIT), line:210:22, endln:210:32
                |vpiParent:
                \_assignment: , line:210:9, endln:210:32
                |vpiName:STATE_INIT
                |vpiFullName:work@cam_srl.STATE_INIT
              |vpiLhs:
              \_ref_obj: (work@cam_srl.state_reg), line:210:9, endln:210:18
                |vpiParent:
                \_assignment: , line:210:9, endln:210:32
                |vpiName:state_reg
                |vpiFullName:work@cam_srl.state_reg
                |vpiActual:
                \_logic_net: (work@cam_srl.state_reg), line:68:11, endln:68:20
            |vpiStmt:
            \_assignment: , line:211:9, endln:211:41
              |vpiParent:
              \_begin: (work@cam_srl), line:209:14, endln:213:8
              |vpiOpType:82
              |vpiRhs:
              \_operation: , line:211:22, endln:211:41
                |vpiParent:
                \_assignment: , line:211:9, endln:211:41
                |vpiOpType:34
                |vpiOperand:
                \_ref_obj: (work@cam_srl.SLICE_WIDTH), line:211:23, endln:211:34
                  |vpiParent:
                  \_operation: , line:211:22, endln:211:41
                  |vpiName:SLICE_WIDTH
                  |vpiFullName:work@cam_srl.SLICE_WIDTH
                |vpiOperand:
                \_operation: , line:211:34, endln:211:40
                  |vpiParent:
                  \_operation: , line:211:22, endln:211:41
                  |vpiOpType:33
                  |vpiOperand:
                  \_constant: , line:211:35, endln:211:39
                    |vpiDecompile:1'b1
                    |vpiSize:1
                    |BIN:1
                    |vpiConstType:3
              |vpiLhs:
              \_ref_obj: (work@cam_srl.count_reg), line:211:9, endln:211:18
                |vpiParent:
                \_assignment: , line:211:9, endln:211:41
                |vpiName:count_reg
                |vpiFullName:work@cam_srl.count_reg
                |vpiActual:
                \_logic_net: (work@cam_srl.count_reg), line:73:23, endln:73:32
            |vpiStmt:
            \_assignment: , line:212:9, endln:212:31
              |vpiParent:
              \_begin: (work@cam_srl), line:209:14, endln:213:8
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:212:27, endln:212:31
                |vpiDecompile:1'b1
                |vpiSize:1
                |BIN:1
                |vpiConstType:3
              |vpiLhs:
              \_ref_obj: (work@cam_srl.write_busy_reg), line:212:9, endln:212:23
                |vpiParent:
                \_assignment: , line:212:9, endln:212:31
                |vpiName:write_busy_reg
                |vpiFullName:work@cam_srl.write_busy_reg
                |vpiActual:
                \_logic_net: (work@cam_srl.write_busy_reg), line:81:5, endln:81:19
          |vpiElseStmt:
          \_begin: (work@cam_srl), line:213:14, endln:217:8
            |vpiParent:
            \_if_else: , line:209:5, endln:217:8
            |vpiFullName:work@cam_srl
            |vpiStmt:
            \_assignment: , line:214:9, endln:214:32
              |vpiParent:
              \_begin: (work@cam_srl), line:213:14, endln:217:8
              |vpiOpType:82
              |vpiRhs:
              \_ref_obj: (work@cam_srl.state_next), line:214:22, endln:214:32
                |vpiParent:
                \_assignment: , line:214:9, endln:214:32
                |vpiName:state_next
                |vpiFullName:work@cam_srl.state_next
                |vpiActual:
                \_logic_net: (work@cam_srl.state_next), line:68:35, endln:68:45
              |vpiLhs:
              \_ref_obj: (work@cam_srl.state_reg), line:214:9, endln:214:18
                |vpiParent:
                \_assignment: , line:214:9, endln:214:32
                |vpiName:state_reg
                |vpiFullName:work@cam_srl.state_reg
                |vpiActual:
                \_logic_net: (work@cam_srl.state_reg), line:68:11, endln:68:20
            |vpiStmt:
            \_assignment: , line:215:9, endln:215:32
              |vpiParent:
              \_begin: (work@cam_srl), line:213:14, endln:217:8
              |vpiOpType:82
              |vpiRhs:
              \_ref_obj: (work@cam_srl.count_next), line:215:22, endln:215:32
                |vpiParent:
                \_assignment: , line:215:9, endln:215:32
                |vpiName:count_next
                |vpiFullName:work@cam_srl.count_next
                |vpiActual:
                \_logic_net: (work@cam_srl.count_next), line:73:56, endln:73:66
              |vpiLhs:
              \_ref_obj: (work@cam_srl.count_reg), line:215:9, endln:215:18
                |vpiParent:
                \_assignment: , line:215:9, endln:215:32
                |vpiName:count_reg
                |vpiFullName:work@cam_srl.count_reg
                |vpiActual:
                \_logic_net: (work@cam_srl.count_reg), line:73:23, endln:73:32
            |vpiStmt:
            \_assignment: , line:216:9, endln:216:51
              |vpiParent:
              \_begin: (work@cam_srl), line:213:14, endln:217:8
              |vpiOpType:82
              |vpiRhs:
              \_operation: , line:216:27, endln:216:51
                |vpiParent:
                \_assignment: , line:216:9, endln:216:51
                |vpiOpType:15
                |vpiOperand:
                \_ref_obj: (work@cam_srl.state_next), line:216:27, endln:216:37
                  |vpiParent:
                  \_operation: , line:216:27, endln:216:51
                  |vpiName:state_next
                  |vpiFullName:work@cam_srl.state_next
                  |vpiActual:
                  \_logic_net: (work@cam_srl.state_next), line:68:35, endln:68:45
                |vpiOperand:
                \_ref_obj: (work@cam_srl.STATE_IDLE), line:216:41, endln:216:51
                  |vpiParent:
                  \_operation: , line:216:27, endln:216:51
                  |vpiName:STATE_IDLE
                  |vpiFullName:work@cam_srl.STATE_IDLE
              |vpiLhs:
              \_ref_obj: (work@cam_srl.write_busy_reg), line:216:9, endln:216:23
                |vpiParent:
                \_assignment: , line:216:9, endln:216:51
                |vpiName:write_busy_reg
                |vpiFullName:work@cam_srl.write_busy_reg
                |vpiActual:
                \_logic_net: (work@cam_srl.write_busy_reg), line:81:5, endln:81:19
        |vpiStmt:
        \_assignment: , line:219:5, endln:219:38
          |vpiParent:
          \_begin: (work@cam_srl), line:208:23, endln:221:4
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@cam_srl.write_addr_next), line:219:23, endln:219:38
            |vpiParent:
            \_assignment: , line:219:5, endln:219:38
            |vpiName:write_addr_next
            |vpiFullName:work@cam_srl.write_addr_next
            |vpiActual:
            \_logic_net: (work@cam_srl.write_addr_next), line:78:59, endln:78:74
          |vpiLhs:
          \_ref_obj: (work@cam_srl.write_addr_reg), line:219:5, endln:219:19
            |vpiParent:
            \_assignment: , line:219:5, endln:219:38
            |vpiName:write_addr_reg
            |vpiFullName:work@cam_srl.write_addr_reg
            |vpiActual:
            \_logic_net: (work@cam_srl.write_addr_reg), line:78:22, endln:78:36
        |vpiStmt:
        \_assignment: , line:220:5, endln:220:52
          |vpiParent:
          \_begin: (work@cam_srl), line:208:23, endln:221:4
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@cam_srl.write_data_padded_next), line:220:30, endln:220:52
            |vpiParent:
            \_assignment: , line:220:5, endln:220:52
            |vpiName:write_data_padded_next
            |vpiFullName:work@cam_srl.write_data_padded_next
            |vpiActual:
            \_logic_net: (work@cam_srl.write_data_padded_next), line:79:92, endln:79:114
          |vpiLhs:
          \_ref_obj: (work@cam_srl.write_data_padded_reg), line:220:5, endln:220:26
            |vpiParent:
            \_assignment: , line:220:5, endln:220:52
            |vpiName:write_data_padded_reg
            |vpiFullName:work@cam_srl.write_data_padded_reg
            |vpiActual:
            \_logic_net: (work@cam_srl.write_data_padded_reg), line:79:35, endln:79:56
    |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: , line:83:8, endln:83:35
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiRhs:
    \_ref_obj: (work@cam_srl.write_busy_reg), line:83:21, endln:83:35
      |vpiParent:
      \_cont_assign: , line:83:8, endln:83:35
      |vpiName:write_busy_reg
      |vpiFullName:work@cam_srl.write_busy_reg
      |vpiActual:
      \_logic_net: (work@cam_srl.write_busy_reg), line:81:5, endln:81:19
    |vpiLhs:
    \_ref_obj: (work@cam_srl.write_busy), line:83:8, endln:83:18
      |vpiParent:
      \_cont_assign: , line:83:8, endln:83:35
      |vpiName:write_busy
      |vpiFullName:work@cam_srl.write_busy
      |vpiActual:
      \_logic_net: (work@cam_srl.write_busy), line:48:37, endln:48:47
  |vpiContAssign:
  \_cont_assign: , line:89:8, endln:89:35
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiRhs:
    \_ref_obj: (work@cam_srl.match_many_reg), line:89:21, endln:89:35
      |vpiParent:
      \_cont_assign: , line:89:8, endln:89:35
      |vpiName:match_many_reg
      |vpiFullName:work@cam_srl.match_many_reg
      |vpiActual:
      \_logic_net: (work@cam_srl.match_many_reg), line:87:21, endln:87:35
    |vpiLhs:
    \_ref_obj: (work@cam_srl.match_many), line:89:8, endln:89:18
      |vpiParent:
      \_cont_assign: , line:89:8, endln:89:35
      |vpiName:match_many
      |vpiFullName:work@cam_srl.match_many
      |vpiActual:
      \_logic_net: (work@cam_srl.match_many), line:51:37, endln:51:47
  |vpiRefModule:
  \_ref_module: work@priority_encoder (priority_encoder_inst), line:104:1, endln:104:22
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiName:priority_encoder_inst
    |vpiDefName:work@priority_encoder
    |vpiActual:
    \_module_inst: work@priority_encoder (work@priority_encoder), file:${SURELOG_DIR}/third_party/tests/YosysCam/priority_encoder.vh, line:32:1, endln:94:10
    |vpiPort:
    \_port: (input_unencoded), line:105:5, endln:105:37
      |vpiParent:
      \_ref_module: work@priority_encoder (priority_encoder_inst), line:104:1, endln:104:22
      |vpiName:input_unencoded
      |vpiHighConn:
      \_ref_obj: (work@cam_srl.priority_encoder_inst.input_unencoded.match_many_reg), line:105:22, endln:105:36
        |vpiParent:
        \_port: (input_unencoded), line:105:5, endln:105:37
        |vpiName:match_many_reg
        |vpiFullName:work@cam_srl.priority_encoder_inst.input_unencoded.match_many_reg
        |vpiActual:
        \_logic_net: (work@cam_srl.match_many_reg), line:87:21, endln:87:35
    |vpiPort:
    \_port: (output_valid), line:106:5, endln:106:25
      |vpiParent:
      \_ref_module: work@priority_encoder (priority_encoder_inst), line:104:1, endln:104:22
      |vpiName:output_valid
      |vpiHighConn:
      \_ref_obj: (work@cam_srl.priority_encoder_inst.output_valid.match), line:106:19, endln:106:24
        |vpiParent:
        \_port: (output_valid), line:106:5, endln:106:25
        |vpiName:match
        |vpiFullName:work@cam_srl.priority_encoder_inst.output_valid.match
        |vpiActual:
        \_logic_net: (work@cam_srl.match), line:54:37, endln:54:42
    |vpiPort:
    \_port: (output_encoded), line:107:5, endln:107:32
      |vpiParent:
      \_ref_module: work@priority_encoder (priority_encoder_inst), line:104:1, endln:104:22
      |vpiName:output_encoded
      |vpiHighConn:
      \_ref_obj: (work@cam_srl.priority_encoder_inst.output_encoded.match_addr), line:107:21, endln:107:31
        |vpiParent:
        \_port: (output_encoded), line:107:5, endln:107:32
        |vpiName:match_addr
        |vpiFullName:work@cam_srl.priority_encoder_inst.output_encoded.match_addr
        |vpiActual:
        \_logic_net: (work@cam_srl.match_addr), line:53:37, endln:53:47
    |vpiPort:
    \_port: (output_unencoded), line:108:5, endln:108:36
      |vpiParent:
      \_ref_module: work@priority_encoder (priority_encoder_inst), line:104:1, endln:104:22
      |vpiName:output_unencoded
      |vpiHighConn:
      \_ref_obj: (work@cam_srl.priority_encoder_inst.output_unencoded.match_single), line:108:23, endln:108:35
        |vpiParent:
        \_port: (output_unencoded), line:108:5, endln:108:36
        |vpiName:match_single
        |vpiFullName:work@cam_srl.priority_encoder_inst.output_unencoded.match_single
        |vpiActual:
        \_logic_net: (work@cam_srl.match_single), line:52:37, endln:52:49
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@cam_srl (work@cam_srl), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl.vh, line:32:1, endln:223:10
    |vpiStmt:
    \_begin: (work@cam_srl)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@cam_srl
|uhdmallModules:
\_module_inst: work@cam_srl_top (work@cam_srl_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl_top.v, line:32:1, endln:103:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@cam_srl_top
  |vpiParameter:
  \_parameter: (work@cam_srl_top.DATA_WIDTH), line:34:15, endln:34:25
    |vpiParent:
    \_module_inst: work@cam_srl_top (work@cam_srl_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl_top.v, line:32:1, endln:103:10
    |UINT:64
    |vpiTypespec:
    \_ref_typespec: (work@cam_srl_top.DATA_WIDTH)
      |vpiParent:
      \_parameter: (work@cam_srl_top.DATA_WIDTH), line:34:15, endln:34:25
      |vpiFullName:work@cam_srl_top.DATA_WIDTH
      |vpiActual:
      \_int_typespec: , line:34:5, endln:34:30
    |vpiName:DATA_WIDTH
    |vpiFullName:work@cam_srl_top.DATA_WIDTH
  |vpiParameter:
  \_parameter: (work@cam_srl_top.ADDR_WIDTH), line:36:15, endln:36:25
    |vpiParent:
    \_module_inst: work@cam_srl_top (work@cam_srl_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl_top.v, line:32:1, endln:103:10
    |UINT:5
    |vpiTypespec:
    \_ref_typespec: (work@cam_srl_top.ADDR_WIDTH)
      |vpiParent:
      \_parameter: (work@cam_srl_top.ADDR_WIDTH), line:36:15, endln:36:25
      |vpiFullName:work@cam_srl_top.ADDR_WIDTH
      |vpiActual:
      \_int_typespec: , line:36:5, endln:36:29
    |vpiName:ADDR_WIDTH
    |vpiFullName:work@cam_srl_top.ADDR_WIDTH
  |vpiParameter:
  \_parameter: (work@cam_srl_top.CAM_STYLE), line:38:15, endln:38:24
    |vpiParent:
    \_module_inst: work@cam_srl_top (work@cam_srl_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl_top.v, line:32:1, endln:103:10
    |STRING:SRL
    |vpiTypespec:
    \_ref_typespec: (work@cam_srl_top.CAM_STYLE)
      |vpiParent:
      \_parameter: (work@cam_srl_top.CAM_STYLE), line:38:15, endln:38:24
      |vpiFullName:work@cam_srl_top.CAM_STYLE
      |vpiActual:
      \_string_typespec: 
    |vpiName:CAM_STYLE
    |vpiFullName:work@cam_srl_top.CAM_STYLE
  |vpiParameter:
  \_parameter: (work@cam_srl_top.SLICE_WIDTH), line:40:15, endln:40:26
    |vpiParent:
    \_module_inst: work@cam_srl_top (work@cam_srl_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl_top.v, line:32:1, endln:103:10
    |UINT:4
    |vpiTypespec:
    \_ref_typespec: (work@cam_srl_top.SLICE_WIDTH)
      |vpiParent:
      \_parameter: (work@cam_srl_top.SLICE_WIDTH), line:40:15, endln:40:26
      |vpiFullName:work@cam_srl_top.SLICE_WIDTH
      |vpiActual:
      \_int_typespec: , line:40:5, endln:40:30
    |vpiName:SLICE_WIDTH
    |vpiFullName:work@cam_srl_top.SLICE_WIDTH
  |vpiParamAssign:
  \_param_assign: , line:34:15, endln:34:30
    |vpiParent:
    \_module_inst: work@cam_srl_top (work@cam_srl_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl_top.v, line:32:1, endln:103:10
    |vpiRhs:
    \_constant: , line:34:28, endln:34:30
      |vpiParent:
      \_param_assign: , line:34:15, endln:34:30
      |vpiDecompile:64
      |vpiSize:64
      |UINT:64
      |vpiTypespec:
      \_ref_typespec: (work@cam_srl_top)
        |vpiParent:
        \_constant: , line:34:28, endln:34:30
        |vpiFullName:work@cam_srl_top
        |vpiActual:
        \_int_typespec: , line:34:5, endln:34:30
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@cam_srl_top.DATA_WIDTH), line:34:15, endln:34:25
  |vpiParamAssign:
  \_param_assign: , line:36:15, endln:36:29
    |vpiParent:
    \_module_inst: work@cam_srl_top (work@cam_srl_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl_top.v, line:32:1, endln:103:10
    |vpiRhs:
    \_constant: , line:36:28, endln:36:29
      |vpiParent:
      \_param_assign: , line:36:15, endln:36:29
      |vpiDecompile:5
      |vpiSize:64
      |UINT:5
      |vpiTypespec:
      \_ref_typespec: (work@cam_srl_top)
        |vpiParent:
        \_constant: , line:36:28, endln:36:29
        |vpiFullName:work@cam_srl_top
        |vpiActual:
        \_int_typespec: , line:36:5, endln:36:29
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@cam_srl_top.ADDR_WIDTH), line:36:15, endln:36:25
  |vpiParamAssign:
  \_param_assign: , line:38:15, endln:38:32
    |vpiParent:
    \_module_inst: work@cam_srl_top (work@cam_srl_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl_top.v, line:32:1, endln:103:10
    |vpiRhs:
    \_constant: , line:38:27, endln:38:32
      |vpiParent:
      \_param_assign: , line:38:15, endln:38:32
      |vpiDecompile:"SRL"
      |vpiSize:24
      |STRING:SRL
      |vpiTypespec:
      \_ref_typespec: (work@cam_srl_top)
        |vpiParent:
        \_constant: , line:38:27, endln:38:32
        |vpiFullName:work@cam_srl_top
        |vpiActual:
        \_string_typespec: 
      |vpiConstType:6
    |vpiLhs:
    \_parameter: (work@cam_srl_top.CAM_STYLE), line:38:15, endln:38:24
  |vpiParamAssign:
  \_param_assign: , line:40:15, endln:40:30
    |vpiParent:
    \_module_inst: work@cam_srl_top (work@cam_srl_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl_top.v, line:32:1, endln:103:10
    |vpiRhs:
    \_constant: , line:40:29, endln:40:30
      |vpiParent:
      \_param_assign: , line:40:15, endln:40:30
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiTypespec:
      \_ref_typespec: (work@cam_srl_top)
        |vpiParent:
        \_constant: , line:40:29, endln:40:30
        |vpiFullName:work@cam_srl_top
        |vpiActual:
        \_int_typespec: , line:40:5, endln:40:30
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@cam_srl_top.SLICE_WIDTH), line:40:15, endln:40:26
  |vpiDefName:work@cam_srl_top
  |vpiNet:
  \_logic_net: (work@cam_srl_top.clk), line:43:37, endln:43:40
    |vpiParent:
    \_module_inst: work@cam_srl_top (work@cam_srl_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl_top.v, line:32:1, endln:103:10
    |vpiName:clk
    |vpiFullName:work@cam_srl_top.clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_srl_top.rst), line:44:37, endln:44:40
    |vpiParent:
    \_module_inst: work@cam_srl_top (work@cam_srl_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl_top.v, line:32:1, endln:103:10
    |vpiName:rst
    |vpiFullName:work@cam_srl_top.rst
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_srl_top.write_addr), line:46:37, endln:46:47
    |vpiParent:
    \_module_inst: work@cam_srl_top (work@cam_srl_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl_top.v, line:32:1, endln:103:10
    |vpiName:write_addr
    |vpiFullName:work@cam_srl_top.write_addr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_srl_top.write_data), line:47:37, endln:47:47
    |vpiParent:
    \_module_inst: work@cam_srl_top (work@cam_srl_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl_top.v, line:32:1, endln:103:10
    |vpiName:write_data
    |vpiFullName:work@cam_srl_top.write_data
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_srl_top.write_delete), line:48:37, endln:48:49
    |vpiParent:
    \_module_inst: work@cam_srl_top (work@cam_srl_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl_top.v, line:32:1, endln:103:10
    |vpiName:write_delete
    |vpiFullName:work@cam_srl_top.write_delete
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_srl_top.write_enable), line:49:37, endln:49:49
    |vpiParent:
    \_module_inst: work@cam_srl_top (work@cam_srl_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl_top.v, line:32:1, endln:103:10
    |vpiName:write_enable
    |vpiFullName:work@cam_srl_top.write_enable
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_srl_top.write_busy), line:50:37, endln:50:47
    |vpiParent:
    \_module_inst: work@cam_srl_top (work@cam_srl_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl_top.v, line:32:1, endln:103:10
    |vpiName:write_busy
    |vpiFullName:work@cam_srl_top.write_busy
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_srl_top.compare_data), line:52:37, endln:52:49
    |vpiParent:
    \_module_inst: work@cam_srl_top (work@cam_srl_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl_top.v, line:32:1, endln:103:10
    |vpiName:compare_data
    |vpiFullName:work@cam_srl_top.compare_data
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_srl_top.match_many), line:53:37, endln:53:47
    |vpiParent:
    \_module_inst: work@cam_srl_top (work@cam_srl_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl_top.v, line:32:1, endln:103:10
    |vpiName:match_many
    |vpiFullName:work@cam_srl_top.match_many
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_srl_top.match_single), line:54:37, endln:54:49
    |vpiParent:
    \_module_inst: work@cam_srl_top (work@cam_srl_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl_top.v, line:32:1, endln:103:10
    |vpiName:match_single
    |vpiFullName:work@cam_srl_top.match_single
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_srl_top.match_addr), line:55:37, endln:55:47
    |vpiParent:
    \_module_inst: work@cam_srl_top (work@cam_srl_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl_top.v, line:32:1, endln:103:10
    |vpiName:match_addr
    |vpiFullName:work@cam_srl_top.match_addr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@cam_srl_top.match), line:56:37, endln:56:42
    |vpiParent:
    \_module_inst: work@cam_srl_top (work@cam_srl_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl_top.v, line:32:1, endln:103:10
    |vpiName:match
    |vpiFullName:work@cam_srl_top.match
    |vpiNetType:1
  |vpiPort:
  \_port: (clk), line:43:37, endln:43:40
    |vpiParent:
    \_module_inst: work@cam_srl_top (work@cam_srl_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl_top.v, line:32:1, endln:103:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@cam_srl_top.clk.clk), line:43:37, endln:43:40
      |vpiParent:
      \_port: (clk), line:43:37, endln:43:40
      |vpiName:clk
      |vpiFullName:work@cam_srl_top.clk.clk
      |vpiActual:
      \_logic_net: (work@cam_srl_top.clk), line:43:37, endln:43:40
    |vpiTypedef:
    \_ref_typespec: (work@cam_srl_top.clk)
      |vpiParent:
      \_port: (clk), line:43:37, endln:43:40
      |vpiFullName:work@cam_srl_top.clk
      |vpiActual:
      \_logic_typespec: , line:43:12, endln:43:16
  |vpiPort:
  \_port: (rst), line:44:37, endln:44:40
    |vpiParent:
    \_module_inst: work@cam_srl_top (work@cam_srl_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl_top.v, line:32:1, endln:103:10
    |vpiName:rst
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@cam_srl_top.rst.rst), line:44:37, endln:44:40
      |vpiParent:
      \_port: (rst), line:44:37, endln:44:40
      |vpiName:rst
      |vpiFullName:work@cam_srl_top.rst.rst
      |vpiActual:
      \_logic_net: (work@cam_srl_top.rst), line:44:37, endln:44:40
    |vpiTypedef:
    \_ref_typespec: (work@cam_srl_top.rst)
      |vpiParent:
      \_port: (rst), line:44:37, endln:44:40
      |vpiFullName:work@cam_srl_top.rst
      |vpiActual:
      \_logic_typespec: , line:44:12, endln:44:16
  |vpiPort:
  \_port: (write_addr), line:46:37, endln:46:47
    |vpiParent:
    \_module_inst: work@cam_srl_top (work@cam_srl_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl_top.v, line:32:1, endln:103:10
    |vpiName:write_addr
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@cam_srl_top.write_addr.write_addr), line:46:37, endln:46:47
      |vpiParent:
      \_port: (write_addr), line:46:37, endln:46:47
      |vpiName:write_addr
      |vpiFullName:work@cam_srl_top.write_addr.write_addr
      |vpiActual:
      \_logic_net: (work@cam_srl_top.write_addr), line:46:37, endln:46:47
    |vpiTypedef:
    \_ref_typespec: (work@cam_srl_top.write_addr)
      |vpiParent:
      \_port: (write_addr), line:46:37, endln:46:47
      |vpiFullName:work@cam_srl_top.write_addr
      |vpiActual:
      \_logic_typespec: , line:46:12, endln:46:33
  |vpiPort:
  \_port: (write_data), line:47:37, endln:47:47
    |vpiParent:
    \_module_inst: work@cam_srl_top (work@cam_srl_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl_top.v, line:32:1, endln:103:10
    |vpiName:write_data
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@cam_srl_top.write_data.write_data), line:47:37, endln:47:47
      |vpiParent:
      \_port: (write_data), line:47:37, endln:47:47
      |vpiName:write_data
      |vpiFullName:work@cam_srl_top.write_data.write_data
      |vpiActual:
      \_logic_net: (work@cam_srl_top.write_data), line:47:37, endln:47:47
    |vpiTypedef:
    \_ref_typespec: (work@cam_srl_top.write_data)
      |vpiParent:
      \_port: (write_data), line:47:37, endln:47:47
      |vpiFullName:work@cam_srl_top.write_data
      |vpiActual:
      \_logic_typespec: , line:47:12, endln:47:33
  |vpiPort:
  \_port: (write_delete), line:48:37, endln:48:49
    |vpiParent:
    \_module_inst: work@cam_srl_top (work@cam_srl_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl_top.v, line:32:1, endln:103:10
    |vpiName:write_delete
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@cam_srl_top.write_delete.write_delete), line:48:37, endln:48:49
      |vpiParent:
      \_port: (write_delete), line:48:37, endln:48:49
      |vpiName:write_delete
      |vpiFullName:work@cam_srl_top.write_delete.write_delete
      |vpiActual:
      \_logic_net: (work@cam_srl_top.write_delete), line:48:37, endln:48:49
    |vpiTypedef:
    \_ref_typespec: (work@cam_srl_top.write_delete)
      |vpiParent:
      \_port: (write_delete), line:48:37, endln:48:49
      |vpiFullName:work@cam_srl_top.write_delete
      |vpiActual:
      \_logic_typespec: , line:48:12, endln:48:16
  |vpiPort:
  \_port: (write_enable), line:49:37, endln:49:49
    |vpiParent:
    \_module_inst: work@cam_srl_top (work@cam_srl_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl_top.v, line:32:1, endln:103:10
    |vpiName:write_enable
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@cam_srl_top.write_enable.write_enable), line:49:37, endln:49:49
      |vpiParent:
      \_port: (write_enable), line:49:37, endln:49:49
      |vpiName:write_enable
      |vpiFullName:work@cam_srl_top.write_enable.write_enable
      |vpiActual:
      \_logic_net: (work@cam_srl_top.write_enable), line:49:37, endln:49:49
    |vpiTypedef:
    \_ref_typespec: (work@cam_srl_top.write_enable)
      |vpiParent:
      \_port: (write_enable), line:49:37, endln:49:49
      |vpiFullName:work@cam_srl_top.write_enable
      |vpiActual:
      \_logic_typespec: , line:49:12, endln:49:16
  |vpiPort:
  \_port: (write_busy), line:50:37, endln:50:47
    |vpiParent:
    \_module_inst: work@cam_srl_top (work@cam_srl_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl_top.v, line:32:1, endln:103:10
    |vpiName:write_busy
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@cam_srl_top.write_busy.write_busy), line:50:37, endln:50:47
      |vpiParent:
      \_port: (write_busy), line:50:37, endln:50:47
      |vpiName:write_busy
      |vpiFullName:work@cam_srl_top.write_busy.write_busy
      |vpiActual:
      \_logic_net: (work@cam_srl_top.write_busy), line:50:37, endln:50:47
    |vpiTypedef:
    \_ref_typespec: (work@cam_srl_top.write_busy)
      |vpiParent:
      \_port: (write_busy), line:50:37, endln:50:47
      |vpiFullName:work@cam_srl_top.write_busy
      |vpiActual:
      \_logic_typespec: , line:50:12, endln:50:16
  |vpiPort:
  \_port: (compare_data), line:52:37, endln:52:49
    |vpiParent:
    \_module_inst: work@cam_srl_top (work@cam_srl_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl_top.v, line:32:1, endln:103:10
    |vpiName:compare_data
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@cam_srl_top.compare_data.compare_data), line:52:37, endln:52:49
      |vpiParent:
      \_port: (compare_data), line:52:37, endln:52:49
      |vpiName:compare_data
      |vpiFullName:work@cam_srl_top.compare_data.compare_data
      |vpiActual:
      \_logic_net: (work@cam_srl_top.compare_data), line:52:37, endln:52:49
    |vpiTypedef:
    \_ref_typespec: (work@cam_srl_top.compare_data)
      |vpiParent:
      \_port: (compare_data), line:52:37, endln:52:49
      |vpiFullName:work@cam_srl_top.compare_data
      |vpiActual:
      \_logic_typespec: , line:52:12, endln:52:33
  |vpiPort:
  \_port: (match_many), line:53:37, endln:53:47
    |vpiParent:
    \_module_inst: work@cam_srl_top (work@cam_srl_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl_top.v, line:32:1, endln:103:10
    |vpiName:match_many
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@cam_srl_top.match_many.match_many), line:53:37, endln:53:47
      |vpiParent:
      \_port: (match_many), line:53:37, endln:53:47
      |vpiName:match_many
      |vpiFullName:work@cam_srl_top.match_many.match_many
      |vpiActual:
      \_logic_net: (work@cam_srl_top.match_many), line:53:37, endln:53:47
    |vpiTypedef:
    \_ref_typespec: (work@cam_srl_top.match_many)
      |vpiParent:
      \_port: (match_many), line:53:37, endln:53:47
      |vpiFullName:work@cam_srl_top.match_many
      |vpiActual:
      \_logic_typespec: , line:53:12, endln:53:36
  |vpiPort:
  \_port: (match_single), line:54:37, endln:54:49
    |vpiParent:
    \_module_inst: work@cam_srl_top (work@cam_srl_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl_top.v, line:32:1, endln:103:10
    |vpiName:match_single
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@cam_srl_top.match_single.match_single), line:54:37, endln:54:49
      |vpiParent:
      \_port: (match_single), line:54:37, endln:54:49
      |vpiName:match_single
      |vpiFullName:work@cam_srl_top.match_single.match_single
      |vpiActual:
      \_logic_net: (work@cam_srl_top.match_single), line:54:37, endln:54:49
    |vpiTypedef:
    \_ref_typespec: (work@cam_srl_top.match_single)
      |vpiParent:
      \_port: (match_single), line:54:37, endln:54:49
      |vpiFullName:work@cam_srl_top.match_single
      |vpiActual:
      \_logic_typespec: , line:54:12, endln:54:36
  |vpiPort:
  \_port: (match_addr), line:55:37, endln:55:47
    |vpiParent:
    \_module_inst: work@cam_srl_top (work@cam_srl_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl_top.v, line:32:1, endln:103:10
    |vpiName:match_addr
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@cam_srl_top.match_addr.match_addr), line:55:37, endln:55:47
      |vpiParent:
      \_port: (match_addr), line:55:37, endln:55:47
      |vpiName:match_addr
      |vpiFullName:work@cam_srl_top.match_addr.match_addr
      |vpiActual:
      \_logic_net: (work@cam_srl_top.match_addr), line:55:37, endln:55:47
    |vpiTypedef:
    \_ref_typespec: (work@cam_srl_top.match_addr)
      |vpiParent:
      \_port: (match_addr), line:55:37, endln:55:47
      |vpiFullName:work@cam_srl_top.match_addr
      |vpiActual:
      \_logic_typespec: , line:55:12, endln:55:33
  |vpiPort:
  \_port: (match), line:56:37, endln:56:42
    |vpiParent:
    \_module_inst: work@cam_srl_top (work@cam_srl_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl_top.v, line:32:1, endln:103:10
    |vpiName:match
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@cam_srl_top.match.match), line:56:37, endln:56:42
      |vpiParent:
      \_port: (match), line:56:37, endln:56:42
      |vpiName:match
      |vpiFullName:work@cam_srl_top.match.match
      |vpiActual:
      \_logic_net: (work@cam_srl_top.match), line:56:37, endln:56:42
    |vpiTypedef:
    \_ref_typespec: (work@cam_srl_top.match)
      |vpiParent:
      \_port: (match), line:56:37, endln:56:42
      |vpiFullName:work@cam_srl_top.match
      |vpiActual:
      \_logic_typespec: , line:56:12, endln:56:16
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@cam_srl_top (work@cam_srl_top), file:${SURELOG_DIR}/third_party/tests/YosysCam/cam_srl_top.v, line:32:1, endln:103:10
    |vpiStmt:
    \_begin: (work@cam_srl_top)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@cam_srl_top
      |vpiStmt:
      \_gen_if_else: , line:60:5, endln:100:8
        |vpiParent:
        \_begin: (work@cam_srl_top)
        |vpiCondition:
        \_operation: , line:60:9, endln:60:27
          |vpiParent:
          \_gen_if_else: , line:60:5, endln:100:8
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@cam_srl_top.CAM_STYLE), line:60:9, endln:60:18
            |vpiParent:
            \_operation: , line:60:9, endln:60:27
            |vpiName:CAM_STYLE
            |vpiFullName:work@cam_srl_top.CAM_STYLE
          |vpiOperand:
          \_constant: , line:60:22, endln:60:27
            |vpiParent:
            \_operation: , line:60:9, endln:60:27
            |vpiDecompile:"SRL"
            |vpiSize:24
            |STRING:SRL
            |vpiConstType:6
        |vpiStmt:
        \_begin: (work@cam_srl_top)
          |vpiParent:
          \_gen_if_else: , line:60:5, endln:100:8
          |vpiFullName:work@cam_srl_top
          |vpiStmt:
          \_ref_module: work@cam_srl (cam_inst), line:66:9, endln:66:17
            |vpiParent:
            \_begin: (work@cam_srl_top)
            |vpiName:cam_inst
            |vpiDefName:work@cam_srl
            |vpiPort:
            \_port: (clk), line:67:13, endln:67:22
              |vpiParent:
              \_ref_module: work@cam_srl (cam_inst), line:66:9, endln:66:17
              |vpiName:clk
              |vpiHighConn:
              \_ref_obj: (work@cam_srl_top.cam_inst.clk.clk), line:67:18, endln:67:21
                |vpiParent:
                \_port: (clk), line:67:13, endln:67:22
                |vpiName:clk
                |vpiFullName:work@cam_srl_top.cam_inst.clk.clk
            |vpiPort:
            \_port: (rst), line:68:13, endln:68:22
              |vpiParent:
              \_ref_module: work@cam_srl (cam_inst), line:66:9, endln:66:17
              |vpiName:rst
              |vpiHighConn:
              \_ref_obj: (work@cam_srl_top.cam_inst.rst.rst), line:68:18, endln:68:21
                |vpiParent:
                \_port: (rst), line:68:13, endln:68:22
                |vpiName:rst
                |vpiFullName:work@cam_srl_top.cam_inst.rst.rst
            |vpiPort:
            \_port: (write_addr), line:69:13, endln:69:36
              |vpiParent:
              \_ref_module: work@cam_srl (cam_inst), line:66:9, endln:66:17
              |vpiName:write_addr
              |vpiHighConn:
              \_ref_obj: (work@cam_srl_top.cam_inst.write_addr.write_addr), line:69:25, endln:69:35
                |vpiParent:
                \_port: (write_addr), line:69:13, endln:69:36
                |vpiName:write_addr
                |vpiFullName:work@cam_srl_top.cam_inst.write_addr.write_addr
            |vpiPort:
            \_port: (write_data), line:70:13, endln:70:36
              |vpiParent:
              \_ref_module: work@cam_srl (cam_inst), line:66:9, endln:66:17
              |vpiName:write_data
              |vpiHighConn:
              \_ref_obj: (work@cam_srl_top.cam_inst.write_data.write_data), line:70:25, endln:70:35
                |vpiParent:
                \_port: (write_data), line:70:13, endln:70:36
                |vpiName:write_data
                |vpiFullName:work@cam_srl_top.cam_inst.write_data.write_data
            |vpiPort:
            \_port: (write_delete), line:71:13, endln:71:40
              |vpiParent:
              \_ref_module: work@cam_srl (cam_inst), line:66:9, endln:66:17
              |vpiName:write_delete
              |vpiHighConn:
              \_ref_obj: (work@cam_srl_top.cam_inst.write_delete.write_delete), line:71:27, endln:71:39
                |vpiParent:
                \_port: (write_delete), line:71:13, endln:71:40
                |vpiName:write_delete
                |vpiFullName:work@cam_srl_top.cam_inst.write_delete.write_delete
            |vpiPort:
            \_port: (write_enable), line:72:13, endln:72:40
              |vpiParent:
              \_ref_module: work@cam_srl (cam_inst), line:66:9, endln:66:17
              |vpiName:write_enable
              |vpiHighConn:
              \_ref_obj: (work@cam_srl_top.cam_inst.write_enable.write_enable), line:72:27, endln:72:39
                |vpiParent:
                \_port: (write_enable), line:72:13, endln:72:40
                |vpiName:write_enable
                |vpiFullName:work@cam_srl_top.cam_inst.write_enable.write_enable
            |vpiPort:
            \_port: (write_busy), line:73:13, endln:73:36
              |vpiParent:
              \_ref_module: work@cam_srl (cam_inst), line:66:9, endln:66:17
              |vpiName:write_busy
              |vpiHighConn:
              \_ref_obj: (work@cam_srl_top.cam_inst.write_busy.write_busy), line:73:25, endln:73:35
                |vpiParent:
                \_port: (write_busy), line:73:13, endln:73:36
                |vpiName:write_busy
                |vpiFullName:work@cam_srl_top.cam_inst.write_busy.write_busy
            |vpiPort:
            \_port: (compare_data), line:74:13, endln:74:40
              |vpiParent:
              \_ref_module: work@cam_srl (cam_inst), line:66:9, endln:66:17
              |vpiName:compare_data
              |vpiHighConn:
              \_ref_obj: (work@cam_srl_top.cam_inst.compare_data.compare_data), line:74:27, endln:74:39
                |vpiParent:
                \_port: (compare_data), line:74:13, endln:74:40
                |vpiName:compare_data
                |vpiFullName:work@cam_srl_top.cam_inst.compare_data.compare_data
            |vpiPort:
            \_port: (match_many), line:75:13, endln:75:36
              |vpiParent:
              \_ref_module: work@cam_srl (cam_inst), line:66:9, endln:66:17
              |vpiName:match_many
              |vpiHighConn:
              \_ref_obj: (work@cam_srl_top.cam_inst.match_many.match_many), line:75:25, endln:75:35
                |vpiParent:
                \_port: (match_many), line:75:13, endln:75:36
                |vpiName:match_many
                |vpiFullName:work@cam_srl_top.cam_inst.match_many.match_many
            |vpiPort:
            \_port: (match_single), line:76:13, endln:76:40
              |vpiParent:
              \_ref_module: work@cam_srl (cam_inst), line:66:9, endln:66:17
              |vpiName:match_single
              |vpiHighConn:
              \_ref_obj: (work@cam_srl_top.cam_inst.match_single.match_single), line:76:27, endln:76:39
                |vpiParent:
                \_port: (match_single), line:76:13, endln:76:40
                |vpiName:match_single
                |vpiFullName:work@cam_srl_top.cam_inst.match_single.match_single
            |vpiPort:
            \_port: (match_addr), line:77:13, endln:77:36
              |vpiParent:
              \_ref_module: work@cam_srl (cam_inst), line:66:9, endln:66:17
              |vpiName:match_addr
              |vpiHighConn:
              \_ref_obj: (work@cam_srl_top.cam_inst.match_addr.match_addr), line:77:25, endln:77:35
                |vpiParent:
                \_port: (match_addr), line:77:13, endln:77:36
                |vpiName:match_addr
                |vpiFullName:work@cam_srl_top.cam_inst.match_addr.match_addr
            |vpiPort:
            \_port: (match), line:78:13, endln:78:26
              |vpiParent:
              \_ref_module: work@cam_srl (cam_inst), line:66:9, endln:66:17
              |vpiName:match
              |vpiHighConn:
              \_ref_obj: (work@cam_srl_top.cam_inst.match.match), line:78:20, endln:78:25
                |vpiParent:
                \_port: (match), line:78:13, endln:78:26
                |vpiName:match
                |vpiFullName:work@cam_srl_top.cam_inst.match.match
        |vpiElseStmt:
        \_begin: (work@cam_srl_top)
          |vpiParent:
          \_gen_if_else: , line:60:5, endln:100:8
          |vpiFullName:work@cam_srl_top
          |vpiStmt:
          \_gen_if: , line:80:14, endln:80:16
            |vpiParent:
            \_begin: (work@cam_srl_top)
            |vpiCondition:
            \_operation: , line:80:18, endln:80:37
              |vpiParent:
              \_gen_if: , line:80:14, endln:80:16
              |vpiOpType:14
              |vpiOperand:
              \_ref_obj: (work@cam_srl_top.CAM_STYLE), line:80:18, endln:80:27
                |vpiParent:
                \_operation: , line:80:18, endln:80:37
                |vpiName:CAM_STYLE
                |vpiFullName:work@cam_srl_top.CAM_STYLE
              |vpiOperand:
              \_constant: , line:80:31, endln:80:37
                |vpiParent:
                \_operation: , line:80:18, endln:80:37
                |vpiDecompile:"BRAM"
                |vpiSize:32
                |STRING:BRAM
                |vpiConstType:6
            |vpiStmt:
            \_begin: (work@cam_srl_top)
              |vpiParent:
              \_gen_if: , line:80:14, endln:80:16
              |vpiFullName:work@cam_srl_top
              |vpiStmt:
              \_ref_module: work@cam_bram (cam_inst), line:86:9, endln:86:17
                |vpiParent:
                \_begin: (work@cam_srl_top)
                |vpiName:cam_inst
                |vpiDefName:work@cam_bram
                |vpiPort:
                \_port: (clk), line:87:13, endln:87:22
                  |vpiParent:
                  \_ref_module: work@cam_bram (cam_inst), line:86:9, endln:86:17
                  |vpiName:clk
                  |vpiHighConn:
                  \_ref_obj: (work@cam_srl_top.cam_inst.clk.clk), line:87:18, endln:87:21
                    |vpiParent:
                    \_port: (clk), line:87:13, endln:87:22
                    |vpiName:clk
                    |vpiFullName:work@cam_srl_top.cam_inst.clk.clk
                |vpiPort:
                \_port: (rst), line:88:13, endln:88:22
                  |vpiParent:
                  \_ref_module: work@cam_bram (cam_inst), line:86:9, endln:86:17
                  |vpiName:rst
                  |vpiHighConn:
                  \_ref_obj: (work@cam_srl_top.cam_inst.rst.rst), line:88:18, endln:88:21
                    |vpiParent:
                    \_port: (rst), line:88:13, endln:88:22
                    |vpiName:rst
                    |vpiFullName:work@cam_srl_top.cam_inst.rst.rst
                |vpiPort:
                \_port: (write_addr), line:89:13, endln:89:36
                  |vpiParent:
                  \_ref_module: work@cam_bram (cam_inst), line:86:9, endln:86:17
                  |vpiName:write_addr
                  |vpiHighConn:
                  \_ref_obj: (work@cam_srl_top.cam_inst.write_addr.write_addr), line:89:25, endln:89:35
                    |vpiParent:
                    \_port: (write_addr), line:89:13, endln:89:36
                    |vpiName:write_addr
                    |vpiFullName:work@cam_srl_top.cam_inst.write_addr.write_addr
                |vpiPort:
                \_port: (write_data), line:90:13, endln:90:36
                  |vpiParent:
                  \_ref_module: work@cam_bram (cam_inst), line:86:9, endln:86:17
                  |vpiName:write_data
                  |vpiHighConn:
                  \_ref_obj: (work@cam_srl_top.cam_inst.write_data.write_data), line:90:25, endln:90:35
                    |vpiParent:
                    \_port: (write_data), line:90:13, endln:90:36
                    |vpiName:write_data
                    |vpiFullName:work@cam_srl_top.cam_inst.write_data.write_data
                |vpiPort:
                \_port: (write_delete), line:91:13, endln:91:40
                  |vpiParent:
                  \_ref_module: work@cam_bram (cam_inst), line:86:9, endln:86:17
                  |vpiName:write_delete
                  |vpiHighConn:
                  \_ref_obj: (work@cam_srl_top.cam_inst.write_delete.write_delete), line:91:27, endln:91:39
                    |vpiParent:
                    \_port: (write_delete), line:91:13, endln:91:40
                    |vpiName:write_delete
                    |vpiFullName:work@cam_srl_top.cam_inst.write_delete.write_delete
                |vpiPort:
                \_port: (write_enable), line:92:13, endln:92:40
                  |vpiParent:
                  \_ref_module: work@cam_bram (cam_inst), line:86:9, endln:86:17
                  |vpiName:write_enable
                  |vpiHighConn:
                  \_ref_obj: (work@cam_srl_top.cam_inst.write_enable.write_enable), line:92:27, endln:92:39
                    |vpiParent:
                    \_port: (write_enable), line:92:13, endln:92:40
                    |vpiName:write_enable
                    |vpiFullName:work@cam_srl_top.cam_inst.write_enable.write_enable
                |vpiPort:
                \_port: (write_busy), line:93:13, endln:93:36
                  |vpiParent:
                  \_ref_module: work@cam_bram (cam_inst), line:86:9, endln:86:17
                  |vpiName:write_busy
                  |vpiHighConn:
                  \_ref_obj: (work@cam_srl_top.cam_inst.write_busy.write_busy), line:93:25, endln:93:35
                    |vpiParent:
                    \_port: (write_busy), line:93:13, endln:93:36
                    |vpiName:write_busy
                    |vpiFullName:work@cam_srl_top.cam_inst.write_busy.write_busy
                |vpiPort:
                \_port: (compare_data), line:94:13, endln:94:40
                  |vpiParent:
                  \_ref_module: work@cam_bram (cam_inst), line:86:9, endln:86:17
                  |vpiName:compare_data
                  |vpiHighConn:
                  \_ref_obj: (work@cam_srl_top.cam_inst.compare_data.compare_data), line:94:27, endln:94:39
                    |vpiParent:
                    \_port: (compare_data), line:94:13, endln:94:40
                    |vpiName:compare_data
                    |vpiFullName:work@cam_srl_top.cam_inst.compare_data.compare_data
                |vpiPort:
                \_port: (match_many), line:95:13, endln:95:36
                  |vpiParent:
                  \_ref_module: work@cam_bram (cam_inst), line:86:9, endln:86:17
                  |vpiName:match_many
                  |vpiHighConn:
                  \_ref_obj: (work@cam_srl_top.cam_inst.match_many.match_many), line:95:25, endln:95:35
                    |vpiParent:
                    \_port: (match_many), line:95:13, endln:95:36
                    |vpiName:match_many
                    |vpiFullName:work@cam_srl_top.cam_inst.match_many.match_many
                |vpiPort:
                \_port: (match_single), line:96:13, endln:96:40
                  |vpiParent:
                  \_ref_module: work@cam_bram (cam_inst), line:86:9, endln:86:17
                  |vpiName:match_single
                  |vpiHighConn:
                  \_ref_obj: (work@cam_srl_top.cam_inst.match_single.match_single), line:96:27, endln:96:39
                    |vpiParent:
                    \_port: (match_single), line:96:13, endln:96:40
                    |vpiName:match_single
                    |vpiFullName:work@cam_srl_top.cam_inst.match_single.match_single
                |vpiPort:
                \_port: (match_addr), line:97:13, endln:97:36
                  |vpiParent:
                  \_ref_module: work@cam_bram (cam_inst), line:86:9, endln:86:17
                  |vpiName:match_addr
                  |vpiHighConn:
                  \_ref_obj: (work@cam_srl_top.cam_inst.match_addr.match_addr), line:97:25, endln:97:35
                    |vpiParent:
                    \_port: (match_addr), line:97:13, endln:97:36
                    |vpiName:match_addr
                    |vpiFullName:work@cam_srl_top.cam_inst.match_addr.match_addr
                |vpiPort:
                \_port: (match), line:98:13, endln:98:26
                  |vpiParent:
                  \_ref_module: work@cam_bram (cam_inst), line:86:9, endln:86:17
                  |vpiName:match
                  |vpiHighConn:
                  \_ref_obj: (work@cam_srl_top.cam_inst.match.match), line:98:20, endln:98:25
                    |vpiParent:
                    \_port: (match), line:98:13, endln:98:26
                    |vpiName:match
                    |vpiFullName:work@cam_srl_top.cam_inst.match.match
|uhdmallModules:
\_module_inst: work@priority_encoder (work@priority_encoder), file:${SURELOG_DIR}/third_party/tests/YosysCam/priority_encoder.vh, line:32:1, endln:94:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@priority_encoder
  |vpiParameter:
  \_parameter: (work@priority_encoder.WIDTH), line:34:15, endln:34:20
    |vpiParent:
    \_module_inst: work@priority_encoder (work@priority_encoder), file:${SURELOG_DIR}/third_party/tests/YosysCam/priority_encoder.vh, line:32:1, endln:94:10
    |UINT:4
    |vpiTypespec:
    \_ref_typespec: (work@priority_encoder.WIDTH)
      |vpiParent:
      \_parameter: (work@priority_encoder.WIDTH), line:34:15, endln:34:20
      |vpiFullName:work@priority_encoder.WIDTH
      |vpiActual:
      \_int_typespec: , line:34:5, endln:34:24
    |vpiName:WIDTH
    |vpiFullName:work@priority_encoder.WIDTH
  |vpiParameter:
  \_parameter: (work@priority_encoder.LSB_PRIORITY), line:36:15, endln:36:27
    |vpiParent:
    \_module_inst: work@priority_encoder (work@priority_encoder), file:${SURELOG_DIR}/third_party/tests/YosysCam/priority_encoder.vh, line:32:1, endln:94:10
    |STRING:LOW
    |vpiTypespec:
    \_ref_typespec: (work@priority_encoder.LSB_PRIORITY)
      |vpiParent:
      \_parameter: (work@priority_encoder.LSB_PRIORITY), line:36:15, endln:36:27
      |vpiFullName:work@priority_encoder.LSB_PRIORITY
      |vpiActual:
      \_string_typespec: 
    |vpiName:LSB_PRIORITY
    |vpiFullName:work@priority_encoder.LSB_PRIORITY
  |vpiParameter:
  \_parameter: (work@priority_encoder.W1), line:46:11, endln:46:13
    |vpiParent:
    \_module_inst: work@priority_encoder (work@priority_encoder), file:${SURELOG_DIR}/third_party/tests/YosysCam/priority_encoder.vh, line:32:1, endln:94:10
    |vpiName:W1
    |vpiFullName:work@priority_encoder.W1
  |vpiParameter:
  \_parameter: (work@priority_encoder.W2), line:47:11, endln:47:13
    |vpiParent:
    \_module_inst: work@priority_encoder (work@priority_encoder), file:${SURELOG_DIR}/third_party/tests/YosysCam/priority_encoder.vh, line:32:1, endln:94:10
    |vpiName:W2
    |vpiFullName:work@priority_encoder.W2
  |vpiParamAssign:
  \_param_assign: , line:34:15, endln:34:24
    |vpiParent:
    \_module_inst: work@priority_encoder (work@priority_encoder), file:${SURELOG_DIR}/third_party/tests/YosysCam/priority_encoder.vh, line:32:1, endln:94:10
    |vpiRhs:
    \_constant: , line:34:23, endln:34:24
      |vpiParent:
      \_param_assign: , line:34:15, endln:34:24
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiTypespec:
      \_ref_typespec: (work@priority_encoder)
        |vpiParent:
        \_constant: , line:34:23, endln:34:24
        |vpiFullName:work@priority_encoder
        |vpiActual:
        \_int_typespec: , line:34:5, endln:34:24
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@priority_encoder.WIDTH), line:34:15, endln:34:20
  |vpiParamAssign:
  \_param_assign: , line:36:15, endln:36:35
    |vpiParent:
    \_module_inst: work@priority_encoder (work@priority_encoder), file:${SURELOG_DIR}/third_party/tests/YosysCam/priority_encoder.vh, line:32:1, endln:94:10
    |vpiRhs:
    \_constant: , line:36:30, endln:36:35
      |vpiParent:
      \_param_assign: , line:36:15, endln:36:35
      |vpiDecompile:"LOW"
      |vpiSize:24
      |STRING:LOW
      |vpiTypespec:
      \_ref_typespec: (work@priority_encoder)
        |vpiParent:
        \_constant: , line:36:30, endln:36:35
        |vpiFullName:work@priority_encoder
        |vpiActual:
        \_string_typespec: 
      |vpiConstType:6
    |vpiLhs:
    \_parameter: (work@priority_encoder.LSB_PRIORITY), line:36:15, endln:36:27
  |vpiParamAssign:
  \_param_assign: , line:46:11, endln:46:32
    |vpiParent:
    \_module_inst: work@priority_encoder (work@priority_encoder), file:${SURELOG_DIR}/third_party/tests/YosysCam/priority_encoder.vh, line:32:1, endln:94:10
    |vpiRhs:
    \_operation: , line:46:16, endln:46:32
      |vpiParent:
      \_param_assign: , line:46:11, endln:46:32
      |vpiOpType:43
      |vpiOperand:
      \_constant: , line:46:16, endln:46:17
        |vpiParent:
        \_operation: , line:46:16, endln:46:32
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_sys_func_call: ($clog2), line:46:19, endln:46:32
        |vpiParent:
        \_operation: , line:46:16, endln:46:32
        |vpiArgument:
        \_ref_obj: (work@priority_encoder.WIDTH), line:46:26, endln:46:31
          |vpiParent:
          \_sys_func_call: ($clog2), line:46:19, endln:46:32
          |vpiName:WIDTH
          |vpiFullName:work@priority_encoder.WIDTH
        |vpiName:$clog2
    |vpiLhs:
    \_parameter: (work@priority_encoder.W1), line:46:11, endln:46:13
  |vpiParamAssign:
  \_param_assign: , line:47:11, endln:47:20
    |vpiParent:
    \_module_inst: work@priority_encoder (work@priority_encoder), file:${SURELOG_DIR}/third_party/tests/YosysCam/priority_encoder.vh, line:32:1, endln:94:10
    |vpiRhs:
    \_operation: , line:47:16, endln:47:20
      |vpiParent:
      \_param_assign: , line:47:11, endln:47:20
      |vpiOpType:12
      |vpiOperand:
      \_ref_obj: (work@priority_encoder.W1), line:47:16, endln:47:18
        |vpiParent:
        \_operation: , line:47:16, endln:47:20
        |vpiName:W1
        |vpiFullName:work@priority_encoder.W1
      |vpiOperand:
      \_constant: , line:47:19, endln:47:20
        |vpiParent:
        \_operation: , line:47:16, endln:47:20
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@priority_encoder.W2), line:47:11, endln:47:13
  |vpiDefName:work@priority_encoder
  |vpiNet:
  \_logic_net: (work@priority_encoder.input_unencoded), line:39:37, endln:39:52
    |vpiParent:
    \_module_inst: work@priority_encoder (work@priority_encoder), file:${SURELOG_DIR}/third_party/tests/YosysCam/priority_encoder.vh, line:32:1, endln:94:10
    |vpiName:input_unencoded
    |vpiFullName:work@priority_encoder.input_unencoded
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@priority_encoder.output_valid), line:40:37, endln:40:49
    |vpiParent:
    \_module_inst: work@priority_encoder (work@priority_encoder), file:${SURELOG_DIR}/third_party/tests/YosysCam/priority_encoder.vh, line:32:1, endln:94:10
    |vpiName:output_valid
    |vpiFullName:work@priority_encoder.output_valid
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@priority_encoder.output_encoded), line:41:37, endln:41:51
    |vpiParent:
    \_module_inst: work@priority_encoder (work@priority_encoder), file:${SURELOG_DIR}/third_party/tests/YosysCam/priority_encoder.vh, line:32:1, endln:94:10
    |vpiName:output_encoded
    |vpiFullName:work@priority_encoder.output_encoded
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@priority_encoder.output_unencoded), line:42:37, endln:42:53
    |vpiParent:
    \_module_inst: work@priority_encoder (work@priority_encoder), file:${SURELOG_DIR}/third_party/tests/YosysCam/priority_encoder.vh, line:32:1, endln:94:10
    |vpiName:output_unencoded
    |vpiFullName:work@priority_encoder.output_unencoded
    |vpiNetType:1
  |vpiPort:
  \_port: (input_unencoded), line:39:37, endln:39:52
    |vpiParent:
    \_module_inst: work@priority_encoder (work@priority_encoder), file:${SURELOG_DIR}/third_party/tests/YosysCam/priority_encoder.vh, line:32:1, endln:94:10
    |vpiName:input_unencoded
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@priority_encoder.input_unencoded.input_unencoded), line:39:37, endln:39:52
      |vpiParent:
      \_port: (input_unencoded), line:39:37, endln:39:52
      |vpiName:input_unencoded
      |vpiFullName:work@priority_encoder.input_unencoded.input_unencoded
      |vpiActual:
      \_logic_net: (work@priority_encoder.input_unencoded), line:39:37, endln:39:52
    |vpiTypedef:
    \_ref_typespec: (work@priority_encoder.input_unencoded)
      |vpiParent:
      \_port: (input_unencoded), line:39:37, endln:39:52
      |vpiFullName:work@priority_encoder.input_unencoded
      |vpiActual:
      \_logic_typespec: , line:39:12, endln:39:28
  |vpiPort:
  \_port: (output_valid), line:40:37, endln:40:49
    |vpiParent:
    \_module_inst: work@priority_encoder (work@priority_encoder), file:${SURELOG_DIR}/third_party/tests/YosysCam/priority_encoder.vh, line:32:1, endln:94:10
    |vpiName:output_valid
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@priority_encoder.output_valid.output_valid), line:40:37, endln:40:49
      |vpiParent:
      \_port: (output_valid), line:40:37, endln:40:49
      |vpiName:output_valid
      |vpiFullName:work@priority_encoder.output_valid.output_valid
      |vpiActual:
      \_logic_net: (work@priority_encoder.output_valid), line:40:37, endln:40:49
    |vpiTypedef:
    \_ref_typespec: (work@priority_encoder.output_valid)
      |vpiParent:
      \_port: (output_valid), line:40:37, endln:40:49
      |vpiFullName:work@priority_encoder.output_valid
      |vpiActual:
      \_logic_typespec: , line:40:12, endln:40:16
  |vpiPort:
  \_port: (output_encoded), line:41:37, endln:41:51
    |vpiParent:
    \_module_inst: work@priority_encoder (work@priority_encoder), file:${SURELOG_DIR}/third_party/tests/YosysCam/priority_encoder.vh, line:32:1, endln:94:10
    |vpiName:output_encoded
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@priority_encoder.output_encoded.output_encoded), line:41:37, endln:41:51
      |vpiParent:
      \_port: (output_encoded), line:41:37, endln:41:51
      |vpiName:output_encoded
      |vpiFullName:work@priority_encoder.output_encoded.output_encoded
      |vpiActual:
      \_logic_net: (work@priority_encoder.output_encoded), line:41:37, endln:41:51
    |vpiTypedef:
    \_ref_typespec: (work@priority_encoder.output_encoded)
      |vpiParent:
      \_port: (output_encoded), line:41:37, endln:41:51
      |vpiFullName:work@priority_encoder.output_encoded
      |vpiActual:
      \_logic_typespec: , line:41:12, endln:41:36
  |vpiPort:
  \_port: (output_unencoded), line:42:37, endln:42:53
    |vpiParent:
    \_module_inst: work@priority_encoder (work@priority_encoder), file:${SURELOG_DIR}/third_party/tests/YosysCam/priority_encoder.vh, line:32:1, endln:94:10
    |vpiName:output_unencoded
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@priority_encoder.output_unencoded.output_unencoded), line:42:37, endln:42:53
      |vpiParent:
      \_port: (output_unencoded), line:42:37, endln:42:53
      |vpiName:output_unencoded
      |vpiFullName:work@priority_encoder.output_unencoded.output_unencoded
      |vpiActual:
      \_logic_net: (work@priority_encoder.output_unencoded), line:42:37, endln:42:53
    |vpiTypedef:
    \_ref_typespec: (work@priority_encoder.output_unencoded)
      |vpiParent:
      \_port: (output_unencoded), line:42:37, endln:42:53
      |vpiFullName:work@priority_encoder.output_unencoded
      |vpiActual:
      \_logic_typespec: , line:42:12, endln:42:28
  |vpiContAssign:
  \_cont_assign: , line:92:8, endln:92:46
    |vpiParent:
    \_module_inst: work@priority_encoder (work@priority_encoder), file:${SURELOG_DIR}/third_party/tests/YosysCam/priority_encoder.vh, line:32:1, endln:94:10
    |vpiRhs:
    \_operation: , line:92:27, endln:92:46
      |vpiParent:
      \_cont_assign: , line:92:8, endln:92:46
      |vpiOpType:22
      |vpiOperand:
      \_constant: , line:92:27, endln:92:28
        |vpiParent:
        \_operation: , line:92:27, endln:92:46
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiOperand:
      \_ref_obj: (work@priority_encoder.output_encoded), line:92:32, endln:92:46
        |vpiParent:
        \_operation: , line:92:27, endln:92:46
        |vpiName:output_encoded
        |vpiFullName:work@priority_encoder.output_encoded
        |vpiActual:
        \_logic_net: (work@priority_encoder.output_encoded), line:41:37, endln:41:51
    |vpiLhs:
    \_ref_obj: (work@priority_encoder.output_unencoded), line:92:8, endln:92:24
      |vpiParent:
      \_cont_assign: , line:92:8, endln:92:46
      |vpiName:output_unencoded
      |vpiFullName:work@priority_encoder.output_unencoded
      |vpiActual:
      \_logic_net: (work@priority_encoder.output_unencoded), line:42:37, endln:42:53
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@priority_encoder (work@priority_encoder), file:${SURELOG_DIR}/third_party/tests/YosysCam/priority_encoder.vh, line:32:1, endln:94:10
    |vpiStmt:
    \_begin: (work@priority_encoder)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@priority_encoder
      |vpiStmt:
      \_gen_if_else: , line:50:5, endln:88:8
        |vpiParent:
        \_begin: (work@priority_encoder)
        |vpiCondition:
        \_operation: , line:50:9, endln:50:19
          |vpiParent:
          \_gen_if_else: , line:50:5, endln:88:8
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@priority_encoder.WIDTH), line:50:9, endln:50:14
            |vpiParent:
            \_operation: , line:50:9, endln:50:19
            |vpiName:WIDTH
            |vpiFullName:work@priority_encoder.WIDTH
          |vpiOperand:
          \_constant: , line:50:18, endln:50:19
            |vpiParent:
            \_operation: , line:50:9, endln:50:19
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
        |vpiStmt:
        \_begin: (work@priority_encoder)
          |vpiParent:
          \_gen_if_else: , line:50:5, endln:88:8
          |vpiFullName:work@priority_encoder
          |vpiStmt:
          \_cont_assign: , line:52:16, endln:52:47
            |vpiParent:
            \_begin: (work@priority_encoder)
            |vpiRhs:
            \_operation: , line:52:31, endln:52:47
              |vpiParent:
              \_cont_assign: , line:52:16, endln:52:47
              |vpiOpType:7
              |vpiOperand:
              \_ref_obj: (work@priority_encoder.input_unencoded), line:52:32, endln:52:47
                |vpiParent:
                \_operation: , line:52:31, endln:52:47
                |vpiName:input_unencoded
                |vpiFullName:work@priority_encoder.input_unencoded
            |vpiLhs:
            \_ref_obj: (work@priority_encoder.output_valid), line:52:16, endln:52:28
              |vpiParent:
              \_cont_assign: , line:52:16, endln:52:47
              |vpiName:output_valid
              |vpiFullName:work@priority_encoder.output_valid
          |vpiStmt:
          \_gen_if_else: , line:53:9, endln:57:12
            |vpiParent:
            \_begin: (work@priority_encoder)
            |vpiCondition:
            \_operation: , line:53:13, endln:53:34
              |vpiParent:
              \_gen_if_else: , line:53:9, endln:57:12
              |vpiOpType:14
              |vpiOperand:
              \_ref_obj: (work@priority_encoder.LSB_PRIORITY), line:53:13, endln:53:25
                |vpiParent:
                \_operation: , line:53:13, endln:53:34
                |vpiName:LSB_PRIORITY
                |vpiFullName:work@priority_encoder.LSB_PRIORITY
              |vpiOperand:
              \_constant: , line:53:29, endln:53:34
                |vpiParent:
                \_operation: , line:53:13, endln:53:34
                |vpiDecompile:"LOW"
                |vpiSize:24
                |STRING:LOW
                |vpiConstType:6
            |vpiStmt:
            \_begin: (work@priority_encoder)
              |vpiParent:
              \_gen_if_else: , line:53:9, endln:57:12
              |vpiFullName:work@priority_encoder
              |vpiStmt:
              \_cont_assign: , line:54:20, endln:54:55
                |vpiParent:
                \_begin: (work@priority_encoder)
                |vpiRhs:
                \_bit_select: (work@priority_encoder.input_unencoded), line:54:53, endln:54:54
                  |vpiParent:
                  \_cont_assign: , line:54:20, endln:54:55
                  |vpiName:input_unencoded
                  |vpiFullName:work@priority_encoder.input_unencoded
                  |vpiIndex:
                  \_constant: , line:54:53, endln:54:54
                    |vpiParent:
                    \_bit_select: (work@priority_encoder.input_unencoded), line:54:53, endln:54:54
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@priority_encoder.output_encoded), line:54:20, endln:54:34
                  |vpiParent:
                  \_cont_assign: , line:54:20, endln:54:55
                  |vpiName:output_encoded
                  |vpiFullName:work@priority_encoder.output_encoded
            |vpiElseStmt:
            \_begin: (work@priority_encoder)
              |vpiParent:
              \_gen_if_else: , line:53:9, endln:57:12
              |vpiFullName:work@priority_encoder
              |vpiStmt:
              \_cont_assign: , line:56:20, endln:56:56
                |vpiParent:
                \_begin: (work@priority_encoder)
                |vpiRhs:
                \_operation: , line:56:37, endln:56:56
                  |vpiParent:
                  \_cont_assign: , line:56:20, endln:56:56
                  |vpiOpType:4
                  |vpiOperand:
                  \_bit_select: (work@priority_encoder.input_unencoded), line:56:54, endln:56:55
                    |vpiParent:
                    \_operation: , line:56:37, endln:56:56
                    |vpiName:input_unencoded
                    |vpiFullName:work@priority_encoder.input_unencoded
                    |vpiIndex:
                    \_constant: , line:56:54, endln:56:55
                      |vpiParent:
                      \_bit_select: (work@priority_encoder.input_unencoded), line:56:54, endln:56:55
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@priority_encoder.output_encoded), line:56:20, endln:56:34
                  |vpiParent:
                  \_cont_assign: , line:56:20, endln:56:56
                  |vpiName:output_encoded
                  |vpiFullName:work@priority_encoder.output_encoded
        |vpiElseStmt:
        \_begin: (work@priority_encoder)
          |vpiParent:
          \_gen_if_else: , line:50:5, endln:88:8
          |vpiFullName:work@priority_encoder
          |vpiStmt:
          \_ref_module: work@priority_encoder (priority_encoder_inst1), line:67:9, endln:67:31
            |vpiParent:
            \_begin: (work@priority_encoder)
            |vpiName:priority_encoder_inst1
            |vpiDefName:work@priority_encoder
            |vpiPort:
            \_port: (input_unencoded), line:68:13, endln:68:54
              |vpiParent:
              \_ref_module: work@priority_encoder (priority_encoder_inst1), line:67:9, endln:67:31
              |vpiName:input_unencoded
              |vpiHighConn:
              \_part_select: input_unencoded (work@priority_encoder.priority_encoder_inst1.input_unencoded.input_unencoded), line:68:30, endln:68:53
                |vpiParent:
                \_port: (input_unencoded), line:68:13, endln:68:54
                |vpiName:input_unencoded
                |vpiFullName:work@priority_encoder.priority_encoder_inst1.input_unencoded.input_unencoded
                |vpiDefName:input_unencoded
                |vpiConstantSelect:1
                |vpiLeftRange:
                \_operation: , line:68:46, endln:68:50
                  |vpiParent:
                  \_part_select: input_unencoded (work@priority_encoder.priority_encoder_inst1.input_unencoded.input_unencoded), line:68:30, endln:68:53
                  |vpiOpType:11
                  |vpiOperand:
                  \_ref_obj: (work@priority_encoder.priority_encoder_inst1.input_unencoded.input_unencoded.W2), line:68:46, endln:68:48
                    |vpiParent:
                    \_operation: , line:68:46, endln:68:50
                    |vpiName:W2
                    |vpiFullName:work@priority_encoder.priority_encoder_inst1.input_unencoded.input_unencoded.W2
                  |vpiOperand:
                  \_constant: , line:68:49, endln:68:50
                    |vpiParent:
                    \_operation: , line:68:46, endln:68:50
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
                |vpiRightRange:
                \_constant: , line:68:51, endln:68:52
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
            |vpiPort:
            \_port: (output_valid), line:69:13, endln:69:34
              |vpiParent:
              \_ref_module: work@priority_encoder (priority_encoder_inst1), line:67:9, endln:67:31
              |vpiName:output_valid
              |vpiHighConn:
              \_ref_obj: (work@priority_encoder.priority_encoder_inst1.output_valid.valid1), line:69:27, endln:69:33
                |vpiParent:
                \_port: (output_valid), line:69:13, endln:69:34
                |vpiName:valid1
                |vpiFullName:work@priority_encoder.priority_encoder_inst1.output_valid.valid1
            |vpiPort:
            \_port: (output_encoded), line:70:13, endln:70:34
              |vpiParent:
              \_ref_module: work@priority_encoder (priority_encoder_inst1), line:67:9, endln:67:31
              |vpiName:output_encoded
              |vpiHighConn:
              \_ref_obj: (work@priority_encoder.priority_encoder_inst1.output_encoded.out1), line:70:29, endln:70:33
                |vpiParent:
                \_port: (output_encoded), line:70:13, endln:70:34
                |vpiName:out1
                |vpiFullName:work@priority_encoder.priority_encoder_inst1.output_encoded.out1
          |vpiStmt:
          \_ref_module: work@priority_encoder (priority_encoder_inst2), line:76:9, endln:76:31
            |vpiParent:
            \_begin: (work@priority_encoder)
            |vpiName:priority_encoder_inst2
            |vpiDefName:work@priority_encoder
            |vpiPort:
            \_port: (input_unencoded), line:77:13, endln:77:78
              |vpiParent:
              \_ref_module: work@priority_encoder (priority_encoder_inst2), line:76:9, endln:76:31
              |vpiName:input_unencoded
              |vpiHighConn:
              \_operation: , line:77:30, endln:77:77
                |vpiParent:
                \_port: (input_unencoded), line:77:13, endln:77:78
                |vpiOpType:33
                |vpiOperand:
                \_operation: , line:77:31, endln:77:47
                  |vpiParent:
                  \_operation: , line:77:30, endln:77:77
                  |vpiOpType:34
                  |vpiOperand:
                  \_operation: , line:77:32, endln:77:40
                    |vpiParent:
                    \_operation: , line:77:31, endln:77:47
                    |vpiOpType:11
                    |vpiOperand:
                    \_ref_obj: (work@priority_encoder.priority_encoder_inst2.input_unencoded.W1), line:77:32, endln:77:34
                      |vpiParent:
                      \_operation: , line:77:32, endln:77:40
                      |vpiName:W1
                      |vpiFullName:work@priority_encoder.priority_encoder_inst2.input_unencoded.W1
                    |vpiOperand:
                    \_ref_obj: (work@priority_encoder.priority_encoder_inst2.input_unencoded.WIDTH), line:77:35, endln:77:40
                      |vpiParent:
                      \_operation: , line:77:32, endln:77:40
                      |vpiName:WIDTH
                      |vpiFullName:work@priority_encoder.priority_encoder_inst2.input_unencoded.WIDTH
                  |vpiOperand:
                  \_operation: , line:77:40, endln:77:46
                    |vpiParent:
                    \_operation: , line:77:31, endln:77:47
                    |vpiOpType:33
                    |vpiOperand:
                    \_constant: , line:77:41, endln:77:45
                      |vpiDecompile:1'b0
                      |vpiSize:1
                      |BIN:0
                      |vpiConstType:3
                |vpiOperand:
                \_part_select: input_unencoded (work@priority_encoder.priority_encoder_inst2.input_unencoded.input_unencoded), line:77:49, endln:77:76
                  |vpiParent:
                  \_operation: , line:77:30, endln:77:77
                  |vpiName:input_unencoded
                  |vpiFullName:work@priority_encoder.priority_encoder_inst2.input_unencoded.input_unencoded
                  |vpiDefName:input_unencoded
                  |vpiConstantSelect:1
                  |vpiLeftRange:
                  \_operation: , line:77:65, endln:77:72
                    |vpiParent:
                    \_part_select: input_unencoded (work@priority_encoder.priority_encoder_inst2.input_unencoded.input_unencoded), line:77:49, endln:77:76
                    |vpiOpType:11
                    |vpiOperand:
                    \_ref_obj: (work@priority_encoder.priority_encoder_inst2.input_unencoded.input_unencoded.WIDTH), line:77:65, endln:77:70
                      |vpiParent:
                      \_operation: , line:77:65, endln:77:72
                      |vpiName:WIDTH
                      |vpiFullName:work@priority_encoder.priority_encoder_inst2.input_unencoded.input_unencoded.WIDTH
                    |vpiOperand:
                    \_constant: , line:77:71, endln:77:72
                      |vpiParent:
                      \_operation: , line:77:65, endln:77:72
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
                  |vpiRightRange:
                  \_ref_obj: (work@priority_encoder.priority_encoder_inst2.input_unencoded.input_unencoded.W2), line:77:73, endln:77:75
                    |vpiParent:
                    \_part_select: input_unencoded (work@priority_encoder.priority_encoder_inst2.input_unencoded.input_unencoded), line:77:49, endln:77:76
                    |vpiName:W2
                    |vpiFullName:work@priority_encoder.priority_encoder_inst2.input_unencoded.input_unencoded.W2
            |vpiPort:
            \_port: (output_valid), line:78:13, endln:78:34
              |vpiParent:
              \_ref_module: work@priority_encoder (priority_encoder_inst2), line:76:9, endln:76:31
              |vpiName:output_valid
              |vpiHighConn:
              \_ref_obj: (work@priority_encoder.priority_encoder_inst2.output_valid.valid2), line:78:27, endln:78:33
                |vpiParent:
                \_port: (output_valid), line:78:13, endln:78:34
                |vpiName:valid2
                |vpiFullName:work@priority_encoder.priority_encoder_inst2.output_valid.valid2
            |vpiPort:
            \_port: (output_encoded), line:79:13, endln:79:34
              |vpiParent:
              \_ref_module: work@priority_encoder (priority_encoder_inst2), line:76:9, endln:76:31
              |vpiName:output_encoded
              |vpiHighConn:
              \_ref_obj: (work@priority_encoder.priority_encoder_inst2.output_encoded.out2), line:79:29, endln:79:33
                |vpiParent:
                \_port: (output_encoded), line:79:13, endln:79:34
                |vpiName:out2
                |vpiFullName:work@priority_encoder.priority_encoder_inst2.output_encoded.out2
          |vpiStmt:
          \_cont_assign: , line:82:16, endln:82:46
            |vpiParent:
            \_begin: (work@priority_encoder)
            |vpiRhs:
            \_operation: , line:82:31, endln:82:46
              |vpiParent:
              \_cont_assign: , line:82:16, endln:82:46
              |vpiOpType:29
              |vpiOperand:
              \_ref_obj: (work@priority_encoder.valid1), line:82:31, endln:82:37
                |vpiParent:
                \_operation: , line:82:31, endln:82:46
                |vpiName:valid1
                |vpiFullName:work@priority_encoder.valid1
              |vpiOperand:
              \_ref_obj: (work@priority_encoder.valid2), line:82:40, endln:82:46
                |vpiParent:
                \_operation: , line:82:31, endln:82:46
                |vpiName:valid2
                |vpiFullName:work@priority_encoder.valid2
            |vpiLhs:
            \_ref_obj: (work@priority_encoder.output_valid), line:82:16, endln:82:28
              |vpiParent:
              \_cont_assign: , line:82:16, endln:82:46
              |vpiName:output_valid
              |vpiFullName:work@priority_encoder.output_valid
          |vpiStmt:
          \_gen_if_else: , line:83:9, endln:87:12
            |vpiParent:
            \_begin: (work@priority_encoder)
            |vpiCondition:
            \_operation: , line:83:13, endln:83:34
              |vpiParent:
              \_gen_if_else: , line:83:9, endln:87:12
              |vpiOpType:14
              |vpiOperand:
              \_ref_obj: (work@priority_encoder.LSB_PRIORITY), line:83:13, endln:83:25
                |vpiParent:
                \_operation: , line:83:13, endln:83:34
                |vpiName:LSB_PRIORITY
                |vpiFullName:work@priority_encoder.LSB_PRIORITY
              |vpiOperand:
              \_constant: , line:83:29, endln:83:34
                |vpiParent:
                \_operation: , line:83:13, endln:83:34
                |vpiDecompile:"LOW"
                |vpiSize:24
                |STRING:LOW
                |vpiConstType:6
            |vpiStmt:
            \_begin: (work@priority_encoder)
              |vpiParent:
              \_gen_if_else: , line:83:9, endln:87:12
              |vpiFullName:work@priority_encoder
              |vpiStmt:
              \_cont_assign: , line:84:20, endln:84:73
                |vpiParent:
                \_begin: (work@priority_encoder)
                |vpiRhs:
                \_operation: , line:84:37, endln:84:73
                  |vpiParent:
                  \_cont_assign: , line:84:20, endln:84:73
                  |vpiOpType:32
                  |vpiOperand:
                  \_ref_obj: (work@priority_encoder.valid2), line:84:37, endln:84:43
                    |vpiParent:
                    \_operation: , line:84:37, endln:84:73
                    |vpiName:valid2
                    |vpiFullName:work@priority_encoder.valid2
                  |vpiOperand:
                  \_operation: , line:84:46, endln:84:58
                    |vpiParent:
                    \_operation: , line:84:37, endln:84:73
                    |vpiOpType:33
                    |vpiOperand:
                    \_constant: , line:84:47, endln:84:51
                      |vpiDecompile:1'b1
                      |vpiSize:1
                      |BIN:1
                      |vpiConstType:3
                    |vpiOperand:
                    \_ref_obj: (work@priority_encoder.out2), line:84:53, endln:84:57
                      |vpiParent:
                      \_operation: , line:84:46, endln:84:58
                      |vpiName:out2
                      |vpiFullName:work@priority_encoder.out2
                  |vpiOperand:
                  \_operation: , line:84:61, endln:84:73
                    |vpiParent:
                    \_operation: , line:84:37, endln:84:73
                    |vpiOpType:33
                    |vpiOperand:
                    \_constant: , line:84:62, endln:84:66
                      |vpiDecompile:1'b0
                      |vpiSize:1
                      |BIN:0
                      |vpiConstType:3
                    |vpiOperand:
                    \_ref_obj: (work@priority_encoder.out1), line:84:68, endln:84:72
                      |vpiParent:
                      \_operation: , line:84:61, endln:84:73
                      |vpiName:out1
                      |vpiFullName:work@priority_encoder.out1
                |vpiLhs:
                \_ref_obj: (work@priority_encoder.output_encoded), line:84:20, endln:84:34
                  |vpiParent:
                  \_cont_assign: , line:84:20, endln:84:73
                  |vpiName:output_encoded
                  |vpiFullName:work@priority_encoder.output_encoded
            |vpiElseStmt:
            \_begin: (work@priority_encoder)
              |vpiParent:
              \_gen_if_else: , line:83:9, endln:87:12
              |vpiFullName:work@priority_encoder
              |vpiStmt:
              \_cont_assign: , line:86:20, endln:86:73
                |vpiParent:
                \_begin: (work@priority_encoder)
                |vpiRhs:
                \_operation: , line:86:37, endln:86:73
                  |vpiParent:
                  \_cont_assign: , line:86:20, endln:86:73
                  |vpiOpType:32
                  |vpiOperand:
                  \_ref_obj: (work@priority_encoder.valid1), line:86:37, endln:86:43
                    |vpiParent:
                    \_operation: , line:86:37, endln:86:73
                    |vpiName:valid1
                    |vpiFullName:work@priority_encoder.valid1
                  |vpiOperand:
                  \_operation: , line:86:46, endln:86:58
                    |vpiParent:
                    \_operation: , line:86:37, endln:86:73
                    |vpiOpType:33
                    |vpiOperand:
                    \_constant: , line:86:47, endln:86:51
                      |vpiDecompile:1'b0
                      |vpiSize:1
                      |BIN:0
                      |vpiConstType:3
                    |vpiOperand:
                    \_ref_obj: (work@priority_encoder.out1), line:86:53, endln:86:57
                      |vpiParent:
                      \_operation: , line:86:46, endln:86:58
                      |vpiName:out1
                      |vpiFullName:work@priority_encoder.out1
                  |vpiOperand:
                  \_operation: , line:86:61, endln:86:73
                    |vpiParent:
                    \_operation: , line:86:37, endln:86:73
                    |vpiOpType:33
                    |vpiOperand:
                    \_constant: , line:86:62, endln:86:66
                      |vpiDecompile:1'b1
                      |vpiSize:1
                      |BIN:1
                      |vpiConstType:3
                    |vpiOperand:
                    \_ref_obj: (work@priority_encoder.out2), line:86:68, endln:86:72
                      |vpiParent:
                      \_operation: , line:86:61, endln:86:73
                      |vpiName:out2
                      |vpiFullName:work@priority_encoder.out2
                |vpiLhs:
                \_ref_obj: (work@priority_encoder.output_encoded), line:86:20, endln:86:34
                  |vpiParent:
                  \_cont_assign: , line:86:20, endln:86:73
                  |vpiName:output_encoded
                  |vpiFullName:work@priority_encoder.output_encoded
|uhdmallModules:
\_module_inst: work@ram_dp (work@ram_dp), file:${SURELOG_DIR}/third_party/tests/YosysCam/ram_dp.vh, line:32:1, endln:94:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@ram_dp
  |vpiParameter:
  \_parameter: (work@ram_dp.DATA_WIDTH), line:34:15, endln:34:25
    |vpiParent:
    \_module_inst: work@ram_dp (work@ram_dp), file:${SURELOG_DIR}/third_party/tests/YosysCam/ram_dp.vh, line:32:1, endln:94:10
    |UINT:32
    |vpiTypespec:
    \_ref_typespec: (work@ram_dp.DATA_WIDTH)
      |vpiParent:
      \_parameter: (work@ram_dp.DATA_WIDTH), line:34:15, endln:34:25
      |vpiFullName:work@ram_dp.DATA_WIDTH
      |vpiActual:
      \_int_typespec: , line:34:5, endln:34:30
    |vpiName:DATA_WIDTH
    |vpiFullName:work@ram_dp.DATA_WIDTH
  |vpiParameter:
  \_parameter: (work@ram_dp.ADDR_WIDTH), line:35:15, endln:35:25
    |vpiParent:
    \_module_inst: work@ram_dp (work@ram_dp), file:${SURELOG_DIR}/third_party/tests/YosysCam/ram_dp.vh, line:32:1, endln:94:10
    |UINT:10
    |vpiTypespec:
    \_ref_typespec: (work@ram_dp.ADDR_WIDTH)
      |vpiParent:
      \_parameter: (work@ram_dp.ADDR_WIDTH), line:35:15, endln:35:25
      |vpiFullName:work@ram_dp.ADDR_WIDTH
      |vpiActual:
      \_int_typespec: , line:35:5, endln:35:30
    |vpiName:ADDR_WIDTH
    |vpiFullName:work@ram_dp.ADDR_WIDTH
  |vpiParamAssign:
  \_param_assign: , line:34:15, endln:34:30
    |vpiParent:
    \_module_inst: work@ram_dp (work@ram_dp), file:${SURELOG_DIR}/third_party/tests/YosysCam/ram_dp.vh, line:32:1, endln:94:10
    |vpiRhs:
    \_constant: , line:34:28, endln:34:30
      |vpiParent:
      \_param_assign: , line:34:15, endln:34:30
      |vpiDecompile:32
      |vpiSize:64
      |UINT:32
      |vpiTypespec:
      \_ref_typespec: (work@ram_dp)
        |vpiParent:
        \_constant: , line:34:28, endln:34:30
        |vpiFullName:work@ram_dp
        |vpiActual:
        \_int_typespec: , line:34:5, endln:34:30
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@ram_dp.DATA_WIDTH), line:34:15, endln:34:25
  |vpiParamAssign:
  \_param_assign: , line:35:15, endln:35:30
    |vpiParent:
    \_module_inst: work@ram_dp (work@ram_dp), file:${SURELOG_DIR}/third_party/tests/YosysCam/ram_dp.vh, line:32:1, endln:94:10
    |vpiRhs:
    \_constant: , line:35:28, endln:35:30
      |vpiParent:
      \_param_assign: , line:35:15, endln:35:30
      |vpiDecompile:10
      |vpiSize:64
      |UINT:10
      |vpiTypespec:
      \_ref_typespec: (work@ram_dp)
        |vpiParent:
        \_constant: , line:35:28, endln:35:30
        |vpiFullName:work@ram_dp
        |vpiActual:
        \_int_typespec: , line:35:5, endln:35:30
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@ram_dp.ADDR_WIDTH), line:35:15, endln:35:25
  |vpiDefName:work@ram_dp
  |vpiNet:
  \_logic_net: (work@ram_dp.a_clk), line:39:36, endln:39:41
    |vpiParent:
    \_module_inst: work@ram_dp (work@ram_dp), file:${SURELOG_DIR}/third_party/tests/YosysCam/ram_dp.vh, line:32:1, endln:94:10
    |vpiName:a_clk
    |vpiFullName:work@ram_dp.a_clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@ram_dp.a_we), line:40:36, endln:40:40
    |vpiParent:
    \_module_inst: work@ram_dp (work@ram_dp), file:${SURELOG_DIR}/third_party/tests/YosysCam/ram_dp.vh, line:32:1, endln:94:10
    |vpiName:a_we
    |vpiFullName:work@ram_dp.a_we
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@ram_dp.a_addr), line:41:36, endln:41:42
    |vpiParent:
    \_module_inst: work@ram_dp (work@ram_dp), file:${SURELOG_DIR}/third_party/tests/YosysCam/ram_dp.vh, line:32:1, endln:94:10
    |vpiName:a_addr
    |vpiFullName:work@ram_dp.a_addr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@ram_dp.a_din), line:42:36, endln:42:41
    |vpiParent:
    \_module_inst: work@ram_dp (work@ram_dp), file:${SURELOG_DIR}/third_party/tests/YosysCam/ram_dp.vh, line:32:1, endln:94:10
    |vpiName:a_din
    |vpiFullName:work@ram_dp.a_din
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@ram_dp.a_dout), line:43:36, endln:43:42
    |vpiParent:
    \_module_inst: work@ram_dp (work@ram_dp), file:${SURELOG_DIR}/third_party/tests/YosysCam/ram_dp.vh, line:32:1, endln:94:10
    |vpiName:a_dout
    |vpiFullName:work@ram_dp.a_dout
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@ram_dp.b_clk), line:46:36, endln:46:41
    |vpiParent:
    \_module_inst: work@ram_dp (work@ram_dp), file:${SURELOG_DIR}/third_party/tests/YosysCam/ram_dp.vh, line:32:1, endln:94:10
    |vpiName:b_clk
    |vpiFullName:work@ram_dp.b_clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@ram_dp.b_we), line:47:36, endln:47:40
    |vpiParent:
    \_module_inst: work@ram_dp (work@ram_dp), file:${SURELOG_DIR}/third_party/tests/YosysCam/ram_dp.vh, line:32:1, endln:94:10
    |vpiName:b_we
    |vpiFullName:work@ram_dp.b_we
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@ram_dp.b_addr), line:48:36, endln:48:42
    |vpiParent:
    \_module_inst: work@ram_dp (work@ram_dp), file:${SURELOG_DIR}/third_party/tests/YosysCam/ram_dp.vh, line:32:1, endln:94:10
    |vpiName:b_addr
    |vpiFullName:work@ram_dp.b_addr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@ram_dp.b_din), line:49:36, endln:49:41
    |vpiParent:
    \_module_inst: work@ram_dp (work@ram_dp), file:${SURELOG_DIR}/third_party/tests/YosysCam/ram_dp.vh, line:32:1, endln:94:10
    |vpiName:b_din
    |vpiFullName:work@ram_dp.b_din
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@ram_dp.b_dout), line:50:36, endln:50:42
    |vpiParent:
    \_module_inst: work@ram_dp (work@ram_dp), file:${SURELOG_DIR}/third_party/tests/YosysCam/ram_dp.vh, line:32:1, endln:94:10
    |vpiName:b_dout
    |vpiFullName:work@ram_dp.b_dout
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@ram_dp.a_dout_reg), line:53:22, endln:53:32
    |vpiParent:
    \_module_inst: work@ram_dp (work@ram_dp), file:${SURELOG_DIR}/third_party/tests/YosysCam/ram_dp.vh, line:32:1, endln:94:10
    |vpiTypespec:
    \_ref_typespec: (work@ram_dp.a_dout_reg)
      |vpiParent:
      \_logic_net: (work@ram_dp.a_dout_reg), line:53:22, endln:53:32
      |vpiFullName:work@ram_dp.a_dout_reg
      |vpiActual:
      \_logic_typespec: , line:53:1, endln:53:53
    |vpiName:a_dout_reg
    |vpiFullName:work@ram_dp.a_dout_reg
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@ram_dp.b_dout_reg), line:55:22, endln:55:32
    |vpiParent:
    \_module_inst: work@ram_dp (work@ram_dp), file:${SURELOG_DIR}/third_party/tests/YosysCam/ram_dp.vh, line:32:1, endln:94:10
    |vpiTypespec:
    \_ref_typespec: (work@ram_dp.b_dout_reg)
      |vpiParent:
      \_logic_net: (work@ram_dp.b_dout_reg), line:55:22, endln:55:32
      |vpiFullName:work@ram_dp.b_dout_reg
      |vpiActual:
      \_logic_typespec: , line:55:1, endln:55:53
    |vpiName:b_dout_reg
    |vpiFullName:work@ram_dp.b_dout_reg
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@ram_dp.mem), line:58:22, endln:58:25
    |vpiParent:
    \_module_inst: work@ram_dp (work@ram_dp), file:${SURELOG_DIR}/third_party/tests/YosysCam/ram_dp.vh, line:32:1, endln:94:10
    |vpiTypespec:
    \_ref_typespec: (work@ram_dp.mem)
      |vpiParent:
      \_logic_net: (work@ram_dp.mem), line:58:22, endln:58:25
      |vpiFullName:work@ram_dp.mem
      |vpiActual:
      \_logic_typespec: , line:58:1, endln:58:46
    |vpiName:mem
    |vpiFullName:work@ram_dp.mem
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@ram_dp.i), line:64:9, endln:64:10
    |vpiParent:
    \_module_inst: work@ram_dp (work@ram_dp), file:${SURELOG_DIR}/third_party/tests/YosysCam/ram_dp.vh, line:32:1, endln:94:10
    |vpiTypespec:
    \_ref_typespec: (work@ram_dp.i)
      |vpiParent:
      \_logic_net: (work@ram_dp.i), line:64:9, endln:64:10
      |vpiFullName:work@ram_dp.i
      |vpiActual:
      \_integer_typespec: , line:64:1, endln:64:8
    |vpiName:i
    |vpiFullName:work@ram_dp.i
  |vpiNet:
  \_logic_net: (work@ram_dp.j), line:64:12, endln:64:13
    |vpiParent:
    \_module_inst: work@ram_dp (work@ram_dp), file:${SURELOG_DIR}/third_party/tests/YosysCam/ram_dp.vh, line:32:1, endln:94:10
    |vpiTypespec:
    \_ref_typespec: (work@ram_dp.j)
      |vpiParent:
      \_logic_net: (work@ram_dp.j), line:64:12, endln:64:13
      |vpiFullName:work@ram_dp.j
      |vpiActual:
      \_integer_typespec: , line:64:1, endln:64:8
    |vpiName:j
    |vpiFullName:work@ram_dp.j
  |vpiPort:
  \_port: (a_clk), line:39:36, endln:39:41
    |vpiParent:
    \_module_inst: work@ram_dp (work@ram_dp), file:${SURELOG_DIR}/third_party/tests/YosysCam/ram_dp.vh, line:32:1, endln:94:10
    |vpiName:a_clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@ram_dp.a_clk.a_clk), line:39:36, endln:39:41
      |vpiParent:
      \_port: (a_clk), line:39:36, endln:39:41
      |vpiName:a_clk
      |vpiFullName:work@ram_dp.a_clk.a_clk
      |vpiActual:
      \_logic_net: (work@ram_dp.a_clk), line:39:36, endln:39:41
    |vpiTypedef:
    \_ref_typespec: (work@ram_dp.a_clk)
      |vpiParent:
      \_port: (a_clk), line:39:36, endln:39:41
      |vpiFullName:work@ram_dp.a_clk
      |vpiActual:
      \_logic_typespec: , line:39:12, endln:39:16
  |vpiPort:
  \_port: (a_we), line:40:36, endln:40:40
    |vpiParent:
    \_module_inst: work@ram_dp (work@ram_dp), file:${SURELOG_DIR}/third_party/tests/YosysCam/ram_dp.vh, line:32:1, endln:94:10
    |vpiName:a_we
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@ram_dp.a_we.a_we), line:40:36, endln:40:40
      |vpiParent:
      \_port: (a_we), line:40:36, endln:40:40
      |vpiName:a_we
      |vpiFullName:work@ram_dp.a_we.a_we
      |vpiActual:
      \_logic_net: (work@ram_dp.a_we), line:40:36, endln:40:40
    |vpiTypedef:
    \_ref_typespec: (work@ram_dp.a_we)
      |vpiParent:
      \_port: (a_we), line:40:36, endln:40:40
      |vpiFullName:work@ram_dp.a_we
      |vpiActual:
      \_logic_typespec: , line:40:12, endln:40:16
  |vpiPort:
  \_port: (a_addr), line:41:36, endln:41:42
    |vpiParent:
    \_module_inst: work@ram_dp (work@ram_dp), file:${SURELOG_DIR}/third_party/tests/YosysCam/ram_dp.vh, line:32:1, endln:94:10
    |vpiName:a_addr
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@ram_dp.a_addr.a_addr), line:41:36, endln:41:42
      |vpiParent:
      \_port: (a_addr), line:41:36, endln:41:42
      |vpiName:a_addr
      |vpiFullName:work@ram_dp.a_addr.a_addr
      |vpiActual:
      \_logic_net: (work@ram_dp.a_addr), line:41:36, endln:41:42
    |vpiTypedef:
    \_ref_typespec: (work@ram_dp.a_addr)
      |vpiParent:
      \_port: (a_addr), line:41:36, endln:41:42
      |vpiFullName:work@ram_dp.a_addr
      |vpiActual:
      \_logic_typespec: , line:41:12, endln:41:33
  |vpiPort:
  \_port: (a_din), line:42:36, endln:42:41
    |vpiParent:
    \_module_inst: work@ram_dp (work@ram_dp), file:${SURELOG_DIR}/third_party/tests/YosysCam/ram_dp.vh, line:32:1, endln:94:10
    |vpiName:a_din
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@ram_dp.a_din.a_din), line:42:36, endln:42:41
      |vpiParent:
      \_port: (a_din), line:42:36, endln:42:41
      |vpiName:a_din
      |vpiFullName:work@ram_dp.a_din.a_din
      |vpiActual:
      \_logic_net: (work@ram_dp.a_din), line:42:36, endln:42:41
    |vpiTypedef:
    \_ref_typespec: (work@ram_dp.a_din)
      |vpiParent:
      \_port: (a_din), line:42:36, endln:42:41
      |vpiFullName:work@ram_dp.a_din
      |vpiActual:
      \_logic_typespec: , line:42:12, endln:42:33
  |vpiPort:
  \_port: (a_dout), line:43:36, endln:43:42
    |vpiParent:
    \_module_inst: work@ram_dp (work@ram_dp), file:${SURELOG_DIR}/third_party/tests/YosysCam/ram_dp.vh, line:32:1, endln:94:10
    |vpiName:a_dout
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@ram_dp.a_dout.a_dout), line:43:36, endln:43:42
      |vpiParent:
      \_port: (a_dout), line:43:36, endln:43:42
      |vpiName:a_dout
      |vpiFullName:work@ram_dp.a_dout.a_dout
      |vpiActual:
      \_logic_net: (work@ram_dp.a_dout), line:43:36, endln:43:42
    |vpiTypedef:
    \_ref_typespec: (work@ram_dp.a_dout)
      |vpiParent:
      \_port: (a_dout), line:43:36, endln:43:42
      |vpiFullName:work@ram_dp.a_dout
      |vpiActual:
      \_logic_typespec: , line:43:12, endln:43:33
  |vpiPort:
  \_port: (b_clk), line:46:36, endln:46:41
    |vpiParent:
    \_module_inst: work@ram_dp (work@ram_dp), file:${SURELOG_DIR}/third_party/tests/YosysCam/ram_dp.vh, line:32:1, endln:94:10
    |vpiName:b_clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@ram_dp.b_clk.b_clk), line:46:36, endln:46:41
      |vpiParent:
      \_port: (b_clk), line:46:36, endln:46:41
      |vpiName:b_clk
      |vpiFullName:work@ram_dp.b_clk.b_clk
      |vpiActual:
      \_logic_net: (work@ram_dp.b_clk), line:46:36, endln:46:41
    |vpiTypedef:
    \_ref_typespec: (work@ram_dp.b_clk)
      |vpiParent:
      \_port: (b_clk), line:46:36, endln:46:41
      |vpiFullName:work@ram_dp.b_clk
      |vpiActual:
      \_logic_typespec: , line:46:12, endln:46:16
  |vpiPort:
  \_port: (b_we), line:47:36, endln:47:40
    |vpiParent:
    \_module_inst: work@ram_dp (work@ram_dp), file:${SURELOG_DIR}/third_party/tests/YosysCam/ram_dp.vh, line:32:1, endln:94:10
    |vpiName:b_we
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@ram_dp.b_we.b_we), line:47:36, endln:47:40
      |vpiParent:
      \_port: (b_we), line:47:36, endln:47:40
      |vpiName:b_we
      |vpiFullName:work@ram_dp.b_we.b_we
      |vpiActual:
      \_logic_net: (work@ram_dp.b_we), line:47:36, endln:47:40
    |vpiTypedef:
    \_ref_typespec: (work@ram_dp.b_we)
      |vpiParent:
      \_port: (b_we), line:47:36, endln:47:40
      |vpiFullName:work@ram_dp.b_we
      |vpiActual:
      \_logic_typespec: , line:47:12, endln:47:16
  |vpiPort:
  \_port: (b_addr), line:48:36, endln:48:42
    |vpiParent:
    \_module_inst: work@ram_dp (work@ram_dp), file:${SURELOG_DIR}/third_party/tests/YosysCam/ram_dp.vh, line:32:1, endln:94:10
    |vpiName:b_addr
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@ram_dp.b_addr.b_addr), line:48:36, endln:48:42
      |vpiParent:
      \_port: (b_addr), line:48:36, endln:48:42
      |vpiName:b_addr
      |vpiFullName:work@ram_dp.b_addr.b_addr
      |vpiActual:
      \_logic_net: (work@ram_dp.b_addr), line:48:36, endln:48:42
    |vpiTypedef:
    \_ref_typespec: (work@ram_dp.b_addr)
      |vpiParent:
      \_port: (b_addr), line:48:36, endln:48:42
      |vpiFullName:work@ram_dp.b_addr
      |vpiActual:
      \_logic_typespec: , line:48:12, endln:48:33
  |vpiPort:
  \_port: (b_din), line:49:36, endln:49:41
    |vpiParent:
    \_module_inst: work@ram_dp (work@ram_dp), file:${SURELOG_DIR}/third_party/tests/YosysCam/ram_dp.vh, line:32:1, endln:94:10
    |vpiName:b_din
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@ram_dp.b_din.b_din), line:49:36, endln:49:41
      |vpiParent:
      \_port: (b_din), line:49:36, endln:49:41
      |vpiName:b_din
      |vpiFullName:work@ram_dp.b_din.b_din
      |vpiActual:
      \_logic_net: (work@ram_dp.b_din), line:49:36, endln:49:41
    |vpiTypedef:
    \_ref_typespec: (work@ram_dp.b_din)
      |vpiParent:
      \_port: (b_din), line:49:36, endln:49:41
      |vpiFullName:work@ram_dp.b_din
      |vpiActual:
      \_logic_typespec: , line:49:12, endln:49:33
  |vpiPort:
  \_port: (b_dout), line:50:36, endln:50:42
    |vpiParent:
    \_module_inst: work@ram_dp (work@ram_dp), file:${SURELOG_DIR}/third_party/tests/YosysCam/ram_dp.vh, line:32:1, endln:94:10
    |vpiName:b_dout
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@ram_dp.b_dout.b_dout), line:50:36, endln:50:42
      |vpiParent:
      \_port: (b_dout), line:50:36, endln:50:42
      |vpiName:b_dout
      |vpiFullName:work@ram_dp.b_dout.b_dout
      |vpiActual:
      \_logic_net: (work@ram_dp.b_dout), line:50:36, endln:50:42
    |vpiTypedef:
    \_ref_typespec: (work@ram_dp.b_dout)
      |vpiParent:
      \_port: (b_dout), line:50:36, endln:50:42
      |vpiFullName:work@ram_dp.b_dout
      |vpiActual:
      \_logic_typespec: , line:50:12, endln:50:33
  |vpiProcess:
  \_initial: , line:66:1, endln:74:4
    |vpiParent:
    \_module_inst: work@ram_dp (work@ram_dp), file:${SURELOG_DIR}/third_party/tests/YosysCam/ram_dp.vh, line:32:1, endln:94:10
    |vpiStmt:
    \_begin: (work@ram_dp), line:66:9, endln:74:4
      |vpiParent:
      \_initial: , line:66:1, endln:74:4
      |vpiFullName:work@ram_dp
      |vpiStmt:
      \_for_stmt: (work@ram_dp), line:69:5, endln:69:8
        |vpiParent:
        \_begin: (work@ram_dp), line:66:9, endln:74:4
        |vpiFullName:work@ram_dp
        |vpiForInitStmt:
        \_assignment: , line:69:10, endln:69:15
          |vpiParent:
          \_for_stmt: (work@ram_dp), line:69:5, endln:69:8
          |vpiRhs:
          \_constant: , line:69:14, endln:69:15
            |vpiParent:
            \_assignment: , line:69:10, endln:69:15
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_ref_var: (work@ram_dp.i), line:69:10, endln:69:11
            |vpiParent:
            \_assignment: , line:69:10, endln:69:15
            |vpiName:i
            |vpiFullName:work@ram_dp.i
        |vpiForIncStmt:
        \_assignment: , line:69:36, endln:69:61
          |vpiParent:
          \_for_stmt: (work@ram_dp), line:69:5, endln:69:8
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_operation: , line:69:40, endln:69:61
            |vpiParent:
            \_assignment: , line:69:36, endln:69:61
            |vpiOpType:24
            |vpiOperand:
            \_ref_obj: (work@ram_dp.i), line:69:40, endln:69:41
              |vpiParent:
              \_operation: , line:69:40, endln:69:61
              |vpiName:i
              |vpiFullName:work@ram_dp.i
              |vpiActual:
              \_logic_net: (work@ram_dp.i), line:64:9, endln:64:10
            |vpiOperand:
            \_operation: , line:69:44, endln:69:61
              |vpiParent:
              \_operation: , line:69:40, endln:69:61
              |vpiOpType:43
              |vpiOperand:
              \_constant: , line:69:44, endln:69:45
                |vpiParent:
                \_operation: , line:69:44, endln:69:61
                |vpiDecompile:2
                |vpiSize:64
                |UINT:2
                |vpiConstType:9
              |vpiOperand:
              \_operation: , line:69:48, endln:69:60
                |vpiParent:
                \_operation: , line:69:44, endln:69:61
                |vpiOpType:12
                |vpiOperand:
                \_ref_obj: (work@ram_dp.ADDR_WIDTH), line:69:48, endln:69:58
                  |vpiParent:
                  \_operation: , line:69:48, endln:69:60
                  |vpiName:ADDR_WIDTH
                  |vpiFullName:work@ram_dp.ADDR_WIDTH
                |vpiOperand:
                \_constant: , line:69:59, endln:69:60
                  |vpiParent:
                  \_operation: , line:69:48, endln:69:60
                  |vpiDecompile:2
                  |vpiSize:64
                  |UINT:2
                  |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@ram_dp.i), line:69:36, endln:69:37
            |vpiParent:
            \_assignment: , line:69:36, endln:69:61
            |vpiName:i
            |vpiFullName:work@ram_dp.i
            |vpiActual:
            \_logic_net: (work@ram_dp.i), line:64:9, endln:64:10
        |vpiCondition:
        \_operation: , line:69:17, endln:69:34
          |vpiParent:
          \_for_stmt: (work@ram_dp), line:69:5, endln:69:8
          |vpiOpType:20
          |vpiOperand:
          \_ref_obj: (work@ram_dp.i), line:69:17, endln:69:18
            |vpiParent:
            \_operation: , line:69:17, endln:69:34
            |vpiName:i
            |vpiFullName:work@ram_dp.i
            |vpiActual:
            \_logic_net: (work@ram_dp.i), line:64:9, endln:64:10
          |vpiOperand:
          \_operation: , line:69:21, endln:69:34
            |vpiParent:
            \_operation: , line:69:17, endln:69:34
            |vpiOpType:43
            |vpiOperand:
            \_constant: , line:69:21, endln:69:22
              |vpiParent:
              \_operation: , line:69:21, endln:69:34
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
            |vpiOperand:
            \_ref_obj: (work@ram_dp.ADDR_WIDTH), line:69:24, endln:69:34
              |vpiParent:
              \_operation: , line:69:21, endln:69:34
              |vpiName:ADDR_WIDTH
              |vpiFullName:work@ram_dp.ADDR_WIDTH
        |vpiStmt:
        \_begin: (work@ram_dp), line:69:63, endln:73:8
          |vpiParent:
          \_for_stmt: (work@ram_dp), line:69:5, endln:69:8
          |vpiFullName:work@ram_dp
          |vpiStmt:
          \_for_stmt: (work@ram_dp), line:70:9, endln:70:12
            |vpiParent:
            \_begin: (work@ram_dp), line:69:63, endln:73:8
            |vpiFullName:work@ram_dp
            |vpiForInitStmt:
            \_assignment: , line:70:14, endln:70:19
              |vpiParent:
              \_for_stmt: (work@ram_dp), line:70:9, endln:70:12
              |vpiRhs:
              \_ref_obj: (work@ram_dp.i), line:70:18, endln:70:19
                |vpiParent:
                \_assignment: , line:70:14, endln:70:19
                |vpiName:i
                |vpiFullName:work@ram_dp.i
                |vpiActual:
                \_logic_net: (work@ram_dp.i), line:64:9, endln:64:10
              |vpiLhs:
              \_ref_var: (work@ram_dp.j), line:70:14, endln:70:15
                |vpiParent:
                \_assignment: , line:70:14, endln:70:19
                |vpiName:j
                |vpiFullName:work@ram_dp.j
            |vpiForIncStmt:
            \_assignment: , line:70:48, endln:70:57
              |vpiParent:
              \_for_stmt: (work@ram_dp), line:70:9, endln:70:12
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_operation: , line:70:52, endln:70:57
                |vpiParent:
                \_assignment: , line:70:48, endln:70:57
                |vpiOpType:24
                |vpiOperand:
                \_ref_obj: (work@ram_dp.j), line:70:52, endln:70:53
                  |vpiParent:
                  \_operation: , line:70:52, endln:70:57
                  |vpiName:j
                  |vpiFullName:work@ram_dp.j
                  |vpiActual:
                  \_logic_net: (work@ram_dp.j), line:64:12, endln:64:13
                |vpiOperand:
                \_constant: , line:70:56, endln:70:57
                  |vpiParent:
                  \_operation: , line:70:52, endln:70:57
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@ram_dp.j), line:70:48, endln:70:49
                |vpiParent:
                \_assignment: , line:70:48, endln:70:57
                |vpiName:j
                |vpiFullName:work@ram_dp.j
                |vpiActual:
                \_logic_net: (work@ram_dp.j), line:64:12, endln:64:13
            |vpiCondition:
            \_operation: , line:70:21, endln:70:46
              |vpiParent:
              \_for_stmt: (work@ram_dp), line:70:9, endln:70:12
              |vpiOpType:20
              |vpiOperand:
              \_ref_obj: (work@ram_dp.j), line:70:21, endln:70:22
                |vpiParent:
                \_operation: , line:70:21, endln:70:46
                |vpiName:j
                |vpiFullName:work@ram_dp.j
                |vpiActual:
                \_logic_net: (work@ram_dp.j), line:64:12, endln:64:13
              |vpiOperand:
              \_operation: , line:70:25, endln:70:46
                |vpiParent:
                \_operation: , line:70:21, endln:70:46
                |vpiOpType:24
                |vpiOperand:
                \_ref_obj: (work@ram_dp.i), line:70:25, endln:70:26
                  |vpiParent:
                  \_operation: , line:70:25, endln:70:46
                  |vpiName:i
                  |vpiFullName:work@ram_dp.i
                  |vpiActual:
                  \_logic_net: (work@ram_dp.i), line:64:9, endln:64:10
                |vpiOperand:
                \_operation: , line:70:29, endln:70:46
                  |vpiParent:
                  \_operation: , line:70:25, endln:70:46
                  |vpiOpType:43
                  |vpiOperand:
                  \_constant: , line:70:29, endln:70:30
                    |vpiParent:
                    \_operation: , line:70:29, endln:70:46
                    |vpiDecompile:2
                    |vpiSize:64
                    |UINT:2
                    |vpiConstType:9
                  |vpiOperand:
                  \_operation: , line:70:33, endln:70:45
                    |vpiParent:
                    \_operation: , line:70:29, endln:70:46
                    |vpiOpType:12
                    |vpiOperand:
                    \_ref_obj: (work@ram_dp.ADDR_WIDTH), line:70:33, endln:70:43
                      |vpiParent:
                      \_operation: , line:70:33, endln:70:45
                      |vpiName:ADDR_WIDTH
                      |vpiFullName:work@ram_dp.ADDR_WIDTH
                    |vpiOperand:
                    \_constant: , line:70:44, endln:70:45
                      |vpiParent:
                      \_operation: , line:70:33, endln:70:45
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
            |vpiStmt:
            \_begin: (work@ram_dp), line:70:59, endln:72:12
              |vpiParent:
              \_for_stmt: (work@ram_dp), line:70:9, endln:70:12
              |vpiFullName:work@ram_dp
              |vpiStmt:
              \_assignment: , line:71:13, endln:71:23
                |vpiParent:
                \_begin: (work@ram_dp), line:70:59, endln:72:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:71:22, endln:71:23
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
                |vpiLhs:
                \_bit_select: (work@ram_dp.mem), line:71:13, endln:71:19
                  |vpiParent:
                  \_assignment: , line:71:13, endln:71:23
                  |vpiName:mem
                  |vpiFullName:work@ram_dp.mem
                  |vpiIndex:
                  \_ref_obj: (work@ram_dp.j), line:71:17, endln:71:18
                    |vpiParent:
                    \_bit_select: (work@ram_dp.mem), line:71:13, endln:71:19
                    |vpiName:j
                    |vpiFullName:work@ram_dp.j
                    |vpiActual:
                    \_logic_net: (work@ram_dp.j), line:64:12, endln:64:13
  |vpiProcess:
  \_always: , line:77:1, endln:83:4
    |vpiParent:
    \_module_inst: work@ram_dp (work@ram_dp), file:${SURELOG_DIR}/third_party/tests/YosysCam/ram_dp.vh, line:32:1, endln:94:10
    |vpiStmt:
    \_event_control: , line:77:8, endln:77:24
      |vpiParent:
      \_always: , line:77:1, endln:83:4
      |vpiCondition:
      \_operation: , line:77:10, endln:77:23
        |vpiParent:
        \_event_control: , line:77:8, endln:77:24
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@ram_dp.a_clk), line:77:18, endln:77:23
          |vpiParent:
          \_operation: , line:77:10, endln:77:23
          |vpiName:a_clk
          |vpiFullName:work@ram_dp.a_clk
          |vpiActual:
          \_logic_net: (work@ram_dp.a_clk), line:39:36, endln:39:41
      |vpiStmt:
      \_begin: (work@ram_dp), line:77:25, endln:83:4
        |vpiParent:
        \_event_control: , line:77:8, endln:77:24
        |vpiFullName:work@ram_dp
        |vpiStmt:
        \_assignment: , line:78:5, endln:78:30
          |vpiParent:
          \_begin: (work@ram_dp), line:77:25, endln:83:4
          |vpiOpType:82
          |vpiRhs:
          \_bit_select: (work@ram_dp.mem), line:78:23, endln:78:29
            |vpiParent:
            \_assignment: , line:78:5, endln:78:30
            |vpiName:mem
            |vpiFullName:work@ram_dp.mem
            |vpiIndex:
            \_ref_obj: (work@ram_dp.a_addr), line:78:23, endln:78:29
              |vpiParent:
              \_bit_select: (work@ram_dp.mem), line:78:23, endln:78:29
              |vpiName:a_addr
              |vpiFullName:work@ram_dp.a_addr
              |vpiActual:
              \_logic_net: (work@ram_dp.a_addr), line:41:36, endln:41:42
          |vpiLhs:
          \_ref_obj: (work@ram_dp.a_dout_reg), line:78:5, endln:78:15
            |vpiParent:
            \_assignment: , line:78:5, endln:78:30
            |vpiName:a_dout_reg
            |vpiFullName:work@ram_dp.a_dout_reg
            |vpiActual:
            \_logic_net: (work@ram_dp.a_dout_reg), line:53:22, endln:53:32
        |vpiStmt:
        \_if_stmt: , line:79:5, endln:82:8
          |vpiParent:
          \_begin: (work@ram_dp), line:77:25, endln:83:4
          |vpiCondition:
          \_ref_obj: (work@ram_dp.a_we), line:79:9, endln:79:13
            |vpiParent:
            \_begin: (work@ram_dp), line:77:25, endln:83:4
            |vpiName:a_we
            |vpiFullName:work@ram_dp.a_we
            |vpiActual:
            \_logic_net: (work@ram_dp.a_we), line:40:36, endln:40:40
          |vpiStmt:
          \_begin: (work@ram_dp), line:79:15, endln:82:8
            |vpiParent:
            \_if_stmt: , line:79:5, endln:82:8
            |vpiFullName:work@ram_dp
            |vpiStmt:
            \_assignment: , line:80:9, endln:80:29
              |vpiParent:
              \_begin: (work@ram_dp), line:79:15, endln:82:8
              |vpiOpType:82
              |vpiRhs:
              \_ref_obj: (work@ram_dp.a_din), line:80:24, endln:80:29
                |vpiParent:
                \_assignment: , line:80:9, endln:80:29
                |vpiName:a_din
                |vpiFullName:work@ram_dp.a_din
                |vpiActual:
                \_logic_net: (work@ram_dp.a_din), line:42:36, endln:42:41
              |vpiLhs:
              \_bit_select: (work@ram_dp.mem), line:80:9, endln:80:20
                |vpiParent:
                \_assignment: , line:80:9, endln:80:29
                |vpiName:mem
                |vpiFullName:work@ram_dp.mem
                |vpiIndex:
                \_ref_obj: (work@ram_dp.a_addr), line:80:13, endln:80:19
                  |vpiParent:
                  \_bit_select: (work@ram_dp.mem), line:80:9, endln:80:20
                  |vpiName:a_addr
                  |vpiFullName:work@ram_dp.a_addr
                  |vpiActual:
                  \_logic_net: (work@ram_dp.a_addr), line:41:36, endln:41:42
            |vpiStmt:
            \_assignment: , line:81:9, endln:81:28
              |vpiParent:
              \_begin: (work@ram_dp), line:79:15, endln:82:8
              |vpiOpType:82
              |vpiRhs:
              \_ref_obj: (work@ram_dp.a_din), line:81:23, endln:81:28
                |vpiParent:
                \_assignment: , line:81:9, endln:81:28
                |vpiName:a_din
                |vpiFullName:work@ram_dp.a_din
                |vpiActual:
                \_logic_net: (work@ram_dp.a_din), line:42:36, endln:42:41
              |vpiLhs:
              \_ref_obj: (work@ram_dp.a_dout_reg), line:81:9, endln:81:19
                |vpiParent:
                \_assignment: , line:81:9, endln:81:28
                |vpiName:a_dout_reg
                |vpiFullName:work@ram_dp.a_dout_reg
                |vpiActual:
                \_logic_net: (work@ram_dp.a_dout_reg), line:53:22, endln:53:32
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:86:1, endln:92:4
    |vpiParent:
    \_module_inst: work@ram_dp (work@ram_dp), file:${SURELOG_DIR}/third_party/tests/YosysCam/ram_dp.vh, line:32:1, endln:94:10
    |vpiStmt:
    \_event_control: , line:86:8, endln:86:24
      |vpiParent:
      \_always: , line:86:1, endln:92:4
      |vpiCondition:
      \_operation: , line:86:10, endln:86:23
        |vpiParent:
        \_event_control: , line:86:8, endln:86:24
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@ram_dp.b_clk), line:86:18, endln:86:23
          |vpiParent:
          \_operation: , line:86:10, endln:86:23
          |vpiName:b_clk
          |vpiFullName:work@ram_dp.b_clk
          |vpiActual:
          \_logic_net: (work@ram_dp.b_clk), line:46:36, endln:46:41
      |vpiStmt:
      \_begin: (work@ram_dp), line:86:25, endln:92:4
        |vpiParent:
        \_event_control: , line:86:8, endln:86:24
        |vpiFullName:work@ram_dp
        |vpiStmt:
        \_assignment: , line:87:5, endln:87:30
          |vpiParent:
          \_begin: (work@ram_dp), line:86:25, endln:92:4
          |vpiOpType:82
          |vpiRhs:
          \_bit_select: (work@ram_dp.mem), line:87:23, endln:87:29
            |vpiParent:
            \_assignment: , line:87:5, endln:87:30
            |vpiName:mem
            |vpiFullName:work@ram_dp.mem
            |vpiIndex:
            \_ref_obj: (work@ram_dp.b_addr), line:87:23, endln:87:29
              |vpiParent:
              \_bit_select: (work@ram_dp.mem), line:87:23, endln:87:29
              |vpiName:b_addr
              |vpiFullName:work@ram_dp.b_addr
              |vpiActual:
              \_logic_net: (work@ram_dp.b_addr), line:48:36, endln:48:42
          |vpiLhs:
          \_ref_obj: (work@ram_dp.b_dout_reg), line:87:5, endln:87:15
            |vpiParent:
            \_assignment: , line:87:5, endln:87:30
            |vpiName:b_dout_reg
            |vpiFullName:work@ram_dp.b_dout_reg
            |vpiActual:
            \_logic_net: (work@ram_dp.b_dout_reg), line:55:22, endln:55:32
        |vpiStmt:
        \_if_stmt: , line:88:5, endln:91:8
          |vpiParent:
          \_begin: (work@ram_dp), line:86:25, endln:92:4
          |vpiCondition:
          \_ref_obj: (work@ram_dp.b_we), line:88:9, endln:88:13
            |vpiParent:
            \_begin: (work@ram_dp), line:86:25, endln:92:4
            |vpiName:b_we
            |vpiFullName:work@ram_dp.b_we
            |vpiActual:
            \_logic_net: (work@ram_dp.b_we), line:47:36, endln:47:40
          |vpiStmt:
          \_begin: (work@ram_dp), line:88:15, endln:91:8
            |vpiParent:
            \_if_stmt: , line:88:5, endln:91:8
            |vpiFullName:work@ram_dp
            |vpiStmt:
            \_assignment: , line:89:9, endln:89:29
              |vpiParent:
              \_begin: (work@ram_dp), line:88:15, endln:91:8
              |vpiOpType:82
              |vpiRhs:
              \_ref_obj: (work@ram_dp.b_din), line:89:24, endln:89:29
                |vpiParent:
                \_assignment: , line:89:9, endln:89:29
                |vpiName:b_din
                |vpiFullName:work@ram_dp.b_din
                |vpiActual:
                \_logic_net: (work@ram_dp.b_din), line:49:36, endln:49:41
              |vpiLhs:
              \_bit_select: (work@ram_dp.mem), line:89:9, endln:89:20
                |vpiParent:
                \_assignment: , line:89:9, endln:89:29
                |vpiName:mem
                |vpiFullName:work@ram_dp.mem
                |vpiIndex:
                \_ref_obj: (work@ram_dp.b_addr), line:89:13, endln:89:19
                  |vpiParent:
                  \_bit_select: (work@ram_dp.mem), line:89:9, endln:89:20
                  |vpiName:b_addr
                  |vpiFullName:work@ram_dp.b_addr
                  |vpiActual:
                  \_logic_net: (work@ram_dp.b_addr), line:48:36, endln:48:42
            |vpiStmt:
            \_assignment: , line:90:9, endln:90:28
              |vpiParent:
              \_begin: (work@ram_dp), line:88:15, endln:91:8
              |vpiOpType:82
              |vpiRhs:
              \_ref_obj: (work@ram_dp.b_din), line:90:23, endln:90:28
                |vpiParent:
                \_assignment: , line:90:9, endln:90:28
                |vpiName:b_din
                |vpiFullName:work@ram_dp.b_din
                |vpiActual:
                \_logic_net: (work@ram_dp.b_din), line:49:36, endln:49:41
              |vpiLhs:
              \_ref_obj: (work@ram_dp.b_dout_reg), line:90:9, endln:90:19
                |vpiParent:
                \_assignment: , line:90:9, endln:90:28
                |vpiName:b_dout_reg
                |vpiFullName:work@ram_dp.b_dout_reg
                |vpiActual:
                \_logic_net: (work@ram_dp.b_dout_reg), line:55:22, endln:55:32
    |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: , line:60:8, endln:60:27
    |vpiParent:
    \_module_inst: work@ram_dp (work@ram_dp), file:${SURELOG_DIR}/third_party/tests/YosysCam/ram_dp.vh, line:32:1, endln:94:10
    |vpiRhs:
    \_ref_obj: (work@ram_dp.a_dout_reg), line:60:17, endln:60:27
      |vpiParent:
      \_cont_assign: , line:60:8, endln:60:27
      |vpiName:a_dout_reg
      |vpiFullName:work@ram_dp.a_dout_reg
      |vpiActual:
      \_logic_net: (work@ram_dp.a_dout_reg), line:53:22, endln:53:32
    |vpiLhs:
    \_ref_obj: (work@ram_dp.a_dout), line:60:8, endln:60:14
      |vpiParent:
      \_cont_assign: , line:60:8, endln:60:27
      |vpiName:a_dout
      |vpiFullName:work@ram_dp.a_dout
      |vpiActual:
      \_logic_net: (work@ram_dp.a_dout), line:43:36, endln:43:42
  |vpiContAssign:
  \_cont_assign: , line:62:8, endln:62:27
    |vpiParent:
    \_module_inst: work@ram_dp (work@ram_dp), file:${SURELOG_DIR}/third_party/tests/YosysCam/ram_dp.vh, line:32:1, endln:94:10
    |vpiRhs:
    \_ref_obj: (work@ram_dp.b_dout_reg), line:62:17, endln:62:27
      |vpiParent:
      \_cont_assign: , line:62:8, endln:62:27
      |vpiName:b_dout_reg
      |vpiFullName:work@ram_dp.b_dout_reg
      |vpiActual:
      \_logic_net: (work@ram_dp.b_dout_reg), line:55:22, endln:55:32
    |vpiLhs:
    \_ref_obj: (work@ram_dp.b_dout), line:62:8, endln:62:14
      |vpiParent:
      \_cont_assign: , line:62:8, endln:62:27
      |vpiName:b_dout
      |vpiFullName:work@ram_dp.b_dout
      |vpiActual:
      \_logic_net: (work@ram_dp.b_dout), line:50:36, endln:50:42
\_weaklyReferenced:
\_int_typespec: , line:34:5, endln:34:30
\_int_typespec: , line:36:5, endln:36:29
\_int_typespec: , line:38:5, endln:38:30
\_int_typespec: , line:62:12, endln:62:17
  |vpiParent:
  \_parameter: (work@cam_bram.STATE_INIT), line:63:5, endln:63:15
  |vpiRange:
  \_range: , line:62:12, endln:62:17
    |vpiParent:
    \_int_typespec: , line:62:12, endln:62:17
    |vpiLeftRange:
    \_constant: , line:62:13, endln:62:14
      |vpiParent:
      \_range: , line:62:12, endln:62:17
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:62:15, endln:62:16
      |vpiParent:
      \_range: , line:62:12, endln:62:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:62:12, endln:62:17
  |vpiParent:
  \_parameter: (work@cam_bram.STATE_IDLE), line:64:5, endln:64:15
  |vpiRange:
  \_range: , line:62:12, endln:62:17
    |vpiParent:
    \_int_typespec: , line:62:12, endln:62:17
    |vpiLeftRange:
    \_constant: , line:62:13, endln:62:14
      |vpiParent:
      \_range: , line:62:12, endln:62:17
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:62:15, endln:62:16
      |vpiParent:
      \_range: , line:62:12, endln:62:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:62:12, endln:62:17
  |vpiParent:
  \_parameter: (work@cam_bram.STATE_DELETE_1), line:65:5, endln:65:19
  |vpiRange:
  \_range: , line:62:12, endln:62:17
    |vpiParent:
    \_int_typespec: , line:62:12, endln:62:17
    |vpiLeftRange:
    \_constant: , line:62:13, endln:62:14
      |vpiParent:
      \_range: , line:62:12, endln:62:17
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:62:15, endln:62:16
      |vpiParent:
      \_range: , line:62:12, endln:62:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:62:12, endln:62:17
  |vpiParent:
  \_parameter: (work@cam_bram.STATE_DELETE_2), line:66:5, endln:66:19
  |vpiRange:
  \_range: , line:62:12, endln:62:17
    |vpiParent:
    \_int_typespec: , line:62:12, endln:62:17
    |vpiLeftRange:
    \_constant: , line:62:13, endln:62:14
      |vpiParent:
      \_range: , line:62:12, endln:62:17
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:62:15, endln:62:16
      |vpiParent:
      \_range: , line:62:12, endln:62:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:62:12, endln:62:17
  |vpiParent:
  \_parameter: (work@cam_bram.STATE_WRITE_1), line:67:5, endln:67:18
  |vpiRange:
  \_range: , line:62:12, endln:62:17
    |vpiParent:
    \_int_typespec: , line:62:12, endln:62:17
    |vpiLeftRange:
    \_constant: , line:62:13, endln:62:14
      |vpiParent:
      \_range: , line:62:12, endln:62:17
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:62:15, endln:62:16
      |vpiParent:
      \_range: , line:62:12, endln:62:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:62:12, endln:62:17
  |vpiParent:
  \_parameter: (work@cam_bram.STATE_WRITE_2), line:68:5, endln:68:18
  |vpiRange:
  \_range: , line:62:12, endln:62:17
    |vpiParent:
    \_int_typespec: , line:62:12, endln:62:17
    |vpiLeftRange:
    \_constant: , line:62:13, endln:62:14
      |vpiParent:
      \_range: , line:62:12, endln:62:17
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:62:15, endln:62:16
      |vpiParent:
      \_range: , line:62:12, endln:62:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:34:5, endln:34:30
\_int_typespec: , line:36:5, endln:36:29
\_string_typespec: 
\_int_typespec: , line:40:5, endln:40:30
\_int_typespec: , line:34:5, endln:34:30
\_int_typespec: , line:36:5, endln:36:29
\_int_typespec: , line:38:5, endln:38:30
\_int_typespec: , line:62:12, endln:62:17
  |vpiParent:
  \_parameter: (work@cam_srl.STATE_INIT), line:63:5, endln:63:15
  |vpiRange:
  \_range: , line:62:12, endln:62:17
    |vpiParent:
    \_int_typespec: , line:62:12, endln:62:17
    |vpiLeftRange:
    \_constant: , line:62:13, endln:62:14
      |vpiParent:
      \_range: , line:62:12, endln:62:17
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:62:15, endln:62:16
      |vpiParent:
      \_range: , line:62:12, endln:62:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:62:12, endln:62:17
  |vpiParent:
  \_parameter: (work@cam_srl.STATE_IDLE), line:64:5, endln:64:15
  |vpiRange:
  \_range: , line:62:12, endln:62:17
    |vpiParent:
    \_int_typespec: , line:62:12, endln:62:17
    |vpiLeftRange:
    \_constant: , line:62:13, endln:62:14
      |vpiParent:
      \_range: , line:62:12, endln:62:17
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:62:15, endln:62:16
      |vpiParent:
      \_range: , line:62:12, endln:62:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:62:12, endln:62:17
  |vpiParent:
  \_parameter: (work@cam_srl.STATE_WRITE), line:65:5, endln:65:16
  |vpiRange:
  \_range: , line:62:12, endln:62:17
    |vpiParent:
    \_int_typespec: , line:62:12, endln:62:17
    |vpiLeftRange:
    \_constant: , line:62:13, endln:62:14
      |vpiParent:
      \_range: , line:62:12, endln:62:17
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:62:15, endln:62:16
      |vpiParent:
      \_range: , line:62:12, endln:62:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:62:12, endln:62:17
  |vpiParent:
  \_parameter: (work@cam_srl.STATE_DELETE), line:66:5, endln:66:17
  |vpiRange:
  \_range: , line:62:12, endln:62:17
    |vpiParent:
    \_int_typespec: , line:62:12, endln:62:17
    |vpiLeftRange:
    \_constant: , line:62:13, endln:62:14
      |vpiParent:
      \_range: , line:62:12, endln:62:17
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:62:15, endln:62:16
      |vpiParent:
      \_range: , line:62:12, endln:62:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:34:5, endln:34:30
\_int_typespec: , line:36:5, endln:36:29
\_string_typespec: 
\_int_typespec: , line:40:5, endln:40:30
\_int_typespec: , line:34:5, endln:34:24
\_string_typespec: 
\_int_typespec: , line:34:5, endln:34:30
\_int_typespec: , line:35:5, endln:35:30
\_class_typespec: 
  |vpiClassDefn:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/YosysCam/builtin.sv, line:1:3, endln:27:11
\_int_typespec: , line:3:19, endln:3:22
  |vpiSigned:1
\_int_typespec: , line:6:14, endln:6:17
  |vpiSigned:1
\_int_typespec: , line:18:14, endln:18:17
  |vpiSigned:1
\_int_typespec: , line:24:14, endln:24:17
  |vpiSigned:1
\_class_typespec: , line:34:21, endln:34:28
  |vpiClassDefn:
  \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/YosysCam/builtin.sv, line:30:3, endln:52:11
\_class_typespec: 
  |vpiClassDefn:
  \_class_defn: (work@semaphore), file:${SURELOG_DIR}/third_party/tests/YosysCam/builtin.sv, line:55:3, endln:69:11
\_int_typespec: , line:57:18, endln:57:21
  |vpiSigned:1
\_int_typespec: , line:60:14, endln:60:17
  |vpiSigned:1
\_int_typespec: , line:63:14, endln:63:17
  |vpiSigned:1
\_int_typespec: , line:66:14, endln:66:17
  |vpiSigned:1
\_int_typespec: , line:66:26, endln:66:29
  |vpiSigned:1
\_logic_typespec: , line:41:12, endln:41:16
\_logic_typespec: , line:42:12, endln:42:16
\_logic_typespec: , line:44:12, endln:44:33
  |vpiRange:
  \_range: , line:44:17, endln:44:33
    |vpiParent:
    \_logic_typespec: , line:44:12, endln:44:33
    |vpiLeftRange:
    \_operation: , line:44:18, endln:44:30
      |vpiParent:
      \_range: , line:44:17, endln:44:33
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (ADDR_WIDTH), line:44:18, endln:44:28
        |vpiParent:
        \_operation: , line:44:18, endln:44:30
        |vpiName:ADDR_WIDTH
      |vpiOperand:
      \_constant: , line:44:29, endln:44:30
        |vpiParent:
        \_operation: , line:44:18, endln:44:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:44:31, endln:44:32
      |vpiParent:
      \_range: , line:44:17, endln:44:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:45:12, endln:45:33
  |vpiRange:
  \_range: , line:45:17, endln:45:33
    |vpiParent:
    \_logic_typespec: , line:45:12, endln:45:33
    |vpiLeftRange:
    \_operation: , line:45:18, endln:45:30
      |vpiParent:
      \_range: , line:45:17, endln:45:33
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (DATA_WIDTH), line:45:18, endln:45:28
        |vpiParent:
        \_operation: , line:45:18, endln:45:30
        |vpiName:DATA_WIDTH
      |vpiOperand:
      \_constant: , line:45:29, endln:45:30
        |vpiParent:
        \_operation: , line:45:18, endln:45:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:45:31, endln:45:32
      |vpiParent:
      \_range: , line:45:17, endln:45:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:46:12, endln:46:16
\_logic_typespec: , line:47:12, endln:47:16
\_logic_typespec: , line:48:12, endln:48:16
\_logic_typespec: , line:50:12, endln:50:33
  |vpiRange:
  \_range: , line:50:17, endln:50:33
    |vpiParent:
    \_logic_typespec: , line:50:12, endln:50:33
    |vpiLeftRange:
    \_operation: , line:50:18, endln:50:30
      |vpiParent:
      \_range: , line:50:17, endln:50:33
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (DATA_WIDTH), line:50:18, endln:50:28
        |vpiParent:
        \_operation: , line:50:18, endln:50:30
        |vpiName:DATA_WIDTH
      |vpiOperand:
      \_constant: , line:50:29, endln:50:30
        |vpiParent:
        \_operation: , line:50:18, endln:50:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:50:31, endln:50:32
      |vpiParent:
      \_range: , line:50:17, endln:50:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:51:12, endln:51:36
  |vpiRange:
  \_range: , line:51:17, endln:51:36
    |vpiParent:
    \_logic_typespec: , line:51:12, endln:51:36
    |vpiLeftRange:
    \_operation: , line:51:18, endln:51:33
      |vpiParent:
      \_range: , line:51:17, endln:51:36
      |vpiOpType:11
      |vpiOperand:
      \_operation: , line:51:18, endln:51:31
        |vpiParent:
        \_operation: , line:51:18, endln:51:33
        |vpiOpType:43
        |vpiOperand:
        \_constant: , line:51:18, endln:51:19
          |vpiParent:
          \_operation: , line:51:18, endln:51:31
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_ref_obj: (ADDR_WIDTH), line:51:21, endln:51:31
          |vpiParent:
          \_operation: , line:51:18, endln:51:31
          |vpiName:ADDR_WIDTH
      |vpiOperand:
      \_constant: , line:51:32, endln:51:33
        |vpiParent:
        \_operation: , line:51:18, endln:51:33
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:51:34, endln:51:35
      |vpiParent:
      \_range: , line:51:17, endln:51:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:52:12, endln:52:36
  |vpiRange:
  \_range: , line:52:17, endln:52:36
    |vpiParent:
    \_logic_typespec: , line:52:12, endln:52:36
    |vpiLeftRange:
    \_operation: , line:52:18, endln:52:33
      |vpiParent:
      \_range: , line:52:17, endln:52:36
      |vpiOpType:11
      |vpiOperand:
      \_operation: , line:52:18, endln:52:31
        |vpiParent:
        \_operation: , line:52:18, endln:52:33
        |vpiOpType:43
        |vpiOperand:
        \_constant: , line:52:18, endln:52:19
          |vpiParent:
          \_operation: , line:52:18, endln:52:31
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_ref_obj: (ADDR_WIDTH), line:52:21, endln:52:31
          |vpiParent:
          \_operation: , line:52:18, endln:52:31
          |vpiName:ADDR_WIDTH
      |vpiOperand:
      \_constant: , line:52:32, endln:52:33
        |vpiParent:
        \_operation: , line:52:18, endln:52:33
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:52:34, endln:52:35
      |vpiParent:
      \_range: , line:52:17, endln:52:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:53:12, endln:53:33
  |vpiRange:
  \_range: , line:53:17, endln:53:33
    |vpiParent:
    \_logic_typespec: , line:53:12, endln:53:33
    |vpiLeftRange:
    \_operation: , line:53:18, endln:53:30
      |vpiParent:
      \_range: , line:53:17, endln:53:33
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (ADDR_WIDTH), line:53:18, endln:53:28
        |vpiParent:
        \_operation: , line:53:18, endln:53:30
        |vpiName:ADDR_WIDTH
      |vpiOperand:
      \_constant: , line:53:29, endln:53:30
        |vpiParent:
        \_operation: , line:53:18, endln:53:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:53:31, endln:53:32
      |vpiParent:
      \_range: , line:53:17, endln:53:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:54:12, endln:54:16
\_logic_typespec: , line:70:1, endln:70:33
  |vpiRange:
  \_range: , line:70:5, endln:70:10
    |vpiParent:
    \_logic_typespec: , line:70:1, endln:70:33
    |vpiLeftRange:
    \_constant: , line:70:6, endln:70:7
      |vpiParent:
      \_range: , line:70:5, endln:70:10
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:70:8, endln:70:9
      |vpiParent:
      \_range: , line:70:5, endln:70:10
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:70:1, endln:70:10
  |vpiRange:
  \_range: , line:70:5, endln:70:10
    |vpiParent:
    \_logic_typespec: , line:70:1, endln:70:10
    |vpiLeftRange:
    \_constant: , line:70:6, endln:70:7
      |vpiParent:
      \_range: , line:70:5, endln:70:10
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:70:8, endln:70:9
      |vpiParent:
      \_range: , line:70:5, endln:70:10
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:72:1, endln:72:35
  |vpiRange:
  \_range: , line:72:6, endln:72:35
    |vpiParent:
    \_logic_typespec: , line:72:1, endln:72:35
    |vpiLeftRange:
    \_operation: , line:72:7, endln:72:32
      |vpiParent:
      \_range: , line:72:6, endln:72:35
      |vpiOpType:11
      |vpiOperand:
      \_operation: , line:72:7, endln:72:30
        |vpiParent:
        \_operation: , line:72:7, endln:72:32
        |vpiOpType:25
        |vpiOperand:
        \_ref_obj: (SLICE_COUNT), line:72:7, endln:72:18
          |vpiParent:
          \_operation: , line:72:7, endln:72:30
          |vpiName:SLICE_COUNT
        |vpiOperand:
        \_ref_obj: (SLICE_WIDTH), line:72:19, endln:72:30
          |vpiParent:
          \_operation: , line:72:7, endln:72:30
          |vpiName:SLICE_WIDTH
      |vpiOperand:
      \_constant: , line:72:31, endln:72:32
        |vpiParent:
        \_operation: , line:72:7, endln:72:32
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:72:33, endln:72:34
      |vpiParent:
      \_range: , line:72:6, endln:72:35
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:73:1, endln:73:35
  |vpiRange:
  \_range: , line:73:6, endln:73:35
    |vpiParent:
    \_logic_typespec: , line:73:1, endln:73:35
    |vpiLeftRange:
    \_operation: , line:73:7, endln:73:32
      |vpiParent:
      \_range: , line:73:6, endln:73:35
      |vpiOpType:11
      |vpiOperand:
      \_operation: , line:73:7, endln:73:30
        |vpiParent:
        \_operation: , line:73:7, endln:73:32
        |vpiOpType:25
        |vpiOperand:
        \_ref_obj: (SLICE_COUNT), line:73:7, endln:73:18
          |vpiParent:
          \_operation: , line:73:7, endln:73:30
          |vpiName:SLICE_COUNT
        |vpiOperand:
        \_ref_obj: (SLICE_WIDTH), line:73:19, endln:73:30
          |vpiParent:
          \_operation: , line:73:7, endln:73:30
          |vpiName:SLICE_WIDTH
      |vpiOperand:
      \_constant: , line:73:31, endln:73:32
        |vpiParent:
        \_operation: , line:73:7, endln:73:32
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:73:33, endln:73:34
      |vpiParent:
      \_range: , line:73:6, endln:73:35
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:75:1, endln:75:54
  |vpiRange:
  \_range: , line:75:5, endln:75:22
    |vpiParent:
    \_logic_typespec: , line:75:1, endln:75:54
    |vpiLeftRange:
    \_operation: , line:75:6, endln:75:19
      |vpiParent:
      \_range: , line:75:5, endln:75:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (SLICE_WIDTH), line:75:6, endln:75:17
        |vpiParent:
        \_operation: , line:75:6, endln:75:19
        |vpiName:SLICE_WIDTH
      |vpiOperand:
      \_constant: , line:75:18, endln:75:19
        |vpiParent:
        \_operation: , line:75:6, endln:75:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:75:20, endln:75:21
      |vpiParent:
      \_range: , line:75:5, endln:75:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:75:1, endln:75:22
  |vpiRange:
  \_range: , line:75:5, endln:75:22
    |vpiParent:
    \_logic_typespec: , line:75:1, endln:75:22
    |vpiLeftRange:
    \_operation: , line:75:6, endln:75:19
      |vpiParent:
      \_range: , line:75:5, endln:75:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (SLICE_WIDTH), line:75:6, endln:75:17
        |vpiParent:
        \_operation: , line:75:6, endln:75:19
        |vpiName:SLICE_WIDTH
      |vpiOperand:
      \_constant: , line:75:18, endln:75:19
        |vpiParent:
        \_operation: , line:75:6, endln:75:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:75:20, endln:75:21
      |vpiParent:
      \_range: , line:75:5, endln:75:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:77:1, endln:77:77
  |vpiRange:
  \_range: , line:77:5, endln:77:34
    |vpiParent:
    \_logic_typespec: , line:77:1, endln:77:77
    |vpiLeftRange:
    \_operation: , line:77:6, endln:77:31
      |vpiParent:
      \_range: , line:77:5, endln:77:34
      |vpiOpType:11
      |vpiOperand:
      \_operation: , line:77:6, endln:77:29
        |vpiParent:
        \_operation: , line:77:6, endln:77:31
        |vpiOpType:25
        |vpiOperand:
        \_ref_obj: (SLICE_COUNT), line:77:6, endln:77:17
          |vpiParent:
          \_operation: , line:77:6, endln:77:29
          |vpiName:SLICE_COUNT
        |vpiOperand:
        \_ref_obj: (SLICE_WIDTH), line:77:18, endln:77:29
          |vpiParent:
          \_operation: , line:77:6, endln:77:29
          |vpiName:SLICE_WIDTH
      |vpiOperand:
      \_constant: , line:77:30, endln:77:31
        |vpiParent:
        \_operation: , line:77:6, endln:77:31
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:77:32, endln:77:33
      |vpiParent:
      \_range: , line:77:5, endln:77:34
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:78:1, endln:78:20
  |vpiRange:
  \_range: , line:78:5, endln:78:20
    |vpiParent:
    \_logic_typespec: , line:78:1, endln:78:20
    |vpiLeftRange:
    \_operation: , line:78:6, endln:78:17
      |vpiParent:
      \_range: , line:78:5, endln:78:20
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (RAM_DEPTH), line:78:6, endln:78:15
        |vpiParent:
        \_operation: , line:78:6, endln:78:17
        |vpiName:RAM_DEPTH
      |vpiOperand:
      \_constant: , line:78:16, endln:78:17
        |vpiParent:
        \_operation: , line:78:6, endln:78:17
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:78:18, endln:78:19
      |vpiParent:
      \_range: , line:78:5, endln:78:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:79:1, endln:79:20
  |vpiRange:
  \_range: , line:79:5, endln:79:20
    |vpiParent:
    \_logic_typespec: , line:79:1, endln:79:20
    |vpiLeftRange:
    \_operation: , line:79:6, endln:79:17
      |vpiParent:
      \_range: , line:79:5, endln:79:20
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (RAM_DEPTH), line:79:6, endln:79:15
        |vpiParent:
        \_operation: , line:79:6, endln:79:17
        |vpiName:RAM_DEPTH
      |vpiOperand:
      \_constant: , line:79:16, endln:79:17
        |vpiParent:
        \_operation: , line:79:6, endln:79:17
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:79:18, endln:79:19
      |vpiParent:
      \_range: , line:79:5, endln:79:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:80:1, endln:80:4
\_logic_typespec: , line:82:1, endln:82:57
  |vpiRange:
  \_range: , line:82:5, endln:82:21
    |vpiParent:
    \_logic_typespec: , line:82:1, endln:82:57
    |vpiLeftRange:
    \_operation: , line:82:6, endln:82:18
      |vpiParent:
      \_range: , line:82:5, endln:82:21
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (ADDR_WIDTH), line:82:6, endln:82:16
        |vpiParent:
        \_operation: , line:82:6, endln:82:18
        |vpiName:ADDR_WIDTH
      |vpiOperand:
      \_constant: , line:82:17, endln:82:18
        |vpiParent:
        \_operation: , line:82:6, endln:82:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:82:19, endln:82:20
      |vpiParent:
      \_range: , line:82:5, endln:82:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:82:1, endln:82:21
  |vpiRange:
  \_range: , line:82:5, endln:82:21
    |vpiParent:
    \_logic_typespec: , line:82:1, endln:82:21
    |vpiLeftRange:
    \_operation: , line:82:6, endln:82:18
      |vpiParent:
      \_range: , line:82:5, endln:82:21
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (ADDR_WIDTH), line:82:6, endln:82:16
        |vpiParent:
        \_operation: , line:82:6, endln:82:18
        |vpiName:ADDR_WIDTH
      |vpiOperand:
      \_constant: , line:82:17, endln:82:18
        |vpiParent:
        \_operation: , line:82:6, endln:82:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:82:19, endln:82:20
      |vpiParent:
      \_range: , line:82:5, endln:82:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:83:1, endln:83:90
  |vpiRange:
  \_range: , line:83:5, endln:83:34
    |vpiParent:
    \_logic_typespec: , line:83:1, endln:83:90
    |vpiLeftRange:
    \_operation: , line:83:6, endln:83:31
      |vpiParent:
      \_range: , line:83:5, endln:83:34
      |vpiOpType:11
      |vpiOperand:
      \_operation: , line:83:6, endln:83:29
        |vpiParent:
        \_operation: , line:83:6, endln:83:31
        |vpiOpType:25
        |vpiOperand:
        \_ref_obj: (SLICE_COUNT), line:83:6, endln:83:17
          |vpiParent:
          \_operation: , line:83:6, endln:83:29
          |vpiName:SLICE_COUNT
        |vpiOperand:
        \_ref_obj: (SLICE_WIDTH), line:83:18, endln:83:29
          |vpiParent:
          \_operation: , line:83:6, endln:83:29
          |vpiName:SLICE_WIDTH
      |vpiOperand:
      \_constant: , line:83:30, endln:83:31
        |vpiParent:
        \_operation: , line:83:6, endln:83:31
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:83:32, endln:83:33
      |vpiParent:
      \_range: , line:83:5, endln:83:34
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:83:1, endln:83:34
  |vpiRange:
  \_range: , line:83:5, endln:83:34
    |vpiParent:
    \_logic_typespec: , line:83:1, endln:83:34
    |vpiLeftRange:
    \_operation: , line:83:6, endln:83:31
      |vpiParent:
      \_range: , line:83:5, endln:83:34
      |vpiOpType:11
      |vpiOperand:
      \_operation: , line:83:6, endln:83:29
        |vpiParent:
        \_operation: , line:83:6, endln:83:31
        |vpiOpType:25
        |vpiOperand:
        \_ref_obj: (SLICE_COUNT), line:83:6, endln:83:17
          |vpiParent:
          \_operation: , line:83:6, endln:83:29
          |vpiName:SLICE_COUNT
        |vpiOperand:
        \_ref_obj: (SLICE_WIDTH), line:83:18, endln:83:29
          |vpiParent:
          \_operation: , line:83:6, endln:83:29
          |vpiName:SLICE_WIDTH
      |vpiOperand:
      \_constant: , line:83:30, endln:83:31
        |vpiParent:
        \_operation: , line:83:6, endln:83:31
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:83:32, endln:83:33
      |vpiParent:
      \_range: , line:83:5, endln:83:34
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:84:1, endln:84:28
\_logic_typespec: , line:84:1, endln:84:4
\_logic_typespec: , line:86:1, endln:86:26
\_logic_typespec: , line:90:1, endln:90:51
  |vpiRange:
  \_range: , line:90:5, endln:90:20
    |vpiParent:
    \_logic_typespec: , line:90:1, endln:90:51
    |vpiLeftRange:
    \_operation: , line:90:6, endln:90:17
      |vpiParent:
      \_range: , line:90:5, endln:90:20
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (RAM_DEPTH), line:90:6, endln:90:15
        |vpiParent:
        \_operation: , line:90:6, endln:90:17
        |vpiName:RAM_DEPTH
      |vpiOperand:
      \_constant: , line:90:16, endln:90:17
        |vpiParent:
        \_operation: , line:90:6, endln:90:17
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:90:18, endln:90:19
      |vpiParent:
      \_range: , line:90:5, endln:90:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:91:1, endln:91:20
  |vpiRange:
  \_range: , line:91:5, endln:91:20
    |vpiParent:
    \_logic_typespec: , line:91:1, endln:91:20
    |vpiLeftRange:
    \_operation: , line:91:6, endln:91:17
      |vpiParent:
      \_range: , line:91:5, endln:91:20
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (RAM_DEPTH), line:91:6, endln:91:15
        |vpiParent:
        \_operation: , line:91:6, endln:91:17
        |vpiName:RAM_DEPTH
      |vpiOperand:
      \_constant: , line:91:16, endln:91:17
        |vpiParent:
        \_operation: , line:91:6, endln:91:17
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:91:18, endln:91:19
      |vpiParent:
      \_range: , line:91:5, endln:91:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:95:1, endln:95:47
  |vpiRange:
  \_range: , line:95:5, endln:95:21
    |vpiParent:
    \_logic_typespec: , line:95:1, endln:95:47
    |vpiLeftRange:
    \_operation: , line:95:6, endln:95:18
      |vpiParent:
      \_range: , line:95:5, endln:95:21
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (DATA_WIDTH), line:95:6, endln:95:16
        |vpiParent:
        \_operation: , line:95:6, endln:95:18
        |vpiName:DATA_WIDTH
      |vpiOperand:
      \_constant: , line:95:17, endln:95:18
        |vpiParent:
        \_operation: , line:95:6, endln:95:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:95:19, endln:95:20
      |vpiParent:
      \_range: , line:95:5, endln:95:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:96:1, endln:96:53
  |vpiRange:
  \_range: , line:96:5, endln:96:21
    |vpiParent:
    \_logic_typespec: , line:96:1, endln:96:53
    |vpiLeftRange:
    \_operation: , line:96:6, endln:96:18
      |vpiParent:
      \_range: , line:96:5, endln:96:21
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (DATA_WIDTH), line:96:6, endln:96:16
        |vpiParent:
        \_operation: , line:96:6, endln:96:18
        |vpiName:DATA_WIDTH
      |vpiOperand:
      \_constant: , line:96:17, endln:96:18
        |vpiParent:
        \_operation: , line:96:6, endln:96:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:96:19, endln:96:20
      |vpiParent:
      \_range: , line:96:5, endln:96:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:97:1, endln:97:4
\_integer_typespec: , line:99:1, endln:99:8
  |vpiSigned:1
\_integer_typespec: , line:107:1, endln:107:8
  |vpiSigned:1
\_logic_typespec: , line:43:12, endln:43:16
\_logic_typespec: , line:44:12, endln:44:16
\_logic_typespec: , line:46:12, endln:46:33
  |vpiRange:
  \_range: , line:46:17, endln:46:33
    |vpiParent:
    \_logic_typespec: , line:46:12, endln:46:33
    |vpiLeftRange:
    \_operation: , line:46:18, endln:46:30
      |vpiParent:
      \_range: , line:46:17, endln:46:33
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (ADDR_WIDTH), line:46:18, endln:46:28
        |vpiParent:
        \_operation: , line:46:18, endln:46:30
        |vpiName:ADDR_WIDTH
      |vpiOperand:
      \_constant: , line:46:29, endln:46:30
        |vpiParent:
        \_operation: , line:46:18, endln:46:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:46:31, endln:46:32
      |vpiParent:
      \_range: , line:46:17, endln:46:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:47:12, endln:47:33
  |vpiRange:
  \_range: , line:47:17, endln:47:33
    |vpiParent:
    \_logic_typespec: , line:47:12, endln:47:33
    |vpiLeftRange:
    \_operation: , line:47:18, endln:47:30
      |vpiParent:
      \_range: , line:47:17, endln:47:33
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (DATA_WIDTH), line:47:18, endln:47:28
        |vpiParent:
        \_operation: , line:47:18, endln:47:30
        |vpiName:DATA_WIDTH
      |vpiOperand:
      \_constant: , line:47:29, endln:47:30
        |vpiParent:
        \_operation: , line:47:18, endln:47:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:47:31, endln:47:32
      |vpiParent:
      \_range: , line:47:17, endln:47:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:48:12, endln:48:16
\_logic_typespec: , line:49:12, endln:49:16
\_logic_typespec: , line:50:12, endln:50:16
\_logic_typespec: , line:52:12, endln:52:33
  |vpiRange:
  \_range: , line:52:17, endln:52:33
    |vpiParent:
    \_logic_typespec: , line:52:12, endln:52:33
    |vpiLeftRange:
    \_operation: , line:52:18, endln:52:30
      |vpiParent:
      \_range: , line:52:17, endln:52:33
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (DATA_WIDTH), line:52:18, endln:52:28
        |vpiParent:
        \_operation: , line:52:18, endln:52:30
        |vpiName:DATA_WIDTH
      |vpiOperand:
      \_constant: , line:52:29, endln:52:30
        |vpiParent:
        \_operation: , line:52:18, endln:52:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:52:31, endln:52:32
      |vpiParent:
      \_range: , line:52:17, endln:52:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:53:12, endln:53:36
  |vpiRange:
  \_range: , line:53:17, endln:53:36
    |vpiParent:
    \_logic_typespec: , line:53:12, endln:53:36
    |vpiLeftRange:
    \_operation: , line:53:18, endln:53:33
      |vpiParent:
      \_range: , line:53:17, endln:53:36
      |vpiOpType:11
      |vpiOperand:
      \_operation: , line:53:18, endln:53:31
        |vpiParent:
        \_operation: , line:53:18, endln:53:33
        |vpiOpType:43
        |vpiOperand:
        \_constant: , line:53:18, endln:53:19
          |vpiParent:
          \_operation: , line:53:18, endln:53:31
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_ref_obj: (ADDR_WIDTH), line:53:21, endln:53:31
          |vpiParent:
          \_operation: , line:53:18, endln:53:31
          |vpiName:ADDR_WIDTH
      |vpiOperand:
      \_constant: , line:53:32, endln:53:33
        |vpiParent:
        \_operation: , line:53:18, endln:53:33
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:53:34, endln:53:35
      |vpiParent:
      \_range: , line:53:17, endln:53:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:54:12, endln:54:36
  |vpiRange:
  \_range: , line:54:17, endln:54:36
    |vpiParent:
    \_logic_typespec: , line:54:12, endln:54:36
    |vpiLeftRange:
    \_operation: , line:54:18, endln:54:33
      |vpiParent:
      \_range: , line:54:17, endln:54:36
      |vpiOpType:11
      |vpiOperand:
      \_operation: , line:54:18, endln:54:31
        |vpiParent:
        \_operation: , line:54:18, endln:54:33
        |vpiOpType:43
        |vpiOperand:
        \_constant: , line:54:18, endln:54:19
          |vpiParent:
          \_operation: , line:54:18, endln:54:31
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_ref_obj: (ADDR_WIDTH), line:54:21, endln:54:31
          |vpiParent:
          \_operation: , line:54:18, endln:54:31
          |vpiName:ADDR_WIDTH
      |vpiOperand:
      \_constant: , line:54:32, endln:54:33
        |vpiParent:
        \_operation: , line:54:18, endln:54:33
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:54:34, endln:54:35
      |vpiParent:
      \_range: , line:54:17, endln:54:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:55:12, endln:55:33
  |vpiRange:
  \_range: , line:55:17, endln:55:33
    |vpiParent:
    \_logic_typespec: , line:55:12, endln:55:33
    |vpiLeftRange:
    \_operation: , line:55:18, endln:55:30
      |vpiParent:
      \_range: , line:55:17, endln:55:33
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (ADDR_WIDTH), line:55:18, endln:55:28
        |vpiParent:
        \_operation: , line:55:18, endln:55:30
        |vpiName:ADDR_WIDTH
      |vpiOperand:
      \_constant: , line:55:29, endln:55:30
        |vpiParent:
        \_operation: , line:55:18, endln:55:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:55:31, endln:55:32
      |vpiParent:
      \_range: , line:55:17, endln:55:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:56:12, endln:56:16
\_logic_typespec: , line:41:12, endln:41:16
\_logic_typespec: , line:42:12, endln:42:16
\_logic_typespec: , line:44:12, endln:44:33
  |vpiRange:
  \_range: , line:44:17, endln:44:33
    |vpiParent:
    \_logic_typespec: , line:44:12, endln:44:33
    |vpiLeftRange:
    \_operation: , line:44:18, endln:44:30
      |vpiParent:
      \_range: , line:44:17, endln:44:33
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (ADDR_WIDTH), line:44:18, endln:44:28
        |vpiParent:
        \_operation: , line:44:18, endln:44:30
        |vpiName:ADDR_WIDTH
      |vpiOperand:
      \_constant: , line:44:29, endln:44:30
        |vpiParent:
        \_operation: , line:44:18, endln:44:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:44:31, endln:44:32
      |vpiParent:
      \_range: , line:44:17, endln:44:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:45:12, endln:45:33
  |vpiRange:
  \_range: , line:45:17, endln:45:33
    |vpiParent:
    \_logic_typespec: , line:45:12, endln:45:33
    |vpiLeftRange:
    \_operation: , line:45:18, endln:45:30
      |vpiParent:
      \_range: , line:45:17, endln:45:33
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (DATA_WIDTH), line:45:18, endln:45:28
        |vpiParent:
        \_operation: , line:45:18, endln:45:30
        |vpiName:DATA_WIDTH
      |vpiOperand:
      \_constant: , line:45:29, endln:45:30
        |vpiParent:
        \_operation: , line:45:18, endln:45:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:45:31, endln:45:32
      |vpiParent:
      \_range: , line:45:17, endln:45:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:46:12, endln:46:16
\_logic_typespec: , line:47:12, endln:47:16
\_logic_typespec: , line:48:12, endln:48:16
\_logic_typespec: , line:50:12, endln:50:33
  |vpiRange:
  \_range: , line:50:17, endln:50:33
    |vpiParent:
    \_logic_typespec: , line:50:12, endln:50:33
    |vpiLeftRange:
    \_operation: , line:50:18, endln:50:30
      |vpiParent:
      \_range: , line:50:17, endln:50:33
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (DATA_WIDTH), line:50:18, endln:50:28
        |vpiParent:
        \_operation: , line:50:18, endln:50:30
        |vpiName:DATA_WIDTH
      |vpiOperand:
      \_constant: , line:50:29, endln:50:30
        |vpiParent:
        \_operation: , line:50:18, endln:50:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:50:31, endln:50:32
      |vpiParent:
      \_range: , line:50:17, endln:50:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:51:12, endln:51:36
  |vpiRange:
  \_range: , line:51:17, endln:51:36
    |vpiParent:
    \_logic_typespec: , line:51:12, endln:51:36
    |vpiLeftRange:
    \_operation: , line:51:18, endln:51:33
      |vpiParent:
      \_range: , line:51:17, endln:51:36
      |vpiOpType:11
      |vpiOperand:
      \_operation: , line:51:18, endln:51:31
        |vpiParent:
        \_operation: , line:51:18, endln:51:33
        |vpiOpType:43
        |vpiOperand:
        \_constant: , line:51:18, endln:51:19
          |vpiParent:
          \_operation: , line:51:18, endln:51:31
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_ref_obj: (ADDR_WIDTH), line:51:21, endln:51:31
          |vpiParent:
          \_operation: , line:51:18, endln:51:31
          |vpiName:ADDR_WIDTH
      |vpiOperand:
      \_constant: , line:51:32, endln:51:33
        |vpiParent:
        \_operation: , line:51:18, endln:51:33
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:51:34, endln:51:35
      |vpiParent:
      \_range: , line:51:17, endln:51:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:52:12, endln:52:36
  |vpiRange:
  \_range: , line:52:17, endln:52:36
    |vpiParent:
    \_logic_typespec: , line:52:12, endln:52:36
    |vpiLeftRange:
    \_operation: , line:52:18, endln:52:33
      |vpiParent:
      \_range: , line:52:17, endln:52:36
      |vpiOpType:11
      |vpiOperand:
      \_operation: , line:52:18, endln:52:31
        |vpiParent:
        \_operation: , line:52:18, endln:52:33
        |vpiOpType:43
        |vpiOperand:
        \_constant: , line:52:18, endln:52:19
          |vpiParent:
          \_operation: , line:52:18, endln:52:31
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_ref_obj: (ADDR_WIDTH), line:52:21, endln:52:31
          |vpiParent:
          \_operation: , line:52:18, endln:52:31
          |vpiName:ADDR_WIDTH
      |vpiOperand:
      \_constant: , line:52:32, endln:52:33
        |vpiParent:
        \_operation: , line:52:18, endln:52:33
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:52:34, endln:52:35
      |vpiParent:
      \_range: , line:52:17, endln:52:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:53:12, endln:53:33
  |vpiRange:
  \_range: , line:53:17, endln:53:33
    |vpiParent:
    \_logic_typespec: , line:53:12, endln:53:33
    |vpiLeftRange:
    \_operation: , line:53:18, endln:53:30
      |vpiParent:
      \_range: , line:53:17, endln:53:33
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (ADDR_WIDTH), line:53:18, endln:53:28
        |vpiParent:
        \_operation: , line:53:18, endln:53:30
        |vpiName:ADDR_WIDTH
      |vpiOperand:
      \_constant: , line:53:29, endln:53:30
        |vpiParent:
        \_operation: , line:53:18, endln:53:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:53:31, endln:53:32
      |vpiParent:
      \_range: , line:53:17, endln:53:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:54:12, endln:54:16
\_logic_typespec: , line:68:1, endln:68:33
  |vpiRange:
  \_range: , line:68:5, endln:68:10
    |vpiParent:
    \_logic_typespec: , line:68:1, endln:68:33
    |vpiLeftRange:
    \_constant: , line:68:6, endln:68:7
      |vpiParent:
      \_range: , line:68:5, endln:68:10
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:68:8, endln:68:9
      |vpiParent:
      \_range: , line:68:5, endln:68:10
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:68:1, endln:68:10
  |vpiRange:
  \_range: , line:68:5, endln:68:10
    |vpiParent:
    \_logic_typespec: , line:68:1, endln:68:10
    |vpiLeftRange:
    \_constant: , line:68:6, endln:68:7
      |vpiParent:
      \_range: , line:68:5, endln:68:10
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:68:8, endln:68:9
      |vpiParent:
      \_range: , line:68:5, endln:68:10
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:70:1, endln:70:35
  |vpiRange:
  \_range: , line:70:6, endln:70:35
    |vpiParent:
    \_logic_typespec: , line:70:1, endln:70:35
    |vpiLeftRange:
    \_operation: , line:70:7, endln:70:32
      |vpiParent:
      \_range: , line:70:6, endln:70:35
      |vpiOpType:11
      |vpiOperand:
      \_operation: , line:70:7, endln:70:30
        |vpiParent:
        \_operation: , line:70:7, endln:70:32
        |vpiOpType:25
        |vpiOperand:
        \_ref_obj: (SLICE_COUNT), line:70:7, endln:70:18
          |vpiParent:
          \_operation: , line:70:7, endln:70:30
          |vpiName:SLICE_COUNT
        |vpiOperand:
        \_ref_obj: (SLICE_WIDTH), line:70:19, endln:70:30
          |vpiParent:
          \_operation: , line:70:7, endln:70:30
          |vpiName:SLICE_WIDTH
      |vpiOperand:
      \_constant: , line:70:31, endln:70:32
        |vpiParent:
        \_operation: , line:70:7, endln:70:32
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:70:33, endln:70:34
      |vpiParent:
      \_range: , line:70:6, endln:70:35
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:71:1, endln:71:35
  |vpiRange:
  \_range: , line:71:6, endln:71:35
    |vpiParent:
    \_logic_typespec: , line:71:1, endln:71:35
    |vpiLeftRange:
    \_operation: , line:71:7, endln:71:32
      |vpiParent:
      \_range: , line:71:6, endln:71:35
      |vpiOpType:11
      |vpiOperand:
      \_operation: , line:71:7, endln:71:30
        |vpiParent:
        \_operation: , line:71:7, endln:71:32
        |vpiOpType:25
        |vpiOperand:
        \_ref_obj: (SLICE_COUNT), line:71:7, endln:71:18
          |vpiParent:
          \_operation: , line:71:7, endln:71:30
          |vpiName:SLICE_COUNT
        |vpiOperand:
        \_ref_obj: (SLICE_WIDTH), line:71:19, endln:71:30
          |vpiParent:
          \_operation: , line:71:7, endln:71:30
          |vpiName:SLICE_WIDTH
      |vpiOperand:
      \_constant: , line:71:31, endln:71:32
        |vpiParent:
        \_operation: , line:71:7, endln:71:32
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:71:33, endln:71:34
      |vpiParent:
      \_range: , line:71:6, endln:71:35
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:73:1, endln:73:54
  |vpiRange:
  \_range: , line:73:5, endln:73:22
    |vpiParent:
    \_logic_typespec: , line:73:1, endln:73:54
    |vpiLeftRange:
    \_operation: , line:73:6, endln:73:19
      |vpiParent:
      \_range: , line:73:5, endln:73:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (SLICE_WIDTH), line:73:6, endln:73:17
        |vpiParent:
        \_operation: , line:73:6, endln:73:19
        |vpiName:SLICE_WIDTH
      |vpiOperand:
      \_constant: , line:73:18, endln:73:19
        |vpiParent:
        \_operation: , line:73:6, endln:73:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:73:20, endln:73:21
      |vpiParent:
      \_range: , line:73:5, endln:73:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:73:1, endln:73:22
  |vpiRange:
  \_range: , line:73:5, endln:73:22
    |vpiParent:
    \_logic_typespec: , line:73:1, endln:73:22
    |vpiLeftRange:
    \_operation: , line:73:6, endln:73:19
      |vpiParent:
      \_range: , line:73:5, endln:73:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (SLICE_WIDTH), line:73:6, endln:73:17
        |vpiParent:
        \_operation: , line:73:6, endln:73:19
        |vpiName:SLICE_WIDTH
      |vpiOperand:
      \_constant: , line:73:18, endln:73:19
        |vpiParent:
        \_operation: , line:73:6, endln:73:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:73:20, endln:73:21
      |vpiParent:
      \_range: , line:73:5, endln:73:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:75:1, endln:75:22
  |vpiRange:
  \_range: , line:75:5, endln:75:22
    |vpiParent:
    \_logic_typespec: , line:75:1, endln:75:22
    |vpiLeftRange:
    \_operation: , line:75:6, endln:75:19
      |vpiParent:
      \_range: , line:75:5, endln:75:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (SLICE_COUNT), line:75:6, endln:75:17
        |vpiParent:
        \_operation: , line:75:6, endln:75:19
        |vpiName:SLICE_COUNT
      |vpiOperand:
      \_constant: , line:75:18, endln:75:19
        |vpiParent:
        \_operation: , line:75:6, endln:75:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:75:20, endln:75:21
      |vpiParent:
      \_range: , line:75:5, endln:75:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:76:1, endln:76:20
  |vpiRange:
  \_range: , line:76:5, endln:76:20
    |vpiParent:
    \_logic_typespec: , line:76:1, endln:76:20
    |vpiLeftRange:
    \_operation: , line:76:6, endln:76:17
      |vpiParent:
      \_range: , line:76:5, endln:76:20
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (RAM_DEPTH), line:76:6, endln:76:15
        |vpiParent:
        \_operation: , line:76:6, endln:76:17
        |vpiName:RAM_DEPTH
      |vpiOperand:
      \_constant: , line:76:16, endln:76:17
        |vpiParent:
        \_operation: , line:76:6, endln:76:17
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:76:18, endln:76:19
      |vpiParent:
      \_range: , line:76:5, endln:76:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:78:1, endln:78:57
  |vpiRange:
  \_range: , line:78:5, endln:78:21
    |vpiParent:
    \_logic_typespec: , line:78:1, endln:78:57
    |vpiLeftRange:
    \_operation: , line:78:6, endln:78:18
      |vpiParent:
      \_range: , line:78:5, endln:78:21
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (ADDR_WIDTH), line:78:6, endln:78:16
        |vpiParent:
        \_operation: , line:78:6, endln:78:18
        |vpiName:ADDR_WIDTH
      |vpiOperand:
      \_constant: , line:78:17, endln:78:18
        |vpiParent:
        \_operation: , line:78:6, endln:78:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:78:19, endln:78:20
      |vpiParent:
      \_range: , line:78:5, endln:78:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:78:1, endln:78:21
  |vpiRange:
  \_range: , line:78:5, endln:78:21
    |vpiParent:
    \_logic_typespec: , line:78:1, endln:78:21
    |vpiLeftRange:
    \_operation: , line:78:6, endln:78:18
      |vpiParent:
      \_range: , line:78:5, endln:78:21
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (ADDR_WIDTH), line:78:6, endln:78:16
        |vpiParent:
        \_operation: , line:78:6, endln:78:18
        |vpiName:ADDR_WIDTH
      |vpiOperand:
      \_constant: , line:78:17, endln:78:18
        |vpiParent:
        \_operation: , line:78:6, endln:78:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:78:19, endln:78:20
      |vpiParent:
      \_range: , line:78:5, endln:78:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:79:1, endln:79:90
  |vpiRange:
  \_range: , line:79:5, endln:79:34
    |vpiParent:
    \_logic_typespec: , line:79:1, endln:79:90
    |vpiLeftRange:
    \_operation: , line:79:6, endln:79:31
      |vpiParent:
      \_range: , line:79:5, endln:79:34
      |vpiOpType:11
      |vpiOperand:
      \_operation: , line:79:6, endln:79:29
        |vpiParent:
        \_operation: , line:79:6, endln:79:31
        |vpiOpType:25
        |vpiOperand:
        \_ref_obj: (SLICE_COUNT), line:79:6, endln:79:17
          |vpiParent:
          \_operation: , line:79:6, endln:79:29
          |vpiName:SLICE_COUNT
        |vpiOperand:
        \_ref_obj: (SLICE_WIDTH), line:79:18, endln:79:29
          |vpiParent:
          \_operation: , line:79:6, endln:79:29
          |vpiName:SLICE_WIDTH
      |vpiOperand:
      \_constant: , line:79:30, endln:79:31
        |vpiParent:
        \_operation: , line:79:6, endln:79:31
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:79:32, endln:79:33
      |vpiParent:
      \_range: , line:79:5, endln:79:34
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:79:1, endln:79:34
  |vpiRange:
  \_range: , line:79:5, endln:79:34
    |vpiParent:
    \_logic_typespec: , line:79:1, endln:79:34
    |vpiLeftRange:
    \_operation: , line:79:6, endln:79:31
      |vpiParent:
      \_range: , line:79:5, endln:79:34
      |vpiOpType:11
      |vpiOperand:
      \_operation: , line:79:6, endln:79:29
        |vpiParent:
        \_operation: , line:79:6, endln:79:31
        |vpiOpType:25
        |vpiOperand:
        \_ref_obj: (SLICE_COUNT), line:79:6, endln:79:17
          |vpiParent:
          \_operation: , line:79:6, endln:79:29
          |vpiName:SLICE_COUNT
        |vpiOperand:
        \_ref_obj: (SLICE_WIDTH), line:79:18, endln:79:29
          |vpiParent:
          \_operation: , line:79:6, endln:79:29
          |vpiName:SLICE_WIDTH
      |vpiOperand:
      \_constant: , line:79:30, endln:79:31
        |vpiParent:
        \_operation: , line:79:6, endln:79:31
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:79:32, endln:79:33
      |vpiParent:
      \_range: , line:79:5, endln:79:34
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:81:1, endln:81:26
\_logic_typespec: , line:85:1, endln:85:51
  |vpiRange:
  \_range: , line:85:5, endln:85:20
    |vpiParent:
    \_logic_typespec: , line:85:1, endln:85:51
    |vpiLeftRange:
    \_operation: , line:85:6, endln:85:17
      |vpiParent:
      \_range: , line:85:5, endln:85:20
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (RAM_DEPTH), line:85:6, endln:85:15
        |vpiParent:
        \_operation: , line:85:6, endln:85:17
        |vpiName:RAM_DEPTH
      |vpiOperand:
      \_constant: , line:85:16, endln:85:17
        |vpiParent:
        \_operation: , line:85:6, endln:85:17
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:85:18, endln:85:19
      |vpiParent:
      \_range: , line:85:5, endln:85:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:86:1, endln:86:20
  |vpiRange:
  \_range: , line:86:5, endln:86:20
    |vpiParent:
    \_logic_typespec: , line:86:1, endln:86:20
    |vpiLeftRange:
    \_operation: , line:86:6, endln:86:17
      |vpiParent:
      \_range: , line:86:5, endln:86:20
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (RAM_DEPTH), line:86:6, endln:86:15
        |vpiParent:
        \_operation: , line:86:6, endln:86:17
        |vpiName:RAM_DEPTH
      |vpiOperand:
      \_constant: , line:86:16, endln:86:17
        |vpiParent:
        \_operation: , line:86:6, endln:86:17
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:86:18, endln:86:19
      |vpiParent:
      \_range: , line:86:5, endln:86:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:87:1, endln:87:55
  |vpiRange:
  \_range: , line:87:5, endln:87:20
    |vpiParent:
    \_logic_typespec: , line:87:1, endln:87:55
    |vpiLeftRange:
    \_operation: , line:87:6, endln:87:17
      |vpiParent:
      \_range: , line:87:5, endln:87:20
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (RAM_DEPTH), line:87:6, endln:87:15
        |vpiParent:
        \_operation: , line:87:6, endln:87:17
        |vpiName:RAM_DEPTH
      |vpiOperand:
      \_constant: , line:87:16, endln:87:17
        |vpiParent:
        \_operation: , line:87:6, endln:87:17
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:87:18, endln:87:19
      |vpiParent:
      \_range: , line:87:5, endln:87:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_integer_typespec: , line:91:1, endln:91:8
  |vpiSigned:1
\_integer_typespec: , line:111:1, endln:111:8
  |vpiSigned:1
\_logic_typespec: , line:43:12, endln:43:16
\_logic_typespec: , line:44:12, endln:44:16
\_logic_typespec: , line:46:12, endln:46:33
  |vpiRange:
  \_range: , line:46:17, endln:46:33
    |vpiParent:
    \_logic_typespec: , line:46:12, endln:46:33
    |vpiLeftRange:
    \_operation: , line:46:18, endln:46:30
      |vpiParent:
      \_range: , line:46:17, endln:46:33
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (ADDR_WIDTH), line:46:18, endln:46:28
        |vpiParent:
        \_operation: , line:46:18, endln:46:30
        |vpiName:ADDR_WIDTH
      |vpiOperand:
      \_constant: , line:46:29, endln:46:30
        |vpiParent:
        \_operation: , line:46:18, endln:46:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:46:31, endln:46:32
      |vpiParent:
      \_range: , line:46:17, endln:46:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:47:12, endln:47:33
  |vpiRange:
  \_range: , line:47:17, endln:47:33
    |vpiParent:
    \_logic_typespec: , line:47:12, endln:47:33
    |vpiLeftRange:
    \_operation: , line:47:18, endln:47:30
      |vpiParent:
      \_range: , line:47:17, endln:47:33
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (DATA_WIDTH), line:47:18, endln:47:28
        |vpiParent:
        \_operation: , line:47:18, endln:47:30
        |vpiName:DATA_WIDTH
      |vpiOperand:
      \_constant: , line:47:29, endln:47:30
        |vpiParent:
        \_operation: , line:47:18, endln:47:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:47:31, endln:47:32
      |vpiParent:
      \_range: , line:47:17, endln:47:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:48:12, endln:48:16
\_logic_typespec: , line:49:12, endln:49:16
\_logic_typespec: , line:50:12, endln:50:16
\_logic_typespec: , line:52:12, endln:52:33
  |vpiRange:
  \_range: , line:52:17, endln:52:33
    |vpiParent:
    \_logic_typespec: , line:52:12, endln:52:33
    |vpiLeftRange:
    \_operation: , line:52:18, endln:52:30
      |vpiParent:
      \_range: , line:52:17, endln:52:33
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (DATA_WIDTH), line:52:18, endln:52:28
        |vpiParent:
        \_operation: , line:52:18, endln:52:30
        |vpiName:DATA_WIDTH
      |vpiOperand:
      \_constant: , line:52:29, endln:52:30
        |vpiParent:
        \_operation: , line:52:18, endln:52:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:52:31, endln:52:32
      |vpiParent:
      \_range: , line:52:17, endln:52:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:53:12, endln:53:36
  |vpiRange:
  \_range: , line:53:17, endln:53:36
    |vpiParent:
    \_logic_typespec: , line:53:12, endln:53:36
    |vpiLeftRange:
    \_operation: , line:53:18, endln:53:33
      |vpiParent:
      \_range: , line:53:17, endln:53:36
      |vpiOpType:11
      |vpiOperand:
      \_operation: , line:53:18, endln:53:31
        |vpiParent:
        \_operation: , line:53:18, endln:53:33
        |vpiOpType:43
        |vpiOperand:
        \_constant: , line:53:18, endln:53:19
          |vpiParent:
          \_operation: , line:53:18, endln:53:31
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_ref_obj: (ADDR_WIDTH), line:53:21, endln:53:31
          |vpiParent:
          \_operation: , line:53:18, endln:53:31
          |vpiName:ADDR_WIDTH
      |vpiOperand:
      \_constant: , line:53:32, endln:53:33
        |vpiParent:
        \_operation: , line:53:18, endln:53:33
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:53:34, endln:53:35
      |vpiParent:
      \_range: , line:53:17, endln:53:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:54:12, endln:54:36
  |vpiRange:
  \_range: , line:54:17, endln:54:36
    |vpiParent:
    \_logic_typespec: , line:54:12, endln:54:36
    |vpiLeftRange:
    \_operation: , line:54:18, endln:54:33
      |vpiParent:
      \_range: , line:54:17, endln:54:36
      |vpiOpType:11
      |vpiOperand:
      \_operation: , line:54:18, endln:54:31
        |vpiParent:
        \_operation: , line:54:18, endln:54:33
        |vpiOpType:43
        |vpiOperand:
        \_constant: , line:54:18, endln:54:19
          |vpiParent:
          \_operation: , line:54:18, endln:54:31
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_ref_obj: (ADDR_WIDTH), line:54:21, endln:54:31
          |vpiParent:
          \_operation: , line:54:18, endln:54:31
          |vpiName:ADDR_WIDTH
      |vpiOperand:
      \_constant: , line:54:32, endln:54:33
        |vpiParent:
        \_operation: , line:54:18, endln:54:33
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:54:34, endln:54:35
      |vpiParent:
      \_range: , line:54:17, endln:54:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:55:12, endln:55:33
  |vpiRange:
  \_range: , line:55:17, endln:55:33
    |vpiParent:
    \_logic_typespec: , line:55:12, endln:55:33
    |vpiLeftRange:
    \_operation: , line:55:18, endln:55:30
      |vpiParent:
      \_range: , line:55:17, endln:55:33
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (ADDR_WIDTH), line:55:18, endln:55:28
        |vpiParent:
        \_operation: , line:55:18, endln:55:30
        |vpiName:ADDR_WIDTH
      |vpiOperand:
      \_constant: , line:55:29, endln:55:30
        |vpiParent:
        \_operation: , line:55:18, endln:55:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:55:31, endln:55:32
      |vpiParent:
      \_range: , line:55:17, endln:55:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:56:12, endln:56:16
\_logic_typespec: , line:39:12, endln:39:28
  |vpiRange:
  \_range: , line:39:17, endln:39:28
    |vpiParent:
    \_logic_typespec: , line:39:12, endln:39:28
    |vpiLeftRange:
    \_operation: , line:39:18, endln:39:25
      |vpiParent:
      \_range: , line:39:17, endln:39:28
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:39:18, endln:39:23
        |vpiParent:
        \_operation: , line:39:18, endln:39:25
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:39:24, endln:39:25
        |vpiParent:
        \_operation: , line:39:18, endln:39:25
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:39:26, endln:39:27
      |vpiParent:
      \_range: , line:39:17, endln:39:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:40:12, endln:40:16
\_logic_typespec: , line:41:12, endln:41:36
  |vpiRange:
  \_range: , line:41:17, endln:41:36
    |vpiParent:
    \_logic_typespec: , line:41:12, endln:41:36
    |vpiLeftRange:
    \_operation: , line:41:18, endln:41:33
      |vpiParent:
      \_range: , line:41:17, endln:41:36
      |vpiOpType:11
      |vpiOperand:
      \_sys_func_call: ($clog2), line:41:18, endln:41:31
        |vpiParent:
        \_operation: , line:41:18, endln:41:33
        |vpiArgument:
        \_ref_obj: (WIDTH), line:41:25, endln:41:30
          |vpiParent:
          \_sys_func_call: ($clog2), line:41:18, endln:41:31
          |vpiName:WIDTH
        |vpiName:$clog2
      |vpiOperand:
      \_constant: , line:41:32, endln:41:33
        |vpiParent:
        \_operation: , line:41:18, endln:41:33
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:41:34, endln:41:35
      |vpiParent:
      \_range: , line:41:17, endln:41:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:42:12, endln:42:28
  |vpiRange:
  \_range: , line:42:17, endln:42:28
    |vpiParent:
    \_logic_typespec: , line:42:12, endln:42:28
    |vpiLeftRange:
    \_operation: , line:42:18, endln:42:25
      |vpiParent:
      \_range: , line:42:17, endln:42:28
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:42:18, endln:42:23
        |vpiParent:
        \_operation: , line:42:18, endln:42:25
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:42:24, endln:42:25
        |vpiParent:
        \_operation: , line:42:18, endln:42:25
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:42:26, endln:42:27
      |vpiParent:
      \_range: , line:42:17, endln:42:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:39:12, endln:39:16
\_logic_typespec: , line:40:12, endln:40:16
\_logic_typespec: , line:41:12, endln:41:33
  |vpiRange:
  \_range: , line:41:17, endln:41:33
    |vpiParent:
    \_logic_typespec: , line:41:12, endln:41:33
    |vpiLeftRange:
    \_operation: , line:41:18, endln:41:30
      |vpiParent:
      \_range: , line:41:17, endln:41:33
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (ADDR_WIDTH), line:41:18, endln:41:28
        |vpiParent:
        \_operation: , line:41:18, endln:41:30
        |vpiName:ADDR_WIDTH
      |vpiOperand:
      \_constant: , line:41:29, endln:41:30
        |vpiParent:
        \_operation: , line:41:18, endln:41:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:41:31, endln:41:32
      |vpiParent:
      \_range: , line:41:17, endln:41:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:42:12, endln:42:33
  |vpiRange:
  \_range: , line:42:17, endln:42:33
    |vpiParent:
    \_logic_typespec: , line:42:12, endln:42:33
    |vpiLeftRange:
    \_operation: , line:42:18, endln:42:30
      |vpiParent:
      \_range: , line:42:17, endln:42:33
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (DATA_WIDTH), line:42:18, endln:42:28
        |vpiParent:
        \_operation: , line:42:18, endln:42:30
        |vpiName:DATA_WIDTH
      |vpiOperand:
      \_constant: , line:42:29, endln:42:30
        |vpiParent:
        \_operation: , line:42:18, endln:42:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:42:31, endln:42:32
      |vpiParent:
      \_range: , line:42:17, endln:42:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:43:12, endln:43:33
  |vpiRange:
  \_range: , line:43:17, endln:43:33
    |vpiParent:
    \_logic_typespec: , line:43:12, endln:43:33
    |vpiLeftRange:
    \_operation: , line:43:18, endln:43:30
      |vpiParent:
      \_range: , line:43:17, endln:43:33
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (DATA_WIDTH), line:43:18, endln:43:28
        |vpiParent:
        \_operation: , line:43:18, endln:43:30
        |vpiName:DATA_WIDTH
      |vpiOperand:
      \_constant: , line:43:29, endln:43:30
        |vpiParent:
        \_operation: , line:43:18, endln:43:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:43:31, endln:43:32
      |vpiParent:
      \_range: , line:43:17, endln:43:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:46:12, endln:46:16
\_logic_typespec: , line:47:12, endln:47:16
\_logic_typespec: , line:48:12, endln:48:33
  |vpiRange:
  \_range: , line:48:17, endln:48:33
    |vpiParent:
    \_logic_typespec: , line:48:12, endln:48:33
    |vpiLeftRange:
    \_operation: , line:48:18, endln:48:30
      |vpiParent:
      \_range: , line:48:17, endln:48:33
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (ADDR_WIDTH), line:48:18, endln:48:28
        |vpiParent:
        \_operation: , line:48:18, endln:48:30
        |vpiName:ADDR_WIDTH
      |vpiOperand:
      \_constant: , line:48:29, endln:48:30
        |vpiParent:
        \_operation: , line:48:18, endln:48:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:48:31, endln:48:32
      |vpiParent:
      \_range: , line:48:17, endln:48:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:49:12, endln:49:33
  |vpiRange:
  \_range: , line:49:17, endln:49:33
    |vpiParent:
    \_logic_typespec: , line:49:12, endln:49:33
    |vpiLeftRange:
    \_operation: , line:49:18, endln:49:30
      |vpiParent:
      \_range: , line:49:17, endln:49:33
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (DATA_WIDTH), line:49:18, endln:49:28
        |vpiParent:
        \_operation: , line:49:18, endln:49:30
        |vpiName:DATA_WIDTH
      |vpiOperand:
      \_constant: , line:49:29, endln:49:30
        |vpiParent:
        \_operation: , line:49:18, endln:49:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:49:31, endln:49:32
      |vpiParent:
      \_range: , line:49:17, endln:49:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:50:12, endln:50:33
  |vpiRange:
  \_range: , line:50:17, endln:50:33
    |vpiParent:
    \_logic_typespec: , line:50:12, endln:50:33
    |vpiLeftRange:
    \_operation: , line:50:18, endln:50:30
      |vpiParent:
      \_range: , line:50:17, endln:50:33
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (DATA_WIDTH), line:50:18, endln:50:28
        |vpiParent:
        \_operation: , line:50:18, endln:50:30
        |vpiName:DATA_WIDTH
      |vpiOperand:
      \_constant: , line:50:29, endln:50:30
        |vpiParent:
        \_operation: , line:50:18, endln:50:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:50:31, endln:50:32
      |vpiParent:
      \_range: , line:50:17, endln:50:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:53:1, endln:53:53
  |vpiRange:
  \_range: , line:53:5, endln:53:21
    |vpiParent:
    \_logic_typespec: , line:53:1, endln:53:53
    |vpiLeftRange:
    \_operation: , line:53:6, endln:53:18
      |vpiParent:
      \_range: , line:53:5, endln:53:21
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (DATA_WIDTH), line:53:6, endln:53:16
        |vpiParent:
        \_operation: , line:53:6, endln:53:18
        |vpiName:DATA_WIDTH
      |vpiOperand:
      \_constant: , line:53:17, endln:53:18
        |vpiParent:
        \_operation: , line:53:6, endln:53:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:53:19, endln:53:20
      |vpiParent:
      \_range: , line:53:5, endln:53:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:55:1, endln:55:53
  |vpiRange:
  \_range: , line:55:5, endln:55:21
    |vpiParent:
    \_logic_typespec: , line:55:1, endln:55:53
    |vpiLeftRange:
    \_operation: , line:55:6, endln:55:18
      |vpiParent:
      \_range: , line:55:5, endln:55:21
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (DATA_WIDTH), line:55:6, endln:55:16
        |vpiParent:
        \_operation: , line:55:6, endln:55:18
        |vpiName:DATA_WIDTH
      |vpiOperand:
      \_constant: , line:55:17, endln:55:18
        |vpiParent:
        \_operation: , line:55:6, endln:55:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:55:19, endln:55:20
      |vpiParent:
      \_range: , line:55:5, endln:55:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:58:1, endln:58:46
  |vpiRange:
  \_range: , line:58:5, endln:58:21
    |vpiParent:
    \_logic_typespec: , line:58:1, endln:58:46
    |vpiLeftRange:
    \_operation: , line:58:6, endln:58:18
      |vpiParent:
      \_range: , line:58:5, endln:58:21
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (DATA_WIDTH), line:58:6, endln:58:16
        |vpiParent:
        \_operation: , line:58:6, endln:58:18
        |vpiName:DATA_WIDTH
      |vpiOperand:
      \_constant: , line:58:17, endln:58:18
        |vpiParent:
        \_operation: , line:58:6, endln:58:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:58:19, endln:58:20
      |vpiParent:
      \_range: , line:58:5, endln:58:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_integer_typespec: , line:64:1, endln:64:8
  |vpiSigned:1
\_integer_typespec: , line:64:1, endln:64:8
  |vpiSigned:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
