INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1 opened at Tue Aug 12 04:25:04 UTC 2025
Command     open_solution done; 0.14 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 1.4 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.21 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.78 sec.
Execute     create_clock -period 10 -name default 
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csim_design -clean -O 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 3.18 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 9.93 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp as C++
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp"   -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp
Command         clang done; 1.74 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.95 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp"  -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/useless.bc
Command         clang done; 2.23 sec.
INFO-FLOW: Done: GCC PP time: 4.9 seconds per iteration
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp std=c++0x -directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.86 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp std=c++0x -directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.85 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv1_top.pp.0.cpp.diag.yml /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv1_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv1_top.pp.0.cpp.err.log 
Command         ap_eval done; 1 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:48:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:49:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:52:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/tidy-3.1.conv1_top.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/tidy-3.1.conv1_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/tidy-3.1.conv1_top.pp.0.cpp.err.log 
Command           ap_eval done; 1.08 sec.
Execute           ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-legacy-rewriter.conv1_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-legacy-rewriter.conv1_top.pp.0.cpp.err.log 
Command           ap_eval done; 0.75 sec.
Command         tidy_31 done; 1.83 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.64 sec.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.2.cpp"  -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.bc" 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.2.cpp -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.bc
Command         clang done; 2.3 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.g.bc -hls-opt -except-internalize conv1_lif_top -L/tools/Xilinx2/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.96 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1629.574 ; gain = 1227.754 ; free physical = 449326 ; free virtual = 741856
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1629.574 ; gain = 1227.754 ; free physical = 449326 ; free virtual = 741856
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.pp.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx2/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.94 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top conv1_lif_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.0.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'WidthAdjustedInputStream<3u, 3u, 256u>::operator hls::stream<ap_uint<3>, 0>&' into 'ConvLayer_Batch<1u, 3u, 16u, 32u, 16u, 3u, 3u, 8u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 3, 8, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:121).
INFO: [XFORM 203-603] Inlining function 'memory_resource<ap_uint<3> (*) [16]>' into 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:183).
INFO: [XFORM 203-603] Inlining function 'WidthAdjustedOutputStream<8u, 8u, 1024u>::operator hls::stream<ap_uint<8>, 0>&' into 'ConvLayer_Batch<1u, 3u, 16u, 32u, 16u, 3u, 3u, 8u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 3, 8, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124).
INFO: [XFORM 203-603] Inlining function 'FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>::weights' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:178).
INFO: [XFORM 203-603] Inlining function 'FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>::TileIndex::operator[]' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:189).
INFO: [XFORM 203-603] Inlining function 'FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>::TileIndex::operator[]' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:186).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<1>, 1u>::operator()<ap_uint<8> >' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:199).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<8> >::operator[]' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:203).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<8> >::operator ap_uint<8> const&' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:207).
INFO: [XFORM 203-603] Inlining function 'ConvLayer_Batch<1u, 3u, 16u, 32u, 16u, 3u, 3u, 8u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 3, 8, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' into 'conv1_lif_top' (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26).
Command           transform done; 0.68 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1629.574 ; gain = 1227.754 ; free physical = 449294 ; free virtual = 741832
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.1.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:202) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:204: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1629.574 ; gain = 1227.754 ; free physical = 449274 ; free virtual = 741832
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.1.bc to /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.1.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-311] Ignored reset directive (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:195:1): variable 'inp' is not static or global variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:166) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:184) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:200) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2' (/home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:200) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:200) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:127) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neust.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'accu.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:136) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:202) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'conv1_lif_top', detected/extracted 4 process function(s): 
	 'conv1_lif_top.entry35'
	 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>'
	 'Block__ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit13_proc'
	 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>'.
Command           transform done; 1.11 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:165:5) to (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197:5) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>'... converting 43 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:216:85) to (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:224:11) in function 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:249:1) to (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:262:9) in function 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>'... converting 3 basic blocks.
Command           transform done; 0.3 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1629.574 ; gain = 1227.754 ; free physical = 459026 ; free virtual = 751617
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.2.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:196:35) in function 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>'.
WARNING: [XFORM 203-631] Renaming function 'conv1_lif_top.entry35' to 'conv1_lif_top.entry3' (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:24:1)
WARNING: [XFORM 203-631] Renaming function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' to 'Matrix_Vector_Activa' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:73:5)
WARNING: [XFORM 203-631] Renaming function 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>' to 'ConvolutionInputGene' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:75:19)
WARNING: [XFORM 203-631] Renaming function 'Block__ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit13_proc' to 'Block__ZN8ap_fixedIL' (/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:110:23)
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf[0].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf[1].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'current_block_write.3' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:257:13).
INFO: [HLS 200-472] Inferring partial write operation for 'neust[1].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:204:40)
INFO: [HLS 200-472] Inferring partial write operation for 'inputBuf[0].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:202:9)
INFO: [HLS 200-472] Inferring partial write operation for 'inputBuf[0].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:248:11)
Command           transform done; 1.17 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1629.574 ; gain = 1227.754 ; free physical = 458253 ; free virtual = 751538
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 4.72 sec.
Command       elaborate done; 19.91 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'conv1_lif_top' ...
Execute         ap_set_top_model conv1_lif_top 
WARNING: [SYN 201-103] Legalizing function name 'conv1_lif_top.entry3' to 'conv1_lif_top_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'Block__ZN8ap_fixedIL' to 'Block_ZN8ap_fixedIL'.
Command         ap_set_top_model done; 0.15 sec.
Execute         get_model_list conv1_lif_top -filter all-wo-channel -topdown 
Execute         preproc_iomode -model conv1_lif_top 
Execute         preproc_iomode -model Matrix_Vector_Activa 
Execute         preproc_iomode -model Block__ZN8ap_fixedIL 
Execute         preproc_iomode -model ConvolutionInputGene 
Execute         preproc_iomode -model conv1_lif_top.entry3 
Execute         get_model_list conv1_lif_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO-FLOW: Configuring Module : conv1_lif_top.entry3 ...
Execute         set_default_model conv1_lif_top.entry3 
Execute         apply_spec_resource_limit conv1_lif_top.entry3 
INFO-FLOW: Configuring Module : ConvolutionInputGene ...
Execute         set_default_model ConvolutionInputGene 
Execute         apply_spec_resource_limit ConvolutionInputGene 
INFO-FLOW: Configuring Module : Block__ZN8ap_fixedIL ...
Execute         set_default_model Block__ZN8ap_fixedIL 
Execute         apply_spec_resource_limit Block__ZN8ap_fixedIL 
INFO-FLOW: Configuring Module : Matrix_Vector_Activa ...
Execute         set_default_model Matrix_Vector_Activa 
Execute         apply_spec_resource_limit Matrix_Vector_Activa 
INFO-FLOW: Configuring Module : conv1_lif_top ...
Execute         set_default_model conv1_lif_top 
Execute         apply_spec_resource_limit conv1_lif_top 
INFO-FLOW: Model list for preprocess: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO-FLOW: Preprocessing Module: conv1_lif_top.entry3 ...
Execute         set_default_model conv1_lif_top.entry3 
Execute         cdfg_preprocess -model conv1_lif_top.entry3 
Execute         rtl_gen_preprocess conv1_lif_top.entry3 
INFO-FLOW: Preprocessing Module: ConvolutionInputGene ...
Execute         set_default_model ConvolutionInputGene 
Execute         cdfg_preprocess -model ConvolutionInputGene 
Execute         rtl_gen_preprocess ConvolutionInputGene 
INFO-FLOW: Preprocessing Module: Block__ZN8ap_fixedIL ...
Execute         set_default_model Block__ZN8ap_fixedIL 
Execute         cdfg_preprocess -model Block__ZN8ap_fixedIL 
Execute         rtl_gen_preprocess Block__ZN8ap_fixedIL 
INFO-FLOW: Preprocessing Module: Matrix_Vector_Activa ...
Execute         set_default_model Matrix_Vector_Activa 
Execute         cdfg_preprocess -model Matrix_Vector_Activa 
Execute         rtl_gen_preprocess Matrix_Vector_Activa 
INFO-FLOW: Preprocessing Module: conv1_lif_top ...
Execute         set_default_model conv1_lif_top 
Execute         cdfg_preprocess -model conv1_lif_top 
Execute         rtl_gen_preprocess conv1_lif_top 
INFO-FLOW: Model list for synthesis: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_lif_top_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv1_lif_top.entry3 
Execute         schedule -model conv1_lif_top.entry3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 33.98 seconds; current allocated memory: 254.065 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.sched.adb -f 
INFO-FLOW: Finish scheduling conv1_lif_top.entry3.
Execute         set_default_model conv1_lif_top.entry3 
Execute         bind -model conv1_lif_top.entry3 
BIND OPTION: model=conv1_lif_top.entry3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.38 sec.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 254.126 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.verbose.bind.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.bind.adb -f 
INFO-FLOW: Finish binding conv1_lif_top.entry3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGene' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ConvolutionInputGene 
Execute         schedule -model ConvolutionInputGene 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.44 sec.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 254.921 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.sched.adb -f 
INFO-FLOW: Finish scheduling ConvolutionInputGene.
Execute         set_default_model ConvolutionInputGene 
Execute         bind -model ConvolutionInputGene 
BIND OPTION: model=ConvolutionInputGene
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_1_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.79 sec.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 255.549 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.verbose.bind.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.bind.adb -f 
INFO-FLOW: Finish binding ConvolutionInputGene.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_ZN8ap_fixedIL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block__ZN8ap_fixedIL 
Execute         schedule -model Block__ZN8ap_fixedIL 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 255.635 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.sched.adb -f 
INFO-FLOW: Finish scheduling Block__ZN8ap_fixedIL.
Execute         set_default_model Block__ZN8ap_fixedIL 
Execute         bind -model Block__ZN8ap_fixedIL 
BIND OPTION: model=Block__ZN8ap_fixedIL
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.38 sec.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 255.678 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.verbose.bind.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.bind.adb -f 
INFO-FLOW: Finish binding Block__ZN8ap_fixedIL.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Matrix_Vector_Activa 
Execute         schedule -model Matrix_Vector_Activa 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Matrix_Vector_Activa' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('neust_0_V_addr_write_ln204', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:204->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26) of variable 'select_ln204', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:204->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26 on array 'neust[0].V', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26 and 'load' operation ('neust_0_V_load', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:169->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26) on array 'neust[0].V', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.45 sec.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 256.845 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.sched.adb -f 
INFO-FLOW: Finish scheduling Matrix_Vector_Activa.
Execute         set_default_model Matrix_Vector_Activa 
Execute         bind -model Matrix_Vector_Activa 
BIND OPTION: model=Matrix_Vector_Activa
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.3 sec.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 257.849 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.verbose.bind.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.bind.adb -f 
INFO-FLOW: Finish binding Matrix_Vector_Activa.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_lif_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv1_lif_top 
Execute         schedule -model conv1_lif_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 258.034 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.sched.adb -f 
INFO-FLOW: Finish scheduling conv1_lif_top.
Execute         set_default_model conv1_lif_top 
Execute         bind -model conv1_lif_top 
BIND OPTION: model=conv1_lif_top
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.49 sec.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 258.305 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.verbose.bind.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.bind.adb -f 
INFO-FLOW: Finish binding conv1_lif_top.
Execute         get_model_list conv1_lif_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess conv1_lif_top.entry3 
Execute         rtl_gen_preprocess ConvolutionInputGene 
Execute         rtl_gen_preprocess Block__ZN8ap_fixedIL 
Execute         rtl_gen_preprocess Matrix_Vector_Activa 
Execute         rtl_gen_preprocess conv1_lif_top 
INFO-FLOW: Model list for RTL generation: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_lif_top_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv1_lif_top.entry3 -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_lif_top_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 258.564 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv1_lif_top.entry3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/conv1_lif_top_entry3 -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl conv1_lif_top.entry3 -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/conv1_lif_top_entry3 
Execute         gen_rtl conv1_lif_top.entry3 -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/conv1_lif_top_entry3 
Execute         syn_report -csynth -model conv1_lif_top.entry3 -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/conv1_lif_top_entry3_csynth.rpt 
Execute         syn_report -rtlxml -model conv1_lif_top.entry3 -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/conv1_lif_top_entry3_csynth.xml 
Execute         syn_report -verbosereport -model conv1_lif_top.entry3 -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.verbose.rpt 
Execute         db_write -model conv1_lif_top.entry3 -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.adb 
Execute         gen_tb_info conv1_lif_top.entry3 -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGene' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model ConvolutionInputGene -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGene_inputBuf_0_V' to 'ConvolutionInputGbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGene_inputBuf_1_V' to 'ConvolutionInputGcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGene'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 259.767 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl ConvolutionInputGene -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/ConvolutionInputGene -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl ConvolutionInputGene -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/ConvolutionInputGene 
Execute         gen_rtl ConvolutionInputGene -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/ConvolutionInputGene 
Execute         syn_report -csynth -model ConvolutionInputGene -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/ConvolutionInputGene_csynth.rpt 
Execute         syn_report -rtlxml -model ConvolutionInputGene -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/ConvolutionInputGene_csynth.xml 
Execute         syn_report -verbosereport -model ConvolutionInputGene -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.verbose.rpt 
Execute         db_write -model ConvolutionInputGene -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.adb 
Execute         gen_tb_info ConvolutionInputGene -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_ZN8ap_fixedIL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block__ZN8ap_fixedIL -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_ZN8ap_fixedIL'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 262.909 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block__ZN8ap_fixedIL -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/Block_ZN8ap_fixedIL -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl Block__ZN8ap_fixedIL -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/Block_ZN8ap_fixedIL 
Execute         gen_rtl Block__ZN8ap_fixedIL -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/Block_ZN8ap_fixedIL 
Execute         syn_report -csynth -model Block__ZN8ap_fixedIL -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/Block_ZN8ap_fixedIL_csynth.rpt 
Execute         syn_report -rtlxml -model Block__ZN8ap_fixedIL -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/Block_ZN8ap_fixedIL_csynth.xml 
Execute         syn_report -verbosereport -model Block__ZN8ap_fixedIL -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.verbose.rpt 
Execute         db_write -model Block__ZN8ap_fixedIL -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.adb 
Execute         gen_tb_info Block__ZN8ap_fixedIL -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Matrix_Vector_Activa -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_0_V' to 'Matrix_Vector_ActdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_1_V' to 'Matrix_Vector_ActeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_2_V' to 'Matrix_Vector_ActfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_3_V' to 'Matrix_Vector_Actg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_4_V' to 'Matrix_Vector_Acthbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_5_V' to 'Matrix_Vector_Actibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_6_V' to 'Matrix_Vector_ActjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_7_V' to 'Matrix_Vector_ActkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_8_V' to 'Matrix_Vector_ActlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_9_V' to 'Matrix_Vector_Actmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_10_V' to 'Matrix_Vector_Actncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_11_V' to 'Matrix_Vector_Actocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_12_V' to 'Matrix_Vector_ActpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_13_V' to 'Matrix_Vector_ActqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_14_V' to 'Matrix_Vector_ActrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_15_V' to 'Matrix_Vector_Actsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_16_V' to 'Matrix_Vector_Acttde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_17_V' to 'Matrix_Vector_Actudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_18_V' to 'Matrix_Vector_Actvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_19_V' to 'Matrix_Vector_ActwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_20_V' to 'Matrix_Vector_ActxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_21_V' to 'Matrix_Vector_Actyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_22_V' to 'Matrix_Vector_Actzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_23_V' to 'Matrix_Vector_ActAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_24_V' to 'Matrix_Vector_ActBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_25_V' to 'Matrix_Vector_ActCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_26_V' to 'Matrix_Vector_ActDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_27_V' to 'Matrix_Vector_ActEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_28_V' to 'Matrix_Vector_ActFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_29_V' to 'Matrix_Vector_ActGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_30_V' to 'Matrix_Vector_ActHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_31_V' to 'Matrix_Vector_ActIfE' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activa'.
Command         create_rtl_model done; 2.68 sec.
INFO: [HLS 200-111]  Elapsed time: 2.86 seconds; current allocated memory: 264.847 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Matrix_Vector_Activa -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/Matrix_Vector_Activa -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl Matrix_Vector_Activa -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/Matrix_Vector_Activa 
Execute         gen_rtl Matrix_Vector_Activa -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/Matrix_Vector_Activa 
Execute         syn_report -csynth -model Matrix_Vector_Activa -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/Matrix_Vector_Activa_csynth.rpt 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model Matrix_Vector_Activa -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/Matrix_Vector_Activa_csynth.xml 
Execute         syn_report -verbosereport -model Matrix_Vector_Activa -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.verbose.rpt 
Command         syn_report done; 0.28 sec.
Execute         db_write -model Matrix_Vector_Activa -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.adb 
Command         db_write done; 0.15 sec.
Execute         gen_tb_info Matrix_Vector_Activa -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_lif_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv1_lif_top -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1_lif_top/in_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1_lif_top/out_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1_lif_top/numReps' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv1_lif_top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_Block_ZN8ap_fixedIL_U0' to 'start_for_Block_ZJfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_lif_top'.
Command         create_rtl_model done; 0.44 sec.
INFO: [HLS 200-111]  Elapsed time: 1.51 seconds; current allocated memory: 270.121 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv1_lif_top -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/conv1_lif_top -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl conv1_lif_top -istop -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/conv1_lif_top 
Execute         gen_rtl conv1_lif_top -istop -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/conv1_lif_top 
Execute         syn_report -csynth -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/conv1_lif_top_csynth.rpt 
Execute         syn_report -rtlxml -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/conv1_lif_top_csynth.xml 
Execute         syn_report -verbosereport -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.verbose.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -model conv1_lif_top -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.adb 
Execute         gen_tb_info conv1_lif_top -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top 
Execute         export_constraint_db -f -tool general -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute         syn_report -designview -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.design.xml 
Command         syn_report done; 0.2 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks conv1_lif_top 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain conv1_lif_top 
INFO-FLOW: Model list for RTL component generation: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO-FLOW: Handling components in module [conv1_lif_top_entry3] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
INFO-FLOW: Handling components in module [ConvolutionInputGene] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
INFO-FLOW: Found component ConvolutionInputGbkb.
INFO-FLOW: Append model ConvolutionInputGbkb
INFO-FLOW: Handling components in module [Block_ZN8ap_fixedIL] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
INFO-FLOW: Handling components in module [Matrix_Vector_Activa] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
INFO-FLOW: Found component Matrix_Vector_ActdEe.
INFO-FLOW: Append model Matrix_Vector_ActdEe
INFO-FLOW: Handling components in module [conv1_lif_top] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w3_d2_A.
INFO-FLOW: Append model fifo_w3_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component start_for_Block_ZJfO.
INFO-FLOW: Append model start_for_Block_ZJfO
INFO-FLOW: Append model conv1_lif_top_entry3
INFO-FLOW: Append model ConvolutionInputGene
INFO-FLOW: Append model Block_ZN8ap_fixedIL
INFO-FLOW: Append model Matrix_Vector_Activa
INFO-FLOW: Append model conv1_lif_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: ConvolutionInputGbkb Matrix_Vector_ActdEe fifo_w32_d2_A fifo_w32_d2_A fifo_w3_d2_A fifo_w32_d2_A start_for_Block_ZJfO conv1_lif_top_entry3 ConvolutionInputGene Block_ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO-FLOW: To file: write model ConvolutionInputGbkb
INFO-FLOW: To file: write model Matrix_Vector_ActdEe
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w3_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model start_for_Block_ZJfO
INFO-FLOW: To file: write model conv1_lif_top_entry3
INFO-FLOW: To file: write model ConvolutionInputGene
INFO-FLOW: To file: write model Block_ZN8ap_fixedIL
INFO-FLOW: To file: write model Matrix_Vector_Activa
INFO-FLOW: To file: write model conv1_lif_top
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model conv1_lif_top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 210.30 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'ConvolutionInputGbkb_ram (RAM_2P)' using auto RAMs.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Matrix_Vector_ActdEe_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c8_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'convInp_V_V_U(fifo_w3_d2_A)' using Shift Registers.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln124_loc_channe_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_ZJfO_U(start_for_Block_ZJfO)' using Shift Registers.
Command         ap_source done; 0.42 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=conv1_lif_top xml_exists=0
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=12 #gSsdmPorts=8
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.dataonly.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute         sc_get_clocks conv1_lif_top 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:00:48 . Memory (MB): peak = 1629.574 ; gain = 1227.754 ; free physical = 456256 ; free virtual = 749007
INFO: [VHDL 208-304] Generating VHDL RTL for conv1_lif_top.
INFO: [VLOG 209-307] Generating Verilog RTL for conv1_lif_top.
Command       autosyn done; 15.48 sec.
Command     csynth_design done; 35.39 sec.
Execute     cosim_design 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: TB processing: /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.27 sec.
Execute       tidy_31 xilinx-tb31-process /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 2.09 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: TB processing: /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.78 sec.
Execute       tidy_31 xilinx-tb31-process /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.8 sec.
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 7.04 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 122.47 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 178.08 sec.
Execute     export_design -format ip_catalog 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_sdx -target 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -sdx-target none
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=conv1_lif_top
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=conv1_lif_top
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/impl/ip/pack.sh
ERROR: [IMPL 213-28] Failed to generate IP.
Command     export_design done; error code: 2; 90.9 sec.
Command   ap_source done; error code: 1; 317.02 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1 opened at Tue Aug 12 15:36:27 UTC 2025
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Command             ap_source done; 0.12 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Command             ap_source done; 0.14 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Command             ap_source done; 0.13 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Command             ap_source done; 0.13 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Command           ap_source done; 1.02 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command         ap_source done; 1.62 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Command           ap_source done; 0.11 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Command             ap_source done; 0.14 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Command           ap_source done; 0.51 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.92 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 2.97 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Command           ap_source done; 0.12 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Command           ap_source done; 0.13 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Command           ap_source done; 0.18 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Command             ap_source done; 0.22 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Command             ap_source done; 0.26 sec.
Command           ap_source done; 0.59 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command           ap_source done; 0.7 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command           ap_source done; 0.25 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Command           ap_source done; 0.22 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.25 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 2.93 sec.
Command       ap_source done; 3.01 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Command         ap_source done; 0.13 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source done; 0.13 sec.
Command       import_lib done; 0.47 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command         ap_source done; 0.17 sec.
Command       ap_source done; 0.28 sec.
Execute       set_part xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command         ap_part_info done; 131.46 sec.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.11 sec.
Command           ap_source done; 0.11 sec.
Execute           ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.39 sec.
Execute         add_library xilinx/zynquplus/zynquplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 132.44 sec.
Execute       ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_export -format=ip_catalog 
Command       config_export done; 0.26 sec.
Command     open_solution done; 140.07 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.21 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.37 sec.
Execute     create_clock -period 10 -name default 
Execute     csim_design -clean -O 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 3.04 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 89.68 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp as C++
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp"   -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp
Command         clang done; 33.97 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.73 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp"  -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/useless.bc
Command         clang done; 2.23 sec.
INFO-FLOW: Done: GCC PP time: 39.9 seconds per iteration
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Command         ap_source done; 0.17 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.38 sec.
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp std=c++0x -directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.86 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp std=c++0x -directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.86 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv1_top.pp.0.cpp.diag.yml /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv1_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv1_top.pp.0.cpp.err.log 
Command         ap_eval done; 2.73 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.24 sec.
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:48:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:49:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:52:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp
Command         send_msg_by_id done; 0.14 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/tidy-3.1.conv1_top.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/tidy-3.1.conv1_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/tidy-3.1.conv1_top.pp.0.cpp.err.log 
Command           ap_eval done; 1.09 sec.
Execute           ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-legacy-rewriter.conv1_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-legacy-rewriter.conv1_top.pp.0.cpp.err.log 
Command           ap_eval done; 2.13 sec.
Command         tidy_31 done; 3.22 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 7.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.63 sec.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.2.cpp"  -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.bc" 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.2.cpp -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.bc
Command         clang done; 2.3 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.g.bc -hls-opt -except-internalize conv1_lif_top -L/tools/Xilinx2/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 4.74 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:25 ; elapsed = 00:05:29 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 675042 ; free virtual = 782562
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:25 ; elapsed = 00:05:29 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 675042 ; free virtual = 782562
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.pp.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx2/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.94 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top conv1_lif_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.0.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'WidthAdjustedInputStream<3u, 3u, 256u>::operator hls::stream<ap_uint<3>, 0>&' into 'ConvLayer_Batch<1u, 3u, 16u, 32u, 16u, 3u, 3u, 8u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 3, 8, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:121).
INFO: [XFORM 203-603] Inlining function 'memory_resource<ap_uint<3> (*) [16]>' into 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:183).
INFO: [XFORM 203-603] Inlining function 'WidthAdjustedOutputStream<8u, 8u, 1024u>::operator hls::stream<ap_uint<8>, 0>&' into 'ConvLayer_Batch<1u, 3u, 16u, 32u, 16u, 3u, 3u, 8u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 3, 8, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124).
INFO: [XFORM 203-603] Inlining function 'FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>::weights' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:178).
INFO: [XFORM 203-603] Inlining function 'FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>::TileIndex::operator[]' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:189).
INFO: [XFORM 203-603] Inlining function 'FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>::TileIndex::operator[]' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:186).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<1>, 1u>::operator()<ap_uint<8> >' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:199).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<8> >::operator[]' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:203).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<8> >::operator ap_uint<8> const&' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:207).
INFO: [XFORM 203-603] Inlining function 'ConvLayer_Batch<1u, 3u, 16u, 32u, 16u, 3u, 3u, 8u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 3, 8, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' into 'conv1_lif_top' (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26).
Command           transform done; 0.73 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:05:32 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 674841 ; free virtual = 782374
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.1.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:202) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:204: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:26 ; elapsed = 00:05:32 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 674847 ; free virtual = 782371
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.1.bc to /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.1.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-311] Ignored reset directive (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:195:1): variable 'inp' is not static or global variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:166) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:184) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:200) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2' (/home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:200) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:200) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:127) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neust.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'accu.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:136) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:202) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'conv1_lif_top', detected/extracted 4 process function(s): 
	 'conv1_lif_top.entry35'
	 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>'
	 'Block__ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit13_proc'
	 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>'.
Command           transform done; 0.78 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:165:5) to (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197:5) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>'... converting 43 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:216:85) to (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:224:11) in function 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:249:1) to (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:262:9) in function 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>'... converting 3 basic blocks.
Command           transform done; 0.3 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:05:33 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 674797 ; free virtual = 782322
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.2.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:196:35) in function 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>'.
WARNING: [XFORM 203-631] Renaming function 'conv1_lif_top.entry35' to 'conv1_lif_top.entry3' (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:24:1)
WARNING: [XFORM 203-631] Renaming function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' to 'Matrix_Vector_Activa' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:73:5)
WARNING: [XFORM 203-631] Renaming function 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>' to 'ConvolutionInputGene' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:75:19)
WARNING: [XFORM 203-631] Renaming function 'Block__ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit13_proc' to 'Block__ZN8ap_fixedIL' (/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:110:23)
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf[0].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf[1].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'current_block_write.3' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:257:13).
INFO: [HLS 200-472] Inferring partial write operation for 'neust[1].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:204:40)
INFO: [HLS 200-472] Inferring partial write operation for 'inputBuf[0].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:202:9)
INFO: [HLS 200-472] Inferring partial write operation for 'inputBuf[0].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:248:11)
Command           transform done; 1.28 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:05:34 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 674748 ; free virtual = 782280
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 5.5 sec.
Command       elaborate done; 63.48 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'conv1_lif_top' ...
Execute         ap_set_top_model conv1_lif_top 
WARNING: [SYN 201-103] Legalizing function name 'conv1_lif_top.entry3' to 'conv1_lif_top_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'Block__ZN8ap_fixedIL' to 'Block_ZN8ap_fixedIL'.
Command         ap_set_top_model done; 0.16 sec.
Execute         get_model_list conv1_lif_top -filter all-wo-channel -topdown 
Execute         preproc_iomode -model conv1_lif_top 
Execute         preproc_iomode -model Matrix_Vector_Activa 
Execute         preproc_iomode -model Block__ZN8ap_fixedIL 
Execute         preproc_iomode -model ConvolutionInputGene 
Execute         preproc_iomode -model conv1_lif_top.entry3 
Execute         get_model_list conv1_lif_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO-FLOW: Configuring Module : conv1_lif_top.entry3 ...
Execute         set_default_model conv1_lif_top.entry3 
Execute         apply_spec_resource_limit conv1_lif_top.entry3 
INFO-FLOW: Configuring Module : ConvolutionInputGene ...
Execute         set_default_model ConvolutionInputGene 
Execute         apply_spec_resource_limit ConvolutionInputGene 
INFO-FLOW: Configuring Module : Block__ZN8ap_fixedIL ...
Execute         set_default_model Block__ZN8ap_fixedIL 
Execute         apply_spec_resource_limit Block__ZN8ap_fixedIL 
INFO-FLOW: Configuring Module : Matrix_Vector_Activa ...
Execute         set_default_model Matrix_Vector_Activa 
Execute         apply_spec_resource_limit Matrix_Vector_Activa 
INFO-FLOW: Configuring Module : conv1_lif_top ...
Execute         set_default_model conv1_lif_top 
Execute         apply_spec_resource_limit conv1_lif_top 
INFO-FLOW: Model list for preprocess: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO-FLOW: Preprocessing Module: conv1_lif_top.entry3 ...
Execute         set_default_model conv1_lif_top.entry3 
Execute         cdfg_preprocess -model conv1_lif_top.entry3 
Execute         rtl_gen_preprocess conv1_lif_top.entry3 
INFO-FLOW: Preprocessing Module: ConvolutionInputGene ...
Execute         set_default_model ConvolutionInputGene 
Execute         cdfg_preprocess -model ConvolutionInputGene 
Execute         rtl_gen_preprocess ConvolutionInputGene 
INFO-FLOW: Preprocessing Module: Block__ZN8ap_fixedIL ...
Execute         set_default_model Block__ZN8ap_fixedIL 
Execute         cdfg_preprocess -model Block__ZN8ap_fixedIL 
Execute         rtl_gen_preprocess Block__ZN8ap_fixedIL 
INFO-FLOW: Preprocessing Module: Matrix_Vector_Activa ...
Execute         set_default_model Matrix_Vector_Activa 
Execute         cdfg_preprocess -model Matrix_Vector_Activa 
Execute         rtl_gen_preprocess Matrix_Vector_Activa 
INFO-FLOW: Preprocessing Module: conv1_lif_top ...
Execute         set_default_model conv1_lif_top 
Execute         cdfg_preprocess -model conv1_lif_top 
Execute         rtl_gen_preprocess conv1_lif_top 
INFO-FLOW: Model list for synthesis: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_lif_top_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv1_lif_top.entry3 
Execute         schedule -model conv1_lif_top.entry3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 334.91 seconds; current allocated memory: 254.589 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.sched.adb -f 
INFO-FLOW: Finish scheduling conv1_lif_top.entry3.
Execute         set_default_model conv1_lif_top.entry3 
Execute         bind -model conv1_lif_top.entry3 
BIND OPTION: model=conv1_lif_top.entry3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.34 sec.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 254.651 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.verbose.bind.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.bind.adb -f 
INFO-FLOW: Finish binding conv1_lif_top.entry3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGene' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ConvolutionInputGene 
Execute         schedule -model ConvolutionInputGene 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.32 sec.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 255.467 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.sched.adb -f 
INFO-FLOW: Finish scheduling ConvolutionInputGene.
Execute         set_default_model ConvolutionInputGene 
Execute         bind -model ConvolutionInputGene 
BIND OPTION: model=ConvolutionInputGene
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_1_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.47 sec.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 256.091 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.verbose.bind.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.bind.adb -f 
INFO-FLOW: Finish binding ConvolutionInputGene.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_ZN8ap_fixedIL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block__ZN8ap_fixedIL 
Execute         schedule -model Block__ZN8ap_fixedIL 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 256.195 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.sched.adb -f 
INFO-FLOW: Finish scheduling Block__ZN8ap_fixedIL.
Execute         set_default_model Block__ZN8ap_fixedIL 
Execute         bind -model Block__ZN8ap_fixedIL 
BIND OPTION: model=Block__ZN8ap_fixedIL
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.41 sec.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 256.239 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.verbose.bind.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.bind.adb -f 
INFO-FLOW: Finish binding Block__ZN8ap_fixedIL.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Matrix_Vector_Activa 
Execute         schedule -model Matrix_Vector_Activa 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Matrix_Vector_Activa' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('neust_0_V_addr_write_ln204', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:204->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26) of variable 'select_ln204', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:204->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26 on array 'neust[0].V', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26 and 'load' operation ('neust_0_V_load', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:169->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26) on array 'neust[0].V', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.38 sec.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 257.436 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.verbose.sched.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.sched.adb -f 
INFO-FLOW: Finish scheduling Matrix_Vector_Activa.
Execute         set_default_model Matrix_Vector_Activa 
Execute         bind -model Matrix_Vector_Activa 
BIND OPTION: model=Matrix_Vector_Activa
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.28 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 258.440 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.verbose.bind.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.bind.adb -f 
INFO-FLOW: Finish binding Matrix_Vector_Activa.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_lif_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv1_lif_top 
Execute         schedule -model conv1_lif_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 258.611 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.sched.adb -f 
INFO-FLOW: Finish scheduling conv1_lif_top.
Execute         set_default_model conv1_lif_top 
Execute         bind -model conv1_lif_top 
BIND OPTION: model=conv1_lif_top
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.51 sec.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 258.867 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.verbose.bind.rpt 
Command         syn_report done; 0.23 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.bind.adb -f 
INFO-FLOW: Finish binding conv1_lif_top.
Execute         get_model_list conv1_lif_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess conv1_lif_top.entry3 
Execute         rtl_gen_preprocess ConvolutionInputGene 
Execute         rtl_gen_preprocess Block__ZN8ap_fixedIL 
Execute         rtl_gen_preprocess Matrix_Vector_Activa 
Execute         rtl_gen_preprocess conv1_lif_top 
INFO-FLOW: Model list for RTL generation: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_lif_top_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv1_lif_top.entry3 -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_lif_top_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 259.160 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv1_lif_top.entry3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/conv1_lif_top_entry3 -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl conv1_lif_top.entry3 -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/conv1_lif_top_entry3 
Execute         gen_rtl conv1_lif_top.entry3 -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/conv1_lif_top_entry3 
Execute         syn_report -csynth -model conv1_lif_top.entry3 -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/conv1_lif_top_entry3_csynth.rpt 
Execute         syn_report -rtlxml -model conv1_lif_top.entry3 -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/conv1_lif_top_entry3_csynth.xml 
Execute         syn_report -verbosereport -model conv1_lif_top.entry3 -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.verbose.rpt 
Execute         db_write -model conv1_lif_top.entry3 -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.adb 
Execute         gen_tb_info conv1_lif_top.entry3 -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGene' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model ConvolutionInputGene -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGene_inputBuf_0_V' to 'ConvolutionInputGbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGene_inputBuf_1_V' to 'ConvolutionInputGcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGene'.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 260.335 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl ConvolutionInputGene -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/ConvolutionInputGene -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl ConvolutionInputGene -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/ConvolutionInputGene 
Execute         gen_rtl ConvolutionInputGene -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/ConvolutionInputGene 
Execute         syn_report -csynth -model ConvolutionInputGene -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/ConvolutionInputGene_csynth.rpt 
Execute         syn_report -rtlxml -model ConvolutionInputGene -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/ConvolutionInputGene_csynth.xml 
Execute         syn_report -verbosereport -model ConvolutionInputGene -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.verbose.rpt 
Execute         db_write -model ConvolutionInputGene -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.adb 
Execute         gen_tb_info ConvolutionInputGene -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_ZN8ap_fixedIL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block__ZN8ap_fixedIL -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_ZN8ap_fixedIL'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 263.514 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block__ZN8ap_fixedIL -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/Block_ZN8ap_fixedIL -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl Block__ZN8ap_fixedIL -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/Block_ZN8ap_fixedIL 
Execute         gen_rtl Block__ZN8ap_fixedIL -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/Block_ZN8ap_fixedIL 
Execute         syn_report -csynth -model Block__ZN8ap_fixedIL -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/Block_ZN8ap_fixedIL_csynth.rpt 
Execute         syn_report -rtlxml -model Block__ZN8ap_fixedIL -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/Block_ZN8ap_fixedIL_csynth.xml 
Execute         syn_report -verbosereport -model Block__ZN8ap_fixedIL -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.verbose.rpt 
Execute         db_write -model Block__ZN8ap_fixedIL -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.adb 
Execute         gen_tb_info Block__ZN8ap_fixedIL -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Matrix_Vector_Activa -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_0_V' to 'Matrix_Vector_ActdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_1_V' to 'Matrix_Vector_ActeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_2_V' to 'Matrix_Vector_ActfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_3_V' to 'Matrix_Vector_Actg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_4_V' to 'Matrix_Vector_Acthbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_5_V' to 'Matrix_Vector_Actibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_6_V' to 'Matrix_Vector_ActjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_7_V' to 'Matrix_Vector_ActkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_8_V' to 'Matrix_Vector_ActlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_9_V' to 'Matrix_Vector_Actmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_10_V' to 'Matrix_Vector_Actncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_11_V' to 'Matrix_Vector_Actocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_12_V' to 'Matrix_Vector_ActpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_13_V' to 'Matrix_Vector_ActqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_14_V' to 'Matrix_Vector_ActrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_15_V' to 'Matrix_Vector_Actsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_16_V' to 'Matrix_Vector_Acttde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_17_V' to 'Matrix_Vector_Actudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_18_V' to 'Matrix_Vector_Actvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_19_V' to 'Matrix_Vector_ActwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_20_V' to 'Matrix_Vector_ActxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_21_V' to 'Matrix_Vector_Actyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_22_V' to 'Matrix_Vector_Actzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_23_V' to 'Matrix_Vector_ActAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_24_V' to 'Matrix_Vector_ActBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_25_V' to 'Matrix_Vector_ActCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_26_V' to 'Matrix_Vector_ActDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_27_V' to 'Matrix_Vector_ActEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_28_V' to 'Matrix_Vector_ActFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_29_V' to 'Matrix_Vector_ActGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_30_V' to 'Matrix_Vector_ActHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_31_V' to 'Matrix_Vector_ActIfE' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activa'.
Command         create_rtl_model done; 2.43 sec.
INFO: [HLS 200-111]  Elapsed time: 2.68 seconds; current allocated memory: 265.454 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Matrix_Vector_Activa -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/Matrix_Vector_Activa -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl Matrix_Vector_Activa -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/Matrix_Vector_Activa 
Execute         gen_rtl Matrix_Vector_Activa -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/Matrix_Vector_Activa 
Execute         syn_report -csynth -model Matrix_Vector_Activa -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/Matrix_Vector_Activa_csynth.rpt 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model Matrix_Vector_Activa -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/Matrix_Vector_Activa_csynth.xml 
Execute         syn_report -verbosereport -model Matrix_Vector_Activa -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.verbose.rpt 
Command         syn_report done; 0.28 sec.
Execute         db_write -model Matrix_Vector_Activa -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.adb 
Command         db_write done; 0.17 sec.
Execute         gen_tb_info Matrix_Vector_Activa -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_lif_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv1_lif_top -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1_lif_top/in_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1_lif_top/out_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1_lif_top/numReps' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv1_lif_top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_Block_ZN8ap_fixedIL_U0' to 'start_for_Block_ZJfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_lif_top'.
Command         create_rtl_model done; 0.47 sec.
INFO: [HLS 200-111]  Elapsed time: 1.51 seconds; current allocated memory: 270.771 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv1_lif_top -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/conv1_lif_top -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl conv1_lif_top -istop -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/conv1_lif_top 
Execute         gen_rtl conv1_lif_top -istop -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/conv1_lif_top 
Execute         syn_report -csynth -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/conv1_lif_top_csynth.rpt 
Execute         syn_report -rtlxml -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/conv1_lif_top_csynth.xml 
Execute         syn_report -verbosereport -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.verbose.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -model conv1_lif_top -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.adb 
Execute         gen_tb_info conv1_lif_top -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top 
Execute         export_constraint_db -f -tool general -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute         syn_report -designview -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.design.xml 
Command         syn_report done; 0.2 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks conv1_lif_top 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain conv1_lif_top 
INFO-FLOW: Model list for RTL component generation: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO-FLOW: Handling components in module [conv1_lif_top_entry3] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
INFO-FLOW: Handling components in module [ConvolutionInputGene] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
INFO-FLOW: Found component ConvolutionInputGbkb.
INFO-FLOW: Append model ConvolutionInputGbkb
INFO-FLOW: Handling components in module [Block_ZN8ap_fixedIL] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
INFO-FLOW: Handling components in module [Matrix_Vector_Activa] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
INFO-FLOW: Found component Matrix_Vector_ActdEe.
INFO-FLOW: Append model Matrix_Vector_ActdEe
INFO-FLOW: Handling components in module [conv1_lif_top] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w3_d2_A.
INFO-FLOW: Append model fifo_w3_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component start_for_Block_ZJfO.
INFO-FLOW: Append model start_for_Block_ZJfO
INFO-FLOW: Append model conv1_lif_top_entry3
INFO-FLOW: Append model ConvolutionInputGene
INFO-FLOW: Append model Block_ZN8ap_fixedIL
INFO-FLOW: Append model Matrix_Vector_Activa
INFO-FLOW: Append model conv1_lif_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: ConvolutionInputGbkb Matrix_Vector_ActdEe fifo_w32_d2_A fifo_w32_d2_A fifo_w3_d2_A fifo_w32_d2_A start_for_Block_ZJfO conv1_lif_top_entry3 ConvolutionInputGene Block_ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO-FLOW: To file: write model ConvolutionInputGbkb
INFO-FLOW: To file: write model Matrix_Vector_ActdEe
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w3_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model start_for_Block_ZJfO
INFO-FLOW: To file: write model conv1_lif_top_entry3
INFO-FLOW: To file: write model ConvolutionInputGene
INFO-FLOW: To file: write model Block_ZN8ap_fixedIL
INFO-FLOW: To file: write model Matrix_Vector_Activa
INFO-FLOW: To file: write model conv1_lif_top
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model conv1_lif_top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 210.30 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.19 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Command         ap_source done; 0.22 sec.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'ConvolutionInputGbkb_ram (RAM_2P)' using auto RAMs.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Matrix_Vector_ActdEe_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c8_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'convInp_V_V_U(fifo_w3_d2_A)' using Shift Registers.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln124_loc_channe_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_ZJfO_U(start_for_Block_ZJfO)' using Shift Registers.
Command         ap_source done; 0.64 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=conv1_lif_top xml_exists=1
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=12 #gSsdmPorts=8
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Command         ap_source done; 0.12 sec.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.dataonly.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute         sc_get_clocks conv1_lif_top 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:05:50 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 674878 ; free virtual = 782444
INFO: [VHDL 208-304] Generating VHDL RTL for conv1_lif_top.
INFO: [VLOG 209-307] Generating Verilog RTL for conv1_lif_top.
Command       autosyn done; 16.13 sec.
Command     csynth_design done; 79.61 sec.
Execute     cosim_design 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: TB processing: /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.28 sec.
Execute       tidy_31 xilinx-tb31-process /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 2.11 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: TB processing: /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.79 sec.
Execute       tidy_31 xilinx-tb31-process /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.81 sec.
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 6.3 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 129.03 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 179.94 sec.
Execute     export_design -format ip_catalog# Vivado HLS Script (Final) 
ERROR: [HLS 200-101] 'export_design': Option '-format' cannot have value 'ip_catalog#'.
ERROR: [HLS 200-101] 'export_design': Unknown option 'Vivado'.
ERROR: [HLS 200-101] 'export_design': Unknown option 'HLS'.
ERROR: [HLS 200-101] 'export_design': Unknown option 'Script'.
ERROR: [HLS 200-101] 'export_design': Unknown option '(Final)'.
Command     export_design done; error code: 1; 0.4 sec.
Command   ap_source done; error code: 1; 490.95 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1 opened at Mon Aug 18 15:56:35 UTC 2025
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Command             ap_source done; 0.12 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Command             ap_source done; 0.13 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Command             ap_source done; 0.12 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Command             ap_source done; 0.13 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Command             ap_source done; 0.14 sec.
Command           ap_source done; 0.81 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Command           ap_source done; 0.11 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command           ap_source done; 0.16 sec.
Command         ap_source done; 1.57 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Command           ap_source done; 0.11 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Command             ap_source done; 0.14 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Command             ap_source done; 0.11 sec.
Command           ap_source done; 0.36 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command           ap_source done; 0.18 sec.
Command         ap_source done; 0.79 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 2.83 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Command           ap_source done; 0.12 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Command           ap_source done; 0.13 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Command           ap_source done; 0.14 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Command             ap_source done; 0.2 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Command             ap_source done; 0.27 sec.
Command           ap_source done; 0.66 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command           ap_source done; 0.34 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command           ap_source done; 0.22 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Command           ap_source done; 0.23 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.25 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.15 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 2.66 sec.
Command       ap_source done; 2.75 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Command         ap_source done; 0.14 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source done; 0.16 sec.
Command       import_lib done; 0.52 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.23 sec.
Execute       set_part xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command         ap_part_info done; 168.02 sec.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.37 sec.
Execute         add_library xilinx/zynquplus/zynquplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 169.07 sec.
Execute       ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_export -format=ip_catalog 
Command       config_export done; 0.3 sec.
Command     open_solution done; 176.74 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.22 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.7 sec.
Execute     create_clock -period 10 -name default 
Execute     csim_design -clean -O 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 2.96 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 102.88 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp as C++
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp"   -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp
Command         clang done; 37.29 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 4.17 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp"  -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/useless.bc
Command         clang done; 2.23 sec.
INFO-FLOW: Done: GCC PP time: 43.7 seconds per iteration
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Command         ap_source done; 0.13 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.38 sec.
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp std=c++0x -directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.87 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp std=c++0x -directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.85 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv1_top.pp.0.cpp.diag.yml /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv1_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv1_top.pp.0.cpp.err.log 
Command         ap_eval done; 2.95 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         ap_source done; 0.23 sec.
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:48:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:49:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:52:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp
Command         send_msg_by_id done; 0.13 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/tidy-3.1.conv1_top.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/tidy-3.1.conv1_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/tidy-3.1.conv1_top.pp.0.cpp.err.log 
Command           ap_eval done; 1.08 sec.
Execute           ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-legacy-rewriter.conv1_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-legacy-rewriter.conv1_top.pp.0.cpp.err.log 
Command           ap_eval done; 2.06 sec.
Command         tidy_31 done; 3.14 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 7.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.61 sec.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.2.cpp"  -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.bc" 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.2.cpp -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.bc
Command         clang done; 2.31 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.g.bc -hls-opt -except-internalize conv1_lif_top -L/tools/Xilinx2/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 5.7 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:25 ; elapsed = 00:06:19 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 397821 ; free virtual = 763211
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:25 ; elapsed = 00:06:19 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 397821 ; free virtual = 763210
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.pp.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx2/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 2.52 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top conv1_lif_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.0.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'WidthAdjustedInputStream<3u, 3u, 256u>::operator hls::stream<ap_uint<3>, 0>&' into 'ConvLayer_Batch<1u, 3u, 16u, 32u, 16u, 3u, 3u, 8u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 3, 8, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:121).
INFO: [XFORM 203-603] Inlining function 'memory_resource<ap_uint<3> (*) [16]>' into 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:183).
INFO: [XFORM 203-603] Inlining function 'WidthAdjustedOutputStream<8u, 8u, 1024u>::operator hls::stream<ap_uint<8>, 0>&' into 'ConvLayer_Batch<1u, 3u, 16u, 32u, 16u, 3u, 3u, 8u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 3, 8, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124).
INFO: [XFORM 203-603] Inlining function 'FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>::weights' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:178).
INFO: [XFORM 203-603] Inlining function 'FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>::TileIndex::operator[]' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:189).
INFO: [XFORM 203-603] Inlining function 'FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>::TileIndex::operator[]' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:186).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<1>, 1u>::operator()<ap_uint<8> >' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:199).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<8> >::operator[]' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:203).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<8> >::operator ap_uint<8> const&' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:207).
INFO: [XFORM 203-603] Inlining function 'ConvLayer_Batch<1u, 3u, 16u, 32u, 16u, 3u, 3u, 8u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 3, 8, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' into 'conv1_lif_top' (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26).
Command           transform done; 0.74 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:06:23 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 397758 ; free virtual = 761776
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.1.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:202) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:204: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:26 ; elapsed = 00:06:23 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 397752 ; free virtual = 761748
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.1.bc to /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.1.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-311] Ignored reset directive (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:195:1): variable 'inp' is not static or global variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:166) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:184) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:200) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2' (/home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:200) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:200) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:127) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neust.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'accu.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:136) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:202) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'conv1_lif_top', detected/extracted 4 process function(s): 
	 'conv1_lif_top.entry35'
	 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>'
	 'Block__ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit13_proc'
	 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>'.
Command           transform done; 1.01 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:165:5) to (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197:5) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>'... converting 43 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:216:85) to (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:224:11) in function 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:249:1) to (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:262:9) in function 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>'... converting 3 basic blocks.
Command           transform done; 0.29 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:06:25 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 397691 ; free virtual = 761635
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.2.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:196:35) in function 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>'.
WARNING: [XFORM 203-631] Renaming function 'conv1_lif_top.entry35' to 'conv1_lif_top.entry3' (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:24:1)
WARNING: [XFORM 203-631] Renaming function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' to 'Matrix_Vector_Activa' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:73:5)
WARNING: [XFORM 203-631] Renaming function 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>' to 'ConvolutionInputGene' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:75:19)
WARNING: [XFORM 203-631] Renaming function 'Block__ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit13_proc' to 'Block__ZN8ap_fixedIL' (/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:110:23)
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf[0].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf[1].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'current_block_write.3' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:257:13).
INFO: [HLS 200-472] Inferring partial write operation for 'neust[1].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:204:40)
INFO: [HLS 200-472] Inferring partial write operation for 'inputBuf[0].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:202:9)
INFO: [HLS 200-472] Inferring partial write operation for 'inputBuf[0].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:248:11)
Command           transform done; 1.12 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:06:26 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 397462 ; free virtual = 761379
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 6.27 sec.
Command       elaborate done; 69.24 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'conv1_lif_top' ...
Execute         ap_set_top_model conv1_lif_top 
WARNING: [SYN 201-103] Legalizing function name 'conv1_lif_top.entry3' to 'conv1_lif_top_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'Block__ZN8ap_fixedIL' to 'Block_ZN8ap_fixedIL'.
Command         ap_set_top_model done; 0.13 sec.
Execute         get_model_list conv1_lif_top -filter all-wo-channel -topdown 
Execute         preproc_iomode -model conv1_lif_top 
Execute         preproc_iomode -model Matrix_Vector_Activa 
Execute         preproc_iomode -model Block__ZN8ap_fixedIL 
Execute         preproc_iomode -model ConvolutionInputGene 
Execute         preproc_iomode -model conv1_lif_top.entry3 
Execute         get_model_list conv1_lif_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO-FLOW: Configuring Module : conv1_lif_top.entry3 ...
Execute         set_default_model conv1_lif_top.entry3 
Execute         apply_spec_resource_limit conv1_lif_top.entry3 
INFO-FLOW: Configuring Module : ConvolutionInputGene ...
Execute         set_default_model ConvolutionInputGene 
Execute         apply_spec_resource_limit ConvolutionInputGene 
INFO-FLOW: Configuring Module : Block__ZN8ap_fixedIL ...
Execute         set_default_model Block__ZN8ap_fixedIL 
Execute         apply_spec_resource_limit Block__ZN8ap_fixedIL 
INFO-FLOW: Configuring Module : Matrix_Vector_Activa ...
Execute         set_default_model Matrix_Vector_Activa 
Execute         apply_spec_resource_limit Matrix_Vector_Activa 
INFO-FLOW: Configuring Module : conv1_lif_top ...
Execute         set_default_model conv1_lif_top 
Execute         apply_spec_resource_limit conv1_lif_top 
INFO-FLOW: Model list for preprocess: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO-FLOW: Preprocessing Module: conv1_lif_top.entry3 ...
Execute         set_default_model conv1_lif_top.entry3 
Execute         cdfg_preprocess -model conv1_lif_top.entry3 
Execute         rtl_gen_preprocess conv1_lif_top.entry3 
INFO-FLOW: Preprocessing Module: ConvolutionInputGene ...
Execute         set_default_model ConvolutionInputGene 
Execute         cdfg_preprocess -model ConvolutionInputGene 
Execute         rtl_gen_preprocess ConvolutionInputGene 
INFO-FLOW: Preprocessing Module: Block__ZN8ap_fixedIL ...
Execute         set_default_model Block__ZN8ap_fixedIL 
Execute         cdfg_preprocess -model Block__ZN8ap_fixedIL 
Execute         rtl_gen_preprocess Block__ZN8ap_fixedIL 
INFO-FLOW: Preprocessing Module: Matrix_Vector_Activa ...
Execute         set_default_model Matrix_Vector_Activa 
Execute         cdfg_preprocess -model Matrix_Vector_Activa 
Execute         rtl_gen_preprocess Matrix_Vector_Activa 
INFO-FLOW: Preprocessing Module: conv1_lif_top ...
Execute         set_default_model conv1_lif_top 
Execute         cdfg_preprocess -model conv1_lif_top 
Execute         rtl_gen_preprocess conv1_lif_top 
INFO-FLOW: Model list for synthesis: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_lif_top_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv1_lif_top.entry3 
Execute         schedule -model conv1_lif_top.entry3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.34 sec.
INFO: [HLS 200-111]  Elapsed time: 386.61 seconds; current allocated memory: 254.607 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.sched.adb -f 
INFO-FLOW: Finish scheduling conv1_lif_top.entry3.
Execute         set_default_model conv1_lif_top.entry3 
Execute         bind -model conv1_lif_top.entry3 
BIND OPTION: model=conv1_lif_top.entry3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.27 sec.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 254.668 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.verbose.bind.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.bind.adb -f 
INFO-FLOW: Finish binding conv1_lif_top.entry3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGene' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ConvolutionInputGene 
Execute         schedule -model ConvolutionInputGene 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.34 sec.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 255.470 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.sched.adb -f 
INFO-FLOW: Finish scheduling ConvolutionInputGene.
Execute         set_default_model ConvolutionInputGene 
Execute         bind -model ConvolutionInputGene 
BIND OPTION: model=ConvolutionInputGene
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_1_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.58 sec.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 256.095 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.verbose.bind.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.bind.adb -f 
INFO-FLOW: Finish binding ConvolutionInputGene.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_ZN8ap_fixedIL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block__ZN8ap_fixedIL 
Execute         schedule -model Block__ZN8ap_fixedIL 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 256.198 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.sched.adb -f 
INFO-FLOW: Finish scheduling Block__ZN8ap_fixedIL.
Execute         set_default_model Block__ZN8ap_fixedIL 
Execute         bind -model Block__ZN8ap_fixedIL 
BIND OPTION: model=Block__ZN8ap_fixedIL
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.58 sec.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 256.244 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.verbose.bind.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.bind.adb -f 
INFO-FLOW: Finish binding Block__ZN8ap_fixedIL.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Matrix_Vector_Activa 
Execute         schedule -model Matrix_Vector_Activa 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Matrix_Vector_Activa' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('neust_0_V_addr_write_ln204', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:204->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26) of variable 'select_ln204', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:204->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26 on array 'neust[0].V', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26 and 'load' operation ('neust_0_V_load', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:169->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26) on array 'neust[0].V', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.5 sec.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 257.435 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.verbose.sched.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.sched.adb -f 
INFO-FLOW: Finish scheduling Matrix_Vector_Activa.
Execute         set_default_model Matrix_Vector_Activa 
Execute         bind -model Matrix_Vector_Activa 
BIND OPTION: model=Matrix_Vector_Activa
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.38 sec.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 258.441 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.verbose.bind.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.bind.adb -f 
INFO-FLOW: Finish binding Matrix_Vector_Activa.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_lif_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv1_lif_top 
Execute         schedule -model conv1_lif_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 258.611 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.sched.adb -f 
INFO-FLOW: Finish scheduling conv1_lif_top.
Execute         set_default_model conv1_lif_top 
Execute         bind -model conv1_lif_top 
BIND OPTION: model=conv1_lif_top
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.53 sec.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 258.867 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.verbose.bind.rpt 
Command         syn_report done; 0.23 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.bind.adb -f 
INFO-FLOW: Finish binding conv1_lif_top.
Execute         get_model_list conv1_lif_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess conv1_lif_top.entry3 
Execute         rtl_gen_preprocess ConvolutionInputGene 
Execute         rtl_gen_preprocess Block__ZN8ap_fixedIL 
Execute         rtl_gen_preprocess Matrix_Vector_Activa 
Execute         rtl_gen_preprocess conv1_lif_top 
INFO-FLOW: Model list for RTL generation: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_lif_top_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv1_lif_top.entry3 -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_lif_top_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 259.144 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv1_lif_top.entry3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/conv1_lif_top_entry3 -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl conv1_lif_top.entry3 -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/conv1_lif_top_entry3 
Execute         gen_rtl conv1_lif_top.entry3 -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/conv1_lif_top_entry3 
Execute         syn_report -csynth -model conv1_lif_top.entry3 -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/conv1_lif_top_entry3_csynth.rpt 
Execute         syn_report -rtlxml -model conv1_lif_top.entry3 -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/conv1_lif_top_entry3_csynth.xml 
Execute         syn_report -verbosereport -model conv1_lif_top.entry3 -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.verbose.rpt 
Execute         db_write -model conv1_lif_top.entry3 -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.adb 
Execute         gen_tb_info conv1_lif_top.entry3 -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGene' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model ConvolutionInputGene -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGene_inputBuf_0_V' to 'ConvolutionInputGbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGene_inputBuf_1_V' to 'ConvolutionInputGcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGene'.
Command         create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 260.320 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl ConvolutionInputGene -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/ConvolutionInputGene -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl ConvolutionInputGene -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/ConvolutionInputGene 
Execute         gen_rtl ConvolutionInputGene -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/ConvolutionInputGene 
Execute         syn_report -csynth -model ConvolutionInputGene -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/ConvolutionInputGene_csynth.rpt 
Execute         syn_report -rtlxml -model ConvolutionInputGene -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/ConvolutionInputGene_csynth.xml 
Execute         syn_report -verbosereport -model ConvolutionInputGene -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.verbose.rpt 
Execute         db_write -model ConvolutionInputGene -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.adb 
Execute         gen_tb_info ConvolutionInputGene -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_ZN8ap_fixedIL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block__ZN8ap_fixedIL -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_ZN8ap_fixedIL'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 263.515 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block__ZN8ap_fixedIL -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/Block_ZN8ap_fixedIL -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl Block__ZN8ap_fixedIL -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/Block_ZN8ap_fixedIL 
Execute         gen_rtl Block__ZN8ap_fixedIL -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/Block_ZN8ap_fixedIL 
Execute         syn_report -csynth -model Block__ZN8ap_fixedIL -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/Block_ZN8ap_fixedIL_csynth.rpt 
Execute         syn_report -rtlxml -model Block__ZN8ap_fixedIL -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/Block_ZN8ap_fixedIL_csynth.xml 
Execute         syn_report -verbosereport -model Block__ZN8ap_fixedIL -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.verbose.rpt 
Execute         db_write -model Block__ZN8ap_fixedIL -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.adb 
Execute         gen_tb_info Block__ZN8ap_fixedIL -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Matrix_Vector_Activa -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_0_V' to 'Matrix_Vector_ActdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_1_V' to 'Matrix_Vector_ActeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_2_V' to 'Matrix_Vector_ActfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_3_V' to 'Matrix_Vector_Actg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_4_V' to 'Matrix_Vector_Acthbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_5_V' to 'Matrix_Vector_Actibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_6_V' to 'Matrix_Vector_ActjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_7_V' to 'Matrix_Vector_ActkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_8_V' to 'Matrix_Vector_ActlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_9_V' to 'Matrix_Vector_Actmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_10_V' to 'Matrix_Vector_Actncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_11_V' to 'Matrix_Vector_Actocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_12_V' to 'Matrix_Vector_ActpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_13_V' to 'Matrix_Vector_ActqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_14_V' to 'Matrix_Vector_ActrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_15_V' to 'Matrix_Vector_Actsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_16_V' to 'Matrix_Vector_Acttde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_17_V' to 'Matrix_Vector_Actudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_18_V' to 'Matrix_Vector_Actvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_19_V' to 'Matrix_Vector_ActwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_20_V' to 'Matrix_Vector_ActxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_21_V' to 'Matrix_Vector_Actyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_22_V' to 'Matrix_Vector_Actzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_23_V' to 'Matrix_Vector_ActAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_24_V' to 'Matrix_Vector_ActBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_25_V' to 'Matrix_Vector_ActCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_26_V' to 'Matrix_Vector_ActDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_27_V' to 'Matrix_Vector_ActEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_28_V' to 'Matrix_Vector_ActFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_29_V' to 'Matrix_Vector_ActGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_30_V' to 'Matrix_Vector_ActHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_31_V' to 'Matrix_Vector_ActIfE' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activa'.
Command         create_rtl_model done; 3.11 sec.
INFO: [HLS 200-111]  Elapsed time: 3.6 seconds; current allocated memory: 265.454 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Matrix_Vector_Activa -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/Matrix_Vector_Activa -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl Matrix_Vector_Activa -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/Matrix_Vector_Activa 
Execute         gen_rtl Matrix_Vector_Activa -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/Matrix_Vector_Activa 
Execute         syn_report -csynth -model Matrix_Vector_Activa -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/Matrix_Vector_Activa_csynth.rpt 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model Matrix_Vector_Activa -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/Matrix_Vector_Activa_csynth.xml 
Execute         syn_report -verbosereport -model Matrix_Vector_Activa -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.verbose.rpt 
Command         syn_report done; 0.28 sec.
Execute         db_write -model Matrix_Vector_Activa -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.adb 
Command         db_write done; 0.16 sec.
Execute         gen_tb_info Matrix_Vector_Activa -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_lif_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv1_lif_top -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1_lif_top/in_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1_lif_top/out_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1_lif_top/numReps' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv1_lif_top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_Block_ZN8ap_fixedIL_U0' to 'start_for_Block_ZJfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_lif_top'.
Command         create_rtl_model done; 0.44 sec.
INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 270.771 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv1_lif_top -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/conv1_lif_top -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl conv1_lif_top -istop -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/conv1_lif_top 
Execute         gen_rtl conv1_lif_top -istop -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/conv1_lif_top 
Execute         syn_report -csynth -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/conv1_lif_top_csynth.rpt 
Execute         syn_report -rtlxml -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/conv1_lif_top_csynth.xml 
Execute         syn_report -verbosereport -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.verbose.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -model conv1_lif_top -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.adb 
Execute         gen_tb_info conv1_lif_top -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top 
Command         gen_tb_info done; 0.14 sec.
Execute         export_constraint_db -f -tool general -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute         syn_report -designview -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.design.xml 
Command         syn_report done; 0.21 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks conv1_lif_top 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain conv1_lif_top 
INFO-FLOW: Model list for RTL component generation: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO-FLOW: Handling components in module [conv1_lif_top_entry3] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
INFO-FLOW: Handling components in module [ConvolutionInputGene] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
INFO-FLOW: Found component ConvolutionInputGbkb.
INFO-FLOW: Append model ConvolutionInputGbkb
INFO-FLOW: Handling components in module [Block_ZN8ap_fixedIL] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
INFO-FLOW: Handling components in module [Matrix_Vector_Activa] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
INFO-FLOW: Found component Matrix_Vector_ActdEe.
INFO-FLOW: Append model Matrix_Vector_ActdEe
INFO-FLOW: Handling components in module [conv1_lif_top] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w3_d2_A.
INFO-FLOW: Append model fifo_w3_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component start_for_Block_ZJfO.
INFO-FLOW: Append model start_for_Block_ZJfO
INFO-FLOW: Append model conv1_lif_top_entry3
INFO-FLOW: Append model ConvolutionInputGene
INFO-FLOW: Append model Block_ZN8ap_fixedIL
INFO-FLOW: Append model Matrix_Vector_Activa
INFO-FLOW: Append model conv1_lif_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: ConvolutionInputGbkb Matrix_Vector_ActdEe fifo_w32_d2_A fifo_w32_d2_A fifo_w3_d2_A fifo_w32_d2_A start_for_Block_ZJfO conv1_lif_top_entry3 ConvolutionInputGene Block_ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO-FLOW: To file: write model ConvolutionInputGbkb
INFO-FLOW: To file: write model Matrix_Vector_ActdEe
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w3_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model start_for_Block_ZJfO
INFO-FLOW: To file: write model conv1_lif_top_entry3
INFO-FLOW: To file: write model ConvolutionInputGene
INFO-FLOW: To file: write model Block_ZN8ap_fixedIL
INFO-FLOW: To file: write model Matrix_Vector_Activa
INFO-FLOW: To file: write model conv1_lif_top
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model conv1_lif_top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 210.30 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.18 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Command         ap_source done; 0.15 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Command         ap_source done; 0.22 sec.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'ConvolutionInputGbkb_ram (RAM_2P)' using auto RAMs.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Matrix_Vector_ActdEe_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c8_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'convInp_V_V_U(fifo_w3_d2_A)' using Shift Registers.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln124_loc_channe_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_ZJfO_U(start_for_Block_ZJfO)' using Shift Registers.
Command         ap_source done; 0.42 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=conv1_lif_top xml_exists=1
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Command         ap_source done; 0.12 sec.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Command         ap_source done; 0.28 sec.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=12 #gSsdmPorts=8
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Command         ap_source done; 0.13 sec.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.dataonly.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute         sc_get_clocks conv1_lif_top 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.tbgen.tcl 
Command         ap_source done; 0.14 sec.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:06:44 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 397491 ; free virtual = 750162
INFO: [VHDL 208-304] Generating VHDL RTL for conv1_lif_top.
INFO: [VLOG 209-307] Generating Verilog RTL for conv1_lif_top.
Command       autosyn done; 18.73 sec.
Command     csynth_design done; 87.98 sec.
Execute     cosim_design 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: TB processing: /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.27 sec.
Execute       tidy_31 xilinx-tb31-process /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 2.1 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: TB processing: /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.78 sec.
Execute       tidy_31 xilinx-tb31-process /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.83 sec.
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 6.8 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 139.68 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 194.63 sec.
Execute     export_design -format ip_catalog -version 2.0.1 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog -version=2.0.1 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -version 2.0.1
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_sdx -target 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -sdx-target none
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=0 #modelList=12 #gSsdmPorts=8
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.dataonly.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute       sc_get_clocks conv1_lif_top 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=conv1_lif_top
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=conv1_lif_top
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/impl/ip/pack.sh
Command     export_design done; 202.8 sec.
Command   ap_source done; 766.42 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1 opened at Mon Aug 18 18:28:02 UTC 2025
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Command             ap_source done; 0.11 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Command             ap_source done; 0.15 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Command             ap_source done; 0.16 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Command             ap_source done; 0.12 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Command           ap_source done; 0.8 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Command           ap_source done; 0.11 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command         ap_source done; 1.48 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Command           ap_source done; 0.12 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Command             ap_source done; 0.12 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Command             ap_source done; 0.13 sec.
Command           ap_source done; 0.35 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.73 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 2.66 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Command           ap_source done; 0.12 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Command           ap_source done; 0.58 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Command           ap_source done; 0.17 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Command             ap_source done; 0.23 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Command             ap_source done; 0.27 sec.
Command           ap_source done; 0.64 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command           ap_source done; 0.31 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command           ap_source done; 0.24 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Command           ap_source done; 0.3 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.23 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 3.03 sec.
Command       ap_source done; 3.1 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Command         ap_source done; 0.15 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source done; 0.13 sec.
Command       import_lib done; 0.51 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.25 sec.
Execute       set_part xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command         ap_part_info done; 153.28 sec.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.11 sec.
Command           ap_source done; 0.11 sec.
Execute           ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.19 sec.
Execute         add_library xilinx/zynquplus/zynquplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 154.05 sec.
Execute       ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_export -format=ip_catalog 
Command       config_export done; 0.3 sec.
Execute       config_export -version=2.0.1 
Command     open_solution done; 161.56 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.32 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.5 sec.
Execute     create_clock -period 10 -name default 
Execute     csim_design -clean -O 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 2.97 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 98.66 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp as C++
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp"   -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp
Command         clang done; 35.6 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.8 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp"  -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/useless.bc
Command         clang done; 2.22 sec.
INFO-FLOW: Done: GCC PP time: 41.6 seconds per iteration
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Command         ap_source done; 0.15 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.39 sec.
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp std=c++0x -directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.86 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp std=c++0x -directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.85 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv1_top.pp.0.cpp.diag.yml /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv1_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv1_top.pp.0.cpp.err.log 
Command         ap_eval done; 2.88 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         ap_source done; 0.23 sec.
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:48:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:49:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:52:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp
Command         send_msg_by_id done; 0.14 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/tidy-3.1.conv1_top.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/tidy-3.1.conv1_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/tidy-3.1.conv1_top.pp.0.cpp.err.log 
Command           ap_eval done; 1.07 sec.
Execute           ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-legacy-rewriter.conv1_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-legacy-rewriter.conv1_top.pp.0.cpp.err.log 
Command           ap_eval done; 2.17 sec.
Command         tidy_31 done; 3.25 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 7.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.61 sec.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.2.cpp"  -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.bc" 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.2.cpp -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.bc
Command         clang done; 2.29 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.g.bc -hls-opt -except-internalize conv1_lif_top -L/tools/Xilinx2/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 5.63 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:25 ; elapsed = 00:05:57 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 422077 ; free virtual = 764364
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:25 ; elapsed = 00:05:57 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 422073 ; free virtual = 764361
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.pp.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx2/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 2.34 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top conv1_lif_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.0.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'WidthAdjustedInputStream<3u, 3u, 256u>::operator hls::stream<ap_uint<3>, 0>&' into 'ConvLayer_Batch<1u, 3u, 16u, 32u, 16u, 3u, 3u, 8u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 3, 8, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:121).
INFO: [XFORM 203-603] Inlining function 'memory_resource<ap_uint<3> (*) [16]>' into 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:183).
INFO: [XFORM 203-603] Inlining function 'WidthAdjustedOutputStream<8u, 8u, 1024u>::operator hls::stream<ap_uint<8>, 0>&' into 'ConvLayer_Batch<1u, 3u, 16u, 32u, 16u, 3u, 3u, 8u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 3, 8, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124).
INFO: [XFORM 203-603] Inlining function 'FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>::weights' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:178).
INFO: [XFORM 203-603] Inlining function 'FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>::TileIndex::operator[]' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:189).
INFO: [XFORM 203-603] Inlining function 'FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>::TileIndex::operator[]' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:186).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<1>, 1u>::operator()<ap_uint<8> >' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:199).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<8> >::operator[]' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:203).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<8> >::operator ap_uint<8> const&' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:207).
INFO: [XFORM 203-603] Inlining function 'ConvLayer_Batch<1u, 3u, 16u, 32u, 16u, 3u, 3u, 8u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 3, 8, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' into 'conv1_lif_top' (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26).
Command           transform done; 0.74 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:06:00 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 420949 ; free virtual = 763248
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.1.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:202) automatically.
Command           transform done; 0.12 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:204: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:26 ; elapsed = 00:06:01 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 420915 ; free virtual = 763214
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.1.bc to /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.1.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-311] Ignored reset directive (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:195:1): variable 'inp' is not static or global variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:166) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:184) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:200) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2' (/home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:200) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:200) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:127) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neust.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'accu.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:136) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:202) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'conv1_lif_top', detected/extracted 4 process function(s): 
	 'conv1_lif_top.entry35'
	 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>'
	 'Block__ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit13_proc'
	 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>'.
Command           transform done; 0.79 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:165:5) to (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197:5) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>'... converting 43 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:216:85) to (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:224:11) in function 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:249:1) to (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:262:9) in function 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>'... converting 3 basic blocks.
Command           transform done; 0.3 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:06:02 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 420673 ; free virtual = 762972
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.2.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:196:35) in function 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>'.
WARNING: [XFORM 203-631] Renaming function 'conv1_lif_top.entry35' to 'conv1_lif_top.entry3' (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:24:1)
WARNING: [XFORM 203-631] Renaming function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' to 'Matrix_Vector_Activa' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:73:5)
WARNING: [XFORM 203-631] Renaming function 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>' to 'ConvolutionInputGene' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:75:19)
WARNING: [XFORM 203-631] Renaming function 'Block__ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit13_proc' to 'Block__ZN8ap_fixedIL' (/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:110:23)
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf[0].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf[1].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'current_block_write.3' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:257:13).
INFO: [HLS 200-472] Inferring partial write operation for 'neust[1].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:204:40)
INFO: [HLS 200-472] Inferring partial write operation for 'inputBuf[0].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:202:9)
INFO: [HLS 200-472] Inferring partial write operation for 'inputBuf[0].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:248:11)
Command           transform done; 0.96 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:06:03 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 420730 ; free virtual = 763030
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 5.72 sec.
Command       elaborate done; 66.56 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'conv1_lif_top' ...
Execute         ap_set_top_model conv1_lif_top 
WARNING: [SYN 201-103] Legalizing function name 'conv1_lif_top.entry3' to 'conv1_lif_top_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'Block__ZN8ap_fixedIL' to 'Block_ZN8ap_fixedIL'.
Command         ap_set_top_model done; 0.16 sec.
Execute         get_model_list conv1_lif_top -filter all-wo-channel -topdown 
Execute         preproc_iomode -model conv1_lif_top 
Execute         preproc_iomode -model Matrix_Vector_Activa 
Execute         preproc_iomode -model Block__ZN8ap_fixedIL 
Execute         preproc_iomode -model ConvolutionInputGene 
Execute         preproc_iomode -model conv1_lif_top.entry3 
Execute         get_model_list conv1_lif_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO-FLOW: Configuring Module : conv1_lif_top.entry3 ...
Execute         set_default_model conv1_lif_top.entry3 
Execute         apply_spec_resource_limit conv1_lif_top.entry3 
INFO-FLOW: Configuring Module : ConvolutionInputGene ...
Execute         set_default_model ConvolutionInputGene 
Execute         apply_spec_resource_limit ConvolutionInputGene 
INFO-FLOW: Configuring Module : Block__ZN8ap_fixedIL ...
Execute         set_default_model Block__ZN8ap_fixedIL 
Execute         apply_spec_resource_limit Block__ZN8ap_fixedIL 
INFO-FLOW: Configuring Module : Matrix_Vector_Activa ...
Execute         set_default_model Matrix_Vector_Activa 
Execute         apply_spec_resource_limit Matrix_Vector_Activa 
INFO-FLOW: Configuring Module : conv1_lif_top ...
Execute         set_default_model conv1_lif_top 
Execute         apply_spec_resource_limit conv1_lif_top 
INFO-FLOW: Model list for preprocess: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO-FLOW: Preprocessing Module: conv1_lif_top.entry3 ...
Execute         set_default_model conv1_lif_top.entry3 
Execute         cdfg_preprocess -model conv1_lif_top.entry3 
Execute         rtl_gen_preprocess conv1_lif_top.entry3 
INFO-FLOW: Preprocessing Module: ConvolutionInputGene ...
Execute         set_default_model ConvolutionInputGene 
Execute         cdfg_preprocess -model ConvolutionInputGene 
Execute         rtl_gen_preprocess ConvolutionInputGene 
INFO-FLOW: Preprocessing Module: Block__ZN8ap_fixedIL ...
Execute         set_default_model Block__ZN8ap_fixedIL 
Execute         cdfg_preprocess -model Block__ZN8ap_fixedIL 
Execute         rtl_gen_preprocess Block__ZN8ap_fixedIL 
INFO-FLOW: Preprocessing Module: Matrix_Vector_Activa ...
Execute         set_default_model Matrix_Vector_Activa 
Execute         cdfg_preprocess -model Matrix_Vector_Activa 
Execute         rtl_gen_preprocess Matrix_Vector_Activa 
INFO-FLOW: Preprocessing Module: conv1_lif_top ...
Execute         set_default_model conv1_lif_top 
Execute         cdfg_preprocess -model conv1_lif_top 
Execute         rtl_gen_preprocess conv1_lif_top 
INFO-FLOW: Model list for synthesis: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_lif_top_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv1_lif_top.entry3 
Execute         schedule -model conv1_lif_top.entry3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 363.44 seconds; current allocated memory: 254.627 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.sched.adb -f 
INFO-FLOW: Finish scheduling conv1_lif_top.entry3.
Execute         set_default_model conv1_lif_top.entry3 
Execute         bind -model conv1_lif_top.entry3 
BIND OPTION: model=conv1_lif_top.entry3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.34 sec.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 254.690 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.verbose.bind.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.bind.adb -f 
INFO-FLOW: Finish binding conv1_lif_top.entry3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGene' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ConvolutionInputGene 
Execute         schedule -model ConvolutionInputGene 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.31 sec.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 255.519 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.sched.adb -f 
INFO-FLOW: Finish scheduling ConvolutionInputGene.
Execute         set_default_model ConvolutionInputGene 
Execute         bind -model ConvolutionInputGene 
BIND OPTION: model=ConvolutionInputGene
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_1_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.57 sec.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 256.142 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.verbose.bind.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.bind.adb -f 
INFO-FLOW: Finish binding ConvolutionInputGene.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_ZN8ap_fixedIL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block__ZN8ap_fixedIL 
Execute         schedule -model Block__ZN8ap_fixedIL 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 256.245 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.sched.adb -f 
INFO-FLOW: Finish scheduling Block__ZN8ap_fixedIL.
Execute         set_default_model Block__ZN8ap_fixedIL 
Execute         bind -model Block__ZN8ap_fixedIL 
BIND OPTION: model=Block__ZN8ap_fixedIL
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.51 sec.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 256.288 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.verbose.bind.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.bind.adb -f 
INFO-FLOW: Finish binding Block__ZN8ap_fixedIL.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Matrix_Vector_Activa 
Execute         schedule -model Matrix_Vector_Activa 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Matrix_Vector_Activa' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('neust_0_V_addr_write_ln204', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:204->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26) of variable 'select_ln204', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:204->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26 on array 'neust[0].V', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26 and 'load' operation ('neust_0_V_load', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:169->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26) on array 'neust[0].V', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.48 sec.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 257.440 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.verbose.sched.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.sched.adb -f 
INFO-FLOW: Finish scheduling Matrix_Vector_Activa.
Execute         set_default_model Matrix_Vector_Activa 
Execute         bind -model Matrix_Vector_Activa 
BIND OPTION: model=Matrix_Vector_Activa
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.7 sec.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 258.445 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.verbose.bind.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.bind.adb -f 
INFO-FLOW: Finish binding Matrix_Vector_Activa.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_lif_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv1_lif_top 
Execute         schedule -model conv1_lif_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 258.632 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.sched.adb -f 
INFO-FLOW: Finish scheduling conv1_lif_top.
Execute         set_default_model conv1_lif_top 
Execute         bind -model conv1_lif_top 
BIND OPTION: model=conv1_lif_top
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.53 sec.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 258.904 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.verbose.bind.rpt 
Command         syn_report done; 0.23 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.bind.adb -f 
INFO-FLOW: Finish binding conv1_lif_top.
Execute         get_model_list conv1_lif_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess conv1_lif_top.entry3 
Execute         rtl_gen_preprocess ConvolutionInputGene 
Execute         rtl_gen_preprocess Block__ZN8ap_fixedIL 
Execute         rtl_gen_preprocess Matrix_Vector_Activa 
Execute         rtl_gen_preprocess conv1_lif_top 
INFO-FLOW: Model list for RTL generation: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_lif_top_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv1_lif_top.entry3 -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_lif_top_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 259.181 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv1_lif_top.entry3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/conv1_lif_top_entry3 -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl conv1_lif_top.entry3 -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/conv1_lif_top_entry3 
Execute         gen_rtl conv1_lif_top.entry3 -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/conv1_lif_top_entry3 
Execute         syn_report -csynth -model conv1_lif_top.entry3 -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/conv1_lif_top_entry3_csynth.rpt 
Execute         syn_report -rtlxml -model conv1_lif_top.entry3 -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/conv1_lif_top_entry3_csynth.xml 
Execute         syn_report -verbosereport -model conv1_lif_top.entry3 -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.verbose.rpt 
Execute         db_write -model conv1_lif_top.entry3 -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.adb 
Execute         gen_tb_info conv1_lif_top.entry3 -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGene' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model ConvolutionInputGene -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGene_inputBuf_0_V' to 'ConvolutionInputGbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGene_inputBuf_1_V' to 'ConvolutionInputGcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGene'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 260.341 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl ConvolutionInputGene -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/ConvolutionInputGene -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl ConvolutionInputGene -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/ConvolutionInputGene 
Execute         gen_rtl ConvolutionInputGene -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/ConvolutionInputGene 
Execute         syn_report -csynth -model ConvolutionInputGene -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/ConvolutionInputGene_csynth.rpt 
Execute         syn_report -rtlxml -model ConvolutionInputGene -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/ConvolutionInputGene_csynth.xml 
Execute         syn_report -verbosereport -model ConvolutionInputGene -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.verbose.rpt 
Execute         db_write -model ConvolutionInputGene -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.adb 
Execute         gen_tb_info ConvolutionInputGene -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_ZN8ap_fixedIL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block__ZN8ap_fixedIL -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_ZN8ap_fixedIL'.
Command         create_rtl_model done; 0.33 sec.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 263.538 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block__ZN8ap_fixedIL -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/Block_ZN8ap_fixedIL -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl Block__ZN8ap_fixedIL -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/Block_ZN8ap_fixedIL 
Execute         gen_rtl Block__ZN8ap_fixedIL -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/Block_ZN8ap_fixedIL 
Execute         syn_report -csynth -model Block__ZN8ap_fixedIL -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/Block_ZN8ap_fixedIL_csynth.rpt 
Execute         syn_report -rtlxml -model Block__ZN8ap_fixedIL -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/Block_ZN8ap_fixedIL_csynth.xml 
Execute         syn_report -verbosereport -model Block__ZN8ap_fixedIL -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.verbose.rpt 
Execute         db_write -model Block__ZN8ap_fixedIL -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.adb 
Execute         gen_tb_info Block__ZN8ap_fixedIL -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Matrix_Vector_Activa -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_0_V' to 'Matrix_Vector_ActdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_1_V' to 'Matrix_Vector_ActeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_2_V' to 'Matrix_Vector_ActfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_3_V' to 'Matrix_Vector_Actg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_4_V' to 'Matrix_Vector_Acthbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_5_V' to 'Matrix_Vector_Actibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_6_V' to 'Matrix_Vector_ActjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_7_V' to 'Matrix_Vector_ActkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_8_V' to 'Matrix_Vector_ActlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_9_V' to 'Matrix_Vector_Actmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_10_V' to 'Matrix_Vector_Actncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_11_V' to 'Matrix_Vector_Actocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_12_V' to 'Matrix_Vector_ActpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_13_V' to 'Matrix_Vector_ActqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_14_V' to 'Matrix_Vector_ActrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_15_V' to 'Matrix_Vector_Actsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_16_V' to 'Matrix_Vector_Acttde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_17_V' to 'Matrix_Vector_Actudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_18_V' to 'Matrix_Vector_Actvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_19_V' to 'Matrix_Vector_ActwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_20_V' to 'Matrix_Vector_ActxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_21_V' to 'Matrix_Vector_Actyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_22_V' to 'Matrix_Vector_Actzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_23_V' to 'Matrix_Vector_ActAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_24_V' to 'Matrix_Vector_ActBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_25_V' to 'Matrix_Vector_ActCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_26_V' to 'Matrix_Vector_ActDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_27_V' to 'Matrix_Vector_ActEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_28_V' to 'Matrix_Vector_ActFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_29_V' to 'Matrix_Vector_ActGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_30_V' to 'Matrix_Vector_ActHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_31_V' to 'Matrix_Vector_ActIfE' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activa'.
Command         create_rtl_model done; 3.26 sec.
INFO: [HLS 200-111]  Elapsed time: 4.12 seconds; current allocated memory: 265.478 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Matrix_Vector_Activa -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/Matrix_Vector_Activa -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl Matrix_Vector_Activa -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/Matrix_Vector_Activa 
Execute         gen_rtl Matrix_Vector_Activa -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/Matrix_Vector_Activa 
Execute         syn_report -csynth -model Matrix_Vector_Activa -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/Matrix_Vector_Activa_csynth.rpt 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model Matrix_Vector_Activa -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/Matrix_Vector_Activa_csynth.xml 
Execute         syn_report -verbosereport -model Matrix_Vector_Activa -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.verbose.rpt 
Command         syn_report done; 0.28 sec.
Execute         db_write -model Matrix_Vector_Activa -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.adb 
Command         db_write done; 0.16 sec.
Execute         gen_tb_info Matrix_Vector_Activa -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_lif_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv1_lif_top -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1_lif_top/in_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1_lif_top/out_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1_lif_top/numReps' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv1_lif_top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_Block_ZN8ap_fixedIL_U0' to 'start_for_Block_ZJfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_lif_top'.
Command         create_rtl_model done; 0.97 sec.
INFO: [HLS 200-111]  Elapsed time: 2.21 seconds; current allocated memory: 270.809 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv1_lif_top -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/conv1_lif_top -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl conv1_lif_top -istop -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/conv1_lif_top 
Execute         gen_rtl conv1_lif_top -istop -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/conv1_lif_top 
Execute         syn_report -csynth -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/conv1_lif_top_csynth.rpt 
Execute         syn_report -rtlxml -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/conv1_lif_top_csynth.xml 
Execute         syn_report -verbosereport -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.verbose.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -model conv1_lif_top -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.adb 
Execute         gen_tb_info conv1_lif_top -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top 
Execute         export_constraint_db -f -tool general -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute         syn_report -designview -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.design.xml 
Command         syn_report done; 0.2 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks conv1_lif_top 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain conv1_lif_top 
INFO-FLOW: Model list for RTL component generation: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO-FLOW: Handling components in module [conv1_lif_top_entry3] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
INFO-FLOW: Handling components in module [ConvolutionInputGene] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
INFO-FLOW: Found component ConvolutionInputGbkb.
INFO-FLOW: Append model ConvolutionInputGbkb
INFO-FLOW: Handling components in module [Block_ZN8ap_fixedIL] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
INFO-FLOW: Handling components in module [Matrix_Vector_Activa] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
INFO-FLOW: Found component Matrix_Vector_ActdEe.
INFO-FLOW: Append model Matrix_Vector_ActdEe
INFO-FLOW: Handling components in module [conv1_lif_top] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w3_d2_A.
INFO-FLOW: Append model fifo_w3_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component start_for_Block_ZJfO.
INFO-FLOW: Append model start_for_Block_ZJfO
INFO-FLOW: Append model conv1_lif_top_entry3
INFO-FLOW: Append model ConvolutionInputGene
INFO-FLOW: Append model Block_ZN8ap_fixedIL
INFO-FLOW: Append model Matrix_Vector_Activa
INFO-FLOW: Append model conv1_lif_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: ConvolutionInputGbkb Matrix_Vector_ActdEe fifo_w32_d2_A fifo_w32_d2_A fifo_w3_d2_A fifo_w32_d2_A start_for_Block_ZJfO conv1_lif_top_entry3 ConvolutionInputGene Block_ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO-FLOW: To file: write model ConvolutionInputGbkb
INFO-FLOW: To file: write model Matrix_Vector_ActdEe
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w3_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model start_for_Block_ZJfO
INFO-FLOW: To file: write model conv1_lif_top_entry3
INFO-FLOW: To file: write model ConvolutionInputGene
INFO-FLOW: To file: write model Block_ZN8ap_fixedIL
INFO-FLOW: To file: write model Matrix_Vector_Activa
INFO-FLOW: To file: write model conv1_lif_top
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model conv1_lif_top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 210.30 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.2 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Command         ap_source done; 0.24 sec.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'ConvolutionInputGbkb_ram (RAM_2P)' using auto RAMs.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Matrix_Vector_ActdEe_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c8_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'convInp_V_V_U(fifo_w3_d2_A)' using Shift Registers.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln124_loc_channe_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_ZJfO_U(start_for_Block_ZJfO)' using Shift Registers.
Command         ap_source done; 0.38 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=conv1_lif_top xml_exists=1
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=12 #gSsdmPorts=8
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Command         ap_source done; 0.12 sec.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.dataonly.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute         sc_get_clocks conv1_lif_top 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:06:22 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 417517 ; free virtual = 753331
INFO: [VHDL 208-304] Generating VHDL RTL for conv1_lif_top.
INFO: [VLOG 209-307] Generating Verilog RTL for conv1_lif_top.
Command       autosyn done; 19.53 sec.
Command     csynth_design done; 86.09 sec.
Execute     cosim_design 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: TB processing: /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.29 sec.
Execute       tidy_31 xilinx-tb31-process /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 2.13 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: TB processing: /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.78 sec.
Execute       tidy_31 xilinx-tb31-process /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.82 sec.
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 6.38 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 138.64 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 192.23 sec.
Execute     export_design -format ip_catalog -version 2.0.1 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog -version=2.0.1 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -version 2.0.1
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_sdx -target 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -sdx-target none
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=0 #modelList=12 #gSsdmPorts=8
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.dataonly.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute       sc_get_clocks conv1_lif_top 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=conv1_lif_top
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=conv1_lif_top
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/impl/ip/pack.sh
Command     export_design done; 187.28 sec.
Command   ap_source done; 726.83 sec.
Execute   cosim_design 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: TB processing: /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 1.27 sec.
Execute     tidy_31 xilinx-tb31-process /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 2.08 sec.
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: TB processing: /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 1.77 sec.
Execute     tidy_31 xilinx-tb31-process /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 1.79 sec.
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 5.84 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 25.75 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 50.35 sec.
Execute   cosim_design 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: TB processing: /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 1.3 sec.
Execute     tidy_31 xilinx-tb31-process /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 2.09 sec.
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: TB processing: /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 1.78 sec.
Execute     tidy_31 xilinx-tb31-process /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 1.84 sec.
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 5.94 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 26.89 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 51.66 sec.
Execute   cosim_design 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: TB processing: /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 1.28 sec.
Execute     tidy_31 xilinx-tb31-process /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 2.1 sec.
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: TB processing: /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 1.78 sec.
Execute     tidy_31 xilinx-tb31-process /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 1.79 sec.
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 5.83 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 25.5 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 50.23 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1 opened at Mon Aug 18 19:54:36 UTC 2025
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command         ap_part_info done; 1.44 sec.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.11 sec.
Command           ap_source done; 0.11 sec.
Execute           ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.2 sec.
Execute         add_library xilinx/zynquplus/zynquplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 1.8 sec.
Execute       ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_export -format=ip_catalog 
Execute       config_export -version=2.0.1 
Command     open_solution done; 2.14 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.2 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.36 sec.
Execute     create_clock -period 10 -name default 
Execute     csim_design -clean -O 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 2.4 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 9.57 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp as C++
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp"   -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp
Command         clang done; 1.74 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.95 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp"  -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/useless.bc
Command         clang done; 2.23 sec.
INFO-FLOW: Done: GCC PP time: 4.9 seconds per iteration
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp std=c++0x -directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.87 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp std=c++0x -directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.86 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv1_top.pp.0.cpp.diag.yml /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv1_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv1_top.pp.0.cpp.err.log 
Command         ap_eval done; 1 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:48:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:49:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:52:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/tidy-3.1.conv1_top.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/tidy-3.1.conv1_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/tidy-3.1.conv1_top.pp.0.cpp.err.log 
Command           ap_eval done; 1.08 sec.
Execute           ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-legacy-rewriter.conv1_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-legacy-rewriter.conv1_top.pp.0.cpp.err.log 
Command           ap_eval done; 0.75 sec.
Command         tidy_31 done; 1.83 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.64 sec.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.2.cpp"  -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.bc" 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.2.cpp -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.bc
Command         clang done; 2.29 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.g.bc -hls-opt -except-internalize conv1_lif_top -L/tools/Xilinx2/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.95 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 442163 ; free virtual = 825610
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 442162 ; free virtual = 825609
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.pp.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx2/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.95 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top conv1_lif_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.0.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'WidthAdjustedInputStream<3u, 3u, 256u>::operator hls::stream<ap_uint<3>, 0>&' into 'ConvLayer_Batch<1u, 3u, 16u, 32u, 16u, 3u, 3u, 8u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 3, 8, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:121).
INFO: [XFORM 203-603] Inlining function 'memory_resource<ap_uint<3> (*) [16]>' into 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:183).
INFO: [XFORM 203-603] Inlining function 'WidthAdjustedOutputStream<8u, 8u, 1024u>::operator hls::stream<ap_uint<8>, 0>&' into 'ConvLayer_Batch<1u, 3u, 16u, 32u, 16u, 3u, 3u, 8u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 3, 8, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124).
INFO: [XFORM 203-603] Inlining function 'FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>::weights' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:178).
INFO: [XFORM 203-603] Inlining function 'FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>::TileIndex::operator[]' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:189).
INFO: [XFORM 203-603] Inlining function 'FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>::TileIndex::operator[]' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:186).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<1>, 1u>::operator()<ap_uint<8> >' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:199).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<8> >::operator[]' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:203).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<8> >::operator ap_uint<8> const&' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:207).
INFO: [XFORM 203-603] Inlining function 'ConvLayer_Batch<1u, 3u, 16u, 32u, 16u, 3u, 3u, 8u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 3, 8, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' into 'conv1_lif_top' (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26).
Command           transform done; 0.71 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 444487 ; free virtual = 827863
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.1.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:202) automatically.
Command           transform done; 0.11 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:204: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 442935 ; free virtual = 826311
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.1.bc to /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.1.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-311] Ignored reset directive (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:195:1): variable 'inp' is not static or global variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:166) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:184) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:200) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2' (/home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:200) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:200) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:127) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neust.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'accu.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:136) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:202) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'conv1_lif_top', detected/extracted 4 process function(s): 
	 'conv1_lif_top.entry35'
	 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>'
	 'Block__ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit13_proc'
	 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>'.
Command           transform done; 1.14 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:165:5) to (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197:5) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>'... converting 43 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:216:85) to (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:224:11) in function 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:249:1) to (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:262:9) in function 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>'... converting 3 basic blocks.
Command           transform done; 0.39 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 442578 ; free virtual = 825951
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.2.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:196:35) in function 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>'.
WARNING: [XFORM 203-631] Renaming function 'conv1_lif_top.entry35' to 'conv1_lif_top.entry3' (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:24:1)
WARNING: [XFORM 203-631] Renaming function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' to 'Matrix_Vector_Activa' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:73:5)
WARNING: [XFORM 203-631] Renaming function 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>' to 'ConvolutionInputGene' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:75:19)
WARNING: [XFORM 203-631] Renaming function 'Block__ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit13_proc' to 'Block__ZN8ap_fixedIL' (/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:110:23)
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf[0].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf[1].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'current_block_write.3' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:257:13).
INFO: [HLS 200-472] Inferring partial write operation for 'neust[1].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:204:40)
INFO: [HLS 200-472] Inferring partial write operation for 'inputBuf[0].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:202:9)
INFO: [HLS 200-472] Inferring partial write operation for 'inputBuf[0].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:248:11)
Command           transform done; 0.99 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 439920 ; free virtual = 823452
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 4.66 sec.
Command       elaborate done; 20.03 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'conv1_lif_top' ...
Execute         ap_set_top_model conv1_lif_top 
WARNING: [SYN 201-103] Legalizing function name 'conv1_lif_top.entry3' to 'conv1_lif_top_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'Block__ZN8ap_fixedIL' to 'Block_ZN8ap_fixedIL'.
Command         ap_set_top_model done; 0.16 sec.
Execute         get_model_list conv1_lif_top -filter all-wo-channel -topdown 
Execute         preproc_iomode -model conv1_lif_top 
Execute         preproc_iomode -model Matrix_Vector_Activa 
Execute         preproc_iomode -model Block__ZN8ap_fixedIL 
Execute         preproc_iomode -model ConvolutionInputGene 
Execute         preproc_iomode -model conv1_lif_top.entry3 
Execute         get_model_list conv1_lif_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO-FLOW: Configuring Module : conv1_lif_top.entry3 ...
Execute         set_default_model conv1_lif_top.entry3 
Execute         apply_spec_resource_limit conv1_lif_top.entry3 
INFO-FLOW: Configuring Module : ConvolutionInputGene ...
Execute         set_default_model ConvolutionInputGene 
Execute         apply_spec_resource_limit ConvolutionInputGene 
INFO-FLOW: Configuring Module : Block__ZN8ap_fixedIL ...
Execute         set_default_model Block__ZN8ap_fixedIL 
Execute         apply_spec_resource_limit Block__ZN8ap_fixedIL 
INFO-FLOW: Configuring Module : Matrix_Vector_Activa ...
Execute         set_default_model Matrix_Vector_Activa 
Execute         apply_spec_resource_limit Matrix_Vector_Activa 
INFO-FLOW: Configuring Module : conv1_lif_top ...
Execute         set_default_model conv1_lif_top 
Execute         apply_spec_resource_limit conv1_lif_top 
INFO-FLOW: Model list for preprocess: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO-FLOW: Preprocessing Module: conv1_lif_top.entry3 ...
Execute         set_default_model conv1_lif_top.entry3 
Execute         cdfg_preprocess -model conv1_lif_top.entry3 
Execute         rtl_gen_preprocess conv1_lif_top.entry3 
INFO-FLOW: Preprocessing Module: ConvolutionInputGene ...
Execute         set_default_model ConvolutionInputGene 
Execute         cdfg_preprocess -model ConvolutionInputGene 
Execute         rtl_gen_preprocess ConvolutionInputGene 
INFO-FLOW: Preprocessing Module: Block__ZN8ap_fixedIL ...
Execute         set_default_model Block__ZN8ap_fixedIL 
Execute         cdfg_preprocess -model Block__ZN8ap_fixedIL 
Execute         rtl_gen_preprocess Block__ZN8ap_fixedIL 
INFO-FLOW: Preprocessing Module: Matrix_Vector_Activa ...
Execute         set_default_model Matrix_Vector_Activa 
Execute         cdfg_preprocess -model Matrix_Vector_Activa 
Execute         rtl_gen_preprocess Matrix_Vector_Activa 
INFO-FLOW: Preprocessing Module: conv1_lif_top ...
Execute         set_default_model conv1_lif_top 
Execute         cdfg_preprocess -model conv1_lif_top 
Execute         rtl_gen_preprocess conv1_lif_top 
INFO-FLOW: Model list for synthesis: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_lif_top_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv1_lif_top.entry3 
Execute         schedule -model conv1_lif_top.entry3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 33.47 seconds; current allocated memory: 254.630 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.sched.adb -f 
INFO-FLOW: Finish scheduling conv1_lif_top.entry3.
Execute         set_default_model conv1_lif_top.entry3 
Execute         bind -model conv1_lif_top.entry3 
BIND OPTION: model=conv1_lif_top.entry3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.35 sec.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 254.691 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.verbose.bind.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.bind.adb -f 
INFO-FLOW: Finish binding conv1_lif_top.entry3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGene' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ConvolutionInputGene 
Execute         schedule -model ConvolutionInputGene 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.3 sec.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 255.519 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.sched.adb -f 
INFO-FLOW: Finish scheduling ConvolutionInputGene.
Execute         set_default_model ConvolutionInputGene 
Execute         bind -model ConvolutionInputGene 
BIND OPTION: model=ConvolutionInputGene
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_1_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.46 sec.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 256.146 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.verbose.bind.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.bind.adb -f 
INFO-FLOW: Finish binding ConvolutionInputGene.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_ZN8ap_fixedIL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block__ZN8ap_fixedIL 
Execute         schedule -model Block__ZN8ap_fixedIL 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 256.249 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.sched.adb -f 
INFO-FLOW: Finish scheduling Block__ZN8ap_fixedIL.
Execute         set_default_model Block__ZN8ap_fixedIL 
Execute         bind -model Block__ZN8ap_fixedIL 
BIND OPTION: model=Block__ZN8ap_fixedIL
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.3 sec.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 256.292 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.verbose.bind.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.bind.adb -f 
INFO-FLOW: Finish binding Block__ZN8ap_fixedIL.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Matrix_Vector_Activa 
Execute         schedule -model Matrix_Vector_Activa 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Matrix_Vector_Activa' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('neust_0_V_addr_write_ln204', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:204->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26) of variable 'select_ln204', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:204->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26 on array 'neust[0].V', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26 and 'load' operation ('neust_0_V_load', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:169->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26) on array 'neust[0].V', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.42 sec.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 257.443 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.verbose.sched.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.sched.adb -f 
INFO-FLOW: Finish scheduling Matrix_Vector_Activa.
Execute         set_default_model Matrix_Vector_Activa 
Execute         bind -model Matrix_Vector_Activa 
BIND OPTION: model=Matrix_Vector_Activa
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.31 sec.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 258.448 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.verbose.bind.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.bind.adb -f 
INFO-FLOW: Finish binding Matrix_Vector_Activa.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_lif_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv1_lif_top 
Execute         schedule -model conv1_lif_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 258.635 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.sched.adb -f 
INFO-FLOW: Finish scheduling conv1_lif_top.
Execute         set_default_model conv1_lif_top 
Execute         bind -model conv1_lif_top 
BIND OPTION: model=conv1_lif_top
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.52 sec.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 258.906 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.verbose.bind.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.bind.adb -f 
INFO-FLOW: Finish binding conv1_lif_top.
Execute         get_model_list conv1_lif_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess conv1_lif_top.entry3 
Execute         rtl_gen_preprocess ConvolutionInputGene 
Execute         rtl_gen_preprocess Block__ZN8ap_fixedIL 
Execute         rtl_gen_preprocess Matrix_Vector_Activa 
Execute         rtl_gen_preprocess conv1_lif_top 
INFO-FLOW: Model list for RTL generation: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_lif_top_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv1_lif_top.entry3 -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_lif_top_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 259.184 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv1_lif_top.entry3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/conv1_lif_top_entry3 -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl conv1_lif_top.entry3 -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/conv1_lif_top_entry3 
Execute         gen_rtl conv1_lif_top.entry3 -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/conv1_lif_top_entry3 
Execute         syn_report -csynth -model conv1_lif_top.entry3 -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/conv1_lif_top_entry3_csynth.rpt 
Execute         syn_report -rtlxml -model conv1_lif_top.entry3 -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/conv1_lif_top_entry3_csynth.xml 
Execute         syn_report -verbosereport -model conv1_lif_top.entry3 -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.verbose.rpt 
Execute         db_write -model conv1_lif_top.entry3 -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.adb 
Execute         gen_tb_info conv1_lif_top.entry3 -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGene' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model ConvolutionInputGene -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGene_inputBuf_0_V' to 'ConvolutionInputGbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGene_inputBuf_1_V' to 'ConvolutionInputGcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGene'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 260.345 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl ConvolutionInputGene -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/ConvolutionInputGene -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl ConvolutionInputGene -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/ConvolutionInputGene 
Execute         gen_rtl ConvolutionInputGene -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/ConvolutionInputGene 
Execute         syn_report -csynth -model ConvolutionInputGene -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/ConvolutionInputGene_csynth.rpt 
Execute         syn_report -rtlxml -model ConvolutionInputGene -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/ConvolutionInputGene_csynth.xml 
Execute         syn_report -verbosereport -model ConvolutionInputGene -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.verbose.rpt 
Execute         db_write -model ConvolutionInputGene -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.adb 
Execute         gen_tb_info ConvolutionInputGene -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_ZN8ap_fixedIL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block__ZN8ap_fixedIL -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_ZN8ap_fixedIL'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 263.539 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block__ZN8ap_fixedIL -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/Block_ZN8ap_fixedIL -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl Block__ZN8ap_fixedIL -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/Block_ZN8ap_fixedIL 
Execute         gen_rtl Block__ZN8ap_fixedIL -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/Block_ZN8ap_fixedIL 
Execute         syn_report -csynth -model Block__ZN8ap_fixedIL -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/Block_ZN8ap_fixedIL_csynth.rpt 
Execute         syn_report -rtlxml -model Block__ZN8ap_fixedIL -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/Block_ZN8ap_fixedIL_csynth.xml 
Execute         syn_report -verbosereport -model Block__ZN8ap_fixedIL -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.verbose.rpt 
Execute         db_write -model Block__ZN8ap_fixedIL -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.adb 
Execute         gen_tb_info Block__ZN8ap_fixedIL -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Matrix_Vector_Activa -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_0_V' to 'Matrix_Vector_ActdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_1_V' to 'Matrix_Vector_ActeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_2_V' to 'Matrix_Vector_ActfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_3_V' to 'Matrix_Vector_Actg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_4_V' to 'Matrix_Vector_Acthbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_5_V' to 'Matrix_Vector_Actibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_6_V' to 'Matrix_Vector_ActjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_7_V' to 'Matrix_Vector_ActkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_8_V' to 'Matrix_Vector_ActlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_9_V' to 'Matrix_Vector_Actmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_10_V' to 'Matrix_Vector_Actncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_11_V' to 'Matrix_Vector_Actocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_12_V' to 'Matrix_Vector_ActpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_13_V' to 'Matrix_Vector_ActqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_14_V' to 'Matrix_Vector_ActrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_15_V' to 'Matrix_Vector_Actsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_16_V' to 'Matrix_Vector_Acttde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_17_V' to 'Matrix_Vector_Actudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_18_V' to 'Matrix_Vector_Actvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_19_V' to 'Matrix_Vector_ActwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_20_V' to 'Matrix_Vector_ActxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_21_V' to 'Matrix_Vector_Actyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_22_V' to 'Matrix_Vector_Actzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_23_V' to 'Matrix_Vector_ActAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_24_V' to 'Matrix_Vector_ActBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_25_V' to 'Matrix_Vector_ActCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_26_V' to 'Matrix_Vector_ActDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_27_V' to 'Matrix_Vector_ActEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_28_V' to 'Matrix_Vector_ActFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_29_V' to 'Matrix_Vector_ActGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_30_V' to 'Matrix_Vector_ActHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_31_V' to 'Matrix_Vector_ActIfE' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activa'.
Command         create_rtl_model done; 2.55 sec.
INFO: [HLS 200-111]  Elapsed time: 2.83 seconds; current allocated memory: 265.478 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Matrix_Vector_Activa -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/Matrix_Vector_Activa -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl Matrix_Vector_Activa -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/Matrix_Vector_Activa 
Execute         gen_rtl Matrix_Vector_Activa -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/Matrix_Vector_Activa 
Execute         syn_report -csynth -model Matrix_Vector_Activa -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/Matrix_Vector_Activa_csynth.rpt 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model Matrix_Vector_Activa -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/Matrix_Vector_Activa_csynth.xml 
Execute         syn_report -verbosereport -model Matrix_Vector_Activa -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.verbose.rpt 
Command         syn_report done; 0.29 sec.
Execute         db_write -model Matrix_Vector_Activa -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.adb 
Command         db_write done; 0.16 sec.
Execute         gen_tb_info Matrix_Vector_Activa -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_lif_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv1_lif_top -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1_lif_top/in_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1_lif_top/out_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1_lif_top/numReps' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv1_lif_top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_Block_ZN8ap_fixedIL_U0' to 'start_for_Block_ZJfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_lif_top'.
Command         create_rtl_model done; 0.55 sec.
INFO: [HLS 200-111]  Elapsed time: 1.73 seconds; current allocated memory: 270.810 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv1_lif_top -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/conv1_lif_top -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl conv1_lif_top -istop -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/conv1_lif_top 
Execute         gen_rtl conv1_lif_top -istop -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/conv1_lif_top 
Execute         syn_report -csynth -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/conv1_lif_top_csynth.rpt 
Execute         syn_report -rtlxml -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/conv1_lif_top_csynth.xml 
Execute         syn_report -verbosereport -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.verbose.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -model conv1_lif_top -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.adb 
Execute         gen_tb_info conv1_lif_top -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top 
Execute         export_constraint_db -f -tool general -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute         syn_report -designview -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.design.xml 
Command         syn_report done; 0.21 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks conv1_lif_top 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain conv1_lif_top 
INFO-FLOW: Model list for RTL component generation: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO-FLOW: Handling components in module [conv1_lif_top_entry3] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
INFO-FLOW: Handling components in module [ConvolutionInputGene] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
INFO-FLOW: Found component ConvolutionInputGbkb.
INFO-FLOW: Append model ConvolutionInputGbkb
INFO-FLOW: Handling components in module [Block_ZN8ap_fixedIL] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
INFO-FLOW: Handling components in module [Matrix_Vector_Activa] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
INFO-FLOW: Found component Matrix_Vector_ActdEe.
INFO-FLOW: Append model Matrix_Vector_ActdEe
INFO-FLOW: Handling components in module [conv1_lif_top] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w3_d2_A.
INFO-FLOW: Append model fifo_w3_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component start_for_Block_ZJfO.
INFO-FLOW: Append model start_for_Block_ZJfO
INFO-FLOW: Append model conv1_lif_top_entry3
INFO-FLOW: Append model ConvolutionInputGene
INFO-FLOW: Append model Block_ZN8ap_fixedIL
INFO-FLOW: Append model Matrix_Vector_Activa
INFO-FLOW: Append model conv1_lif_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: ConvolutionInputGbkb Matrix_Vector_ActdEe fifo_w32_d2_A fifo_w32_d2_A fifo_w3_d2_A fifo_w32_d2_A start_for_Block_ZJfO conv1_lif_top_entry3 ConvolutionInputGene Block_ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO-FLOW: To file: write model ConvolutionInputGbkb
INFO-FLOW: To file: write model Matrix_Vector_ActdEe
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w3_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model start_for_Block_ZJfO
INFO-FLOW: To file: write model conv1_lif_top_entry3
INFO-FLOW: To file: write model ConvolutionInputGene
INFO-FLOW: To file: write model Block_ZN8ap_fixedIL
INFO-FLOW: To file: write model Matrix_Vector_Activa
INFO-FLOW: To file: write model conv1_lif_top
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model conv1_lif_top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 210.30 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'ConvolutionInputGbkb_ram (RAM_2P)' using auto RAMs.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Matrix_Vector_ActdEe_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c8_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'convInp_V_V_U(fifo_w3_d2_A)' using Shift Registers.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln124_loc_channe_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_ZJfO_U(start_for_Block_ZJfO)' using Shift Registers.
Command         ap_source done; 0.33 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=conv1_lif_top xml_exists=1
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=12 #gSsdmPorts=8
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.dataonly.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute         sc_get_clocks conv1_lif_top 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 433077 ; free virtual = 816346
INFO: [VHDL 208-304] Generating VHDL RTL for conv1_lif_top.
INFO: [VLOG 209-307] Generating Verilog RTL for conv1_lif_top.
Command       autosyn done; 14.21 sec.
Command     csynth_design done; 34.24 sec.
Execute     cosim_design 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: TB processing: /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.29 sec.
Execute       tidy_31 xilinx-tb31-process /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 2.08 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: TB processing: /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.78 sec.
Execute       tidy_31 xilinx-tb31-process /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.8 sec.
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 5.8 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 26.76 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 51.32 sec.
Execute     export_design -format ip_catalog -version 2.0.1 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog -version=2.0.1 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -version 2.0.1
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_sdx -target 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -sdx-target none
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=0 #modelList=12 #gSsdmPorts=8
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.dataonly.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute       sc_get_clocks conv1_lif_top 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=conv1_lif_top
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=conv1_lif_top
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/impl/ip/pack.sh
Command     export_design done; 21.81 sec.
Command   ap_source done; 119.97 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1 opened at Mon Aug 18 20:04:41 UTC 2025
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.12 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command         ap_part_info done; 1.45 sec.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.2 sec.
Execute         add_library xilinx/zynquplus/zynquplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command         add_library done; 0.24 sec.
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 1.98 sec.
Execute       ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_export -format=ip_catalog 
Execute       config_export -version=2.0.1 
Command     open_solution done; 2.49 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.2 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.39 sec.
Execute     create_clock -period 10 -name default 
Execute     csim_design -clean -O 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 3.27 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 10.08 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp as C++
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp"   -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp
Command         clang done; 1.75 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.97 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp"  -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/useless.bc
Command         clang done; 2.23 sec.
INFO-FLOW: Done: GCC PP time: 4.9 seconds per iteration
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp std=c++0x -directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.87 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp std=c++0x -directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.86 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv1_top.pp.0.cpp.diag.yml /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv1_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv1_top.pp.0.cpp.err.log 
Command         ap_eval done; 1 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:48:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:49:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:52:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/tidy-3.1.conv1_top.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/tidy-3.1.conv1_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/tidy-3.1.conv1_top.pp.0.cpp.err.log 
Command           ap_eval done; 1.08 sec.
Execute           ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-legacy-rewriter.conv1_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-legacy-rewriter.conv1_top.pp.0.cpp.err.log 
Command           ap_eval done; 0.75 sec.
Command         tidy_31 done; 1.83 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.61 sec.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.2.cpp"  -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.bc" 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.2.cpp -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.bc
Command         clang done; 2.29 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.g.bc -hls-opt -except-internalize conv1_lif_top -L/tools/Xilinx2/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.95 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 459273 ; free virtual = 841715
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 459273 ; free virtual = 841715
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.pp.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx2/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.94 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top conv1_lif_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.0.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'WidthAdjustedInputStream<3u, 3u, 256u>::operator hls::stream<ap_uint<3>, 0>&' into 'ConvLayer_Batch<1u, 3u, 16u, 32u, 16u, 3u, 3u, 8u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 3, 8, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:121).
INFO: [XFORM 203-603] Inlining function 'memory_resource<ap_uint<3> (*) [16]>' into 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:183).
INFO: [XFORM 203-603] Inlining function 'WidthAdjustedOutputStream<8u, 8u, 1024u>::operator hls::stream<ap_uint<8>, 0>&' into 'ConvLayer_Batch<1u, 3u, 16u, 32u, 16u, 3u, 3u, 8u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 3, 8, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124).
INFO: [XFORM 203-603] Inlining function 'FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>::weights' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:178).
INFO: [XFORM 203-603] Inlining function 'FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>::TileIndex::operator[]' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:189).
INFO: [XFORM 203-603] Inlining function 'FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>::TileIndex::operator[]' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:186).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<1>, 1u>::operator()<ap_uint<8> >' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:199).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<8> >::operator[]' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:203).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<8> >::operator ap_uint<8> const&' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:207).
INFO: [XFORM 203-603] Inlining function 'ConvLayer_Batch<1u, 3u, 16u, 32u, 16u, 3u, 3u, 8u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 3, 8, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' into 'conv1_lif_top' (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26).
Command           transform done; 0.66 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 462926 ; free virtual = 845368
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.1.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:202) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:204: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 462948 ; free virtual = 845390
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.1.bc to /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.1.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-311] Ignored reset directive (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:195:1): variable 'inp' is not static or global variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:166) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:184) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:200) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2' (/home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:200) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:200) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:127) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neust.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'accu.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:136) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:202) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'conv1_lif_top', detected/extracted 4 process function(s): 
	 'conv1_lif_top.entry35'
	 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>'
	 'Block__ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit13_proc'
	 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>'.
Command           transform done; 0.76 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:165:5) to (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197:5) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>'... converting 43 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:216:85) to (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:224:11) in function 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:249:1) to (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:262:9) in function 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>'... converting 3 basic blocks.
Command           transform done; 0.31 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 467281 ; free virtual = 849724
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.2.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:196:35) in function 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>'.
WARNING: [XFORM 203-631] Renaming function 'conv1_lif_top.entry35' to 'conv1_lif_top.entry3' (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:24:1)
WARNING: [XFORM 203-631] Renaming function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' to 'Matrix_Vector_Activa' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:73:5)
WARNING: [XFORM 203-631] Renaming function 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>' to 'ConvolutionInputGene' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:75:19)
WARNING: [XFORM 203-631] Renaming function 'Block__ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit13_proc' to 'Block__ZN8ap_fixedIL' (/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:110:23)
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf[0].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf[1].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'current_block_write.3' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:257:13).
INFO: [HLS 200-472] Inferring partial write operation for 'neust[1].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:204:40)
INFO: [HLS 200-472] Inferring partial write operation for 'inputBuf[0].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:202:9)
INFO: [HLS 200-472] Inferring partial write operation for 'inputBuf[0].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:248:11)
Command           transform done; 0.97 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 474236 ; free virtual = 856098
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 4.14 sec.
Command       elaborate done; 19.42 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'conv1_lif_top' ...
Execute         ap_set_top_model conv1_lif_top 
WARNING: [SYN 201-103] Legalizing function name 'conv1_lif_top.entry3' to 'conv1_lif_top_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'Block__ZN8ap_fixedIL' to 'Block_ZN8ap_fixedIL'.
Command         ap_set_top_model done; 0.15 sec.
Execute         get_model_list conv1_lif_top -filter all-wo-channel -topdown 
Execute         preproc_iomode -model conv1_lif_top 
Execute         preproc_iomode -model Matrix_Vector_Activa 
Execute         preproc_iomode -model Block__ZN8ap_fixedIL 
Execute         preproc_iomode -model ConvolutionInputGene 
Execute         preproc_iomode -model conv1_lif_top.entry3 
Execute         get_model_list conv1_lif_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO-FLOW: Configuring Module : conv1_lif_top.entry3 ...
Execute         set_default_model conv1_lif_top.entry3 
Execute         apply_spec_resource_limit conv1_lif_top.entry3 
INFO-FLOW: Configuring Module : ConvolutionInputGene ...
Execute         set_default_model ConvolutionInputGene 
Execute         apply_spec_resource_limit ConvolutionInputGene 
INFO-FLOW: Configuring Module : Block__ZN8ap_fixedIL ...
Execute         set_default_model Block__ZN8ap_fixedIL 
Execute         apply_spec_resource_limit Block__ZN8ap_fixedIL 
INFO-FLOW: Configuring Module : Matrix_Vector_Activa ...
Execute         set_default_model Matrix_Vector_Activa 
Execute         apply_spec_resource_limit Matrix_Vector_Activa 
INFO-FLOW: Configuring Module : conv1_lif_top ...
Execute         set_default_model conv1_lif_top 
Execute         apply_spec_resource_limit conv1_lif_top 
INFO-FLOW: Model list for preprocess: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO-FLOW: Preprocessing Module: conv1_lif_top.entry3 ...
Execute         set_default_model conv1_lif_top.entry3 
Execute         cdfg_preprocess -model conv1_lif_top.entry3 
Execute         rtl_gen_preprocess conv1_lif_top.entry3 
INFO-FLOW: Preprocessing Module: ConvolutionInputGene ...
Execute         set_default_model ConvolutionInputGene 
Execute         cdfg_preprocess -model ConvolutionInputGene 
Execute         rtl_gen_preprocess ConvolutionInputGene 
INFO-FLOW: Preprocessing Module: Block__ZN8ap_fixedIL ...
Execute         set_default_model Block__ZN8ap_fixedIL 
Execute         cdfg_preprocess -model Block__ZN8ap_fixedIL 
Execute         rtl_gen_preprocess Block__ZN8ap_fixedIL 
INFO-FLOW: Preprocessing Module: Matrix_Vector_Activa ...
Execute         set_default_model Matrix_Vector_Activa 
Execute         cdfg_preprocess -model Matrix_Vector_Activa 
Execute         rtl_gen_preprocess Matrix_Vector_Activa 
INFO-FLOW: Preprocessing Module: conv1_lif_top ...
Execute         set_default_model conv1_lif_top 
Execute         cdfg_preprocess -model conv1_lif_top 
Execute         rtl_gen_preprocess conv1_lif_top 
INFO-FLOW: Model list for synthesis: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_lif_top_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv1_lif_top.entry3 
Execute         schedule -model conv1_lif_top.entry3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 34.1 seconds; current allocated memory: 254.631 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.sched.adb -f 
INFO-FLOW: Finish scheduling conv1_lif_top.entry3.
Execute         set_default_model conv1_lif_top.entry3 
Execute         bind -model conv1_lif_top.entry3 
BIND OPTION: model=conv1_lif_top.entry3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.34 sec.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 254.694 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.verbose.bind.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.bind.adb -f 
INFO-FLOW: Finish binding conv1_lif_top.entry3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGene' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ConvolutionInputGene 
Execute         schedule -model ConvolutionInputGene 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.35 sec.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 255.522 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.sched.adb -f 
INFO-FLOW: Finish scheduling ConvolutionInputGene.
Execute         set_default_model ConvolutionInputGene 
Execute         bind -model ConvolutionInputGene 
BIND OPTION: model=ConvolutionInputGene
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_1_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.43 sec.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 256.145 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.verbose.bind.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.bind.adb -f 
INFO-FLOW: Finish binding ConvolutionInputGene.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_ZN8ap_fixedIL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block__ZN8ap_fixedIL 
Execute         schedule -model Block__ZN8ap_fixedIL 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 256.249 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.sched.adb -f 
INFO-FLOW: Finish scheduling Block__ZN8ap_fixedIL.
Execute         set_default_model Block__ZN8ap_fixedIL 
Execute         bind -model Block__ZN8ap_fixedIL 
BIND OPTION: model=Block__ZN8ap_fixedIL
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.31 sec.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 256.292 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.verbose.bind.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.bind.adb -f 
INFO-FLOW: Finish binding Block__ZN8ap_fixedIL.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Matrix_Vector_Activa 
Execute         schedule -model Matrix_Vector_Activa 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Matrix_Vector_Activa' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('neust_0_V_addr_write_ln204', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:204->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26) of variable 'select_ln204', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:204->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26 on array 'neust[0].V', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26 and 'load' operation ('neust_0_V_load', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:169->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26) on array 'neust[0].V', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.48 sec.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 257.441 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.verbose.sched.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.sched.adb -f 
INFO-FLOW: Finish scheduling Matrix_Vector_Activa.
Execute         set_default_model Matrix_Vector_Activa 
Execute         bind -model Matrix_Vector_Activa 
BIND OPTION: model=Matrix_Vector_Activa
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.38 sec.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 258.447 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.verbose.bind.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.bind.adb -f 
INFO-FLOW: Finish binding Matrix_Vector_Activa.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_lif_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv1_lif_top 
Execute         schedule -model conv1_lif_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 258.633 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.sched.adb -f 
INFO-FLOW: Finish scheduling conv1_lif_top.
Execute         set_default_model conv1_lif_top 
Execute         bind -model conv1_lif_top 
BIND OPTION: model=conv1_lif_top
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.63 sec.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 258.904 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.verbose.bind.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.bind.adb -f 
INFO-FLOW: Finish binding conv1_lif_top.
Execute         get_model_list conv1_lif_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess conv1_lif_top.entry3 
Execute         rtl_gen_preprocess ConvolutionInputGene 
Execute         rtl_gen_preprocess Block__ZN8ap_fixedIL 
Execute         rtl_gen_preprocess Matrix_Vector_Activa 
Execute         rtl_gen_preprocess conv1_lif_top 
INFO-FLOW: Model list for RTL generation: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_lif_top_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv1_lif_top.entry3 -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_lif_top_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 259.182 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv1_lif_top.entry3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/conv1_lif_top_entry3 -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl conv1_lif_top.entry3 -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/conv1_lif_top_entry3 
Execute         gen_rtl conv1_lif_top.entry3 -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/conv1_lif_top_entry3 
Execute         syn_report -csynth -model conv1_lif_top.entry3 -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/conv1_lif_top_entry3_csynth.rpt 
Execute         syn_report -rtlxml -model conv1_lif_top.entry3 -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/conv1_lif_top_entry3_csynth.xml 
Execute         syn_report -verbosereport -model conv1_lif_top.entry3 -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.verbose.rpt 
Execute         db_write -model conv1_lif_top.entry3 -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.adb 
Execute         gen_tb_info conv1_lif_top.entry3 -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGene' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model ConvolutionInputGene -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGene_inputBuf_0_V' to 'ConvolutionInputGbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGene_inputBuf_1_V' to 'ConvolutionInputGcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGene'.
Command         create_rtl_model done; 0.37 sec.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 260.342 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl ConvolutionInputGene -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/ConvolutionInputGene -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl ConvolutionInputGene -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/ConvolutionInputGene 
Execute         gen_rtl ConvolutionInputGene -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/ConvolutionInputGene 
Execute         syn_report -csynth -model ConvolutionInputGene -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/ConvolutionInputGene_csynth.rpt 
Execute         syn_report -rtlxml -model ConvolutionInputGene -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/ConvolutionInputGene_csynth.xml 
Execute         syn_report -verbosereport -model ConvolutionInputGene -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.verbose.rpt 
Execute         db_write -model ConvolutionInputGene -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.adb 
Execute         gen_tb_info ConvolutionInputGene -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_ZN8ap_fixedIL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block__ZN8ap_fixedIL -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_ZN8ap_fixedIL'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 263.537 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block__ZN8ap_fixedIL -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/Block_ZN8ap_fixedIL -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl Block__ZN8ap_fixedIL -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/Block_ZN8ap_fixedIL 
Execute         gen_rtl Block__ZN8ap_fixedIL -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/Block_ZN8ap_fixedIL 
Execute         syn_report -csynth -model Block__ZN8ap_fixedIL -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/Block_ZN8ap_fixedIL_csynth.rpt 
Execute         syn_report -rtlxml -model Block__ZN8ap_fixedIL -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/Block_ZN8ap_fixedIL_csynth.xml 
Execute         syn_report -verbosereport -model Block__ZN8ap_fixedIL -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.verbose.rpt 
Execute         db_write -model Block__ZN8ap_fixedIL -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.adb 
Execute         gen_tb_info Block__ZN8ap_fixedIL -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Matrix_Vector_Activa -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_0_V' to 'Matrix_Vector_ActdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_1_V' to 'Matrix_Vector_ActeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_2_V' to 'Matrix_Vector_ActfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_3_V' to 'Matrix_Vector_Actg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_4_V' to 'Matrix_Vector_Acthbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_5_V' to 'Matrix_Vector_Actibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_6_V' to 'Matrix_Vector_ActjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_7_V' to 'Matrix_Vector_ActkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_8_V' to 'Matrix_Vector_ActlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_9_V' to 'Matrix_Vector_Actmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_10_V' to 'Matrix_Vector_Actncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_11_V' to 'Matrix_Vector_Actocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_12_V' to 'Matrix_Vector_ActpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_13_V' to 'Matrix_Vector_ActqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_14_V' to 'Matrix_Vector_ActrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_15_V' to 'Matrix_Vector_Actsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_16_V' to 'Matrix_Vector_Acttde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_17_V' to 'Matrix_Vector_Actudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_18_V' to 'Matrix_Vector_Actvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_19_V' to 'Matrix_Vector_ActwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_20_V' to 'Matrix_Vector_ActxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_21_V' to 'Matrix_Vector_Actyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_22_V' to 'Matrix_Vector_Actzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_23_V' to 'Matrix_Vector_ActAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_24_V' to 'Matrix_Vector_ActBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_25_V' to 'Matrix_Vector_ActCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_26_V' to 'Matrix_Vector_ActDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_27_V' to 'Matrix_Vector_ActEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_28_V' to 'Matrix_Vector_ActFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_29_V' to 'Matrix_Vector_ActGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_30_V' to 'Matrix_Vector_ActHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_31_V' to 'Matrix_Vector_ActIfE' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activa'.
Command         create_rtl_model done; 3 sec.
INFO: [HLS 200-111]  Elapsed time: 3.18 seconds; current allocated memory: 265.476 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Matrix_Vector_Activa -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/Matrix_Vector_Activa -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl Matrix_Vector_Activa -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/Matrix_Vector_Activa 
Execute         gen_rtl Matrix_Vector_Activa -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/Matrix_Vector_Activa 
Execute         syn_report -csynth -model Matrix_Vector_Activa -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/Matrix_Vector_Activa_csynth.rpt 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model Matrix_Vector_Activa -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/Matrix_Vector_Activa_csynth.xml 
Execute         syn_report -verbosereport -model Matrix_Vector_Activa -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.verbose.rpt 
Command         syn_report done; 0.29 sec.
Execute         db_write -model Matrix_Vector_Activa -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.adb 
Command         db_write done; 0.16 sec.
Execute         gen_tb_info Matrix_Vector_Activa -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_lif_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv1_lif_top -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1_lif_top/in_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1_lif_top/out_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1_lif_top/numReps' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv1_lif_top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_Block_ZN8ap_fixedIL_U0' to 'start_for_Block_ZJfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_lif_top'.
Command         create_rtl_model done; 0.87 sec.
INFO: [HLS 200-111]  Elapsed time: 1.87 seconds; current allocated memory: 270.809 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv1_lif_top -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/conv1_lif_top -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl conv1_lif_top -istop -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/conv1_lif_top 
Execute         gen_rtl conv1_lif_top -istop -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/conv1_lif_top 
Execute         syn_report -csynth -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/conv1_lif_top_csynth.rpt 
Execute         syn_report -rtlxml -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/conv1_lif_top_csynth.xml 
Execute         syn_report -verbosereport -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.verbose.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -model conv1_lif_top -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.adb 
Execute         gen_tb_info conv1_lif_top -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top 
Execute         export_constraint_db -f -tool general -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute         syn_report -designview -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.design.xml 
Command         syn_report done; 0.2 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks conv1_lif_top 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain conv1_lif_top 
INFO-FLOW: Model list for RTL component generation: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO-FLOW: Handling components in module [conv1_lif_top_entry3] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
INFO-FLOW: Handling components in module [ConvolutionInputGene] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
INFO-FLOW: Found component ConvolutionInputGbkb.
INFO-FLOW: Append model ConvolutionInputGbkb
INFO-FLOW: Handling components in module [Block_ZN8ap_fixedIL] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
INFO-FLOW: Handling components in module [Matrix_Vector_Activa] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
INFO-FLOW: Found component Matrix_Vector_ActdEe.
INFO-FLOW: Append model Matrix_Vector_ActdEe
INFO-FLOW: Handling components in module [conv1_lif_top] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w3_d2_A.
INFO-FLOW: Append model fifo_w3_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component start_for_Block_ZJfO.
INFO-FLOW: Append model start_for_Block_ZJfO
INFO-FLOW: Append model conv1_lif_top_entry3
INFO-FLOW: Append model ConvolutionInputGene
INFO-FLOW: Append model Block_ZN8ap_fixedIL
INFO-FLOW: Append model Matrix_Vector_Activa
INFO-FLOW: Append model conv1_lif_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: ConvolutionInputGbkb Matrix_Vector_ActdEe fifo_w32_d2_A fifo_w32_d2_A fifo_w3_d2_A fifo_w32_d2_A start_for_Block_ZJfO conv1_lif_top_entry3 ConvolutionInputGene Block_ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO-FLOW: To file: write model ConvolutionInputGbkb
INFO-FLOW: To file: write model Matrix_Vector_ActdEe
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w3_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model start_for_Block_ZJfO
INFO-FLOW: To file: write model conv1_lif_top_entry3
INFO-FLOW: To file: write model ConvolutionInputGene
INFO-FLOW: To file: write model Block_ZN8ap_fixedIL
INFO-FLOW: To file: write model Matrix_Vector_Activa
INFO-FLOW: To file: write model conv1_lif_top
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model conv1_lif_top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 210.30 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'ConvolutionInputGbkb_ram (RAM_2P)' using auto RAMs.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Matrix_Vector_ActdEe_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Command         ap_source done; 0.12 sec.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c8_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'convInp_V_V_U(fifo_w3_d2_A)' using Shift Registers.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln124_loc_channe_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_ZJfO_U(start_for_Block_ZJfO)' using Shift Registers.
Command         ap_source done; 0.84 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=conv1_lif_top xml_exists=1
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=12 #gSsdmPorts=8
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.dataonly.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute         sc_get_clocks conv1_lif_top 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:00:49 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 463732 ; free virtual = 846202
INFO: [VHDL 208-304] Generating VHDL RTL for conv1_lif_top.
INFO: [VLOG 209-307] Generating Verilog RTL for conv1_lif_top.
Command       autosyn done; 15.93 sec.
Command     csynth_design done; 35.35 sec.
Execute     cosim_design 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: TB processing: /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.29 sec.
Execute       tidy_31 xilinx-tb31-process /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 2.11 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: TB processing: /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.78 sec.
Execute       tidy_31 xilinx-tb31-process /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.79 sec.
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 5.82 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 25.72 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 50.28 sec.
Execute     export_design -format ip_catalog -version 2.0.1 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog -version=2.0.1 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -version 2.0.1
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_sdx -target 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -sdx-target none
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=0 #modelList=12 #gSsdmPorts=8
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.dataonly.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute       sc_get_clocks conv1_lif_top 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=conv1_lif_top
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=conv1_lif_top
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/impl/ip/pack.sh
Command     export_design done; 21.55 sec.
Command   ap_source done; 120.96 sec.
Execute   csim_design -clean 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.47 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 10.61 sec.
Execute   open_project convSNN_hls 
INFO: [HLS 200-10] Opening project '/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls'.
Execute   open_solution solution1 
Execute     cleanup_all 
Execute     cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1 opened at Mon Aug 18 20:11:44 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Command           ap_source done; 0.3 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Command           ap_source done; 0.13 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Command           ap_source done; 0.28 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Command           ap_source done; 0.3 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Command           ap_source done; 0.28 sec.
Command         ap_source done; 1.63 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Command         ap_source done; 0.27 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Command         ap_source done; 0.24 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Command         ap_source done; 0.28 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command         ap_source done; 0.23 sec.
Command       ap_source done; 3.04 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Command         ap_source done; 0.27 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source done; 0.3 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Command           ap_source done; 0.28 sec.
Command         ap_source done; 0.85 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source done; 0.26 sec.
Command       ap_source done; 1.59 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Command       ap_source done; 0.28 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 5.59 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Command         ap_source done; 0.29 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Command         ap_source done; 0.29 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Command         ap_source done; 0.18 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Command           ap_source done; 0.42 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Command           ap_source done; 0.34 sec.
Command         ap_source done; 0.88 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command         ap_source done; 0.7 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command         ap_source done; 0.54 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Command         ap_source done; 0.4 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Command         ap_source done; 0.24 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.48 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.25 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.32 sec.
Command       ap_source done; 5 sec.
Command     ap_source done; 5.09 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Command       ap_source done; 0.32 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.13 sec.
Command     import_lib done; 0.83 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command       ap_source done; 0.32 sec.
Command     ap_source done; 0.38 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.19 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.36 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -version=2.0.1 
Command   open_solution done; 12.75 sec.
Execute   open_project convSNN_hls 
INFO: [HLS 200-10] Opening project '/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls'.
Execute   open_solution solution1 
Execute     cleanup_all 
Execute     cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1 opened at Mon Aug 18 20:12:41 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.19 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.35 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -version=2.0.1 
Command   open_solution done; 0.92 sec.
Execute   csim_design -clean -setup 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 43.58 sec.
Execute   csim_design -clean 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.44 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 10.37 sec.
Execute   csim_design -clean 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.11 sec.
Execute   csim_design -clean 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.29 sec.
Execute   csim_design -clean 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.38 sec.
Execute   csim_design -clean 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.43 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 10.32 sec.
Execute   csim_design -clean 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.43 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 10.09 sec.
Execute   csim_design -clean 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.32 sec.
Execute   csim_design -clean 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.5 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 10.37 sec.
Execute   csim_design -clean 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.44 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 10.61 sec.
Execute   csim_design -clean 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.44 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 10.65 sec.
Execute   csim_design -clean 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.42 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 10.17 sec.
Execute   csim_design -clean 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 3.04 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 11.27 sec.
Execute   csim_design -clean 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.48 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 10.41 sec.
Execute   csim_design -clean 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.39 sec.
Execute   csim_design -clean 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.52 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 10.96 sec.
Execute   csim_design -clean 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.45 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 10.43 sec.
Execute   csim_design -clean 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.46 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 11.14 sec.
Execute   csim_design -clean 
Execute     source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.65 sec.
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1 opened at Mon Aug 18 22:00:22 UTC 2025
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command         ap_part_info done; 144.26 sec.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.4 sec.
Execute         add_library xilinx/zynquplus/zynquplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 144.81 sec.
Execute       ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_export -format=ip_catalog 
Command       config_export done; 0.32 sec.
Execute       config_export -version=2.0.1 
Command     open_solution done; 145.68 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.21 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.38 sec.
Execute     create_clock -period 10 -name default 
Execute     csim_design -clean -O 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 2.48 sec.
Command   ap_source done; error code: 1; 149.38 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1 opened at Fri Aug 22 18:16:22 UTC 2025
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Command             ap_source done; 0.12 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Command             ap_source done; 0.12 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Command             ap_source done; 0.12 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Command             ap_source done; 0.12 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Command             ap_source done; 0.11 sec.
Command           ap_source done; 0.75 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Command           ap_source done; 0.11 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Command           ap_source done; 0.18 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Command           ap_source done; 0.11 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command         ap_source done; 1.5 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Command           ap_source done; 0.13 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Command             ap_source done; 0.12 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Command             ap_source done; 0.12 sec.
Command           ap_source done; 0.37 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.76 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 2.74 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Command           ap_source done; 0.12 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Command           ap_source done; 0.23 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Command             ap_source done; 0.2 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Command             ap_source done; 0.34 sec.
Command           ap_source done; 0.64 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command           ap_source done; 0.37 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command           ap_source done; 0.22 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Command           ap_source done; 0.19 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.22 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 2.52 sec.
Command       ap_source done; 2.69 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Command         ap_source done; 0.13 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source done; 0.14 sec.
Command       import_lib done; 0.48 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.21 sec.
Execute       set_part xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command         ap_part_info done; 163.08 sec.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.37 sec.
Execute         add_library xilinx/zynquplus/zynquplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 164.01 sec.
Execute       ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_export -format=ip_catalog 
Command       config_export done; 0.12 sec.
Execute       config_export -version=2.0.1 
Command     open_solution done; 170.93 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.2 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.35 sec.
Execute     create_clock -period 10 -name default 
Execute     csim_design -clean -O 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Command       is_encrypted done; 0.29 sec.
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 80.06 sec.
Command   ap_source done; error code: 1; 252.47 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1 opened at Fri Aug 22 18:47:18 UTC 2025
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command         ap_part_info done; 1.36 sec.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.11 sec.
Command           ap_source done; 0.11 sec.
Execute           ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.2 sec.
Execute         add_library xilinx/zynquplus/zynquplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 1.71 sec.
Execute       ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_export -format=ip_catalog 
Execute       config_export -version=2.0.1 
Command     open_solution done; 2.03 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.2 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.35 sec.
Execute     create_clock -period 10 -name default 
Execute     csim_design -clean -O 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 2.22 sec.
Command   ap_source done; error code: 1; 5.13 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1 opened at Fri Aug 22 19:23:03 UTC 2025
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Command             ap_source done; 0.12 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Command             ap_source done; 0.12 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Command             ap_source done; 0.13 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Command             ap_source done; 0.11 sec.
Command           ap_source done; 0.74 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Command           ap_source done; 0.12 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command         ap_source done; 1.35 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Command           ap_source done; 0.12 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Command             ap_source done; 0.11 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Command             ap_source done; 0.11 sec.
Command           ap_source done; 0.33 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.7 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 2.49 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Command           ap_source done; 0.12 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Command           ap_source done; 0.23 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Command             ap_source done; 0.2 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Command             ap_source done; 0.32 sec.
Command           ap_source done; 0.62 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command           ap_source done; 0.32 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command           ap_source done; 0.23 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Command           ap_source done; 0.17 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.23 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 2.48 sec.
Command       ap_source done; 2.55 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Command         ap_source done; 0.14 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source done; 0.14 sec.
Command       import_lib done; 0.49 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.19 sec.
Execute       set_part xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command         ap_part_info done; 137.8 sec.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.38 sec.
Execute         add_library xilinx/zynquplus/zynquplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 138.76 sec.
Execute       ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_export -format=ip_catalog 
Command       config_export done; 0.12 sec.
Execute       config_export -version=2.0.1 
Command     open_solution done; 145.05 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.2 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.35 sec.
Execute     create_clock -period 10 -name default 
Execute     csim_design -clean -O 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 2.88 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 94.44 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp as C++
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp"   -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp
Command         clang done; 34.88 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 4.17 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp"  -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/useless.bc
Command         clang done; 2.13 sec.
INFO-FLOW: Done: GCC PP time: 41.2 seconds per iteration
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Command         ap_source done; 0.13 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.38 sec.
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp std=c++0x -directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.82 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp std=c++0x -directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.8 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv1_top.pp.0.cpp.diag.yml /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv1_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv1_top.pp.0.cpp.err.log 
Command         ap_eval done; 2.89 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         ap_source done; 0.23 sec.
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:48:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:49:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:52:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp
Command         send_msg_by_id done; 0.13 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/tidy-3.1.conv1_top.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/tidy-3.1.conv1_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/tidy-3.1.conv1_top.pp.0.cpp.err.log 
Command           ap_eval done; 1.01 sec.
Execute           ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-legacy-rewriter.conv1_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-legacy-rewriter.conv1_top.pp.0.cpp.err.log 
Command           ap_eval done; 2.03 sec.
Command         tidy_31 done; 3.04 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 7.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.52 sec.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.2.cpp"  -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.bc" 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.2.cpp -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.bc
Command         clang done; 2.22 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.g.bc -hls-opt -except-internalize conv1_lif_top -L/tools/Xilinx2/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 5.63 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:24 ; elapsed = 00:05:33 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 210719 ; free virtual = 435825
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:24 ; elapsed = 00:05:33 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 210719 ; free virtual = 435825
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.pp.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx2/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 2.49 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top conv1_lif_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.0.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'WidthAdjustedInputStream<3u, 3u, 256u>::operator hls::stream<ap_uint<3>, 0>&' into 'ConvLayer_Batch<1u, 3u, 16u, 32u, 16u, 3u, 3u, 8u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 3, 8, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:121).
INFO: [XFORM 203-603] Inlining function 'memory_resource<ap_uint<3> (*) [16]>' into 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:183).
INFO: [XFORM 203-603] Inlining function 'WidthAdjustedOutputStream<8u, 8u, 1024u>::operator hls::stream<ap_uint<8>, 0>&' into 'ConvLayer_Batch<1u, 3u, 16u, 32u, 16u, 3u, 3u, 8u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 3, 8, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124).
INFO: [XFORM 203-603] Inlining function 'FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>::weights' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:178).
INFO: [XFORM 203-603] Inlining function 'FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>::TileIndex::operator[]' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:189).
INFO: [XFORM 203-603] Inlining function 'FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>::TileIndex::operator[]' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:186).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<1>, 1u>::operator()<ap_uint<8> >' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:199).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<8> >::operator[]' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:203).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<8> >::operator ap_uint<8> const&' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:207).
INFO: [XFORM 203-603] Inlining function 'ConvLayer_Batch<1u, 3u, 16u, 32u, 16u, 3u, 3u, 8u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 3, 8, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' into 'conv1_lif_top' (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26).
Command           transform done; 0.7 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:25 ; elapsed = 00:05:37 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 210704 ; free virtual = 435814
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.1.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:202) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:204: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:25 ; elapsed = 00:05:37 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 210679 ; free virtual = 435789
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.1.bc to /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.1.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-311] Ignored reset directive (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:195:1): variable 'inp' is not static or global variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:166) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:184) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:200) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2' (/home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:200) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:200) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:127) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neust.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'accu.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:136) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:202) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'conv1_lif_top', detected/extracted 4 process function(s): 
	 'conv1_lif_top.entry35'
	 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>'
	 'Block__ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit13_proc'
	 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>'.
Command           transform done; 0.83 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:165:5) to (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197:5) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>'... converting 43 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:216:85) to (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:224:11) in function 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:249:1) to (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:262:9) in function 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>'... converting 3 basic blocks.
Command           transform done; 0.3 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:05:38 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 210658 ; free virtual = 435768
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.2.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:196:35) in function 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>'.
WARNING: [XFORM 203-631] Renaming function 'conv1_lif_top.entry35' to 'conv1_lif_top.entry3' (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:24:1)
WARNING: [XFORM 203-631] Renaming function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' to 'Matrix_Vector_Activa' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:73:5)
WARNING: [XFORM 203-631] Renaming function 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>' to 'ConvolutionInputGene' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:75:19)
WARNING: [XFORM 203-631] Renaming function 'Block__ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit13_proc' to 'Block__ZN8ap_fixedIL' (/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:110:23)
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf[0].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf[1].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'current_block_write.3' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:257:13).
INFO: [HLS 200-472] Inferring partial write operation for 'neust[1].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:204:40)
INFO: [HLS 200-472] Inferring partial write operation for 'inputBuf[0].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:202:9)
INFO: [HLS 200-472] Inferring partial write operation for 'inputBuf[0].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:248:11)
Command           transform done; 1.3 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:05:39 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 210623 ; free virtual = 435733
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 6.11 sec.
Command       elaborate done; 65.86 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'conv1_lif_top' ...
Execute         ap_set_top_model conv1_lif_top 
WARNING: [SYN 201-103] Legalizing function name 'conv1_lif_top.entry3' to 'conv1_lif_top_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'Block__ZN8ap_fixedIL' to 'Block_ZN8ap_fixedIL'.
Command         ap_set_top_model done; 0.13 sec.
Execute         get_model_list conv1_lif_top -filter all-wo-channel -topdown 
Execute         preproc_iomode -model conv1_lif_top 
Execute         preproc_iomode -model Matrix_Vector_Activa 
Execute         preproc_iomode -model Block__ZN8ap_fixedIL 
Execute         preproc_iomode -model ConvolutionInputGene 
Execute         preproc_iomode -model conv1_lif_top.entry3 
Execute         get_model_list conv1_lif_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO-FLOW: Configuring Module : conv1_lif_top.entry3 ...
Execute         set_default_model conv1_lif_top.entry3 
Execute         apply_spec_resource_limit conv1_lif_top.entry3 
INFO-FLOW: Configuring Module : ConvolutionInputGene ...
Execute         set_default_model ConvolutionInputGene 
Execute         apply_spec_resource_limit ConvolutionInputGene 
INFO-FLOW: Configuring Module : Block__ZN8ap_fixedIL ...
Execute         set_default_model Block__ZN8ap_fixedIL 
Execute         apply_spec_resource_limit Block__ZN8ap_fixedIL 
INFO-FLOW: Configuring Module : Matrix_Vector_Activa ...
Execute         set_default_model Matrix_Vector_Activa 
Execute         apply_spec_resource_limit Matrix_Vector_Activa 
INFO-FLOW: Configuring Module : conv1_lif_top ...
Execute         set_default_model conv1_lif_top 
Execute         apply_spec_resource_limit conv1_lif_top 
INFO-FLOW: Model list for preprocess: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO-FLOW: Preprocessing Module: conv1_lif_top.entry3 ...
Execute         set_default_model conv1_lif_top.entry3 
Execute         cdfg_preprocess -model conv1_lif_top.entry3 
Execute         rtl_gen_preprocess conv1_lif_top.entry3 
INFO-FLOW: Preprocessing Module: ConvolutionInputGene ...
Execute         set_default_model ConvolutionInputGene 
Execute         cdfg_preprocess -model ConvolutionInputGene 
Execute         rtl_gen_preprocess ConvolutionInputGene 
INFO-FLOW: Preprocessing Module: Block__ZN8ap_fixedIL ...
Execute         set_default_model Block__ZN8ap_fixedIL 
Execute         cdfg_preprocess -model Block__ZN8ap_fixedIL 
Execute         rtl_gen_preprocess Block__ZN8ap_fixedIL 
INFO-FLOW: Preprocessing Module: Matrix_Vector_Activa ...
Execute         set_default_model Matrix_Vector_Activa 
Execute         cdfg_preprocess -model Matrix_Vector_Activa 
Execute         rtl_gen_preprocess Matrix_Vector_Activa 
INFO-FLOW: Preprocessing Module: conv1_lif_top ...
Execute         set_default_model conv1_lif_top 
Execute         cdfg_preprocess -model conv1_lif_top 
Execute         rtl_gen_preprocess conv1_lif_top 
INFO-FLOW: Model list for synthesis: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_lif_top_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv1_lif_top.entry3 
Execute         schedule -model conv1_lif_top.entry3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 340.02 seconds; current allocated memory: 254.624 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.sched.adb -f 
INFO-FLOW: Finish scheduling conv1_lif_top.entry3.
Execute         set_default_model conv1_lif_top.entry3 
Execute         bind -model conv1_lif_top.entry3 
BIND OPTION: model=conv1_lif_top.entry3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.36 sec.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 254.686 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.verbose.bind.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.bind.adb -f 
INFO-FLOW: Finish binding conv1_lif_top.entry3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGene' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ConvolutionInputGene 
Execute         schedule -model ConvolutionInputGene 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.32 sec.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 255.518 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.sched.adb -f 
INFO-FLOW: Finish scheduling ConvolutionInputGene.
Execute         set_default_model ConvolutionInputGene 
Execute         bind -model ConvolutionInputGene 
BIND OPTION: model=ConvolutionInputGene
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_1_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.4 sec.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 256.140 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.verbose.bind.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.bind.adb -f 
INFO-FLOW: Finish binding ConvolutionInputGene.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_ZN8ap_fixedIL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block__ZN8ap_fixedIL 
Execute         schedule -model Block__ZN8ap_fixedIL 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 256.259 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.sched.adb -f 
INFO-FLOW: Finish scheduling Block__ZN8ap_fixedIL.
Execute         set_default_model Block__ZN8ap_fixedIL 
Execute         bind -model Block__ZN8ap_fixedIL 
BIND OPTION: model=Block__ZN8ap_fixedIL
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.3 sec.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 256.303 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.verbose.bind.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.bind.adb -f 
INFO-FLOW: Finish binding Block__ZN8ap_fixedIL.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Matrix_Vector_Activa 
Execute         schedule -model Matrix_Vector_Activa 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Matrix_Vector_Activa' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('neust_0_V_addr_write_ln204', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:204->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26) of variable 'select_ln204', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:204->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26 on array 'neust[0].V', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26 and 'load' operation ('neust_0_V_load', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:169->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26) on array 'neust[0].V', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.39 sec.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 257.469 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.sched.adb -f 
INFO-FLOW: Finish scheduling Matrix_Vector_Activa.
Execute         set_default_model Matrix_Vector_Activa 
Execute         bind -model Matrix_Vector_Activa 
BIND OPTION: model=Matrix_Vector_Activa
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.4 sec.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 258.473 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.verbose.bind.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.bind.adb -f 
INFO-FLOW: Finish binding Matrix_Vector_Activa.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_lif_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv1_lif_top 
Execute         schedule -model conv1_lif_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 258.629 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.sched.adb -f 
INFO-FLOW: Finish scheduling conv1_lif_top.
Execute         set_default_model conv1_lif_top 
Execute         bind -model conv1_lif_top 
BIND OPTION: model=conv1_lif_top
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.51 sec.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 258.901 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.verbose.bind.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.bind.adb -f 
INFO-FLOW: Finish binding conv1_lif_top.
Execute         get_model_list conv1_lif_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess conv1_lif_top.entry3 
Execute         rtl_gen_preprocess ConvolutionInputGene 
Execute         rtl_gen_preprocess Block__ZN8ap_fixedIL 
Execute         rtl_gen_preprocess Matrix_Vector_Activa 
Execute         rtl_gen_preprocess conv1_lif_top 
INFO-FLOW: Model list for RTL generation: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_lif_top_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv1_lif_top.entry3 -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_lif_top_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 259.178 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv1_lif_top.entry3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/conv1_lif_top_entry3 -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl conv1_lif_top.entry3 -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/conv1_lif_top_entry3 
Execute         gen_rtl conv1_lif_top.entry3 -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/conv1_lif_top_entry3 
Execute         syn_report -csynth -model conv1_lif_top.entry3 -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/conv1_lif_top_entry3_csynth.rpt 
Execute         syn_report -rtlxml -model conv1_lif_top.entry3 -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/conv1_lif_top_entry3_csynth.xml 
Execute         syn_report -verbosereport -model conv1_lif_top.entry3 -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.verbose.rpt 
Execute         db_write -model conv1_lif_top.entry3 -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.adb 
Execute         gen_tb_info conv1_lif_top.entry3 -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGene' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model ConvolutionInputGene -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGene_inputBuf_0_V' to 'ConvolutionInputGbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGene_inputBuf_1_V' to 'ConvolutionInputGcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGene'.
Command         create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 260.340 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl ConvolutionInputGene -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/ConvolutionInputGene -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl ConvolutionInputGene -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/ConvolutionInputGene 
Execute         gen_rtl ConvolutionInputGene -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/ConvolutionInputGene 
Execute         syn_report -csynth -model ConvolutionInputGene -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/ConvolutionInputGene_csynth.rpt 
Execute         syn_report -rtlxml -model ConvolutionInputGene -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/ConvolutionInputGene_csynth.xml 
Execute         syn_report -verbosereport -model ConvolutionInputGene -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.verbose.rpt 
Execute         db_write -model ConvolutionInputGene -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.adb 
Execute         gen_tb_info ConvolutionInputGene -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_ZN8ap_fixedIL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block__ZN8ap_fixedIL -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_ZN8ap_fixedIL'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 263.550 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block__ZN8ap_fixedIL -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/Block_ZN8ap_fixedIL -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl Block__ZN8ap_fixedIL -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/Block_ZN8ap_fixedIL 
Execute         gen_rtl Block__ZN8ap_fixedIL -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/Block_ZN8ap_fixedIL 
Execute         syn_report -csynth -model Block__ZN8ap_fixedIL -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/Block_ZN8ap_fixedIL_csynth.rpt 
Execute         syn_report -rtlxml -model Block__ZN8ap_fixedIL -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/Block_ZN8ap_fixedIL_csynth.xml 
Execute         syn_report -verbosereport -model Block__ZN8ap_fixedIL -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.verbose.rpt 
Command         syn_report done; 0.27 sec.
Execute         db_write -model Block__ZN8ap_fixedIL -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.adb 
Command         db_write done; 0.11 sec.
Execute         gen_tb_info Block__ZN8ap_fixedIL -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Matrix_Vector_Activa -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_0_V' to 'Matrix_Vector_ActdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_1_V' to 'Matrix_Vector_ActeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_2_V' to 'Matrix_Vector_ActfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_3_V' to 'Matrix_Vector_Actg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_4_V' to 'Matrix_Vector_Acthbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_5_V' to 'Matrix_Vector_Actibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_6_V' to 'Matrix_Vector_ActjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_7_V' to 'Matrix_Vector_ActkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_8_V' to 'Matrix_Vector_ActlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_9_V' to 'Matrix_Vector_Actmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_10_V' to 'Matrix_Vector_Actncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_11_V' to 'Matrix_Vector_Actocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_12_V' to 'Matrix_Vector_ActpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_13_V' to 'Matrix_Vector_ActqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_14_V' to 'Matrix_Vector_ActrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_15_V' to 'Matrix_Vector_Actsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_16_V' to 'Matrix_Vector_Acttde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_17_V' to 'Matrix_Vector_Actudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_18_V' to 'Matrix_Vector_Actvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_19_V' to 'Matrix_Vector_ActwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_20_V' to 'Matrix_Vector_ActxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_21_V' to 'Matrix_Vector_Actyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_22_V' to 'Matrix_Vector_Actzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_23_V' to 'Matrix_Vector_ActAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_24_V' to 'Matrix_Vector_ActBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_25_V' to 'Matrix_Vector_ActCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_26_V' to 'Matrix_Vector_ActDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_27_V' to 'Matrix_Vector_ActEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_28_V' to 'Matrix_Vector_ActFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_29_V' to 'Matrix_Vector_ActGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_30_V' to 'Matrix_Vector_ActHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_31_V' to 'Matrix_Vector_ActIfE' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activa'.
Command         create_rtl_model done; 2.87 sec.
INFO: [HLS 200-111]  Elapsed time: 3.53 seconds; current allocated memory: 265.489 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Matrix_Vector_Activa -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/Matrix_Vector_Activa -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl Matrix_Vector_Activa -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/Matrix_Vector_Activa 
Execute         gen_rtl Matrix_Vector_Activa -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/Matrix_Vector_Activa 
Execute         syn_report -csynth -model Matrix_Vector_Activa -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/Matrix_Vector_Activa_csynth.rpt 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model Matrix_Vector_Activa -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/Matrix_Vector_Activa_csynth.xml 
Execute         syn_report -verbosereport -model Matrix_Vector_Activa -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.verbose.rpt 
Command         syn_report done; 0.27 sec.
Execute         db_write -model Matrix_Vector_Activa -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.adb 
Command         db_write done; 0.16 sec.
Execute         gen_tb_info Matrix_Vector_Activa -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_lif_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv1_lif_top -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1_lif_top/in_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1_lif_top/out_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1_lif_top/numReps' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv1_lif_top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_Block_ZN8ap_fixedIL_U0' to 'start_for_Block_ZJfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_lif_top'.
Command         create_rtl_model done; 0.46 sec.
INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 270.790 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv1_lif_top -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/conv1_lif_top -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl conv1_lif_top -istop -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/conv1_lif_top 
Execute         gen_rtl conv1_lif_top -istop -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/conv1_lif_top 
Execute         syn_report -csynth -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/conv1_lif_top_csynth.rpt 
Execute         syn_report -rtlxml -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/conv1_lif_top_csynth.xml 
Execute         syn_report -verbosereport -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.verbose.rpt 
Command         syn_report done; 0.23 sec.
Execute         db_write -model conv1_lif_top -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.adb 
Execute         gen_tb_info conv1_lif_top -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top 
Execute         export_constraint_db -f -tool general -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute         syn_report -designview -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.design.xml 
Command         syn_report done; 0.2 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks conv1_lif_top 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain conv1_lif_top 
INFO-FLOW: Model list for RTL component generation: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO-FLOW: Handling components in module [conv1_lif_top_entry3] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
INFO-FLOW: Handling components in module [ConvolutionInputGene] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
INFO-FLOW: Found component ConvolutionInputGbkb.
INFO-FLOW: Append model ConvolutionInputGbkb
INFO-FLOW: Handling components in module [Block_ZN8ap_fixedIL] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
INFO-FLOW: Handling components in module [Matrix_Vector_Activa] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
INFO-FLOW: Found component Matrix_Vector_ActdEe.
INFO-FLOW: Append model Matrix_Vector_ActdEe
INFO-FLOW: Handling components in module [conv1_lif_top] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w3_d2_A.
INFO-FLOW: Append model fifo_w3_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component start_for_Block_ZJfO.
INFO-FLOW: Append model start_for_Block_ZJfO
INFO-FLOW: Append model conv1_lif_top_entry3
INFO-FLOW: Append model ConvolutionInputGene
INFO-FLOW: Append model Block_ZN8ap_fixedIL
INFO-FLOW: Append model Matrix_Vector_Activa
INFO-FLOW: Append model conv1_lif_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: ConvolutionInputGbkb Matrix_Vector_ActdEe fifo_w32_d2_A fifo_w32_d2_A fifo_w3_d2_A fifo_w32_d2_A start_for_Block_ZJfO conv1_lif_top_entry3 ConvolutionInputGene Block_ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO-FLOW: To file: write model ConvolutionInputGbkb
INFO-FLOW: To file: write model Matrix_Vector_ActdEe
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w3_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model start_for_Block_ZJfO
INFO-FLOW: To file: write model conv1_lif_top_entry3
INFO-FLOW: To file: write model ConvolutionInputGene
INFO-FLOW: To file: write model Block_ZN8ap_fixedIL
INFO-FLOW: To file: write model Matrix_Vector_Activa
INFO-FLOW: To file: write model conv1_lif_top
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model conv1_lif_top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 210.30 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.19 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Command         ap_source done; 0.22 sec.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'ConvolutionInputGbkb_ram (RAM_2P)' using auto RAMs.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Matrix_Vector_ActdEe_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c8_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'convInp_V_V_U(fifo_w3_d2_A)' using Shift Registers.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln124_loc_channe_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_ZJfO_U(start_for_Block_ZJfO)' using Shift Registers.
Command         ap_source done; 0.38 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=conv1_lif_top xml_exists=1
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Command         ap_source done; 0.22 sec.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=12 #gSsdmPorts=8
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Command         ap_source done; 0.12 sec.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.dataonly.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute         sc_get_clocks conv1_lif_top 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.tbgen.tcl 
Command         ap_source done; 0.11 sec.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.tbgen.tcl 
Command         ap_source done; 0.11 sec.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.tbgen.tcl 
Command         ap_source done; 0.13 sec.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:05:57 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 210711 ; free virtual = 435817
INFO: [VHDL 208-304] Generating VHDL RTL for conv1_lif_top.
INFO: [VLOG 209-307] Generating Verilog RTL for conv1_lif_top.
Command       autosyn done; 17.3 sec.
Command     csynth_design done; 83.16 sec.
Execute     cosim_design 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: TB processing: /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.21 sec.
Execute       tidy_31 xilinx-tb31-process /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.93 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: TB processing: /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.68 sec.
Execute       tidy_31 xilinx-tb31-process /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.7 sec.
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 6.14 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 139.9 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 190.71 sec.
Execute     export_design -format ip_catalog -version 2.0.1 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog -version=2.0.1 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -version 2.0.1
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_sdx -target 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -sdx-target none
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=0 #modelList=12 #gSsdmPorts=8
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.dataonly.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute       sc_get_clocks conv1_lif_top 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=conv1_lif_top
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=conv1_lif_top
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/impl/ip/pack.sh
Command     export_design done; 193.09 sec.
Command   ap_source done; 707.5 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1 opened at Fri Aug 22 19:53:26 UTC 2025
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command         ap_part_info done; 1.39 sec.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.11 sec.
Command           ap_source done; 0.11 sec.
Execute           ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.2 sec.
Execute         add_library xilinx/zynquplus/zynquplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 1.75 sec.
Execute       ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_export -format=ip_catalog 
Execute       config_export -version=2.0.1 
Command     open_solution done; 2.1 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.2 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.37 sec.
Execute     create_clock -period 10 -name default 
Execute     csim_design -clean -O 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 2.3 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 9.39 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp as C++
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp"   -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp
Command         clang done; 1.67 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.92 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp"  -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/useless.bc
Command         clang done; 2.15 sec.
INFO-FLOW: Done: GCC PP time: 4.7 seconds per iteration
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp std=c++0x -directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.83 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp std=c++0x -directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.81 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv1_top.pp.0.cpp.diag.yml /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv1_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv1_top.pp.0.cpp.err.log 
Command         ap_eval done; 0.95 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:48:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:49:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:52:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/tidy-3.1.conv1_top.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/tidy-3.1.conv1_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/tidy-3.1.conv1_top.pp.0.cpp.err.log 
Command           ap_eval done; 1.03 sec.
Execute           ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-legacy-rewriter.conv1_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/xilinx-legacy-rewriter.conv1_top.pp.0.cpp.err.log 
Command           ap_eval done; 0.71 sec.
Command         tidy_31 done; 1.75 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.53 sec.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.2.cpp"  -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.bc" 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.pragma.2.cpp -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.bc
Command         clang done; 2.21 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_top.g.bc -hls-opt -except-internalize conv1_lif_top -L/tools/Xilinx2/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.91 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 207488 ; free virtual = 435829
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 207488 ; free virtual = 435829
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.pp.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx2/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.92 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top conv1_lif_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.0.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'WidthAdjustedInputStream<3u, 3u, 256u>::operator hls::stream<ap_uint<3>, 0>&' into 'ConvLayer_Batch<1u, 3u, 16u, 32u, 16u, 3u, 3u, 8u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 3, 8, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:121).
INFO: [XFORM 203-603] Inlining function 'memory_resource<ap_uint<3> (*) [16]>' into 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:183).
INFO: [XFORM 203-603] Inlining function 'WidthAdjustedOutputStream<8u, 8u, 1024u>::operator hls::stream<ap_uint<8>, 0>&' into 'ConvLayer_Batch<1u, 3u, 16u, 32u, 16u, 3u, 3u, 8u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 3, 8, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124).
INFO: [XFORM 203-603] Inlining function 'FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>::weights' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:178).
INFO: [XFORM 203-603] Inlining function 'FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>::TileIndex::operator[]' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:189).
INFO: [XFORM 203-603] Inlining function 'FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>::TileIndex::operator[]' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:186).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<1>, 1u>::operator()<ap_uint<8> >' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:199).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<8> >::operator[]' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:203).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<8> >::operator ap_uint<8> const&' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:207).
INFO: [XFORM 203-603] Inlining function 'ConvLayer_Batch<1u, 3u, 16u, 32u, 16u, 3u, 3u, 8u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 3, 8, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' into 'conv1_lif_top' (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26).
Command           transform done; 0.75 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 207493 ; free virtual = 435835
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.1.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:202) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:204: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 207476 ; free virtual = 435818
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.g.1.bc to /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.1.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-311] Ignored reset directive (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:195:1): variable 'inp' is not static or global variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:166) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:184) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:200) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2' (/home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:200) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:200) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:127) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neust.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'accu.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:136) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:202) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'conv1_lif_top', detected/extracted 4 process function(s): 
	 'conv1_lif_top.entry35'
	 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>'
	 'Block__ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit13_proc'
	 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>'.
Command           transform done; 0.83 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:165:5) to (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197:5) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>'... converting 43 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:216:85) to (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:224:11) in function 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:249:1) to (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:262:9) in function 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>'... converting 3 basic blocks.
Command           transform done; 0.3 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 207446 ; free virtual = 435788
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.2.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:196:35) in function 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>'.
WARNING: [XFORM 203-631] Renaming function 'conv1_lif_top.entry35' to 'conv1_lif_top.entry3' (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:24:1)
WARNING: [XFORM 203-631] Renaming function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' to 'Matrix_Vector_Activa' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:73:5)
WARNING: [XFORM 203-631] Renaming function 'ConvolutionInputGenerator<1u, 3u, 1u, 16u, 16u, 3u, 1u, ap_resource_dflt>' to 'ConvolutionInputGene' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:75:19)
WARNING: [XFORM 203-631] Renaming function 'Block__ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit13_proc' to 'Block__ZN8ap_fixedIL' (/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:110:23)
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf[0].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf[1].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'current_block_write.3' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:257:13).
INFO: [HLS 200-472] Inferring partial write operation for 'neust[1].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:204:40)
INFO: [HLS 200-472] Inferring partial write operation for 'inputBuf[0].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:202:9)
INFO: [HLS 200-472] Inferring partial write operation for 'inputBuf[0].V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:248:11)
Command           transform done; 1.38 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 207407 ; free virtual = 435749
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 4.73 sec.
Command       elaborate done; 19.29 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'conv1_lif_top' ...
Execute         ap_set_top_model conv1_lif_top 
WARNING: [SYN 201-103] Legalizing function name 'conv1_lif_top.entry3' to 'conv1_lif_top_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'Block__ZN8ap_fixedIL' to 'Block_ZN8ap_fixedIL'.
Command         ap_set_top_model done; 0.12 sec.
Execute         get_model_list conv1_lif_top -filter all-wo-channel -topdown 
Execute         preproc_iomode -model conv1_lif_top 
Execute         preproc_iomode -model Matrix_Vector_Activa 
Execute         preproc_iomode -model Block__ZN8ap_fixedIL 
Execute         preproc_iomode -model ConvolutionInputGene 
Execute         preproc_iomode -model conv1_lif_top.entry3 
Execute         get_model_list conv1_lif_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO-FLOW: Configuring Module : conv1_lif_top.entry3 ...
Execute         set_default_model conv1_lif_top.entry3 
Execute         apply_spec_resource_limit conv1_lif_top.entry3 
INFO-FLOW: Configuring Module : ConvolutionInputGene ...
Execute         set_default_model ConvolutionInputGene 
Execute         apply_spec_resource_limit ConvolutionInputGene 
INFO-FLOW: Configuring Module : Block__ZN8ap_fixedIL ...
Execute         set_default_model Block__ZN8ap_fixedIL 
Execute         apply_spec_resource_limit Block__ZN8ap_fixedIL 
INFO-FLOW: Configuring Module : Matrix_Vector_Activa ...
Execute         set_default_model Matrix_Vector_Activa 
Execute         apply_spec_resource_limit Matrix_Vector_Activa 
INFO-FLOW: Configuring Module : conv1_lif_top ...
Execute         set_default_model conv1_lif_top 
Execute         apply_spec_resource_limit conv1_lif_top 
INFO-FLOW: Model list for preprocess: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO-FLOW: Preprocessing Module: conv1_lif_top.entry3 ...
Execute         set_default_model conv1_lif_top.entry3 
Execute         cdfg_preprocess -model conv1_lif_top.entry3 
Execute         rtl_gen_preprocess conv1_lif_top.entry3 
INFO-FLOW: Preprocessing Module: ConvolutionInputGene ...
Execute         set_default_model ConvolutionInputGene 
Execute         cdfg_preprocess -model ConvolutionInputGene 
Execute         rtl_gen_preprocess ConvolutionInputGene 
INFO-FLOW: Preprocessing Module: Block__ZN8ap_fixedIL ...
Execute         set_default_model Block__ZN8ap_fixedIL 
Execute         cdfg_preprocess -model Block__ZN8ap_fixedIL 
Execute         rtl_gen_preprocess Block__ZN8ap_fixedIL 
INFO-FLOW: Preprocessing Module: Matrix_Vector_Activa ...
Execute         set_default_model Matrix_Vector_Activa 
Execute         cdfg_preprocess -model Matrix_Vector_Activa 
Execute         rtl_gen_preprocess Matrix_Vector_Activa 
INFO-FLOW: Preprocessing Module: conv1_lif_top ...
Execute         set_default_model conv1_lif_top 
Execute         cdfg_preprocess -model conv1_lif_top 
Execute         rtl_gen_preprocess conv1_lif_top 
INFO-FLOW: Model list for synthesis: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_lif_top_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv1_lif_top.entry3 
Execute         schedule -model conv1_lif_top.entry3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 32.9 seconds; current allocated memory: 254.627 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.sched.adb -f 
INFO-FLOW: Finish scheduling conv1_lif_top.entry3.
Execute         set_default_model conv1_lif_top.entry3 
Execute         bind -model conv1_lif_top.entry3 
BIND OPTION: model=conv1_lif_top.entry3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.38 sec.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 254.689 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.verbose.bind.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.bind.adb -f 
INFO-FLOW: Finish binding conv1_lif_top.entry3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGene' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ConvolutionInputGene 
Execute         schedule -model ConvolutionInputGene 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.5 sec.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 255.515 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.sched.adb -f 
INFO-FLOW: Finish scheduling ConvolutionInputGene.
Execute         set_default_model ConvolutionInputGene 
Execute         bind -model ConvolutionInputGene 
BIND OPTION: model=ConvolutionInputGene
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_1_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.45 sec.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 256.140 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.verbose.bind.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.bind.adb -f 
INFO-FLOW: Finish binding ConvolutionInputGene.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_ZN8ap_fixedIL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block__ZN8ap_fixedIL 
Execute         schedule -model Block__ZN8ap_fixedIL 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 256.259 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.sched.adb -f 
INFO-FLOW: Finish scheduling Block__ZN8ap_fixedIL.
Execute         set_default_model Block__ZN8ap_fixedIL 
Execute         bind -model Block__ZN8ap_fixedIL 
BIND OPTION: model=Block__ZN8ap_fixedIL
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.4 sec.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 256.303 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.verbose.bind.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.bind.adb -f 
INFO-FLOW: Finish binding Block__ZN8ap_fixedIL.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Matrix_Vector_Activa 
Execute         schedule -model Matrix_Vector_Activa 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Matrix_Vector_Activa' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('neust_0_V_addr_write_ln204', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:204->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26) of variable 'select_ln204', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:204->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26 on array 'neust[0].V', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26 and 'load' operation ('neust_0_V_load', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:169->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26) on array 'neust[0].V', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132->/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:124->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:26.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.5 sec.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 257.470 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.sched.adb -f 
INFO-FLOW: Finish scheduling Matrix_Vector_Activa.
Execute         set_default_model Matrix_Vector_Activa 
Execute         bind -model Matrix_Vector_Activa 
BIND OPTION: model=Matrix_Vector_Activa
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.35 sec.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 258.474 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.verbose.bind.rpt 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.bind.adb -f 
INFO-FLOW: Finish binding Matrix_Vector_Activa.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_lif_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv1_lif_top 
Execute         schedule -model conv1_lif_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 258.630 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.sched.adb -f 
INFO-FLOW: Finish scheduling conv1_lif_top.
Execute         set_default_model conv1_lif_top 
Execute         bind -model conv1_lif_top 
BIND OPTION: model=conv1_lif_top
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.48 sec.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 258.902 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.verbose.bind.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.bind.adb -f 
INFO-FLOW: Finish binding conv1_lif_top.
Execute         get_model_list conv1_lif_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess conv1_lif_top.entry3 
Execute         rtl_gen_preprocess ConvolutionInputGene 
Execute         rtl_gen_preprocess Block__ZN8ap_fixedIL 
Execute         rtl_gen_preprocess Matrix_Vector_Activa 
Execute         rtl_gen_preprocess conv1_lif_top 
INFO-FLOW: Model list for RTL generation: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_lif_top_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv1_lif_top.entry3 -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_lif_top_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 259.179 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv1_lif_top.entry3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/conv1_lif_top_entry3 -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl conv1_lif_top.entry3 -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/conv1_lif_top_entry3 
Execute         gen_rtl conv1_lif_top.entry3 -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/conv1_lif_top_entry3 
Execute         syn_report -csynth -model conv1_lif_top.entry3 -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/conv1_lif_top_entry3_csynth.rpt 
Execute         syn_report -rtlxml -model conv1_lif_top.entry3 -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/conv1_lif_top_entry3_csynth.xml 
Execute         syn_report -verbosereport -model conv1_lif_top.entry3 -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.verbose.rpt 
Execute         db_write -model conv1_lif_top.entry3 -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.adb 
Execute         gen_tb_info conv1_lif_top.entry3 -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGene' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model ConvolutionInputGene -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGene_inputBuf_0_V' to 'ConvolutionInputGbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGene_inputBuf_1_V' to 'ConvolutionInputGcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGene'.
Command         create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 260.339 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl ConvolutionInputGene -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/ConvolutionInputGene -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl ConvolutionInputGene -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/ConvolutionInputGene 
Execute         gen_rtl ConvolutionInputGene -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/ConvolutionInputGene 
Execute         syn_report -csynth -model ConvolutionInputGene -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/ConvolutionInputGene_csynth.rpt 
Execute         syn_report -rtlxml -model ConvolutionInputGene -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/ConvolutionInputGene_csynth.xml 
Execute         syn_report -verbosereport -model ConvolutionInputGene -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.verbose.rpt 
Execute         db_write -model ConvolutionInputGene -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.adb 
Execute         gen_tb_info ConvolutionInputGene -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_ZN8ap_fixedIL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block__ZN8ap_fixedIL -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_ZN8ap_fixedIL'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 263.551 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block__ZN8ap_fixedIL -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/Block_ZN8ap_fixedIL -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl Block__ZN8ap_fixedIL -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/Block_ZN8ap_fixedIL 
Execute         gen_rtl Block__ZN8ap_fixedIL -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/Block_ZN8ap_fixedIL 
Execute         syn_report -csynth -model Block__ZN8ap_fixedIL -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/Block_ZN8ap_fixedIL_csynth.rpt 
Execute         syn_report -rtlxml -model Block__ZN8ap_fixedIL -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/Block_ZN8ap_fixedIL_csynth.xml 
Execute         syn_report -verbosereport -model Block__ZN8ap_fixedIL -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.verbose.rpt 
Execute         db_write -model Block__ZN8ap_fixedIL -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.adb 
Execute         gen_tb_info Block__ZN8ap_fixedIL -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Matrix_Vector_Activa -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_0_V' to 'Matrix_Vector_ActdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_1_V' to 'Matrix_Vector_ActeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_2_V' to 'Matrix_Vector_ActfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_3_V' to 'Matrix_Vector_Actg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_4_V' to 'Matrix_Vector_Acthbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_5_V' to 'Matrix_Vector_Actibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_6_V' to 'Matrix_Vector_ActjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_7_V' to 'Matrix_Vector_ActkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_8_V' to 'Matrix_Vector_ActlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_9_V' to 'Matrix_Vector_Actmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_10_V' to 'Matrix_Vector_Actncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_11_V' to 'Matrix_Vector_Actocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_12_V' to 'Matrix_Vector_ActpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_13_V' to 'Matrix_Vector_ActqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_14_V' to 'Matrix_Vector_ActrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_15_V' to 'Matrix_Vector_Actsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_16_V' to 'Matrix_Vector_Acttde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_17_V' to 'Matrix_Vector_Actudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_18_V' to 'Matrix_Vector_Actvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_19_V' to 'Matrix_Vector_ActwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_20_V' to 'Matrix_Vector_ActxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_21_V' to 'Matrix_Vector_Actyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_22_V' to 'Matrix_Vector_Actzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_23_V' to 'Matrix_Vector_ActAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_24_V' to 'Matrix_Vector_ActBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_25_V' to 'Matrix_Vector_ActCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_26_V' to 'Matrix_Vector_ActDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_27_V' to 'Matrix_Vector_ActEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_28_V' to 'Matrix_Vector_ActFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_29_V' to 'Matrix_Vector_ActGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_30_V' to 'Matrix_Vector_ActHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Matrix_Vector_Activa_neust_31_V' to 'Matrix_Vector_ActIfE' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activa'.
Command         create_rtl_model done; 2.89 sec.
INFO: [HLS 200-111]  Elapsed time: 3.18 seconds; current allocated memory: 265.490 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Matrix_Vector_Activa -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/Matrix_Vector_Activa -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl Matrix_Vector_Activa -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/Matrix_Vector_Activa 
Execute         gen_rtl Matrix_Vector_Activa -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/Matrix_Vector_Activa 
Execute         syn_report -csynth -model Matrix_Vector_Activa -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/Matrix_Vector_Activa_csynth.rpt 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model Matrix_Vector_Activa -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/Matrix_Vector_Activa_csynth.xml 
Execute         syn_report -verbosereport -model Matrix_Vector_Activa -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.verbose.rpt 
Command         syn_report done; 0.28 sec.
Execute         db_write -model Matrix_Vector_Activa -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.adb 
Command         db_write done; 0.15 sec.
Execute         gen_tb_info Matrix_Vector_Activa -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_lif_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv1_lif_top -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1_lif_top/in_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1_lif_top/out_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1_lif_top/numReps' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv1_lif_top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_Block_ZN8ap_fixedIL_U0' to 'start_for_Block_ZJfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_lif_top'.
Command         create_rtl_model done; 0.48 sec.
INFO: [HLS 200-111]  Elapsed time: 1.52 seconds; current allocated memory: 270.792 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv1_lif_top -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/systemc/conv1_lif_top -synmodules conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top 
Execute         gen_rtl conv1_lif_top -istop -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/vhdl/conv1_lif_top 
Execute         gen_rtl conv1_lif_top -istop -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/verilog/conv1_lif_top 
Execute         syn_report -csynth -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/conv1_lif_top_csynth.rpt 
Execute         syn_report -rtlxml -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/syn/report/conv1_lif_top_csynth.xml 
Execute         syn_report -verbosereport -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.verbose.rpt 
Command         syn_report done; 0.23 sec.
Execute         db_write -model conv1_lif_top -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.adb 
Execute         gen_tb_info conv1_lif_top -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top 
Execute         export_constraint_db -f -tool general -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute         syn_report -designview -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.design.xml 
Command         syn_report done; 0.2 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks conv1_lif_top 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain conv1_lif_top 
INFO-FLOW: Model list for RTL component generation: conv1_lif_top.entry3 ConvolutionInputGene Block__ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO-FLOW: Handling components in module [conv1_lif_top_entry3] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
INFO-FLOW: Handling components in module [ConvolutionInputGene] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
INFO-FLOW: Found component ConvolutionInputGbkb.
INFO-FLOW: Append model ConvolutionInputGbkb
INFO-FLOW: Handling components in module [Block_ZN8ap_fixedIL] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
INFO-FLOW: Handling components in module [Matrix_Vector_Activa] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
INFO-FLOW: Found component Matrix_Vector_ActdEe.
INFO-FLOW: Append model Matrix_Vector_ActdEe
INFO-FLOW: Handling components in module [conv1_lif_top] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w3_d2_A.
INFO-FLOW: Append model fifo_w3_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component start_for_Block_ZJfO.
INFO-FLOW: Append model start_for_Block_ZJfO
INFO-FLOW: Append model conv1_lif_top_entry3
INFO-FLOW: Append model ConvolutionInputGene
INFO-FLOW: Append model Block_ZN8ap_fixedIL
INFO-FLOW: Append model Matrix_Vector_Activa
INFO-FLOW: Append model conv1_lif_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: ConvolutionInputGbkb Matrix_Vector_ActdEe fifo_w32_d2_A fifo_w32_d2_A fifo_w3_d2_A fifo_w32_d2_A start_for_Block_ZJfO conv1_lif_top_entry3 ConvolutionInputGene Block_ZN8ap_fixedIL Matrix_Vector_Activa conv1_lif_top
INFO-FLOW: To file: write model ConvolutionInputGbkb
INFO-FLOW: To file: write model Matrix_Vector_ActdEe
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w3_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model start_for_Block_ZJfO
INFO-FLOW: To file: write model conv1_lif_top_entry3
INFO-FLOW: To file: write model ConvolutionInputGene
INFO-FLOW: To file: write model Block_ZN8ap_fixedIL
INFO-FLOW: To file: write model Matrix_Vector_Activa
INFO-FLOW: To file: write model conv1_lif_top
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model conv1_lif_top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 210.30 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'ConvolutionInputGbkb_ram (RAM_2P)' using auto RAMs.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Matrix_Vector_ActdEe_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c8_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'convInp_V_V_U(fifo_w3_d2_A)' using Shift Registers.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln124_loc_channe_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_ZJfO_U(start_for_Block_ZJfO)' using Shift Registers.
Command         ap_source done; 0.42 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=conv1_lif_top xml_exists=1
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=12 #gSsdmPorts=8
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.dataonly.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute         sc_get_clocks conv1_lif_top 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 207436 ; free virtual = 435784
INFO: [VHDL 208-304] Generating VHDL RTL for conv1_lif_top.
INFO: [VLOG 209-307] Generating Verilog RTL for conv1_lif_top.
Command       autosyn done; 15.18 sec.
Command     csynth_design done; 34.48 sec.
Execute     cosim_design 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: TB processing: /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.19 sec.
Execute       tidy_31 xilinx-tb31-process /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_tb.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.92 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: TB processing: /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.69 sec.
Execute       tidy_31 xilinx-tb31-process /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/conv1_top.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.72 sec.
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 5.48 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 24.64 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 47.71 sec.
Execute     export_design -format ip_catalog -version 2.0.1 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog -version=2.0.1 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -version 2.0.1
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_sdx -target 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -sdx-target none
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=0 #modelList=12 #gSsdmPorts=8
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.compgen.dataonly.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute       sc_get_clocks conv1_lif_top 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top_entry3.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/ConvolutionInputGene.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Block_ZN8ap_fixedIL.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/Matrix_Vector_Activa.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=conv1_lif_top
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=conv1_lif_top
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1/convSNN_hls/solution1/impl/ip/pack.sh
Command     export_design done; 21.33 sec.
Command   ap_source done; 115.9 sec.
Execute   cleanup_all 
