#!/usr/bin/env python3
# -*- coding: utf-8 -*-
"""
Context structure definition
Created on Thu Aug 29 15:54:01 2019

@author: Hualin Xiao

@TODO: 

"""

CONTEXT_REGISTER_BIT_SIZE = {  #register bitsize
    'REG01': 2,
    'REG02': 3,
    'REG03_TH_1': 6,  #6x12=72
    'REG03_TH_2': 6,
    'REG03_TH_3': 6,
    'REG03_TH_4': 6,
    'REG03_TH_5': 6,
    'REG03_TH_6': 6,
    'REG03_TH_7': 6,
    'REG03_TH_8': 6,
    'REG03_TH_9': 6,
    'REG03_TH_10': 6,
    'REG03_TH_11': 6,
    'REG03_TH_12': 6,
    'REG04': 12,
    'REG05': 4,
    'REG06': 2,
    'REG07': 5,
    'REG08': 2,
    'REG09': 2,
    'REG10': 3,
    'REG11': 3,
    'REG12': 12
}
CONTEXT_REGISTER_DESC = {
    'REG01': 'Register 1	ICOMP',
    'REG02': 'Register 2	IREQ',
    'REG03_TH_1': 'Register 3	TH 1',
    'REG03_TH_2': 'Register 3	TH 2',
    'REG03_TH_3': 'Register 3	TH 3',
    'REG03_TH_4': 'Register 3	TH 4',
    'REG03_TH_5': 'Register 3	TH 5',
    'REG03_TH_6': 'Register 3	TH 6',
    'REG03_TH_7': 'Register 3	TH 7',
    'REG03_TH_8': 'Register 3	TH 8',
    'REG03_TH_9': 'Register 3	TH 9',
    'REG03_TH_10': 'Register 3	TH 10',
    'REG03_TH_11': 'Register 3	TH 11',
    'REG03_TH_12': 'Register 3	TH 12',
    'REG04': 'Register 4	SEL_TEST',
    'REG05': 'Register 5	TPEAK',
    'REG06': 'Register 6	I0',
    'REG07': 'Register 7	RDELAY',
    'REG08': 'Register 8	GAIN',
    'REG09': 'Register 9	SPY',
    'REG10': 'Register 10	VREFF2P',
    'REG11': 'Register 11	TNUE',
    'REG12': 'Register 12	ALIMON'
}

CONTEXT_PARAMETER_BIT_SIZE = {
    'fdir_sw_1v5c_min': 12,
    'fdir_sw_1v5c_max': 12,
    'fdir_hw_1v5c': 12,
    'fdir_sw_2v5c_min': 12,
    'fdir_sw_2v5c_max': 12,
    'fdir_hw_2v5c': 12,
    'fdir_sw_3v3c_min': 12,
    'fdir_sw_3v3c_max': 12,
    'fdir_hw_3v3c': 12,
    'fdir_sw_spw0c_min': 12,
    'fdir_sw_spw0c_max': 12,
    'fdir_sw_spw1c_min': 12,
    'fdir_sw_spw1c_max': 12,
    'fdir_sw_spw2c_min': 12,
    'fdir_sw_spw2c_max': 12,
    'fdir_hw_spwc': 12,
    'fdir_sw_det0c_min': 12,
    'fdir_sw_det0c_max': 12,
    'fdir_sw_det1c_min': 12,
    'fdir_sw_det1c_max': 12,
    'fdir_sw_det2c_min': 12,
    'fdir_sw_det2c_max': 12,
    'fdir_sw_det3c_min': 12,
    'fdir_sw_det3c_max': 12,
    'fdir_sw_det4c_min': 12,
    'fdir_sw_det4c_max': 12,
    'fdir_hw_detc': 12,
    'fdir_sw_att0c_min': 12,
    'fdir_sw_att0c_max': 12,
    'fdir_sw_att1c_min': 12,
    'fdir_sw_att1c_max': 12,
    'fdir_sw_att2c_min': 12,
    'fdir_sw_att2c_max': 12,
    'fdir_hw_attc': 12,
    'fdir_sw_attv_min': 12,
    'fdir_sw_attv_max': 12,
    'fdir_hw_attv': 12,
    'fdir_sw_hw01_min': 12,
    'fdir_sw_hw01_max': 12,
    'fdir_hw_hw01': 12,
    'fdir_sw_hw02_min': 12,
    'fdir_sw_hw02_max': 12,
    'fdir_hw_hw02': 12,
    'fdir_sw_2v9v_min': 12,
    'fdir_sw_2v9v_max': 12,
    'fdir_sw_2v5v_min': 12,
    'fdir_sw_2v5v_max': 12,
    'fdir_sw_1v5v_min': 12,
    'fdir_sw_1v5v_max': 12,
    'fdir_sw_spw0v_min': 12,
    'fdir_sw_spw0v_max': 12,
    'fdir_sw_spw1v_min': 12,
    'fdir_sw_spw1v_max': 12,
    'fdir_sw_asp_vsensa_min': 12,
    'fdir_sw_asp_vsensa_max': 12,
    'fdir_sw_asp_vsensb_min': 12,
    'fdir_sw_asp_vsensb_max': 12,
    'fdir_sw_asp_refa_min': 12,
    'fdir_sw_asp_refa_max': 12,
    'fdir_sw_asp_refb_min': 12,
    'fdir_sw_asp_refb_max': 12,
    'fdir_sw_asp_photoA0_min': 12,
    'fdir_sw_asp_photoA0_max': 12,
    'fdir_sw_asp_photoA1_min': 12,
    'fdir_sw_asp_photoA1_max': 12,
    'fdir_sw_asp_photoB0_min': 12,
    'fdir_sw_asp_photoB0_max': 12,
    'fdir_sw_asp_photoB1_min': 12,
    'fdir_sw_asp_photoB1_max': 12,
    'fdir_sw_fpgat_min': 12,
    'fdir_sw_fpgat_max': 12,
    'fdir_sw_pcbt_min': 12,
    'fdir_sw_pcbt_max': 12,
    'fdir_sw_tim01t_min': 12,
    'fdir_sw_tim01t_max': 12,
    'fdir_sw_tim02t_min': 12,
    'fdir_sw_tim02t_max': 12,
    'fdir_sw_tim03t_min': 12,
    'fdir_sw_tim03t_max': 12,
    'fdir_sw_tim04t_min': 12,
    'fdir_sw_tim04t_max': 12,
    'fdir_sw_tim05t_min': 12,
    'fdir_sw_tim05t_max': 12,
    'fdir_sw_tim06t_min': 12,
    'fdir_sw_tim06t_max': 12,
    'fdir_sw_tim07t_min': 12,
    'fdir_sw_tim07t_max': 12,
    'fdir_sw_tim08t_min': 12,
    'fdir_sw_tim08t_max': 12,
    'fdir_sw_det01t_min': 12,
    'fdir_sw_det01t_max': 12,
    'fdir_sw_det02t_min': 12,
    'fdir_sw_det02t_max': 12,
    'fdir_sw_det03t_min': 12,
    'fdir_sw_det03t_max': 12,
    'fdir_sw_det04t_min': 12,
    'fdir_sw_det04t_max': 12,
    'fdir_sw_attt_min': 12,
    'fdir_sw_attt_max': 12,
    'fdir_meas_trig_psut': 8,
    'fdir_meas_trig_pcbt': 8,
    'fdir_meas_trig_fpgat': 8,
    'fdir_meas_trig_3v3c': 8,
    'fdir_meas_trig_2v5c': 8,
    'fdir_meas_trig_1v5c': 8,
    'fdir_meas_trig_spwc': 8,
    'fdir_meas_trig_spw0v': 8,
    'fdir_meas_trig_spw1v': 8,
    'fdir_meas_trig_1v5v': 8,
    'fdir_meas_trig_2v5v': 8,
    'fdir_meas_trig_2v9v': 8,
    'fdir_meas_trig_attv': 8,
    'fdir_meas_trig_attc': 8,
    'fdir_meas_trig_attt': 8,
    'fdir_meas_trig_hv01': 8,
    'fdir_meas_trig_hv02': 8,
    'fdir_meas_trig_detc': 8,
    'fdir_meas_trig_detq1t': 8,
    'fdir_meas_trig_detq2t': 8,
    'fdir_meas_trig_detq3t': 8,
    'fdir_meas_trig_detq4t': 8,
    'fdir_meas_trig_asp_refa': 8,
    'fdir_meas_trig_asp_refb': 8,
    'fdir_meas_trig_tim01t': 8,
    'fdir_meas_trig_tim02t': 8,
    'fdir_meas_trig_tim03t': 8,
    'fdir_meas_trig_tim04t': 8,
    'fdir_meas_trig_tim05t': 8,
    'fdir_meas_trig_tim06t': 8,
    'fdir_meas_trig_tim07t': 8,
    'fdir_meas_trig_tim08t': 8,
    'fdir_meas_trig_asp_vsensa': 8,
    'fdir_meas_trig_asp_vsensb': 8,
    'fdir_meas_trig_asp_photoa0': 8,
    'fdir_meas_trig_asp_photoa1': 8,
    'fdir_meas_trig_asp_photob0': 8,
    'fdir_meas_trig_asp_photob1': 8,
    'fdir_seu_ignore_flag': 4,
    'fdir_enabled_dete_quarter': 4,
    'fdir_att_number_moves': 32,
    'fdir_att_N1': 8,
    'fdir_att_T1': 8,
    'fdir_att_N2': 8,
    'fdir_att_T2': 12,
    'fdir_asic_verif_disabled_dete_mask': 32,
    'fdir_asic_verif_period': 16,
    'fdir_hv01_depolarisation_period': 16,
    'fdir_hv02_depolarisation_period': 16,
    'fdir_hv01_depolarisation_duration': 16,
    'fdir_hv02_depolarisation_duration': 16,
    'fdir_enabled_function_mask': 32,
    'fdir_enabled_current_function_checks': 8,
    'fdir_enabled_voltage_function_checks': 16,
    'fdir_enabled_temperature_function_checks': 16,
    'config_hv01_line_enabled': 1,
    'config_hv02_line_enabled': 1,
    'config_hv01_value': 8,
    'config_hv02_value': 8,
    'config_spw_ocp_state': 1,
    'config_det_ocp_state': 1,
    'config_att_ocp_state': 1,
    'config_1v5_ocp_state': 1,
    'config_2v5_ocp_state': 1,
    'config_3v3_ocp_state': 1,
    'config_att_ovp_state': 1,
    'config_hv1_ovp_state': 1,
    'config_hv2_ovp_state': 1,
    'config_asp_fpga_readout_per_sum': 3,
    'config_att_max_pwm': 8,
    'config_att_nom_pwm': 8,
    'config_fsw_s20_reaction_state': 1,
    'config_fsw_enable_tm51': 1,
    'config_sdram_prescaler': 16,
    'config_rotb_prescaler': 16,
    'config_spw_transient_duration': 32,
    'calib_cyclic_state': 1,
    'calib_tq': 16,
    'calib_detemask': 32,
    'calib_ta': 16,
    'calib_formatting_subspectra_mask': 8,
    'calib_formatting_subspectrum_1': 30,
    'calib_formatting_subspectrum_2': 30,
    'calib_formatting_subspectrum_3': 30,
    'calib_formatting_subspectrum_4': 30,
    'calib_formatting_subspectrum_5': 30,
    'calib_formatting_subspectrum_6': 30,
    'calib_formatting_subspectrum_7': 30,
    'calib_formatting_subspectrum_8': 30,
    'calib_formatting_detemask': 32,
    'calib_formatting_bit_reduction_flag': 1,
    'calib_formatting_pixelmask': 16,
    'ql_nominal_period': 16,
    'qlbg_enabled': 1,
    'qlbg_enabled_tm': 1,
    'qlbg_default_value_range_1': 32,
    'qlbg_default_value_range_2': 32,
    'qlbg_default_value_range_3': 32,
    'qlbg_default_value_range_4': 32,
    'qlbg_default_value_range_5': 32,
    'qlbg_default_value_range_6': 32,
    'qlbg_default_value_range_7': 32,
    'qlbg_default_value_range_8': 32,
    'qlbg_ql_integration_per_datum': 8,
    'qlbg_compression_scheme_counts': 7,
    'qlbg_compression_scheme_triggers': 7,
    'qlbg_energy_bin_edge_mask_upper_bit': 1,
    'qlbg_energy_bin_edge_mask_lower_bits': 32,
    'qllc_energy_bin_edge_mask_upper_bit': 1,
    'qllc_energy_bin_edge_mask_lower_bits': 32,
    'qllc_enable_tm': 1,
    'qllc_ql_integration_per_datum': 8,
    'qllc_compression_scheme_counts': 7,
    'qllc_compression_scheme_triggers': 7,
    'qllc_detemask': 32,
    'qllc_pixemask': 12,
    'qlfdet_pixemask': 12,
    'qlfdet_thermal_energy_mask': 32,
    'qlfdet_nonthermal_energy_mask': 32,
    'qlfdet_kb': 32,
    'qlfdet_thermal_factor_rcr1': 32,
    'qlfdet_thermal_factor_rcr2': 32,
    'qlfdet_thermal_factor_rcr3': 32,
    'qlfdet_thermal_factor_rcr4': 32,
    'qlfdet_thermal_factor_rcr5': 32,
    'qlfdet_thermal_factor_rcr6': 32,
    'qlfdet_thermal_factor_rcr7': 32,
    'qlfdet_thermal_factor_rcr8': 32,
    'qlfdet_nonthermal_factor_rcr1': 32,
    'qlfdet_nonthermal_factor_rcr2': 32,
    'qlfdet_nonthermal_factor_rcr3': 32,
    'qlfdet_nonthermal_factor_rcr4': 32,
    'qlfdet_nonthermal_factor_rcr5': 32,
    'qlfdet_nonthermal_factor_rcr6': 32,
    'qlfdet_nonthermal_factor_rcr7': 32,
    'qlfdet_nonthermal_factor_rcr8': 32,
    'qlfdet_k': 32,
    'qlfdet_kp': 32,
    'qlfdet_kpp': 32,
    'qlfdet_timescale_short': 16,
    'qlfdet_timescale_long': 16,
    'qlfdet_init_thermal_cbc': 32,
    'qlfdet_init_nonthermal_cbc': 32,
    'qlfdet_cfmin': 32,
    'qlfdet_threshold_thermal_B1': 32,
    'qlfdet_threshold_thermal_C1': 32,
    'qlfdet_threshold_thermal_M1': 32,
    'qlfdet_threshold_thermal_X1': 32,
    'qlfdet_threshold_nonthermal_weak': 32,
    'qlfdet_threshold_nonthermal_significant': 32,
    'qlfdetfloc_enable_tm': 1,
    'qlfdet_ql_integration_per_datum': 8,
    'qlffloc_ql_integration_per_datum': 8,
    'qlfloc_dete_mask': 32,
    'qlfloc_energy_mask': 32,
    'qlfloc_sky_table_id': 16,
    'qlfloc_L1': 32,
    'qlfloc_L2': 32,
    'qlfloc_k': 8,
    'qlfloc_kp': 8,
    'qlfloc_kpp': 16,
    'qlfloc_kppp': 8,
    'qlfloc_k0': 8,
    'qlfloc_k1': 8,
    'qlfloc_k2': 8,
    'qlfloc_dx': 3,
    'qlfloc_dy': 3,
    'qldmon_active_detector_mask': 32,
    'qldmon_energy_mask': 32,
    'qldmon_ql_integration_per_datum': 8,
    'qldmon_kbad': 8,
    'qldmon_rbad': 32,
    'qldmon_nbad': 4,
    'qldmon_nrep': 4,
    'qlsp_detemask': 32,
    'qlsp_pixemask': 32,
    'qlsp_ql_integrations_per_datum': 8,
    'qlsp_enable_tm': 1,
    'qlsp_compression_scheme_counts': 7,
    'qlsp_compression_scheme_triggers': 7,
    'qlvar_detemask': 32,
    'qlvar_enemask': 32,
    'qlvar_pixemask': 12,
    'qlvar_enable_tm': 1,
    'qlvar_compression_scheme_counts': 7,
    'qlrcr_enabled': 1,
    'qlrcr_group_mask': 16,
    'qlrcr_pixelmask_rcr0': 13,
    'qlrcr_pixelmask_rcr1': 13,
    'qlrcr_pixelmask_rcr2_north': 13,
    'qlrcr_pixelmask_rcr2_south': 13,
    'qlrcr_pixelmask_rcr3_north_1': 13,
    'qlrcr_pixelmask_rcr3_north_2': 13,
    'qlrcr_pixelmask_rcr3_south_1': 13,
    'qlrcr_pixelmask_rcr3_south_2': 13,
    'qlrcr_pixelmask_rcr4_north_1': 13,
    'qlrcr_pixelmask_rcr4_north_2': 13,
    'qlrcr_pixelmask_rcr4_north_3': 13,
    'qlrcr_pixelmask_rcr4_north_4': 13,
    'qlrcr_pixelmask_rcr4_south_1': 13,
    'qlrcr_pixelmask_rcr4_south_2': 13,
    'qlrcr_pixelmask_rcr4_south_3': 13,
    'qlrcr_pixelmask_rcr4_south_4': 13,
    'qlrcr_pixelmask_rcr5': 13,
    'qlrcr_pixelmask_rcr6_1': 13,
    'qlrcr_pixelmask_rcr6_2': 13,
    'qlrcr_pixelmask_rcr7_1': 13,
    'qlrcr_pixelmask_rcr7_2': 13,
    'qlrcr_pixelmask_rcr7_3': 13,
    'qlrcr_pixelmask_rcr7_4': 13,
    'qlrcr_regime2state_lut': 24,
    'qlrcr_bckg_pixel_mask_rcr0': 13,
    'qlrcr_bckg_pixel_mask_rcr1': 13,
    'qlrcr_bckg_pixel_mask_rcr2': 13,
    'qlrcr_bckg_pixel_mask_rcr3': 13,
    'qlrcr_bckg_pixel_mask_rcr4': 13,
    'qlrcr_bckg_pixel_mask_rcr5': 13,
    'qlrcr_bckg_pixel_mask_rcr6': 13,
    'qlrcr_bckg_pixel_mask_rcr7': 13,
    'qlrcr_L0': 32,
    'qlrcr_L1': 32,
    'qlrcr_L2': 32,
    'qlrcr_L3': 32,
    'accum_max_duration': 16,
    'accum_min_duration': 16,
    'accum_max_counts': 32,
    'accum_sum_e_mask': 32,
    'accum_sum_d_mask': 32,
    'data_level': 3,
    'data_l0_dete_mask': 32,
    'data_l0_pixe_mask': 12,
    'data_l1_rcr1_pixe_mask': 12,
    'data_l1_rcr2_pixe_mask': 12,
    'data_l1_rcr3_pixe_mask': 12,
    'data_l1_rcr4_pixe_mask': 12,
    'data_l1_rcr5_pixe_mask': 12,
    'data_l1_rcr6_pixe_mask': 12,
    'data_l1_rcr7_pixe_mask': 12,
    'data_l1_rcr8_pixe_mask': 12,
    'data_l2_rcr1_pixe_mask1': 12,
    'data_l2_rcr1_pixe_mask2': 12,
    'data_l2_rcr1_pixe_mask3': 12,
    'data_l2_rcr1_pixe_mask4': 12,
    'data_l2_rcr1_pixe_mask5': 12,
    'data_l2_rcr2_pixe_mask1': 12,
    'data_l2_rcr2_pixe_mask2': 12,
    'data_l2_rcr2_pixe_mask3': 12,
    'data_l2_rcr2_pixe_mask4': 12,
    'data_l2_rcr2_pixe_mask5': 12,
    'data_l2_rcr3_pixe_mask1': 12,
    'data_l2_rcr3_pixe_mask2': 12,
    'data_l2_rcr3_pixe_mask3': 12,
    'data_l2_rcr3_pixe_mask4': 12,
    'data_l2_rcr3_pixe_mask5': 12,
    'data_l2_rcr4_pixe_mask1': 12,
    'data_l2_rcr4_pixe_mask2': 12,
    'data_l2_rcr4_pixe_mask3': 12,
    'data_l2_rcr4_pixe_mask4': 12,
    'data_l2_rcr4_pixe_mask5': 12,
    'data_l2_rcr5_pixe_mask1': 12,
    'data_l2_rcr5_pixe_mask2': 12,
    'data_l2_rcr5_pixe_mask3': 12,
    'data_l2_rcr5_pixe_mask4': 12,
    'data_l2_rcr5_pixe_mask5': 12,
    'data_l2_rcr6_pixe_mask1': 12,
    'data_l2_rcr6_pixe_mask2': 12,
    'data_l2_rcr6_pixe_mask3': 12,
    'data_l2_rcr6_pixe_mask4': 12,
    'data_l2_rcr6_pixe_mask5': 12,
    'data_l2_rcr7_pixe_mask1': 12,
    'data_l2_rcr7_pixe_mask2': 12,
    'data_l2_rcr7_pixe_mask3': 12,
    'data_l2_rcr7_pixe_mask4': 12,
    'data_l2_rcr7_pixe_mask5': 12,
    'data_l2_rcr8_pixe_mask1': 12,
    'data_l2_rcr8_pixe_mask2': 12,
    'data_l2_rcr8_pixe_mask3': 12,
    'data_l2_rcr8_pixe_mask4': 12,
    'data_l2_rcr8_pixe_mask5': 12,
    'data_l3_rcr1_pixe_mask1': 12,
    'data_l3_rcr1_pixe_mask2': 12,
    'data_l3_rcr1_pixe_mask3': 12,
    'data_l3_rcr1_pixe_mask4': 12,
    'data_l3_rcr1_pixe_mask5': 12,
    'data_l3_rcr2_pixe_mask1': 12,
    'data_l3_rcr2_pixe_mask2': 12,
    'data_l3_rcr2_pixe_mask3': 12,
    'data_l3_rcr2_pixe_mask4': 12,
    'data_l3_rcr2_pixe_mask5': 12,
    'data_l3_rcr3_pixe_mask1': 12,
    'data_l3_rcr3_pixe_mask2': 12,
    'data_l3_rcr3_pixe_mask3': 12,
    'data_l3_rcr3_pixe_mask4': 12,
    'data_l3_rcr3_pixe_mask5': 12,
    'data_l3_rcr4_pixe_mask1': 12,
    'data_l3_rcr4_pixe_mask2': 12,
    'data_l3_rcr4_pixe_mask3': 12,
    'data_l3_rcr4_pixe_mask4': 12,
    'data_l3_rcr4_pixe_mask5': 12,
    'data_l3_rcr5_pixe_mask1': 12,
    'data_l3_rcr5_pixe_mask2': 12,
    'data_l3_rcr5_pixe_mask3': 12,
    'data_l3_rcr5_pixe_mask4': 12,
    'data_l3_rcr5_pixe_mask5': 12,
    'data_l3_rcr6_pixe_mask1': 12,
    'data_l3_rcr6_pixe_mask2': 12,
    'data_l3_rcr6_pixe_mask3': 12,
    'data_l3_rcr6_pixe_mask4': 12,
    'data_l3_rcr6_pixe_mask5': 12,
    'data_l3_rcr7_pixe_mask1': 12,
    'data_l3_rcr7_pixe_mask2': 12,
    'data_l3_rcr7_pixe_mask3': 12,
    'data_l3_rcr7_pixe_mask4': 12,
    'data_l3_rcr7_pixe_mask5': 12,
    'data_l3_rcr8_pixe_mask1': 12,
    'data_l3_rcr8_pixe_mask2': 12,
    'data_l3_rcr8_pixe_mask3': 12,
    'data_l3_rcr8_pixe_mask4': 12,
    'data_l3_rcr8_pixe_mask5': 12,
    'data_enable_bckg_dete_formatting': 1,
    'data_enable_cfl_dete_formatting': 1,
    'imaging_dete_mask': 32,
    'imaging_trim_N': 8,
    'imaging_trim_F': 8,
    'imaging_bckg_determination': 1,
    'spectro_dete_mask': 32,
    'spectro_pixe_mask': 12,
    'spectro_bckg_determination': 1,
    'xray01_registers': 122,
    'xray02_registers': 122,
    'xray03_registers': 122,
    'xray04_registers': 122,
    'xray05_registers': 122,
    'xray06_registers': 122,
    'xray07_registers': 122,
    'xray08_registers': 122,
    'xray09_registers': 122,
    'xray10_registers': 122,
    'xray11_registers': 122,
    'xray12_registers': 122,
    'xray13_registers': 122,
    'xray14_registers': 122,
    'xray15_registers': 122,
    'xray16_registers': 122,
    'xray17_registers': 122,
    'xray18_registers': 122,
    'xray19_registers': 122,
    'xray20_registers': 122,
    'xray21_registers': 122,
    'xray22_registers': 122,
    'xray23_registers': 122,
    'xray24_registers': 122,
    'xray25_registers': 122,
    'xray26_registers': 122,
    'xray27_registers': 122,
    'xray28_registers': 122,
    'xray29_registers': 122,
    'xray30_registers': 122,
    'xray31_registers': 122,
    'xray32_registers': 122,
    'hk_period_sid2': 16,
    'hk_period_sid4': 16,
    'enabled_science_data_transfer': 32,
    'elut_lut': 16,
    'tlut1_lut': 16,
    'tlut2_lut': 16,
    'tlut_dete_quarter_mask': 4,
    'tlut_number_of_temperatures_for_average': 8,
    'compression_l1l2_counts': 7,
    'compression_l1l2l3_triggers': 7,
    'compression_l3_counts': 7,
    'compression_spectro_counts': 7,
    'tmmgmt_publishing_interval': 32,
    'tmmgmt_corridor_t1': 32,
    'tmmgmt_corridor_t2': 32,
    'tmmgmt_corridor_m1': 32,
    'tmmgmt_corridor_m2': 32,
    'aspect_halves_power': 16,
    'att_openned_motor': 2,
    'calib_compression_schema': 7,
    'calib_formatting_enabled': 1,
    'calib_pixel_mask': 16,
    'config_adc_enable_mask': 16,
    'config_adc_mode_mask': 16,
    'config_enabled_edac': 4,
    'config_scrub_cache': 2,
    'config_scrub_sdram': 2,
    'config_spw_state': 2,
    'detector_mask_l1': 32,
    'detector_mask_l2': 32,
    'detector_mask_l3': 32,
    'detector_mask_l4': 32,
    'edac_scrub_algo_cache_threshold_high': 32,
    'edac_scrub_algo_cache_threshold_nom': 32,
    'edac_scrub_algo_sdram_threshold_high': 32,
    'edac_scrub_algo_sdram_threshold_nom': 32,
    'edac_seu_report_period_s': 16,
    'fdir_irq_counter_max_dataflash': 32,
    'fdir_irq_counter_max_detector': 32,
    'fdir_irq_counter_max_detector_ql': 32,
    'fdir_irq_counter_max_spw': 32,
    'flare_list_last_report_scet': 32,
    'hk_tm_sid2_reporting_enabled': 1,
    'hk_tm_sid4_reporting_enabled': 1,
    'hv_reset_delay_from_flare': 16,
    'lv_state': 1,
    'mem_load_enabled': 1,
    'fdir_sw_psut_min': 12,
    'ql_flaredet_dete_mask': 32,
    'ql_spectrum_number_of_wait_iterations': 7,
    'rcr_b0': 32,
    'spw_time_code_reception_timeout_ms': 32,
    'fdir_sw_psut_max': 12,
    'flare_sel_period': 8,
    'flare_sel_latency': 8,
    'flare_sel_enabled': 1,
    'flare_sel_start': 32,
    'flare_sel_stop': 32,
    'fs_rewrite_files_after_n_seus': 8,
    'ContextMgmt_params_att_global_disable_flag': 8
}

ASIC_REGISTERS = [
    'xray01_registers', 'xray02_registers', 'xray03_registers',
    'xray04_registers', 'xray05_registers', 'xray06_registers',
    'xray07_registers', 'xray08_registers', 'xray09_registers',
    'xray10_registers', 'xray11_registers', 'xray12_registers',
    'xray13_registers', 'xray14_registers', 'xray15_registers',
    'xray16_registers', 'xray17_registers', 'xray18_registers',
    'xray19_registers', 'xray20_registers', 'xray21_registers',
    'xray22_registers', 'xray23_registers', 'xray24_registers',
    'xray25_registers', 'xray26_registers', 'xray27_registers',
    'xray28_registers', 'xray29_registers', 'xray30_registers',
    'xray31_registers', 'xray32_registers'
]
