[Back to TOC](../README.md)  
[Prev: Day0](Day0.md)$~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~$[Next: Day2](Day2.md)  
_________________________________________________________________________________________________________  
# Day 1: Introduction to Verilog RTL design and Synthesis

## 1.1 Lab: Functional Simulation of RTL design using nclaunch(cadence) and simvision(Cadence)
In this lab, we clone the gihthub repo - [sky130RTLDesignAndSynthesisWorkshop](https://github.com/kunalg123/sky130RTLDesignAndSynthesisWorkshop) - and use one of the example RTL design sources together with its corresponding testbench to get familiarised with the functional simulation of an RTL design using iverilog and gtkwave.   
<br />
1. Clone the github repo with the RTL design examples and sky130*.lib files
```shell
git clone https://github.com/kunalg123/sky130RTLDesignAndSynthesisWorkshop.git
```

2. We will be performing functional simulation of the module good_mux (defined in good_mux.v), as an example.
```shell
# Step1: Use nclaunch to read and interpret the source and testbench file(s) 
# step2: to invoke nclaunch
# Command: nclaunch -new




# Step 3: nclaunch has now generated a compiled output named "good_mux", which can now be run using
# the simvision simulation envirionment

```

_Snapshot of the waves from the above simulation in Simvision(Cadence):_
![D1_lab1_2input_nclaunch_simvision](/docs/images/D1_lab1_2input_mux_simvision.png)
<br />
<br />

## 1.2 Lab: Synthesis of RTL design using Genus(Cadence) with sky130 library as target
In this lab, we will perform gate-level synthesis of the example RTL design simulated in the previous session using Genus and sky130 as the target library.
<br />

```

.tcl file used for this synthesis

read_lib sky130_fd_sc_hd__tt_025C_1v80.lib
read_hdl good_mux.v
elaborate
syn_generic
syn_map
syn_opt
write_netlist > netlist_outfile.v
gui_show
------------------------------------------------------


Generated Netlist:
-------------------------------------------------------------------------------------------

// Generated by Cadence Genus(TM) Synthesis Solution 21.14-s082_1
// Generated on: Dec  2 2024 18:50:00 IST (Dec  2 2024 13:20:00 UTC)

// Verification Directory fv/good_mux 

module good_mux(i0, i1, sel, y);
  input i0, i1, sel;
  output y;
  wire i0, i1, sel;
  wire y;
  sky130_fd_sc_hd__mux2_2 g29__2398(.A0 (i0), .A1 (i1), .S (sel), .X
       (y));
endmodule

-------------------------------------------------------------------------------------------
```
  
_Logic realized by the synthesis tool in the above example:_
![D1_lab3_2input_mux_synth_logical_diagram](/docs/images/D1_lab1_2input_mux_synth_logical_diagram.png)  

_Screenshots of nclaunch:_
![D1_nclaunch_screenshot](/docs/images/D1_lab_nclaunch_screenshot.png)  

_Screenshot of simvision:_
![D1_simvision_screenshot](/docs/images/D1_lab_simvision_screenshot.png)  

_________________________________________________________________________________________________________  

[Prev: Day0](Day0.md)$~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~$[Next: Day2](Day2.md)  
