#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fcaaad00490 .scope module, "Decoder" "Decoder" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "instruction"
    .port_info 3 /OUTPUT 1 "register_write"
    .port_info 4 /OUTPUT 5 "addr_r1"
    .port_info 5 /OUTPUT 5 "addr_r2"
    .port_info 6 /OUTPUT 5 "addr_rd"
    .port_info 7 /OUTPUT 32 "immediate"
P_0x7fcaaad005f0 .param/l "ADDRESS_SIZE" 0 2 1, +C4<00000000000000000000000000100000>;
P_0x7fcaaad00630 .param/l "REG_ADDRESS_SIZE" 0 2 1, +C4<00000000000000000000000000000101>;
L_0x7fcaaac08ac0 .functor BUFZ 32, v0x7fcaaad11070_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x10e6a2008 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fcaaad00e10_0 .net "addr_r1", 0 4, L_0x10e6a2008;  1 drivers
L_0x10e6a2050 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fcaaad10e80_0 .net "addr_r2", 0 4, L_0x10e6a2050;  1 drivers
L_0x10e6a2098 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fcaaad10f20_0 .net "addr_rd", 0 4, L_0x10e6a2098;  1 drivers
o0x10e670098 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fcaaad10fd0_0 .net "clk", 0 0, o0x10e670098;  0 drivers
v0x7fcaaad11070_0 .var "current_instruction", 0 31;
v0x7fcaaad11160_0 .net "immediate", 0 31, L_0x7fcaaac08ac0;  1 drivers
o0x10e670128 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fcaaad11210_0 .net "instruction", 0 31, o0x10e670128;  0 drivers
L_0x10e6a20e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fcaaad112c0_0 .net "register_write", 0 0, L_0x10e6a20e0;  1 drivers
o0x10e670188 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fcaaad11360_0 .net "reset", 0 0, o0x10e670188;  0 drivers
E_0x7fcaaad00040 .event edge, v0x7fcaaad11360_0;
E_0x7fcaaad00d50 .event edge, v0x7fcaaad10fd0_0;
S_0x7fcaaad00830 .scope module, "register_bank" "register_bank" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "data_in"
    .port_info 3 /OUTPUT 32 "data_out1"
    .port_info 4 /OUTPUT 32 "data_out2"
    .port_info 5 /INPUT 1 "write"
    .port_info 6 /INPUT 5 "addr_out1"
    .port_info 7 /INPUT 5 "addr_out2"
    .port_info 8 /INPUT 5 "addr_in"
P_0x7fcaaad00670 .param/l "ADDRESS_SIZE" 0 3 1, +C4<00000000000000000000000000000101>;
P_0x7fcaaad006b0 .param/l "REGISTER_SIZE" 0 3 1, +C4<00000000000000000000000000100000>;
L_0x7fcaaac13320 .functor BUFZ 32, L_0x7fcaaac089c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fcaaac042e0 .functor BUFZ 32, L_0x7fcaaac13cb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fcaaad11570_0 .net *"_s0", 31 0, L_0x7fcaaac089c0;  1 drivers
v0x7fcaaad11630_0 .net *"_s10", 6 0, L_0x7fcaaac13ac0;  1 drivers
L_0x10e6a2170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fcaaad116d0_0 .net *"_s13", 1 0, L_0x10e6a2170;  1 drivers
v0x7fcaaad11760_0 .net *"_s2", 6 0, L_0x7fcaaac13280;  1 drivers
L_0x10e6a2128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fcaaad11810_0 .net *"_s5", 1 0, L_0x10e6a2128;  1 drivers
v0x7fcaaad11900_0 .net *"_s8", 31 0, L_0x7fcaaac13cb0;  1 drivers
o0x10e670458 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fcaaad119b0_0 .net "addr_in", 0 4, o0x10e670458;  0 drivers
o0x10e670488 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fcaaad11a60_0 .net "addr_out1", 0 4, o0x10e670488;  0 drivers
o0x10e6704b8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fcaaad11b10_0 .net "addr_out2", 0 4, o0x10e6704b8;  0 drivers
v0x7fcaaad11c20 .array "bank", 31 0, 0 31;
o0x10e6704e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fcaaad11cc0_0 .net "clk", 0 0, o0x10e6704e8;  0 drivers
o0x10e670518 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fcaaad11d60_0 .net "data_in", 0 31, o0x10e670518;  0 drivers
v0x7fcaaad11e10_0 .net "data_out1", 0 31, L_0x7fcaaac13320;  1 drivers
v0x7fcaaad11ec0_0 .net "data_out2", 0 31, L_0x7fcaaac042e0;  1 drivers
v0x7fcaaad11f70_0 .var/i "i", 31 0;
o0x10e6705d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fcaaad12020_0 .net "reset", 0 0, o0x10e6705d8;  0 drivers
o0x10e670608 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fcaaad120c0_0 .net "write", 0 0, o0x10e670608;  0 drivers
E_0x7fcaaad114e0 .event edge, v0x7fcaaad12020_0;
E_0x7fcaaad11530 .event edge, v0x7fcaaad11cc0_0;
L_0x7fcaaac089c0 .array/port v0x7fcaaad11c20, L_0x7fcaaac13280;
L_0x7fcaaac13280 .concat [ 5 2 0 0], o0x10e670488, L_0x10e6a2128;
L_0x7fcaaac13cb0 .array/port v0x7fcaaad11c20, L_0x7fcaaac13ac0;
L_0x7fcaaac13ac0 .concat [ 5 2 0 0], o0x10e6704b8, L_0x10e6a2170;
S_0x7fcaaad00bf0 .scope module, "test" "test" 4 1;
 .timescale 0 0;
P_0x7fcaaad009d0 .param/l "OPERAND_SIZE" 0 4 3, +C4<00000000000000000000000000100000>;
v0x7fcaaad12910_0 .var "operand1", 0 31;
v0x7fcaaad129c0_0 .var "operand2", 0 31;
v0x7fcaaad12a70_0 .net "result", 0 31, L_0x7fcaaac13d50;  1 drivers
v0x7fcaaad12b40_0 .net "zero", 0 0, L_0x7fcaaac13b60;  1 drivers
S_0x7fcaaad12300 .scope module, "alu" "Alu" 4 24, 5 1 0, S_0x7fcaaad00bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1"
    .port_info 1 /INPUT 32 "operand2"
    .port_info 2 /OUTPUT 32 "result"
    .port_info 3 /OUTPUT 1 "zero"
P_0x7fcaaad11bb0 .param/l "OPERAND_SIZE" 0 5 1, +C4<00000000000000000000000000100000>;
L_0x7fcaaac13d50 .functor BUFZ 32, v0x7fcaaad129c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x10e6a21b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fcaaad125a0_0 .net/2u *"_s2", 31 0, L_0x10e6a21b8;  1 drivers
v0x7fcaaad12650_0 .net "operand1", 0 31, v0x7fcaaad12910_0;  1 drivers
v0x7fcaaad126f0_0 .net "operand2", 0 31, v0x7fcaaad129c0_0;  1 drivers
v0x7fcaaad12780_0 .net "result", 0 31, L_0x7fcaaac13d50;  alias, 1 drivers
v0x7fcaaad12810_0 .net "zero", 0 0, L_0x7fcaaac13b60;  alias, 1 drivers
L_0x7fcaaac13b60 .cmp/eq 32, L_0x7fcaaac13d50, L_0x10e6a21b8;
    .scope S_0x7fcaaad00490;
T_0 ;
    %wait E_0x7fcaaad00d50;
    %load/vec4 v0x7fcaaad10fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 18 "$display", "Assigning %b to %b", v0x7fcaaad11210_0, v0x7fcaaad11070_0 {0 0 0};
    %vpi_call 2 19 "$display", "Immediate %b", v0x7fcaaad11160_0 {0 0 0};
    %load/vec4 v0x7fcaaad11210_0;
    %assign/vec4 v0x7fcaaad11070_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 23 "$display", "Immediate %b", v0x7fcaaad11160_0 {0 0 0};
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fcaaad00490;
T_1 ;
    %wait E_0x7fcaaad00040;
    %load/vec4 v0x7fcaaad11360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fcaaad11070_0, 0, 32;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fcaaad00830;
T_2 ;
    %wait E_0x7fcaaad11530;
    %load/vec4 v0x7fcaaad11cc0_0;
    %load/vec4 v0x7fcaaad120c0_0;
    %and;
    %load/vec4 v0x7fcaaad119b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fcaaad11d60_0;
    %load/vec4 v0x7fcaaad119b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fcaaad11c20, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fcaaad00830;
T_3 ;
    %wait E_0x7fcaaad114e0;
    %load/vec4 v0x7fcaaad12020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcaaad11f70_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x7fcaaad11f70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fcaaad11f70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcaaad11c20, 0, 4;
    %load/vec4 v0x7fcaaad11f70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fcaaad11f70_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fcaaad00bf0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcaaad12910_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x7fcaaad00bf0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcaaad129c0_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x7fcaaad00bf0;
T_6 ;
    %vpi_call 4 12 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 4 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fcaaad00bf0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fcaaad12910_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcaaad129c0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcaaad12910_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fcaaad129c0_0, 0, 32;
    %delay 40, 0;
    %vpi_call 4 21 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "src/decoder.v";
    "src/register_bank.v";
    "tests/test_alu.v";
    "src/alu.v";
