

================================================================
== Vitis HLS Report for 'aveImpl_double_15_80_1_2_16_s'
================================================================
* Date:           Wed May  8 02:27:12 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.767 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4794|     4794|  15.978 us|  15.978 us|  4794|  4794|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                  |                                                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                             Instance                             |                         Module                        |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368  |aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1  |       18|       18|  59.994 ns|  59.994 ns|   18|   18|       no|
        |grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376           |aveImpl_double_15_80_1_2_16_Pipeline_loop_a1           |       99|       99|   0.330 us|   0.330 us|   99|   99|       no|
        |grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389           |aveImpl_double_15_80_1_2_16_Pipeline_loop_a2           |      171|      171|   0.570 us|   0.570 us|  171|  171|       no|
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_ave  |     4740|     4740|       316|          -|          -|    15|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      293|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      6|     2869|     2182|     -|
|Memory               |        -|      -|      128|      130|     -|
|Multiplexer          |        -|      -|        -|     1187|     -|
|Register             |        -|      -|     3393|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      6|     6390|     3792|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+-----+-----+
    |                             Instance                             |                         Module                        | BRAM_18K| DSP|  FF  | LUT | URAM|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+-----+-----+
    |grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368  |aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1  |        0|   0|     7|   52|    0|
    |grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376           |aveImpl_double_15_80_1_2_16_Pipeline_loop_a1           |        0|   0|  1041|  566|    0|
    |grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389           |aveImpl_double_15_80_1_2_16_Pipeline_loop_a2           |        0|   0|   451|  294|    0|
    |dadd_64ns_64ns_64_8_full_dsp_1_U24                                |dadd_64ns_64ns_64_8_full_dsp_1                         |        0|   3|   685|  635|    0|
    |dadddsub_64ns_64ns_64_8_full_dsp_1_U23                            |dadddsub_64ns_64ns_64_8_full_dsp_1                     |        0|   3|   685|  635|    0|
    |ddiv_64ns_64ns_64_31_no_dsp_1_U25                                 |ddiv_64ns_64ns_64_31_no_dsp_1                          |        0|   0|     0|    0|    0|
    |sitodp_32ns_64_5_no_dsp_1_U26                                     |sitodp_32ns_64_5_no_dsp_1                              |        0|   0|     0|    0|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+-----+-----+
    |Total                                                             |                                                       |        0|   6|  2869| 2182|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                          Module                         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |values_U    |aveImpl_double_15_80_1_2_16_s_values_RAM_2P_LUTRAM_1R1W  |        0|  64|  65|    0|    16|   64|     1|         1024|
    |values_1_U  |aveImpl_double_15_80_1_2_16_s_values_RAM_2P_LUTRAM_1R1W  |        0|  64|  65|    0|    16|   64|     1|         1024|
    +------------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                         |        0| 128| 130|    0|    32|  128|     2|         2048|
    +------------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln290_1_fu_521_p2   |         +|   0|  0|  38|          31|           1|
    |add_ln290_fu_481_p2     |         +|   0|  0|  39|          32|           1|
    |add_ln300_1_fu_587_p2   |         +|   0|  0|  18|          11|          11|
    |add_ln300_fu_551_p2     |         +|   0|  0|  18|          11|          11|
    |cmp33_1_fu_597_p2       |      icmp|   0|  0|  40|          33|          33|
    |icmp_ln290_1_fu_516_p2  |      icmp|   0|  0|  38|          31|          31|
    |icmp_ln290_fu_475_p2    |      icmp|   0|  0|  39|          32|           1|
    |empty_fu_557_p2         |        or|   0|  0|  32|          32|           1|
    |select_ln290_fu_497_p3  |    select|   0|  0|  31|           1|          31|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 293|         214|         121|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  396|         83|    1|         83|
    |grp_fu_1022_ce     |    9|          2|    1|          2|
    |grp_fu_1026_ce     |    9|          2|    1|          2|
    |grp_fu_401_ce      |   14|          3|    1|          3|
    |grp_fu_401_opcode  |   20|          4|    2|          8|
    |grp_fu_401_p0      |   65|         15|   64|        960|
    |grp_fu_401_p1      |   86|         18|   64|       1152|
    |grp_fu_405_ce      |    9|          2|    1|          2|
    |grp_fu_405_p0      |   65|         14|   64|        896|
    |grp_fu_405_p1      |   81|         17|   64|       1088|
    |i_fu_102           |    9|          2|   31|         62|
    |input_r_address0   |   14|          3|   11|         33|
    |input_r_address1   |   14|          3|   11|         33|
    |input_r_ce0        |   14|          3|    1|          3|
    |input_r_ce1        |   14|          3|    1|          3|
    |input_r_we0        |    9|          2|    1|          2|
    |input_r_we1        |    9|          2|    1|          2|
    |values_1_address0  |   54|         10|    4|         40|
    |values_1_address1  |   59|         11|    4|         44|
    |values_1_ce0       |   14|          3|    1|          3|
    |values_1_ce1       |   20|          4|    1|          4|
    |values_1_d1        |   14|          3|   64|        192|
    |values_1_we1       |   14|          3|    1|          3|
    |values_address0    |   54|         10|    4|         40|
    |values_address1    |   59|         11|    4|         44|
    |values_ce0         |   14|          3|    1|          3|
    |values_ce1         |   20|          4|    1|          4|
    |values_d1          |   14|          3|   64|        192|
    |values_we1         |   14|          3|    1|          3|
    +-------------------+-----+-----------+-----+-----------+
    |Total              | 1187|        246|  470|       4906|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                     | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |add3_i_1_4_reg_987                                                             |  64|   0|   64|          0|
    |add3_i_1_5_reg_997                                                             |  64|   0|   64|          0|
    |add3_i_1_6_reg_1007                                                            |  64|   0|   64|          0|
    |add3_i_1_7_reg_1017                                                            |  64|   0|   64|          0|
    |add3_i_4_reg_982                                                               |  64|   0|   64|          0|
    |add3_i_5_reg_992                                                               |  64|   0|   64|          0|
    |add3_i_6_reg_1002                                                              |  64|   0|   64|          0|
    |add3_i_7_reg_1012                                                              |  64|   0|   64|          0|
    |add_ln300_1_reg_810                                                            |   6|   0|   11|          5|
    |add_ln300_reg_804                                                              |   6|   0|   11|          5|
    |ap_CS_fsm                                                                      |  82|   0|   82|          0|
    |cmp33_1_reg_816                                                                |   1|   0|    1|          0|
    |conv_reg_621                                                                   |  64|   0|   64|          0|
    |d_cols_reg_626                                                                 |  64|   0|   64|          0|
    |grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_ap_start_reg  |   1|   0|    1|          0|
    |grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_ap_start_reg           |   1|   0|    1|          0|
    |grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_ap_start_reg           |   1|   0|    1|          0|
    |i_fu_102                                                                       |  31|   0|   31|          0|
    |reg_418                                                                        |  64|   0|   64|          0|
    |reg_424                                                                        |  64|   0|   64|          0|
    |reg_430                                                                        |  64|   0|   64|          0|
    |reg_436                                                                        |  64|   0|   64|          0|
    |reg_442                                                                        |  64|   0|   64|          0|
    |reg_448                                                                        |  64|   0|   64|          0|
    |reg_454                                                                        |  64|   0|   64|          0|
    |reg_460                                                                        |  64|   0|   64|          0|
    |select_ln290_reg_796                                                           |  31|   0|   31|          0|
    |sext_ln290_reg_791                                                             |  33|   0|   33|          0|
    |values_1_load_10_reg_932                                                       |  64|   0|   64|          0|
    |values_1_load_11_reg_937                                                       |  64|   0|   64|          0|
    |values_1_load_12_reg_952                                                       |  64|   0|   64|          0|
    |values_1_load_13_reg_957                                                       |  64|   0|   64|          0|
    |values_1_load_14_reg_972                                                       |  64|   0|   64|          0|
    |values_1_load_15_reg_977                                                       |  64|   0|   64|          0|
    |values_1_load_1_reg_837                                                        |  64|   0|   64|          0|
    |values_1_load_2_reg_852                                                        |  64|   0|   64|          0|
    |values_1_load_3_reg_857                                                        |  64|   0|   64|          0|
    |values_1_load_4_reg_872                                                        |  64|   0|   64|          0|
    |values_1_load_5_reg_877                                                        |  64|   0|   64|          0|
    |values_1_load_6_reg_892                                                        |  64|   0|   64|          0|
    |values_1_load_7_reg_897                                                        |  64|   0|   64|          0|
    |values_1_load_8_reg_912                                                        |  64|   0|   64|          0|
    |values_1_load_9_reg_917                                                        |  64|   0|   64|          0|
    |values_1_load_reg_832                                                          |  64|   0|   64|          0|
    |values_load_10_reg_922                                                         |  64|   0|   64|          0|
    |values_load_11_reg_927                                                         |  64|   0|   64|          0|
    |values_load_12_reg_942                                                         |  64|   0|   64|          0|
    |values_load_13_reg_947                                                         |  64|   0|   64|          0|
    |values_load_14_reg_962                                                         |  64|   0|   64|          0|
    |values_load_15_reg_967                                                         |  64|   0|   64|          0|
    |values_load_1_reg_827                                                          |  64|   0|   64|          0|
    |values_load_2_reg_842                                                          |  64|   0|   64|          0|
    |values_load_3_reg_847                                                          |  64|   0|   64|          0|
    |values_load_4_reg_862                                                          |  64|   0|   64|          0|
    |values_load_5_reg_867                                                          |  64|   0|   64|          0|
    |values_load_6_reg_882                                                          |  64|   0|   64|          0|
    |values_load_7_reg_887                                                          |  64|   0|   64|          0|
    |values_load_8_reg_902                                                          |  64|   0|   64|          0|
    |values_load_9_reg_907                                                          |  64|   0|   64|          0|
    |values_load_reg_822                                                            |  64|   0|   64|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                          |3393|   0| 3403|         10|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+--------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>|  return value|
|grp_fu_302_p_din0   |  out|   64|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>|  return value|
|grp_fu_302_p_din1   |  out|   64|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>|  return value|
|grp_fu_302_p_dout0  |   in|   64|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>|  return value|
|grp_fu_302_p_ce     |  out|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>|  return value|
|grp_fu_306_p_din0   |  out|   64|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>|  return value|
|grp_fu_306_p_din1   |  out|   64|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>|  return value|
|grp_fu_306_p_dout0  |   in|   64|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>|  return value|
|grp_fu_306_p_ce     |  out|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>|  return value|
|rows                |   in|   32|     ap_none|                               rows|        scalar|
|cols                |   in|   32|     ap_none|                               cols|        scalar|
|input_r_address0    |  out|   11|   ap_memory|                            input_r|         array|
|input_r_ce0         |  out|    1|   ap_memory|                            input_r|         array|
|input_r_we0         |  out|    1|   ap_memory|                            input_r|         array|
|input_r_d0          |  out|   64|   ap_memory|                            input_r|         array|
|input_r_q0          |   in|   64|   ap_memory|                            input_r|         array|
|input_r_address1    |  out|   11|   ap_memory|                            input_r|         array|
|input_r_ce1         |  out|    1|   ap_memory|                            input_r|         array|
|input_r_we1         |  out|    1|   ap_memory|                            input_r|         array|
|input_r_d1          |  out|   64|   ap_memory|                            input_r|         array|
|input_r_q1          |   in|   64|   ap_memory|                            input_r|         array|
+--------------------+-----+-----+------------+-----------------------------------+--------------+

