// Seed: 2418082395
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  assign id_3 = 1;
  wire id_5;
endmodule
module module_1 (
    output tri id_0,
    input wire id_1,
    input tri1 id_2,
    output tri id_3,
    output supply1 id_4,
    output tri id_5,
    input uwire id_6
);
  assign id_3 = 1'b0;
  id_8 :
  assert property (@(posedge id_2) id_2)
  else $display(1'h0);
  wire id_9;
  tri1 id_10, id_11;
  time id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_9
  );
  wire id_13;
endmodule
