#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Mar 16 14:58:16 2020
# Process ID: 6488
# Current directory: E:/SourceTree/AXI-Interface/ip_verify/uart_verify/uart_verify/uart_verify.runs/uart_MASTER_0_0_synth_1
# Command line: vivado.exe -log uart_MASTER_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_MASTER_0_0.tcl
# Log file: E:/SourceTree/AXI-Interface/ip_verify/uart_verify/uart_verify/uart_verify.runs/uart_MASTER_0_0_synth_1/uart_MASTER_0_0.vds
# Journal file: E:/SourceTree/AXI-Interface/ip_verify/uart_verify/uart_verify/uart_verify.runs/uart_MASTER_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source uart_MASTER_0_0.tcl -notrace
Command: synth_design -top uart_MASTER_0_0 -part xc7a200tfbg484-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8900 
WARNING: [Synth 8-2507] parameter declaration becomes local in MASTER_v1_0_M00_AXI with formal parameter declaration list [e:/SourceTree/AXI-Interface/ip_verify/uart_verify/uart_verify/uart_verify.srcs/sources_1/bd/uart/ipshared/5ff6/hdl/MASTER_v1_0_M00_AXI.v:165]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 415.172 ; gain = 110.836
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'uart_MASTER_0_0' [e:/SourceTree/AXI-Interface/ip_verify/uart_verify/uart_verify/uart_verify.srcs/sources_1/bd/uart/ip/uart_MASTER_0_0/synth/uart_MASTER_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'MASTER_v1_0' [e:/SourceTree/AXI-Interface/ip_verify/uart_verify/uart_verify/uart_verify.srcs/sources_1/bd/uart/ipshared/5ff6/hdl/MASTER_v1_0.v:4]
	Parameter C_M00_AXI_START_DATA_VALUE bound to: -1442840576 - type: integer 
	Parameter C_M00_AXI_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_TRANSACTIONS_NUM bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MASTER_v1_0_M00_AXI' [e:/SourceTree/AXI-Interface/ip_verify/uart_verify/uart_verify/uart_verify.srcs/sources_1/bd/uart/ipshared/5ff6/hdl/MASTER_v1_0_M00_AXI.v:4]
	Parameter C_M_START_DATA_VALUE bound to: -1442840576 - type: integer 
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_TRANSACTIONS_NUM bound to: 4 - type: integer 
	Parameter TRANS_NUM_BITS bound to: 2 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_WRITE bound to: 2'b01 
	Parameter INIT_READ bound to: 2'b10 
	Parameter INIT_COMPARE bound to: 2'b11 
WARNING: [Synth 8-6014] Unused sequential element write_index_reg was removed.  [e:/SourceTree/AXI-Interface/ip_verify/uart_verify/uart_verify/uart_verify.srcs/sources_1/bd/uart/ipshared/5ff6/hdl/MASTER_v1_0_M00_AXI.v:357]
WARNING: [Synth 8-6014] Unused sequential element read_index_reg was removed.  [e:/SourceTree/AXI-Interface/ip_verify/uart_verify/uart_verify/uart_verify.srcs/sources_1/bd/uart/ipshared/5ff6/hdl/MASTER_v1_0_M00_AXI.v:447]
WARNING: [Synth 8-6014] Unused sequential element last_write_reg was removed.  [e:/SourceTree/AXI-Interface/ip_verify/uart_verify/uart_verify/uart_verify.srcs/sources_1/bd/uart/ipshared/5ff6/hdl/MASTER_v1_0_M00_AXI.v:636]
WARNING: [Synth 8-6014] Unused sequential element writes_done_reg was removed.  [e:/SourceTree/AXI-Interface/ip_verify/uart_verify/uart_verify/uart_verify.srcs/sources_1/bd/uart/ipshared/5ff6/hdl/MASTER_v1_0_M00_AXI.v:654]
WARNING: [Synth 8-6014] Unused sequential element last_read_reg was removed.  [e:/SourceTree/AXI-Interface/ip_verify/uart_verify/uart_verify/uart_verify.srcs/sources_1/bd/uart/ipshared/5ff6/hdl/MASTER_v1_0_M00_AXI.v:672]
WARNING: [Synth 8-6014] Unused sequential element reads_done_reg was removed.  [e:/SourceTree/AXI-Interface/ip_verify/uart_verify/uart_verify/uart_verify.srcs/sources_1/bd/uart/ipshared/5ff6/hdl/MASTER_v1_0_M00_AXI.v:690]
WARNING: [Synth 8-6014] Unused sequential element error_reg_reg was removed.  [e:/SourceTree/AXI-Interface/ip_verify/uart_verify/uart_verify/uart_verify.srcs/sources_1/bd/uart/ipshared/5ff6/hdl/MASTER_v1_0_M00_AXI.v:707]
INFO: [Synth 8-256] done synthesizing module 'MASTER_v1_0_M00_AXI' (1#1) [e:/SourceTree/AXI-Interface/ip_verify/uart_verify/uart_verify/uart_verify.srcs/sources_1/bd/uart/ipshared/5ff6/hdl/MASTER_v1_0_M00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'MASTER_v1_0' (2#1) [e:/SourceTree/AXI-Interface/ip_verify/uart_verify/uart_verify/uart_verify.srcs/sources_1/bd/uart/ipshared/5ff6/hdl/MASTER_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'uart_MASTER_0_0' (3#1) [e:/SourceTree/AXI-Interface/ip_verify/uart_verify/uart_verify/uart_verify.srcs/sources_1/bd/uart/ip/uart_MASTER_0_0/synth/uart_MASTER_0_0.v:56]
WARNING: [Synth 8-3331] design MASTER_v1_0_M00_AXI has unconnected port WRITE_DATA_VALID
WARNING: [Synth 8-3331] design MASTER_v1_0_M00_AXI has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design MASTER_v1_0_M00_AXI has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design MASTER_v1_0_M00_AXI has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design MASTER_v1_0_M00_AXI has unconnected port M_AXI_RRESP[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 442.688 ; gain = 138.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 442.688 ; gain = 138.352
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 824.852 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 824.852 ; gain = 520.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 824.852 ; gain = 520.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 824.852 ; gain = 520.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 824.852 ; gain = 520.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MASTER_v1_0_M00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3917] design uart_MASTER_0_0 has port m00_axi_awprot[2] driven by constant 0
INFO: [Synth 8-3917] design uart_MASTER_0_0 has port m00_axi_awprot[1] driven by constant 0
INFO: [Synth 8-3917] design uart_MASTER_0_0 has port m00_axi_awprot[0] driven by constant 0
INFO: [Synth 8-3917] design uart_MASTER_0_0 has port m00_axi_wstrb[3] driven by constant 1
INFO: [Synth 8-3917] design uart_MASTER_0_0 has port m00_axi_wstrb[2] driven by constant 1
INFO: [Synth 8-3917] design uart_MASTER_0_0 has port m00_axi_wstrb[1] driven by constant 1
INFO: [Synth 8-3917] design uart_MASTER_0_0 has port m00_axi_wstrb[0] driven by constant 1
INFO: [Synth 8-3917] design uart_MASTER_0_0 has port m00_axi_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design uart_MASTER_0_0 has port m00_axi_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design uart_MASTER_0_0 has port m00_axi_arprot[0] driven by constant 1
WARNING: [Synth 8-3331] design uart_MASTER_0_0 has unconnected port WRITE_DATA_VALID
WARNING: [Synth 8-3331] design uart_MASTER_0_0 has unconnected port m00_axi_bresp[1]
WARNING: [Synth 8-3331] design uart_MASTER_0_0 has unconnected port m00_axi_bresp[0]
WARNING: [Synth 8-3331] design uart_MASTER_0_0 has unconnected port m00_axi_rresp[1]
WARNING: [Synth 8-3331] design uart_MASTER_0_0 has unconnected port m00_axi_rresp[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 824.852 ; gain = 520.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 830.055 ; gain = 525.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 830.273 ; gain = 525.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 850.207 ; gain = 545.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 850.207 ; gain = 545.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 850.207 ; gain = 545.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 850.207 ; gain = 545.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 850.207 ; gain = 545.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 850.207 ; gain = 545.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 850.207 ; gain = 545.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     2|
|4     |LUT4 |     1|
|5     |LUT5 |     9|
|6     |LUT6 |     5|
|7     |FDRE |   109|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------------+--------------------+------+
|      |Instance                     |Module              |Cells |
+------+-----------------------------+--------------------+------+
|1     |top                          |                    |   128|
|2     |  inst                       |MASTER_v1_0         |   128|
|3     |    MASTER_v1_0_M00_AXI_inst |MASTER_v1_0_M00_AXI |   128|
+------+-----------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 850.207 ; gain = 545.871
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 850.207 ; gain = 163.707
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 850.207 ; gain = 545.871
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 856.641 ; gain = 563.961
INFO: [Common 17-1381] The checkpoint 'E:/SourceTree/AXI-Interface/ip_verify/uart_verify/uart_verify/uart_verify.runs/uart_MASTER_0_0_synth_1/uart_MASTER_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/SourceTree/AXI-Interface/ip_verify/uart_verify/uart_verify/uart_verify.srcs/sources_1/bd/uart/ip/uart_MASTER_0_0/uart_MASTER_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/SourceTree/AXI-Interface/ip_verify/uart_verify/uart_verify/uart_verify.runs/uart_MASTER_0_0_synth_1/uart_MASTER_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_MASTER_0_0_utilization_synth.rpt -pb uart_MASTER_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 856.641 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar 16 14:59:08 2020...
