#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x153605c90 .scope module, "Test_Bench_LU" "Test_Bench_LU" 2 1;
 .timescale 0 0;
v0x153618170_0 .var "ICODE", 7 0;
v0x153618200_0 .var "addr_index", 3 0;
v0x153618290_0 .var "clk", 0 0;
v0x153618380 .array "dsgn_stm", 15 0, 7 0;
v0x153618410_0 .var/i "i", 31 0;
v0x1536184e0_0 .var/i "ii", 31 0;
v0x153618590_0 .var "rst", 0 0;
S_0x153605e00 .scope module, "lu_proc" "lu_processor" 2 11, 3 1 0, S_0x153605c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "ICODE";
v0x1536172b0_0 .net "ICODE", 7 0, v0x153618170_0;  1 drivers
v0x153617340_0 .net "RD_MEM_OUT", 15 0, L_0x153618860;  1 drivers
v0x1536173d0_0 .var "S0_ADDR", 7 0;
v0x153617460_0 .var "S0_ADDR_MEM", 7 0;
v0x1536174f0_0 .var "S1_ADDR", 7 0;
v0x1536175c0_0 .var "S1_BYPASS_REG_CNTRL", 0 0;
v0x153617650_0 .var "S1_WB_BYPASS_RESULT", 15 0;
v0x153617700_0 .var "S2_ADDR", 7 0;
v0x1536177b0_0 .var "S2_MEM_OUT_REGISTER", 15 0;
v0x1536178c0_0 .net "S2_S0S3DF_MUX", 15 0, L_0x153618cc0;  1 drivers
v0x153617970_0 .net "S2_S1S3DF_MUX", 15 0, L_0x153618ec0;  1 drivers
v0x153617a20_0 .net "S2_S2S3DF_MUX", 0 0, L_0x1536191f0;  1 drivers
v0x153617ac0_0 .var "S3_ADDR", 7 0;
v0x153617b80_0 .var "S3_RESULT_REGISTER", 15 0;
o0x148008700 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x153617c10_0 .net "S3_S2S3DF_MUX", 15 0, o0x148008700;  0 drivers
v0x153617ca0_0 .var "S4_WB_BYPASS_REGISTER", 15 0;
v0x153617d40_0 .net *"_ivl_12", 0 0, L_0x153619040;  1 drivers
v0x153617ee0_0 .net *"_ivl_14", 15 0, L_0x1536190e0;  1 drivers
v0x153617f90_0 .net *"_ivl_8", 0 0, L_0x153618da0;  1 drivers
v0x153618030_0 .net "clk", 0 0, v0x153618290_0;  1 drivers
v0x1536180e0_0 .net "rst", 0 0, v0x153618590_0;  1 drivers
E_0x153605b80 .event posedge, v0x1536180e0_0, v0x153616660_0;
L_0x153618cc0 .functor MUXZ 16, L_0x153618860, v0x153617ca0_0, v0x1536175c0_0, C4<>;
L_0x153618da0 .cmp/eq 8, v0x1536174f0_0, v0x153617ac0_0;
L_0x153618ec0 .functor MUXZ 16, L_0x153618cc0, v0x153617b80_0, L_0x153618da0, C4<>;
L_0x153619040 .cmp/eq 8, v0x153617700_0, v0x153617ac0_0;
L_0x1536190e0 .functor MUXZ 16, v0x1536177b0_0, v0x153617b80_0, L_0x153619040, C4<>;
L_0x1536191f0 .part L_0x1536190e0, 0, 1;
S_0x153606020 .scope module, "SyncMEM2P_instance1" "syncMEM2P" 3 62, 3 151 0, S_0x153605e00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ADDR0";
    .port_info 1 /INPUT 16 "WD0";
    .port_info 2 /INPUT 1 "WE0";
    .port_info 3 /OUTPUT 16 "RD0";
    .port_info 4 /INPUT 8 "ADDR1";
    .port_info 5 /INPUT 16 "WD1";
    .port_info 6 /INPUT 1 "WE1";
    .port_info 7 /OUTPUT 16 "RD1";
    .port_info 8 /INPUT 1 "CLK";
L_0x153618860 .functor BUFZ 16, L_0x153618620, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x153618b50 .functor BUFZ 16, L_0x153618950, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x153606380_0 .net "ADDR0", 7 0, v0x153617460_0;  1 drivers
v0x153616440_0 .var "ADDR0_REG", 7 0;
v0x1536164f0_0 .net "ADDR1", 7 0, v0x153617ac0_0;  1 drivers
v0x1536165b0_0 .var "ADDR1_REG", 7 0;
v0x153616660_0 .net "CLK", 0 0, v0x153618290_0;  alias, 1 drivers
v0x153616740_0 .net "RD0", 15 0, L_0x153618860;  alias, 1 drivers
v0x1536167f0_0 .net "RD1", 15 0, L_0x153618b50;  1 drivers
L_0x1480400a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1536168a0_0 .net "WD0", 15 0, L_0x1480400a0;  1 drivers
v0x153616950_0 .net "WD1", 15 0, v0x153617b80_0;  1 drivers
L_0x1480400e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x153616a60_0 .net "WE0", 0 0, L_0x1480400e8;  1 drivers
L_0x148040130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x153616b00_0 .net "WE1", 0 0, L_0x148040130;  1 drivers
v0x153616ba0_0 .net *"_ivl_0", 15 0, L_0x153618620;  1 drivers
v0x153616c50_0 .net *"_ivl_10", 9 0, L_0x1536189f0;  1 drivers
L_0x148040058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x153616d00_0 .net *"_ivl_13", 1 0, L_0x148040058;  1 drivers
v0x153616db0_0 .net *"_ivl_2", 9 0, L_0x153618700;  1 drivers
L_0x148040010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x153616e60_0 .net *"_ivl_5", 1 0, L_0x148040010;  1 drivers
v0x153616f10_0 .net *"_ivl_8", 15 0, L_0x153618950;  1 drivers
v0x1536170a0_0 .var/i "i", 31 0;
v0x153617130 .array "mem", 255 0, 15 0;
E_0x153606320 .event posedge, v0x153616660_0;
L_0x153618620 .array/port v0x153617130, L_0x153618700;
L_0x153618700 .concat [ 8 2 0 0], v0x153616440_0, L_0x148040010;
L_0x153618950 .array/port v0x153617130, L_0x1536189f0;
L_0x1536189f0 .concat [ 8 2 0 0], v0x1536165b0_0, L_0x148040058;
    .scope S_0x153606020;
T_0 ;
    %wait E_0x153606320;
    %load/vec4 v0x153616a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x1536168a0_0;
    %load/vec4 v0x153606380_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153617130, 0, 4;
T_0.0 ;
    %load/vec4 v0x153606380_0;
    %assign/vec4 v0x153616440_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x153606020;
T_1 ;
    %wait E_0x153606320;
    %load/vec4 v0x153616b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x153616950_0;
    %load/vec4 v0x1536164f0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153617130, 0, 4;
T_1.0 ;
    %load/vec4 v0x1536164f0_0;
    %assign/vec4 v0x1536165b0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x153606020;
T_2 ;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1536170a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1536170a0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x1536170a0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_2.1, 5;
    %vpi_call 3 187 "$display", "%0d", &A<v0x153617130, v0x1536170a0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1536170a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1536170a0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x153605e00;
T_3 ;
    %wait E_0x153605b80;
    %load/vec4 v0x1536180e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1536173d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x153617460_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1536172b0_0;
    %assign/vec4 v0x1536173d0_0, 0;
    %load/vec4 v0x1536172b0_0;
    %assign/vec4 v0x153617460_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x153605e00;
T_4 ;
    %wait E_0x153605b80;
    %load/vec4 v0x1536180e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1536174f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1536173d0_0;
    %assign/vec4 v0x1536174f0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x153605e00;
T_5 ;
    %wait E_0x153605b80;
    %load/vec4 v0x1536180e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1536175c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1536173d0_0;
    %load/vec4 v0x153617ac0_0;
    %cmp/e;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1536175c0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x1536175c0_0;
    %assign/vec4 v0x1536175c0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x153605e00;
T_6 ;
    %wait E_0x153605b80;
    %load/vec4 v0x1536180e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x153617650_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x153617b80_0;
    %assign/vec4 v0x153617650_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x153605e00;
T_7 ;
    %wait E_0x153605b80;
    %load/vec4 v0x1536180e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x153617700_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1536174f0_0;
    %assign/vec4 v0x153617700_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x153605e00;
T_8 ;
    %wait E_0x153605b80;
    %load/vec4 v0x1536180e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1536177b0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x153617970_0;
    %assign/vec4 v0x1536177b0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x153605e00;
T_9 ;
    %wait E_0x153605b80;
    %load/vec4 v0x1536180e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x153617ac0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x153617700_0;
    %assign/vec4 v0x153617ac0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x153605e00;
T_10 ;
    %wait E_0x153605b80;
    %load/vec4 v0x1536180e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x153617b80_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x153617c10_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x153617b80_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x153605e00;
T_11 ;
    %wait E_0x153605b80;
    %load/vec4 v0x1536180e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x153617ca0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x153617b80_0;
    %assign/vec4 v0x153617ca0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x153605c90;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153618290_0, 0, 1;
T_12.0 ;
    %delay 5, 0;
    %load/vec4 v0x153618290_0;
    %inv;
    %store/vec4 v0x153618290_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x153605c90;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x153618410_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x153618410_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_13.1, 5;
    %load/vec4 v0x153618410_0;
    %pad/s 8;
    %ix/getv/s 4, v0x153618410_0;
    %store/vec4a v0x153618380, 4, 0;
    %load/vec4 v0x153618410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x153618410_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1536184e0_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x1536184e0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_13.3, 5;
    %vpi_call 2 30 "$display", "ii=%0d", v0x1536184e0_0 {0 0 0};
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x1536184e0_0;
    %store/vec4a v0x153617130, 4, 0;
    %load/vec4 v0x1536184e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1536184e0_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %delay 1000, 0;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x153605c90;
T_14 ;
    %vpi_call 2 38 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000011, S_0x153605c90 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x153618200_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x153618590_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153618590_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x153618170_0, 0, 8;
T_14.0 ;
    %wait E_0x153606320;
    %load/vec4 v0x153618200_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x153618380, 4;
    %store/vec4 v0x153618170_0, 0, 8;
    %load/vec4 v0x153618200_0;
    %addi 1, 0, 4;
    %store/vec4 v0x153618200_0, 0, 4;
    %jmp T_14.0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Test_bench_CPU.v";
    "Verilog_Lecture01_Source_code.v";
