\hypertarget{classBaseCPU_1_1BaseCPU}{
\section{クラス BaseCPU}
\label{classBaseCPU_1_1BaseCPU}\index{BaseCPU::BaseCPU@{BaseCPU::BaseCPU}}
}
BaseCPUに対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=5.44444cm]{classBaseCPU_1_1BaseCPU}
\end{center}
\end{figure}
\subsection*{Public メソッド}
\begin{DoxyCompactItemize}
\item 
def \hyperlink{classBaseCPU_1_1BaseCPU_ab373c5eaef9a7b80491a097389260f4a}{export\_\-methods}
\item 
def \hyperlink{classBaseCPU_1_1BaseCPU_a53d73a2f804df6a1dcabb22052d09773}{memory\_\-mode}
\item 
def \hyperlink{classBaseCPU_1_1BaseCPU_afcb2c5440cbf782e304bdb958eadf744}{require\_\-caches}
\item 
def \hyperlink{classBaseCPU_1_1BaseCPU_aa201537acf29724056129b8efad43371}{support\_\-take\_\-over}
\item 
def \hyperlink{classBaseCPU_1_1BaseCPU_ab5272c636861eb61b25aa639a46cfb77}{takeOverFrom}
\end{DoxyCompactItemize}
\subsection*{Static Public 変数}
\begin{DoxyCompactItemize}
\item 
string \hyperlink{classBaseCPU_1_1BaseCPU_acce15679d830831b0bbe8ebc2a60b2ca}{type} = '\hyperlink{classBaseCPU_1_1BaseCPU}{BaseCPU}'
\item 
\hyperlink{classBaseCPU_1_1BaseCPU_a17fa61ac3806b481cafee5593b55e5d0}{abstract} = True
\item 
string \hyperlink{classBaseCPU_1_1BaseCPU_a17da7064bc5c518791f0c891eff05fda}{cxx\_\-header} = \char`\"{}cpu/base.hh\char`\"{}
\end{DoxyCompactItemize}


\subsection{関数}
\hypertarget{classBaseCPU_1_1BaseCPU_ab373c5eaef9a7b80491a097389260f4a}{
\index{BaseCPU::BaseCPU@{BaseCPU::BaseCPU}!export\_\-methods@{export\_\-methods}}
\index{export\_\-methods@{export\_\-methods}!BaseCPU::BaseCPU@{BaseCPU::BaseCPU}}
\subsubsection[{export\_\-methods}]{\setlength{\rightskip}{0pt plus 5cm}def export\_\-methods ( {\em cls}, \/   {\em code})}}
\label{classBaseCPU_1_1BaseCPU_ab373c5eaef9a7b80491a097389260f4a}



\begin{DoxyCode}
99                                  :
100         code('''
101     void switchOut();
102     void takeOverFrom(BaseCPU *cpu);
103     bool switchedOut();
104     void flushTLBs();
105     Counter totalInsts();
106     void scheduleInstStop(ThreadID tid, Counter insts, const char *cause);
107     void scheduleLoadStop(ThreadID tid, Counter loads, const char *cause);
108 ''')
109 
110     @classmethod
    def memory_mode(cls):
\end{DoxyCode}
\hypertarget{classBaseCPU_1_1BaseCPU_a53d73a2f804df6a1dcabb22052d09773}{
\index{BaseCPU::BaseCPU@{BaseCPU::BaseCPU}!memory\_\-mode@{memory\_\-mode}}
\index{memory\_\-mode@{memory\_\-mode}!BaseCPU::BaseCPU@{BaseCPU::BaseCPU}}
\subsubsection[{memory\_\-mode}]{\setlength{\rightskip}{0pt plus 5cm}def memory\_\-mode ( {\em cls})}}
\label{classBaseCPU_1_1BaseCPU_a53d73a2f804df6a1dcabb22052d09773}
\begin{DoxyVerb}Which memory mode does this CPU require?\end{DoxyVerb}
 

\hyperlink{classO3CPU_1_1DerivO3CPU_a53d73a2f804df6a1dcabb22052d09773}{DerivO3CPU}, \hyperlink{classAtomicSimpleCPU_1_1AtomicSimpleCPU_a53d73a2f804df6a1dcabb22052d09773}{AtomicSimpleCPU}, と \hyperlink{classTimingSimpleCPU_1_1TimingSimpleCPU_a53d73a2f804df6a1dcabb22052d09773}{TimingSimpleCPU}で再定義されています。


\begin{DoxyCode}
111                         :
112         """Which memory mode does this CPU require?"""
113         return 'invalid'
114 
115     @classmethod
    def require_caches(cls):
\end{DoxyCode}
\hypertarget{classBaseCPU_1_1BaseCPU_afcb2c5440cbf782e304bdb958eadf744}{
\index{BaseCPU::BaseCPU@{BaseCPU::BaseCPU}!require\_\-caches@{require\_\-caches}}
\index{require\_\-caches@{require\_\-caches}!BaseCPU::BaseCPU@{BaseCPU::BaseCPU}}
\subsubsection[{require\_\-caches}]{\setlength{\rightskip}{0pt plus 5cm}def require\_\-caches ( {\em cls})}}
\label{classBaseCPU_1_1BaseCPU_afcb2c5440cbf782e304bdb958eadf744}
\begin{DoxyVerb}Does the CPU model require caches?

Some CPU models might make assumptions that require them to
have caches.
\end{DoxyVerb}
 

\hyperlink{classO3CPU_1_1DerivO3CPU_afcb2c5440cbf782e304bdb958eadf744}{DerivO3CPU}で再定義されています。


\begin{DoxyCode}
116                            :
117         """Does the CPU model require caches?
118 
119         Some CPU models might make assumptions that require them to
120         have caches.
121         """
122         return False
123 
124     @classmethod
    def support_take_over(cls):
\end{DoxyCode}
\hypertarget{classBaseCPU_1_1BaseCPU_aa201537acf29724056129b8efad43371}{
\index{BaseCPU::BaseCPU@{BaseCPU::BaseCPU}!support\_\-take\_\-over@{support\_\-take\_\-over}}
\index{support\_\-take\_\-over@{support\_\-take\_\-over}!BaseCPU::BaseCPU@{BaseCPU::BaseCPU}}
\subsubsection[{support\_\-take\_\-over}]{\setlength{\rightskip}{0pt plus 5cm}def support\_\-take\_\-over ( {\em cls})}}
\label{classBaseCPU_1_1BaseCPU_aa201537acf29724056129b8efad43371}
\begin{DoxyVerb}Does the CPU model support CPU takeOverFrom?\end{DoxyVerb}
 

\hyperlink{classO3CPU_1_1DerivO3CPU_aa201537acf29724056129b8efad43371}{DerivO3CPU}, \hyperlink{classAtomicSimpleCPU_1_1AtomicSimpleCPU_aa201537acf29724056129b8efad43371}{AtomicSimpleCPU}, と \hyperlink{classTimingSimpleCPU_1_1TimingSimpleCPU_aa201537acf29724056129b8efad43371}{TimingSimpleCPU}で再定義されています。


\begin{DoxyCode}
125                               :
126         """Does the CPU model support CPU takeOverFrom?"""
127         return False
128 
    def takeOverFrom(self, old_cpu):
\end{DoxyCode}
\hypertarget{classBaseCPU_1_1BaseCPU_ab5272c636861eb61b25aa639a46cfb77}{
\index{BaseCPU::BaseCPU@{BaseCPU::BaseCPU}!takeOverFrom@{takeOverFrom}}
\index{takeOverFrom@{takeOverFrom}!BaseCPU::BaseCPU@{BaseCPU::BaseCPU}}
\subsubsection[{takeOverFrom}]{\setlength{\rightskip}{0pt plus 5cm}def takeOverFrom ( {\em self}, \/   {\em old\_\-cpu})}}
\label{classBaseCPU_1_1BaseCPU_ab5272c636861eb61b25aa639a46cfb77}



\begin{DoxyCode}
129                                    :
130         self._ccObject.takeOverFrom(old_cpu._ccObject)
131 
##
\end{DoxyCode}


\subsection{変数}
\hypertarget{classBaseCPU_1_1BaseCPU_a17fa61ac3806b481cafee5593b55e5d0}{
\index{BaseCPU::BaseCPU@{BaseCPU::BaseCPU}!abstract@{abstract}}
\index{abstract@{abstract}!BaseCPU::BaseCPU@{BaseCPU::BaseCPU}}
\subsubsection[{abstract}]{\setlength{\rightskip}{0pt plus 5cm}{\bf abstract} = True\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classBaseCPU_1_1BaseCPU_a17fa61ac3806b481cafee5593b55e5d0}


\hyperlink{classCheckerCPU_1_1CheckerCPU_a17fa61ac3806b481cafee5593b55e5d0}{CheckerCPU}, と \hyperlink{classBaseSimpleCPU_1_1BaseSimpleCPU_a17fa61ac3806b481cafee5593b55e5d0}{BaseSimpleCPU}で再定義されています。\hypertarget{classBaseCPU_1_1BaseCPU_a17da7064bc5c518791f0c891eff05fda}{
\index{BaseCPU::BaseCPU@{BaseCPU::BaseCPU}!cxx\_\-header@{cxx\_\-header}}
\index{cxx\_\-header@{cxx\_\-header}!BaseCPU::BaseCPU@{BaseCPU::BaseCPU}}
\subsubsection[{cxx\_\-header}]{\setlength{\rightskip}{0pt plus 5cm}string {\bf cxx\_\-header} = \char`\"{}cpu/base.hh\char`\"{}\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classBaseCPU_1_1BaseCPU_a17da7064bc5c518791f0c891eff05fda}


\hyperlink{classCheckerCPU_1_1CheckerCPU_a17da7064bc5c518791f0c891eff05fda}{CheckerCPU}, \hyperlink{classDummyChecker_1_1DummyChecker_a17da7064bc5c518791f0c891eff05fda}{DummyChecker}, \hyperlink{classO3Checker_1_1O3Checker_a17da7064bc5c518791f0c891eff05fda}{O3Checker}, \hyperlink{classO3CPU_1_1DerivO3CPU_a17da7064bc5c518791f0c891eff05fda}{DerivO3CPU}, \hyperlink{classAtomicSimpleCPU_1_1AtomicSimpleCPU_a17da7064bc5c518791f0c891eff05fda}{AtomicSimpleCPU}, \hyperlink{classBaseSimpleCPU_1_1BaseSimpleCPU_a17da7064bc5c518791f0c891eff05fda}{BaseSimpleCPU}, と \hyperlink{classTimingSimpleCPU_1_1TimingSimpleCPU_a17da7064bc5c518791f0c891eff05fda}{TimingSimpleCPU}で再定義されています。\hypertarget{classBaseCPU_1_1BaseCPU_acce15679d830831b0bbe8ebc2a60b2ca}{
\index{BaseCPU::BaseCPU@{BaseCPU::BaseCPU}!type@{type}}
\index{type@{type}!BaseCPU::BaseCPU@{BaseCPU::BaseCPU}}
\subsubsection[{type}]{\setlength{\rightskip}{0pt plus 5cm}string {\bf type} = '{\bf BaseCPU}'\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classBaseCPU_1_1BaseCPU_acce15679d830831b0bbe8ebc2a60b2ca}


\hyperlink{classCheckerCPU_1_1CheckerCPU_acce15679d830831b0bbe8ebc2a60b2ca}{CheckerCPU}, \hyperlink{classDummyChecker_1_1DummyChecker_acce15679d830831b0bbe8ebc2a60b2ca}{DummyChecker}, \hyperlink{classO3Checker_1_1O3Checker_acce15679d830831b0bbe8ebc2a60b2ca}{O3Checker}, \hyperlink{classO3CPU_1_1DerivO3CPU_acce15679d830831b0bbe8ebc2a60b2ca}{DerivO3CPU}, \hyperlink{classAtomicSimpleCPU_1_1AtomicSimpleCPU_acce15679d830831b0bbe8ebc2a60b2ca}{AtomicSimpleCPU}, \hyperlink{classBaseSimpleCPU_1_1BaseSimpleCPU_acce15679d830831b0bbe8ebc2a60b2ca}{BaseSimpleCPU}, と \hyperlink{classTimingSimpleCPU_1_1TimingSimpleCPU_acce15679d830831b0bbe8ebc2a60b2ca}{TimingSimpleCPU}で再定義されています。

このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
cpu/\hyperlink{BaseCPU_8py}{BaseCPU.py}\end{DoxyCompactItemize}
