#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5589ad6c50b0 .scope module, "tb_mod_reg4" "tb_mod_reg4" 2 8;
 .timescale -9 -11;
P_0x5589ad6ced50 .param/l "N" 1 2 10, +C4<00000000000000000000000000000100>;
P_0x5589ad6ced90 .param/l "period" 1 2 11, +C4<00000000000000000000000000010100>;
v0x5589ad6e8b50_0 .var "clk", 0 0;
v0x5589ad6e8c10_0 .var "i", 31 0;
v0x5589ad6e8d10_0 .var/i "index", 31 0;
v0x5589ad6e8de0_0 .net "o", 31 0, v0x5589ad6e7c90_0;  1 drivers
v0x5589ad6e8ee0_0 .net "reg_full", 0 0, v0x5589ad6e7d80_0;  1 drivers
v0x5589ad6e8fd0_0 .var "resetn", 0 0;
v0x5589ad6e90a0_0 .var "wr_en", 0 0;
S_0x5589ad68c070 .scope module, "DUT" "mod_reg4" 2 21, 3 8 0, S_0x5589ad6c50b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "resetn"
    .port_info 2 /INPUT 1 "wr_en"
    .port_info 3 /INPUT 32 "i"
    .port_info 4 /OUTPUT 32 "o"
    .port_info 5 /OUTPUT 1 "reg_full"
P_0x5589ad68c240 .param/l "N" 1 3 13, +C4<00000000000000000000000000000100>;
v0x5589ad6b1710_0 .net "clk", 0 0, v0x5589ad6e8b50_0;  1 drivers
v0x5589ad6a06d0_0 .net "i", 31 0, v0x5589ad6e8c10_0;  1 drivers
v0x5589ad6e7bd0_0 .var/i "index", 31 0;
v0x5589ad6e7c90_0 .var "o", 31 0;
v0x5589ad6e7d80_0 .var "reg_full", 0 0;
v0x5589ad6e7e90_0 .net "resetn", 0 0, v0x5589ad6e8fd0_0;  1 drivers
v0x5589ad6e7f50_0 .net "wr_en", 0 0, v0x5589ad6e90a0_0;  1 drivers
E_0x5589ad6c2100 .event posedge, v0x5589ad6e7e90_0, v0x5589ad6b1710_0;
S_0x5589ad6e80d0 .scope task, "enableResetn" "enableResetn" 2 39, 2 39 0, S_0x5589ad6c50b0;
 .timescale -9 -11;
E_0x5589ad6c2610 .event posedge, v0x5589ad6b1710_0;
TD_tb_mod_reg4.enableResetn ;
    %wait E_0x5589ad6c2610;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589ad6e8fd0_0, 0, 1;
    %wait E_0x5589ad6c2610;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589ad6e8fd0_0, 0, 1;
    %end;
S_0x5589ad6e82e0 .scope task, "enableWrite" "enableWrite" 2 49, 2 49 0, S_0x5589ad6c50b0;
 .timescale -9 -11;
TD_tb_mod_reg4.enableWrite ;
    %vpi_call 2 51 "$display", "Enabling write signal" {0 0 0};
    %wait E_0x5589ad6c2610;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589ad6e90a0_0, 0, 1;
    %wait E_0x5589ad6c2610;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589ad6e90a0_0, 0, 1;
    %end;
S_0x5589ad6e84b0 .scope task, "setInput" "setInput" 2 59, 2 59 0, S_0x5589ad6c50b0;
 .timescale -9 -11;
v0x5589ad6e8680_0 .var "seed", 7 0;
TD_tb_mod_reg4.setInput ;
    %load/vec4 v0x5589ad6e8680_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5589ad6e8c10_0, 4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5589ad6e8d10_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x5589ad6e8d10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x5589ad6e8c10_0;
    %load/vec4 v0x5589ad6e8d10_0;
    %subi 1, 0, 32;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %addi 1, 0, 8;
    %load/vec4 v0x5589ad6e8d10_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x5589ad6e8c10_0, 4, 8;
    %load/vec4 v0x5589ad6e8d10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5589ad6e8d10_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
S_0x5589ad6e8760 .scope task, "test_read" "test_read" 2 86, 2 86 0, S_0x5589ad6c50b0;
 .timescale -9 -11;
TD_tb_mod_reg4.test_read ;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5589ad6e8d10_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x5589ad6e8d10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %delay 2000, 0;
    %load/vec4 v0x5589ad6e8c10_0;
    %load/vec4 v0x5589ad6e8d10_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x5589ad6e8de0_0;
    %load/vec4 v0x5589ad6e8d10_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %cmp/e;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x5589ad6e8de0_0;
    %load/vec4 v0x5589ad6e8d10_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %vpi_call 2 93 "$display", "Correct value: %h \012", S<0,vec4,u8> {1 0 0};
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x5589ad6e8c10_0;
    %load/vec4 v0x5589ad6e8d10_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x5589ad6e8de0_0;
    %load/vec4 v0x5589ad6e8d10_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %vpi_call 2 95 "$display", "Expected value: %h ;; Value read: %h ;; Pos: %d \012", S<1,vec4,u8>, S<0,vec4,u8>, v0x5589ad6e8d10_0 {2 0 0};
T_3.5 ;
    %load/vec4 v0x5589ad6e8d10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5589ad6e8d10_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
S_0x5589ad6e8980 .scope task, "test_resetn" "test_resetn" 2 68, 2 68 0, S_0x5589ad6c50b0;
 .timescale -9 -11;
TD_tb_mod_reg4.test_resetn ;
    %load/vec4 v0x5589ad6e8fd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5589ad6e8d10_0, 0, 32;
T_4.8 ;
    %load/vec4 v0x5589ad6e8d10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.9, 5;
    %delay 2000, 0;
    %load/vec4 v0x5589ad6e8de0_0;
    %load/vec4 v0x5589ad6e8d10_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_4.10, 4;
    %load/vec4 v0x5589ad6e8de0_0;
    %load/vec4 v0x5589ad6e8d10_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %vpi_call 2 77 "$display", "Correct value in position %d \012", S<0,vec4,u8> {1 0 0};
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v0x5589ad6e8de0_0;
    %load/vec4 v0x5589ad6e8d10_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %vpi_call 2 79 "$display", "Something not working properly. Value: %h ; Pos: %d \012", S<0,vec4,u8>, v0x5589ad6e8d10_0 {1 0 0};
T_4.11 ;
    %load/vec4 v0x5589ad6e8d10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5589ad6e8d10_0, 0, 32;
    %jmp T_4.8;
T_4.9 ;
T_4.6 ;
    %end;
    .scope S_0x5589ad68c070;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589ad6e7d80_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x5589ad68c070;
T_6 ;
    %wait E_0x5589ad6c2100;
    %load/vec4 v0x5589ad6e7e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589ad6e7d80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5589ad6e7bd0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x5589ad6e7bd0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5589ad6e7bd0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x5589ad6e7c90_0, 4, 8;
    %load/vec4 v0x5589ad6e7bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5589ad6e7bd0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5589ad6e7f50_0;
    %load/vec4 v0x5589ad6e7d80_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589ad6e7d80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5589ad6e7bd0_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x5589ad6e7bd0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x5589ad6a06d0_0;
    %load/vec4 v0x5589ad6e7bd0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x5589ad6e7bd0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x5589ad6e7c90_0, 4, 8;
    %load/vec4 v0x5589ad6e7bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5589ad6e7bd0_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
T_6.4 ;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589ad6e7d80_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5589ad6c50b0;
T_7 ;
    %delay 10000, 0;
    %load/vec4 v0x5589ad6e8b50_0;
    %nor/r;
    %store/vec4 v0x5589ad6e8b50_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5589ad6c50b0;
T_8 ;
    %vpi_call 2 33 "$dumpfile", "wv_mod_reg4.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5589ad6c50b0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x5589ad6c50b0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589ad6e8b50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5589ad6e8680_0, 0, 8;
    %fork TD_tb_mod_reg4.setInput, S_0x5589ad6e84b0;
    %join;
    %fork TD_tb_mod_reg4.enableWrite, S_0x5589ad6e82e0;
    %join;
    %delay 2000, 0;
    %fork TD_tb_mod_reg4.test_read, S_0x5589ad6e8760;
    %join;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x5589ad6e8680_0, 0, 8;
    %fork TD_tb_mod_reg4.setInput, S_0x5589ad6e84b0;
    %join;
    %fork TD_tb_mod_reg4.enableWrite, S_0x5589ad6e82e0;
    %join;
    %delay 2000, 0;
    %fork TD_tb_mod_reg4.test_read, S_0x5589ad6e8760;
    %join;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x5589ad6e8680_0, 0, 8;
    %fork TD_tb_mod_reg4.setInput, S_0x5589ad6e84b0;
    %join;
    %fork TD_tb_mod_reg4.enableWrite, S_0x5589ad6e82e0;
    %join;
    %delay 2000, 0;
    %fork TD_tb_mod_reg4.test_read, S_0x5589ad6e8760;
    %join;
    %vpi_call 2 124 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_mod_reg4.sv";
    "./../design/mod_reg4.sv";
