# Reading C:/altera/16.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {C:/Users/asus/OneDrive/Desktop/Verilog Practice/Shift Registers/Example 1/shift_register.v}
